TimeQuest Timing Analyzer report for DE2_115
Wed Jun 04 15:35:08 2025
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'AUD_BCLK'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'AUD_BCLK'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'AUD_BCLK'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[1]'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. Slow 1200mV 85C Model Metastability Summary
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'AUD_BCLK'
 49. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[1]'
 51. Slow 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'
 52. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[1]'
 54. Slow 1200mV 0C Model Hold: 'AUD_BCLK'
 55. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[1]'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Output Enable Times
 71. Minimum Output Enable Times
 72. Output Disable Times
 73. Minimum Output Disable Times
 74. Slow 1200mV 0C Model Metastability Summary
 75. Fast 1200mV 0C Model Setup Summary
 76. Fast 1200mV 0C Model Hold Summary
 77. Fast 1200mV 0C Model Recovery Summary
 78. Fast 1200mV 0C Model Removal Summary
 79. Fast 1200mV 0C Model Minimum Pulse Width Summary
 80. Fast 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'
 81. Fast 1200mV 0C Model Setup: 'AUD_BCLK'
 82. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 83. Fast 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[1]'
 84. Fast 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'
 85. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 86. Fast 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[1]'
 87. Fast 1200mV 0C Model Hold: 'AUD_BCLK'
 88. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 89. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[1]'
 97. Setup Times
 98. Hold Times
 99. Clock to Output Times
100. Minimum Clock to Output Times
101. Propagation Delay
102. Minimum Propagation Delay
103. Output Enable Times
104. Minimum Output Enable Times
105. Output Disable Times
106. Minimum Output Disable Times
107. Fast 1200mV 0C Model Metastability Summary
108. Multicorner Timing Analysis Summary
109. Setup Times
110. Hold Times
111. Clock to Output Times
112. Minimum Clock to Output Times
113. Propagation Delay
114. Minimum Propagation Delay
115. Board Trace Model Assignments
116. Input Transition Times
117. Signal Integrity Metrics (Slow 1200mv 0c Model)
118. Signal Integrity Metrics (Slow 1200mv 85c Model)
119. Signal Integrity Metrics (Fast 1200mv 0c Model)
120. Setup Transfers
121. Hold Transfers
122. Recovery Transfers
123. Removal Transfers
124. Report TCCS
125. Report RSKM
126. Unconstrained Paths
127. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115                                             ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 3.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  69.2%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; SDC File List                                                                               ;
+---------------------------------------------------------+--------+--------------------------+
; SDC File Path                                           ; Status ; Read at                  ;
+---------------------------------------------------------+--------+--------------------------+
; Altpll/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Jun 04 15:34:56 2025 ;
; src/DE2_115/DE2_115.sdc                                 ; OK     ; Wed Jun 04 15:34:56 2025 ;
+---------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+-------------------------------+-----------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------+-----------------------------------+
; Clock Name                    ; Type      ; Period    ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                          ; Targets                           ;
+-------------------------------+-----------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------+-----------------------------------+
; altera_reserved_tck           ; Base      ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                 ; { altera_reserved_tck }           ;
; AUD_BCLK                      ; Base      ; 83.000    ; 12.05 MHz ; 0.000 ; 41.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                 ; { AUD_BCLK }                      ;
; CLOCK2_50                     ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                 ; { CLOCK2_50 }                     ;
; CLOCK3_50                     ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                 ; { CLOCK3_50 }                     ;
; CLOCK_50                      ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                 ; { CLOCK_50 }                      ;
; pll0|altpll_0|sd1|pll7|clk[0] ; Generated ; 83.333    ; 12.0 MHz  ; 0.000 ; 41.666   ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_0|sd1|pll7|inclk[0] ; { pll0|altpll_0|sd1|pll7|clk[0] } ;
; pll0|altpll_0|sd1|pll7|clk[1] ; Generated ; 10000.000 ; 0.1 MHz   ; 0.000 ; 5000.000 ; 50.00      ; 500       ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_0|sd1|pll7|inclk[0] ; { pll0|altpll_0|sd1|pll7|clk[1] } ;
+-------------------------------+-----------+-----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------+-----------------------------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                  ;
+------------+-----------------+-------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note ;
+------------+-----------------+-------------------------------+------+
; 15.75 MHz  ; 15.75 MHz       ; AUD_BCLK                      ;      ;
; 76.88 MHz  ; 76.88 MHz       ; altera_reserved_tck           ;      ;
; 144.2 MHz  ; 144.2 MHz       ; pll0|altpll_0|sd1|pll7|clk[0] ;      ;
; 247.65 MHz ; 247.65 MHz      ; pll0|altpll_0|sd1|pll7|clk[1] ;      ;
+------------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                    ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; pll0|altpll_0|sd1|pll7|clk[0] ; -6.316 ; -484.476      ;
; AUD_BCLK                      ; -2.914 ; -83.919       ;
; altera_reserved_tck           ; 43.496 ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1] ; 79.736 ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; pll0|altpll_0|sd1|pll7|clk[0] ; -0.374 ; -0.738        ;
; altera_reserved_tck           ; 0.403  ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1] ; 0.404  ; 0.000         ;
; AUD_BCLK                      ; 0.440  ; 0.000         ;
+-------------------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.635 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.968 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+-------------------------------+----------+---------------+
; Clock                         ; Slack    ; End Point TNS ;
+-------------------------------+----------+---------------+
; CLOCK_50                      ; 9.819    ; 0.000         ;
; CLOCK2_50                     ; 16.000   ; 0.000         ;
; CLOCK3_50                     ; 16.000   ; 0.000         ;
; AUD_BCLK                      ; 41.148   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0] ; 41.365   ; 0.000         ;
; altera_reserved_tck           ; 49.490   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1] ; 4999.708 ; 0.000         ;
+-------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                           ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -6.316 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.237     ; 3.018      ;
; -6.304 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.237     ; 3.006      ;
; -6.287 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.237     ; 2.989      ;
; -6.275 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.237     ; 2.977      ;
; -6.273 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.237     ; 2.975      ;
; -6.273 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.979      ;
; -6.261 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.237     ; 2.963      ;
; -6.261 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.967      ;
; -6.156 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.237     ; 2.858      ;
; -6.144 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.237     ; 2.846      ;
; -6.126 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.832      ;
; -6.114 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.820      ;
; -6.096 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.237     ; 2.798      ;
; -6.084 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.237     ; 2.786      ;
; -6.000 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.237     ; 2.702      ;
; -5.996 ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.319     ; 2.616      ;
; -5.990 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.696      ;
; -5.988 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.237     ; 2.690      ;
; -5.987 ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.319     ; 2.607      ;
; -5.985 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.319     ; 2.605      ;
; -5.984 ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.319     ; 2.604      ;
; -5.982 ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.319     ; 2.602      ;
; -5.978 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.684      ;
; -5.975 ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.319     ; 2.595      ;
; -5.973 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.319     ; 2.593      ;
; -5.970 ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.319     ; 2.590      ;
; -5.967 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.203     ; 2.703      ;
; -5.928 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.634      ;
; -5.917 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.623      ;
; -5.916 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.622      ;
; -5.905 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.611      ;
; -5.889 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.823     ; 3.005      ;
; -5.885 ; Top:top0|AudRecorder:recorder0|addr_r[17]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.319     ; 2.505      ;
; -5.873 ; Top:top0|AudRecorder:recorder0|addr_r[17]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.319     ; 2.493      ;
; -5.860 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.823     ; 2.976      ;
; -5.856 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.562      ;
; -5.849 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.555      ;
; -5.846 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.823     ; 2.962      ;
; -5.846 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.819     ; 2.966      ;
; -5.843 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.549      ;
; -5.842 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.187     ; 2.594      ;
; -5.839 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.187     ; 2.591      ;
; -5.832 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.187     ; 2.584      ;
; -5.810 ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.516      ;
; -5.798 ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.504      ;
; -5.766 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.207     ; 2.498      ;
; -5.766 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.207     ; 2.498      ;
; -5.738 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.191     ; 2.486      ;
; -5.738 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.191     ; 2.486      ;
; -5.729 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.823     ; 2.845      ;
; -5.716 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.175     ; 2.480      ;
; -5.713 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.175     ; 2.477      ;
; -5.702 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.168     ; 2.473      ;
; -5.699 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.819     ; 2.819      ;
; -5.696 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.177     ; 2.458      ;
; -5.671 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.180     ; 2.430      ;
; -5.670 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.180     ; 2.429      ;
; -5.669 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.823     ; 2.785      ;
; -5.654 ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.360      ;
; -5.642 ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.233     ; 2.348      ;
; -5.622 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.169     ; 2.392      ;
; -5.602 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.229     ; 2.312      ;
; -5.599 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.319     ; 2.219      ;
; -5.597 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.319     ; 2.217      ;
; -5.591 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[105] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.228     ; 2.302      ;
; -5.573 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.823     ; 2.689      ;
; -5.573 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.199     ; 2.313      ;
; -5.572 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.203     ; 2.308      ;
; -5.569 ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.905     ; 2.603      ;
; -5.566 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.198     ; 2.307      ;
; -5.563 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.819     ; 2.683      ;
; -5.560 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.198     ; 2.301      ;
; -5.560 ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.905     ; 2.594      ;
; -5.558 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.905     ; 2.592      ;
; -5.555 ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.905     ; 2.589      ;
; -5.553 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.789     ; 2.703      ;
; -5.550 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.202     ; 2.287      ;
; -5.545 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[85]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.202     ; 2.282      ;
; -5.543 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.201     ; 2.281      ;
; -5.541 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.201     ; 2.279      ;
; -5.537 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.179     ; 2.297      ;
; -5.523 ; Top:top0|AudRecorder:recorder0|addr_r[1]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.319     ; 2.143      ;
; -5.517 ; Top:top0|AudRecorder:recorder0|addr_r[1]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.319     ; 2.137      ;
; -5.515 ; Top:top0|AudDSP:dsp|addr_r[5]                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.548     ; 1.906      ;
; -5.501 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.819     ; 2.621      ;
; -5.492 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.202     ; 2.229      ;
; -5.490 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.202     ; 2.227      ;
; -5.490 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.819     ; 2.610      ;
; -5.480 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.235     ; 2.184      ;
; -5.479 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.235     ; 2.183      ;
; -5.475 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.199     ; 2.215      ;
; -5.470 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]      ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.199     ; 2.210      ;
; -5.458 ; Top:top0|AudRecorder:recorder0|addr_r[17]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.905     ; 2.492      ;
; -5.453 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.231     ; 2.161      ;
; -5.452 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.231     ; 2.160      ;
; -5.442 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.819     ; 2.562      ;
; -5.440 ; Top:top0|AudDSP:dsp|addr_r[8]                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[86]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.520     ; 1.859      ;
; -5.435 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.819     ; 2.555      ;
; -5.434 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.218     ; 2.155      ;
; -5.433 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[102] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.218     ; 2.154      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AUD_BCLK'                                                                                                                                                ;
+--------+-----------------------------------------+----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.914 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.608      ; 5.431      ;
; -2.860 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.STORE ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.608      ; 5.377      ;
; -2.858 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.WAIT  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.608      ; 5.375      ;
; -2.809 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.WAIT  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.608      ; 5.326      ;
; -2.747 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.608      ; 5.264      ;
; -2.709 ; Debounce:deb2|neg_r                     ; Top:top0|AudDSP:dsp|is_pause_r               ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.628      ; 5.246      ;
; -2.693 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.608      ; 5.210      ;
; -2.682 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 5.228      ;
; -2.682 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 5.228      ;
; -2.682 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 5.228      ;
; -2.682 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 5.228      ;
; -2.682 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 5.228      ;
; -2.682 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 5.228      ;
; -2.682 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 5.228      ;
; -2.682 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 5.228      ;
; -2.654 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|pause_r       ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.587      ; 5.150      ;
; -2.626 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.640      ; 5.175      ;
; -2.626 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.640      ; 5.175      ;
; -2.626 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.640      ; 5.175      ;
; -2.626 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.640      ; 5.175      ;
; -2.626 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.640      ; 5.175      ;
; -2.626 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.640      ; 5.175      ;
; -2.614 ; Top:top0|state_r.S_RECD_TAKEN           ; Top:top0|AudDSP:dsp|is_pause_r               ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.630      ; 5.153      ;
; -2.594 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.587      ; 5.090      ;
; -2.569 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|pause_r       ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.587      ; 5.065      ;
; -2.566 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[1]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.719      ; 5.194      ;
; -2.566 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.719      ; 5.194      ;
; -2.566 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.719      ; 5.194      ;
; -2.566 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.719      ; 5.194      ;
; -2.566 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[17]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.719      ; 5.194      ;
; -2.566 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.719      ; 5.194      ;
; -2.558 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.STOP  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.587      ; 5.054      ;
; -2.556 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.PAUSE ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.587      ; 5.052      ;
; -2.554 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudDSP:dsp|is_pause_r               ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.620      ; 5.083      ;
; -2.452 ; Top:top0|stop_r                         ; Top:top0|AudRecorder:recorder0|stop_r        ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.581      ; 4.942      ;
; -2.451 ; Top:top0|dsp_start_r                    ; Top:top0|AudDSP:dsp|state_r.S_PAUSE          ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.577      ; 4.937      ;
; -2.378 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.IDLE  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.587      ; 4.874      ;
; -2.350 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 4.896      ;
; -2.350 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 4.896      ;
; -2.350 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 4.896      ;
; -2.350 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 4.896      ;
; -2.350 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 4.896      ;
; -2.350 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 4.896      ;
; -2.350 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 4.896      ;
; -2.350 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.637      ; 4.896      ;
; -2.327 ; Top:top0|dsp_start_r                    ; Top:top0|AudDSP:dsp|state_r.S_IDLE           ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.577      ; 4.813      ;
; -2.326 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|stop_r        ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.587      ; 4.822      ;
; -2.294 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.640      ; 4.843      ;
; -2.294 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.640      ; 4.843      ;
; -2.294 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.640      ; 4.843      ;
; -2.294 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.640      ; 4.843      ;
; -2.294 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.640      ; 4.843      ;
; -2.294 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.640      ; 4.843      ;
; -2.244 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.587      ; 4.740      ;
; -2.234 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[1]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.719      ; 4.862      ;
; -2.234 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.719      ; 4.862      ;
; -2.234 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.719      ; 4.862      ;
; -2.234 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.719      ; 4.862      ;
; -2.234 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[17]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.719      ; 4.862      ;
; -2.234 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.719      ; 4.862      ;
; -2.195 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.STOP  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.587      ; 4.691      ;
; -2.195 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.PAUSE ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.587      ; 4.691      ;
; -2.062 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.IDLE  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.587      ; 4.558      ;
; -1.963 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|stop_r        ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.587      ; 4.459      ;
; 19.492 ; Top:top0|AudDSP:dsp|sram_data_next_r[1] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.390     ;
; 19.535 ; Top:top0|AudDSP:dsp|sram_data_r[0]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.347     ;
; 19.546 ; Top:top0|AudDSP:dsp|sram_data_next_r[1] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.336     ;
; 19.552 ; Top:top0|AudDSP:dsp|sram_data_next_r[2] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.330     ;
; 19.575 ; Top:top0|AudDSP:dsp|sram_data_next_r[1] ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.307     ;
; 19.579 ; Top:top0|AudDSP:dsp|sram_data_next_r[1] ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.303     ;
; 19.582 ; Top:top0|AudDSP:dsp|sram_data_next_r[0] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.300     ;
; 19.589 ; Top:top0|AudDSP:dsp|sram_data_r[0]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.293     ;
; 19.604 ; Top:top0|AudDSP:dsp|sram_data_r[1]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.278     ;
; 19.606 ; Top:top0|AudDSP:dsp|sram_data_next_r[2] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.276     ;
; 19.618 ; Top:top0|AudDSP:dsp|sram_data_r[0]      ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.264     ;
; 19.622 ; Top:top0|AudDSP:dsp|sram_data_r[0]      ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.260     ;
; 19.625 ; Top:top0|AudDSP:dsp|sram_data_next_r[3] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.257     ;
; 19.635 ; Top:top0|AudDSP:dsp|sram_data_next_r[2] ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.247     ;
; 19.636 ; Top:top0|AudDSP:dsp|sram_data_next_r[0] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.246     ;
; 19.639 ; Top:top0|AudDSP:dsp|sram_data_next_r[2] ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.243     ;
; 19.658 ; Top:top0|AudDSP:dsp|sram_data_r[1]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.224     ;
; 19.663 ; Top:top0|AudDSP:dsp|sram_data_r[2]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.219     ;
; 19.665 ; Top:top0|AudDSP:dsp|sram_data_next_r[0] ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.217     ;
; 19.669 ; Top:top0|AudDSP:dsp|sram_data_next_r[0] ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.213     ;
; 19.679 ; Top:top0|AudDSP:dsp|sram_data_next_r[3] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.203     ;
; 19.687 ; Top:top0|AudDSP:dsp|sram_data_r[1]      ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.195     ;
; 19.691 ; Top:top0|AudDSP:dsp|sram_data_r[1]      ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.191     ;
; 19.708 ; Top:top0|AudDSP:dsp|sram_data_next_r[3] ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.174     ;
; 19.712 ; Top:top0|AudDSP:dsp|sram_data_next_r[3] ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.170     ;
; 19.717 ; Top:top0|AudDSP:dsp|sram_data_r[2]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.165     ;
; 19.730 ; Top:top0|AudDSP:dsp|sram_data_r[3]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.152     ;
; 19.746 ; Top:top0|AudDSP:dsp|sram_data_r[2]      ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.136     ;
; 19.750 ; Top:top0|AudDSP:dsp|sram_data_r[2]      ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.132     ;
; 19.759 ; Top:top0|AudDSP:dsp|sram_data_next_r[5] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.123     ;
; 19.783 ; Top:top0|AudDSP:dsp|sram_data_r[6]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.099     ;
; 19.784 ; Top:top0|AudDSP:dsp|sram_data_r[3]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.098     ;
; 19.797 ; Top:top0|AudDSP:dsp|sram_data_r[4]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.085     ;
; 19.813 ; Top:top0|AudDSP:dsp|sram_data_r[3]      ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.069     ;
; 19.813 ; Top:top0|AudDSP:dsp|sram_data_next_r[5] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.069     ;
; 19.817 ; Top:top0|AudDSP:dsp|sram_data_r[3]      ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.136     ; 63.065     ;
+--------+-----------------------------------------+----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.496 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.665      ;
; 43.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 6.248      ;
; 43.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 6.214      ;
; 44.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 5.976      ;
; 44.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 5.859      ;
; 44.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 5.858      ;
; 44.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 5.777      ;
; 44.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 5.661      ;
; 44.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 5.630      ;
; 44.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 5.618      ;
; 44.620 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.544      ;
; 44.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 5.356      ;
; 44.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 5.222      ;
; 45.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 5.095      ;
; 45.228 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 4.934      ;
; 45.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.126      ; 4.895      ;
; 45.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 4.664      ;
; 45.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 4.625      ;
; 45.539 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 4.623      ;
; 45.831 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 4.330      ;
; 46.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.316      ;
; 46.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.246      ;
; 47.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.774      ;
; 47.390 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.772      ;
; 47.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.757      ;
; 47.462 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.701      ;
; 47.819 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.344      ;
; 49.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 0.797      ;
; 93.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.505      ;
; 93.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.484      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.234      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.217      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.208      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.190      ;
; 93.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.122      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.112      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.112      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.112      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.112      ;
; 93.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.112      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                ;
+----------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack    ; From Node                                          ; To Node                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 79.736   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.229     ; 3.406      ;
; 79.736   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.229     ; 3.406      ;
; 79.736   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.229     ; 3.406      ;
; 79.736   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.229     ; 3.406      ;
; 80.893   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.233     ; 2.245      ;
; 81.074   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.233     ; 2.064      ;
; 9995.962 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.945      ;
; 9995.962 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.945      ;
; 9995.962 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.945      ;
; 9995.962 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.945      ;
; 9995.962 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.945      ;
; 9995.962 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.945      ;
; 9995.962 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.945      ;
; 9995.962 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.945      ;
; 9995.962 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.945      ;
; 9995.962 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.945      ;
; 9995.962 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.945      ;
; 9995.962 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.945      ;
; 9996.007 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.093     ; 3.898      ;
; 9996.007 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.093     ; 3.898      ;
; 9996.007 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.093     ; 3.898      ;
; 9996.007 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.093     ; 3.898      ;
; 9996.007 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.093     ; 3.898      ;
; 9996.070 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.072     ; 3.856      ;
; 9996.070 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.072     ; 3.856      ;
; 9996.070 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.072     ; 3.856      ;
; 9996.070 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.072     ; 3.856      ;
; 9996.070 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.072     ; 3.856      ;
; 9996.070 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.072     ; 3.856      ;
; 9996.070 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.072     ; 3.856      ;
; 9996.070 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.072     ; 3.856      ;
; 9996.070 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.072     ; 3.856      ;
; 9996.070 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.072     ; 3.856      ;
; 9996.070 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.072     ; 3.856      ;
; 9996.070 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.072     ; 3.856      ;
; 9996.127 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.074     ; 3.797      ;
; 9996.127 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.074     ; 3.797      ;
; 9996.127 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.074     ; 3.797      ;
; 9996.127 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.074     ; 3.797      ;
; 9996.127 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.074     ; 3.797      ;
; 9996.252 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.655      ;
; 9996.252 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.655      ;
; 9996.252 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.655      ;
; 9996.252 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.655      ;
; 9996.252 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.655      ;
; 9996.252 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.655      ;
; 9996.252 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.655      ;
; 9996.252 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.655      ;
; 9996.252 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.655      ;
; 9996.252 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.655      ;
; 9996.252 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.655      ;
; 9996.252 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.655      ;
; 9996.297 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.093     ; 3.608      ;
; 9996.297 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.093     ; 3.608      ;
; 9996.297 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.093     ; 3.608      ;
; 9996.297 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.093     ; 3.608      ;
; 9996.297 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.093     ; 3.608      ;
; 9996.422 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.093     ; 3.483      ;
; 9996.422 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.093     ; 3.483      ;
; 9996.422 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.093     ; 3.483      ;
; 9996.422 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.093     ; 3.483      ;
; 9996.491 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.076     ; 3.431      ;
; 9996.491 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.076     ; 3.431      ;
; 9996.491 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.076     ; 3.431      ;
; 9996.491 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.076     ; 3.431      ;
; 9996.491 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.076     ; 3.431      ;
; 9996.491 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.076     ; 3.431      ;
; 9996.491 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.076     ; 3.431      ;
; 9996.491 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.076     ; 3.431      ;
; 9996.491 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.076     ; 3.431      ;
; 9996.491 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.076     ; 3.431      ;
; 9996.491 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.076     ; 3.431      ;
; 9996.491 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.076     ; 3.431      ;
; 9996.509 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.398      ;
; 9996.509 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.398      ;
; 9996.509 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.398      ;
; 9996.509 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.091     ; 3.398      ;
; 9996.519 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[23]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.081     ; 3.398      ;
; 9996.519 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[22]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.081     ; 3.398      ;
; 9996.519 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[21]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.081     ; 3.398      ;
; 9996.519 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[20]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.081     ; 3.398      ;
; 9996.519 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[2]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.081     ; 3.398      ;
; 9996.519 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[1]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.081     ; 3.398      ;
; 9996.536 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.078     ; 3.384      ;
; 9996.536 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.078     ; 3.384      ;
; 9996.536 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.078     ; 3.384      ;
; 9996.536 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.078     ; 3.384      ;
; 9996.536 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.078     ; 3.384      ;
; 9996.543 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_r[0]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.066     ; 3.389      ;
; 9996.544 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.089     ; 3.365      ;
; 9996.544 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.089     ; 3.365      ;
; 9996.544 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.089     ; 3.365      ;
; 9996.544 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.089     ; 3.365      ;
; 9996.544 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.089     ; 3.365      ;
; 9996.544 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.089     ; 3.365      ;
; 9996.544 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.089     ; 3.365      ;
; 9996.544 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.089     ; 3.365      ;
; 9996.544 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.089     ; 3.365      ;
; 9996.544 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.089     ; 3.365      ;
; 9996.544 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.089     ; 3.365      ;
+----------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.374 ; pll0|altpll_0|sd1|pll7|clk[1]                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; -0.060       ; 4.446      ; 4.218      ;
; -0.364 ; pll0|altpll_0|sd1|pll7|clk[1]                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; -0.060       ; 4.420      ; 4.202      ;
; -0.332 ; pll0|altpll_0|sd1|pll7|clk[1]                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; -0.040       ; 4.446      ; 4.280      ;
; -0.324 ; pll0|altpll_0|sd1|pll7|clk[1]                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; -0.040       ; 4.420      ; 4.262      ;
; 0.324  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 1.006      ;
; 0.325  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.008      ;
; 0.326  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 1.001      ;
; 0.327  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.003      ;
; 0.328  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 1.049      ;
; 0.331  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 1.013      ;
; 0.335  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 1.015      ;
; 0.337  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.020      ;
; 0.339  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 1.002      ;
; 0.340  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 1.020      ;
; 0.342  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 1.024      ;
; 0.345  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.028      ;
; 0.346  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 1.009      ;
; 0.347  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 1.010      ;
; 0.349  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 1.012      ;
; 0.353  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 1.016      ;
; 0.354  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 1.017      ;
; 0.354  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 1.034      ;
; 0.359  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 1.041      ;
; 0.364  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 1.027      ;
; 0.365  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.048      ;
; 0.367  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.043      ;
; 0.367  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 1.053      ;
; 0.368  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.441      ; 1.031      ;
; 0.369  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 1.049      ;
; 0.369  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 1.049      ;
; 0.384  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 1.059      ;
; 0.384  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.060      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403  ; Top:top0|state_r.S_RECD                                                                                                                                                                                                                                                                                                              ; Top:top0|state_r.S_RECD                                                                                                                                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404  ; Top:top0|state_r.S_I2C                                                                                                                                                                                                                                                                                                               ; Top:top0|state_r.S_I2C                                                                                                                                                                                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Top:top0|state_r.S_RECD_WAIT                                                                                                                                                                                                                                                                                                         ; Top:top0|state_r.S_RECD_WAIT                                                                                                                                                                                                                                                                                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Top:top0|state_r.S_RECD_TAKEN                                                                                                                                                                                                                                                                                                        ; Top:top0|state_r.S_RECD_TAKEN                                                                                                                                                                                                                                                                                                        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Debounce:deb2|counter_r[2]                                                                                                                                                                                                                                                                                                           ; Debounce:deb2|counter_r[2]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Debounce:deb2|o_debounced_r                                                                                                                                                                                                                                                                                                          ; Debounce:deb2|o_debounced_r                                                                                                                                                                                                                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Debounce:deb2|counter_r[1]                                                                                                                                                                                                                                                                                                           ; Debounce:deb2|counter_r[1]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Debounce:deb1|counter_r[2]                                                                                                                                                                                                                                                                                                           ; Debounce:deb1|counter_r[2]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Debounce:deb1|o_debounced_r                                                                                                                                                                                                                                                                                                          ; Debounce:deb1|o_debounced_r                                                                                                                                                                                                                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Debounce:deb1|counter_r[1]                                                                                                                                                                                                                                                                                                           ; Debounce:deb1|counter_r[1]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405  ; Debounce:deb0|counter_r[2]                                                                                                                                                                                                                                                                                                           ; Debounce:deb0|counter_r[2]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; Debounce:deb0|counter_r[1]                                                                                                                                                                                                                                                                                                           ; Debounce:deb0|counter_r[1]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; Debounce:deb0|o_debounced_r                                                                                                                                                                                                                                                                                                          ; Debounce:deb0|o_debounced_r                                                                                                                                                                                                                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.409  ; Debounce:deb2|counter_r[0]                                                                                                                                                                                                                                                                                                           ; Debounce:deb2|counter_r[0]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; Debounce:deb1|counter_r[0]                                                                                                                                                                                                                                                                                                           ; Debounce:deb1|counter_r[0]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 0.695      ;
; 0.410  ; Debounce:deb0|counter_r[0]                                                                                                                                                                                                                                                                                                           ; Debounce:deb0|counter_r[0]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.410  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 0.696      ;
; 0.410  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.100      ; 0.696      ;
; 0.413  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.695      ;
; 0.414  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.415  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.697      ;
; 0.416  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.696      ;
; 0.416  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.696      ;
; 0.421  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.688      ;
; 0.427  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][87]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][85]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][85]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109]                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][109]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][62]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][51]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][98]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][98]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][98]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][99]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][99]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][101]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][101]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][105]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][105]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][76]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][83]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][83]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][108]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][108]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][108]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][108]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][108]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][109]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][109]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][91]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][91]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.688      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.687      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[328] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                              ;
+-------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.404 ; Top:top0|I2cInitializer:init0|command_r[0]         ; Top:top0|I2cInitializer:init0|command_r[0]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.674      ;
; 0.437 ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.701      ;
; 0.438 ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.702      ;
; 0.438 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.702      ;
; 0.439 ; Top:top0|I2cInitializer:init0|state_r.STATE_F2     ; Top:top0|I2cInitializer:init0|state_r.STATE_FINISH ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.703      ;
; 0.440 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.704      ;
; 0.445 ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.709      ;
; 0.445 ; Top:top0|I2cInitializer:init0|state_r.STATE_FINISH ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.709      ;
; 0.446 ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.710      ;
; 0.446 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.710      ;
; 0.455 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.719      ;
; 0.476 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.740      ;
; 0.483 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[21]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.748      ;
; 0.483 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[20]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.748      ;
; 0.490 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[22]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.755      ;
; 0.492 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[23]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.757      ;
; 0.495 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.759      ;
; 0.495 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.759      ;
; 0.515 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.779      ;
; 0.555 ; Top:top0|I2cInitializer:init0|command_r[13]        ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.819      ;
; 0.556 ; Top:top0|I2cInitializer:init0|command_r[11]        ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; Top:top0|I2cInitializer:init0|command_r[21]        ; Top:top0|I2cInitializer:init0|command_r[22]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; Top:top0|I2cInitializer:init0|command_r[22]        ; Top:top0|I2cInitializer:init0|command_r[23]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.821      ;
; 0.557 ; Top:top0|I2cInitializer:init0|command_r[8]         ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.821      ;
; 0.559 ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.823      ;
; 0.562 ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.826      ;
; 0.601 ; Top:top0|I2cInitializer:init0|command_r[1]         ; Top:top0|I2cInitializer:init0|command_r[2]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; Top:top0|I2cInitializer:init0|command_r[5]         ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.866      ;
; 0.602 ; Top:top0|I2cInitializer:init0|command_r[4]         ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.866      ;
; 0.602 ; Top:top0|I2cInitializer:init0|state_r.STATE_E      ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.866      ;
; 0.603 ; Top:top0|I2cInitializer:init0|command_r[10]        ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; Top:top0|I2cInitializer:init0|command_r[9]         ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; Top:top0|I2cInitializer:init0|command_r[3]         ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.867      ;
; 0.619 ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; Top:top0|I2cInitializer:init0|state_r.STATE_E      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.883      ;
; 0.623 ; Top:top0|I2cInitializer:init0|command_r[0]         ; Top:top0|I2cInitializer:init0|command_r[1]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.888      ;
; 0.638 ; Top:top0|I2cInitializer:init0|command_r[20]        ; Top:top0|I2cInitializer:init0|command_r[21]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 0.903      ;
; 0.641 ; Top:top0|I2cInitializer:init0|command_r[17]        ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.905      ;
; 0.641 ; Top:top0|I2cInitializer:init0|command_r[15]        ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.905      ;
; 0.641 ; Top:top0|I2cInitializer:init0|command_r[7]         ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.905      ;
; 0.642 ; Top:top0|I2cInitializer:init0|command_r[14]        ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; Top:top0|I2cInitializer:init0|command_r[12]        ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.906      ;
; 0.644 ; Top:top0|I2cInitializer:init0|command_r[16]        ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.908      ;
; 0.646 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.912      ;
; 0.649 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.913      ;
; 0.651 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 0.917      ;
; 0.667 ; Top:top0|I2cInitializer:init0|state_r.STATE_F2     ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.931      ;
; 0.671 ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.935      ;
; 0.672 ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.936      ;
; 0.686 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.950      ;
; 0.699 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.963      ;
; 0.705 ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.969      ;
; 0.725 ; Top:top0|I2cInitializer:init0|state_r.STATE_S2     ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.987      ;
; 0.726 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.990      ;
; 0.732 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 0.996      ;
; 0.798 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 1.062      ;
; 0.801 ; Top:top0|I2cInitializer:init0|command_r[6]         ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.067      ;
; 0.808 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.075      ;
; 0.836 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 1.100      ;
; 0.838 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 1.102      ;
; 0.839 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 1.103      ;
; 0.844 ; Top:top0|I2cInitializer:init0|command_r[18]        ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 1.106      ;
; 0.850 ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 1.112      ;
; 0.852 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 1.116      ;
; 0.898 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 1.162      ;
; 0.904 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.170      ;
; 0.909 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.175      ;
; 0.912 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.179      ;
; 0.915 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.182      ;
; 0.918 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[2]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 1.183      ;
; 0.918 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[1]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.079      ; 1.183      ;
; 0.922 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.189      ;
; 0.923 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.081      ; 1.190      ;
; 0.924 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.190      ;
; 0.927 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.193      ;
; 0.928 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.194      ;
; 0.955 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.080      ; 1.221      ;
; 0.960 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|command_r[0]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 1.222      ;
; 0.965 ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; Top:top0|I2cInitializer:init0|state_r.STATE_F2     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.059      ; 1.210      ;
; 0.981 ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.063      ; 1.230      ;
; 1.008 ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 1.272      ;
; 1.012 ; Top:top0|I2cInitializer:init0|command_r[19]        ; Top:top0|I2cInitializer:init0|command_r[20]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.091      ; 1.289      ;
; 1.038 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 1.302      ;
; 1.060 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 1.314      ;
; 1.062 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 1.326      ;
; 1.062 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 1.316      ;
; 1.062 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 1.316      ;
; 1.064 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 1.318      ;
; 1.065 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 1.319      ;
; 1.066 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 1.320      ;
+-------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AUD_BCLK'                                                                                                                                    ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.440 ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|is_pause_r               ; Top:top0|AudDSP:dsp|is_pause_r               ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|slow_counter_r[0]        ; Top:top0|AudDSP:dsp|slow_counter_r[0]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|slow_counter_r[2]        ; Top:top0|AudDSP:dsp|slow_counter_r[2]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|slow_counter_r[3]        ; Top:top0|AudDSP:dsp|slow_counter_r[3]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|slow_counter_r[1]        ; Top:top0|AudDSP:dsp|slow_counter_r[1]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[15]          ; Top:top0|AudDSP:dsp|sram_data_r[15]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[0]           ; Top:top0|AudDSP:dsp|sram_data_r[0]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[1]           ; Top:top0|AudDSP:dsp|sram_data_r[1]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[2]           ; Top:top0|AudDSP:dsp|sram_data_r[2]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[3]           ; Top:top0|AudDSP:dsp|sram_data_r[3]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[4]           ; Top:top0|AudDSP:dsp|sram_data_r[4]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[5]           ; Top:top0|AudDSP:dsp|sram_data_r[5]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[6]           ; Top:top0|AudDSP:dsp|sram_data_r[6]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[8]           ; Top:top0|AudDSP:dsp|sram_data_r[8]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[7]           ; Top:top0|AudDSP:dsp|sram_data_r[7]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[9]           ; Top:top0|AudDSP:dsp|sram_data_r[9]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[11]          ; Top:top0|AudDSP:dsp|sram_data_r[11]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[13]          ; Top:top0|AudDSP:dsp|sram_data_r[13]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[10]          ; Top:top0|AudDSP:dsp|sram_data_r[10]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudPlayer:player0|counter_r[1]      ; Top:top0|AudPlayer:player0|counter_r[1]      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[12]          ; Top:top0|AudDSP:dsp|sram_data_r[12]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudPlayer:player0|state_r.IDLE      ; Top:top0|AudPlayer:player0|state_r.IDLE      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudPlayer:player0|state_r.WAIT      ; Top:top0|AudPlayer:player0|state_r.WAIT      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudDSP:dsp|sram_data_r[14]          ; Top:top0|AudDSP:dsp|sram_data_r[14]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Top:top0|AudPlayer:player0|state_r.LEFT      ; Top:top0|AudPlayer:player0|state_r.LEFT      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; Top:top0|AudDSP:dsp|get_data_counter_r[0]    ; Top:top0|AudDSP:dsp|get_data_counter_r[0]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.674      ;
; 0.466 ; Top:top0|AudPlayer:player0|output_r[7]       ; Top:top0|AudPlayer:player0|output_r[8]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.698      ;
; 0.467 ; Top:top0|AudPlayer:player0|state_r.IDLE      ; Top:top0|AudPlayer:player0|state_r.WAIT      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.050      ; 0.703      ;
; 0.468 ; Top:top0|AudDSP:dsp|sram_data_next_r[0]      ; Top:top0|AudDSP:dsp|sram_data_r[0]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.703      ;
; 0.469 ; Top:top0|AudDSP:dsp|sram_data_next_r[6]      ; Top:top0|AudDSP:dsp|sram_data_r[6]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.704      ;
; 0.469 ; Top:top0|AudDSP:dsp|sram_data_next_r[4]      ; Top:top0|AudDSP:dsp|sram_data_r[4]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.704      ;
; 0.469 ; Top:top0|AudDSP:dsp|sram_data_next_r[1]      ; Top:top0|AudDSP:dsp|sram_data_r[1]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.704      ;
; 0.470 ; Top:top0|AudDSP:dsp|sram_data_next_r[13]     ; Top:top0|AudDSP:dsp|sram_data_r[13]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.704      ;
; 0.471 ; Top:top0|AudDSP:dsp|sram_data_next_r[11]     ; Top:top0|AudDSP:dsp|sram_data_r[11]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.705      ;
; 0.477 ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.711      ;
; 0.477 ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.711      ;
; 0.480 ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.714      ;
; 0.480 ; Top:top0|AudRecorder:recorder0|output_r[12]  ; Top:top0|AudRecorder:recorder0|output_r[13]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.717      ;
; 0.480 ; Top:top0|AudRecorder:recorder0|output_r[8]   ; Top:top0|AudRecorder:recorder0|output_r[9]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.717      ;
; 0.481 ; Top:top0|AudRecorder:recorder0|output_r[11]  ; Top:top0|AudRecorder:recorder0|output_r[12]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.718      ;
; 0.481 ; Top:top0|AudRecorder:recorder0|output_r[9]   ; Top:top0|AudRecorder:recorder0|output_r[10]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.718      ;
; 0.481 ; Top:top0|AudRecorder:recorder0|output_r[0]   ; Top:top0|AudRecorder:recorder0|output_r[1]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.718      ;
; 0.482 ; Top:top0|AudRecorder:recorder0|output_r[7]   ; Top:top0|AudRecorder:recorder0|output_r[8]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.719      ;
; 0.482 ; Top:top0|AudRecorder:recorder0|output_r[6]   ; Top:top0|AudRecorder:recorder0|output_r[7]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.719      ;
; 0.482 ; Top:top0|AudRecorder:recorder0|output_r[4]   ; Top:top0|AudRecorder:recorder0|output_r[5]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.719      ;
; 0.483 ; Top:top0|AudRecorder:recorder0|output_r[5]   ; Top:top0|AudRecorder:recorder0|output_r[6]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.720      ;
; 0.484 ; Top:top0|AudDSP:dsp|sram_data_next_r[2]      ; Top:top0|AudDSP:dsp|sram_data_r[2]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.719      ;
; 0.489 ; Top:top0|AudDSP:dsp|get_data_counter_r[1]    ; Top:top0|AudDSP:dsp|get_data_counter_r[0]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.723      ;
; 0.498 ; Top:top0|AudRecorder:recorder0|pause_r       ; Top:top0|AudRecorder:recorder0|state_r.PAUSE ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.047      ; 0.731      ;
; 0.508 ; Top:top0|AudDSP:dsp|state_r.S_IDLE           ; Top:top0|AudDSP:dsp|state_r.S_EMPTY          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.739      ;
; 0.620 ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; Top:top0|AudRecorder:recorder0|state_r.STORE ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.855      ;
; 0.628 ; Top:top0|AudRecorder:recorder0|output_r[13]  ; Top:top0|AudRecorder:recorder0|output_r[14]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.865      ;
; 0.651 ; Top:top0|AudRecorder:recorder0|output_r[14]  ; Top:top0|AudRecorder:recorder0|output_r[15]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.888      ;
; 0.651 ; Top:top0|AudRecorder:recorder0|output_r[3]   ; Top:top0|AudRecorder:recorder0|output_r[4]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.888      ;
; 0.652 ; Top:top0|AudRecorder:recorder0|output_r[10]  ; Top:top0|AudRecorder:recorder0|output_r[11]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.889      ;
; 0.652 ; Top:top0|AudRecorder:recorder0|output_r[1]   ; Top:top0|AudRecorder:recorder0|output_r[2]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.889      ;
; 0.653 ; Top:top0|AudRecorder:recorder0|output_r[2]   ; Top:top0|AudRecorder:recorder0|output_r[3]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.051      ; 0.890      ;
; 0.671 ; Top:top0|AudPlayer:player0|output_r[8]       ; Top:top0|AudPlayer:player0|output_r[9]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.903      ;
; 0.671 ; Top:top0|AudPlayer:player0|output_r[4]       ; Top:top0|AudPlayer:player0|output_r[5]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.903      ;
; 0.671 ; Top:top0|AudPlayer:player0|output_r[2]       ; Top:top0|AudPlayer:player0|output_r[3]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.903      ;
; 0.673 ; Top:top0|AudPlayer:player0|output_r[1]       ; Top:top0|AudPlayer:player0|output_r[2]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.905      ;
; 0.674 ; Top:top0|AudPlayer:player0|output_r[10]      ; Top:top0|AudPlayer:player0|output_r[11]      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.906      ;
; 0.675 ; Top:top0|AudPlayer:player0|output_r[6]       ; Top:top0|AudPlayer:player0|output_r[7]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.907      ;
; 0.677 ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.911      ;
; 0.677 ; Top:top0|AudDSP:dsp|sram_data_next_r[7]      ; Top:top0|AudDSP:dsp|sram_data_r[7]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.912      ;
; 0.677 ; Top:top0|AudDSP:dsp|sram_data_next_r[5]      ; Top:top0|AudDSP:dsp|sram_data_r[5]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.912      ;
; 0.678 ; Top:top0|AudDSP:dsp|sram_data_next_r[3]      ; Top:top0|AudDSP:dsp|sram_data_r[3]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.913      ;
; 0.680 ; Top:top0|AudDSP:dsp|sram_data_next_r[12]     ; Top:top0|AudDSP:dsp|sram_data_r[12]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.914      ;
; 0.680 ; Top:top0|AudDSP:dsp|sram_data_next_r[9]      ; Top:top0|AudDSP:dsp|sram_data_r[9]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.914      ;
; 0.681 ; Top:top0|AudDSP:dsp|sram_data_next_r[10]     ; Top:top0|AudDSP:dsp|sram_data_r[10]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.915      ;
; 0.683 ; Top:top0|AudDSP:dsp|sram_data_next_r[8]      ; Top:top0|AudDSP:dsp|sram_data_r[8]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.917      ;
; 0.686 ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.920      ;
; 0.687 ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.921      ;
; 0.690 ; Top:top0|AudPlayer:player0|output_r[9]       ; Top:top0|AudPlayer:player0|output_r[10]      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.922      ;
; 0.691 ; Top:top0|AudPlayer:player0|output_r[3]       ; Top:top0|AudPlayer:player0|output_r[4]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.923      ;
; 0.692 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.921      ;
; 0.693 ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; Top:top0|AudPlayer:player0|output_r[5]       ; Top:top0|AudPlayer:player0|output_r[6]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.925      ;
; 0.695 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.924      ;
; 0.697 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.926      ;
; 0.698 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.927      ;
; 0.699 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.928      ;
; 0.702 ; Top:top0|AudDSP:dsp|sram_data_next_r[15]     ; Top:top0|AudDSP:dsp|sram_data_r[15]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.048      ; 0.936      ;
; 0.703 ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; Top:top0|AudRecorder:recorder0|state_r.STOP  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.047      ; 0.936      ;
; 0.704 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.933      ;
; 0.705 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.934      ;
; 0.705 ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.934      ;
; 0.713 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.942      ;
; 0.715 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.944      ;
; 0.722 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.951      ;
; 0.722 ; Top:top0|AudDSP:dsp|slow_counter_r[0]        ; Top:top0|AudDSP:dsp|slow_counter_r[1]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.049      ; 0.957      ;
; 0.726 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.955      ;
; 0.733 ; Top:top0|AudDSP:dsp|state_r.S_PAUSE          ; Top:top0|AudDSP:dsp|state_r.S_EMPTY          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.964      ;
; 0.735 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.964      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.635 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 1.528      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.277      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.277      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.277      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.277      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.277      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.277      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.277      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.277      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.277      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.277      ;
; 94.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.277      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.275      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.275      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.275      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.275      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.275      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.275      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.275      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.275      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.276      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.276      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.276      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.276      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.276      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.276      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.276      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.276      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.275      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.279      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.279      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.279      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.279      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.279      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.279      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.279      ;
; 94.628 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.279      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.260      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.261      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.273      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.273      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.273      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.272      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.271      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.261      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.261      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.261      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.261      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.261      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.261      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.261      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.261      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.261      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.261      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.261      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.261      ;
; 94.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.261      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.234      ;
; 0.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.234      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.477      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.477      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.477      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.477      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.477      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.477      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.477      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.477      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.477      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.477      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.477      ;
; 1.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.477      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.668      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.668      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.668      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.668      ;
; 1.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.668      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.746      ;
; 1.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.777      ;
; 1.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.840      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.030      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.030      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.030      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.030      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.030      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.030      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.030      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 5.030      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.029      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.034      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.034      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.034      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.034      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.034      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.034      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.034      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 5.034      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.031      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.031      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.031      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.031      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.031      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.031      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.031      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.031      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.031      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.031      ;
; 4.730 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 5.031      ;
; 4.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 5.016      ;
; 4.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 5.016      ;
; 4.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 5.016      ;
; 4.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 5.016      ;
; 4.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 5.016      ;
; 4.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.030      ;
; 4.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.030      ;
; 4.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 5.030      ;
; 4.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.019      ;
; 4.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.019      ;
; 4.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 5.016      ;
; 4.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 5.016      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AUD_BCLK'                                                                           ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------+
; 41.148 ; 41.336       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[10]    ;
; 41.148 ; 41.336       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[17]    ;
; 41.148 ; 41.336       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[1]     ;
; 41.148 ; 41.336       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[3]     ;
; 41.148 ; 41.336       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[4]     ;
; 41.148 ; 41.336       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[7]     ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[0]                ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[11]               ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[12]               ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[15]               ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[4]                ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[11]    ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[12]    ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[13]    ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[14]    ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[15]    ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[16]    ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[18]    ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[19]    ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|counter_r[0]  ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|counter_r[1]  ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|counter_r[2]  ;
; 41.153 ; 41.341       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|counter_r[3]  ;
; 41.154 ; 41.342       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|get_data_counter_r[0]    ;
; 41.154 ; 41.342       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|get_data_counter_r[1]    ;
; 41.155 ; 41.343       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|slow_counter_r[0]        ;
; 41.155 ; 41.343       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|slow_counter_r[1]        ;
; 41.155 ; 41.343       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|slow_counter_r[2]        ;
; 41.155 ; 41.343       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|slow_counter_r[3]        ;
; 41.158 ; 41.346       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[10]               ;
; 41.158 ; 41.346       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[13]               ;
; 41.158 ; 41.346       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[14]               ;
; 41.158 ; 41.346       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[17]               ;
; 41.158 ; 41.346       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[18]               ;
; 41.158 ; 41.346       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ;
; 41.158 ; 41.346       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|state_r.STORE ;
; 41.158 ; 41.346       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|state_r.WAIT  ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[0]   ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[10]  ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[11]  ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[12]  ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[13]  ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[14]  ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[15]  ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[1]   ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[2]   ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[3]   ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[4]   ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[5]   ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[6]   ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[7]   ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[8]   ;
; 41.160 ; 41.348       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[9]   ;
; 41.164 ; 41.352       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|is_pause_r               ;
; 41.164 ; 41.352       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[10]      ;
; 41.164 ; 41.352       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[11]      ;
; 41.164 ; 41.352       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[1]       ;
; 41.164 ; 41.352       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[2]       ;
; 41.164 ; 41.352       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[3]       ;
; 41.164 ; 41.352       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[4]       ;
; 41.164 ; 41.352       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[5]       ;
; 41.164 ; 41.352       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[6]       ;
; 41.164 ; 41.352       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[7]       ;
; 41.164 ; 41.352       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[8]       ;
; 41.164 ; 41.352       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[9]       ;
; 41.165 ; 41.353       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[0]     ;
; 41.165 ; 41.353       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[2]     ;
; 41.165 ; 41.353       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[5]     ;
; 41.165 ; 41.353       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[6]     ;
; 41.165 ; 41.353       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[8]     ;
; 41.165 ; 41.353       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[9]     ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[0]      ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[10]     ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[11]     ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[12]     ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[13]     ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[14]     ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[15]     ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[1]      ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[2]      ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[3]      ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[4]      ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[5]      ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[6]      ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[7]      ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[8]      ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[9]      ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[0]           ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[10]          ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[11]          ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[12]          ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[13]          ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[15]          ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[1]           ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[2]           ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[3]           ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[4]           ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[5]           ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[6]           ;
; 41.169 ; 41.357       ; 0.188          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[7]           ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                       ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]                                                                                    ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]  ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]  ;
; 41.365 ; 41.585       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66]  ;
; 41.367 ; 41.587       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                       ;
; 41.367 ; 41.587       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                       ;
; 41.367 ; 41.587       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                    ;
; 41.367 ; 41.587       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                    ;
; 41.367 ; 41.587       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                    ;
; 41.367 ; 41.587       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]  ;
; 41.367 ; 41.587       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]  ;
; 41.367 ; 41.587       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]  ;
; 41.367 ; 41.587       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]  ;
; 41.367 ; 41.587       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]  ;
; 41.367 ; 41.587       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]  ;
; 41.367 ; 41.587       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]  ;
; 41.367 ; 41.587       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]  ;
; 41.371 ; 41.591       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]                                                                                      ;
; 41.371 ; 41.591       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[106]                                                                                      ;
; 41.371 ; 41.591       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[103]                                                                                   ;
; 41.371 ; 41.591       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[106]                                                                                   ;
; 41.371 ; 41.591       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78]                                                                                    ;
; 41.371 ; 41.591       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[87]                                                                                    ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]                                                                                       ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                       ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]                                                                                       ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[96]                                                                                       ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[92]                                                                                    ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[95]                                                                                    ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[96]                                                                                    ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][84]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][92]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][95]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][96]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][84]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][92]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][95]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][96]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][84]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][92]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][95]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][96]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]  ;
; 41.372 ; 41.592       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Top:top0|i2c_start_r                                                                                                                     ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]                                                                                      ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                      ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[80]                                                                                       ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[84]                                                                                       ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                       ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[107]                                                                                   ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[80]                                                                                    ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]                                                                                    ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[84]                                                                                    ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                    ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89]                                                                                    ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91]                                                                                    ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][110] ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][80]  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][83]  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][91]  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][110] ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][80]  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][83]  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][91]  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][110] ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][80]  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][83]  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][91]  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110] ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111] ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112] ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]  ;
; 41.373 ; 41.593       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]  ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]                                                                                      ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109]                                                                                      ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]                                                                                      ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                       ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                       ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                       ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                                                                                       ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]                                                                                       ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]                                                                                       ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[108]                                                                                   ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[109]                                                                                   ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[110]                                                                                   ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                    ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                    ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                    ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                    ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][108] ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][109] ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]  ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]  ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]  ;
; 41.374 ; 41.594       ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][108] ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.490 ; 49.725       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~portb_address_reg0                                                         ;
; 49.492 ; 49.727       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.493 ; 49.728       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~portb_address_reg0                                                        ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.494 ; 49.729       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.547 ; 49.767       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                      ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                      ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                      ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                      ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                             ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]   ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                               ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                    ;
+----------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                             ;
+----------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------+
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[0] ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[1] ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[2] ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[3] ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[10]        ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[11]        ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[12]        ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[13]        ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[14]        ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[15]        ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[16]        ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[17]        ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[18]        ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[19]        ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[3]         ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[4]         ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[5]         ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[6]         ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[7]         ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[8]         ;
; 4999.708 ; 4999.928     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[9]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[0]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[1]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[20]        ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[21]        ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[22]        ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[23]        ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[2]         ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_E      ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ;
; 4999.709 ; 4999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_S2     ;
; 4999.710 ; 4999.930     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F2     ;
; 4999.710 ; 4999.930     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_FINISH ;
; 4999.710 ; 4999.930     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ;
; 4999.710 ; 4999.930     ; 0.220          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ;
; 4999.882 ; 5000.070     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[0]         ;
; 4999.882 ; 5000.070     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[1]         ;
; 4999.882 ; 5000.070     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[20]        ;
; 4999.882 ; 5000.070     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[21]        ;
; 4999.882 ; 5000.070     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[22]        ;
; 4999.882 ; 5000.070     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[23]        ;
; 4999.882 ; 5000.070     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[2]         ;
; 4999.882 ; 5000.070     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ;
; 4999.882 ; 5000.070     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F2     ;
; 4999.882 ; 5000.070     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_FINISH ;
; 4999.882 ; 5000.070     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ;
; 4999.882 ; 5000.070     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ;
; 4999.883 ; 5000.071     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ;
; 4999.883 ; 5000.071     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ;
; 4999.883 ; 5000.071     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ;
; 4999.883 ; 5000.071     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ;
; 4999.883 ; 5000.071     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ;
; 4999.883 ; 5000.071     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ;
; 4999.883 ; 5000.071     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ;
; 4999.883 ; 5000.071     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ;
; 4999.883 ; 5000.071     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ;
; 4999.883 ; 5000.071     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_E      ;
; 4999.883 ; 5000.071     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ;
; 4999.883 ; 5000.071     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ;
; 4999.883 ; 5000.071     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_S2     ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[0] ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[1] ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[2] ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[3] ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[10]        ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[11]        ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[12]        ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[13]        ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[14]        ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[15]        ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[16]        ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[17]        ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[18]        ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[19]        ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[3]         ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[4]         ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[5]         ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[6]         ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[7]         ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[8]         ;
; 4999.884 ; 5000.072     ; 0.188          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[9]         ;
; 4999.963 ; 4999.963     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_counter_r[0]|clk                ;
; 4999.963 ; 4999.963     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_counter_r[1]|clk                ;
; 4999.963 ; 4999.963     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_counter_r[2]|clk                ;
; 4999.963 ; 4999.963     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_counter_r[3]|clk                ;
; 4999.963 ; 4999.963     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_r[10]|clk                       ;
; 4999.963 ; 4999.963     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_r[11]|clk                       ;
; 4999.963 ; 4999.963     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_r[12]|clk                       ;
; 4999.963 ; 4999.963     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_r[13]|clk                       ;
+----------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+
; AUD_ADCDAT          ; AUD_BCLK            ; 1.869 ; 2.263 ; Rise       ; AUD_BCLK                      ;
; AUD_ADCLRCK         ; AUD_BCLK            ; 5.359 ; 5.822 ; Rise       ; AUD_BCLK                      ;
; AUD_DACLRCK         ; AUD_BCLK            ; 3.587 ; 4.091 ; Rise       ; AUD_BCLK                      ;
; SW[*]               ; AUD_BCLK            ; 4.156 ; 4.710 ; Rise       ; AUD_BCLK                      ;
;  SW[0]              ; AUD_BCLK            ; 3.374 ; 3.920 ; Rise       ; AUD_BCLK                      ;
;  SW[1]              ; AUD_BCLK            ; 3.529 ; 4.132 ; Rise       ; AUD_BCLK                      ;
;  SW[2]              ; AUD_BCLK            ; 3.432 ; 4.020 ; Rise       ; AUD_BCLK                      ;
;  SW[3]              ; AUD_BCLK            ; 4.156 ; 4.710 ; Rise       ; AUD_BCLK                      ;
;  SW[4]              ; AUD_BCLK            ; 3.834 ; 4.436 ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.850 ; 3.026 ; Rise       ; altera_reserved_tck           ;
; altera_reserved_tms ; altera_reserved_tck ; 7.125 ; 7.241 ; Rise       ; altera_reserved_tck           ;
; AUD_ADCDAT          ; CLOCK_50            ; 5.253 ; 5.696 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; 5.654 ; 6.175 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; 1.430 ; 1.609 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; 5.229 ; 5.667 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 5.309 ; 5.803 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 7.000 ; 7.533 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 7.000 ; 7.533 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 6.656 ; 7.160 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 6.813 ; 7.315 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 6.578 ; 7.154 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.262 ; 6.817 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.004 ; 6.588 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.148 ; 6.646 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.867 ; 6.444 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.029 ; 6.634 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.831 ; 6.400 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.991 ; 6.555 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.262 ; 6.817 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.823 ; 6.400 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.990 ; 6.477 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.749 ; 6.243 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.095 ; 6.573 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.649 ; 6.124 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.974 ; 6.507 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.080 ; 6.623 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.167 ; 6.731 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.141 ; 6.738 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; 7.624 ; 8.255 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 7.133 ; 7.731 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 7.624 ; 8.255 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 5.568 ; 6.007 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 7.155 ; 7.755 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 6.984 ; 7.587 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 5.727 ; 6.193 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; AUD_ADCDAT          ; AUD_BCLK            ; -1.366 ; -1.747 ; Rise       ; AUD_BCLK                      ;
; AUD_ADCLRCK         ; AUD_BCLK            ; -2.742 ; -3.169 ; Rise       ; AUD_BCLK                      ;
; AUD_DACLRCK         ; AUD_BCLK            ; -1.429 ; -1.871 ; Rise       ; AUD_BCLK                      ;
; SW[*]               ; AUD_BCLK            ; -2.814 ; -3.338 ; Rise       ; AUD_BCLK                      ;
;  SW[0]              ; AUD_BCLK            ; -2.814 ; -3.338 ; Rise       ; AUD_BCLK                      ;
;  SW[1]              ; AUD_BCLK            ; -2.963 ; -3.541 ; Rise       ; AUD_BCLK                      ;
;  SW[2]              ; AUD_BCLK            ; -2.869 ; -3.434 ; Rise       ; AUD_BCLK                      ;
;  SW[3]              ; AUD_BCLK            ; -3.618 ; -4.150 ; Rise       ; AUD_BCLK                      ;
;  SW[4]              ; AUD_BCLK            ; -3.256 ; -3.825 ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.138  ; 0.002  ; Rise       ; altera_reserved_tck           ;
; altera_reserved_tms ; altera_reserved_tck ; -1.561 ; -1.723 ; Rise       ; altera_reserved_tck           ;
; AUD_ADCDAT          ; CLOCK_50            ; -4.415 ; -4.843 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; -4.787 ; -5.280 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; -0.673 ; -0.808 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; -4.385 ; -4.800 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; -4.464 ; -4.947 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -5.165 ; -5.641 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -5.499 ; -6.002 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -5.165 ; -5.641 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -5.484 ; -5.931 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -5.643 ; -6.188 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -4.323 ; -4.772 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -4.375 ; -4.891 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -4.591 ; -5.082 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -4.524 ; -5.076 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -4.597 ; -5.143 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -4.413 ; -4.930 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -4.473 ; -5.008 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -4.719 ; -5.238 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -4.485 ; -5.023 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -4.453 ; -4.922 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -4.419 ; -4.884 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -4.426 ; -4.888 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -4.323 ; -4.772 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -4.555 ; -5.049 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -4.729 ; -5.250 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -4.510 ; -5.049 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -4.696 ; -5.206 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; -4.292 ; -4.670 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -6.209 ; -6.774 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -4.717 ; -5.120 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -4.722 ; -5.145 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -6.231 ; -6.798 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -6.035 ; -6.605 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -4.292 ; -4.670 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; AUD_DACDAT          ; AUD_BCLK            ; 9.937  ; 9.814  ; Rise       ; AUD_BCLK                      ;
; HEX0[*]             ; AUD_BCLK            ; 22.811 ; 22.834 ; Rise       ; AUD_BCLK                      ;
;  HEX0[0]            ; AUD_BCLK            ; 17.772 ; 17.732 ; Rise       ; AUD_BCLK                      ;
;  HEX0[1]            ; AUD_BCLK            ; 20.764 ; 20.930 ; Rise       ; AUD_BCLK                      ;
;  HEX0[2]            ; AUD_BCLK            ; 19.452 ; 19.454 ; Rise       ; AUD_BCLK                      ;
;  HEX0[3]            ; AUD_BCLK            ; 19.525 ; 19.392 ; Rise       ; AUD_BCLK                      ;
;  HEX0[4]            ; AUD_BCLK            ; 17.151 ; 17.174 ; Rise       ; AUD_BCLK                      ;
;  HEX0[5]            ; AUD_BCLK            ; 22.811 ; 22.834 ; Rise       ; AUD_BCLK                      ;
;  HEX0[6]            ; AUD_BCLK            ; 20.196 ; 20.315 ; Rise       ; AUD_BCLK                      ;
; HEX1[*]             ; AUD_BCLK            ; 19.532 ; 19.619 ; Rise       ; AUD_BCLK                      ;
;  HEX1[0]            ; AUD_BCLK            ; 17.534 ; 17.419 ; Rise       ; AUD_BCLK                      ;
;  HEX1[1]            ; AUD_BCLK            ; 19.306 ; 19.347 ; Rise       ; AUD_BCLK                      ;
;  HEX1[2]            ; AUD_BCLK            ; 17.605 ; 17.533 ; Rise       ; AUD_BCLK                      ;
;  HEX1[3]            ; AUD_BCLK            ; 18.067 ; 18.108 ; Rise       ; AUD_BCLK                      ;
;  HEX1[4]            ; AUD_BCLK            ; 18.689 ; 18.842 ; Rise       ; AUD_BCLK                      ;
;  HEX1[5]            ; AUD_BCLK            ; 19.490 ; 19.569 ; Rise       ; AUD_BCLK                      ;
;  HEX1[6]            ; AUD_BCLK            ; 19.532 ; 19.619 ; Rise       ; AUD_BCLK                      ;
; HEX2[*]             ; AUD_BCLK            ; 17.143 ; 17.106 ; Rise       ; AUD_BCLK                      ;
;  HEX2[0]            ; AUD_BCLK            ; 16.159 ; 16.083 ; Rise       ; AUD_BCLK                      ;
;  HEX2[1]            ; AUD_BCLK            ; 16.265 ; 16.181 ; Rise       ; AUD_BCLK                      ;
;  HEX2[2]            ; AUD_BCLK            ; 16.602 ; 16.434 ; Rise       ; AUD_BCLK                      ;
;  HEX2[3]            ; AUD_BCLK            ; 17.143 ; 17.106 ; Rise       ; AUD_BCLK                      ;
;  HEX2[4]            ; AUD_BCLK            ; 17.052 ; 16.816 ; Rise       ; AUD_BCLK                      ;
;  HEX2[5]            ; AUD_BCLK            ; 16.725 ; 16.606 ; Rise       ; AUD_BCLK                      ;
;  HEX2[6]            ; AUD_BCLK            ; 16.929 ; 17.025 ; Rise       ; AUD_BCLK                      ;
; HEX3[*]             ; AUD_BCLK            ; 18.500 ; 18.533 ; Rise       ; AUD_BCLK                      ;
;  HEX3[0]            ; AUD_BCLK            ; 18.500 ; 18.533 ; Rise       ; AUD_BCLK                      ;
;  HEX3[2]            ; AUD_BCLK            ; 17.868 ; 17.570 ; Rise       ; AUD_BCLK                      ;
;  HEX3[3]            ; AUD_BCLK            ; 17.422 ; 17.369 ; Rise       ; AUD_BCLK                      ;
;  HEX3[4]            ; AUD_BCLK            ; 16.238 ; 16.165 ; Rise       ; AUD_BCLK                      ;
;  HEX3[5]            ; AUD_BCLK            ; 17.071 ; 17.106 ; Rise       ; AUD_BCLK                      ;
;  HEX3[6]            ; AUD_BCLK            ; 16.737 ; 16.470 ; Rise       ; AUD_BCLK                      ;
; LEDR[*]             ; AUD_BCLK            ; 13.622 ; 13.744 ; Rise       ; AUD_BCLK                      ;
;  LEDR[0]            ; AUD_BCLK            ; 9.673  ; 9.594  ; Rise       ; AUD_BCLK                      ;
;  LEDR[1]            ; AUD_BCLK            ; 10.221 ; 10.265 ; Rise       ; AUD_BCLK                      ;
;  LEDR[2]            ; AUD_BCLK            ; 10.773 ; 10.769 ; Rise       ; AUD_BCLK                      ;
;  LEDR[3]            ; AUD_BCLK            ; 11.411 ; 11.456 ; Rise       ; AUD_BCLK                      ;
;  LEDR[4]            ; AUD_BCLK            ; 13.622 ; 13.744 ; Rise       ; AUD_BCLK                      ;
;  LEDR[5]            ; AUD_BCLK            ; 10.572 ; 10.463 ; Rise       ; AUD_BCLK                      ;
;  LEDR[6]            ; AUD_BCLK            ; 9.502  ; 9.338  ; Rise       ; AUD_BCLK                      ;
; SRAM_ADDR[*]        ; AUD_BCLK            ; 12.973 ; 12.719 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[0]       ; AUD_BCLK            ; 9.212  ; 9.177  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[1]       ; AUD_BCLK            ; 11.676 ; 11.593 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[2]       ; AUD_BCLK            ; 11.541 ; 11.391 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[3]       ; AUD_BCLK            ; 10.444 ; 10.488 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[4]       ; AUD_BCLK            ; 11.174 ; 11.083 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[5]       ; AUD_BCLK            ; 12.973 ; 12.719 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[6]       ; AUD_BCLK            ; 12.582 ; 12.527 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[7]       ; AUD_BCLK            ; 12.643 ; 12.552 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[8]       ; AUD_BCLK            ; 11.901 ; 11.723 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[9]       ; AUD_BCLK            ; 11.202 ; 10.818 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[10]      ; AUD_BCLK            ; 11.483 ; 11.394 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[11]      ; AUD_BCLK            ; 9.890  ; 9.726  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[12]      ; AUD_BCLK            ; 12.053 ; 11.679 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[13]      ; AUD_BCLK            ; 10.444 ; 10.345 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[14]      ; AUD_BCLK            ; 11.147 ; 11.082 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[15]      ; AUD_BCLK            ; 12.400 ; 12.053 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[16]      ; AUD_BCLK            ; 9.911  ; 9.900  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[17]      ; AUD_BCLK            ; 10.972 ; 10.884 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[18]      ; AUD_BCLK            ; 10.171 ; 10.294 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[19]      ; AUD_BCLK            ; 12.562 ; 12.114 ; Rise       ; AUD_BCLK                      ;
; SRAM_DQ[*]          ; AUD_BCLK            ; 9.493  ; 9.387  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]         ; AUD_BCLK            ; 8.896  ; 8.765  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]         ; AUD_BCLK            ; 8.112  ; 8.060  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]         ; AUD_BCLK            ; 8.964  ; 8.913  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]         ; AUD_BCLK            ; 8.588  ; 8.476  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]         ; AUD_BCLK            ; 8.668  ; 8.571  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]         ; AUD_BCLK            ; 8.769  ; 8.692  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]         ; AUD_BCLK            ; 9.493  ; 9.387  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]         ; AUD_BCLK            ; 9.198  ; 9.126  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]         ; AUD_BCLK            ; 7.561  ; 7.500  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]         ; AUD_BCLK            ; 7.541  ; 7.481  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10]        ; AUD_BCLK            ; 7.912  ; 7.842  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11]        ; AUD_BCLK            ; 7.965  ; 7.901  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12]        ; AUD_BCLK            ; 8.938  ; 8.862  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13]        ; AUD_BCLK            ; 8.625  ; 8.549  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14]        ; AUD_BCLK            ; 8.212  ; 8.122  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15]        ; AUD_BCLK            ; 8.545  ; 8.448  ; Rise       ; AUD_BCLK                      ;
; SRAM_WE_N           ; AUD_BCLK            ; 7.991  ; 7.961  ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.399 ; 13.874 ; Fall       ; altera_reserved_tck           ;
; AUD_XCK             ; CLOCK_50            ; 2.838  ;        ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 20.690 ; 20.713 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 15.651 ; 15.611 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 18.685 ; 18.851 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 17.373 ; 17.375 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 17.446 ; 17.313 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 15.030 ; 15.053 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 20.690 ; 20.713 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 18.117 ; 18.236 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 17.453 ; 17.540 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 15.413 ; 15.298 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 17.185 ; 17.226 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 15.484 ; 15.412 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 15.988 ; 16.029 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 16.610 ; 16.763 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 17.369 ; 17.448 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 17.453 ; 17.540 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 15.246 ; 15.209 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 14.262 ; 14.186 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 14.368 ; 14.284 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 14.705 ; 14.537 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 15.246 ; 15.209 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 15.155 ; 14.925 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 14.828 ; 14.709 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 15.032 ; 15.128 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 16.603 ; 16.636 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 16.603 ; 16.636 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 16.031 ; 15.673 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 15.525 ; 15.472 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 14.341 ; 14.268 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 15.234 ; 15.209 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 14.840 ; 14.633 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 11.453 ; 11.348 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 7.785  ; 7.970  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 7.383  ; 7.298  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 7.394  ; 7.497  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 7.665  ; 7.755  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 6.679  ; 6.581  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 11.453 ; 11.348 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 7.546  ; 7.539  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 7.145  ; 7.091  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 7.736  ; 7.736  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_XCK             ; CLOCK_50            ;        ; 2.720  ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 5.709  ; 5.779  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
; I2C_SDAT            ; CLOCK_50            ; 6.642  ; 6.433  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; AUD_DACDAT          ; AUD_BCLK            ; 8.746  ; 8.699  ; Rise       ; AUD_BCLK                      ;
; HEX0[*]             ; AUD_BCLK            ; 11.177 ; 11.176 ; Rise       ; AUD_BCLK                      ;
;  HEX0[0]            ; AUD_BCLK            ; 11.191 ; 11.176 ; Rise       ; AUD_BCLK                      ;
;  HEX0[1]            ; AUD_BCLK            ; 14.173 ; 14.300 ; Rise       ; AUD_BCLK                      ;
;  HEX0[2]            ; AUD_BCLK            ; 13.523 ; 13.489 ; Rise       ; AUD_BCLK                      ;
;  HEX0[3]            ; AUD_BCLK            ; 12.687 ; 12.618 ; Rise       ; AUD_BCLK                      ;
;  HEX0[4]            ; AUD_BCLK            ; 11.177 ; 11.256 ; Rise       ; AUD_BCLK                      ;
;  HEX0[5]            ; AUD_BCLK            ; 16.418 ; 16.390 ; Rise       ; AUD_BCLK                      ;
;  HEX0[6]            ; AUD_BCLK            ; 12.759 ; 12.864 ; Rise       ; AUD_BCLK                      ;
; HEX1[*]             ; AUD_BCLK            ; 12.046 ; 12.134 ; Rise       ; AUD_BCLK                      ;
;  HEX1[0]            ; AUD_BCLK            ; 12.401 ; 12.297 ; Rise       ; AUD_BCLK                      ;
;  HEX1[1]            ; AUD_BCLK            ; 13.801 ; 13.847 ; Rise       ; AUD_BCLK                      ;
;  HEX1[2]            ; AUD_BCLK            ; 12.046 ; 12.134 ; Rise       ; AUD_BCLK                      ;
;  HEX1[3]            ; AUD_BCLK            ; 12.328 ; 12.319 ; Rise       ; AUD_BCLK                      ;
;  HEX1[4]            ; AUD_BCLK            ; 12.446 ; 12.513 ; Rise       ; AUD_BCLK                      ;
;  HEX1[5]            ; AUD_BCLK            ; 14.293 ; 14.363 ; Rise       ; AUD_BCLK                      ;
;  HEX1[6]            ; AUD_BCLK            ; 14.044 ; 14.131 ; Rise       ; AUD_BCLK                      ;
; HEX2[*]             ; AUD_BCLK            ; 11.934 ; 11.860 ; Rise       ; AUD_BCLK                      ;
;  HEX2[0]            ; AUD_BCLK            ; 12.160 ; 12.057 ; Rise       ; AUD_BCLK                      ;
;  HEX2[1]            ; AUD_BCLK            ; 11.934 ; 11.860 ; Rise       ; AUD_BCLK                      ;
;  HEX2[2]            ; AUD_BCLK            ; 12.301 ; 12.139 ; Rise       ; AUD_BCLK                      ;
;  HEX2[3]            ; AUD_BCLK            ; 12.414 ; 12.332 ; Rise       ; AUD_BCLK                      ;
;  HEX2[4]            ; AUD_BCLK            ; 12.425 ; 12.490 ; Rise       ; AUD_BCLK                      ;
;  HEX2[5]            ; AUD_BCLK            ; 12.123 ; 11.977 ; Rise       ; AUD_BCLK                      ;
;  HEX2[6]            ; AUD_BCLK            ; 12.153 ; 12.242 ; Rise       ; AUD_BCLK                      ;
; HEX3[*]             ; AUD_BCLK            ; 11.948 ; 12.098 ; Rise       ; AUD_BCLK                      ;
;  HEX3[0]            ; AUD_BCLK            ; 14.136 ; 14.378 ; Rise       ; AUD_BCLK                      ;
;  HEX3[2]            ; AUD_BCLK            ; 14.013 ; 13.316 ; Rise       ; AUD_BCLK                      ;
;  HEX3[3]            ; AUD_BCLK            ; 13.099 ; 13.255 ; Rise       ; AUD_BCLK                      ;
;  HEX3[4]            ; AUD_BCLK            ; 11.948 ; 12.098 ; Rise       ; AUD_BCLK                      ;
;  HEX3[5]            ; AUD_BCLK            ; 12.844 ; 13.010 ; Rise       ; AUD_BCLK                      ;
;  HEX3[6]            ; AUD_BCLK            ; 12.871 ; 12.538 ; Rise       ; AUD_BCLK                      ;
; LEDR[*]             ; AUD_BCLK            ; 8.831  ; 8.835  ; Rise       ; AUD_BCLK                      ;
;  LEDR[0]            ; AUD_BCLK            ; 8.831  ; 8.835  ; Rise       ; AUD_BCLK                      ;
;  LEDR[1]            ; AUD_BCLK            ; 9.552  ; 9.653  ; Rise       ; AUD_BCLK                      ;
;  LEDR[2]            ; AUD_BCLK            ; 9.966  ; 9.999  ; Rise       ; AUD_BCLK                      ;
;  LEDR[3]            ; AUD_BCLK            ; 10.801 ; 10.871 ; Rise       ; AUD_BCLK                      ;
;  LEDR[4]            ; AUD_BCLK            ; 12.843 ; 13.039 ; Rise       ; AUD_BCLK                      ;
;  LEDR[5]            ; AUD_BCLK            ; 10.083 ; 10.073 ; Rise       ; AUD_BCLK                      ;
;  LEDR[6]            ; AUD_BCLK            ; 9.160  ; 9.005  ; Rise       ; AUD_BCLK                      ;
; SRAM_ADDR[*]        ; AUD_BCLK            ; 8.511  ; 8.502  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[0]       ; AUD_BCLK            ; 8.511  ; 8.502  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[1]       ; AUD_BCLK            ; 11.153 ; 11.045 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[2]       ; AUD_BCLK            ; 10.252 ; 10.110 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[3]       ; AUD_BCLK            ; 9.443  ; 9.485  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[4]       ; AUD_BCLK            ; 9.838  ; 9.852  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[5]       ; AUD_BCLK            ; 12.042 ; 11.818 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[6]       ; AUD_BCLK            ; 11.274 ; 11.221 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[7]       ; AUD_BCLK            ; 11.922 ; 11.826 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[8]       ; AUD_BCLK            ; 11.177 ; 10.999 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[9]       ; AUD_BCLK            ; 10.564 ; 10.226 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[10]      ; AUD_BCLK            ; 10.308 ; 10.166 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[11]      ; AUD_BCLK            ; 9.161  ; 9.098  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[12]      ; AUD_BCLK            ; 11.411 ; 11.082 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[13]      ; AUD_BCLK            ; 9.548  ; 9.446  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[14]      ; AUD_BCLK            ; 10.107 ; 10.033 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[15]      ; AUD_BCLK            ; 11.515 ; 11.239 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[16]      ; AUD_BCLK            ; 9.240  ; 9.194  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[17]      ; AUD_BCLK            ; 10.129 ; 10.044 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[18]      ; AUD_BCLK            ; 9.047  ; 9.106  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[19]      ; AUD_BCLK            ; 11.871 ; 11.480 ; Rise       ; AUD_BCLK                      ;
; SRAM_DQ[*]          ; AUD_BCLK            ; 7.278  ; 7.216  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]         ; AUD_BCLK            ; 8.579  ; 8.448  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]         ; AUD_BCLK            ; 7.825  ; 7.771  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]         ; AUD_BCLK            ; 8.644  ; 8.590  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]         ; AUD_BCLK            ; 8.283  ; 8.171  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]         ; AUD_BCLK            ; 8.358  ; 8.261  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]         ; AUD_BCLK            ; 8.456  ; 8.378  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]         ; AUD_BCLK            ; 9.151  ; 9.045  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]         ; AUD_BCLK            ; 8.867  ; 8.794  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]         ; AUD_BCLK            ; 7.297  ; 7.235  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]         ; AUD_BCLK            ; 7.278  ; 7.216  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10]        ; AUD_BCLK            ; 7.634  ; 7.563  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11]        ; AUD_BCLK            ; 7.685  ; 7.620  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12]        ; AUD_BCLK            ; 8.618  ; 8.542  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13]        ; AUD_BCLK            ; 8.317  ; 8.240  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14]        ; AUD_BCLK            ; 7.921  ; 7.830  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15]        ; AUD_BCLK            ; 8.241  ; 8.143  ; Rise       ; AUD_BCLK                      ;
; SRAM_WE_N           ; AUD_BCLK            ; 7.705  ; 7.680  ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.028 ; 11.507 ; Fall       ; altera_reserved_tck           ;
; AUD_XCK             ; CLOCK_50            ; 2.293  ;        ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 8.557  ; 8.592  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 9.110  ; 9.083  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 11.432 ; 11.601 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 10.899 ; 10.873 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 10.008 ; 9.905  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 8.557  ; 8.592  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 14.044 ; 14.008 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 10.678 ; 10.744 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 9.662  ; 9.717  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 9.892  ; 9.794  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 11.082 ; 11.111 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 9.662  ; 9.717  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 10.053 ; 10.076 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 10.055 ; 10.122 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 11.854 ; 11.949 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 11.723 ; 11.859 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 9.343  ; 9.432  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 10.120 ; 10.018 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 10.001 ; 9.928  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 10.340 ; 10.178 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 9.604  ; 9.522  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 9.615  ; 9.649  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 10.162 ; 10.016 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 9.343  ; 9.432  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 9.987  ; 10.054 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 12.175 ; 12.334 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 11.973 ; 11.355 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 11.138 ; 11.211 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 9.987  ; 10.054 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 10.883 ; 10.966 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 11.271 ; 10.938 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 5.707  ; 5.755  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 6.978  ; 7.018  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 6.372  ; 6.432  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 6.206  ; 6.169  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 6.447  ; 6.402  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 5.707  ; 5.755  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 8.311  ; 8.134  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 6.803  ; 6.798  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 6.420  ; 6.370  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 6.986  ; 6.987  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_XCK             ; CLOCK_50            ;        ; 2.176  ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 4.385  ; 4.554  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
; I2C_SDAT            ; CLOCK_50            ; 4.843  ; 4.732  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+


+-------------------------------------------------------------+
; Propagation Delay                                           ;
+------------+-------------+--------+-------+--------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR     ; FF     ;
+------------+-------------+--------+-------+--------+--------+
; SW[0]      ; HEX4[0]     ; 9.455  ; 9.628 ; 9.901  ; 10.083 ;
; SW[0]      ; HEX4[2]     ; 8.933  ;       ;        ; 9.245  ;
; SW[0]      ; HEX4[3]     ; 9.268  ; 9.116 ; 9.724  ; 9.563  ;
; SW[0]      ; HEX4[4]     ;        ; 8.895 ; 9.531  ;        ;
; SW[0]      ; HEX4[5]     ;        ; 9.089 ; 9.359  ;        ;
; SW[0]      ; HEX4[6]     ;        ; 8.864 ; 9.155  ;        ;
; SW[1]      ; HEX4[0]     ; 9.536  ; 9.710 ; 9.971  ; 10.108 ;
; SW[1]      ; HEX4[1]     ;        ; 9.132 ; 9.656  ;        ;
; SW[1]      ; HEX4[2]     ;        ; 8.879 ; 9.413  ;        ;
; SW[1]      ; HEX4[3]     ; 9.351  ; 9.195 ; 9.750  ; 9.634  ;
; SW[1]      ; HEX4[4]     ; 9.162  ;       ;        ; 9.418  ;
; SW[1]      ; HEX4[5]     ;        ; 9.171 ; 9.431  ;        ;
; SW[1]      ; HEX4[6]     ; 8.788  ; 8.948 ; 9.225  ; 9.346  ;
; SW[2]      ; HEX4[0]     ;        ; 9.891 ; 10.177 ;        ;
; SW[2]      ; HEX4[1]     ; 9.438  ;       ;        ; 9.772  ;
; SW[2]      ; HEX4[2]     ;        ; 9.036 ; 9.602  ;        ;
; SW[2]      ; HEX4[3]     ; 9.516  ; 9.421 ; 9.991  ; 9.807  ;
; SW[2]      ; HEX4[4]     ;        ; 9.150 ; 9.751  ;        ;
; SW[2]      ; HEX4[5]     ;        ; 9.354 ; 9.636  ;        ;
; SW[2]      ; HEX4[6]     ; 9.005  ; 9.129 ; 9.431  ; 9.569  ;
; SW[3]      ; HEX5[2]     ;        ; 6.964 ; 7.242  ;        ;
; SW[3]      ; HEX5[3]     ;        ; 7.899 ; 8.160  ;        ;
; SW[3]      ; HEX5[4]     ; 7.889  ;       ;        ; 8.150  ;
; SW[4]      ; HEX6[0]     ; 8.020  ;       ;        ; 8.370  ;
; SW[4]      ; HEX6[3]     ; 8.020  ;       ;        ; 8.370  ;
; SW[4]      ; HEX6[4]     ; 7.927  ;       ;        ; 8.259  ;
; SW[4]      ; HEX6[5]     ; 10.031 ;       ;        ; 10.051 ;
; SW[5]      ; HEX7[0]     ; 7.873  ;       ;        ; 8.160  ;
; SW[5]      ; HEX7[3]     ; 7.984  ;       ;        ; 8.319  ;
; SW[5]      ; HEX7[4]     ; 7.938  ;       ;        ; 8.274  ;
; SW[5]      ; HEX7[5]     ; 7.949  ;       ;        ; 8.286  ;
+------------+-------------+--------+-------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX4[0]     ; 9.117 ; 9.288 ; 9.548 ; 9.727 ;
; SW[0]      ; HEX4[2]     ; 8.625 ;       ;       ; 8.920 ;
; SW[0]      ; HEX4[3]     ; 8.946 ; 8.796 ; 9.384 ; 9.226 ;
; SW[0]      ; HEX4[4]     ;       ; 8.582 ; 9.198 ;       ;
; SW[0]      ; HEX4[5]     ;       ; 8.772 ; 9.028 ;       ;
; SW[0]      ; HEX4[6]     ;       ; 8.556 ; 8.832 ;       ;
; SW[1]      ; HEX4[0]     ; 9.197 ; 9.368 ; 9.615 ; 9.751 ;
; SW[1]      ; HEX4[1]     ;       ; 8.807 ; 9.316 ;       ;
; SW[1]      ; HEX4[2]     ;       ; 8.569 ; 9.086 ;       ;
; SW[1]      ; HEX4[3]     ; 9.024 ; 8.873 ; 9.410 ; 9.294 ;
; SW[1]      ; HEX4[4]     ; 8.843 ;       ;       ; 9.085 ;
; SW[1]      ; HEX4[5]     ;       ; 8.851 ; 9.097 ;       ;
; SW[1]      ; HEX4[6]     ; 8.479 ; 8.636 ; 8.900 ; 9.020 ;
; SW[2]      ; HEX4[0]     ;       ; 9.471 ; 9.715 ;       ;
; SW[2]      ; HEX4[1]     ; 9.033 ;       ;       ; 9.334 ;
; SW[2]      ; HEX4[2]     ;       ; 8.706 ; 9.230 ;       ;
; SW[2]      ; HEX4[3]     ; 9.171 ; 9.011 ; 9.553 ; 9.437 ;
; SW[2]      ; HEX4[4]     ;       ; 8.803 ; 9.374 ;       ;
; SW[2]      ; HEX4[5]     ;       ; 8.953 ; 9.204 ;       ;
; SW[2]      ; HEX4[6]     ; 8.662 ; 8.794 ; 9.077 ; 9.203 ;
; SW[3]      ; HEX5[2]     ;       ; 6.732 ; 6.995 ;       ;
; SW[3]      ; HEX5[3]     ;       ; 7.631 ; 7.879 ;       ;
; SW[3]      ; HEX5[4]     ; 7.621 ;       ;       ; 7.869 ;
; SW[4]      ; HEX6[0]     ; 7.745 ;       ;       ; 8.077 ;
; SW[4]      ; HEX6[3]     ; 7.745 ;       ;       ; 8.077 ;
; SW[4]      ; HEX6[4]     ; 7.655 ;       ;       ; 7.971 ;
; SW[4]      ; HEX6[5]     ; 9.759 ;       ;       ; 9.763 ;
; SW[5]      ; HEX7[0]     ; 7.604 ;       ;       ; 7.876 ;
; SW[5]      ; HEX7[3]     ; 7.713 ;       ;       ; 8.031 ;
; SW[5]      ; HEX7[4]     ; 7.668 ;       ;       ; 7.987 ;
; SW[5]      ; HEX7[5]     ; 7.679 ;       ;       ; 7.999 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------+
; Output Enable Times                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+--------------+------------+-------+-------+------------+-------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 8.077 ; 7.932 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 8.610 ; 8.457 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 8.591 ; 8.438 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 8.585 ; 8.432 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 8.585 ; 8.432 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 8.606 ; 8.453 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 8.643 ; 8.490 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 8.643 ; 8.490 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 8.469 ; 8.316 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 8.612 ; 8.467 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 8.939 ; 8.794 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 8.077 ; 7.932 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 8.559 ; 8.414 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 9.049 ; 8.904 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 8.607 ; 8.454 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 8.606 ; 8.453 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 8.607 ; 8.454 ; Rise       ; AUD_BCLK                      ;
; I2C_SDAT     ; CLOCK_50   ; 5.380 ; 5.227 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+-------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                            ;
+--------------+------------+-------+-------+------------+-------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+--------------+------------+-------+-------+------------+-------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 7.800 ; 7.655 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 8.277 ; 8.124 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 8.258 ; 8.105 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 8.252 ; 8.099 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 8.252 ; 8.099 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 8.273 ; 8.120 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 8.309 ; 8.156 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 8.309 ; 8.156 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 8.141 ; 7.988 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 8.313 ; 8.168 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 8.626 ; 8.481 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 7.800 ; 7.655 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 8.262 ; 8.117 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 8.732 ; 8.587 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 8.274 ; 8.121 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 8.273 ; 8.120 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 8.274 ; 8.121 ; Rise       ; AUD_BCLK                      ;
; I2C_SDAT     ; CLOCK_50   ; 4.267 ; 4.114 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+-------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference               ;
+--------------+------------+-----------+-----------+------------+-------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 8.071     ; 8.216     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 8.600     ; 8.753     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 8.586     ; 8.739     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 8.579     ; 8.732     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 8.579     ; 8.732     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 8.600     ; 8.753     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 8.635     ; 8.788     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 8.635     ; 8.788     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 8.408     ; 8.561     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 8.585     ; 8.730     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 8.886     ; 9.031     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 8.071     ; 8.216     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 8.526     ; 8.671     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 9.099     ; 9.244     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 8.601     ; 8.754     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 8.600     ; 8.753     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 8.601     ; 8.754     ; Rise       ; AUD_BCLK                      ;
; I2C_SDAT     ; CLOCK_50   ; 5.125     ; 5.278     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+-----------+-----------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference               ;
+--------------+------------+-----------+-----------+------------+-------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 7.788     ; 7.933     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 8.261     ; 8.414     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 8.247     ; 8.400     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 8.240     ; 8.393     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 8.240     ; 8.393     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 8.261     ; 8.414     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 8.295     ; 8.448     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 8.295     ; 8.448     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 8.076     ; 8.229     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 8.281     ; 8.426     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 8.570     ; 8.715     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 7.788     ; 7.933     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 8.225     ; 8.370     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 8.774     ; 8.919     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 8.262     ; 8.415     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 8.261     ; 8.414     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 8.262     ; 8.415     ; Rise       ; AUD_BCLK                      ;
; I2C_SDAT     ; CLOCK_50   ; 4.120     ; 4.273     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+-----------+-----------+------------+-------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                   ;
+------------+-----------------+-------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note ;
+------------+-----------------+-------------------------------+------+
; 17.48 MHz  ; 17.48 MHz       ; AUD_BCLK                      ;      ;
; 85.93 MHz  ; 85.93 MHz       ; altera_reserved_tck           ;      ;
; 156.01 MHz ; 156.01 MHz      ; pll0|altpll_0|sd1|pll7|clk[0] ;      ;
; 272.55 MHz ; 272.55 MHz      ; pll0|altpll_0|sd1|pll7|clk[1] ;      ;
+------------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; pll0|altpll_0|sd1|pll7|clk[0] ; -5.715 ; -438.163      ;
; AUD_BCLK                      ; -2.801 ; -80.455       ;
; altera_reserved_tck           ; 44.181 ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1] ; 80.014 ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; pll0|altpll_0|sd1|pll7|clk[0] ; -0.354 ; -0.699        ;
; altera_reserved_tck           ; 0.354  ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1] ; 0.356  ; 0.000         ;
; AUD_BCLK                      ; 0.387  ; 0.000         ;
+-------------------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.867 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.872 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+-------------------------------+----------+---------------+
; Clock                         ; Slack    ; End Point TNS ;
+-------------------------------+----------+---------------+
; CLOCK_50                      ; 9.799    ; 0.000         ;
; CLOCK2_50                     ; 16.000   ; 0.000         ;
; CLOCK3_50                     ; 16.000   ; 0.000         ;
; AUD_BCLK                      ; 41.227   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0] ; 41.357   ; 0.000         ;
; altera_reserved_tck           ; 49.401   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1] ; 4999.711 ; 0.000         ;
+-------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                            ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -5.715 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.921     ; 2.734      ;
; -5.696 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.921     ; 2.715      ;
; -5.694 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.921     ; 2.713      ;
; -5.671 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.698      ;
; -5.668 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.921     ; 2.687      ;
; -5.666 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.921     ; 2.685      ;
; -5.655 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.921     ; 2.674      ;
; -5.648 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.675      ;
; -5.578 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.605      ;
; -5.573 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.921     ; 2.592      ;
; -5.542 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.921     ; 2.561      ;
; -5.540 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.921     ; 2.559      ;
; -5.522 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.549      ;
; -5.495 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.921     ; 2.514      ;
; -5.468 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.921     ; 2.487      ;
; -5.457 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.484      ;
; -5.412 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.921     ; 2.431      ;
; -5.402 ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.994     ; 2.348      ;
; -5.401 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.428      ;
; -5.394 ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.994     ; 2.340      ;
; -5.392 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.994     ; 2.338      ;
; -5.391 ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.994     ; 2.337      ;
; -5.384 ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.994     ; 2.330      ;
; -5.376 ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.994     ; 2.322      ;
; -5.374 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.994     ; 2.320      ;
; -5.373 ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.994     ; 2.319      ;
; -5.365 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.887     ; 2.418      ;
; -5.354 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.381      ;
; -5.340 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.367      ;
; -5.336 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.363      ;
; -5.334 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.540     ; 2.734      ;
; -5.333 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.360      ;
; -5.328 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.355      ;
; -5.315 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.540     ; 2.715      ;
; -5.312 ; Top:top0|AudRecorder:recorder0|addr_r[17]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.994     ; 2.258      ;
; -5.301 ; Top:top0|AudRecorder:recorder0|addr_r[17]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.994     ; 2.247      ;
; -5.298 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.325      ;
; -5.290 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.532     ; 2.698      ;
; -5.285 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.540     ; 2.685      ;
; -5.281 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.308      ;
; -5.279 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.875     ; 2.344      ;
; -5.276 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.875     ; 2.341      ;
; -5.268 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.875     ; 2.333      ;
; -5.252 ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.279      ;
; -5.238 ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.265      ;
; -5.230 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.892     ; 2.278      ;
; -5.230 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.892     ; 2.278      ;
; -5.198 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.876     ; 2.262      ;
; -5.198 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.876     ; 2.262      ;
; -5.197 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.532     ; 2.605      ;
; -5.192 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.540     ; 2.592      ;
; -5.161 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.863     ; 2.238      ;
; -5.159 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.540     ; 2.559      ;
; -5.158 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.863     ; 2.235      ;
; -5.154 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.856     ; 2.238      ;
; -5.145 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.865     ; 2.220      ;
; -5.132 ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.159      ;
; -5.118 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.866     ; 2.192      ;
; -5.117 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.866     ; 2.191      ;
; -5.095 ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.913     ; 2.122      ;
; -5.087 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.995     ; 2.032      ;
; -5.087 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.540     ; 2.487      ;
; -5.085 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.995     ; 2.030      ;
; -5.082 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[105] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.907     ; 2.115      ;
; -5.076 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.532     ; 2.484      ;
; -5.075 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.857     ; 2.158      ;
; -5.058 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.910     ; 2.088      ;
; -5.035 ; Top:top0|AudDSP:dsp|addr_r[5]                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.214     ; 1.761      ;
; -5.028 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.884     ; 2.084      ;
; -5.024 ; Top:top0|AudRecorder:recorder0|addr_r[1]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.994     ; 1.970      ;
; -5.020 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.882     ; 2.078      ;
; -5.014 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.882     ; 2.072      ;
; -5.013 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.887     ; 2.066      ;
; -5.006 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.887     ; 2.059      ;
; -5.004 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.867     ; 2.077      ;
; -5.002 ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.613     ; 2.329      ;
; -5.000 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[85]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.887     ; 2.053      ;
; -4.998 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.885     ; 2.053      ;
; -4.995 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.885     ; 2.050      ;
; -4.994 ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.613     ; 2.321      ;
; -4.992 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.613     ; 2.319      ;
; -4.991 ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.613     ; 2.318      ;
; -4.984 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.506     ; 2.418      ;
; -4.981 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.919     ; 2.002      ;
; -4.979 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.919     ; 2.000      ;
; -4.979 ; Top:top0|AudRecorder:recorder0|addr_r[1]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.994     ; 1.925      ;
; -4.978 ; Top:top0|AudDSP:dsp|addr_r[8]                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[86]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.187     ; 1.731      ;
; -4.973 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.532     ; 2.381      ;
; -4.971 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.887     ; 2.024      ;
; -4.969 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.887     ; 2.022      ;
; -4.955 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.884     ; 2.011      ;
; -4.955 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.532     ; 2.363      ;
; -4.952 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.532     ; 2.360      ;
; -4.950 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]      ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.884     ; 2.006      ;
; -4.946 ; Top:top0|AudDSP:dsp|addr_r[1]                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[79]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -3.197     ; 1.689      ;
; -4.944 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.911     ; 1.973      ;
; -4.943 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.911     ; 1.972      ;
; -4.934 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.901     ; 1.973      ;
; -4.933 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[102] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.901     ; 1.972      ;
; -4.931 ; Top:top0|AudRecorder:recorder0|addr_r[17]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -2.613     ; 2.258      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AUD_BCLK'                                                                                                                                                 ;
+--------+-----------------------------------------+----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.801 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.359      ; 5.070      ;
; -2.755 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.STORE ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.359      ; 5.024      ;
; -2.754 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.WAIT  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.359      ; 5.023      ;
; -2.651 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.WAIT  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.359      ; 4.920      ;
; -2.591 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.359      ; 4.860      ;
; -2.570 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.864      ;
; -2.570 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.864      ;
; -2.570 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.864      ;
; -2.570 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.864      ;
; -2.570 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.864      ;
; -2.570 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.864      ;
; -2.570 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.864      ;
; -2.570 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.864      ;
; -2.545 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.359      ; 4.814      ;
; -2.527 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|pause_r       ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.336      ; 4.773      ;
; -2.516 ; Top:top0|state_r.S_RECD_TAKEN           ; Top:top0|AudDSP:dsp|is_pause_r               ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.372      ; 4.798      ;
; -2.511 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.391      ; 4.812      ;
; -2.511 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.391      ; 4.812      ;
; -2.511 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.391      ; 4.812      ;
; -2.511 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.391      ; 4.812      ;
; -2.511 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.391      ; 4.812      ;
; -2.511 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.391      ; 4.812      ;
; -2.506 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.336      ; 4.752      ;
; -2.493 ; Debounce:deb2|neg_r                     ; Top:top0|AudDSP:dsp|is_pause_r               ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.370      ; 4.773      ;
; -2.472 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|pause_r       ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.336      ; 4.718      ;
; -2.468 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudDSP:dsp|is_pause_r               ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.362      ; 4.740      ;
; -2.467 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[1]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.461      ; 4.838      ;
; -2.467 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.461      ; 4.838      ;
; -2.467 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.461      ; 4.838      ;
; -2.467 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.461      ; 4.838      ;
; -2.467 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[17]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.461      ; 4.838      ;
; -2.467 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.461      ; 4.838      ;
; -2.438 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.STOP  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.336      ; 4.684      ;
; -2.438 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.PAUSE ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.336      ; 4.684      ;
; -2.371 ; Top:top0|stop_r                         ; Top:top0|AudRecorder:recorder0|stop_r        ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.328      ; 4.609      ;
; -2.361 ; Top:top0|dsp_start_r                    ; Top:top0|AudDSP:dsp|state_r.S_PAUSE          ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.326      ; 4.597      ;
; -2.307 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.IDLE  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.336      ; 4.553      ;
; -2.253 ; Top:top0|dsp_start_r                    ; Top:top0|AudDSP:dsp|state_r.S_IDLE           ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.326      ; 4.489      ;
; -2.219 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|stop_r        ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.336      ; 4.465      ;
; -2.199 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.493      ;
; -2.199 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.493      ;
; -2.199 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.493      ;
; -2.199 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.493      ;
; -2.199 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.493      ;
; -2.199 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.493      ;
; -2.199 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.493      ;
; -2.199 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.384      ; 4.493      ;
; -2.140 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.391      ; 4.441      ;
; -2.140 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.391      ; 4.441      ;
; -2.140 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.391      ; 4.441      ;
; -2.140 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.391      ; 4.441      ;
; -2.140 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.391      ; 4.441      ;
; -2.140 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.391      ; 4.441      ;
; -2.103 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.336      ; 4.349      ;
; -2.096 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[1]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.461      ; 4.467      ;
; -2.096 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.461      ; 4.467      ;
; -2.096 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.461      ; 4.467      ;
; -2.096 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.461      ; 4.467      ;
; -2.096 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[17]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.461      ; 4.467      ;
; -2.096 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.461      ; 4.467      ;
; -2.057 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.STOP  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.336      ; 4.303      ;
; -2.057 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.PAUSE ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.336      ; 4.303      ;
; -1.937 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.IDLE  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.336      ; 4.183      ;
; -1.837 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|stop_r        ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 2.336      ; 4.083      ;
; 25.783 ; Top:top0|AudDSP:dsp|sram_data_next_r[1] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 57.108     ;
; 25.809 ; Top:top0|AudDSP:dsp|sram_data_next_r[1] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 57.082     ;
; 25.817 ; Top:top0|AudDSP:dsp|sram_data_r[0]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 57.074     ;
; 25.838 ; Top:top0|AudDSP:dsp|sram_data_next_r[2] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 57.053     ;
; 25.843 ; Top:top0|AudDSP:dsp|sram_data_r[0]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 57.048     ;
; 25.851 ; Top:top0|AudDSP:dsp|sram_data_next_r[1] ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 57.040     ;
; 25.862 ; Top:top0|AudDSP:dsp|sram_data_next_r[0] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 57.029     ;
; 25.864 ; Top:top0|AudDSP:dsp|sram_data_next_r[2] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 57.027     ;
; 25.872 ; Top:top0|AudDSP:dsp|sram_data_r[1]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 57.019     ;
; 25.877 ; Top:top0|AudDSP:dsp|sram_data_next_r[1] ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 57.014     ;
; 25.885 ; Top:top0|AudDSP:dsp|sram_data_r[0]      ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 57.006     ;
; 25.888 ; Top:top0|AudDSP:dsp|sram_data_next_r[0] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 57.003     ;
; 25.898 ; Top:top0|AudDSP:dsp|sram_data_r[1]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.993     ;
; 25.901 ; Top:top0|AudDSP:dsp|sram_data_next_r[3] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.990     ;
; 25.906 ; Top:top0|AudDSP:dsp|sram_data_next_r[2] ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.985     ;
; 25.911 ; Top:top0|AudDSP:dsp|sram_data_r[0]      ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.980     ;
; 25.927 ; Top:top0|AudDSP:dsp|sram_data_next_r[3] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.964     ;
; 25.928 ; Top:top0|AudDSP:dsp|sram_data_r[2]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.963     ;
; 25.930 ; Top:top0|AudDSP:dsp|sram_data_next_r[0] ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.961     ;
; 25.932 ; Top:top0|AudDSP:dsp|sram_data_next_r[2] ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.959     ;
; 25.940 ; Top:top0|AudDSP:dsp|sram_data_r[1]      ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.951     ;
; 25.954 ; Top:top0|AudDSP:dsp|sram_data_r[2]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.937     ;
; 25.956 ; Top:top0|AudDSP:dsp|sram_data_next_r[0] ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.935     ;
; 25.966 ; Top:top0|AudDSP:dsp|sram_data_r[1]      ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.925     ;
; 25.969 ; Top:top0|AudDSP:dsp|sram_data_next_r[3] ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.922     ;
; 25.983 ; Top:top0|AudDSP:dsp|sram_data_r[3]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.908     ;
; 25.995 ; Top:top0|AudDSP:dsp|sram_data_next_r[3] ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.896     ;
; 25.996 ; Top:top0|AudDSP:dsp|sram_data_r[2]      ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.895     ;
; 26.009 ; Top:top0|AudDSP:dsp|sram_data_r[3]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.882     ;
; 26.019 ; Top:top0|AudDSP:dsp|sram_data_next_r[5] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.872     ;
; 26.022 ; Top:top0|AudDSP:dsp|sram_data_r[2]      ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.869     ;
; 26.038 ; Top:top0|AudDSP:dsp|sram_data_r[6]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.853     ;
; 26.045 ; Top:top0|AudDSP:dsp|sram_data_next_r[5] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.846     ;
; 26.047 ; Top:top0|AudDSP:dsp|sram_data_r[4]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.844     ;
; 26.051 ; Top:top0|AudDSP:dsp|sram_data_r[3]      ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.840     ;
; 26.064 ; Top:top0|AudDSP:dsp|sram_data_r[6]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.128     ; 56.827     ;
+--------+-----------------------------------------+----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 6.061      ;
; 44.545 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.697      ;
; 44.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.640      ;
; 44.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 5.484      ;
; 44.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 5.332      ;
; 44.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 5.293      ;
; 44.991 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.251      ;
; 45.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.133      ;
; 45.114 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.128      ;
; 45.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 5.082      ;
; 45.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 5.017      ;
; 45.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.846      ;
; 45.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.726      ;
; 45.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 4.632      ;
; 45.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.458      ;
; 45.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 4.388      ;
; 45.999 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.241      ;
; 46.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 4.207      ;
; 46.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 4.160      ;
; 46.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.885      ;
; 47.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.019      ;
; 47.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.916      ;
; 47.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.505      ;
; 47.739 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.503      ;
; 47.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.493      ;
; 47.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.440      ;
; 48.109 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.134      ;
; 49.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 0.725      ;
; 93.956 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.958      ;
; 94.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.891      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.758      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.741      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.733      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.716      ;
; 94.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.654      ;
; 94.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.654      ;
; 94.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.654      ;
; 94.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.654      ;
; 94.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.654      ;
; 94.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.654      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                 ;
+----------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack    ; From Node                                          ; To Node                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 80.014   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.206     ; 3.152      ;
; 80.014   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.206     ; 3.152      ;
; 80.014   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.206     ; 3.152      ;
; 80.014   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.206     ; 3.152      ;
; 81.146   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.212     ; 2.014      ;
; 81.298   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.212     ; 1.862      ;
; 9996.331 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.586      ;
; 9996.331 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.586      ;
; 9996.331 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.586      ;
; 9996.331 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.586      ;
; 9996.331 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.586      ;
; 9996.331 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.586      ;
; 9996.331 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.586      ;
; 9996.331 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.586      ;
; 9996.331 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.586      ;
; 9996.331 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.586      ;
; 9996.331 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.586      ;
; 9996.331 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.586      ;
; 9996.377 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.084     ; 3.538      ;
; 9996.377 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.084     ; 3.538      ;
; 9996.377 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.084     ; 3.538      ;
; 9996.377 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.084     ; 3.538      ;
; 9996.377 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.084     ; 3.538      ;
; 9996.395 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.061     ; 3.543      ;
; 9996.395 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.061     ; 3.543      ;
; 9996.395 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.061     ; 3.543      ;
; 9996.395 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.061     ; 3.543      ;
; 9996.395 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.061     ; 3.543      ;
; 9996.395 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.061     ; 3.543      ;
; 9996.395 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.061     ; 3.543      ;
; 9996.395 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.061     ; 3.543      ;
; 9996.395 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.061     ; 3.543      ;
; 9996.395 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.061     ; 3.543      ;
; 9996.395 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.061     ; 3.543      ;
; 9996.395 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.061     ; 3.543      ;
; 9996.441 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.063     ; 3.495      ;
; 9996.441 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.063     ; 3.495      ;
; 9996.441 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.063     ; 3.495      ;
; 9996.441 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.063     ; 3.495      ;
; 9996.441 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.063     ; 3.495      ;
; 9996.589 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.328      ;
; 9996.589 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.328      ;
; 9996.589 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.328      ;
; 9996.589 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.328      ;
; 9996.589 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.328      ;
; 9996.589 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.328      ;
; 9996.589 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.328      ;
; 9996.589 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.328      ;
; 9996.589 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.328      ;
; 9996.589 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.328      ;
; 9996.589 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.328      ;
; 9996.589 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.328      ;
; 9996.635 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.084     ; 3.280      ;
; 9996.635 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.084     ; 3.280      ;
; 9996.635 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.084     ; 3.280      ;
; 9996.635 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.084     ; 3.280      ;
; 9996.635 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.084     ; 3.280      ;
; 9996.718 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.084     ; 3.197      ;
; 9996.718 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.084     ; 3.197      ;
; 9996.718 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.084     ; 3.197      ;
; 9996.718 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.084     ; 3.197      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.129      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.129      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.129      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.129      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.129      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.129      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.129      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.129      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.129      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.129      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.129      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.129      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.115      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.115      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.115      ;
; 9996.802 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.082     ; 3.115      ;
; 9996.848 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.070     ; 3.081      ;
; 9996.848 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.070     ; 3.081      ;
; 9996.848 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.070     ; 3.081      ;
; 9996.848 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.070     ; 3.081      ;
; 9996.848 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.070     ; 3.081      ;
; 9996.849 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.082      ;
; 9996.849 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.082      ;
; 9996.849 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.082      ;
; 9996.849 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.082      ;
; 9996.849 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.082      ;
; 9996.849 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.082      ;
; 9996.849 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.082      ;
; 9996.849 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.082      ;
; 9996.849 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.082      ;
; 9996.849 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.082      ;
; 9996.849 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.082      ;
; 9996.849 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.068     ; 3.082      ;
; 9996.854 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.080     ; 3.065      ;
; 9996.854 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.080     ; 3.065      ;
; 9996.854 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.080     ; 3.065      ;
; 9996.854 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.080     ; 3.065      ;
; 9996.854 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.080     ; 3.065      ;
; 9996.854 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.080     ; 3.065      ;
+----------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.354 ; pll0|altpll_0|sd1|pll7|clk[1]                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; -0.060       ; 3.924      ; 3.701      ;
; -0.345 ; pll0|altpll_0|sd1|pll7|clk[1]                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; -0.060       ; 3.901      ; 3.687      ;
; -0.292 ; pll0|altpll_0|sd1|pll7|clk[1]                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; -0.040       ; 3.924      ; 3.783      ;
; -0.286 ; pll0|altpll_0|sd1|pll7|clk[1]                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; -0.040       ; 3.901      ; 3.766      ;
; 0.327  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 0.941      ;
; 0.329  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.406      ; 0.936      ;
; 0.329  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 0.943      ;
; 0.330  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.938      ;
; 0.331  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 0.982      ;
; 0.332  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 0.946      ;
; 0.334  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 0.948      ;
; 0.336  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 0.950      ;
; 0.337  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 0.949      ;
; 0.338  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 0.952      ;
; 0.342  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 0.954      ;
; 0.344  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 0.938      ;
; 0.345  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 0.959      ;
; 0.346  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 0.941      ;
; 0.348  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 0.942      ;
; 0.348  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 0.942      ;
; 0.349  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 0.943      ;
; 0.353  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 0.967      ;
; 0.353  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 0.966      ;
; 0.354  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355  ; Top:top0|state_r.S_RECD                                                                                                                                                                                                                                                                                                              ; Top:top0|state_r.S_RECD                                                                                                                                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Top:top0|state_r.S_I2C                                                                                                                                                                                                                                                                                                               ; Top:top0|state_r.S_I2C                                                                                                                                                                                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Top:top0|state_r.S_RECD_WAIT                                                                                                                                                                                                                                                                                                         ; Top:top0|state_r.S_RECD_WAIT                                                                                                                                                                                                                                                                                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; Top:top0|state_r.S_RECD_TAKEN                                                                                                                                                                                                                                                                                                        ; Top:top0|state_r.S_RECD_TAKEN                                                                                                                                                                                                                                                                                                        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 0.967      ;
; 0.355  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.394      ; 0.950      ;
; 0.356  ; Debounce:deb2|counter_r[2]                                                                                                                                                                                                                                                                                                           ; Debounce:deb2|counter_r[2]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Debounce:deb2|o_debounced_r                                                                                                                                                                                                                                                                                                          ; Debounce:deb2|o_debounced_r                                                                                                                                                                                                                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Debounce:deb2|counter_r[1]                                                                                                                                                                                                                                                                                                           ; Debounce:deb2|counter_r[1]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Debounce:deb1|counter_r[2]                                                                                                                                                                                                                                                                                                           ; Debounce:deb1|counter_r[2]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Debounce:deb1|o_debounced_r                                                                                                                                                                                                                                                                                                          ; Debounce:deb1|o_debounced_r                                                                                                                                                                                                                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Debounce:deb1|counter_r[1]                                                                                                                                                                                                                                                                                                           ; Debounce:deb1|counter_r[1]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 0.968      ;
; 0.357  ; Debounce:deb0|counter_r[2]                                                                                                                                                                                                                                                                                                           ; Debounce:deb0|counter_r[2]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357  ; Debounce:deb0|counter_r[1]                                                                                                                                                                                                                                                                                                           ; Debounce:deb0|counter_r[1]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357  ; Debounce:deb0|o_debounced_r                                                                                                                                                                                                                                                                                                          ; Debounce:deb0|o_debounced_r                                                                                                                                                                                                                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.965      ;
; 0.367  ; Debounce:deb2|counter_r[0]                                                                                                                                                                                                                                                                                                           ; Debounce:deb2|counter_r[0]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367  ; Debounce:deb1|counter_r[0]                                                                                                                                                                                                                                                                                                           ; Debounce:deb1|counter_r[0]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 0.961      ;
; 0.368  ; Debounce:deb0|counter_r[0]                                                                                                                                                                                                                                                                                                           ; Debounce:deb0|counter_r[0]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.608      ;
; 0.371  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.414      ; 0.986      ;
; 0.376  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.393      ; 0.970      ;
; 0.378  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.406      ; 0.985      ;
; 0.379  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 0.640      ;
; 0.380  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.640      ;
; 0.382  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.639      ;
; 0.382  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.639      ;
; 0.382  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.625      ;
; 0.383  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.640      ;
; 0.383  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.640      ;
; 0.383  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.991      ;
; 0.384  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 0.639      ;
; 0.384  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.641      ;
; 0.385  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 0.640      ;
; 0.390  ; Debounce:deb1|counter_r[2]                                                                                                                                                                                                                                                                                                           ; Debounce:deb1|neg_r                                                                                                                                                                                                                                                                                                                  ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.631      ;
; 0.394  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][87]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][60]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][85]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][85]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][108]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][108]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][109]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][109]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109]                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][109]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][110]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][110]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][91]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][91]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][91]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][91]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][107]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][107]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][57]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][57]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][60]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][61]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][62]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.623      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.624      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[328] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.356 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; Top:top0|I2cInitializer:init0|command_r[0]         ; Top:top0|I2cInitializer:init0|command_r[0]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.597      ;
; 0.367 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.608      ;
; 0.368 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.608      ;
; 0.396 ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.636      ;
; 0.397 ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.637      ;
; 0.398 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.638      ;
; 0.400 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.640      ;
; 0.403 ; Top:top0|I2cInitializer:init0|state_r.STATE_FINISH ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.643      ;
; 0.404 ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.644      ;
; 0.404 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.644      ;
; 0.406 ; Top:top0|I2cInitializer:init0|state_r.STATE_F2     ; Top:top0|I2cInitializer:init0|state_r.STATE_FINISH ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.646      ;
; 0.411 ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.651      ;
; 0.420 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.660      ;
; 0.438 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[21]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.678      ;
; 0.438 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[20]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.678      ;
; 0.439 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.679      ;
; 0.447 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.688      ;
; 0.448 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.689      ;
; 0.452 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[22]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.692      ;
; 0.454 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[23]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.694      ;
; 0.473 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.714      ;
; 0.507 ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.747      ;
; 0.509 ; Top:top0|I2cInitializer:init0|command_r[13]        ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.750      ;
; 0.510 ; Top:top0|I2cInitializer:init0|command_r[11]        ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.751      ;
; 0.510 ; Top:top0|I2cInitializer:init0|command_r[8]         ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.751      ;
; 0.512 ; Top:top0|I2cInitializer:init0|command_r[21]        ; Top:top0|I2cInitializer:init0|command_r[22]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.752      ;
; 0.512 ; Top:top0|I2cInitializer:init0|command_r[22]        ; Top:top0|I2cInitializer:init0|command_r[23]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.752      ;
; 0.516 ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.756      ;
; 0.550 ; Top:top0|I2cInitializer:init0|command_r[5]         ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; Top:top0|I2cInitializer:init0|command_r[4]         ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; Top:top0|I2cInitializer:init0|command_r[10]        ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; Top:top0|I2cInitializer:init0|command_r[9]         ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; Top:top0|I2cInitializer:init0|command_r[3]         ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; Top:top0|I2cInitializer:init0|command_r[1]         ; Top:top0|I2cInitializer:init0|command_r[2]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.791      ;
; 0.551 ; Top:top0|I2cInitializer:init0|state_r.STATE_E      ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.791      ;
; 0.566 ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; Top:top0|I2cInitializer:init0|state_r.STATE_E      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.806      ;
; 0.571 ; Top:top0|I2cInitializer:init0|command_r[0]         ; Top:top0|I2cInitializer:init0|command_r[1]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.811      ;
; 0.585 ; Top:top0|I2cInitializer:init0|command_r[17]        ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.826      ;
; 0.585 ; Top:top0|I2cInitializer:init0|command_r[20]        ; Top:top0|I2cInitializer:init0|command_r[21]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.825      ;
; 0.586 ; Top:top0|I2cInitializer:init0|command_r[15]        ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.827      ;
; 0.586 ; Top:top0|I2cInitializer:init0|command_r[7]         ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.827      ;
; 0.588 ; Top:top0|I2cInitializer:init0|command_r[14]        ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; Top:top0|I2cInitializer:init0|command_r[12]        ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.829      ;
; 0.589 ; Top:top0|I2cInitializer:init0|command_r[16]        ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.830      ;
; 0.594 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.834      ;
; 0.596 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.839      ;
; 0.599 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.842      ;
; 0.601 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.844      ;
; 0.613 ; Top:top0|I2cInitializer:init0|state_r.STATE_F2     ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.853      ;
; 0.614 ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.854      ;
; 0.615 ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.855      ;
; 0.627 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.867      ;
; 0.638 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.879      ;
; 0.641 ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.881      ;
; 0.662 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.903      ;
; 0.668 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.908      ;
; 0.676 ; Top:top0|I2cInitializer:init0|state_r.STATE_S2     ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 0.914      ;
; 0.719 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 0.959      ;
; 0.747 ; Top:top0|I2cInitializer:init0|command_r[6]         ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 0.990      ;
; 0.754 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.995      ;
; 0.755 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.996      ;
; 0.757 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 0.998      ;
; 0.757 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 0.999      ;
; 0.774 ; Top:top0|I2cInitializer:init0|command_r[18]        ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.068      ; 1.013      ;
; 0.786 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.027      ;
; 0.790 ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.028      ;
; 0.831 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.072      ;
; 0.836 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.079      ;
; 0.839 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.082      ;
; 0.840 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[2]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 1.080      ;
; 0.840 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[1]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 1.080      ;
; 0.850 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.092      ;
; 0.853 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.095      ;
; 0.857 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.099      ;
; 0.857 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.100      ;
; 0.858 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.071      ; 1.100      ;
; 0.859 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.102      ;
; 0.860 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.103      ;
; 0.879 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.072      ; 1.122      ;
; 0.883 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|command_r[0]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.067      ; 1.121      ;
; 0.904 ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; Top:top0|I2cInitializer:init0|state_r.STATE_F2     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.048      ; 1.123      ;
; 0.908 ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.055      ; 1.134      ;
; 0.927 ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 1.167      ;
; 0.944 ; Top:top0|I2cInitializer:init0|command_r[19]        ; Top:top0|I2cInitializer:init0|command_r[20]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 1.197      ;
; 0.954 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 1.194      ;
; 0.956 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 1.196      ;
; 0.976 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.069      ; 1.216      ;
; 0.983 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.059      ; 1.213      ;
; 0.983 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.224      ;
; 0.985 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.059      ; 1.215      ;
; 0.986 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.059      ; 1.216      ;
; 0.986 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.070      ; 1.227      ;
+-------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AUD_BCLK'                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|is_pause_r               ; Top:top0|AudDSP:dsp|is_pause_r               ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|slow_counter_r[0]        ; Top:top0|AudDSP:dsp|slow_counter_r[0]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|slow_counter_r[2]        ; Top:top0|AudDSP:dsp|slow_counter_r[2]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|slow_counter_r[1]        ; Top:top0|AudDSP:dsp|slow_counter_r[1]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|slow_counter_r[3]        ; Top:top0|AudDSP:dsp|slow_counter_r[3]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[1]           ; Top:top0|AudDSP:dsp|sram_data_r[1]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[15]          ; Top:top0|AudDSP:dsp|sram_data_r[15]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[0]           ; Top:top0|AudDSP:dsp|sram_data_r[0]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[3]           ; Top:top0|AudDSP:dsp|sram_data_r[3]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[2]           ; Top:top0|AudDSP:dsp|sram_data_r[2]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[4]           ; Top:top0|AudDSP:dsp|sram_data_r[4]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[5]           ; Top:top0|AudDSP:dsp|sram_data_r[5]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[6]           ; Top:top0|AudDSP:dsp|sram_data_r[6]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[7]           ; Top:top0|AudDSP:dsp|sram_data_r[7]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[8]           ; Top:top0|AudDSP:dsp|sram_data_r[8]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[9]           ; Top:top0|AudDSP:dsp|sram_data_r[9]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[10]          ; Top:top0|AudDSP:dsp|sram_data_r[10]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[11]          ; Top:top0|AudDSP:dsp|sram_data_r[11]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[14]          ; Top:top0|AudDSP:dsp|sram_data_r[14]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[13]          ; Top:top0|AudDSP:dsp|sram_data_r[13]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudPlayer:player0|state_r.IDLE      ; Top:top0|AudPlayer:player0|state_r.IDLE      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudPlayer:player0|state_r.WAIT      ; Top:top0|AudPlayer:player0|state_r.WAIT      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudPlayer:player0|counter_r[1]      ; Top:top0|AudPlayer:player0|counter_r[1]      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudDSP:dsp|sram_data_r[12]          ; Top:top0|AudDSP:dsp|sram_data_r[12]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Top:top0|AudPlayer:player0|state_r.LEFT      ; Top:top0|AudPlayer:player0|state_r.LEFT      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; Top:top0|AudDSP:dsp|get_data_counter_r[0]    ; Top:top0|AudDSP:dsp|get_data_counter_r[0]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.608      ;
; 0.428 ; Top:top0|AudPlayer:player0|output_r[7]       ; Top:top0|AudPlayer:player0|output_r[8]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.642      ;
; 0.429 ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.645      ;
; 0.429 ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.645      ;
; 0.429 ; Top:top0|AudDSP:dsp|sram_data_next_r[6]      ; Top:top0|AudDSP:dsp|sram_data_r[6]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.646      ;
; 0.429 ; Top:top0|AudDSP:dsp|sram_data_next_r[4]      ; Top:top0|AudDSP:dsp|sram_data_r[4]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.646      ;
; 0.429 ; Top:top0|AudDSP:dsp|sram_data_next_r[1]      ; Top:top0|AudDSP:dsp|sram_data_r[1]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.646      ;
; 0.429 ; Top:top0|AudDSP:dsp|sram_data_next_r[0]      ; Top:top0|AudDSP:dsp|sram_data_r[0]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.646      ;
; 0.431 ; Top:top0|AudPlayer:player0|state_r.IDLE      ; Top:top0|AudPlayer:player0|state_r.WAIT      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.647      ;
; 0.431 ; Top:top0|AudDSP:dsp|sram_data_next_r[13]     ; Top:top0|AudDSP:dsp|sram_data_r[13]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.647      ;
; 0.432 ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.648      ;
; 0.433 ; Top:top0|AudDSP:dsp|sram_data_next_r[11]     ; Top:top0|AudDSP:dsp|sram_data_r[11]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.649      ;
; 0.444 ; Top:top0|AudRecorder:recorder0|output_r[12]  ; Top:top0|AudRecorder:recorder0|output_r[13]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.659      ;
; 0.444 ; Top:top0|AudRecorder:recorder0|output_r[11]  ; Top:top0|AudRecorder:recorder0|output_r[12]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.659      ;
; 0.444 ; Top:top0|AudRecorder:recorder0|output_r[9]   ; Top:top0|AudRecorder:recorder0|output_r[10]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.659      ;
; 0.444 ; Top:top0|AudRecorder:recorder0|output_r[8]   ; Top:top0|AudRecorder:recorder0|output_r[9]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.659      ;
; 0.444 ; Top:top0|AudRecorder:recorder0|output_r[0]   ; Top:top0|AudRecorder:recorder0|output_r[1]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.659      ;
; 0.444 ; Top:top0|AudDSP:dsp|sram_data_next_r[2]      ; Top:top0|AudDSP:dsp|sram_data_r[2]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.661      ;
; 0.445 ; Top:top0|AudRecorder:recorder0|output_r[6]   ; Top:top0|AudRecorder:recorder0|output_r[7]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.660      ;
; 0.446 ; Top:top0|AudRecorder:recorder0|output_r[7]   ; Top:top0|AudRecorder:recorder0|output_r[8]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.661      ;
; 0.446 ; Top:top0|AudRecorder:recorder0|output_r[5]   ; Top:top0|AudRecorder:recorder0|output_r[6]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.661      ;
; 0.446 ; Top:top0|AudRecorder:recorder0|output_r[4]   ; Top:top0|AudRecorder:recorder0|output_r[5]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.661      ;
; 0.449 ; Top:top0|AudDSP:dsp|get_data_counter_r[1]    ; Top:top0|AudDSP:dsp|get_data_counter_r[0]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.664      ;
; 0.458 ; Top:top0|AudRecorder:recorder0|pause_r       ; Top:top0|AudRecorder:recorder0|state_r.PAUSE ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.042      ; 0.671      ;
; 0.465 ; Top:top0|AudDSP:dsp|state_r.S_IDLE           ; Top:top0|AudDSP:dsp|state_r.S_EMPTY          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.042      ; 0.678      ;
; 0.569 ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; Top:top0|AudRecorder:recorder0|state_r.STORE ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.784      ;
; 0.587 ; Top:top0|AudRecorder:recorder0|output_r[13]  ; Top:top0|AudRecorder:recorder0|output_r[14]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.802      ;
; 0.596 ; Top:top0|AudRecorder:recorder0|output_r[14]  ; Top:top0|AudRecorder:recorder0|output_r[15]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.811      ;
; 0.596 ; Top:top0|AudRecorder:recorder0|output_r[3]   ; Top:top0|AudRecorder:recorder0|output_r[4]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.811      ;
; 0.597 ; Top:top0|AudRecorder:recorder0|output_r[10]  ; Top:top0|AudRecorder:recorder0|output_r[11]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.812      ;
; 0.597 ; Top:top0|AudRecorder:recorder0|output_r[1]   ; Top:top0|AudRecorder:recorder0|output_r[2]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.812      ;
; 0.598 ; Top:top0|AudRecorder:recorder0|output_r[2]   ; Top:top0|AudRecorder:recorder0|output_r[3]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.044      ; 0.813      ;
; 0.610 ; Top:top0|AudPlayer:player0|output_r[8]       ; Top:top0|AudPlayer:player0|output_r[9]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.824      ;
; 0.610 ; Top:top0|AudPlayer:player0|output_r[4]       ; Top:top0|AudPlayer:player0|output_r[5]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.824      ;
; 0.611 ; Top:top0|AudPlayer:player0|output_r[2]       ; Top:top0|AudPlayer:player0|output_r[3]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.825      ;
; 0.614 ; Top:top0|AudPlayer:player0|output_r[6]       ; Top:top0|AudPlayer:player0|output_r[7]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.828      ;
; 0.614 ; Top:top0|AudPlayer:player0|output_r[1]       ; Top:top0|AudPlayer:player0|output_r[2]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.828      ;
; 0.615 ; Top:top0|AudPlayer:player0|output_r[10]      ; Top:top0|AudPlayer:player0|output_r[11]      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.829      ;
; 0.616 ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.832      ;
; 0.617 ; Top:top0|AudDSP:dsp|sram_data_next_r[7]      ; Top:top0|AudDSP:dsp|sram_data_r[7]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.834      ;
; 0.617 ; Top:top0|AudDSP:dsp|sram_data_next_r[5]      ; Top:top0|AudDSP:dsp|sram_data_r[5]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.834      ;
; 0.617 ; Top:top0|AudDSP:dsp|sram_data_next_r[3]      ; Top:top0|AudDSP:dsp|sram_data_r[3]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.046      ; 0.834      ;
; 0.619 ; Top:top0|AudDSP:dsp|sram_data_next_r[12]     ; Top:top0|AudDSP:dsp|sram_data_r[12]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.835      ;
; 0.620 ; Top:top0|AudDSP:dsp|sram_data_next_r[10]     ; Top:top0|AudDSP:dsp|sram_data_r[10]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.836      ;
; 0.620 ; Top:top0|AudDSP:dsp|sram_data_next_r[9]      ; Top:top0|AudDSP:dsp|sram_data_r[9]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.836      ;
; 0.622 ; Top:top0|AudDSP:dsp|sram_data_next_r[8]      ; Top:top0|AudDSP:dsp|sram_data_r[8]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.838      ;
; 0.625 ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.841      ;
; 0.625 ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.841      ;
; 0.631 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631 ; Top:top0|AudPlayer:player0|output_r[9]       ; Top:top0|AudPlayer:player0|output_r[10]      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.845      ;
; 0.632 ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; Top:top0|AudPlayer:player0|output_r[3]       ; Top:top0|AudPlayer:player0|output_r[4]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.846      ;
; 0.633 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; Top:top0|AudPlayer:player0|output_r[5]       ; Top:top0|AudPlayer:player0|output_r[6]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.043      ; 0.847      ;
; 0.636 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.846      ;
; 0.638 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.848      ;
; 0.639 ; Top:top0|AudDSP:dsp|sram_data_next_r[15]     ; Top:top0|AudDSP:dsp|sram_data_r[15]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.855      ;
; 0.642 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.852      ;
; 0.643 ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; Top:top0|AudRecorder:recorder0|state_r.STOP  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.042      ; 0.856      ;
; 0.643 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.853      ;
; 0.643 ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.853      ;
; 0.649 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.859      ;
; 0.651 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.861      ;
; 0.658 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.868      ;
; 0.661 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.871      ;
; 0.661 ; Top:top0|AudDSP:dsp|slow_counter_r[0]        ; Top:top0|AudDSP:dsp|slow_counter_r[1]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.045      ; 0.877      ;
; 0.668 ; Top:top0|AudDSP:dsp|state_r.S_PAUSE          ; Top:top0|AudDSP:dsp|state_r.S_EMPTY          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.042      ; 0.881      ;
; 0.670 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.039      ; 0.880      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.867 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.376      ;
; 95.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.795      ;
; 95.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.795      ;
; 95.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.795      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.796      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.796      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.796      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.796      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.796      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.796      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.796      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.796      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.797      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.797      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.797      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.797      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.797      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.797      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.797      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.797      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.780      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.779      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.779      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.779      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.779      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.779      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.779      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.779      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.779      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.779      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.779      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.779      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.777      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.779      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.779      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.779      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.777      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.793      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.791      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.782      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
; 95.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.781      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.872 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.114      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.114      ;
; 1.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.358      ;
; 1.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.358      ;
; 1.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.358      ;
; 1.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.358      ;
; 1.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.358      ;
; 1.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.358      ;
; 1.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.358      ;
; 1.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.358      ;
; 1.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.358      ;
; 1.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.358      ;
; 1.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.358      ;
; 1.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.358      ;
; 1.286 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.286 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.286 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.286 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.286 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.529      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.602      ;
; 1.390 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.632      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.696      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.517      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.517      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 4.517      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.518      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.518      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.518      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.518      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.518      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.518      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.518      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 4.518      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.519      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.519      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.519      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.519      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.519      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.519      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.519      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 4.519      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.522      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.522      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.522      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.522      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.522      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.522      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.522      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 4.522      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.520      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.520      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.520      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.520      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.520      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.520      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.520      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.520      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.520      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.520      ;
; 4.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 4.520      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.505      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 4.505      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.504      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.502      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.502      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.502      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.502      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.502      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.502      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.502      ;
; 4.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.502      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+
; 41.227 ; 41.413       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[10]    ;
; 41.227 ; 41.413       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[17]    ;
; 41.227 ; 41.413       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[1]     ;
; 41.227 ; 41.413       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[3]     ;
; 41.227 ; 41.413       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[4]     ;
; 41.227 ; 41.413       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[7]     ;
; 41.232 ; 41.418       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|is_pause_r               ;
; 41.232 ; 41.418       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[10]      ;
; 41.232 ; 41.418       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[11]      ;
; 41.232 ; 41.418       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[1]       ;
; 41.232 ; 41.418       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[2]       ;
; 41.232 ; 41.418       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[3]       ;
; 41.232 ; 41.418       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[4]       ;
; 41.232 ; 41.418       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[5]       ;
; 41.232 ; 41.418       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[6]       ;
; 41.232 ; 41.418       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[7]       ;
; 41.232 ; 41.418       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[8]       ;
; 41.232 ; 41.418       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[9]       ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[0]                ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[11]               ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[12]               ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[15]               ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[4]                ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|get_data_counter_r[0]    ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|get_data_counter_r[1]    ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|slow_counter_r[0]        ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|slow_counter_r[1]        ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|slow_counter_r[2]        ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|slow_counter_r[3]        ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[11]    ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[12]    ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[13]    ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[14]    ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[15]    ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[16]    ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[18]    ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[19]    ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|counter_r[0]  ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|counter_r[1]  ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|counter_r[2]  ;
; 41.233 ; 41.419       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|counter_r[3]  ;
; 41.235 ; 41.421       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[10]               ;
; 41.235 ; 41.421       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[13]               ;
; 41.235 ; 41.421       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[14]               ;
; 41.235 ; 41.421       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[17]               ;
; 41.235 ; 41.421       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[18]               ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[0]      ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[1]      ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[2]      ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[3]      ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[4]      ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[5]      ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[6]      ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[7]      ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[0]           ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[1]           ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[2]           ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[3]           ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[4]           ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[5]           ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[6]           ;
; 41.236 ; 41.422       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[7]           ;
; 41.237 ; 41.423       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ;
; 41.237 ; 41.423       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|state_r.STORE ;
; 41.237 ; 41.423       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|state_r.WAIT  ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[10]     ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[11]     ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[12]     ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[13]     ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[14]     ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[15]     ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[8]      ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[9]      ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[10]          ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[11]          ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[12]          ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[13]          ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[15]          ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[8]           ;
; 41.241 ; 41.427       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[9]           ;
; 41.242 ; 41.428       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|pause_r       ;
; 41.242 ; 41.428       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|state_r.DONE  ;
; 41.242 ; 41.428       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|state_r.IDLE  ;
; 41.242 ; 41.428       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|state_r.PAUSE ;
; 41.242 ; 41.428       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|state_r.STOP  ;
; 41.242 ; 41.428       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|stop_r        ;
; 41.245 ; 41.431       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[3]              ;
; 41.245 ; 41.431       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[14]          ;
; 41.245 ; 41.431       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[13]      ;
; 41.245 ; 41.431       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.IDLE      ;
; 41.245 ; 41.431       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.WAIT      ;
; 41.246 ; 41.432       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[0]     ;
; 41.246 ; 41.432       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[2]     ;
; 41.246 ; 41.432       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[5]     ;
; 41.246 ; 41.432       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[6]     ;
; 41.246 ; 41.432       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[8]     ;
; 41.246 ; 41.432       ; 0.186          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[9]     ;
; 41.247 ; 41.465       ; 0.218          ; High Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|slow_mode_r              ;
; 41.247 ; 41.465       ; 0.218          ; High Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[12]      ;
; 41.247 ; 41.465       ; 0.218          ; High Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[14]      ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                 ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]                                                                                                               ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                             ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                             ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                             ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]                                                                                                             ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                           ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                           ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                           ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                           ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][78]                           ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                           ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                           ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                           ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][72]                           ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                           ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                           ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66]                           ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                           ;
; 41.357 ; 41.575       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                           ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]                                                                                                               ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[106]                                                                                                               ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]                                                                                                               ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                                                                                                                ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]                                                                                                                ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]                                                                                                                ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[103]                                                                                                            ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[106]                                                                                                            ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78]                                                                                                             ;
; 41.358 ; 41.576       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[87]                                                                                                             ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                 ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                 ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                 ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                 ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                 ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87]                                                                                                                ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                 ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                 ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                            ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                            ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                            ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][87]                           ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                            ;
; 41.359 ; 41.577       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                            ;
; 41.360 ; 41.578       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]                                                                                                                ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]                                                                                                                ;
; 41.361 ; 41.579       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[86]                                                                                                                ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[105]                                                                                                            ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                             ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                             ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                           ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                           ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                           ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                           ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0] ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1] ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3] ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4] ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5] ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6] ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7] ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8] ;
; 41.375 ; 41.593       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9] ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]                                                                                                               ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109]                                                                                                               ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                                               ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]                                                                                                                ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[107]                                                                                                            ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[108]                                                                                                            ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[109]                                                                                                            ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[110]                                                                                                            ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                             ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                             ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                             ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]                                                                                                             ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]                                                                                                             ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                                             ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89]                                                                                                             ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91]                                                                                                             ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][108]                          ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][109]                          ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][110]                          ;
; 41.376 ; 41.594       ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                           ;
+--------+--------------+----------------+------------------+-------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~portb_address_reg0                                                         ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~portb_address_reg0                                                        ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.477 ; 49.695       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254] ;
; 49.519 ; 49.705       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                              ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                      ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                      ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                      ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                      ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                             ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]        ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]        ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]        ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]        ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]   ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]   ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]   ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]   ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]   ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                     ;
+----------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                             ;
+----------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------+
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[0] ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[1] ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[2] ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[3] ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[0]         ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[10]        ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[11]        ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[12]        ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[13]        ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[14]        ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[15]        ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[16]        ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[17]        ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[18]        ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[19]        ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[1]         ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[20]        ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[21]        ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[22]        ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[23]        ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[2]         ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[3]         ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[4]         ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[5]         ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[6]         ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[7]         ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[8]         ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[9]         ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_E      ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F2     ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_FINISH ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ;
; 4999.711 ; 4999.929     ; 0.218          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_S2     ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[0] ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[1] ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[2] ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[3] ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[10]        ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[11]        ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[12]        ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[13]        ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[14]        ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[15]        ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[16]        ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[17]        ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[18]        ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[19]        ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[3]         ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[4]         ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[5]         ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[6]         ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[7]         ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[8]         ;
; 4999.881 ; 5000.067     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[9]         ;
; 4999.882 ; 5000.068     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F2     ;
; 4999.882 ; 5000.068     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_FINISH ;
; 4999.882 ; 5000.068     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ;
; 4999.882 ; 5000.068     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[0]         ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[1]         ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[20]        ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[21]        ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[22]        ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[23]        ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[2]         ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_E      ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ;
; 4999.883 ; 5000.069     ; 0.186          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_S2     ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|bit_counter_r[0]|clk                    ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|bit_counter_r[1]|clk                    ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|bit_counter_r[2]|clk                    ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|bit_counter_r[3]|clk                    ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|byte_counter_r[0]|clk                   ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|byte_counter_r[1]|clk                   ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_counter_r[0]|clk                ;
; 4999.969 ; 4999.969     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_counter_r[1]|clk                ;
+----------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+
; AUD_ADCDAT          ; AUD_BCLK            ; 1.540 ; 1.807 ; Rise       ; AUD_BCLK                      ;
; AUD_ADCLRCK         ; AUD_BCLK            ; 4.799 ; 5.043 ; Rise       ; AUD_BCLK                      ;
; AUD_DACLRCK         ; AUD_BCLK            ; 3.155 ; 3.457 ; Rise       ; AUD_BCLK                      ;
; SW[*]               ; AUD_BCLK            ; 3.690 ; 4.041 ; Rise       ; AUD_BCLK                      ;
;  SW[0]              ; AUD_BCLK            ; 2.979 ; 3.310 ; Rise       ; AUD_BCLK                      ;
;  SW[1]              ; AUD_BCLK            ; 3.117 ; 3.488 ; Rise       ; AUD_BCLK                      ;
;  SW[2]              ; AUD_BCLK            ; 3.024 ; 3.387 ; Rise       ; AUD_BCLK                      ;
;  SW[3]              ; AUD_BCLK            ; 3.690 ; 4.041 ; Rise       ; AUD_BCLK                      ;
;  SW[4]              ; AUD_BCLK            ; 3.394 ; 3.744 ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.830 ; 3.077 ; Rise       ; altera_reserved_tck           ;
; altera_reserved_tms ; altera_reserved_tck ; 7.025 ; 7.148 ; Rise       ; altera_reserved_tck           ;
; AUD_ADCDAT          ; CLOCK_50            ; 4.609 ; 4.921 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; 4.996 ; 5.345 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; 1.249 ; 1.420 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; 4.600 ; 4.899 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 4.654 ; 5.033 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 6.239 ; 6.568 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 6.239 ; 6.568 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 5.912 ; 6.231 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 6.059 ; 6.368 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 5.866 ; 6.200 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 5.561 ; 5.925 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.307 ; 5.725 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.455 ; 5.768 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.176 ; 5.602 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.328 ; 5.767 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.143 ; 5.561 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.296 ; 5.688 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.561 ; 5.925 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.138 ; 5.553 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.312 ; 5.625 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.078 ; 5.412 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.397 ; 5.708 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 4.985 ; 5.304 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.280 ; 5.647 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.375 ; 5.749 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.462 ; 5.859 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.441 ; 5.862 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; 6.826 ; 7.212 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 6.378 ; 6.738 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 6.826 ; 7.212 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 4.910 ; 5.200 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 6.396 ; 6.762 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 6.247 ; 6.597 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 5.065 ; 5.350 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; AUD_ADCDAT          ; AUD_BCLK            ; -1.087 ; -1.345 ; Rise       ; AUD_BCLK                      ;
; AUD_ADCLRCK         ; AUD_BCLK            ; -2.360 ; -2.668 ; Rise       ; AUD_BCLK                      ;
; AUD_DACLRCK         ; AUD_BCLK            ; -1.163 ; -1.477 ; Rise       ; AUD_BCLK                      ;
; SW[*]               ; AUD_BCLK            ; -2.473 ; -2.789 ; Rise       ; AUD_BCLK                      ;
;  SW[0]              ; AUD_BCLK            ; -2.473 ; -2.789 ; Rise       ; AUD_BCLK                      ;
;  SW[1]              ; AUD_BCLK            ; -2.605 ; -2.959 ; Rise       ; AUD_BCLK                      ;
;  SW[2]              ; AUD_BCLK            ; -2.516 ; -2.863 ; Rise       ; AUD_BCLK                      ;
;  SW[3]              ; AUD_BCLK            ; -3.205 ; -3.540 ; Rise       ; AUD_BCLK                      ;
;  SW[4]              ; AUD_BCLK            ; -2.871 ; -3.197 ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.003 ; -0.221 ; Rise       ; altera_reserved_tck           ;
; altera_reserved_tms ; altera_reserved_tck ; -1.703 ; -1.951 ; Rise       ; altera_reserved_tck           ;
; AUD_ADCDAT          ; CLOCK_50            ; -3.866 ; -4.167 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; -4.225 ; -4.553 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; -0.570 ; -0.667 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; -3.850 ; -4.131 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; -3.905 ; -4.273 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -4.571 ; -4.868 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -4.888 ; -5.192 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -4.571 ; -4.868 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -4.870 ; -5.129 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -5.031 ; -5.342 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -3.790 ; -4.088 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -3.834 ; -4.213 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -4.045 ; -4.374 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -3.965 ; -4.372 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -4.035 ; -4.452 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -3.863 ; -4.243 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -3.925 ; -4.315 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -4.160 ; -4.516 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -3.933 ; -4.328 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -3.914 ; -4.236 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -3.878 ; -4.193 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -3.886 ; -4.204 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -3.790 ; -4.088 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -3.997 ; -4.335 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -4.159 ; -4.516 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -3.958 ; -4.356 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -4.133 ; -4.497 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; -3.757 ; -4.012 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -5.552 ; -5.888 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -4.151 ; -4.414 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -4.159 ; -4.435 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -5.571 ; -5.912 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -5.399 ; -5.725 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -3.757 ; -4.012 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; AUD_DACDAT          ; AUD_BCLK            ; 9.120  ; 8.869  ; Rise       ; AUD_BCLK                      ;
; HEX0[*]             ; AUD_BCLK            ; 20.903 ; 20.679 ; Rise       ; AUD_BCLK                      ;
;  HEX0[0]            ; AUD_BCLK            ; 16.276 ; 16.161 ; Rise       ; AUD_BCLK                      ;
;  HEX0[1]            ; AUD_BCLK            ; 19.004 ; 19.011 ; Rise       ; AUD_BCLK                      ;
;  HEX0[2]            ; AUD_BCLK            ; 17.882 ; 17.769 ; Rise       ; AUD_BCLK                      ;
;  HEX0[3]            ; AUD_BCLK            ; 17.921 ; 17.706 ; Rise       ; AUD_BCLK                      ;
;  HEX0[4]            ; AUD_BCLK            ; 15.755 ; 15.689 ; Rise       ; AUD_BCLK                      ;
;  HEX0[5]            ; AUD_BCLK            ; 20.903 ; 20.679 ; Rise       ; AUD_BCLK                      ;
;  HEX0[6]            ; AUD_BCLK            ; 18.545 ; 18.550 ; Rise       ; AUD_BCLK                      ;
; HEX1[*]             ; AUD_BCLK            ; 17.915 ; 17.854 ; Rise       ; AUD_BCLK                      ;
;  HEX1[0]            ; AUD_BCLK            ; 16.089 ; 15.888 ; Rise       ; AUD_BCLK                      ;
;  HEX1[1]            ; AUD_BCLK            ; 17.764 ; 17.633 ; Rise       ; AUD_BCLK                      ;
;  HEX1[2]            ; AUD_BCLK            ; 16.164 ; 15.891 ; Rise       ; AUD_BCLK                      ;
;  HEX1[3]            ; AUD_BCLK            ; 16.644 ; 16.557 ; Rise       ; AUD_BCLK                      ;
;  HEX1[4]            ; AUD_BCLK            ; 17.203 ; 17.220 ; Rise       ; AUD_BCLK                      ;
;  HEX1[5]            ; AUD_BCLK            ; 17.856 ; 17.771 ; Rise       ; AUD_BCLK                      ;
;  HEX1[6]            ; AUD_BCLK            ; 17.915 ; 17.854 ; Rise       ; AUD_BCLK                      ;
; HEX2[*]             ; AUD_BCLK            ; 15.705 ; 15.695 ; Rise       ; AUD_BCLK                      ;
;  HEX2[0]            ; AUD_BCLK            ; 14.842 ; 14.720 ; Rise       ; AUD_BCLK                      ;
;  HEX2[1]            ; AUD_BCLK            ; 14.973 ; 14.833 ; Rise       ; AUD_BCLK                      ;
;  HEX2[2]            ; AUD_BCLK            ; 15.226 ; 15.059 ; Rise       ; AUD_BCLK                      ;
;  HEX2[3]            ; AUD_BCLK            ; 15.705 ; 15.684 ; Rise       ; AUD_BCLK                      ;
;  HEX2[4]            ; AUD_BCLK            ; 15.669 ; 15.432 ; Rise       ; AUD_BCLK                      ;
;  HEX2[5]            ; AUD_BCLK            ; 15.336 ; 15.213 ; Rise       ; AUD_BCLK                      ;
;  HEX2[6]            ; AUD_BCLK            ; 15.468 ; 15.695 ; Rise       ; AUD_BCLK                      ;
; HEX3[*]             ; AUD_BCLK            ; 17.082 ; 16.871 ; Rise       ; AUD_BCLK                      ;
;  HEX3[0]            ; AUD_BCLK            ; 17.082 ; 16.871 ; Rise       ; AUD_BCLK                      ;
;  HEX3[2]            ; AUD_BCLK            ; 16.463 ; 15.779 ; Rise       ; AUD_BCLK                      ;
;  HEX3[3]            ; AUD_BCLK            ; 16.091 ; 15.851 ; Rise       ; AUD_BCLK                      ;
;  HEX3[4]            ; AUD_BCLK            ; 14.988 ; 14.775 ; Rise       ; AUD_BCLK                      ;
;  HEX3[5]            ; AUD_BCLK            ; 15.845 ; 15.481 ; Rise       ; AUD_BCLK                      ;
;  HEX3[6]            ; AUD_BCLK            ; 15.231 ; 15.199 ; Rise       ; AUD_BCLK                      ;
; LEDR[*]             ; AUD_BCLK            ; 12.311 ; 12.679 ; Rise       ; AUD_BCLK                      ;
;  LEDR[0]            ; AUD_BCLK            ; 8.775  ; 8.813  ; Rise       ; AUD_BCLK                      ;
;  LEDR[1]            ; AUD_BCLK            ; 9.361  ; 9.331  ; Rise       ; AUD_BCLK                      ;
;  LEDR[2]            ; AUD_BCLK            ; 9.875  ; 9.781  ; Rise       ; AUD_BCLK                      ;
;  LEDR[3]            ; AUD_BCLK            ; 10.474 ; 10.394 ; Rise       ; AUD_BCLK                      ;
;  LEDR[4]            ; AUD_BCLK            ; 12.311 ; 12.679 ; Rise       ; AUD_BCLK                      ;
;  LEDR[5]            ; AUD_BCLK            ; 9.693  ; 9.507  ; Rise       ; AUD_BCLK                      ;
;  LEDR[6]            ; AUD_BCLK            ; 8.611  ; 8.578  ; Rise       ; AUD_BCLK                      ;
; SRAM_ADDR[*]        ; AUD_BCLK            ; 12.053 ; 11.558 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[0]       ; AUD_BCLK            ; 8.509  ; 8.339  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[1]       ; AUD_BCLK            ; 10.826 ; 10.523 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[2]       ; AUD_BCLK            ; 10.684 ; 10.377 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[3]       ; AUD_BCLK            ; 9.654  ; 9.514  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[4]       ; AUD_BCLK            ; 10.260 ; 10.016 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[5]       ; AUD_BCLK            ; 12.053 ; 11.558 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[6]       ; AUD_BCLK            ; 11.633 ; 11.295 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[7]       ; AUD_BCLK            ; 11.628 ; 11.335 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[8]       ; AUD_BCLK            ; 11.049 ; 10.656 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[9]       ; AUD_BCLK            ; 10.203 ; 9.708  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[10]      ; AUD_BCLK            ; 10.564 ; 10.282 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[11]      ; AUD_BCLK            ; 9.092  ; 8.770  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[12]      ; AUD_BCLK            ; 11.002 ; 10.486 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[13]      ; AUD_BCLK            ; 9.625  ; 9.336  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[14]      ; AUD_BCLK            ; 10.253 ; 9.998  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[15]      ; AUD_BCLK            ; 11.310 ; 10.809 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[16]      ; AUD_BCLK            ; 9.156  ; 8.986  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[17]      ; AUD_BCLK            ; 10.114 ; 9.878  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[18]      ; AUD_BCLK            ; 9.354  ; 9.330  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[19]      ; AUD_BCLK            ; 11.495 ; 10.871 ; Rise       ; AUD_BCLK                      ;
; SRAM_DQ[*]          ; AUD_BCLK            ; 8.793  ; 8.565  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]         ; AUD_BCLK            ; 8.212  ; 8.014  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]         ; AUD_BCLK            ; 7.489  ; 7.379  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]         ; AUD_BCLK            ; 8.282  ; 8.146  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]         ; AUD_BCLK            ; 7.936  ; 7.756  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]         ; AUD_BCLK            ; 8.006  ; 7.839  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]         ; AUD_BCLK            ; 8.114  ; 7.937  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]         ; AUD_BCLK            ; 8.793  ; 8.565  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]         ; AUD_BCLK            ; 8.507  ; 8.330  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]         ; AUD_BCLK            ; 6.929  ; 6.819  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]         ; AUD_BCLK            ; 6.909  ; 6.798  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10]        ; AUD_BCLK            ; 7.257  ; 7.129  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11]        ; AUD_BCLK            ; 7.306  ; 7.182  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12]        ; AUD_BCLK            ; 8.214  ; 8.050  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13]        ; AUD_BCLK            ; 7.965  ; 7.819  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14]        ; AUD_BCLK            ; 7.584  ; 7.428  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15]        ; AUD_BCLK            ; 7.892  ; 7.722  ; Rise       ; AUD_BCLK                      ;
; SRAM_WE_N           ; AUD_BCLK            ; 7.285  ; 7.331  ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.465 ; 12.831 ; Fall       ; altera_reserved_tck           ;
; AUD_XCK             ; CLOCK_50            ; 2.599  ;        ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 18.988 ; 18.764 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 14.361 ; 14.246 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 17.126 ; 17.133 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 16.004 ; 15.891 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 16.043 ; 15.828 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 13.840 ; 13.774 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 18.988 ; 18.764 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 16.667 ; 16.672 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 16.037 ; 15.976 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 14.211 ; 14.010 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 15.849 ; 15.718 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 14.249 ; 13.976 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 14.766 ; 14.679 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 15.325 ; 15.342 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 15.941 ; 15.856 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 16.037 ; 15.976 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 14.076 ; 14.066 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 13.213 ; 13.091 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 13.344 ; 13.204 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 13.597 ; 13.430 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 14.076 ; 14.055 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 14.040 ; 13.803 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 13.707 ; 13.584 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 13.839 ; 14.066 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 15.453 ; 15.242 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 15.453 ; 15.242 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 14.834 ; 14.090 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 14.462 ; 14.222 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 13.359 ; 13.146 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 14.216 ; 13.792 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 13.542 ; 13.570 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 10.631 ; 10.262 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 7.208  ; 7.212  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 6.818  ; 6.626  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 6.836  ; 6.797  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 7.097  ; 7.026  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 6.159  ; 5.983  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 10.631 ; 10.262 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 6.839  ; 6.988  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 6.485  ; 6.566  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 7.006  ; 7.185  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_XCK             ; CLOCK_50            ;        ; 2.456  ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 5.207  ; 5.375  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
; I2C_SDAT            ; CLOCK_50            ; 6.135  ; 5.889  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; AUD_DACDAT          ; AUD_BCLK            ; 8.022  ; 7.839  ; Rise       ; AUD_BCLK                      ;
; HEX0[*]             ; AUD_BCLK            ; 10.175 ; 10.082 ; Rise       ; AUD_BCLK                      ;
;  HEX0[0]            ; AUD_BCLK            ; 10.175 ; 10.082 ; Rise       ; AUD_BCLK                      ;
;  HEX0[1]            ; AUD_BCLK            ; 12.849 ; 12.825 ; Rise       ; AUD_BCLK                      ;
;  HEX0[2]            ; AUD_BCLK            ; 12.338 ; 12.201 ; Rise       ; AUD_BCLK                      ;
;  HEX0[3]            ; AUD_BCLK            ; 11.549 ; 11.447 ; Rise       ; AUD_BCLK                      ;
;  HEX0[4]            ; AUD_BCLK            ; 10.278 ; 10.200 ; Rise       ; AUD_BCLK                      ;
;  HEX0[5]            ; AUD_BCLK            ; 14.954 ; 14.699 ; Rise       ; AUD_BCLK                      ;
;  HEX0[6]            ; AUD_BCLK            ; 11.629 ; 11.612 ; Rise       ; AUD_BCLK                      ;
; HEX1[*]             ; AUD_BCLK            ; 10.981 ; 11.015 ; Rise       ; AUD_BCLK                      ;
;  HEX1[0]            ; AUD_BCLK            ; 11.309 ; 11.110 ; Rise       ; AUD_BCLK                      ;
;  HEX1[1]            ; AUD_BCLK            ; 12.586 ; 12.490 ; Rise       ; AUD_BCLK                      ;
;  HEX1[2]            ; AUD_BCLK            ; 10.981 ; 11.015 ; Rise       ; AUD_BCLK                      ;
;  HEX1[3]            ; AUD_BCLK            ; 11.260 ; 11.130 ; Rise       ; AUD_BCLK                      ;
;  HEX1[4]            ; AUD_BCLK            ; 11.355 ; 11.288 ; Rise       ; AUD_BCLK                      ;
;  HEX1[5]            ; AUD_BCLK            ; 12.974 ; 12.888 ; Rise       ; AUD_BCLK                      ;
;  HEX1[6]            ; AUD_BCLK            ; 12.742 ; 12.685 ; Rise       ; AUD_BCLK                      ;
; HEX2[*]             ; AUD_BCLK            ; 10.978 ; 10.874 ; Rise       ; AUD_BCLK                      ;
;  HEX2[0]            ; AUD_BCLK            ; 11.186 ; 11.051 ; Rise       ; AUD_BCLK                      ;
;  HEX2[1]            ; AUD_BCLK            ; 10.978 ; 10.874 ; Rise       ; AUD_BCLK                      ;
;  HEX2[2]            ; AUD_BCLK            ; 11.351 ; 11.123 ; Rise       ; AUD_BCLK                      ;
;  HEX2[3]            ; AUD_BCLK            ; 11.354 ; 11.263 ; Rise       ; AUD_BCLK                      ;
;  HEX2[4]            ; AUD_BCLK            ; 11.480 ; 11.273 ; Rise       ; AUD_BCLK                      ;
;  HEX2[5]            ; AUD_BCLK            ; 11.181 ; 10.980 ; Rise       ; AUD_BCLK                      ;
;  HEX2[6]            ; AUD_BCLK            ; 11.080 ; 11.219 ; Rise       ; AUD_BCLK                      ;
; HEX3[*]             ; AUD_BCLK            ; 11.039 ; 10.969 ; Rise       ; AUD_BCLK                      ;
;  HEX3[0]            ; AUD_BCLK            ; 13.068 ; 12.977 ; Rise       ; AUD_BCLK                      ;
;  HEX3[2]            ; AUD_BCLK            ; 12.689 ; 12.087 ; Rise       ; AUD_BCLK                      ;
;  HEX3[3]            ; AUD_BCLK            ; 12.113 ; 11.991 ; Rise       ; AUD_BCLK                      ;
;  HEX3[4]            ; AUD_BCLK            ; 11.039 ; 10.969 ; Rise       ; AUD_BCLK                      ;
;  HEX3[5]            ; AUD_BCLK            ; 11.884 ; 11.783 ; Rise       ; AUD_BCLK                      ;
;  HEX3[6]            ; AUD_BCLK            ; 11.718 ; 11.516 ; Rise       ; AUD_BCLK                      ;
; LEDR[*]             ; AUD_BCLK            ; 8.034  ; 8.068  ; Rise       ; AUD_BCLK                      ;
;  LEDR[0]            ; AUD_BCLK            ; 8.034  ; 8.068  ; Rise       ; AUD_BCLK                      ;
;  LEDR[1]            ; AUD_BCLK            ; 8.768  ; 8.723  ; Rise       ; AUD_BCLK                      ;
;  LEDR[2]            ; AUD_BCLK            ; 9.153  ; 9.033  ; Rise       ; AUD_BCLK                      ;
;  LEDR[3]            ; AUD_BCLK            ; 9.937  ; 9.806  ; Rise       ; AUD_BCLK                      ;
;  LEDR[4]            ; AUD_BCLK            ; 11.630 ; 11.973 ; Rise       ; AUD_BCLK                      ;
;  LEDR[5]            ; AUD_BCLK            ; 9.259  ; 9.101  ; Rise       ; AUD_BCLK                      ;
;  LEDR[6]            ; AUD_BCLK            ; 8.286  ; 8.255  ; Rise       ; AUD_BCLK                      ;
; SRAM_ADDR[*]        ; AUD_BCLK            ; 7.839  ; 7.710  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[0]       ; AUD_BCLK            ; 7.839  ; 7.710  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[1]       ; AUD_BCLK            ; 10.319 ; 10.030 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[2]       ; AUD_BCLK            ; 9.466  ; 9.197  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[3]       ; AUD_BCLK            ; 8.714  ; 8.606  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[4]       ; AUD_BCLK            ; 9.059  ; 8.854  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[5]       ; AUD_BCLK            ; 11.168 ; 10.718 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[6]       ; AUD_BCLK            ; 10.396 ; 10.098 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[7]       ; AUD_BCLK            ; 10.981 ; 10.669 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[8]       ; AUD_BCLK            ; 10.344 ; 10.003 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[9]       ; AUD_BCLK            ; 9.630  ; 9.162  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[10]      ; AUD_BCLK            ; 9.511  ; 9.163  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[11]      ; AUD_BCLK            ; 8.428  ; 8.193  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[12]      ; AUD_BCLK            ; 10.440 ; 9.921  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[13]      ; AUD_BCLK            ; 8.771  ; 8.514  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[14]      ; AUD_BCLK            ; 9.322  ; 9.032  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[15]      ; AUD_BCLK            ; 10.512 ; 10.053 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[16]      ; AUD_BCLK            ; 8.524  ; 8.343  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[17]      ; AUD_BCLK            ; 9.363  ; 9.104  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[18]      ; AUD_BCLK            ; 8.348  ; 8.246  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[19]      ; AUD_BCLK            ; 10.872 ; 10.297 ; Rise       ; AUD_BCLK                      ;
; SRAM_DQ[*]          ; AUD_BCLK            ; 6.654  ; 6.544  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]         ; AUD_BCLK            ; 7.905  ; 7.710  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]         ; AUD_BCLK            ; 7.209  ; 7.100  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]         ; AUD_BCLK            ; 7.971  ; 7.837  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]         ; AUD_BCLK            ; 7.640  ; 7.462  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]         ; AUD_BCLK            ; 7.706  ; 7.542  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]         ; AUD_BCLK            ; 7.810  ; 7.636  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]         ; AUD_BCLK            ; 8.462  ; 8.239  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]         ; AUD_BCLK            ; 8.187  ; 8.013  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]         ; AUD_BCLK            ; 6.675  ; 6.565  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]         ; AUD_BCLK            ; 6.654  ; 6.544  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10]        ; AUD_BCLK            ; 6.990  ; 6.862  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11]        ; AUD_BCLK            ; 7.036  ; 6.913  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12]        ; AUD_BCLK            ; 7.907  ; 7.745  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13]        ; AUD_BCLK            ; 7.667  ; 7.523  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14]        ; AUD_BCLK            ; 7.301  ; 7.147  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15]        ; AUD_BCLK            ; 7.597  ; 7.429  ; Rise       ; AUD_BCLK                      ;
; SRAM_WE_N           ; AUD_BCLK            ; 7.009  ; 7.057  ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.130 ; 10.499 ; Fall       ; altera_reserved_tck           ;
; AUD_XCK             ; CLOCK_50            ; 2.102  ;        ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 7.862  ; 7.795  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 8.304  ; 8.211  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 10.386 ; 10.398 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 9.956  ; 9.820  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 9.152  ; 8.973  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 7.862  ; 7.795  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 12.823 ; 12.563 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 9.758  ; 9.741  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 8.845  ; 8.772  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 9.073  ; 8.842  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 10.156 ; 10.023 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 8.845  ; 8.772  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 9.193  ; 9.095  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 9.192  ; 9.156  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 10.786 ; 10.770 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 10.645 ; 10.643 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 8.534  ; 8.673  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 9.320  ; 9.148  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 9.264  ; 9.123  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 9.555  ; 9.365  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 8.808  ; 8.717  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 8.929  ; 8.727  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 9.381  ; 9.202  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 8.534  ; 8.673  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 9.281  ; 9.099  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 11.310 ; 11.107 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 10.819 ; 10.329 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 10.355 ; 10.121 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 9.281  ; 9.099  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 10.126 ; 9.913  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 10.271 ; 10.045 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 5.277  ; 5.221  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 6.462  ; 6.359  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 5.898  ; 5.828  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 5.720  ; 5.611  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 5.954  ; 5.813  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 5.277  ; 5.221  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 7.690  ; 7.374  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 6.161  ; 6.305  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 5.823  ; 5.901  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 6.321  ; 6.493  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_XCK             ; CLOCK_50            ;        ; 1.960  ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 4.011  ; 4.230  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
; I2C_SDAT            ; CLOCK_50            ; 4.500  ; 4.316  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX4[0]     ; 8.480 ; 8.722 ; 8.771 ; 9.018 ;
; SW[0]      ; HEX4[2]     ; 8.083 ;       ;       ; 8.194 ;
; SW[0]      ; HEX4[3]     ; 8.397 ; 8.199 ; 8.693 ; 8.490 ;
; SW[0]      ; HEX4[4]     ;       ; 7.993 ; 8.503 ;       ;
; SW[0]      ; HEX4[5]     ;       ; 8.217 ; 8.297 ;       ;
; SW[0]      ; HEX4[6]     ;       ; 8.002 ; 8.114 ;       ;
; SW[1]      ; HEX4[0]     ; 8.549 ; 8.792 ; 8.834 ; 9.043 ;
; SW[1]      ; HEX4[1]     ;       ; 8.192 ; 8.623 ;       ;
; SW[1]      ; HEX4[2]     ;       ; 7.971 ; 8.402 ;       ;
; SW[1]      ; HEX4[3]     ; 8.467 ; 8.266 ; 8.719 ; 8.554 ;
; SW[1]      ; HEX4[4]     ; 8.280 ;       ;       ; 8.352 ;
; SW[1]      ; HEX4[5]     ;       ; 8.285 ; 8.362 ;       ;
; SW[1]      ; HEX4[6]     ; 7.890 ; 8.072 ; 8.177 ; 8.324 ;
; SW[2]      ; HEX4[0]     ;       ; 8.957 ; 9.012 ;       ;
; SW[2]      ; HEX4[1]     ; 8.536 ;       ;       ; 8.654 ;
; SW[2]      ; HEX4[2]     ;       ; 8.113 ; 8.559 ;       ;
; SW[2]      ; HEX4[3]     ; 8.620 ; 8.471 ; 8.923 ; 8.702 ;
; SW[2]      ; HEX4[4]     ;       ; 8.222 ; 8.693 ;       ;
; SW[2]      ; HEX4[5]     ;       ; 8.453 ; 8.540 ;       ;
; SW[2]      ; HEX4[6]     ; 8.092 ; 8.238 ; 8.356 ; 8.515 ;
; SW[3]      ; HEX5[2]     ;       ; 6.217 ; 6.399 ;       ;
; SW[3]      ; HEX5[3]     ;       ; 7.093 ; 7.217 ;       ;
; SW[3]      ; HEX5[4]     ; 7.083 ;       ;       ; 7.207 ;
; SW[4]      ; HEX6[0]     ; 7.206 ;       ;       ; 7.411 ;
; SW[4]      ; HEX6[3]     ; 7.206 ;       ;       ; 7.411 ;
; SW[4]      ; HEX6[4]     ; 7.123 ;       ;       ; 7.307 ;
; SW[4]      ; HEX6[5]     ; 8.962 ;       ;       ; 8.803 ;
; SW[5]      ; HEX7[0]     ; 7.079 ;       ;       ; 7.218 ;
; SW[5]      ; HEX7[3]     ; 7.183 ;       ;       ; 7.364 ;
; SW[5]      ; HEX7[4]     ; 7.135 ;       ;       ; 7.320 ;
; SW[5]      ; HEX7[5]     ; 7.145 ;       ;       ; 7.331 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX4[0]     ; 8.165 ; 8.403 ; 8.442 ; 8.685 ;
; SW[0]      ; HEX4[2]     ; 7.791 ;       ;       ; 7.891 ;
; SW[0]      ; HEX4[3]     ; 8.094 ; 7.899 ; 8.376 ; 8.176 ;
; SW[0]      ; HEX4[4]     ;       ; 7.697 ; 8.191 ;       ;
; SW[0]      ; HEX4[5]     ;       ; 7.917 ; 7.988 ;       ;
; SW[0]      ; HEX4[6]     ;       ; 7.711 ; 7.811 ;       ;
; SW[1]      ; HEX4[0]     ; 8.231 ; 8.468 ; 8.502 ; 8.708 ;
; SW[1]      ; HEX4[1]     ;       ; 7.888 ; 8.304 ;       ;
; SW[1]      ; HEX4[2]     ;       ; 7.680 ; 8.096 ;       ;
; SW[1]      ; HEX4[3]     ; 8.157 ; 7.963 ; 8.400 ; 8.236 ;
; SW[1]      ; HEX4[4]     ; 7.978 ;       ;       ; 8.041 ;
; SW[1]      ; HEX4[5]     ;       ; 7.982 ; 8.051 ;       ;
; SW[1]      ; HEX4[6]     ; 7.600 ; 7.778 ; 7.873 ; 8.019 ;
; SW[2]      ; HEX4[0]     ;       ; 8.562 ; 8.586 ;       ;
; SW[2]      ; HEX4[1]     ; 8.155 ;       ;       ; 8.250 ;
; SW[2]      ; HEX4[2]     ;       ; 7.809 ; 8.215 ;       ;
; SW[2]      ; HEX4[3]     ; 8.290 ; 8.095 ; 8.520 ; 8.361 ;
; SW[2]      ; HEX4[4]     ;       ; 7.900 ; 8.343 ;       ;
; SW[2]      ; HEX4[5]     ;       ; 8.075 ; 8.140 ;       ;
; SW[2]      ; HEX4[6]     ; 7.773 ; 7.920 ; 8.027 ; 8.176 ;
; SW[3]      ; HEX5[2]     ;       ; 5.996 ; 6.166 ;       ;
; SW[3]      ; HEX5[3]     ;       ; 6.840 ; 6.953 ;       ;
; SW[3]      ; HEX5[4]     ; 6.830 ;       ;       ; 6.943 ;
; SW[4]      ; HEX6[0]     ; 6.945 ;       ;       ; 7.137 ;
; SW[4]      ; HEX6[3]     ; 6.945 ;       ;       ; 7.137 ;
; SW[4]      ; HEX6[4]     ; 6.866 ;       ;       ; 7.036 ;
; SW[4]      ; HEX6[5]     ; 8.705 ;       ;       ; 8.532 ;
; SW[5]      ; HEX7[0]     ; 6.824 ;       ;       ; 6.952 ;
; SW[5]      ; HEX7[3]     ; 6.925 ;       ;       ; 7.094 ;
; SW[5]      ; HEX7[4]     ; 6.879 ;       ;       ; 7.051 ;
; SW[5]      ; HEX7[5]     ; 6.889 ;       ;       ; 7.062 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------+
; Output Enable Times                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+--------------+------------+-------+-------+------------+-------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 7.381 ; 7.216 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 7.925 ; 7.780 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 7.905 ; 7.760 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 7.899 ; 7.754 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 7.899 ; 7.754 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 7.920 ; 7.775 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 7.952 ; 7.807 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 7.952 ; 7.807 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 7.792 ; 7.647 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 7.889 ; 7.724 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 8.191 ; 8.026 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 7.381 ; 7.216 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 7.842 ; 7.677 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 8.294 ; 8.129 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 7.921 ; 7.776 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 7.920 ; 7.775 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 7.921 ; 7.776 ; Rise       ; AUD_BCLK                      ;
; I2C_SDAT     ; CLOCK_50   ; 4.967 ; 4.822 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+-------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                            ;
+--------------+------------+-------+-------+------------+-------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+--------------+------------+-------+-------+------------+-------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 7.127 ; 6.962 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 7.611 ; 7.466 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 7.592 ; 7.447 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 7.586 ; 7.441 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 7.586 ; 7.441 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 7.607 ; 7.462 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 7.637 ; 7.492 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 7.637 ; 7.492 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 7.484 ; 7.339 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 7.614 ; 7.449 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 7.904 ; 7.739 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 7.127 ; 6.962 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 7.569 ; 7.404 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 8.003 ; 7.838 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 7.608 ; 7.463 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 7.607 ; 7.462 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 7.608 ; 7.463 ; Rise       ; AUD_BCLK                      ;
; I2C_SDAT     ; CLOCK_50   ; 3.965 ; 3.820 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+-------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference               ;
+--------------+------------+-----------+-----------+------------+-------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 7.268     ; 7.433     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 7.805     ; 7.950     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 7.792     ; 7.937     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 7.785     ; 7.930     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 7.785     ; 7.930     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 7.805     ; 7.950     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 7.839     ; 7.984     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 7.839     ; 7.984     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 7.634     ; 7.779     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 7.730     ; 7.895     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 8.002     ; 8.167     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 7.268     ; 7.433     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 7.675     ; 7.840     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 8.183     ; 8.348     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 7.806     ; 7.951     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 7.805     ; 7.950     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 7.806     ; 7.951     ; Rise       ; AUD_BCLK                      ;
; I2C_SDAT     ; CLOCK_50   ; 4.668     ; 4.813     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+-----------+-----------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference               ;
+--------------+------------+-----------+-----------+------------+-------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 7.011     ; 7.176     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 7.491     ; 7.636     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 7.478     ; 7.623     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 7.471     ; 7.616     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 7.471     ; 7.616     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 7.490     ; 7.635     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 7.523     ; 7.668     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 7.523     ; 7.668     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 7.326     ; 7.471     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 7.455     ; 7.620     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 7.716     ; 7.881     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 7.011     ; 7.176     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 7.403     ; 7.568     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 7.890     ; 8.055     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 7.491     ; 7.636     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 7.490     ; 7.635     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 7.491     ; 7.636     ; Rise       ; AUD_BCLK                      ;
; I2C_SDAT     ; CLOCK_50   ; 3.752     ; 3.897     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+-----------+-----------+------------+-------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; pll0|altpll_0|sd1|pll7|clk[0] ; -3.216 ; -251.762      ;
; AUD_BCLK                      ; -1.554 ; -46.556       ;
; altera_reserved_tck           ; 47.062 ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1] ; 81.459 ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; pll0|altpll_0|sd1|pll7|clk[0] ; -0.176 ; -0.346        ;
; altera_reserved_tck           ; 0.181  ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1] ; 0.183  ; 0.000         ;
; AUD_BCLK                      ; 0.201  ; 0.000         ;
+-------------------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.680 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.472 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+-------------------------------+----------+---------------+
; Clock                         ; Slack    ; End Point TNS ;
+-------------------------------+----------+---------------+
; CLOCK_50                      ; 9.400    ; 0.000         ;
; CLOCK2_50                     ; 16.000   ; 0.000         ;
; CLOCK3_50                     ; 16.000   ; 0.000         ;
; AUD_BCLK                      ; 40.614   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[0] ; 41.417   ; 0.000         ;
; altera_reserved_tck           ; 49.286   ; 0.000         ;
; pll0|altpll_0|sd1|pll7|clk[1] ; 4999.780 ; 0.000         ;
+-------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                            ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -3.216 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.648     ; 1.496      ;
; -3.207 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.647     ; 1.488      ;
; -3.204 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.648     ; 1.484      ;
; -3.199 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.652     ; 1.475      ;
; -3.195 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.647     ; 1.476      ;
; -3.194 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.648     ; 1.474      ;
; -3.190 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.651     ; 1.467      ;
; -3.185 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.647     ; 1.466      ;
; -3.142 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.648     ; 1.422      ;
; -3.134 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.652     ; 1.410      ;
; -3.133 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.647     ; 1.414      ;
; -3.125 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.651     ; 1.402      ;
; -3.118 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.648     ; 1.398      ;
; -3.109 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.647     ; 1.390      ;
; -3.091 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.639     ; 1.380      ;
; -3.062 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.652     ; 1.338      ;
; -3.056 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.648     ; 1.336      ;
; -3.053 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.651     ; 1.330      ;
; -3.047 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.647     ; 1.328      ;
; -3.036 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.635     ; 1.329      ;
; -3.032 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.635     ; 1.325      ;
; -3.032 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.652     ; 1.308      ;
; -3.032 ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.689     ; 1.271      ;
; -3.030 ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.689     ; 1.269      ;
; -3.029 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.652     ; 1.305      ;
; -3.027 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.635     ; 1.320      ;
; -3.026 ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.689     ; 1.265      ;
; -3.026 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.689     ; 1.265      ;
; -3.023 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.651     ; 1.300      ;
; -3.023 ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.688     ; 1.263      ;
; -3.021 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.454     ; 1.495      ;
; -3.021 ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.688     ; 1.261      ;
; -3.020 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.651     ; 1.297      ;
; -3.017 ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.688     ; 1.257      ;
; -3.017 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.688     ; 1.257      ;
; -3.016 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.652     ; 1.292      ;
; -3.009 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.454     ; 1.483      ;
; -3.004 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.458     ; 1.474      ;
; -2.999 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.454     ; 1.473      ;
; -2.990 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.652     ; 1.266      ;
; -2.982 ; Top:top0|AudRecorder:recorder0|addr_r[17]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.689     ; 1.221      ;
; -2.981 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.651     ; 1.258      ;
; -2.973 ; Top:top0|AudRecorder:recorder0|addr_r[17]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.688     ; 1.213      ;
; -2.969 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.635     ; 1.262      ;
; -2.968 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.635     ; 1.261      ;
; -2.966 ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.652     ; 1.242      ;
; -2.958 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.643     ; 1.243      ;
; -2.958 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.643     ; 1.243      ;
; -2.957 ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.651     ; 1.234      ;
; -2.947 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.454     ; 1.421      ;
; -2.943 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.616     ; 1.255      ;
; -2.942 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.622     ; 1.248      ;
; -2.939 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.625     ; 1.242      ;
; -2.939 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.622     ; 1.245      ;
; -2.939 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.458     ; 1.409      ;
; -2.938 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.625     ; 1.241      ;
; -2.934 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.624     ; 1.238      ;
; -2.923 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.454     ; 1.397      ;
; -2.911 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.617     ; 1.222      ;
; -2.904 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.633     ; 1.199      ;
; -2.900 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.646     ; 1.182      ;
; -2.899 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.633     ; 1.194      ;
; -2.898 ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.652     ; 1.174      ;
; -2.897 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.445     ; 1.380      ;
; -2.896 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.635     ; 1.189      ;
; -2.894 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[105] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.645     ; 1.177      ;
; -2.893 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.633     ; 1.188      ;
; -2.892 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[85]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.635     ; 1.185      ;
; -2.890 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.639     ; 1.179      ;
; -2.889 ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; Top:top0|stop_r                                        ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.651     ; 1.166      ;
; -2.888 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.634     ; 1.182      ;
; -2.885 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.634     ; 1.179      ;
; -2.876 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.689     ; 1.115      ;
; -2.874 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.689     ; 1.113      ;
; -2.867 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.458     ; 1.337      ;
; -2.861 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.454     ; 1.335      ;
; -2.859 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.627     ; 1.160      ;
; -2.853 ; Top:top0|AudDSP:dsp|addr_r[5]                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.810     ; 0.971      ;
; -2.840 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.635     ; 1.133      ;
; -2.838 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.635     ; 1.131      ;
; -2.837 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.458     ; 1.307      ;
; -2.837 ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.495     ; 1.270      ;
; -2.835 ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.495     ; 1.268      ;
; -2.834 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.458     ; 1.304      ;
; -2.831 ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.495     ; 1.264      ;
; -2.831 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.495     ; 1.264      ;
; -2.829 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]      ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.429     ; 1.328      ;
; -2.826 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.645     ; 1.109      ;
; -2.826 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.429     ; 1.325      ;
; -2.825 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]   ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.633     ; 1.120      ;
; -2.824 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.645     ; 1.107      ;
; -2.824 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.429     ; 1.323      ;
; -2.822 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.458     ; 1.292      ;
; -2.820 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]      ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.633     ; 1.115      ;
; -2.812 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.649     ; 1.091      ;
; -2.811 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]     ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.649     ; 1.090      ;
; -2.797 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.642     ; 1.083      ;
; -2.796 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[102] ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.642     ; 1.082      ;
; -2.795 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]    ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.458     ; 1.265      ;
; -2.793 ; Top:top0|AudDSP:dsp|addr_r[8]                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[86]  ; AUD_BCLK     ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.001        ; -1.786     ; 0.935      ;
+--------+----------------------------------------------+--------------------------------------------------------+--------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AUD_BCLK'                                                                                                                                                 ;
+--------+-----------------------------------------+----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                      ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.554 ; Debounce:deb2|neg_r                     ; Top:top0|AudDSP:dsp|is_pause_r               ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.352      ; 2.804      ;
; -1.544 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|pause_r       ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.319      ; 2.761      ;
; -1.533 ; Top:top0|state_r.S_RECD_TAKEN           ; Top:top0|AudDSP:dsp|is_pause_r               ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.354      ; 2.785      ;
; -1.495 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.328      ; 2.721      ;
; -1.494 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.STOP  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.319      ; 2.711      ;
; -1.494 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.WAIT  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.328      ; 2.720      ;
; -1.491 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.PAUSE ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.319      ; 2.708      ;
; -1.479 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.319      ; 2.696      ;
; -1.474 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.STORE ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.328      ; 2.700      ;
; -1.471 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.710      ;
; -1.471 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.710      ;
; -1.471 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.710      ;
; -1.471 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.710      ;
; -1.471 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.710      ;
; -1.471 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.710      ;
; -1.471 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.710      ;
; -1.471 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.710      ;
; -1.449 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.337      ; 2.684      ;
; -1.449 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.337      ; 2.684      ;
; -1.449 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.337      ; 2.684      ;
; -1.449 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.337      ; 2.684      ;
; -1.449 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.337      ; 2.684      ;
; -1.449 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.337      ; 2.684      ;
; -1.439 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|pause_r       ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.319      ; 2.656      ;
; -1.435 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudDSP:dsp|is_pause_r               ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.339      ; 2.672      ;
; -1.424 ; Top:top0|stop_r                         ; Top:top0|AudRecorder:recorder0|stop_r        ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.312      ; 2.634      ;
; -1.420 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[1]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.376      ; 2.694      ;
; -1.420 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.376      ; 2.694      ;
; -1.420 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.376      ; 2.694      ;
; -1.420 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.376      ; 2.694      ;
; -1.420 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[17]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.376      ; 2.694      ;
; -1.420 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.376      ; 2.694      ;
; -1.412 ; Top:top0|dsp_start_r                    ; Top:top0|AudDSP:dsp|state_r.S_PAUSE          ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.319      ; 2.629      ;
; -1.367 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.WAIT  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.328      ; 2.593      ;
; -1.364 ; Top:top0|dsp_start_r                    ; Top:top0|AudDSP:dsp|state_r.S_IDLE           ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.319      ; 2.581      ;
; -1.350 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|stop_r        ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.319      ; 2.567      ;
; -1.349 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.IDLE  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.319      ; 2.566      ;
; -1.315 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.328      ; 2.541      ;
; -1.294 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.STORE ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.328      ; 2.520      ;
; -1.188 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.427      ;
; -1.188 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.427      ;
; -1.188 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.427      ;
; -1.188 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.427      ;
; -1.188 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.427      ;
; -1.188 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.427      ;
; -1.188 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.427      ;
; -1.188 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.341      ; 2.427      ;
; -1.169 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.319      ; 2.386      ;
; -1.166 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.337      ; 2.401      ;
; -1.166 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.337      ; 2.401      ;
; -1.166 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.337      ; 2.401      ;
; -1.166 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.337      ; 2.401      ;
; -1.166 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.337      ; 2.401      ;
; -1.166 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.337      ; 2.401      ;
; -1.158 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.STOP  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.319      ; 2.375      ;
; -1.155 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|state_r.PAUSE ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.319      ; 2.372      ;
; -1.137 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[1]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.376      ; 2.411      ;
; -1.137 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[3]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.376      ; 2.411      ;
; -1.137 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[4]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.376      ; 2.411      ;
; -1.137 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[7]     ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.376      ; 2.411      ;
; -1.137 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[17]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.376      ; 2.411      ;
; -1.137 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|addr_r[10]    ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.376      ; 2.411      ;
; -1.066 ; Top:top0|state_r.S_PLAY                 ; Top:top0|AudRecorder:recorder0|state_r.IDLE  ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.319      ; 2.283      ;
; -1.043 ; Debounce:deb0|neg_r                     ; Top:top0|AudRecorder:recorder0|stop_r        ; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK    ; 0.001        ; 1.319      ; 2.260      ;
; 52.269 ; Top:top0|AudDSP:dsp|sram_data_r[0]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.668     ;
; 52.277 ; Top:top0|AudDSP:dsp|sram_data_next_r[1] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.660     ;
; 52.283 ; Top:top0|AudDSP:dsp|sram_data_r[0]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.654     ;
; 52.291 ; Top:top0|AudDSP:dsp|sram_data_next_r[1] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.646     ;
; 52.308 ; Top:top0|AudDSP:dsp|sram_data_r[0]      ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.629     ;
; 52.310 ; Top:top0|AudDSP:dsp|sram_data_next_r[2] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.627     ;
; 52.316 ; Top:top0|AudDSP:dsp|sram_data_r[0]      ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.621     ;
; 52.316 ; Top:top0|AudDSP:dsp|sram_data_next_r[1] ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.621     ;
; 52.324 ; Top:top0|AudDSP:dsp|sram_data_next_r[1] ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.613     ;
; 52.324 ; Top:top0|AudDSP:dsp|sram_data_next_r[2] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.613     ;
; 52.325 ; Top:top0|AudDSP:dsp|sram_data_next_r[0] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.612     ;
; 52.332 ; Top:top0|AudDSP:dsp|sram_data_r[2]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.605     ;
; 52.339 ; Top:top0|AudDSP:dsp|sram_data_next_r[0] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.598     ;
; 52.346 ; Top:top0|AudDSP:dsp|sram_data_r[2]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.591     ;
; 52.348 ; Top:top0|AudDSP:dsp|sram_data_next_r[3] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.589     ;
; 52.349 ; Top:top0|AudDSP:dsp|sram_data_r[1]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.588     ;
; 52.349 ; Top:top0|AudDSP:dsp|sram_data_next_r[2] ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.588     ;
; 52.357 ; Top:top0|AudDSP:dsp|sram_data_next_r[2] ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.580     ;
; 52.362 ; Top:top0|AudDSP:dsp|sram_data_next_r[3] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.575     ;
; 52.363 ; Top:top0|AudDSP:dsp|sram_data_r[1]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.574     ;
; 52.364 ; Top:top0|AudDSP:dsp|sram_data_next_r[0] ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.573     ;
; 52.371 ; Top:top0|AudDSP:dsp|sram_data_r[2]      ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.566     ;
; 52.372 ; Top:top0|AudDSP:dsp|sram_data_next_r[0] ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.565     ;
; 52.379 ; Top:top0|AudDSP:dsp|sram_data_r[2]      ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.558     ;
; 52.387 ; Top:top0|AudDSP:dsp|sram_data_next_r[3] ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.550     ;
; 52.388 ; Top:top0|AudDSP:dsp|sram_data_r[1]      ; Top:top0|AudDSP:dsp|o_data_r[14]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.549     ;
; 52.394 ; Top:top0|AudDSP:dsp|sram_data_r[6]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.543     ;
; 52.395 ; Top:top0|AudDSP:dsp|sram_data_next_r[3] ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.542     ;
; 52.396 ; Top:top0|AudDSP:dsp|sram_data_r[1]      ; Top:top0|AudDSP:dsp|o_data_r[10]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.541     ;
; 52.403 ; Top:top0|AudDSP:dsp|sram_data_r[4]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.534     ;
; 52.408 ; Top:top0|AudDSP:dsp|sram_data_r[6]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.529     ;
; 52.414 ; Top:top0|AudDSP:dsp|sram_data_r[3]      ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.523     ;
; 52.415 ; Top:top0|AudDSP:dsp|sram_data_next_r[5] ; Top:top0|AudDSP:dsp|o_data_r[12]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.522     ;
; 52.417 ; Top:top0|AudDSP:dsp|sram_data_r[4]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.520     ;
; 52.428 ; Top:top0|AudDSP:dsp|sram_data_r[3]      ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.509     ;
; 52.429 ; Top:top0|AudDSP:dsp|sram_data_next_r[5] ; Top:top0|AudDSP:dsp|o_data_r[15]             ; AUD_BCLK                      ; AUD_BCLK    ; 83.000       ; -0.070     ; 30.508     ;
+--------+-----------------------------------------+----------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.367      ;
; 47.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.155      ;
; 47.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.142      ;
; 47.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 3.000      ;
; 47.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.959      ;
; 47.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.953      ;
; 47.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.910      ;
; 47.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 2.818      ;
; 47.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.793      ;
; 47.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.779      ;
; 47.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.768      ;
; 47.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.675      ;
; 47.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.614      ;
; 47.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.522      ;
; 47.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.419      ; 2.435      ;
; 48.040 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.390      ;
; 48.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.337      ;
; 48.100 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 2.305      ;
; 48.176 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.254      ;
; 48.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.128      ;
; 48.819 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.612      ;
; 48.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.596      ;
; 49.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.362      ;
; 49.114 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.316      ;
; 49.121 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.313      ;
; 49.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.276      ;
; 49.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.142      ;
; 50.061 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.369      ;
; 96.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.321      ;
; 96.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.259      ;
; 96.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.137      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.110      ;
; 96.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.085      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.103      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.100      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.093      ;
; 96.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.040      ;
; 96.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.040      ;
; 96.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.040      ;
; 96.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.040      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                                 ;
+----------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack    ; From Node                                          ; To Node                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 81.459   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.139     ; 1.762      ;
; 81.459   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.139     ; 1.762      ;
; 81.459   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.139     ; 1.762      ;
; 81.459   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.139     ; 1.762      ;
; 82.038   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.142     ; 1.180      ;
; 82.134   ; Top:top0|i2c_start_r                               ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 83.373       ; -0.142     ; 1.084      ;
; 9998.032 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.903      ;
; 9998.032 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.903      ;
; 9998.032 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.903      ;
; 9998.032 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.903      ;
; 9998.032 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.903      ;
; 9998.032 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.903      ;
; 9998.032 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.903      ;
; 9998.032 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.903      ;
; 9998.032 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.903      ;
; 9998.032 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.903      ;
; 9998.032 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.903      ;
; 9998.032 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.903      ;
; 9998.048 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.032     ; 1.907      ;
; 9998.048 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.032     ; 1.907      ;
; 9998.048 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.032     ; 1.907      ;
; 9998.048 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.032     ; 1.907      ;
; 9998.048 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.032     ; 1.907      ;
; 9998.048 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.032     ; 1.907      ;
; 9998.048 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.032     ; 1.907      ;
; 9998.048 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.032     ; 1.907      ;
; 9998.048 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.032     ; 1.907      ;
; 9998.048 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.032     ; 1.907      ;
; 9998.048 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.032     ; 1.907      ;
; 9998.048 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.032     ; 1.907      ;
; 9998.049 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.055     ; 1.883      ;
; 9998.049 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.055     ; 1.883      ;
; 9998.049 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.055     ; 1.883      ;
; 9998.049 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.055     ; 1.883      ;
; 9998.049 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.055     ; 1.883      ;
; 9998.078 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.874      ;
; 9998.078 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.874      ;
; 9998.078 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.874      ;
; 9998.078 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.874      ;
; 9998.078 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.035     ; 1.874      ;
; 9998.176 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.759      ;
; 9998.176 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.759      ;
; 9998.176 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.759      ;
; 9998.176 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.759      ;
; 9998.176 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.759      ;
; 9998.176 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.759      ;
; 9998.176 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.759      ;
; 9998.176 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.759      ;
; 9998.176 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.759      ;
; 9998.176 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.759      ;
; 9998.176 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.759      ;
; 9998.176 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.759      ;
; 9998.193 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.055     ; 1.739      ;
; 9998.193 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.055     ; 1.739      ;
; 9998.193 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.055     ; 1.739      ;
; 9998.193 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.055     ; 1.739      ;
; 9998.193 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.055     ; 1.739      ;
; 9998.256 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.055     ; 1.676      ;
; 9998.256 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.055     ; 1.676      ;
; 9998.256 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.055     ; 1.676      ;
; 9998.256 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.055     ; 1.676      ;
; 9998.273 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.036     ; 1.678      ;
; 9998.273 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.036     ; 1.678      ;
; 9998.273 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.036     ; 1.678      ;
; 9998.273 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.036     ; 1.678      ;
; 9998.273 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.036     ; 1.678      ;
; 9998.273 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.036     ; 1.678      ;
; 9998.273 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.036     ; 1.678      ;
; 9998.273 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.036     ; 1.678      ;
; 9998.273 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.036     ; 1.678      ;
; 9998.273 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.036     ; 1.678      ;
; 9998.273 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.036     ; 1.678      ;
; 9998.273 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.036     ; 1.678      ;
; 9998.290 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.039     ; 1.658      ;
; 9998.290 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.039     ; 1.658      ;
; 9998.290 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.039     ; 1.658      ;
; 9998.290 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.039     ; 1.658      ;
; 9998.290 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.039     ; 1.658      ;
; 9998.298 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[23]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.042     ; 1.647      ;
; 9998.298 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[22]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.042     ; 1.647      ;
; 9998.298 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[21]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.042     ; 1.647      ;
; 9998.298 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[20]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.042     ; 1.647      ;
; 9998.298 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[2]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.042     ; 1.647      ;
; 9998.298 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|command_r[1]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.042     ; 1.647      ;
; 9998.303 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.049     ; 1.635      ;
; 9998.303 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.049     ; 1.635      ;
; 9998.303 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.049     ; 1.635      ;
; 9998.303 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.049     ; 1.635      ;
; 9998.303 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.049     ; 1.635      ;
; 9998.303 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.049     ; 1.635      ;
; 9998.303 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.049     ; 1.635      ;
; 9998.303 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.049     ; 1.635      ;
; 9998.303 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.049     ; 1.635      ;
; 9998.303 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.049     ; 1.635      ;
; 9998.303 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.049     ; 1.635      ;
; 9998.303 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.049     ; 1.635      ;
; 9998.306 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.629      ;
; 9998.306 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.629      ;
; 9998.306 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.629      ;
; 9998.306 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 10000.000    ; -0.052     ; 1.629      ;
+----------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.176 ; pll0|altpll_0|sd1|pll7|clk[1]                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; -0.040       ; 2.404      ; 2.292      ;
; -0.170 ; pll0|altpll_0|sd1|pll7|clk[1]                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; -0.040       ; 2.382      ; 2.276      ;
; -0.135 ; pll0|altpll_0|sd1|pll7|clk[1]                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; -0.060       ; 2.404      ; 2.313      ;
; -0.130 ; pll0|altpll_0|sd1|pll7|clk[1]                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; -0.060       ; 2.382      ; 2.296      ;
; 0.121  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.468      ;
; 0.123  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.471      ;
; 0.124  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 0.494      ;
; 0.125  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.466      ;
; 0.125  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 0.467      ;
; 0.127  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.474      ;
; 0.128  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.473      ;
; 0.128  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.476      ;
; 0.130  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.478      ;
; 0.131  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 0.477      ;
; 0.131  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.479      ;
; 0.134  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.482      ;
; 0.134  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 0.480      ;
; 0.137  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.466      ;
; 0.138  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.486      ;
; 0.139  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.243      ; 0.486      ;
; 0.140  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 0.486      ;
; 0.141  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.469      ;
; 0.141  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 0.483      ;
; 0.141  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.486      ;
; 0.142  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.471      ;
; 0.143  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.144  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.472      ;
; 0.145  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.473      ;
; 0.147  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.476      ;
; 0.147  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 0.489      ;
; 0.151  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.479      ;
; 0.152  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.493      ;
; 0.180  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                      ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                    ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183  ; Top:top0|state_r.S_RECD                                                                                                                                                                                                                                                                                                              ; Top:top0|state_r.S_RECD                                                                                                                                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Top:top0|state_r.S_I2C                                                                                                                                                                                                                                                                                                               ; Top:top0|state_r.S_I2C                                                                                                                                                                                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Top:top0|state_r.S_RECD_WAIT                                                                                                                                                                                                                                                                                                         ; Top:top0|state_r.S_RECD_WAIT                                                                                                                                                                                                                                                                                                         ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Top:top0|state_r.S_RECD_TAKEN                                                                                                                                                                                                                                                                                                        ; Top:top0|state_r.S_RECD_TAKEN                                                                                                                                                                                                                                                                                                        ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Debounce:deb2|counter_r[2]                                                                                                                                                                                                                                                                                                           ; Debounce:deb2|counter_r[2]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Debounce:deb2|o_debounced_r                                                                                                                                                                                                                                                                                                          ; Debounce:deb2|o_debounced_r                                                                                                                                                                                                                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Debounce:deb2|counter_r[1]                                                                                                                                                                                                                                                                                                           ; Debounce:deb2|counter_r[1]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Debounce:deb1|counter_r[2]                                                                                                                                                                                                                                                                                                           ; Debounce:deb1|counter_r[2]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Debounce:deb1|o_debounced_r                                                                                                                                                                                                                                                                                                          ; Debounce:deb1|o_debounced_r                                                                                                                                                                                                                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Debounce:deb1|counter_r[1]                                                                                                                                                                                                                                                                                                           ; Debounce:deb1|counter_r[1]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 0.315      ;
; 0.185  ; Debounce:deb0|counter_r[2]                                                                                                                                                                                                                                                                                                           ; Debounce:deb0|counter_r[2]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; Debounce:deb0|counter_r[1]                                                                                                                                                                                                                                                                                                           ; Debounce:deb0|counter_r[1]                                                                                                                                                                                                                                                                                                           ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; Debounce:deb0|o_debounced_r                                                                                                                                                                                                                                                                                                          ; Debounce:deb0|o_debounced_r                                                                                                                                                                                                                                                                                                          ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][85]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][85]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][87]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][60]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                               ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                   ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][111]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][111]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][93]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][93]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][93]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][93]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[96]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][96]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][98]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][98]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][98]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][99]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                                                                                                                              ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][102]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][102]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][102]                                                                                                                                                                                             ; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.183 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Top:top0|I2cInitializer:init0|command_r[0]         ; Top:top0|I2cInitializer:init0|command_r[0]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.190 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.197 ; Top:top0|I2cInitializer:init0|state_r.STATE_F2     ; Top:top0|I2cInitializer:init0|state_r.STATE_FINISH ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.321      ;
; 0.197 ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.321      ;
; 0.199 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.323      ;
; 0.201 ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.325      ;
; 0.203 ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.327      ;
; 0.205 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.329      ;
; 0.207 ; Top:top0|I2cInitializer:init0|state_r.STATE_FINISH ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.329      ;
; 0.209 ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE   ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.331      ;
; 0.214 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|byte_counter_r[0]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.338      ;
; 0.222 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[22]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.345      ;
; 0.224 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[23]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.347      ;
; 0.227 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[21]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.350      ;
; 0.227 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[20]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.350      ;
; 0.229 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.352      ;
; 0.230 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.353      ;
; 0.238 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.361      ;
; 0.251 ; Top:top0|I2cInitializer:init0|command_r[13]        ; Top:top0|I2cInitializer:init0|command_r[14]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; Top:top0|I2cInitializer:init0|command_r[11]        ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.374      ;
; 0.252 ; Top:top0|I2cInitializer:init0|command_r[8]         ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.374      ;
; 0.252 ; Top:top0|I2cInitializer:init0|command_r[21]        ; Top:top0|I2cInitializer:init0|command_r[22]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.375      ;
; 0.252 ; Top:top0|I2cInitializer:init0|command_r[22]        ; Top:top0|I2cInitializer:init0|command_r[23]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.375      ;
; 0.255 ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.379      ;
; 0.257 ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.381      ;
; 0.263 ; Top:top0|I2cInitializer:init0|state_r.STATE_E      ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; Top:top0|I2cInitializer:init0|command_r[5]         ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; Top:top0|I2cInitializer:init0|command_r[4]         ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; Top:top0|I2cInitializer:init0|command_r[3]         ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; Top:top0|I2cInitializer:init0|command_r[1]         ; Top:top0|I2cInitializer:init0|command_r[2]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; Top:top0|I2cInitializer:init0|command_r[10]        ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.387      ;
; 0.266 ; Top:top0|I2cInitializer:init0|command_r[9]         ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.388      ;
; 0.274 ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; Top:top0|I2cInitializer:init0|state_r.STATE_E      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.398      ;
; 0.275 ; Top:top0|I2cInitializer:init0|command_r[0]         ; Top:top0|I2cInitializer:init0|command_r[1]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.398      ;
; 0.291 ; Top:top0|I2cInitializer:init0|command_r[20]        ; Top:top0|I2cInitializer:init0|command_r[21]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.414      ;
; 0.293 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Top:top0|I2cInitializer:init0|command_r[7]         ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.415      ;
; 0.294 ; Top:top0|I2cInitializer:init0|command_r[17]        ; Top:top0|I2cInitializer:init0|command_r[18]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.416      ;
; 0.294 ; Top:top0|I2cInitializer:init0|command_r[15]        ; Top:top0|I2cInitializer:init0|command_r[16]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.416      ;
; 0.294 ; Top:top0|I2cInitializer:init0|command_r[14]        ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.416      ;
; 0.294 ; Top:top0|I2cInitializer:init0|command_r[12]        ; Top:top0|I2cInitializer:init0|command_r[13]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.416      ;
; 0.296 ; Top:top0|I2cInitializer:init0|command_r[16]        ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.422      ;
; 0.298 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.423      ;
; 0.306 ; Top:top0|I2cInitializer:init0|state_r.STATE_F2     ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.428      ;
; 0.307 ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.431      ;
; 0.308 ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.432      ;
; 0.315 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|byte_counter_r[1]    ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.439      ;
; 0.321 ; Top:top0|I2cInitializer:init0|state_r.STATE_S2     ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.445      ;
; 0.326 ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.450      ;
; 0.338 ; Top:top0|I2cInitializer:init0|state_r.STATE_F      ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.462      ;
; 0.339 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.462      ;
; 0.343 ; Top:top0|I2cInitializer:init0|command_r[6]         ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.468      ;
; 0.369 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.495      ;
; 0.375 ; Top:top0|I2cInitializer:init0|command_r[18]        ; Top:top0|I2cInitializer:init0|command_r[19]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.036      ; 0.495      ;
; 0.380 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.504      ;
; 0.381 ; Top:top0|I2cInitializer:init0|state_r.STATE_B      ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.502      ;
; 0.384 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.507      ;
; 0.386 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.509      ;
; 0.400 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_r[4]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.523      ;
; 0.402 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_r[3]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.525      ;
; 0.412 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[12]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.537      ;
; 0.412 ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; Top:top0|I2cInitializer:init0|command_r[5]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.535      ;
; 0.414 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[11]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.539      ;
; 0.416 ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; Top:top0|I2cInitializer:init0|command_r[9]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.541      ;
; 0.416 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_r[10]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.541      ;
; 0.420 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.546      ;
; 0.422 ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; Top:top0|I2cInitializer:init0|command_r[0]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.543      ;
; 0.423 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|bit_counter_r[2]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.549      ;
; 0.423 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|bit_counter_r[0]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.549      ;
; 0.423 ; Top:top0|I2cInitializer:init0|command_counter_r[2] ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.548      ;
; 0.424 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.550      ;
; 0.427 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[2]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.550      ;
; 0.427 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[1]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.550      ;
; 0.429 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_r[7]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.041      ; 0.554      ;
; 0.458 ; Top:top0|I2cInitializer:init0|command_r[19]        ; Top:top0|I2cInitializer:init0|command_r[20]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.052      ; 0.594      ;
; 0.459 ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; Top:top0|I2cInitializer:init0|command_counter_r[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.024      ; 0.567      ;
; 0.459 ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; Top:top0|I2cInitializer:init0|state_r.STATE_A      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.583      ;
; 0.461 ; Top:top0|I2cInitializer:init0|state_r.STATE_F1     ; Top:top0|I2cInitializer:init0|state_r.STATE_F2     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.020      ; 0.565      ;
; 0.471 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|state_r.STATE_D      ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.595      ;
; 0.486 ; Top:top0|I2cInitializer:init0|state_r.STATE_S1     ; Top:top0|I2cInitializer:init0|state_r.STATE_S2     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.058      ; 0.628      ;
; 0.488 ; Top:top0|I2cInitializer:init0|bit_counter_r[1]     ; Top:top0|I2cInitializer:init0|bit_counter_r[3]     ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.612      ;
; 0.494 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_r[6]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.617      ;
; 0.495 ; Top:top0|I2cInitializer:init0|command_counter_r[1] ; Top:top0|I2cInitializer:init0|command_counter_r[3] ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.039      ; 0.618      ;
; 0.497 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[8]         ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.609      ;
; 0.497 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[17]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.609      ;
; 0.498 ; Top:top0|I2cInitializer:init0|state_r.STATE_C      ; Top:top0|I2cInitializer:init0|command_r[15]        ; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.028      ; 0.610      ;
+-------+----------------------------------------------------+----------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AUD_BCLK'                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|is_pause_r               ; Top:top0|AudDSP:dsp|is_pause_r               ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|slow_counter_r[2]        ; Top:top0|AudDSP:dsp|slow_counter_r[2]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|slow_counter_r[0]        ; Top:top0|AudDSP:dsp|slow_counter_r[0]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|slow_counter_r[3]        ; Top:top0|AudDSP:dsp|slow_counter_r[3]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|slow_counter_r[1]        ; Top:top0|AudDSP:dsp|slow_counter_r[1]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[15]          ; Top:top0|AudDSP:dsp|sram_data_r[15]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[0]           ; Top:top0|AudDSP:dsp|sram_data_r[0]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[1]           ; Top:top0|AudDSP:dsp|sram_data_r[1]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[2]           ; Top:top0|AudDSP:dsp|sram_data_r[2]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[3]           ; Top:top0|AudDSP:dsp|sram_data_r[3]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[4]           ; Top:top0|AudDSP:dsp|sram_data_r[4]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[5]           ; Top:top0|AudDSP:dsp|sram_data_r[5]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[7]           ; Top:top0|AudDSP:dsp|sram_data_r[7]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[6]           ; Top:top0|AudDSP:dsp|sram_data_r[6]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[8]           ; Top:top0|AudDSP:dsp|sram_data_r[8]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[9]           ; Top:top0|AudDSP:dsp|sram_data_r[9]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[10]          ; Top:top0|AudDSP:dsp|sram_data_r[10]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[11]          ; Top:top0|AudDSP:dsp|sram_data_r[11]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[12]          ; Top:top0|AudDSP:dsp|sram_data_r[12]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudPlayer:player0|counter_r[1]      ; Top:top0|AudPlayer:player0|counter_r[1]      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[13]          ; Top:top0|AudDSP:dsp|sram_data_r[13]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudPlayer:player0|state_r.IDLE      ; Top:top0|AudPlayer:player0|state_r.IDLE      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudPlayer:player0|state_r.WAIT      ; Top:top0|AudPlayer:player0|state_r.WAIT      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudDSP:dsp|sram_data_r[14]          ; Top:top0|AudDSP:dsp|sram_data_r[14]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Top:top0|AudPlayer:player0|state_r.LEFT      ; Top:top0|AudPlayer:player0|state_r.LEFT      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; Top:top0|AudDSP:dsp|get_data_counter_r[0]    ; Top:top0|AudDSP:dsp|get_data_counter_r[0]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.314      ;
; 0.209 ; Top:top0|AudPlayer:player0|state_r.IDLE      ; Top:top0|AudPlayer:player0|state_r.WAIT      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; Top:top0|AudPlayer:player0|output_r[7]       ; Top:top0|AudPlayer:player0|output_r[8]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.317      ;
; 0.211 ; Top:top0|AudDSP:dsp|sram_data_next_r[1]      ; Top:top0|AudDSP:dsp|sram_data_r[1]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.318      ;
; 0.211 ; Top:top0|AudDSP:dsp|sram_data_next_r[0]      ; Top:top0|AudDSP:dsp|sram_data_r[0]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.318      ;
; 0.212 ; Top:top0|AudDSP:dsp|sram_data_next_r[13]     ; Top:top0|AudDSP:dsp|sram_data_r[13]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.320      ;
; 0.213 ; Top:top0|AudDSP:dsp|sram_data_next_r[11]     ; Top:top0|AudDSP:dsp|sram_data_r[11]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.321      ;
; 0.213 ; Top:top0|AudDSP:dsp|sram_data_next_r[6]      ; Top:top0|AudDSP:dsp|sram_data_r[6]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.320      ;
; 0.213 ; Top:top0|AudDSP:dsp|sram_data_next_r[4]      ; Top:top0|AudDSP:dsp|sram_data_r[4]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.320      ;
; 0.217 ; Top:top0|AudRecorder:recorder0|output_r[12]  ; Top:top0|AudRecorder:recorder0|output_r[13]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; Top:top0|AudRecorder:recorder0|output_r[11]  ; Top:top0|AudRecorder:recorder0|output_r[12]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; Top:top0|AudRecorder:recorder0|output_r[9]   ; Top:top0|AudRecorder:recorder0|output_r[10]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.325      ;
; 0.218 ; Top:top0|AudRecorder:recorder0|output_r[8]   ; Top:top0|AudRecorder:recorder0|output_r[9]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; Top:top0|AudRecorder:recorder0|output_r[6]   ; Top:top0|AudRecorder:recorder0|output_r[7]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; Top:top0|AudRecorder:recorder0|output_r[0]   ; Top:top0|AudRecorder:recorder0|output_r[1]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.326      ;
; 0.219 ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.025      ; 0.328      ;
; 0.219 ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.025      ; 0.328      ;
; 0.219 ; Top:top0|AudRecorder:recorder0|output_r[7]   ; Top:top0|AudRecorder:recorder0|output_r[8]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.327      ;
; 0.219 ; Top:top0|AudRecorder:recorder0|output_r[5]   ; Top:top0|AudRecorder:recorder0|output_r[6]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.327      ;
; 0.219 ; Top:top0|AudRecorder:recorder0|output_r[4]   ; Top:top0|AudRecorder:recorder0|output_r[5]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.327      ;
; 0.219 ; Top:top0|AudDSP:dsp|get_data_counter_r[1]    ; Top:top0|AudDSP:dsp|get_data_counter_r[0]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.025      ; 0.328      ;
; 0.220 ; Top:top0|AudDSP:dsp|sram_data_next_r[2]      ; Top:top0|AudDSP:dsp|sram_data_r[2]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.327      ;
; 0.221 ; Top:top0|AudRecorder:recorder0|counter_r[0]  ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.025      ; 0.330      ;
; 0.226 ; Top:top0|AudRecorder:recorder0|pause_r       ; Top:top0|AudRecorder:recorder0|state_r.PAUSE ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.334      ;
; 0.230 ; Top:top0|AudDSP:dsp|state_r.S_IDLE           ; Top:top0|AudDSP:dsp|state_r.S_EMPTY          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.337      ;
; 0.278 ; Top:top0|AudRecorder:recorder0|output_r[13]  ; Top:top0|AudRecorder:recorder0|output_r[14]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.386      ;
; 0.284 ; Top:top0|AudRecorder:recorder0|state_r.RIGHT ; Top:top0|AudRecorder:recorder0|state_r.STORE ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.025      ; 0.393      ;
; 0.291 ; Top:top0|AudRecorder:recorder0|output_r[14]  ; Top:top0|AudRecorder:recorder0|output_r[15]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.399      ;
; 0.291 ; Top:top0|AudRecorder:recorder0|output_r[3]   ; Top:top0|AudRecorder:recorder0|output_r[4]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.399      ;
; 0.291 ; Top:top0|AudRecorder:recorder0|output_r[1]   ; Top:top0|AudRecorder:recorder0|output_r[2]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.399      ;
; 0.292 ; Top:top0|AudRecorder:recorder0|output_r[10]  ; Top:top0|AudRecorder:recorder0|output_r[11]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.400      ;
; 0.292 ; Top:top0|AudRecorder:recorder0|output_r[2]   ; Top:top0|AudRecorder:recorder0|output_r[3]   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.400      ;
; 0.306 ; Top:top0|AudPlayer:player0|output_r[8]       ; Top:top0|AudPlayer:player0|output_r[9]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.414      ;
; 0.306 ; Top:top0|AudPlayer:player0|output_r[4]       ; Top:top0|AudPlayer:player0|output_r[5]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.414      ;
; 0.306 ; Top:top0|AudPlayer:player0|output_r[2]       ; Top:top0|AudPlayer:player0|output_r[3]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.414      ;
; 0.307 ; Top:top0|AudPlayer:player0|output_r[10]      ; Top:top0|AudPlayer:player0|output_r[11]      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.415      ;
; 0.307 ; Top:top0|AudPlayer:player0|output_r[1]       ; Top:top0|AudPlayer:player0|output_r[2]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.415      ;
; 0.310 ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.025      ; 0.419      ;
; 0.310 ; Top:top0|AudPlayer:player0|output_r[6]       ; Top:top0|AudPlayer:player0|output_r[7]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.418      ;
; 0.313 ; Top:top0|AudDSP:dsp|sram_data_next_r[12]     ; Top:top0|AudDSP:dsp|sram_data_r[12]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.421      ;
; 0.314 ; Top:top0|AudPlayer:player0|output_r[9]       ; Top:top0|AudPlayer:player0|output_r[10]      ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.422      ;
; 0.314 ; Top:top0|AudPlayer:player0|output_r[3]       ; Top:top0|AudPlayer:player0|output_r[4]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.422      ;
; 0.314 ; Top:top0|AudDSP:dsp|sram_data_next_r[10]     ; Top:top0|AudDSP:dsp|sram_data_r[10]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.422      ;
; 0.314 ; Top:top0|AudDSP:dsp|sram_data_next_r[9]      ; Top:top0|AudDSP:dsp|sram_data_r[9]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.422      ;
; 0.314 ; Top:top0|AudDSP:dsp|sram_data_next_r[5]      ; Top:top0|AudDSP:dsp|sram_data_r[5]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.421      ;
; 0.315 ; Top:top0|AudDSP:dsp|sram_data_next_r[7]      ; Top:top0|AudDSP:dsp|sram_data_r[7]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.422      ;
; 0.315 ; Top:top0|AudDSP:dsp|sram_data_next_r[3]      ; Top:top0|AudDSP:dsp|sram_data_r[3]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.422      ;
; 0.316 ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; Top:top0|AudRecorder:recorder0|counter_r[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.025      ; 0.425      ;
; 0.316 ; Top:top0|AudRecorder:recorder0|counter_r[1]  ; Top:top0|AudRecorder:recorder0|counter_r[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.025      ; 0.425      ;
; 0.316 ; Top:top0|AudPlayer:player0|output_r[5]       ; Top:top0|AudPlayer:player0|output_r[6]       ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.424      ;
; 0.316 ; Top:top0|AudDSP:dsp|sram_data_next_r[8]      ; Top:top0|AudDSP:dsp|sram_data_r[8]           ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.424      ;
; 0.318 ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; Top:top0|AudRecorder:recorder0|addr_r[5]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; Top:top0|AudRecorder:recorder0|addr_r[11]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; Top:top0|AudRecorder:recorder0|addr_r[16]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; Top:top0|AudRecorder:recorder0|addr_r[8]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; Top:top0|AudRecorder:recorder0|addr_r[19]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.427      ;
; 0.323 ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; Top:top0|AudRecorder:recorder0|addr_r[13]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.429      ;
; 0.324 ; Top:top0|AudRecorder:recorder0|state_r.DONE  ; Top:top0|AudRecorder:recorder0|state_r.STOP  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.432      ;
; 0.324 ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; Top:top0|AudRecorder:recorder0|addr_r[2]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; Top:top0|AudRecorder:recorder0|addr_r[12]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; Top:top0|AudDSP:dsp|sram_data_next_r[15]     ; Top:top0|AudDSP:dsp|sram_data_r[15]          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.024      ; 0.432      ;
; 0.325 ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; Top:top0|AudRecorder:recorder0|addr_r[14]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.431      ;
; 0.329 ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; Top:top0|AudRecorder:recorder0|addr_r[9]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.435      ;
; 0.330 ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; Top:top0|AudRecorder:recorder0|addr_r[15]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.436      ;
; 0.333 ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; Top:top0|AudRecorder:recorder0|addr_r[18]    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.439      ;
; 0.335 ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; Top:top0|AudRecorder:recorder0|addr_r[6]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.441      ;
; 0.338 ; Top:top0|AudDSP:dsp|slow_counter_r[0]        ; Top:top0|AudDSP:dsp|slow_counter_r[1]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.025      ; 0.447      ;
; 0.340 ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; Top:top0|AudRecorder:recorder0|addr_r[0]     ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.022      ; 0.446      ;
; 0.340 ; Top:top0|AudDSP:dsp|state_r.S_PAUSE          ; Top:top0|AudDSP:dsp|state_r.S_EMPTY          ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.023      ; 0.447      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 0.752      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.853      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.853      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.853      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.852      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.850      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.859      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.859      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.859      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.859      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.859      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.859      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.859      ;
; 97.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.859      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.853      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.853      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.853      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.853      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.853      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.853      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.853      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.853      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.855      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.855      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.855      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.855      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.855      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.855      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.855      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.855      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.839      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.838      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.838      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.838      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.838      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.838      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.838      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.838      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.838      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.838      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.838      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.838      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.838      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.838      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.838      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.836      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.853      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.856      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.856      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.856      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.856      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.856      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.856      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.856      ;
; 97.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.856      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.598      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.598      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.691      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.691      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.691      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.691      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.691      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.691      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.691      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.691      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.691      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.691      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.691      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.691      ;
; 0.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.791      ;
; 0.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.791      ;
; 0.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.791      ;
; 0.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.791      ;
; 0.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.791      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.835      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.850      ;
; 0.747 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.875      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.559      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.559      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.559      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.559      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.559      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.559      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.559      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.559      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.560      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.560      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.560      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.560      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.560      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.560      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.560      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.560      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.554      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.546      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.564      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.564      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.564      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.564      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.564      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.564      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.564      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.564      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.561      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.561      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.561      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.561      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.561      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.561      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.561      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.561      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.561      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.561      ;
; 2.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.561      ;
; 2.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.545      ;
; 2.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.545      ;
; 2.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.545      ;
; 2.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.545      ;
; 2.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.545      ;
; 2.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.558      ;
; 2.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.558      ;
; 2.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.558      ;
; 2.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.545      ;
; 2.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.545      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                        ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                        ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AUD_BCLK'                                                                           ;
+--------+--------------+----------------+-----------------+----------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+-----------------+----------+------------+---------------------------------------------+
; 40.614 ; 40.798       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|speed_r[0]              ;
; 40.614 ; 40.798       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|speed_r[1]              ;
; 40.614 ; 40.798       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|speed_r[2]              ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[0]  ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[10] ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[11] ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[12] ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[13] ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[14] ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[15] ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[1]  ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[2]  ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[3]  ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[4]  ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[5]  ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[6]  ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[7]  ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[8]  ;
; 40.619 ; 40.803       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|output_r[9]  ;
; 40.643 ; 40.827       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[10]   ;
; 40.643 ; 40.827       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[17]   ;
; 40.643 ; 40.827       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[1]    ;
; 40.643 ; 40.827       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[3]    ;
; 40.643 ; 40.827       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[4]    ;
; 40.643 ; 40.827       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|addr_r[7]    ;
; 40.644 ; 40.828       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[7]               ;
; 40.646 ; 40.830       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[1]               ;
; 40.646 ; 40.830       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[3]               ;
; 40.646 ; 40.830       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[5]               ;
; 40.646 ; 40.830       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[6]               ;
; 40.646 ; 40.830       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[8]               ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[0]     ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[1]     ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[2]     ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[3]     ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[4]     ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[5]     ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[6]     ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[7]     ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[0]          ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[1]          ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[2]          ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[3]          ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[4]          ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[5]          ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[6]          ;
; 40.649 ; 40.833       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[7]          ;
; 40.651 ; 40.835       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|counter_r[0] ;
; 40.651 ; 40.835       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|counter_r[1] ;
; 40.651 ; 40.835       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|counter_r[2] ;
; 40.651 ; 40.835       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudRecorder:recorder0|counter_r[3] ;
; 40.652 ; 40.836       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[14]         ;
; 40.652 ; 40.836       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|output_r[13]     ;
; 40.652 ; 40.836       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.IDLE     ;
; 40.652 ; 40.836       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudPlayer:player0|state_r.WAIT     ;
; 40.654 ; 40.838       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[3]             ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|get_data_counter_r[0]   ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|get_data_counter_r[1]   ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[10]    ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[11]    ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[12]    ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[13]    ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[14]    ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[15]    ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[8]     ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_next_r[9]     ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[10]         ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[11]         ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[12]         ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[13]         ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[15]         ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[8]          ;
; 40.655 ; 40.839       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|sram_data_r[9]          ;
; 40.656 ; 40.840       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|slow_counter_r[0]       ;
; 40.656 ; 40.840       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|slow_counter_r[1]       ;
; 40.656 ; 40.840       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|slow_counter_r[2]       ;
; 40.656 ; 40.840       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|slow_counter_r[3]       ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[0]               ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[11]              ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[12]              ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[15]              ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[16]              ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[19]              ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[2]               ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[4]               ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|addr_r[9]               ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[0]             ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[10]            ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[11]            ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[12]            ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[13]            ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[14]            ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[15]            ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[1]             ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[2]             ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[4]             ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[5]             ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[6]             ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[7]             ;
; 40.657 ; 40.841       ; 0.184          ; Low Pulse Width ; AUD_BCLK ; Rise       ; Top:top0|AudDSP:dsp|o_data_r[8]             ;
+--------+--------------+----------------+-----------------+----------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_address_reg0  ;
; 41.417 ; 41.647       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_we_reg        ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_address_reg0  ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_we_reg        ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a72~porta_address_reg0  ;
; 41.418 ; 41.648       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a72~porta_we_reg        ;
; 41.419 ; 41.649       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_address_reg0   ;
; 41.419 ; 41.649       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_we_reg         ;
; 41.419 ; 41.649       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~porta_datain_reg0   ;
; 41.420 ; 41.650       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~porta_datain_reg0   ;
; 41.420 ; 41.650       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a72~porta_datain_reg0   ;
; 41.420 ; 41.650       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_address_reg0  ;
; 41.420 ; 41.650       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_we_reg        ;
; 41.421 ; 41.651       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 41.421 ; 41.651       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_address_reg0 ;
; 41.421 ; 41.651       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_we_reg       ;
; 41.421 ; 41.651       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~porta_address_reg0  ;
; 41.421 ; 41.651       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~porta_we_reg        ;
; 41.422 ; 41.652       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~porta_datain_reg0   ;
; 41.423 ; 41.653       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~porta_datain_reg0  ;
; 41.423 ; 41.653       ; 0.230          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~porta_datain_reg0   ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]                                                                                                                                                                          ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109]                                                                                                                                                                          ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                                                                                                          ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                           ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                           ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                           ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                           ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                                                           ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[107]                                                                                                                                                                       ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[108]                                                                                                                                                                       ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[109]                                                                                                                                                                       ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[110]                                                                                                                                                                       ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                        ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                        ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                                                                                                        ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89]                                                                                                                                                                        ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91]                                                                                                                                                                        ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][108]                                                                                     ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][109]                                                                                     ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][110]                                                                                     ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][91]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][108]                                                                                     ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][109]                                                                                     ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][110]                                                                                     ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][91]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][108]                                                                                     ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][109]                                                                                     ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][110]                                                                                     ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][91]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                     ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                     ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                     ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                     ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]                                                                                     ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                      ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                  ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                  ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                  ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                  ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                  ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                  ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                  ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                  ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                           ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                           ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                           ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                           ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                           ;
; 41.445 ; 41.661       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                           ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Debounce:deb0|counter_r[0]                                                                                                                                                                                                   ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Debounce:deb0|counter_r[1]                                                                                                                                                                                                   ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Debounce:deb0|counter_r[2]                                                                                                                                                                                                   ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; Debounce:deb0|o_debounced_r                                                                                                                                                                                                  ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                           ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                           ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                        ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                        ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                        ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                      ;
; 41.446 ; 41.662       ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a90~portb_address_reg0                                                         ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a108~portb_address_reg0                                                        ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293] ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_0|sd1|pll7|clk[1]'                                                                                      ;
+----------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                              ;
+----------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------+
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[0]      ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[1]      ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[2]      ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[3]      ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|byte_counter_r[0]     ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|byte_counter_r[1]     ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[0]          ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[1]          ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[20]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[21]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[22]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[23]         ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[2]          ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_A       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_B       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_C       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_D       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_E       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F1      ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F2      ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_FINISH  ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE    ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_S1      ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_S2      ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[10]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[11]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[12]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[13]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[14]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[15]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[16]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[17]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[18]         ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[7]          ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[8]          ;
; 4999.781 ; 4999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[9]          ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[0]  ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[1]  ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[2]  ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[3]  ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[19]         ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[3]          ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[4]          ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[5]          ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[6]          ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[0]  ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[1]  ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[2]  ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_counter_r[3]  ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[10]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[11]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[12]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[13]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[14]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[15]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[16]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[17]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[18]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[19]         ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[3]          ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[4]          ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[5]          ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[6]          ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[7]          ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[8]          ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[9]          ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[0]          ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[1]          ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[20]         ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[21]         ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[22]         ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[23]         ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|command_r[2]          ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_C       ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F2      ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_FINISH  ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_IDLE    ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_S1      ;
; 4999.818 ; 5000.002     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[0]      ;
; 4999.818 ; 5000.002     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[1]      ;
; 4999.818 ; 5000.002     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[2]      ;
; 4999.818 ; 5000.002     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|bit_counter_r[3]      ;
; 4999.818 ; 5000.002     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|byte_counter_r[0]     ;
; 4999.818 ; 5000.002     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|byte_counter_r[1]     ;
; 4999.818 ; 5000.002     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_A       ;
; 4999.818 ; 5000.002     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_B       ;
; 4999.818 ; 5000.002     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_D       ;
; 4999.818 ; 5000.002     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_E       ;
; 4999.818 ; 5000.002     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F       ;
; 4999.818 ; 5000.002     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_F1      ;
; 4999.818 ; 5000.002     ; 0.184          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; Top:top0|I2cInitializer:init0|state_r.STATE_S2      ;
; 4999.988 ; 4999.988     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; pll0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl|inclk[0] ;
; 4999.988 ; 4999.988     ; 0.000          ; High Pulse Width ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; pll0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl|outclk   ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_counter_r[0]|clk                 ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_counter_r[1]|clk                 ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_counter_r[2]|clk                 ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_counter_r[3]|clk                 ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_r[10]|clk                        ;
; 4999.996 ; 4999.996     ; 0.000          ; Low Pulse Width  ; pll0|altpll_0|sd1|pll7|clk[1] ; Rise       ; top0|init0|command_r[11]|clk                        ;
+----------+--------------+----------------+------------------+-------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+
; AUD_ADCDAT          ; AUD_BCLK            ; 1.020 ; 1.806 ; Rise       ; AUD_BCLK                      ;
; AUD_ADCLRCK         ; AUD_BCLK            ; 2.693 ; 3.648 ; Rise       ; AUD_BCLK                      ;
; AUD_DACLRCK         ; AUD_BCLK            ; 1.795 ; 2.717 ; Rise       ; AUD_BCLK                      ;
; SW[*]               ; AUD_BCLK            ; 2.284 ; 3.106 ; Rise       ; AUD_BCLK                      ;
;  SW[0]              ; AUD_BCLK            ; 1.916 ; 2.716 ; Rise       ; AUD_BCLK                      ;
;  SW[1]              ; AUD_BCLK            ; 1.996 ; 2.826 ; Rise       ; AUD_BCLK                      ;
;  SW[2]              ; AUD_BCLK            ; 1.935 ; 2.753 ; Rise       ; AUD_BCLK                      ;
;  SW[3]              ; AUD_BCLK            ; 2.284 ; 3.106 ; Rise       ; AUD_BCLK                      ;
;  SW[4]              ; AUD_BCLK            ; 2.164 ; 3.031 ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.111 ; 1.498 ; Rise       ; altera_reserved_tck           ;
; altera_reserved_tms ; altera_reserved_tck ; 2.823 ; 3.269 ; Rise       ; altera_reserved_tck           ;
; AUD_ADCDAT          ; CLOCK_50            ; 2.710 ; 3.506 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; 2.949 ; 3.818 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; 0.767 ; 1.319 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; 2.750 ; 3.569 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 2.789 ; 3.617 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 3.726 ; 4.487 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 3.726 ; 4.487 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 3.552 ; 4.277 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 3.599 ; 4.368 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 3.509 ; 4.354 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.244 ; 4.164 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.133 ; 4.042 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.178 ; 4.073 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.073 ; 3.975 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.159 ; 4.075 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.040 ; 3.939 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.121 ; 4.025 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.244 ; 4.164 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.036 ; 3.935 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.100 ; 3.967 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.975 ; 3.832 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.152 ; 4.047 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 2.921 ; 3.777 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.087 ; 3.967 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.152 ; 4.052 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.209 ; 4.132 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.205 ; 4.132 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; 4.044 ; 4.913 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 3.815 ; 4.671 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 4.044 ; 4.913 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 2.994 ; 3.669 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 3.844 ; 4.694 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 3.754 ; 4.621 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 3.068 ; 3.784 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; AUD_ADCDAT          ; AUD_BCLK            ; -0.770 ; -1.547 ; Rise       ; AUD_BCLK                      ;
; AUD_ADCLRCK         ; AUD_BCLK            ; -1.447 ; -2.256 ; Rise       ; AUD_BCLK                      ;
; AUD_DACLRCK         ; AUD_BCLK            ; -0.794 ; -1.587 ; Rise       ; AUD_BCLK                      ;
; SW[*]               ; AUD_BCLK            ; -1.635 ; -2.419 ; Rise       ; AUD_BCLK                      ;
;  SW[0]              ; AUD_BCLK            ; -1.635 ; -2.419 ; Rise       ; AUD_BCLK                      ;
;  SW[1]              ; AUD_BCLK            ; -1.712 ; -2.525 ; Rise       ; AUD_BCLK                      ;
;  SW[2]              ; AUD_BCLK            ; -1.654 ; -2.455 ; Rise       ; AUD_BCLK                      ;
;  SW[3]              ; AUD_BCLK            ; -2.013 ; -2.819 ; Rise       ; AUD_BCLK                      ;
;  SW[4]              ; AUD_BCLK            ; -1.876 ; -2.719 ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.271  ; -0.081 ; Rise       ; altera_reserved_tck           ;
; altera_reserved_tms ; altera_reserved_tck ; -0.357 ; -0.740 ; Rise       ; altera_reserved_tck           ;
; AUD_ADCDAT          ; CLOCK_50            ; -2.277 ; -3.065 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; -2.503 ; -3.354 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; -0.374 ; -0.946 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; -2.318 ; -3.122 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; -2.356 ; -3.172 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -2.796 ; -3.514 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -2.966 ; -3.717 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -2.796 ; -3.514 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -2.937 ; -3.671 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -3.029 ; -3.850 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.267 ; -3.105 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.337 ; -3.174 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.419 ; -3.258 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.411 ; -3.294 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.427 ; -3.275 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.344 ; -3.192 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.393 ; -3.245 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.487 ; -3.355 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.379 ; -3.246 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.356 ; -3.184 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.318 ; -3.151 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.323 ; -3.152 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.267 ; -3.105 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.388 ; -3.243 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.488 ; -3.367 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.412 ; -3.269 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.491 ; -3.355 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; -2.332 ; -2.949 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -3.339 ; -4.171 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -2.556 ; -3.210 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -2.558 ; -3.223 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -3.368 ; -4.193 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -3.267 ; -4.109 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -2.332 ; -2.949 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; AUD_DACDAT          ; AUD_BCLK            ; 5.019  ; 5.094  ; Rise       ; AUD_BCLK                      ;
; HEX0[*]             ; AUD_BCLK            ; 11.609 ; 12.056 ; Rise       ; AUD_BCLK                      ;
;  HEX0[0]            ; AUD_BCLK            ; 8.922  ; 9.066  ; Rise       ; AUD_BCLK                      ;
;  HEX0[1]            ; AUD_BCLK            ; 10.732 ; 11.024 ; Rise       ; AUD_BCLK                      ;
;  HEX0[2]            ; AUD_BCLK            ; 9.800  ; 10.065 ; Rise       ; AUD_BCLK                      ;
;  HEX0[3]            ; AUD_BCLK            ; 9.805  ; 9.985  ; Rise       ; AUD_BCLK                      ;
;  HEX0[4]            ; AUD_BCLK            ; 8.521  ; 8.733  ; Rise       ; AUD_BCLK                      ;
;  HEX0[5]            ; AUD_BCLK            ; 11.609 ; 12.056 ; Rise       ; AUD_BCLK                      ;
;  HEX0[6]            ; AUD_BCLK            ; 10.205 ; 10.488 ; Rise       ; AUD_BCLK                      ;
; HEX1[*]             ; AUD_BCLK            ; 10.095 ; 10.398 ; Rise       ; AUD_BCLK                      ;
;  HEX1[0]            ; AUD_BCLK            ; 8.755  ; 8.941  ; Rise       ; AUD_BCLK                      ;
;  HEX1[1]            ; AUD_BCLK            ; 9.725  ; 10.042 ; Rise       ; AUD_BCLK                      ;
;  HEX1[2]            ; AUD_BCLK            ; 8.770  ; 9.087  ; Rise       ; AUD_BCLK                      ;
;  HEX1[3]            ; AUD_BCLK            ; 9.141  ; 9.393  ; Rise       ; AUD_BCLK                      ;
;  HEX1[4]            ; AUD_BCLK            ; 9.457  ; 9.744  ; Rise       ; AUD_BCLK                      ;
;  HEX1[5]            ; AUD_BCLK            ; 10.065 ; 10.368 ; Rise       ; AUD_BCLK                      ;
;  HEX1[6]            ; AUD_BCLK            ; 10.095 ; 10.398 ; Rise       ; AUD_BCLK                      ;
; HEX2[*]             ; AUD_BCLK            ; 9.022  ; 9.008  ; Rise       ; AUD_BCLK                      ;
;  HEX2[0]            ; AUD_BCLK            ; 8.497  ; 8.601  ; Rise       ; AUD_BCLK                      ;
;  HEX2[1]            ; AUD_BCLK            ; 8.558  ; 8.649  ; Rise       ; AUD_BCLK                      ;
;  HEX2[2]            ; AUD_BCLK            ; 8.688  ; 8.766  ; Rise       ; AUD_BCLK                      ;
;  HEX2[3]            ; AUD_BCLK            ; 9.022  ; 9.008  ; Rise       ; AUD_BCLK                      ;
;  HEX2[4]            ; AUD_BCLK            ; 8.882  ; 8.983  ; Rise       ; AUD_BCLK                      ;
;  HEX2[5]            ; AUD_BCLK            ; 8.748  ; 8.836  ; Rise       ; AUD_BCLK                      ;
;  HEX2[6]            ; AUD_BCLK            ; 9.020  ; 8.885  ; Rise       ; AUD_BCLK                      ;
; HEX3[*]             ; AUD_BCLK            ; 9.674  ; 9.975  ; Rise       ; AUD_BCLK                      ;
;  HEX3[0]            ; AUD_BCLK            ; 9.674  ; 9.975  ; Rise       ; AUD_BCLK                      ;
;  HEX3[2]            ; AUD_BCLK            ; 9.425  ; 9.788  ; Rise       ; AUD_BCLK                      ;
;  HEX3[3]            ; AUD_BCLK            ; 9.212  ; 9.363  ; Rise       ; AUD_BCLK                      ;
;  HEX3[4]            ; AUD_BCLK            ; 8.654  ; 8.728  ; Rise       ; AUD_BCLK                      ;
;  HEX3[5]            ; AUD_BCLK            ; 8.550  ; 9.236  ; Rise       ; AUD_BCLK                      ;
;  HEX3[6]            ; AUD_BCLK            ; 8.869  ; 8.381  ; Rise       ; AUD_BCLK                      ;
; LEDR[*]             ; AUD_BCLK            ; 7.288  ; 6.792  ; Rise       ; AUD_BCLK                      ;
;  LEDR[0]            ; AUD_BCLK            ; 5.085  ; 4.818  ; Rise       ; AUD_BCLK                      ;
;  LEDR[1]            ; AUD_BCLK            ; 5.188  ; 5.320  ; Rise       ; AUD_BCLK                      ;
;  LEDR[2]            ; AUD_BCLK            ; 5.445  ; 5.595  ; Rise       ; AUD_BCLK                      ;
;  LEDR[3]            ; AUD_BCLK            ; 5.763  ; 5.965  ; Rise       ; AUD_BCLK                      ;
;  LEDR[4]            ; AUD_BCLK            ; 7.288  ; 6.792  ; Rise       ; AUD_BCLK                      ;
;  LEDR[5]            ; AUD_BCLK            ; 5.288  ; 5.480  ; Rise       ; AUD_BCLK                      ;
;  LEDR[6]            ; AUD_BCLK            ; 5.024  ; 4.736  ; Rise       ; AUD_BCLK                      ;
; SRAM_ADDR[*]        ; AUD_BCLK            ; 6.855  ; 6.873  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[0]       ; AUD_BCLK            ; 4.689  ; 4.832  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[1]       ; AUD_BCLK            ; 5.936  ; 6.201  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[2]       ; AUD_BCLK            ; 5.862  ; 6.139  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[3]       ; AUD_BCLK            ; 5.277  ; 5.544  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[4]       ; AUD_BCLK            ; 5.713  ; 5.829  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[5]       ; AUD_BCLK            ; 6.519  ; 6.873  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[6]       ; AUD_BCLK            ; 6.322  ; 6.664  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[7]       ; AUD_BCLK            ; 6.513  ; 6.786  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[8]       ; AUD_BCLK            ; 6.013  ; 6.293  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[9]       ; AUD_BCLK            ; 6.177  ; 6.056  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[10]      ; AUD_BCLK            ; 5.873  ; 6.107  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[11]      ; AUD_BCLK            ; 5.057  ; 5.160  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[12]      ; AUD_BCLK            ; 6.634  ; 6.554  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[13]      ; AUD_BCLK            ; 5.325  ; 5.494  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[14]      ; AUD_BCLK            ; 5.714  ; 5.902  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[15]      ; AUD_BCLK            ; 6.819  ; 6.739  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[16]      ; AUD_BCLK            ; 5.133  ; 5.250  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[17]      ; AUD_BCLK            ; 5.632  ; 5.814  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[18]      ; AUD_BCLK            ; 5.247  ; 5.453  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[19]      ; AUD_BCLK            ; 6.855  ; 6.793  ; Rise       ; AUD_BCLK                      ;
; SRAM_DQ[*]          ; AUD_BCLK            ; 4.829  ; 4.956  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]         ; AUD_BCLK            ; 4.534  ; 4.622  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]         ; AUD_BCLK            ; 4.166  ; 4.217  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]         ; AUD_BCLK            ; 4.585  ; 4.704  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]         ; AUD_BCLK            ; 4.392  ; 4.458  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]         ; AUD_BCLK            ; 4.428  ; 4.513  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]         ; AUD_BCLK            ; 4.471  ; 4.556  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]         ; AUD_BCLK            ; 4.829  ; 4.956  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]         ; AUD_BCLK            ; 4.685  ; 4.809  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]         ; AUD_BCLK            ; 3.900  ; 3.897  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]         ; AUD_BCLK            ; 3.877  ; 3.874  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10]        ; AUD_BCLK            ; 4.066  ; 4.091  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11]        ; AUD_BCLK            ; 4.102  ; 4.127  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12]        ; AUD_BCLK            ; 4.585  ; 4.673  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13]        ; AUD_BCLK            ; 4.414  ; 4.506  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14]        ; AUD_BCLK            ; 4.200  ; 4.240  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15]        ; AUD_BCLK            ; 4.365  ; 4.432  ; Rise       ; AUD_BCLK                      ;
; SRAM_WE_N           ; AUD_BCLK            ; 4.239  ; 4.121  ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.177  ; 7.559  ; Fall       ; altera_reserved_tck           ;
; AUD_XCK             ; CLOCK_50            ; 1.558  ;        ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 10.582 ; 11.029 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 7.895  ; 8.039  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 9.705  ; 9.997  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 8.773  ; 9.038  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 8.778  ; 8.958  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 7.494  ; 7.706  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 10.582 ; 11.029 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 9.178  ; 9.461  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 9.068  ; 9.371  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 7.728  ; 7.914  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 8.698  ; 9.015  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 7.743  ; 8.060  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 8.114  ; 8.366  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 8.430  ; 8.717  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 9.038  ; 9.341  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 9.068  ; 9.371  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 8.102  ; 8.088  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 7.577  ; 7.681  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 7.638  ; 7.729  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 7.768  ; 7.846  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 8.102  ; 8.088  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 7.962  ; 8.063  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 7.828  ; 7.916  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 8.100  ; 7.965  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 8.754  ; 9.055  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 8.754  ; 9.055  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 8.556  ; 8.868  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 8.292  ; 8.443  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 7.734  ; 7.808  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 7.681  ; 8.316  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 7.949  ; 7.512  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 5.663  ; 6.177  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.881  ; 4.219  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.682  ; 3.868  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.682  ; 3.987  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.822  ; 4.134  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.335  ; 3.469  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 5.663  ; 6.177  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 4.033  ; 3.734  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.831  ; 3.556  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 4.133  ; 3.826  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_XCK             ; CLOCK_50            ;        ; 1.517  ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 3.025  ; 2.919  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
; I2C_SDAT            ; CLOCK_50            ; 3.364  ; 3.350  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+
; AUD_DACDAT          ; AUD_BCLK            ; 4.454 ; 4.566 ; Rise       ; AUD_BCLK                      ;
; HEX0[*]             ; AUD_BCLK            ; 5.523 ; 5.663 ; Rise       ; AUD_BCLK                      ;
;  HEX0[0]            ; AUD_BCLK            ; 5.523 ; 5.663 ; Rise       ; AUD_BCLK                      ;
;  HEX0[1]            ; AUD_BCLK            ; 7.224 ; 7.507 ; Rise       ; AUD_BCLK                      ;
;  HEX0[2]            ; AUD_BCLK            ; 6.659 ; 6.908 ; Rise       ; AUD_BCLK                      ;
;  HEX0[3]            ; AUD_BCLK            ; 6.272 ; 6.427 ; Rise       ; AUD_BCLK                      ;
;  HEX0[4]            ; AUD_BCLK            ; 5.560 ; 5.821 ; Rise       ; AUD_BCLK                      ;
;  HEX0[5]            ; AUD_BCLK            ; 8.301 ; 8.714 ; Rise       ; AUD_BCLK                      ;
;  HEX0[6]            ; AUD_BCLK            ; 6.331 ; 6.600 ; Rise       ; AUD_BCLK                      ;
; HEX1[*]             ; AUD_BCLK            ; 6.064 ; 6.190 ; Rise       ; AUD_BCLK                      ;
;  HEX1[0]            ; AUD_BCLK            ; 6.064 ; 6.244 ; Rise       ; AUD_BCLK                      ;
;  HEX1[1]            ; AUD_BCLK            ; 6.828 ; 7.141 ; Rise       ; AUD_BCLK                      ;
;  HEX1[2]            ; AUD_BCLK            ; 6.081 ; 6.190 ; Rise       ; AUD_BCLK                      ;
;  HEX1[3]            ; AUD_BCLK            ; 6.093 ; 6.324 ; Rise       ; AUD_BCLK                      ;
;  HEX1[4]            ; AUD_BCLK            ; 6.152 ; 6.398 ; Rise       ; AUD_BCLK                      ;
;  HEX1[5]            ; AUD_BCLK            ; 7.305 ; 7.606 ; Rise       ; AUD_BCLK                      ;
;  HEX1[6]            ; AUD_BCLK            ; 7.170 ; 7.463 ; Rise       ; AUD_BCLK                      ;
; HEX2[*]             ; AUD_BCLK            ; 5.943 ; 6.034 ; Rise       ; AUD_BCLK                      ;
;  HEX2[0]            ; AUD_BCLK            ; 6.040 ; 6.137 ; Rise       ; AUD_BCLK                      ;
;  HEX2[1]            ; AUD_BCLK            ; 5.943 ; 6.034 ; Rise       ; AUD_BCLK                      ;
;  HEX2[2]            ; AUD_BCLK            ; 6.120 ; 6.202 ; Rise       ; AUD_BCLK                      ;
;  HEX2[3]            ; AUD_BCLK            ; 6.154 ; 6.220 ; Rise       ; AUD_BCLK                      ;
;  HEX2[4]            ; AUD_BCLK            ; 6.163 ; 6.450 ; Rise       ; AUD_BCLK                      ;
;  HEX2[5]            ; AUD_BCLK            ; 6.043 ; 6.099 ; Rise       ; AUD_BCLK                      ;
;  HEX2[6]            ; AUD_BCLK            ; 6.137 ; 6.081 ; Rise       ; AUD_BCLK                      ;
; HEX3[*]             ; AUD_BCLK            ; 6.082 ; 6.255 ; Rise       ; AUD_BCLK                      ;
;  HEX3[0]            ; AUD_BCLK            ; 7.068 ; 7.456 ; Rise       ; AUD_BCLK                      ;
;  HEX3[2]            ; AUD_BCLK            ; 7.547 ; 7.236 ; Rise       ; AUD_BCLK                      ;
;  HEX3[3]            ; AUD_BCLK            ; 6.623 ; 6.863 ; Rise       ; AUD_BCLK                      ;
;  HEX3[4]            ; AUD_BCLK            ; 6.082 ; 6.255 ; Rise       ; AUD_BCLK                      ;
;  HEX3[5]            ; AUD_BCLK            ; 6.524 ; 6.977 ; Rise       ; AUD_BCLK                      ;
;  HEX3[6]            ; AUD_BCLK            ; 6.768 ; 6.461 ; Rise       ; AUD_BCLK                      ;
; LEDR[*]             ; AUD_BCLK            ; 4.574 ; 4.487 ; Rise       ; AUD_BCLK                      ;
;  LEDR[0]            ; AUD_BCLK            ; 4.574 ; 4.487 ; Rise       ; AUD_BCLK                      ;
;  LEDR[1]            ; AUD_BCLK            ; 4.773 ; 5.052 ; Rise       ; AUD_BCLK                      ;
;  LEDR[2]            ; AUD_BCLK            ; 4.960 ; 5.258 ; Rise       ; AUD_BCLK                      ;
;  LEDR[3]            ; AUD_BCLK            ; 5.370 ; 5.734 ; Rise       ; AUD_BCLK                      ;
;  LEDR[4]            ; AUD_BCLK            ; 6.804 ; 6.510 ; Rise       ; AUD_BCLK                      ;
;  LEDR[5]            ; AUD_BCLK            ; 5.004 ; 5.259 ; Rise       ; AUD_BCLK                      ;
;  LEDR[6]            ; AUD_BCLK            ; 4.842 ; 4.565 ; Rise       ; AUD_BCLK                      ;
; SRAM_ADDR[*]        ; AUD_BCLK            ; 4.331 ; 4.473 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[0]       ; AUD_BCLK            ; 4.331 ; 4.473 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[1]       ; AUD_BCLK            ; 5.611 ; 5.870 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[2]       ; AUD_BCLK            ; 5.231 ; 5.454 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[3]       ; AUD_BCLK            ; 4.802 ; 5.010 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[4]       ; AUD_BCLK            ; 4.984 ; 5.192 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[5]       ; AUD_BCLK            ; 6.055 ; 6.377 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[6]       ; AUD_BCLK            ; 5.695 ; 5.988 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[7]       ; AUD_BCLK            ; 6.052 ; 6.367 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[8]       ; AUD_BCLK            ; 5.670 ; 5.872 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[9]       ; AUD_BCLK            ; 5.807 ; 5.713 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[10]      ; AUD_BCLK            ; 5.221 ; 5.451 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[11]      ; AUD_BCLK            ; 4.658 ; 4.811 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[12]      ; AUD_BCLK            ; 6.222 ; 6.210 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[13]      ; AUD_BCLK            ; 4.859 ; 5.008 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[14]      ; AUD_BCLK            ; 5.112 ; 5.338 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[15]      ; AUD_BCLK            ; 6.307 ; 6.280 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[16]      ; AUD_BCLK            ; 4.699 ; 4.865 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[17]      ; AUD_BCLK            ; 5.113 ; 5.344 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[18]      ; AUD_BCLK            ; 4.614 ; 4.817 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[19]      ; AUD_BCLK            ; 6.461 ; 6.425 ; Rise       ; AUD_BCLK                      ;
; SRAM_DQ[*]          ; AUD_BCLK            ; 3.749 ; 3.743 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]         ; AUD_BCLK            ; 4.376 ; 4.458 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]         ; AUD_BCLK            ; 4.021 ; 4.068 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]         ; AUD_BCLK            ; 4.425 ; 4.537 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]         ; AUD_BCLK            ; 4.239 ; 4.300 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]         ; AUD_BCLK            ; 4.273 ; 4.353 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]         ; AUD_BCLK            ; 4.315 ; 4.394 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]         ; AUD_BCLK            ; 4.658 ; 4.778 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]         ; AUD_BCLK            ; 4.520 ; 4.637 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]         ; AUD_BCLK            ; 3.771 ; 3.766 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]         ; AUD_BCLK            ; 3.749 ; 3.743 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10]        ; AUD_BCLK            ; 3.931 ; 3.952 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11]        ; AUD_BCLK            ; 3.964 ; 3.986 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12]        ; AUD_BCLK            ; 4.428 ; 4.509 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13]        ; AUD_BCLK            ; 4.260 ; 4.346 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14]        ; AUD_BCLK            ; 4.054 ; 4.090 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15]        ; AUD_BCLK            ; 4.213 ; 4.275 ; Rise       ; AUD_BCLK                      ;
; SRAM_WE_N           ; AUD_BCLK            ; 4.089 ; 3.978 ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.963 ; 6.349 ; Fall       ; altera_reserved_tck           ;
; AUD_XCK             ; CLOCK_50            ; 1.274 ;       ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 4.166 ; 4.402 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 4.416 ; 4.556 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 5.869 ; 6.147 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 5.313 ; 5.567 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 4.833 ; 5.029 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 4.166 ; 4.402 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 7.044 ; 7.460 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 5.201 ; 5.493 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 4.693 ; 4.928 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 4.761 ; 4.963 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 5.389 ; 5.702 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 4.693 ; 4.928 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 4.897 ; 5.128 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 4.909 ; 5.142 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 6.059 ; 6.329 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 5.973 ; 6.266 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 4.690 ; 4.634 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 4.946 ; 5.048 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 4.915 ; 5.011 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 5.062 ; 5.144 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 4.707 ; 4.773 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 4.716 ; 5.107 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 4.985 ; 5.041 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 4.690 ; 4.634 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 5.024 ; 5.385 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 6.010 ; 6.586 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 6.677 ; 6.178 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 5.565 ; 5.993 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 5.024 ; 5.385 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 5.466 ; 5.895 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 5.850 ; 5.591 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 2.824 ; 3.040 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.452 ; 3.718 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.148 ; 3.412 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.114 ; 3.275 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.223 ; 3.402 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 2.824 ; 3.040 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 4.129 ; 4.393 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.638 ; 3.350 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.444 ; 3.181 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.733 ; 3.438 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_XCK             ; CLOCK_50            ;       ; 1.232 ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 2.343 ; 2.310 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
; I2C_SDAT            ; CLOCK_50            ; 2.452 ; 2.511 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX4[0]     ; 5.103 ; 5.066 ; 5.780 ; 5.750 ;
; SW[0]      ; HEX4[2]     ; 4.787 ;       ;       ; 5.460 ;
; SW[0]      ; HEX4[3]     ; 4.960 ; 4.976 ; 5.643 ; 5.652 ;
; SW[0]      ; HEX4[4]     ;       ; 4.815 ; 5.499 ;       ;
; SW[0]      ; HEX4[5]     ;       ; 4.829 ; 5.504 ;       ;
; SW[0]      ; HEX4[6]     ;       ; 4.720 ; 5.389 ;       ;
; SW[1]      ; HEX4[0]     ; 5.139 ; 5.105 ; 5.813 ; 5.760 ;
; SW[1]      ; HEX4[1]     ;       ; 4.933 ; 5.570 ;       ;
; SW[1]      ; HEX4[2]     ;       ; 4.818 ; 5.480 ;       ;
; SW[1]      ; HEX4[3]     ; 4.999 ; 5.011 ; 5.655 ; 5.686 ;
; SW[1]      ; HEX4[4]     ; 4.860 ;       ;       ; 5.531 ;
; SW[1]      ; HEX4[5]     ;       ; 4.869 ; 5.539 ;       ;
; SW[1]      ; HEX4[6]     ; 4.748 ; 4.759 ; 5.424 ; 5.416 ;
; SW[2]      ; HEX4[0]     ;       ; 5.192 ; 5.920 ;       ;
; SW[2]      ; HEX4[1]     ; 5.000 ;       ;       ; 5.713 ;
; SW[2]      ; HEX4[2]     ;       ; 4.891 ; 5.585 ;       ;
; SW[2]      ; HEX4[3]     ; 5.078 ; 5.117 ; 5.787 ; 5.779 ;
; SW[2]      ; HEX4[4]     ;       ; 4.936 ; 5.623 ;       ;
; SW[2]      ; HEX4[5]     ;       ; 4.957 ; 5.646 ;       ;
; SW[2]      ; HEX4[6]     ; 4.850 ; 4.846 ; 5.531 ; 5.540 ;
; SW[3]      ; HEX5[2]     ;       ; 3.795 ; 4.334 ;       ;
; SW[3]      ; HEX5[3]     ;       ; 4.270 ; 4.864 ;       ;
; SW[3]      ; HEX5[4]     ; 4.260 ;       ;       ; 4.854 ;
; SW[4]      ; HEX6[0]     ; 4.335 ;       ;       ; 4.971 ;
; SW[4]      ; HEX6[3]     ; 4.335 ;       ;       ; 4.971 ;
; SW[4]      ; HEX6[4]     ; 4.276 ;       ;       ; 4.899 ;
; SW[4]      ; HEX6[5]     ; 5.810 ;       ;       ; 6.194 ;
; SW[5]      ; HEX7[0]     ; 4.239 ;       ;       ; 4.848 ;
; SW[5]      ; HEX7[3]     ; 4.333 ;       ;       ; 4.964 ;
; SW[5]      ; HEX7[4]     ; 4.298 ;       ;       ; 4.925 ;
; SW[5]      ; HEX7[5]     ; 4.307 ;       ;       ; 4.935 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX4[0]     ; 4.926 ; 4.892 ; 5.592 ; 5.565 ;
; SW[0]      ; HEX4[2]     ; 4.626 ;       ;       ; 5.288 ;
; SW[0]      ; HEX4[3]     ; 4.793 ; 4.806 ; 5.466 ; 5.472 ;
; SW[0]      ; HEX4[4]     ;       ; 4.650 ; 5.325 ;       ;
; SW[0]      ; HEX4[5]     ;       ; 4.665 ; 5.328 ;       ;
; SW[0]      ; HEX4[6]     ;       ; 4.559 ; 5.217 ;       ;
; SW[1]      ; HEX4[0]     ; 4.959 ; 4.929 ; 5.624 ; 5.575 ;
; SW[1]      ; HEX4[1]     ;       ; 4.761 ; 5.391 ;       ;
; SW[1]      ; HEX4[2]     ;       ; 4.655 ; 5.308 ;       ;
; SW[1]      ; HEX4[3]     ; 4.831 ; 4.839 ; 5.478 ; 5.505 ;
; SW[1]      ; HEX4[4]     ; 4.695 ;       ;       ; 5.353 ;
; SW[1]      ; HEX4[5]     ;       ; 4.703 ; 5.361 ;       ;
; SW[1]      ; HEX4[6]     ; 4.584 ; 4.597 ; 5.250 ; 5.244 ;
; SW[2]      ; HEX4[0]     ;       ; 4.979 ; 5.677 ;       ;
; SW[2]      ; HEX4[1]     ; 4.795 ;       ;       ; 5.482 ;
; SW[2]      ; HEX4[2]     ;       ; 4.715 ; 5.386 ;       ;
; SW[2]      ; HEX4[3]     ; 4.901 ; 4.901 ; 5.556 ; 5.578 ;
; SW[2]      ; HEX4[4]     ;       ; 4.752 ; 5.423 ;       ;
; SW[2]      ; HEX4[5]     ;       ; 4.753 ; 5.417 ;       ;
; SW[2]      ; HEX4[6]     ; 4.667 ; 4.676 ; 5.339 ; 5.345 ;
; SW[3]      ; HEX5[2]     ;       ; 3.672 ; 4.204 ;       ;
; SW[3]      ; HEX5[3]     ;       ; 4.130 ; 4.714 ;       ;
; SW[3]      ; HEX5[4]     ; 4.120 ;       ;       ; 4.704 ;
; SW[4]      ; HEX6[0]     ; 4.189 ;       ;       ; 4.814 ;
; SW[4]      ; HEX6[3]     ; 4.189 ;       ;       ; 4.814 ;
; SW[4]      ; HEX6[4]     ; 4.133 ;       ;       ; 4.745 ;
; SW[4]      ; HEX6[5]     ; 5.667 ;       ;       ; 6.040 ;
; SW[5]      ; HEX7[0]     ; 4.098 ;       ;       ; 4.697 ;
; SW[5]      ; HEX7[3]     ; 4.190 ;       ;       ; 4.811 ;
; SW[5]      ; HEX7[4]     ; 4.155 ;       ;       ; 4.772 ;
; SW[5]      ; HEX7[5]     ; 4.164 ;       ;       ; 4.781 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------+
; Output Enable Times                                                                    ;
+--------------+------------+-------+-------+------------+-------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+--------------+------------+-------+-------+------------+-------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 4.186 ; 4.093 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 4.440 ; 4.366 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 4.434 ; 4.360 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 4.429 ; 4.355 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 4.429 ; 4.355 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 4.439 ; 4.365 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 4.452 ; 4.378 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 4.452 ; 4.378 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 4.348 ; 4.274 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 4.440 ; 4.347 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 4.596 ; 4.503 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 4.186 ; 4.093 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 4.411 ; 4.318 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 4.670 ; 4.577 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 4.441 ; 4.367 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 4.439 ; 4.365 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 4.441 ; 4.367 ; Rise       ; AUD_BCLK                      ;
; I2C_SDAT     ; CLOCK_50   ; 2.747 ; 2.673 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+-------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                            ;
+--------------+------------+-------+-------+------------+-------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+--------------+------------+-------+-------+------------+-------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 4.050 ; 3.957 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 4.284 ; 4.210 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 4.278 ; 4.204 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 4.273 ; 4.199 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 4.273 ; 4.199 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 4.283 ; 4.209 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 4.295 ; 4.221 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 4.295 ; 4.221 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 4.195 ; 4.121 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 4.293 ; 4.200 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 4.444 ; 4.351 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 4.050 ; 3.957 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 4.266 ; 4.173 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 4.514 ; 4.421 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 4.285 ; 4.211 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 4.283 ; 4.209 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 4.285 ; 4.211 ; Rise       ; AUD_BCLK                      ;
; I2C_SDAT     ; CLOCK_50   ; 2.184 ; 2.110 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+-------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference               ;
+--------------+------------+-----------+-----------+------------+-------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 4.266     ; 4.359     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 4.578     ; 4.652     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 4.571     ; 4.645     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 4.565     ; 4.639     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 4.565     ; 4.639     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 4.577     ; 4.651     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 4.595     ; 4.669     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 4.595     ; 4.669     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 4.466     ; 4.540     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 4.553     ; 4.646     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 4.720     ; 4.813     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 4.266     ; 4.359     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 4.513     ; 4.606     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 4.826     ; 4.919     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 4.579     ; 4.653     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 4.577     ; 4.651     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 4.579     ; 4.653     ; Rise       ; AUD_BCLK                      ;
; I2C_SDAT     ; CLOCK_50   ; 2.687     ; 2.761     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+-----------+-----------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                   ;
+--------------+------------+-----------+-----------+------------+-------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference               ;
+--------------+------------+-----------+-----------+------------+-------------------------------+
; SRAM_DQ[*]   ; AUD_BCLK   ; 4.122     ; 4.215     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]  ; AUD_BCLK   ; 4.413     ; 4.487     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]  ; AUD_BCLK   ; 4.406     ; 4.480     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]  ; AUD_BCLK   ; 4.400     ; 4.474     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]  ; AUD_BCLK   ; 4.400     ; 4.474     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]  ; AUD_BCLK   ; 4.412     ; 4.486     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]  ; AUD_BCLK   ; 4.430     ; 4.504     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]  ; AUD_BCLK   ; 4.430     ; 4.504     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]  ; AUD_BCLK   ; 4.305     ; 4.379     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]  ; AUD_BCLK   ; 4.398     ; 4.491     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]  ; AUD_BCLK   ; 4.559     ; 4.652     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10] ; AUD_BCLK   ; 4.122     ; 4.215     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11] ; AUD_BCLK   ; 4.360     ; 4.453     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12] ; AUD_BCLK   ; 4.660     ; 4.753     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13] ; AUD_BCLK   ; 4.414     ; 4.488     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14] ; AUD_BCLK   ; 4.412     ; 4.486     ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15] ; AUD_BCLK   ; 4.414     ; 4.488     ; Rise       ; AUD_BCLK                      ;
; I2C_SDAT     ; CLOCK_50   ; 2.188     ; 2.262     ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+--------------+------------+-----------+-----------+------------+-------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+--------------------------------+----------+--------+----------+---------+---------------------+
; Clock                          ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack               ; -6.316   ; -0.374 ; 48.635   ; 0.472   ; 9.400               ;
;  AUD_BCLK                      ; -2.914   ; 0.201  ; N/A      ; N/A     ; 40.614              ;
;  CLOCK2_50                     ; N/A      ; N/A    ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                     ; N/A      ; N/A    ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                      ; N/A      ; N/A    ; N/A      ; N/A     ; 9.400               ;
;  altera_reserved_tck           ; 43.496   ; 0.181  ; 48.635   ; 0.472   ; 49.286              ;
;  pll0|altpll_0|sd1|pll7|clk[0] ; -6.316   ; -0.374 ; N/A      ; N/A     ; 41.357              ;
;  pll0|altpll_0|sd1|pll7|clk[1] ; 79.736   ; 0.183  ; N/A      ; N/A     ; 4999.708            ;
; Design-wide TNS                ; -568.395 ; -0.738 ; 0.0      ; 0.0     ; 0.0                 ;
;  AUD_BCLK                      ; -83.919  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  CLOCK2_50                     ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                     ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                      ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck           ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll0|altpll_0|sd1|pll7|clk[0] ; -484.476 ; -0.738 ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_0|sd1|pll7|clk[1] ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+--------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+
; AUD_ADCDAT          ; AUD_BCLK            ; 1.869 ; 2.263 ; Rise       ; AUD_BCLK                      ;
; AUD_ADCLRCK         ; AUD_BCLK            ; 5.359 ; 5.822 ; Rise       ; AUD_BCLK                      ;
; AUD_DACLRCK         ; AUD_BCLK            ; 3.587 ; 4.091 ; Rise       ; AUD_BCLK                      ;
; SW[*]               ; AUD_BCLK            ; 4.156 ; 4.710 ; Rise       ; AUD_BCLK                      ;
;  SW[0]              ; AUD_BCLK            ; 3.374 ; 3.920 ; Rise       ; AUD_BCLK                      ;
;  SW[1]              ; AUD_BCLK            ; 3.529 ; 4.132 ; Rise       ; AUD_BCLK                      ;
;  SW[2]              ; AUD_BCLK            ; 3.432 ; 4.020 ; Rise       ; AUD_BCLK                      ;
;  SW[3]              ; AUD_BCLK            ; 4.156 ; 4.710 ; Rise       ; AUD_BCLK                      ;
;  SW[4]              ; AUD_BCLK            ; 3.834 ; 4.436 ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.850 ; 3.077 ; Rise       ; altera_reserved_tck           ;
; altera_reserved_tms ; altera_reserved_tck ; 7.125 ; 7.241 ; Rise       ; altera_reserved_tck           ;
; AUD_ADCDAT          ; CLOCK_50            ; 5.253 ; 5.696 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; 5.654 ; 6.175 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; 1.430 ; 1.609 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; 5.229 ; 5.667 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; 5.309 ; 5.803 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 7.000 ; 7.533 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 7.000 ; 7.533 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 6.656 ; 7.160 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 6.813 ; 7.315 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 6.578 ; 7.154 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.262 ; 6.817 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.004 ; 6.588 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.148 ; 6.646 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.867 ; 6.444 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.029 ; 6.634 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.831 ; 6.400 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.991 ; 6.555 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.262 ; 6.817 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.823 ; 6.400 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.990 ; 6.477 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.749 ; 6.243 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.095 ; 6.573 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.649 ; 6.124 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.974 ; 6.507 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.080 ; 6.623 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.167 ; 6.731 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.141 ; 6.738 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; 7.624 ; 8.255 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 7.133 ; 7.731 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 7.624 ; 8.255 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 5.568 ; 6.007 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 7.155 ; 7.755 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 6.984 ; 7.587 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 5.727 ; 6.193 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; AUD_ADCDAT          ; AUD_BCLK            ; -0.770 ; -1.345 ; Rise       ; AUD_BCLK                      ;
; AUD_ADCLRCK         ; AUD_BCLK            ; -1.447 ; -2.256 ; Rise       ; AUD_BCLK                      ;
; AUD_DACLRCK         ; AUD_BCLK            ; -0.794 ; -1.477 ; Rise       ; AUD_BCLK                      ;
; SW[*]               ; AUD_BCLK            ; -1.635 ; -2.419 ; Rise       ; AUD_BCLK                      ;
;  SW[0]              ; AUD_BCLK            ; -1.635 ; -2.419 ; Rise       ; AUD_BCLK                      ;
;  SW[1]              ; AUD_BCLK            ; -1.712 ; -2.525 ; Rise       ; AUD_BCLK                      ;
;  SW[2]              ; AUD_BCLK            ; -1.654 ; -2.455 ; Rise       ; AUD_BCLK                      ;
;  SW[3]              ; AUD_BCLK            ; -2.013 ; -2.819 ; Rise       ; AUD_BCLK                      ;
;  SW[4]              ; AUD_BCLK            ; -1.876 ; -2.719 ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.271  ; 0.002  ; Rise       ; altera_reserved_tck           ;
; altera_reserved_tms ; altera_reserved_tck ; -0.357 ; -0.740 ; Rise       ; altera_reserved_tck           ;
; AUD_ADCDAT          ; CLOCK_50            ; -2.277 ; -3.065 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_ADCLRCK         ; CLOCK_50            ; -2.503 ; -3.354 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_BCLK            ; CLOCK_50            ; -0.374 ; -0.667 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_DACLRCK         ; CLOCK_50            ; -2.318 ; -3.122 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SDAT            ; CLOCK_50            ; -2.356 ; -3.172 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -2.796 ; -3.514 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -2.966 ; -3.717 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -2.796 ; -3.514 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -2.937 ; -3.671 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -3.029 ; -3.850 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.267 ; -3.105 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.337 ; -3.174 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.419 ; -3.258 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.411 ; -3.294 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.427 ; -3.275 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.344 ; -3.192 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.393 ; -3.245 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.487 ; -3.355 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.379 ; -3.246 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.356 ; -3.184 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.318 ; -3.151 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.323 ; -3.152 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.267 ; -3.105 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.388 ; -3.243 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.488 ; -3.367 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.412 ; -3.269 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.491 ; -3.355 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; -2.332 ; -2.949 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -3.339 ; -4.171 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -2.556 ; -3.210 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -2.558 ; -3.223 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -3.368 ; -4.193 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -3.267 ; -4.109 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -2.332 ; -2.949 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+
; AUD_DACDAT          ; AUD_BCLK            ; 9.937  ; 9.814  ; Rise       ; AUD_BCLK                      ;
; HEX0[*]             ; AUD_BCLK            ; 22.811 ; 22.834 ; Rise       ; AUD_BCLK                      ;
;  HEX0[0]            ; AUD_BCLK            ; 17.772 ; 17.732 ; Rise       ; AUD_BCLK                      ;
;  HEX0[1]            ; AUD_BCLK            ; 20.764 ; 20.930 ; Rise       ; AUD_BCLK                      ;
;  HEX0[2]            ; AUD_BCLK            ; 19.452 ; 19.454 ; Rise       ; AUD_BCLK                      ;
;  HEX0[3]            ; AUD_BCLK            ; 19.525 ; 19.392 ; Rise       ; AUD_BCLK                      ;
;  HEX0[4]            ; AUD_BCLK            ; 17.151 ; 17.174 ; Rise       ; AUD_BCLK                      ;
;  HEX0[5]            ; AUD_BCLK            ; 22.811 ; 22.834 ; Rise       ; AUD_BCLK                      ;
;  HEX0[6]            ; AUD_BCLK            ; 20.196 ; 20.315 ; Rise       ; AUD_BCLK                      ;
; HEX1[*]             ; AUD_BCLK            ; 19.532 ; 19.619 ; Rise       ; AUD_BCLK                      ;
;  HEX1[0]            ; AUD_BCLK            ; 17.534 ; 17.419 ; Rise       ; AUD_BCLK                      ;
;  HEX1[1]            ; AUD_BCLK            ; 19.306 ; 19.347 ; Rise       ; AUD_BCLK                      ;
;  HEX1[2]            ; AUD_BCLK            ; 17.605 ; 17.533 ; Rise       ; AUD_BCLK                      ;
;  HEX1[3]            ; AUD_BCLK            ; 18.067 ; 18.108 ; Rise       ; AUD_BCLK                      ;
;  HEX1[4]            ; AUD_BCLK            ; 18.689 ; 18.842 ; Rise       ; AUD_BCLK                      ;
;  HEX1[5]            ; AUD_BCLK            ; 19.490 ; 19.569 ; Rise       ; AUD_BCLK                      ;
;  HEX1[6]            ; AUD_BCLK            ; 19.532 ; 19.619 ; Rise       ; AUD_BCLK                      ;
; HEX2[*]             ; AUD_BCLK            ; 17.143 ; 17.106 ; Rise       ; AUD_BCLK                      ;
;  HEX2[0]            ; AUD_BCLK            ; 16.159 ; 16.083 ; Rise       ; AUD_BCLK                      ;
;  HEX2[1]            ; AUD_BCLK            ; 16.265 ; 16.181 ; Rise       ; AUD_BCLK                      ;
;  HEX2[2]            ; AUD_BCLK            ; 16.602 ; 16.434 ; Rise       ; AUD_BCLK                      ;
;  HEX2[3]            ; AUD_BCLK            ; 17.143 ; 17.106 ; Rise       ; AUD_BCLK                      ;
;  HEX2[4]            ; AUD_BCLK            ; 17.052 ; 16.816 ; Rise       ; AUD_BCLK                      ;
;  HEX2[5]            ; AUD_BCLK            ; 16.725 ; 16.606 ; Rise       ; AUD_BCLK                      ;
;  HEX2[6]            ; AUD_BCLK            ; 16.929 ; 17.025 ; Rise       ; AUD_BCLK                      ;
; HEX3[*]             ; AUD_BCLK            ; 18.500 ; 18.533 ; Rise       ; AUD_BCLK                      ;
;  HEX3[0]            ; AUD_BCLK            ; 18.500 ; 18.533 ; Rise       ; AUD_BCLK                      ;
;  HEX3[2]            ; AUD_BCLK            ; 17.868 ; 17.570 ; Rise       ; AUD_BCLK                      ;
;  HEX3[3]            ; AUD_BCLK            ; 17.422 ; 17.369 ; Rise       ; AUD_BCLK                      ;
;  HEX3[4]            ; AUD_BCLK            ; 16.238 ; 16.165 ; Rise       ; AUD_BCLK                      ;
;  HEX3[5]            ; AUD_BCLK            ; 17.071 ; 17.106 ; Rise       ; AUD_BCLK                      ;
;  HEX3[6]            ; AUD_BCLK            ; 16.737 ; 16.470 ; Rise       ; AUD_BCLK                      ;
; LEDR[*]             ; AUD_BCLK            ; 13.622 ; 13.744 ; Rise       ; AUD_BCLK                      ;
;  LEDR[0]            ; AUD_BCLK            ; 9.673  ; 9.594  ; Rise       ; AUD_BCLK                      ;
;  LEDR[1]            ; AUD_BCLK            ; 10.221 ; 10.265 ; Rise       ; AUD_BCLK                      ;
;  LEDR[2]            ; AUD_BCLK            ; 10.773 ; 10.769 ; Rise       ; AUD_BCLK                      ;
;  LEDR[3]            ; AUD_BCLK            ; 11.411 ; 11.456 ; Rise       ; AUD_BCLK                      ;
;  LEDR[4]            ; AUD_BCLK            ; 13.622 ; 13.744 ; Rise       ; AUD_BCLK                      ;
;  LEDR[5]            ; AUD_BCLK            ; 10.572 ; 10.463 ; Rise       ; AUD_BCLK                      ;
;  LEDR[6]            ; AUD_BCLK            ; 9.502  ; 9.338  ; Rise       ; AUD_BCLK                      ;
; SRAM_ADDR[*]        ; AUD_BCLK            ; 12.973 ; 12.719 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[0]       ; AUD_BCLK            ; 9.212  ; 9.177  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[1]       ; AUD_BCLK            ; 11.676 ; 11.593 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[2]       ; AUD_BCLK            ; 11.541 ; 11.391 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[3]       ; AUD_BCLK            ; 10.444 ; 10.488 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[4]       ; AUD_BCLK            ; 11.174 ; 11.083 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[5]       ; AUD_BCLK            ; 12.973 ; 12.719 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[6]       ; AUD_BCLK            ; 12.582 ; 12.527 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[7]       ; AUD_BCLK            ; 12.643 ; 12.552 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[8]       ; AUD_BCLK            ; 11.901 ; 11.723 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[9]       ; AUD_BCLK            ; 11.202 ; 10.818 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[10]      ; AUD_BCLK            ; 11.483 ; 11.394 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[11]      ; AUD_BCLK            ; 9.890  ; 9.726  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[12]      ; AUD_BCLK            ; 12.053 ; 11.679 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[13]      ; AUD_BCLK            ; 10.444 ; 10.345 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[14]      ; AUD_BCLK            ; 11.147 ; 11.082 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[15]      ; AUD_BCLK            ; 12.400 ; 12.053 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[16]      ; AUD_BCLK            ; 9.911  ; 9.900  ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[17]      ; AUD_BCLK            ; 10.972 ; 10.884 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[18]      ; AUD_BCLK            ; 10.171 ; 10.294 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[19]      ; AUD_BCLK            ; 12.562 ; 12.114 ; Rise       ; AUD_BCLK                      ;
; SRAM_DQ[*]          ; AUD_BCLK            ; 9.493  ; 9.387  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]         ; AUD_BCLK            ; 8.896  ; 8.765  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]         ; AUD_BCLK            ; 8.112  ; 8.060  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]         ; AUD_BCLK            ; 8.964  ; 8.913  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]         ; AUD_BCLK            ; 8.588  ; 8.476  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]         ; AUD_BCLK            ; 8.668  ; 8.571  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]         ; AUD_BCLK            ; 8.769  ; 8.692  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]         ; AUD_BCLK            ; 9.493  ; 9.387  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]         ; AUD_BCLK            ; 9.198  ; 9.126  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]         ; AUD_BCLK            ; 7.561  ; 7.500  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]         ; AUD_BCLK            ; 7.541  ; 7.481  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10]        ; AUD_BCLK            ; 7.912  ; 7.842  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11]        ; AUD_BCLK            ; 7.965  ; 7.901  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12]        ; AUD_BCLK            ; 8.938  ; 8.862  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13]        ; AUD_BCLK            ; 8.625  ; 8.549  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14]        ; AUD_BCLK            ; 8.212  ; 8.122  ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15]        ; AUD_BCLK            ; 8.545  ; 8.448  ; Rise       ; AUD_BCLK                      ;
; SRAM_WE_N           ; AUD_BCLK            ; 7.991  ; 7.961  ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.399 ; 13.874 ; Fall       ; altera_reserved_tck           ;
; AUD_XCK             ; CLOCK_50            ; 2.838  ;        ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 20.690 ; 20.713 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 15.651 ; 15.611 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 18.685 ; 18.851 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 17.373 ; 17.375 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 17.446 ; 17.313 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 15.030 ; 15.053 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 20.690 ; 20.713 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 18.117 ; 18.236 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 17.453 ; 17.540 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 15.413 ; 15.298 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 17.185 ; 17.226 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 15.484 ; 15.412 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 15.988 ; 16.029 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 16.610 ; 16.763 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 17.369 ; 17.448 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 17.453 ; 17.540 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 15.246 ; 15.209 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 14.262 ; 14.186 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 14.368 ; 14.284 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 14.705 ; 14.537 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 15.246 ; 15.209 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 15.155 ; 14.925 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 14.828 ; 14.709 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 15.032 ; 15.128 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 16.603 ; 16.636 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 16.603 ; 16.636 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 16.031 ; 15.673 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 15.525 ; 15.472 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 14.341 ; 14.268 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 15.234 ; 15.209 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 14.840 ; 14.633 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 11.453 ; 11.348 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 7.785  ; 7.970  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 7.383  ; 7.298  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 7.394  ; 7.497  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 7.665  ; 7.755  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 6.679  ; 6.581  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 11.453 ; 11.348 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 7.546  ; 7.539  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 7.145  ; 7.091  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 7.736  ; 7.736  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_XCK             ; CLOCK_50            ;        ; 2.720  ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 5.709  ; 5.779  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
; I2C_SDAT            ; CLOCK_50            ; 6.642  ; 6.433  ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+
; AUD_DACDAT          ; AUD_BCLK            ; 4.454 ; 4.566 ; Rise       ; AUD_BCLK                      ;
; HEX0[*]             ; AUD_BCLK            ; 5.523 ; 5.663 ; Rise       ; AUD_BCLK                      ;
;  HEX0[0]            ; AUD_BCLK            ; 5.523 ; 5.663 ; Rise       ; AUD_BCLK                      ;
;  HEX0[1]            ; AUD_BCLK            ; 7.224 ; 7.507 ; Rise       ; AUD_BCLK                      ;
;  HEX0[2]            ; AUD_BCLK            ; 6.659 ; 6.908 ; Rise       ; AUD_BCLK                      ;
;  HEX0[3]            ; AUD_BCLK            ; 6.272 ; 6.427 ; Rise       ; AUD_BCLK                      ;
;  HEX0[4]            ; AUD_BCLK            ; 5.560 ; 5.821 ; Rise       ; AUD_BCLK                      ;
;  HEX0[5]            ; AUD_BCLK            ; 8.301 ; 8.714 ; Rise       ; AUD_BCLK                      ;
;  HEX0[6]            ; AUD_BCLK            ; 6.331 ; 6.600 ; Rise       ; AUD_BCLK                      ;
; HEX1[*]             ; AUD_BCLK            ; 6.064 ; 6.190 ; Rise       ; AUD_BCLK                      ;
;  HEX1[0]            ; AUD_BCLK            ; 6.064 ; 6.244 ; Rise       ; AUD_BCLK                      ;
;  HEX1[1]            ; AUD_BCLK            ; 6.828 ; 7.141 ; Rise       ; AUD_BCLK                      ;
;  HEX1[2]            ; AUD_BCLK            ; 6.081 ; 6.190 ; Rise       ; AUD_BCLK                      ;
;  HEX1[3]            ; AUD_BCLK            ; 6.093 ; 6.324 ; Rise       ; AUD_BCLK                      ;
;  HEX1[4]            ; AUD_BCLK            ; 6.152 ; 6.398 ; Rise       ; AUD_BCLK                      ;
;  HEX1[5]            ; AUD_BCLK            ; 7.305 ; 7.606 ; Rise       ; AUD_BCLK                      ;
;  HEX1[6]            ; AUD_BCLK            ; 7.170 ; 7.463 ; Rise       ; AUD_BCLK                      ;
; HEX2[*]             ; AUD_BCLK            ; 5.943 ; 6.034 ; Rise       ; AUD_BCLK                      ;
;  HEX2[0]            ; AUD_BCLK            ; 6.040 ; 6.137 ; Rise       ; AUD_BCLK                      ;
;  HEX2[1]            ; AUD_BCLK            ; 5.943 ; 6.034 ; Rise       ; AUD_BCLK                      ;
;  HEX2[2]            ; AUD_BCLK            ; 6.120 ; 6.202 ; Rise       ; AUD_BCLK                      ;
;  HEX2[3]            ; AUD_BCLK            ; 6.154 ; 6.220 ; Rise       ; AUD_BCLK                      ;
;  HEX2[4]            ; AUD_BCLK            ; 6.163 ; 6.450 ; Rise       ; AUD_BCLK                      ;
;  HEX2[5]            ; AUD_BCLK            ; 6.043 ; 6.099 ; Rise       ; AUD_BCLK                      ;
;  HEX2[6]            ; AUD_BCLK            ; 6.137 ; 6.081 ; Rise       ; AUD_BCLK                      ;
; HEX3[*]             ; AUD_BCLK            ; 6.082 ; 6.255 ; Rise       ; AUD_BCLK                      ;
;  HEX3[0]            ; AUD_BCLK            ; 7.068 ; 7.456 ; Rise       ; AUD_BCLK                      ;
;  HEX3[2]            ; AUD_BCLK            ; 7.547 ; 7.236 ; Rise       ; AUD_BCLK                      ;
;  HEX3[3]            ; AUD_BCLK            ; 6.623 ; 6.863 ; Rise       ; AUD_BCLK                      ;
;  HEX3[4]            ; AUD_BCLK            ; 6.082 ; 6.255 ; Rise       ; AUD_BCLK                      ;
;  HEX3[5]            ; AUD_BCLK            ; 6.524 ; 6.977 ; Rise       ; AUD_BCLK                      ;
;  HEX3[6]            ; AUD_BCLK            ; 6.768 ; 6.461 ; Rise       ; AUD_BCLK                      ;
; LEDR[*]             ; AUD_BCLK            ; 4.574 ; 4.487 ; Rise       ; AUD_BCLK                      ;
;  LEDR[0]            ; AUD_BCLK            ; 4.574 ; 4.487 ; Rise       ; AUD_BCLK                      ;
;  LEDR[1]            ; AUD_BCLK            ; 4.773 ; 5.052 ; Rise       ; AUD_BCLK                      ;
;  LEDR[2]            ; AUD_BCLK            ; 4.960 ; 5.258 ; Rise       ; AUD_BCLK                      ;
;  LEDR[3]            ; AUD_BCLK            ; 5.370 ; 5.734 ; Rise       ; AUD_BCLK                      ;
;  LEDR[4]            ; AUD_BCLK            ; 6.804 ; 6.510 ; Rise       ; AUD_BCLK                      ;
;  LEDR[5]            ; AUD_BCLK            ; 5.004 ; 5.259 ; Rise       ; AUD_BCLK                      ;
;  LEDR[6]            ; AUD_BCLK            ; 4.842 ; 4.565 ; Rise       ; AUD_BCLK                      ;
; SRAM_ADDR[*]        ; AUD_BCLK            ; 4.331 ; 4.473 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[0]       ; AUD_BCLK            ; 4.331 ; 4.473 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[1]       ; AUD_BCLK            ; 5.611 ; 5.870 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[2]       ; AUD_BCLK            ; 5.231 ; 5.454 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[3]       ; AUD_BCLK            ; 4.802 ; 5.010 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[4]       ; AUD_BCLK            ; 4.984 ; 5.192 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[5]       ; AUD_BCLK            ; 6.055 ; 6.377 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[6]       ; AUD_BCLK            ; 5.695 ; 5.988 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[7]       ; AUD_BCLK            ; 6.052 ; 6.367 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[8]       ; AUD_BCLK            ; 5.670 ; 5.872 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[9]       ; AUD_BCLK            ; 5.807 ; 5.713 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[10]      ; AUD_BCLK            ; 5.221 ; 5.451 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[11]      ; AUD_BCLK            ; 4.658 ; 4.811 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[12]      ; AUD_BCLK            ; 6.222 ; 6.210 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[13]      ; AUD_BCLK            ; 4.859 ; 5.008 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[14]      ; AUD_BCLK            ; 5.112 ; 5.338 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[15]      ; AUD_BCLK            ; 6.307 ; 6.280 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[16]      ; AUD_BCLK            ; 4.699 ; 4.865 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[17]      ; AUD_BCLK            ; 5.113 ; 5.344 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[18]      ; AUD_BCLK            ; 4.614 ; 4.817 ; Rise       ; AUD_BCLK                      ;
;  SRAM_ADDR[19]      ; AUD_BCLK            ; 6.461 ; 6.425 ; Rise       ; AUD_BCLK                      ;
; SRAM_DQ[*]          ; AUD_BCLK            ; 3.749 ; 3.743 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[0]         ; AUD_BCLK            ; 4.376 ; 4.458 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[1]         ; AUD_BCLK            ; 4.021 ; 4.068 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[2]         ; AUD_BCLK            ; 4.425 ; 4.537 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[3]         ; AUD_BCLK            ; 4.239 ; 4.300 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[4]         ; AUD_BCLK            ; 4.273 ; 4.353 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[5]         ; AUD_BCLK            ; 4.315 ; 4.394 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[6]         ; AUD_BCLK            ; 4.658 ; 4.778 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[7]         ; AUD_BCLK            ; 4.520 ; 4.637 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[8]         ; AUD_BCLK            ; 3.771 ; 3.766 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[9]         ; AUD_BCLK            ; 3.749 ; 3.743 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[10]        ; AUD_BCLK            ; 3.931 ; 3.952 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[11]        ; AUD_BCLK            ; 3.964 ; 3.986 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[12]        ; AUD_BCLK            ; 4.428 ; 4.509 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[13]        ; AUD_BCLK            ; 4.260 ; 4.346 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[14]        ; AUD_BCLK            ; 4.054 ; 4.090 ; Rise       ; AUD_BCLK                      ;
;  SRAM_DQ[15]        ; AUD_BCLK            ; 4.213 ; 4.275 ; Rise       ; AUD_BCLK                      ;
; SRAM_WE_N           ; AUD_BCLK            ; 4.089 ; 3.978 ; Rise       ; AUD_BCLK                      ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.963 ; 6.349 ; Fall       ; altera_reserved_tck           ;
; AUD_XCK             ; CLOCK_50            ; 1.274 ;       ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX0[*]             ; CLOCK_50            ; 4.166 ; 4.402 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 4.416 ; 4.556 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 5.869 ; 6.147 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 5.313 ; 5.567 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 4.833 ; 5.029 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 4.166 ; 4.402 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 7.044 ; 7.460 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 5.201 ; 5.493 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 4.693 ; 4.928 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 4.761 ; 4.963 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 5.389 ; 5.702 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 4.693 ; 4.928 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 4.897 ; 5.128 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 4.909 ; 5.142 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 6.059 ; 6.329 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 5.973 ; 6.266 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 4.690 ; 4.634 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 4.946 ; 5.048 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 4.915 ; 5.011 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 5.062 ; 5.144 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 4.707 ; 4.773 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 4.716 ; 5.107 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 4.985 ; 5.041 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 4.690 ; 4.634 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 5.024 ; 5.385 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 6.010 ; 6.586 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 6.677 ; 6.178 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 5.565 ; 5.993 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 5.024 ; 5.385 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 5.466 ; 5.895 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 5.850 ; 5.591 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 2.824 ; 3.040 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.452 ; 3.718 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.148 ; 3.412 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.114 ; 3.275 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.223 ; 3.402 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 2.824 ; 3.040 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 4.129 ; 4.393 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.638 ; 3.350 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.444 ; 3.181 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.733 ; 3.438 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; AUD_XCK             ; CLOCK_50            ;       ; 1.232 ; Fall       ; pll0|altpll_0|sd1|pll7|clk[0] ;
; I2C_SCLK            ; CLOCK_50            ; 2.343 ; 2.310 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
; I2C_SDAT            ; CLOCK_50            ; 2.452 ; 2.511 ; Rise       ; pll0|altpll_0|sd1|pll7|clk[1] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------+


+-------------------------------------------------------------+
; Propagation Delay                                           ;
+------------+-------------+--------+-------+--------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR     ; FF     ;
+------------+-------------+--------+-------+--------+--------+
; SW[0]      ; HEX4[0]     ; 9.455  ; 9.628 ; 9.901  ; 10.083 ;
; SW[0]      ; HEX4[2]     ; 8.933  ;       ;        ; 9.245  ;
; SW[0]      ; HEX4[3]     ; 9.268  ; 9.116 ; 9.724  ; 9.563  ;
; SW[0]      ; HEX4[4]     ;        ; 8.895 ; 9.531  ;        ;
; SW[0]      ; HEX4[5]     ;        ; 9.089 ; 9.359  ;        ;
; SW[0]      ; HEX4[6]     ;        ; 8.864 ; 9.155  ;        ;
; SW[1]      ; HEX4[0]     ; 9.536  ; 9.710 ; 9.971  ; 10.108 ;
; SW[1]      ; HEX4[1]     ;        ; 9.132 ; 9.656  ;        ;
; SW[1]      ; HEX4[2]     ;        ; 8.879 ; 9.413  ;        ;
; SW[1]      ; HEX4[3]     ; 9.351  ; 9.195 ; 9.750  ; 9.634  ;
; SW[1]      ; HEX4[4]     ; 9.162  ;       ;        ; 9.418  ;
; SW[1]      ; HEX4[5]     ;        ; 9.171 ; 9.431  ;        ;
; SW[1]      ; HEX4[6]     ; 8.788  ; 8.948 ; 9.225  ; 9.346  ;
; SW[2]      ; HEX4[0]     ;        ; 9.891 ; 10.177 ;        ;
; SW[2]      ; HEX4[1]     ; 9.438  ;       ;        ; 9.772  ;
; SW[2]      ; HEX4[2]     ;        ; 9.036 ; 9.602  ;        ;
; SW[2]      ; HEX4[3]     ; 9.516  ; 9.421 ; 9.991  ; 9.807  ;
; SW[2]      ; HEX4[4]     ;        ; 9.150 ; 9.751  ;        ;
; SW[2]      ; HEX4[5]     ;        ; 9.354 ; 9.636  ;        ;
; SW[2]      ; HEX4[6]     ; 9.005  ; 9.129 ; 9.431  ; 9.569  ;
; SW[3]      ; HEX5[2]     ;        ; 6.964 ; 7.242  ;        ;
; SW[3]      ; HEX5[3]     ;        ; 7.899 ; 8.160  ;        ;
; SW[3]      ; HEX5[4]     ; 7.889  ;       ;        ; 8.150  ;
; SW[4]      ; HEX6[0]     ; 8.020  ;       ;        ; 8.370  ;
; SW[4]      ; HEX6[3]     ; 8.020  ;       ;        ; 8.370  ;
; SW[4]      ; HEX6[4]     ; 7.927  ;       ;        ; 8.259  ;
; SW[4]      ; HEX6[5]     ; 10.031 ;       ;        ; 10.051 ;
; SW[5]      ; HEX7[0]     ; 7.873  ;       ;        ; 8.160  ;
; SW[5]      ; HEX7[3]     ; 7.984  ;       ;        ; 8.319  ;
; SW[5]      ; HEX7[4]     ; 7.938  ;       ;        ; 8.274  ;
; SW[5]      ; HEX7[5]     ; 7.949  ;       ;        ; 8.286  ;
+------------+-------------+--------+-------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX4[0]     ; 4.926 ; 4.892 ; 5.592 ; 5.565 ;
; SW[0]      ; HEX4[2]     ; 4.626 ;       ;       ; 5.288 ;
; SW[0]      ; HEX4[3]     ; 4.793 ; 4.806 ; 5.466 ; 5.472 ;
; SW[0]      ; HEX4[4]     ;       ; 4.650 ; 5.325 ;       ;
; SW[0]      ; HEX4[5]     ;       ; 4.665 ; 5.328 ;       ;
; SW[0]      ; HEX4[6]     ;       ; 4.559 ; 5.217 ;       ;
; SW[1]      ; HEX4[0]     ; 4.959 ; 4.929 ; 5.624 ; 5.575 ;
; SW[1]      ; HEX4[1]     ;       ; 4.761 ; 5.391 ;       ;
; SW[1]      ; HEX4[2]     ;       ; 4.655 ; 5.308 ;       ;
; SW[1]      ; HEX4[3]     ; 4.831 ; 4.839 ; 5.478 ; 5.505 ;
; SW[1]      ; HEX4[4]     ; 4.695 ;       ;       ; 5.353 ;
; SW[1]      ; HEX4[5]     ;       ; 4.703 ; 5.361 ;       ;
; SW[1]      ; HEX4[6]     ; 4.584 ; 4.597 ; 5.250 ; 5.244 ;
; SW[2]      ; HEX4[0]     ;       ; 4.979 ; 5.677 ;       ;
; SW[2]      ; HEX4[1]     ; 4.795 ;       ;       ; 5.482 ;
; SW[2]      ; HEX4[2]     ;       ; 4.715 ; 5.386 ;       ;
; SW[2]      ; HEX4[3]     ; 4.901 ; 4.901 ; 5.556 ; 5.578 ;
; SW[2]      ; HEX4[4]     ;       ; 4.752 ; 5.423 ;       ;
; SW[2]      ; HEX4[5]     ;       ; 4.753 ; 5.417 ;       ;
; SW[2]      ; HEX4[6]     ; 4.667 ; 4.676 ; 5.339 ; 5.345 ;
; SW[3]      ; HEX5[2]     ;       ; 3.672 ; 4.204 ;       ;
; SW[3]      ; HEX5[3]     ;       ; 4.130 ; 4.714 ;       ;
; SW[3]      ; HEX5[4]     ; 4.120 ;       ;       ; 4.704 ;
; SW[4]      ; HEX6[0]     ; 4.189 ;       ;       ; 4.814 ;
; SW[4]      ; HEX6[3]     ; 4.189 ;       ;       ; 4.814 ;
; SW[4]      ; HEX6[4]     ; 4.133 ;       ;       ; 4.745 ;
; SW[4]      ; HEX6[5]     ; 5.667 ;       ;       ; 6.040 ;
; SW[5]      ; HEX7[0]     ; 4.098 ;       ;       ; 4.697 ;
; SW[5]      ; HEX7[3]     ; 4.190 ;       ;       ; 4.811 ;
; SW[5]      ; HEX7[4]     ; 4.155 ;       ;       ; 4.772 ;
; SW[5]      ; HEX7[5]     ; 4.164 ;       ;       ; 4.781 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P1      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P2      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT0        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[0]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[1]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[2]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[3]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[4]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[5]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[6]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[7]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[8]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[9]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[10]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[11]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[12]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[13]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[14]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[15]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[16]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P1(n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P2(n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[0](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[1](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[2](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[3](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[4](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[5](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[6](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[7](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[8](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[9](n)   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[10](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[11](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[12](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[13](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[14](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[15](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[16](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_CLKIN_P1           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_P2           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN0             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_RX_D_P[0]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[1]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[2]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[3]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[4]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[5]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[6]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[7]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[8]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[9]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[10]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[11]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[12]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[13]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[14]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[15]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[16]         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_D[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_CLKIN_P1(n)        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_P2(n)        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[0](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[1](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[2](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[3](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[4](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[5](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[6](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[7](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[8](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[9](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[10](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[11](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[12](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[13](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[14](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[15](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[16](n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSMC_CLKOUT_P1      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSMC_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P1(n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2(n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.421 V                      ; -0.421 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.421 V                     ; -0.421 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HSMC_CLKOUT_P1      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HSMC_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; HSMC_CLKOUT_P1(n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2(n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.366 V                      ; -0.366 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.84e-10 s                  ; 3.84e-10 s                  ; Yes                        ; Yes                        ; 0.366 V                     ; -0.366 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.84e-10 s                 ; 3.84e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HSMC_CLKOUT_P1      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HSMC_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT_P1(n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2(n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9](n)   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+-------------------------------+-------------------------------+--------------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck           ; altera_reserved_tck           ; 7879         ; 0        ; 84       ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck           ; false path   ; 0        ; 0        ; 0        ;
; AUD_BCLK                      ; AUD_BCLK                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK                      ; 110          ; 0        ; 0        ; 0        ;
; altera_reserved_tck           ; pll0|altpll_0|sd1|pll7|clk[0] ; false path   ; 0        ; 0        ; 0        ;
; AUD_BCLK                      ; pll0|altpll_0|sd1|pll7|clk[0] ; 250          ; 2        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 2976         ; 0        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; 17           ; 2        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 6            ; 0        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 429          ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+-------------------------------+-------------------------------+--------------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck           ; altera_reserved_tck           ; 7879         ; 0        ; 84       ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck           ; false path   ; 0        ; 0        ; 0        ;
; AUD_BCLK                      ; AUD_BCLK                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[0] ; AUD_BCLK                      ; 110          ; 0        ; 0        ; 0        ;
; altera_reserved_tck           ; pll0|altpll_0|sd1|pll7|clk[0] ; false path   ; 0        ; 0        ; 0        ;
; AUD_BCLK                      ; pll0|altpll_0|sd1|pll7|clk[0] ; 250          ; 2        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[0] ; 2976         ; 0        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[0] ; 17           ; 2        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[0] ; pll0|altpll_0|sd1|pll7|clk[1] ; 6            ; 0        ; 0        ; 0        ;
; pll0|altpll_0|sd1|pll7|clk[1] ; pll0|altpll_0|sd1|pll7|clk[1] ; 429          ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                ;
+---------------------+-------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                      ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck           ; 541        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; pll0|altpll_0|sd1|pll7|clk[0] ; false path ; 0        ; 0        ; 0        ;
+---------------------+-------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                 ;
+---------------------+-------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                      ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck           ; 541        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; pll0|altpll_0|sd1|pll7|clk[0] ; false path ; 0        ; 0        ; 0        ;
+---------------------+-------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 469   ; 469  ;
; Unconstrained Output Ports      ; 103   ; 103  ;
; Unconstrained Output Port Paths ; 626   ; 626  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Jun 04 15:34:52 2025
Info: Command: quartus_sta Lab3 -c DE2_115
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Altpll/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'src/DE2_115/DE2_115.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll0|altpll_0|sd1|pll7|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {pll0|altpll_0|sd1|pll7|clk[0]} {pll0|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_0|sd1|pll7|inclk[0]} -divide_by 500 -duty_cycle 50.00 -name {pll0|altpll_0|sd1|pll7|clk[1]} {pll0|altpll_0|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: Top:top0|AudDSP:dsp|get_data_counter_r[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Top:top0|AudDSP:dsp|sram_data_next_w[0] is being clocked by Top:top0|AudDSP:dsp|get_data_counter_r[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[0] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0|altpll_0|sd1|pll7|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[0] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0|altpll_0|sd1|pll7|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.316            -484.476 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    -2.914             -83.919 AUD_BCLK 
    Info (332119):    43.496               0.000 altera_reserved_tck 
    Info (332119):    79.736               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0|altpll_0|sd1|pll7|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332146): Worst-case hold slack is -0.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.374              -0.738 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.403               0.000 altera_reserved_tck 
    Info (332119):     0.404               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.440               0.000 AUD_BCLK 
Info (332146): Worst-case recovery slack is 48.635
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.635               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.968
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.968               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    41.148               0.000 AUD_BCLK 
    Info (332119):    41.365               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    49.490               0.000 altera_reserved_tck 
    Info (332119):  4999.708               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[0] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: Top:top0|AudDSP:dsp|get_data_counter_r[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Top:top0|AudDSP:dsp|sram_data_next_w[0] is being clocked by Top:top0|AudDSP:dsp|get_data_counter_r[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[0] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0|altpll_0|sd1|pll7|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.715            -438.163 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    -2.801             -80.455 AUD_BCLK 
    Info (332119):    44.181               0.000 altera_reserved_tck 
    Info (332119):    80.014               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0|altpll_0|sd1|pll7|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332146): Worst-case hold slack is -0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.354              -0.699 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
    Info (332119):     0.356               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.387               0.000 AUD_BCLK 
Info (332146): Worst-case recovery slack is 48.867
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.867               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.872
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.872               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    41.227               0.000 AUD_BCLK 
    Info (332119):    41.357               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    49.401               0.000 altera_reserved_tck 
    Info (332119):  4999.711               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[0] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: Top:top0|AudDSP:dsp|get_data_counter_r[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Top:top0|AudDSP:dsp|sram_data_next_w[0] is being clocked by Top:top0|AudDSP:dsp|get_data_counter_r[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[0] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0|altpll_0|sd1|pll7|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.216            -251.762 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    -1.554             -46.556 AUD_BCLK 
    Info (332119):    47.062               0.000 altera_reserved_tck 
    Info (332119):    81.459               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0|altpll_0|sd1|pll7|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332146): Worst-case hold slack is -0.176
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.176              -0.346 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.181               0.000 altera_reserved_tck 
    Info (332119):     0.183               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     0.201               0.000 AUD_BCLK 
Info (332146): Worst-case recovery slack is 49.680
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.680               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.472
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.472               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    40.614               0.000 AUD_BCLK 
    Info (332119):    41.417               0.000 pll0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    49.286               0.000 altera_reserved_tck 
    Info (332119):  4999.780               0.000 pll0|altpll_0|sd1|pll7|clk[1] 
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[0] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4992 megabytes
    Info: Processing ended: Wed Jun 04 15:35:08 2025
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:14


