
---------- Begin Simulation Statistics ----------
final_tick                               102744693000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170352                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664856                       # Number of bytes of host memory used
host_op_rate                                   170357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   587.02                       # Real time elapsed on the host
host_tick_rate                              175027244                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100002967                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.102745                       # Number of seconds simulated
sim_ticks                                102744693000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100002967                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.054894                       # CPI: cycles per instruction
system.cpu.discardedOps                          2211                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       110411272                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.486643                       # IPC: instructions per cycle
system.cpu.numCycles                        205489386                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                68435612     68.43%     68.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                     60      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      10      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                7      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.43% # Class of committed instruction
system.cpu.op_class_0::MemRead               20869810     20.87%     89.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10697466     10.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100002967                       # Class of committed instruction
system.cpu.tickCycles                        95078114                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       590417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1197469                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       606377                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          251                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1213516                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            251                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  494885                       # Number of BP lookups
system.cpu.branchPred.condPredicted            493241                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               681                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               491229                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  490253                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.801315                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     490                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             286                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                144                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              142                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     29364678                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29364678                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     29364708                       # number of overall hits
system.cpu.dcache.overall_hits::total        29364708                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1213256                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1213256                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1213266                       # number of overall misses
system.cpu.dcache.overall_misses::total       1213266                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 116340198500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 116340198500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 116340198500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 116340198500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     30577934                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     30577934                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     30577974                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     30577974                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039678                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039678                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039678                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039678                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 95890.890711                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95890.890711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 95890.100357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95890.100357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       606103                       # number of writebacks
system.cpu.dcache.writebacks::total            606103                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       606590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       606590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       606590                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       606590                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       606666                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       606666                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       606672                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       606672                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  58418830000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  58418830000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  58419378500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58419378500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019840                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019840                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019840                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019840                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 96294.880544                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96294.880544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 96294.832298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96294.832298                       # average overall mshr miss latency
system.cpu.dcache.replacements                 606161                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19899473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19899473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           70                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            70                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19899543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19899543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76714.285714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76714.285714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           65                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4931000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4931000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75861.538462                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75861.538462                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9465205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9465205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1213186                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1213186                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 116334828500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 116334828500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10678391                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10678391                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95891.997188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95891.997188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       606585                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       606585                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       606601                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       606601                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  58413899000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  58413899000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 96297.070067                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96297.070067                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           40                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       548500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       548500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 91416.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91416.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        83000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        83000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        83000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        83000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        82000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        82000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        82000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        82000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 102744693000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.643292                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29971428                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            606673                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.402937                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.643292                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          61762717                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         61762717                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102744693000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102744693000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102744693000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            68212081                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           20968704                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10734519                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      4922696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4922696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4922696                       # number of overall hits
system.cpu.icache.overall_hits::total         4922696                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          466                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            466                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          466                       # number of overall misses
system.cpu.icache.overall_misses::total           466                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34027000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34027000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34027000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34027000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4923162                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4923162                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4923162                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4923162                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000095                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000095                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000095                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000095                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73019.313305                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73019.313305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73019.313305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73019.313305                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          216                       # number of writebacks
system.cpu.icache.writebacks::total               216                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          466                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          466                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33561000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33561000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33561000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33561000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000095                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000095                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72019.313305                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72019.313305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72019.313305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72019.313305                       # average overall mshr miss latency
system.cpu.icache.replacements                    216                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4922696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4922696                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          466                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           466                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34027000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34027000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4923162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4923162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73019.313305                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73019.313305                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          466                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          466                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33561000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33561000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72019.313305                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72019.313305                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 102744693000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           249.958135                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4923162                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               466                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10564.725322                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   249.958135                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.976399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.976399                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9846790                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9846790                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102744693000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102744693000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102744693000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 102744693000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100002967                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   73                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                       85                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  73                       # number of overall hits
system.l2.overall_hits::.cpu.data                  12                       # number of overall hits
system.l2.overall_hits::total                      85                       # number of overall hits
system.l2.demand_misses::.cpu.inst                393                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             606661                       # number of demand (read+write) misses
system.l2.demand_misses::total                 607054                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               393                       # number of overall misses
system.l2.overall_misses::.cpu.data            606661                       # number of overall misses
system.l2.overall_misses::total                607054                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32027500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  57509311000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      57541338500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32027500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  57509311000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     57541338500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              466                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           606673                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               607139                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             466                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          606673                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              607139                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.843348                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999980                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999860                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.843348                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999980                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999860                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81494.910941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94796.453044                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94787.841774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81494.910941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94796.453044                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94787.841774                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              590230                       # number of writebacks
system.l2.writebacks::total                    590230                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        606659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            607052                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       606659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           607052                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28097500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  51442605500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  51470703000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28097500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  51442605500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  51470703000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.843348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999857                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.843348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999857                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71494.910941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84796.575176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84787.963799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71494.910941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84796.575176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84787.963799                       # average overall mshr miss latency
system.l2.replacements                         590668                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       606103                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           606103                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       606103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       606103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          203                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              203                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          203                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          606601                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              606601                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  57503997000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   57503997000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        606601                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            606601                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94797.069243                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94797.069243                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       606601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         606601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  51437987000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  51437987000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84797.069243                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84797.069243                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             73                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 73                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32027500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32027500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.843348                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.843348                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81494.910941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81494.910941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          393                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          393                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28097500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28097500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.843348                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.843348                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71494.910941                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71494.910941                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5314000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5314000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           72                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            72                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.833333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88566.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88566.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4618500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4618500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.805556                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.805556                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79629.310345                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79629.310345                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 102744693000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16184.188020                       # Cycle average of tags in use
system.l2.tags.total_refs                     1213491                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    607052                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998990                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         9.183621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16175.004399                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.987244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987804                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          531                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5305                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10488                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10314996                       # Number of tag accesses
system.l2.tags.data_accesses                 10314996                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102744693000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1180460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1213318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000053646500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        65647                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        65647                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2380859                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1118062                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      607052                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     590230                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1214104                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1180460                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1214104                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1180460                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  606995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  606996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  64312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  64362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        65647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.494250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.982309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    129.550608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        65646    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65647                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.981522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.978772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.309459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1092      1.66%      1.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            64069     97.60%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              485      0.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65647                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                77702656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75549440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    756.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    735.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  102744636000                       # Total gap between requests
system.mem_ctrls.avgGap                      85814.90                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        50304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     77652352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     75547712                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 489601.930096769123                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 755779687.813170075417                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 735295515.457912802696                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          786                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1213318                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1180460                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     21980000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  49984228500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2357685402000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27964.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     41196.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1997259.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        50304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     77652352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      77702656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        50304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        50304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     75549440                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     75549440                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          393                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       606659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         607052                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       590230                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        590230                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       489602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    755779688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        756269290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       489602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       489602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    735312334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       735312334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    735312334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       489602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    755779688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1491581624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1214104                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1180433                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        75906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        75862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        75836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        75828                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        75850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        75888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        75920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        75948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        75946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        75926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        75984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        75886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        75874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        75856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        75792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        75802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        73768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        73768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        73738                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        73730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        73794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        73794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        73856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        73856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        73856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        73856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        73777                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        73728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        73728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        73728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        73728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        73728                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             27241758500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            6070520000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        50006208500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                22437.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           41187.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1079353                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1048895                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       266287                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   575.503693                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   383.298039                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   419.471809                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3470      1.30%      1.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       107660     40.43%     41.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8845      3.32%     45.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         7473      2.81%     47.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7182      2.70%     50.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6913      2.60%     53.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         7053      2.65%     55.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7347      2.76%     58.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       110344     41.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       266287                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              77702656                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           75547712                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              756.269290                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              735.295515                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   11.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 102744693000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       950883780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       505406715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     4334251320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3081386880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8110174800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24248098680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  19034510880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   60264713055                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   586.548184                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  48368553000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3430700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  50945440000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       950419680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       505152450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     4334451240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3080473380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8110174800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24243521580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  19038365280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   60262558410                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   586.527213                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  48379049500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3430700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50934943500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 102744693000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                451                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       590230                       # Transaction distribution
system.membus.trans_dist::CleanEvict              187                       # Transaction distribution
system.membus.trans_dist::ReadExReq            606601                       # Transaction distribution
system.membus.trans_dist::ReadExResp           606601                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           451                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1804521                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1804521                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    153252096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               153252096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            607052                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  607052    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              607052                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 102744693000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          6099483500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5647650500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               538                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1196333                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          216                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           606601                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          606601                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           466                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           72                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1148                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1819507                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1820655                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        87296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    155235328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              155322624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          590668                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75549440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1197807                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000229                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015123                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1197533     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    274      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1197807                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 102744693000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1819396000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1165000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1516683498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
