
COUNTER_TIMER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d58  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001f04  08001f04  00011f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f44  08001f44  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001f44  08001f44  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001f44  08001f44  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f44  08001f44  00011f44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001f48  08001f48  00011f48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001f4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  2000000c  08001f58  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000007c  08001f58  0002007c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d86  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001609  00000000  00000000  00029dc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b00  00000000  00000000  0002b3d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a48  00000000  00000000  0002bed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002786b  00000000  00000000  0002c918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b179  00000000  00000000  00054183  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6f61  00000000  00000000  0005f2fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015625d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d84  00000000  00000000  001562b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000000c 	.word	0x2000000c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001eec 	.word	0x08001eec

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000010 	.word	0x20000010
 80001e8:	08001eec 	.word	0x08001eec

080001ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001f0:	f000 f9c3 	bl	800057a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001f4:	f000 f812 	bl	800021c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001f8:	f000 f8bc 	bl	8000374 <MX_GPIO_Init>
  MX_TIM1_Init();
 80001fc:	f000 f862 	bl	80002c4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
HAL_TIM_Base_Start(&htim1);
 8000200:	4804      	ldr	r0, [pc, #16]	; (8000214 <main+0x28>)
 8000202:	f001 fb69 	bl	80018d8 <HAL_TIM_Base_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  count=__HAL_TIM_GET_COUNTER(&htim1);
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <main+0x28>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800020c:	461a      	mov	r2, r3
 800020e:	4b02      	ldr	r3, [pc, #8]	; (8000218 <main+0x2c>)
 8000210:	601a      	str	r2, [r3, #0]
 8000212:	e7f8      	b.n	8000206 <main+0x1a>
 8000214:	20000028 	.word	0x20000028
 8000218:	20000074 	.word	0x20000074

0800021c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b096      	sub	sp, #88	; 0x58
 8000220:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000222:	f107 0314 	add.w	r3, r7, #20
 8000226:	2244      	movs	r2, #68	; 0x44
 8000228:	2100      	movs	r1, #0
 800022a:	4618      	mov	r0, r3
 800022c:	f001 fe56 	bl	8001edc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000230:	463b      	mov	r3, r7
 8000232:	2200      	movs	r2, #0
 8000234:	601a      	str	r2, [r3, #0]
 8000236:	605a      	str	r2, [r3, #4]
 8000238:	609a      	str	r2, [r3, #8]
 800023a:	60da      	str	r2, [r3, #12]
 800023c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800023e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000242:	f000 fc95 	bl	8000b70 <HAL_PWREx_ControlVoltageScaling>
 8000246:	4603      	mov	r3, r0
 8000248:	2b00      	cmp	r3, #0
 800024a:	d001      	beq.n	8000250 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800024c:	f000 f8c2 	bl	80003d4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000250:	2310      	movs	r3, #16
 8000252:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000254:	2301      	movs	r3, #1
 8000256:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000258:	2300      	movs	r3, #0
 800025a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800025c:	2360      	movs	r3, #96	; 0x60
 800025e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000260:	2302      	movs	r3, #2
 8000262:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000264:	2301      	movs	r3, #1
 8000266:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000268:	2301      	movs	r3, #1
 800026a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 36;
 800026c:	2324      	movs	r3, #36	; 0x24
 800026e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000270:	2302      	movs	r3, #2
 8000272:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000274:	2302      	movs	r3, #2
 8000276:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000278:	2302      	movs	r3, #2
 800027a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800027c:	f107 0314 	add.w	r3, r7, #20
 8000280:	4618      	mov	r0, r3
 8000282:	f000 fccb 	bl	8000c1c <HAL_RCC_OscConfig>
 8000286:	4603      	mov	r3, r0
 8000288:	2b00      	cmp	r3, #0
 800028a:	d001      	beq.n	8000290 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800028c:	f000 f8a2 	bl	80003d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000290:	230f      	movs	r3, #15
 8000292:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000294:	2303      	movs	r3, #3
 8000296:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000298:	2300      	movs	r3, #0
 800029a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800029c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002a2:	2300      	movs	r3, #0
 80002a4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80002a6:	463b      	mov	r3, r7
 80002a8:	2104      	movs	r1, #4
 80002aa:	4618      	mov	r0, r3
 80002ac:	f001 f8d0 	bl	8001450 <HAL_RCC_ClockConfig>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80002b6:	f000 f88d 	bl	80003d4 <Error_Handler>
  }
}
 80002ba:	bf00      	nop
 80002bc:	3758      	adds	r7, #88	; 0x58
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}
	...

080002c4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b088      	sub	sp, #32
 80002c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80002ca:	f107 030c 	add.w	r3, r7, #12
 80002ce:	2200      	movs	r2, #0
 80002d0:	601a      	str	r2, [r3, #0]
 80002d2:	605a      	str	r2, [r3, #4]
 80002d4:	609a      	str	r2, [r3, #8]
 80002d6:	60da      	str	r2, [r3, #12]
 80002d8:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002da:	463b      	mov	r3, r7
 80002dc:	2200      	movs	r2, #0
 80002de:	601a      	str	r2, [r3, #0]
 80002e0:	605a      	str	r2, [r3, #4]
 80002e2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80002e4:	4b21      	ldr	r3, [pc, #132]	; (800036c <MX_TIM1_Init+0xa8>)
 80002e6:	4a22      	ldr	r2, [pc, #136]	; (8000370 <MX_TIM1_Init+0xac>)
 80002e8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80002ea:	4b20      	ldr	r3, [pc, #128]	; (800036c <MX_TIM1_Init+0xa8>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002f0:	4b1e      	ldr	r3, [pc, #120]	; (800036c <MX_TIM1_Init+0xa8>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 25;
 80002f6:	4b1d      	ldr	r3, [pc, #116]	; (800036c <MX_TIM1_Init+0xa8>)
 80002f8:	2219      	movs	r2, #25
 80002fa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80002fc:	4b1b      	ldr	r3, [pc, #108]	; (800036c <MX_TIM1_Init+0xa8>)
 80002fe:	2200      	movs	r2, #0
 8000300:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000302:	4b1a      	ldr	r3, [pc, #104]	; (800036c <MX_TIM1_Init+0xa8>)
 8000304:	2200      	movs	r2, #0
 8000306:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000308:	4b18      	ldr	r3, [pc, #96]	; (800036c <MX_TIM1_Init+0xa8>)
 800030a:	2200      	movs	r2, #0
 800030c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800030e:	4817      	ldr	r0, [pc, #92]	; (800036c <MX_TIM1_Init+0xa8>)
 8000310:	f001 fa8a 	bl	8001828 <HAL_TIM_Base_Init>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800031a:	f000 f85b 	bl	80003d4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800031e:	2307      	movs	r3, #7
 8000320:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000322:	2350      	movs	r3, #80	; 0x50
 8000324:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000326:	2300      	movs	r3, #0
 8000328:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 15;
 800032a:	230f      	movs	r3, #15
 800032c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800032e:	f107 030c 	add.w	r3, r7, #12
 8000332:	4619      	mov	r1, r3
 8000334:	480d      	ldr	r0, [pc, #52]	; (800036c <MX_TIM1_Init+0xa8>)
 8000336:	f001 fb37 	bl	80019a8 <HAL_TIM_SlaveConfigSynchro>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d001      	beq.n	8000344 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8000340:	f000 f848 	bl	80003d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000344:	2300      	movs	r3, #0
 8000346:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000348:	2300      	movs	r3, #0
 800034a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800034c:	2300      	movs	r3, #0
 800034e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000350:	463b      	mov	r3, r7
 8000352:	4619      	mov	r1, r3
 8000354:	4805      	ldr	r0, [pc, #20]	; (800036c <MX_TIM1_Init+0xa8>)
 8000356:	f001 fd15 	bl	8001d84 <HAL_TIMEx_MasterConfigSynchronization>
 800035a:	4603      	mov	r3, r0
 800035c:	2b00      	cmp	r3, #0
 800035e:	d001      	beq.n	8000364 <MX_TIM1_Init+0xa0>
  {
    Error_Handler();
 8000360:	f000 f838 	bl	80003d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000364:	bf00      	nop
 8000366:	3720      	adds	r7, #32
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}
 800036c:	20000028 	.word	0x20000028
 8000370:	40012c00 	.word	0x40012c00

08000374 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000374:	b480      	push	{r7}
 8000376:	b085      	sub	sp, #20
 8000378:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800037a:	4b15      	ldr	r3, [pc, #84]	; (80003d0 <MX_GPIO_Init+0x5c>)
 800037c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800037e:	4a14      	ldr	r2, [pc, #80]	; (80003d0 <MX_GPIO_Init+0x5c>)
 8000380:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000384:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000386:	4b12      	ldr	r3, [pc, #72]	; (80003d0 <MX_GPIO_Init+0x5c>)
 8000388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800038a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800038e:	60fb      	str	r3, [r7, #12]
 8000390:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000392:	4b0f      	ldr	r3, [pc, #60]	; (80003d0 <MX_GPIO_Init+0x5c>)
 8000394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000396:	4a0e      	ldr	r2, [pc, #56]	; (80003d0 <MX_GPIO_Init+0x5c>)
 8000398:	f043 0310 	orr.w	r3, r3, #16
 800039c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800039e:	4b0c      	ldr	r3, [pc, #48]	; (80003d0 <MX_GPIO_Init+0x5c>)
 80003a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003a2:	f003 0310 	and.w	r3, r3, #16
 80003a6:	60bb      	str	r3, [r7, #8]
 80003a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003aa:	4b09      	ldr	r3, [pc, #36]	; (80003d0 <MX_GPIO_Init+0x5c>)
 80003ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003ae:	4a08      	ldr	r2, [pc, #32]	; (80003d0 <MX_GPIO_Init+0x5c>)
 80003b0:	f043 0301 	orr.w	r3, r3, #1
 80003b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80003b6:	4b06      	ldr	r3, [pc, #24]	; (80003d0 <MX_GPIO_Init+0x5c>)
 80003b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003ba:	f003 0301 	and.w	r3, r3, #1
 80003be:	607b      	str	r3, [r7, #4]
 80003c0:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80003c2:	bf00      	nop
 80003c4:	3714      	adds	r7, #20
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	40021000 	.word	0x40021000

080003d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003d8:	b672      	cpsid	i
}
 80003da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003dc:	e7fe      	b.n	80003dc <Error_Handler+0x8>
	...

080003e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b083      	sub	sp, #12
 80003e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003e6:	4b0f      	ldr	r3, [pc, #60]	; (8000424 <HAL_MspInit+0x44>)
 80003e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80003ea:	4a0e      	ldr	r2, [pc, #56]	; (8000424 <HAL_MspInit+0x44>)
 80003ec:	f043 0301 	orr.w	r3, r3, #1
 80003f0:	6613      	str	r3, [r2, #96]	; 0x60
 80003f2:	4b0c      	ldr	r3, [pc, #48]	; (8000424 <HAL_MspInit+0x44>)
 80003f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80003f6:	f003 0301 	and.w	r3, r3, #1
 80003fa:	607b      	str	r3, [r7, #4]
 80003fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003fe:	4b09      	ldr	r3, [pc, #36]	; (8000424 <HAL_MspInit+0x44>)
 8000400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000402:	4a08      	ldr	r2, [pc, #32]	; (8000424 <HAL_MspInit+0x44>)
 8000404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000408:	6593      	str	r3, [r2, #88]	; 0x58
 800040a:	4b06      	ldr	r3, [pc, #24]	; (8000424 <HAL_MspInit+0x44>)
 800040c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800040e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000412:	603b      	str	r3, [r7, #0]
 8000414:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000416:	bf00      	nop
 8000418:	370c      	adds	r7, #12
 800041a:	46bd      	mov	sp, r7
 800041c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000420:	4770      	bx	lr
 8000422:	bf00      	nop
 8000424:	40021000 	.word	0x40021000

08000428 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b08a      	sub	sp, #40	; 0x28
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000430:	f107 0314 	add.w	r3, r7, #20
 8000434:	2200      	movs	r2, #0
 8000436:	601a      	str	r2, [r3, #0]
 8000438:	605a      	str	r2, [r3, #4]
 800043a:	609a      	str	r2, [r3, #8]
 800043c:	60da      	str	r2, [r3, #12]
 800043e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a17      	ldr	r2, [pc, #92]	; (80004a4 <HAL_TIM_Base_MspInit+0x7c>)
 8000446:	4293      	cmp	r3, r2
 8000448:	d128      	bne.n	800049c <HAL_TIM_Base_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800044a:	4b17      	ldr	r3, [pc, #92]	; (80004a8 <HAL_TIM_Base_MspInit+0x80>)
 800044c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800044e:	4a16      	ldr	r2, [pc, #88]	; (80004a8 <HAL_TIM_Base_MspInit+0x80>)
 8000450:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000454:	6613      	str	r3, [r2, #96]	; 0x60
 8000456:	4b14      	ldr	r3, [pc, #80]	; (80004a8 <HAL_TIM_Base_MspInit+0x80>)
 8000458:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800045a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800045e:	613b      	str	r3, [r7, #16]
 8000460:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000462:	4b11      	ldr	r3, [pc, #68]	; (80004a8 <HAL_TIM_Base_MspInit+0x80>)
 8000464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000466:	4a10      	ldr	r2, [pc, #64]	; (80004a8 <HAL_TIM_Base_MspInit+0x80>)
 8000468:	f043 0310 	orr.w	r3, r3, #16
 800046c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800046e:	4b0e      	ldr	r3, [pc, #56]	; (80004a8 <HAL_TIM_Base_MspInit+0x80>)
 8000470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000472:	f003 0310 	and.w	r3, r3, #16
 8000476:	60fb      	str	r3, [r7, #12]
 8000478:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800047a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800047e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000480:	2302      	movs	r3, #2
 8000482:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000484:	2300      	movs	r3, #0
 8000486:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000488:	2300      	movs	r3, #0
 800048a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800048c:	2301      	movs	r3, #1
 800048e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000490:	f107 0314 	add.w	r3, r7, #20
 8000494:	4619      	mov	r1, r3
 8000496:	4805      	ldr	r0, [pc, #20]	; (80004ac <HAL_TIM_Base_MspInit+0x84>)
 8000498:	f000 f9ca 	bl	8000830 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800049c:	bf00      	nop
 800049e:	3728      	adds	r7, #40	; 0x28
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	40012c00 	.word	0x40012c00
 80004a8:	40021000 	.word	0x40021000
 80004ac:	48001000 	.word	0x48001000

080004b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80004b4:	e7fe      	b.n	80004b4 <NMI_Handler+0x4>

080004b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004b6:	b480      	push	{r7}
 80004b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004ba:	e7fe      	b.n	80004ba <HardFault_Handler+0x4>

080004bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004c0:	e7fe      	b.n	80004c0 <MemManage_Handler+0x4>

080004c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004c2:	b480      	push	{r7}
 80004c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004c6:	e7fe      	b.n	80004c6 <BusFault_Handler+0x4>

080004c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004cc:	e7fe      	b.n	80004cc <UsageFault_Handler+0x4>

080004ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004ce:	b480      	push	{r7}
 80004d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004d2:	bf00      	nop
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr

080004dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr

080004ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004ea:	b480      	push	{r7}
 80004ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004ee:	bf00      	nop
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr

080004f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004fc:	f000 f892 	bl	8000624 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000500:	bf00      	nop
 8000502:	bd80      	pop	{r7, pc}

08000504 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000508:	4b06      	ldr	r3, [pc, #24]	; (8000524 <SystemInit+0x20>)
 800050a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800050e:	4a05      	ldr	r2, [pc, #20]	; (8000524 <SystemInit+0x20>)
 8000510:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000514:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000518:	bf00      	nop
 800051a:	46bd      	mov	sp, r7
 800051c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	e000ed00 	.word	0xe000ed00

08000528 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000528:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000560 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800052c:	f7ff ffea 	bl	8000504 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000530:	480c      	ldr	r0, [pc, #48]	; (8000564 <LoopForever+0x6>)
  ldr r1, =_edata
 8000532:	490d      	ldr	r1, [pc, #52]	; (8000568 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000534:	4a0d      	ldr	r2, [pc, #52]	; (800056c <LoopForever+0xe>)
  movs r3, #0
 8000536:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000538:	e002      	b.n	8000540 <LoopCopyDataInit>

0800053a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800053a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800053c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800053e:	3304      	adds	r3, #4

08000540 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000540:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000542:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000544:	d3f9      	bcc.n	800053a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000546:	4a0a      	ldr	r2, [pc, #40]	; (8000570 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000548:	4c0a      	ldr	r4, [pc, #40]	; (8000574 <LoopForever+0x16>)
  movs r3, #0
 800054a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800054c:	e001      	b.n	8000552 <LoopFillZerobss>

0800054e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800054e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000550:	3204      	adds	r2, #4

08000552 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000552:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000554:	d3fb      	bcc.n	800054e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000556:	f001 fc9d 	bl	8001e94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800055a:	f7ff fe47 	bl	80001ec <main>

0800055e <LoopForever>:

LoopForever:
    b LoopForever
 800055e:	e7fe      	b.n	800055e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000560:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000564:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000568:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800056c:	08001f4c 	.word	0x08001f4c
  ldr r2, =_sbss
 8000570:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000574:	2000007c 	.word	0x2000007c

08000578 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000578:	e7fe      	b.n	8000578 <ADC1_2_IRQHandler>

0800057a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800057a:	b580      	push	{r7, lr}
 800057c:	b082      	sub	sp, #8
 800057e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000580:	2300      	movs	r3, #0
 8000582:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000584:	2003      	movs	r0, #3
 8000586:	f000 f91f 	bl	80007c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800058a:	2000      	movs	r0, #0
 800058c:	f000 f80e 	bl	80005ac <HAL_InitTick>
 8000590:	4603      	mov	r3, r0
 8000592:	2b00      	cmp	r3, #0
 8000594:	d002      	beq.n	800059c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000596:	2301      	movs	r3, #1
 8000598:	71fb      	strb	r3, [r7, #7]
 800059a:	e001      	b.n	80005a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800059c:	f7ff ff20 	bl	80003e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005a0:	79fb      	ldrb	r3, [r7, #7]
}
 80005a2:	4618      	mov	r0, r3
 80005a4:	3708      	adds	r7, #8
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
	...

080005ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005b4:	2300      	movs	r3, #0
 80005b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80005b8:	4b17      	ldr	r3, [pc, #92]	; (8000618 <HAL_InitTick+0x6c>)
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d023      	beq.n	8000608 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80005c0:	4b16      	ldr	r3, [pc, #88]	; (800061c <HAL_InitTick+0x70>)
 80005c2:	681a      	ldr	r2, [r3, #0]
 80005c4:	4b14      	ldr	r3, [pc, #80]	; (8000618 <HAL_InitTick+0x6c>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	4619      	mov	r1, r3
 80005ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80005d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 f91d 	bl	8000816 <HAL_SYSTICK_Config>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d10f      	bne.n	8000602 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2b0f      	cmp	r3, #15
 80005e6:	d809      	bhi.n	80005fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005e8:	2200      	movs	r2, #0
 80005ea:	6879      	ldr	r1, [r7, #4]
 80005ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80005f0:	f000 f8f5 	bl	80007de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005f4:	4a0a      	ldr	r2, [pc, #40]	; (8000620 <HAL_InitTick+0x74>)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	6013      	str	r3, [r2, #0]
 80005fa:	e007      	b.n	800060c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80005fc:	2301      	movs	r3, #1
 80005fe:	73fb      	strb	r3, [r7, #15]
 8000600:	e004      	b.n	800060c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000602:	2301      	movs	r3, #1
 8000604:	73fb      	strb	r3, [r7, #15]
 8000606:	e001      	b.n	800060c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000608:	2301      	movs	r3, #1
 800060a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800060c:	7bfb      	ldrb	r3, [r7, #15]
}
 800060e:	4618      	mov	r0, r3
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000008 	.word	0x20000008
 800061c:	20000000 	.word	0x20000000
 8000620:	20000004 	.word	0x20000004

08000624 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000628:	4b06      	ldr	r3, [pc, #24]	; (8000644 <HAL_IncTick+0x20>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	461a      	mov	r2, r3
 800062e:	4b06      	ldr	r3, [pc, #24]	; (8000648 <HAL_IncTick+0x24>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4413      	add	r3, r2
 8000634:	4a04      	ldr	r2, [pc, #16]	; (8000648 <HAL_IncTick+0x24>)
 8000636:	6013      	str	r3, [r2, #0]
}
 8000638:	bf00      	nop
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	20000008 	.word	0x20000008
 8000648:	20000078 	.word	0x20000078

0800064c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  return uwTick;
 8000650:	4b03      	ldr	r3, [pc, #12]	; (8000660 <HAL_GetTick+0x14>)
 8000652:	681b      	ldr	r3, [r3, #0]
}
 8000654:	4618      	mov	r0, r3
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	20000078 	.word	0x20000078

08000664 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000664:	b480      	push	{r7}
 8000666:	b085      	sub	sp, #20
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	f003 0307 	and.w	r3, r3, #7
 8000672:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000674:	4b0c      	ldr	r3, [pc, #48]	; (80006a8 <__NVIC_SetPriorityGrouping+0x44>)
 8000676:	68db      	ldr	r3, [r3, #12]
 8000678:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800067a:	68ba      	ldr	r2, [r7, #8]
 800067c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000680:	4013      	ands	r3, r2
 8000682:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000688:	68bb      	ldr	r3, [r7, #8]
 800068a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800068c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000690:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000694:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000696:	4a04      	ldr	r2, [pc, #16]	; (80006a8 <__NVIC_SetPriorityGrouping+0x44>)
 8000698:	68bb      	ldr	r3, [r7, #8]
 800069a:	60d3      	str	r3, [r2, #12]
}
 800069c:	bf00      	nop
 800069e:	3714      	adds	r7, #20
 80006a0:	46bd      	mov	sp, r7
 80006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a6:	4770      	bx	lr
 80006a8:	e000ed00 	.word	0xe000ed00

080006ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006b0:	4b04      	ldr	r3, [pc, #16]	; (80006c4 <__NVIC_GetPriorityGrouping+0x18>)
 80006b2:	68db      	ldr	r3, [r3, #12]
 80006b4:	0a1b      	lsrs	r3, r3, #8
 80006b6:	f003 0307 	and.w	r3, r3, #7
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	e000ed00 	.word	0xe000ed00

080006c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	6039      	str	r1, [r7, #0]
 80006d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	db0a      	blt.n	80006f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006dc:	683b      	ldr	r3, [r7, #0]
 80006de:	b2da      	uxtb	r2, r3
 80006e0:	490c      	ldr	r1, [pc, #48]	; (8000714 <__NVIC_SetPriority+0x4c>)
 80006e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e6:	0112      	lsls	r2, r2, #4
 80006e8:	b2d2      	uxtb	r2, r2
 80006ea:	440b      	add	r3, r1
 80006ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006f0:	e00a      	b.n	8000708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	b2da      	uxtb	r2, r3
 80006f6:	4908      	ldr	r1, [pc, #32]	; (8000718 <__NVIC_SetPriority+0x50>)
 80006f8:	79fb      	ldrb	r3, [r7, #7]
 80006fa:	f003 030f 	and.w	r3, r3, #15
 80006fe:	3b04      	subs	r3, #4
 8000700:	0112      	lsls	r2, r2, #4
 8000702:	b2d2      	uxtb	r2, r2
 8000704:	440b      	add	r3, r1
 8000706:	761a      	strb	r2, [r3, #24]
}
 8000708:	bf00      	nop
 800070a:	370c      	adds	r7, #12
 800070c:	46bd      	mov	sp, r7
 800070e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000712:	4770      	bx	lr
 8000714:	e000e100 	.word	0xe000e100
 8000718:	e000ed00 	.word	0xe000ed00

0800071c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800071c:	b480      	push	{r7}
 800071e:	b089      	sub	sp, #36	; 0x24
 8000720:	af00      	add	r7, sp, #0
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	f003 0307 	and.w	r3, r3, #7
 800072e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000730:	69fb      	ldr	r3, [r7, #28]
 8000732:	f1c3 0307 	rsb	r3, r3, #7
 8000736:	2b04      	cmp	r3, #4
 8000738:	bf28      	it	cs
 800073a:	2304      	movcs	r3, #4
 800073c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800073e:	69fb      	ldr	r3, [r7, #28]
 8000740:	3304      	adds	r3, #4
 8000742:	2b06      	cmp	r3, #6
 8000744:	d902      	bls.n	800074c <NVIC_EncodePriority+0x30>
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	3b03      	subs	r3, #3
 800074a:	e000      	b.n	800074e <NVIC_EncodePriority+0x32>
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000750:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000754:	69bb      	ldr	r3, [r7, #24]
 8000756:	fa02 f303 	lsl.w	r3, r2, r3
 800075a:	43da      	mvns	r2, r3
 800075c:	68bb      	ldr	r3, [r7, #8]
 800075e:	401a      	ands	r2, r3
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000764:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	fa01 f303 	lsl.w	r3, r1, r3
 800076e:	43d9      	mvns	r1, r3
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000774:	4313      	orrs	r3, r2
         );
}
 8000776:	4618      	mov	r0, r3
 8000778:	3724      	adds	r7, #36	; 0x24
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
	...

08000784 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	3b01      	subs	r3, #1
 8000790:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000794:	d301      	bcc.n	800079a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000796:	2301      	movs	r3, #1
 8000798:	e00f      	b.n	80007ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800079a:	4a0a      	ldr	r2, [pc, #40]	; (80007c4 <SysTick_Config+0x40>)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	3b01      	subs	r3, #1
 80007a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007a2:	210f      	movs	r1, #15
 80007a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80007a8:	f7ff ff8e 	bl	80006c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007ac:	4b05      	ldr	r3, [pc, #20]	; (80007c4 <SysTick_Config+0x40>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007b2:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <SysTick_Config+0x40>)
 80007b4:	2207      	movs	r2, #7
 80007b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007b8:	2300      	movs	r3, #0
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	e000e010 	.word	0xe000e010

080007c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007d0:	6878      	ldr	r0, [r7, #4]
 80007d2:	f7ff ff47 	bl	8000664 <__NVIC_SetPriorityGrouping>
}
 80007d6:	bf00      	nop
 80007d8:	3708      	adds	r7, #8
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}

080007de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	b086      	sub	sp, #24
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	4603      	mov	r3, r0
 80007e6:	60b9      	str	r1, [r7, #8]
 80007e8:	607a      	str	r2, [r7, #4]
 80007ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80007ec:	2300      	movs	r3, #0
 80007ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80007f0:	f7ff ff5c 	bl	80006ac <__NVIC_GetPriorityGrouping>
 80007f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007f6:	687a      	ldr	r2, [r7, #4]
 80007f8:	68b9      	ldr	r1, [r7, #8]
 80007fa:	6978      	ldr	r0, [r7, #20]
 80007fc:	f7ff ff8e 	bl	800071c <NVIC_EncodePriority>
 8000800:	4602      	mov	r2, r0
 8000802:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000806:	4611      	mov	r1, r2
 8000808:	4618      	mov	r0, r3
 800080a:	f7ff ff5d 	bl	80006c8 <__NVIC_SetPriority>
}
 800080e:	bf00      	nop
 8000810:	3718      	adds	r7, #24
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}

08000816 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000816:	b580      	push	{r7, lr}
 8000818:	b082      	sub	sp, #8
 800081a:	af00      	add	r7, sp, #0
 800081c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800081e:	6878      	ldr	r0, [r7, #4]
 8000820:	f7ff ffb0 	bl	8000784 <SysTick_Config>
 8000824:	4603      	mov	r3, r0
}
 8000826:	4618      	mov	r0, r3
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
	...

08000830 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000830:	b480      	push	{r7}
 8000832:	b087      	sub	sp, #28
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
 8000838:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800083a:	2300      	movs	r3, #0
 800083c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800083e:	e166      	b.n	8000b0e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	681a      	ldr	r2, [r3, #0]
 8000844:	2101      	movs	r1, #1
 8000846:	697b      	ldr	r3, [r7, #20]
 8000848:	fa01 f303 	lsl.w	r3, r1, r3
 800084c:	4013      	ands	r3, r2
 800084e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	2b00      	cmp	r3, #0
 8000854:	f000 8158 	beq.w	8000b08 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	685b      	ldr	r3, [r3, #4]
 800085c:	f003 0303 	and.w	r3, r3, #3
 8000860:	2b01      	cmp	r3, #1
 8000862:	d005      	beq.n	8000870 <HAL_GPIO_Init+0x40>
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	685b      	ldr	r3, [r3, #4]
 8000868:	f003 0303 	and.w	r3, r3, #3
 800086c:	2b02      	cmp	r3, #2
 800086e:	d130      	bne.n	80008d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	689b      	ldr	r3, [r3, #8]
 8000874:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	005b      	lsls	r3, r3, #1
 800087a:	2203      	movs	r2, #3
 800087c:	fa02 f303 	lsl.w	r3, r2, r3
 8000880:	43db      	mvns	r3, r3
 8000882:	693a      	ldr	r2, [r7, #16]
 8000884:	4013      	ands	r3, r2
 8000886:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	68da      	ldr	r2, [r3, #12]
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	005b      	lsls	r3, r3, #1
 8000890:	fa02 f303 	lsl.w	r3, r2, r3
 8000894:	693a      	ldr	r2, [r7, #16]
 8000896:	4313      	orrs	r3, r2
 8000898:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	693a      	ldr	r2, [r7, #16]
 800089e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	685b      	ldr	r3, [r3, #4]
 80008a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80008a6:	2201      	movs	r2, #1
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	fa02 f303 	lsl.w	r3, r2, r3
 80008ae:	43db      	mvns	r3, r3
 80008b0:	693a      	ldr	r2, [r7, #16]
 80008b2:	4013      	ands	r3, r2
 80008b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	685b      	ldr	r3, [r3, #4]
 80008ba:	091b      	lsrs	r3, r3, #4
 80008bc:	f003 0201 	and.w	r2, r3, #1
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	fa02 f303 	lsl.w	r3, r2, r3
 80008c6:	693a      	ldr	r2, [r7, #16]
 80008c8:	4313      	orrs	r3, r2
 80008ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	693a      	ldr	r2, [r7, #16]
 80008d0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	685b      	ldr	r3, [r3, #4]
 80008d6:	f003 0303 	and.w	r3, r3, #3
 80008da:	2b03      	cmp	r3, #3
 80008dc:	d017      	beq.n	800090e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	68db      	ldr	r3, [r3, #12]
 80008e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	005b      	lsls	r3, r3, #1
 80008e8:	2203      	movs	r2, #3
 80008ea:	fa02 f303 	lsl.w	r3, r2, r3
 80008ee:	43db      	mvns	r3, r3
 80008f0:	693a      	ldr	r2, [r7, #16]
 80008f2:	4013      	ands	r3, r2
 80008f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	689a      	ldr	r2, [r3, #8]
 80008fa:	697b      	ldr	r3, [r7, #20]
 80008fc:	005b      	lsls	r3, r3, #1
 80008fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000902:	693a      	ldr	r2, [r7, #16]
 8000904:	4313      	orrs	r3, r2
 8000906:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	693a      	ldr	r2, [r7, #16]
 800090c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	f003 0303 	and.w	r3, r3, #3
 8000916:	2b02      	cmp	r3, #2
 8000918:	d123      	bne.n	8000962 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800091a:	697b      	ldr	r3, [r7, #20]
 800091c:	08da      	lsrs	r2, r3, #3
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	3208      	adds	r2, #8
 8000922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000926:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	f003 0307 	and.w	r3, r3, #7
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	220f      	movs	r2, #15
 8000932:	fa02 f303 	lsl.w	r3, r2, r3
 8000936:	43db      	mvns	r3, r3
 8000938:	693a      	ldr	r2, [r7, #16]
 800093a:	4013      	ands	r3, r2
 800093c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	691a      	ldr	r2, [r3, #16]
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	f003 0307 	and.w	r3, r3, #7
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	fa02 f303 	lsl.w	r3, r2, r3
 800094e:	693a      	ldr	r2, [r7, #16]
 8000950:	4313      	orrs	r3, r2
 8000952:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	08da      	lsrs	r2, r3, #3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	3208      	adds	r2, #8
 800095c:	6939      	ldr	r1, [r7, #16]
 800095e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	005b      	lsls	r3, r3, #1
 800096c:	2203      	movs	r2, #3
 800096e:	fa02 f303 	lsl.w	r3, r2, r3
 8000972:	43db      	mvns	r3, r3
 8000974:	693a      	ldr	r2, [r7, #16]
 8000976:	4013      	ands	r3, r2
 8000978:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	f003 0203 	and.w	r2, r3, #3
 8000982:	697b      	ldr	r3, [r7, #20]
 8000984:	005b      	lsls	r3, r3, #1
 8000986:	fa02 f303 	lsl.w	r3, r2, r3
 800098a:	693a      	ldr	r2, [r7, #16]
 800098c:	4313      	orrs	r3, r2
 800098e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800099e:	2b00      	cmp	r3, #0
 80009a0:	f000 80b2 	beq.w	8000b08 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009a4:	4b61      	ldr	r3, [pc, #388]	; (8000b2c <HAL_GPIO_Init+0x2fc>)
 80009a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009a8:	4a60      	ldr	r2, [pc, #384]	; (8000b2c <HAL_GPIO_Init+0x2fc>)
 80009aa:	f043 0301 	orr.w	r3, r3, #1
 80009ae:	6613      	str	r3, [r2, #96]	; 0x60
 80009b0:	4b5e      	ldr	r3, [pc, #376]	; (8000b2c <HAL_GPIO_Init+0x2fc>)
 80009b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009b4:	f003 0301 	and.w	r3, r3, #1
 80009b8:	60bb      	str	r3, [r7, #8]
 80009ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009bc:	4a5c      	ldr	r2, [pc, #368]	; (8000b30 <HAL_GPIO_Init+0x300>)
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	089b      	lsrs	r3, r3, #2
 80009c2:	3302      	adds	r3, #2
 80009c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	f003 0303 	and.w	r3, r3, #3
 80009d0:	009b      	lsls	r3, r3, #2
 80009d2:	220f      	movs	r2, #15
 80009d4:	fa02 f303 	lsl.w	r3, r2, r3
 80009d8:	43db      	mvns	r3, r3
 80009da:	693a      	ldr	r2, [r7, #16]
 80009dc:	4013      	ands	r3, r2
 80009de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80009e6:	d02b      	beq.n	8000a40 <HAL_GPIO_Init+0x210>
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4a52      	ldr	r2, [pc, #328]	; (8000b34 <HAL_GPIO_Init+0x304>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d025      	beq.n	8000a3c <HAL_GPIO_Init+0x20c>
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4a51      	ldr	r2, [pc, #324]	; (8000b38 <HAL_GPIO_Init+0x308>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d01f      	beq.n	8000a38 <HAL_GPIO_Init+0x208>
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	4a50      	ldr	r2, [pc, #320]	; (8000b3c <HAL_GPIO_Init+0x30c>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d019      	beq.n	8000a34 <HAL_GPIO_Init+0x204>
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	4a4f      	ldr	r2, [pc, #316]	; (8000b40 <HAL_GPIO_Init+0x310>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d013      	beq.n	8000a30 <HAL_GPIO_Init+0x200>
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	4a4e      	ldr	r2, [pc, #312]	; (8000b44 <HAL_GPIO_Init+0x314>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d00d      	beq.n	8000a2c <HAL_GPIO_Init+0x1fc>
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	4a4d      	ldr	r2, [pc, #308]	; (8000b48 <HAL_GPIO_Init+0x318>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d007      	beq.n	8000a28 <HAL_GPIO_Init+0x1f8>
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	4a4c      	ldr	r2, [pc, #304]	; (8000b4c <HAL_GPIO_Init+0x31c>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d101      	bne.n	8000a24 <HAL_GPIO_Init+0x1f4>
 8000a20:	2307      	movs	r3, #7
 8000a22:	e00e      	b.n	8000a42 <HAL_GPIO_Init+0x212>
 8000a24:	2308      	movs	r3, #8
 8000a26:	e00c      	b.n	8000a42 <HAL_GPIO_Init+0x212>
 8000a28:	2306      	movs	r3, #6
 8000a2a:	e00a      	b.n	8000a42 <HAL_GPIO_Init+0x212>
 8000a2c:	2305      	movs	r3, #5
 8000a2e:	e008      	b.n	8000a42 <HAL_GPIO_Init+0x212>
 8000a30:	2304      	movs	r3, #4
 8000a32:	e006      	b.n	8000a42 <HAL_GPIO_Init+0x212>
 8000a34:	2303      	movs	r3, #3
 8000a36:	e004      	b.n	8000a42 <HAL_GPIO_Init+0x212>
 8000a38:	2302      	movs	r3, #2
 8000a3a:	e002      	b.n	8000a42 <HAL_GPIO_Init+0x212>
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	e000      	b.n	8000a42 <HAL_GPIO_Init+0x212>
 8000a40:	2300      	movs	r3, #0
 8000a42:	697a      	ldr	r2, [r7, #20]
 8000a44:	f002 0203 	and.w	r2, r2, #3
 8000a48:	0092      	lsls	r2, r2, #2
 8000a4a:	4093      	lsls	r3, r2
 8000a4c:	693a      	ldr	r2, [r7, #16]
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a52:	4937      	ldr	r1, [pc, #220]	; (8000b30 <HAL_GPIO_Init+0x300>)
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	089b      	lsrs	r3, r3, #2
 8000a58:	3302      	adds	r3, #2
 8000a5a:	693a      	ldr	r2, [r7, #16]
 8000a5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000a60:	4b3b      	ldr	r3, [pc, #236]	; (8000b50 <HAL_GPIO_Init+0x320>)
 8000a62:	689b      	ldr	r3, [r3, #8]
 8000a64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	43db      	mvns	r3, r3
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d003      	beq.n	8000a84 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000a7c:	693a      	ldr	r2, [r7, #16]
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	4313      	orrs	r3, r2
 8000a82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000a84:	4a32      	ldr	r2, [pc, #200]	; (8000b50 <HAL_GPIO_Init+0x320>)
 8000a86:	693b      	ldr	r3, [r7, #16]
 8000a88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000a8a:	4b31      	ldr	r3, [pc, #196]	; (8000b50 <HAL_GPIO_Init+0x320>)
 8000a8c:	68db      	ldr	r3, [r3, #12]
 8000a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	43db      	mvns	r3, r3
 8000a94:	693a      	ldr	r2, [r7, #16]
 8000a96:	4013      	ands	r3, r2
 8000a98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d003      	beq.n	8000aae <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000aa6:	693a      	ldr	r2, [r7, #16]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	4313      	orrs	r3, r2
 8000aac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000aae:	4a28      	ldr	r2, [pc, #160]	; (8000b50 <HAL_GPIO_Init+0x320>)
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000ab4:	4b26      	ldr	r3, [pc, #152]	; (8000b50 <HAL_GPIO_Init+0x320>)
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	43db      	mvns	r3, r3
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d003      	beq.n	8000ad8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8000ad0:	693a      	ldr	r2, [r7, #16]
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000ad8:	4a1d      	ldr	r2, [pc, #116]	; (8000b50 <HAL_GPIO_Init+0x320>)
 8000ada:	693b      	ldr	r3, [r7, #16]
 8000adc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000ade:	4b1c      	ldr	r3, [pc, #112]	; (8000b50 <HAL_GPIO_Init+0x320>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	43db      	mvns	r3, r3
 8000ae8:	693a      	ldr	r2, [r7, #16]
 8000aea:	4013      	ands	r3, r2
 8000aec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d003      	beq.n	8000b02 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000afa:	693a      	ldr	r2, [r7, #16]
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	4313      	orrs	r3, r2
 8000b00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000b02:	4a13      	ldr	r2, [pc, #76]	; (8000b50 <HAL_GPIO_Init+0x320>)
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	fa22 f303 	lsr.w	r3, r2, r3
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	f47f ae91 	bne.w	8000840 <HAL_GPIO_Init+0x10>
  }
}
 8000b1e:	bf00      	nop
 8000b20:	bf00      	nop
 8000b22:	371c      	adds	r7, #28
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr
 8000b2c:	40021000 	.word	0x40021000
 8000b30:	40010000 	.word	0x40010000
 8000b34:	48000400 	.word	0x48000400
 8000b38:	48000800 	.word	0x48000800
 8000b3c:	48000c00 	.word	0x48000c00
 8000b40:	48001000 	.word	0x48001000
 8000b44:	48001400 	.word	0x48001400
 8000b48:	48001800 	.word	0x48001800
 8000b4c:	48001c00 	.word	0x48001c00
 8000b50:	40010400 	.word	0x40010400

08000b54 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000b58:	4b04      	ldr	r3, [pc, #16]	; (8000b6c <HAL_PWREx_GetVoltageRange+0x18>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000b60:	4618      	mov	r0, r3
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	40007000 	.word	0x40007000

08000b70 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b085      	sub	sp, #20
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000b7e:	d130      	bne.n	8000be2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000b80:	4b23      	ldr	r3, [pc, #140]	; (8000c10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000b88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000b8c:	d038      	beq.n	8000c00 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b8e:	4b20      	ldr	r3, [pc, #128]	; (8000c10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000b96:	4a1e      	ldr	r2, [pc, #120]	; (8000c10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b9c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000b9e:	4b1d      	ldr	r3, [pc, #116]	; (8000c14 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	2232      	movs	r2, #50	; 0x32
 8000ba4:	fb02 f303 	mul.w	r3, r2, r3
 8000ba8:	4a1b      	ldr	r2, [pc, #108]	; (8000c18 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000baa:	fba2 2303 	umull	r2, r3, r2, r3
 8000bae:	0c9b      	lsrs	r3, r3, #18
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000bb4:	e002      	b.n	8000bbc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	3b01      	subs	r3, #1
 8000bba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000bbc:	4b14      	ldr	r3, [pc, #80]	; (8000c10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bbe:	695b      	ldr	r3, [r3, #20]
 8000bc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000bc8:	d102      	bne.n	8000bd0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d1f2      	bne.n	8000bb6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000bd0:	4b0f      	ldr	r3, [pc, #60]	; (8000c10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bd2:	695b      	ldr	r3, [r3, #20]
 8000bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000bdc:	d110      	bne.n	8000c00 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000bde:	2303      	movs	r3, #3
 8000be0:	e00f      	b.n	8000c02 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000be2:	4b0b      	ldr	r3, [pc, #44]	; (8000c10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000bea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000bee:	d007      	beq.n	8000c00 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000bf0:	4b07      	ldr	r3, [pc, #28]	; (8000c10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000bf8:	4a05      	ldr	r2, [pc, #20]	; (8000c10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bfa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bfe:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000c00:	2300      	movs	r3, #0
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3714      	adds	r7, #20
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	40007000 	.word	0x40007000
 8000c14:	20000000 	.word	0x20000000
 8000c18:	431bde83 	.word	0x431bde83

08000c1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b088      	sub	sp, #32
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d102      	bne.n	8000c30 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	f000 bc08 	b.w	8001440 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c30:	4b96      	ldr	r3, [pc, #600]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000c32:	689b      	ldr	r3, [r3, #8]
 8000c34:	f003 030c 	and.w	r3, r3, #12
 8000c38:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c3a:	4b94      	ldr	r3, [pc, #592]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000c3c:	68db      	ldr	r3, [r3, #12]
 8000c3e:	f003 0303 	and.w	r3, r3, #3
 8000c42:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f003 0310 	and.w	r3, r3, #16
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	f000 80e4 	beq.w	8000e1a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000c52:	69bb      	ldr	r3, [r7, #24]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d007      	beq.n	8000c68 <HAL_RCC_OscConfig+0x4c>
 8000c58:	69bb      	ldr	r3, [r7, #24]
 8000c5a:	2b0c      	cmp	r3, #12
 8000c5c:	f040 808b 	bne.w	8000d76 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	f040 8087 	bne.w	8000d76 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c68:	4b88      	ldr	r3, [pc, #544]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f003 0302 	and.w	r3, r3, #2
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d005      	beq.n	8000c80 <HAL_RCC_OscConfig+0x64>
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d101      	bne.n	8000c80 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	e3df      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6a1a      	ldr	r2, [r3, #32]
 8000c84:	4b81      	ldr	r3, [pc, #516]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f003 0308 	and.w	r3, r3, #8
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d004      	beq.n	8000c9a <HAL_RCC_OscConfig+0x7e>
 8000c90:	4b7e      	ldr	r3, [pc, #504]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000c98:	e005      	b.n	8000ca6 <HAL_RCC_OscConfig+0x8a>
 8000c9a:	4b7c      	ldr	r3, [pc, #496]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000c9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000ca0:	091b      	lsrs	r3, r3, #4
 8000ca2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d223      	bcs.n	8000cf2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6a1b      	ldr	r3, [r3, #32]
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f000 fd5a 	bl	8001768 <RCC_SetFlashLatencyFromMSIRange>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	e3c0      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000cbe:	4b73      	ldr	r3, [pc, #460]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a72      	ldr	r2, [pc, #456]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000cc4:	f043 0308 	orr.w	r3, r3, #8
 8000cc8:	6013      	str	r3, [r2, #0]
 8000cca:	4b70      	ldr	r3, [pc, #448]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6a1b      	ldr	r3, [r3, #32]
 8000cd6:	496d      	ldr	r1, [pc, #436]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000cdc:	4b6b      	ldr	r3, [pc, #428]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	69db      	ldr	r3, [r3, #28]
 8000ce8:	021b      	lsls	r3, r3, #8
 8000cea:	4968      	ldr	r1, [pc, #416]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000cec:	4313      	orrs	r3, r2
 8000cee:	604b      	str	r3, [r1, #4]
 8000cf0:	e025      	b.n	8000d3e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000cf2:	4b66      	ldr	r3, [pc, #408]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a65      	ldr	r2, [pc, #404]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000cf8:	f043 0308 	orr.w	r3, r3, #8
 8000cfc:	6013      	str	r3, [r2, #0]
 8000cfe:	4b63      	ldr	r3, [pc, #396]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	6a1b      	ldr	r3, [r3, #32]
 8000d0a:	4960      	ldr	r1, [pc, #384]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d10:	4b5e      	ldr	r3, [pc, #376]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	69db      	ldr	r3, [r3, #28]
 8000d1c:	021b      	lsls	r3, r3, #8
 8000d1e:	495b      	ldr	r1, [pc, #364]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000d20:	4313      	orrs	r3, r2
 8000d22:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d109      	bne.n	8000d3e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	6a1b      	ldr	r3, [r3, #32]
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f000 fd1a 	bl	8001768 <RCC_SetFlashLatencyFromMSIRange>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e380      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000d3e:	f000 fc87 	bl	8001650 <HAL_RCC_GetSysClockFreq>
 8000d42:	4602      	mov	r2, r0
 8000d44:	4b51      	ldr	r3, [pc, #324]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000d46:	689b      	ldr	r3, [r3, #8]
 8000d48:	091b      	lsrs	r3, r3, #4
 8000d4a:	f003 030f 	and.w	r3, r3, #15
 8000d4e:	4950      	ldr	r1, [pc, #320]	; (8000e90 <HAL_RCC_OscConfig+0x274>)
 8000d50:	5ccb      	ldrb	r3, [r1, r3]
 8000d52:	f003 031f 	and.w	r3, r3, #31
 8000d56:	fa22 f303 	lsr.w	r3, r2, r3
 8000d5a:	4a4e      	ldr	r2, [pc, #312]	; (8000e94 <HAL_RCC_OscConfig+0x278>)
 8000d5c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000d5e:	4b4e      	ldr	r3, [pc, #312]	; (8000e98 <HAL_RCC_OscConfig+0x27c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff fc22 	bl	80005ac <HAL_InitTick>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000d6c:	7bfb      	ldrb	r3, [r7, #15]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d052      	beq.n	8000e18 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000d72:	7bfb      	ldrb	r3, [r7, #15]
 8000d74:	e364      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	699b      	ldr	r3, [r3, #24]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d032      	beq.n	8000de4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000d7e:	4b43      	ldr	r3, [pc, #268]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a42      	ldr	r2, [pc, #264]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000d84:	f043 0301 	orr.w	r3, r3, #1
 8000d88:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000d8a:	f7ff fc5f 	bl	800064c <HAL_GetTick>
 8000d8e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d90:	e008      	b.n	8000da4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d92:	f7ff fc5b 	bl	800064c <HAL_GetTick>
 8000d96:	4602      	mov	r2, r0
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	1ad3      	subs	r3, r2, r3
 8000d9c:	2b02      	cmp	r3, #2
 8000d9e:	d901      	bls.n	8000da4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000da0:	2303      	movs	r3, #3
 8000da2:	e34d      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000da4:	4b39      	ldr	r3, [pc, #228]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f003 0302 	and.w	r3, r3, #2
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d0f0      	beq.n	8000d92 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000db0:	4b36      	ldr	r3, [pc, #216]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a35      	ldr	r2, [pc, #212]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000db6:	f043 0308 	orr.w	r3, r3, #8
 8000dba:	6013      	str	r3, [r2, #0]
 8000dbc:	4b33      	ldr	r3, [pc, #204]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6a1b      	ldr	r3, [r3, #32]
 8000dc8:	4930      	ldr	r1, [pc, #192]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000dce:	4b2f      	ldr	r3, [pc, #188]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	69db      	ldr	r3, [r3, #28]
 8000dda:	021b      	lsls	r3, r3, #8
 8000ddc:	492b      	ldr	r1, [pc, #172]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000dde:	4313      	orrs	r3, r2
 8000de0:	604b      	str	r3, [r1, #4]
 8000de2:	e01a      	b.n	8000e1a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000de4:	4b29      	ldr	r3, [pc, #164]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a28      	ldr	r2, [pc, #160]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000dea:	f023 0301 	bic.w	r3, r3, #1
 8000dee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000df0:	f7ff fc2c 	bl	800064c <HAL_GetTick>
 8000df4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000df6:	e008      	b.n	8000e0a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000df8:	f7ff fc28 	bl	800064c <HAL_GetTick>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d901      	bls.n	8000e0a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000e06:	2303      	movs	r3, #3
 8000e08:	e31a      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e0a:	4b20      	ldr	r3, [pc, #128]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f003 0302 	and.w	r3, r3, #2
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d1f0      	bne.n	8000df8 <HAL_RCC_OscConfig+0x1dc>
 8000e16:	e000      	b.n	8000e1a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e18:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d073      	beq.n	8000f0e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000e26:	69bb      	ldr	r3, [r7, #24]
 8000e28:	2b08      	cmp	r3, #8
 8000e2a:	d005      	beq.n	8000e38 <HAL_RCC_OscConfig+0x21c>
 8000e2c:	69bb      	ldr	r3, [r7, #24]
 8000e2e:	2b0c      	cmp	r3, #12
 8000e30:	d10e      	bne.n	8000e50 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	2b03      	cmp	r3, #3
 8000e36:	d10b      	bne.n	8000e50 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e38:	4b14      	ldr	r3, [pc, #80]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d063      	beq.n	8000f0c <HAL_RCC_OscConfig+0x2f0>
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d15f      	bne.n	8000f0c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	e2f7      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e58:	d106      	bne.n	8000e68 <HAL_RCC_OscConfig+0x24c>
 8000e5a:	4b0c      	ldr	r3, [pc, #48]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4a0b      	ldr	r2, [pc, #44]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000e60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e64:	6013      	str	r3, [r2, #0]
 8000e66:	e025      	b.n	8000eb4 <HAL_RCC_OscConfig+0x298>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e70:	d114      	bne.n	8000e9c <HAL_RCC_OscConfig+0x280>
 8000e72:	4b06      	ldr	r3, [pc, #24]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4a05      	ldr	r2, [pc, #20]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000e78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e7c:	6013      	str	r3, [r2, #0]
 8000e7e:	4b03      	ldr	r3, [pc, #12]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a02      	ldr	r2, [pc, #8]	; (8000e8c <HAL_RCC_OscConfig+0x270>)
 8000e84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e88:	6013      	str	r3, [r2, #0]
 8000e8a:	e013      	b.n	8000eb4 <HAL_RCC_OscConfig+0x298>
 8000e8c:	40021000 	.word	0x40021000
 8000e90:	08001f04 	.word	0x08001f04
 8000e94:	20000000 	.word	0x20000000
 8000e98:	20000004 	.word	0x20000004
 8000e9c:	4ba0      	ldr	r3, [pc, #640]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a9f      	ldr	r2, [pc, #636]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000ea2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ea6:	6013      	str	r3, [r2, #0]
 8000ea8:	4b9d      	ldr	r3, [pc, #628]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a9c      	ldr	r2, [pc, #624]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000eae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d013      	beq.n	8000ee4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ebc:	f7ff fbc6 	bl	800064c <HAL_GetTick>
 8000ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ec2:	e008      	b.n	8000ed6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ec4:	f7ff fbc2 	bl	800064c <HAL_GetTick>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	693b      	ldr	r3, [r7, #16]
 8000ecc:	1ad3      	subs	r3, r2, r3
 8000ece:	2b64      	cmp	r3, #100	; 0x64
 8000ed0:	d901      	bls.n	8000ed6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	e2b4      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ed6:	4b92      	ldr	r3, [pc, #584]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d0f0      	beq.n	8000ec4 <HAL_RCC_OscConfig+0x2a8>
 8000ee2:	e014      	b.n	8000f0e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ee4:	f7ff fbb2 	bl	800064c <HAL_GetTick>
 8000ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000eea:	e008      	b.n	8000efe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eec:	f7ff fbae 	bl	800064c <HAL_GetTick>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	2b64      	cmp	r3, #100	; 0x64
 8000ef8:	d901      	bls.n	8000efe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000efa:	2303      	movs	r3, #3
 8000efc:	e2a0      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000efe:	4b88      	ldr	r3, [pc, #544]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d1f0      	bne.n	8000eec <HAL_RCC_OscConfig+0x2d0>
 8000f0a:	e000      	b.n	8000f0e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d060      	beq.n	8000fdc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000f1a:	69bb      	ldr	r3, [r7, #24]
 8000f1c:	2b04      	cmp	r3, #4
 8000f1e:	d005      	beq.n	8000f2c <HAL_RCC_OscConfig+0x310>
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	2b0c      	cmp	r3, #12
 8000f24:	d119      	bne.n	8000f5a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d116      	bne.n	8000f5a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f2c:	4b7c      	ldr	r3, [pc, #496]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d005      	beq.n	8000f44 <HAL_RCC_OscConfig+0x328>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d101      	bne.n	8000f44 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000f40:	2301      	movs	r3, #1
 8000f42:	e27d      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f44:	4b76      	ldr	r3, [pc, #472]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	691b      	ldr	r3, [r3, #16]
 8000f50:	061b      	lsls	r3, r3, #24
 8000f52:	4973      	ldr	r1, [pc, #460]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000f54:	4313      	orrs	r3, r2
 8000f56:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f58:	e040      	b.n	8000fdc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	68db      	ldr	r3, [r3, #12]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d023      	beq.n	8000faa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f62:	4b6f      	ldr	r3, [pc, #444]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a6e      	ldr	r2, [pc, #440]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f6e:	f7ff fb6d 	bl	800064c <HAL_GetTick>
 8000f72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f74:	e008      	b.n	8000f88 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f76:	f7ff fb69 	bl	800064c <HAL_GetTick>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	1ad3      	subs	r3, r2, r3
 8000f80:	2b02      	cmp	r3, #2
 8000f82:	d901      	bls.n	8000f88 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000f84:	2303      	movs	r3, #3
 8000f86:	e25b      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f88:	4b65      	ldr	r3, [pc, #404]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d0f0      	beq.n	8000f76 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f94:	4b62      	ldr	r3, [pc, #392]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	691b      	ldr	r3, [r3, #16]
 8000fa0:	061b      	lsls	r3, r3, #24
 8000fa2:	495f      	ldr	r1, [pc, #380]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	604b      	str	r3, [r1, #4]
 8000fa8:	e018      	b.n	8000fdc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000faa:	4b5d      	ldr	r3, [pc, #372]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a5c      	ldr	r2, [pc, #368]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000fb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000fb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fb6:	f7ff fb49 	bl	800064c <HAL_GetTick>
 8000fba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000fbc:	e008      	b.n	8000fd0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fbe:	f7ff fb45 	bl	800064c <HAL_GetTick>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d901      	bls.n	8000fd0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	e237      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000fd0:	4b53      	ldr	r3, [pc, #332]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d1f0      	bne.n	8000fbe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f003 0308 	and.w	r3, r3, #8
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d03c      	beq.n	8001062 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	695b      	ldr	r3, [r3, #20]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d01c      	beq.n	800102a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ff0:	4b4b      	ldr	r3, [pc, #300]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000ff2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000ff6:	4a4a      	ldr	r2, [pc, #296]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8000ff8:	f043 0301 	orr.w	r3, r3, #1
 8000ffc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001000:	f7ff fb24 	bl	800064c <HAL_GetTick>
 8001004:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001006:	e008      	b.n	800101a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001008:	f7ff fb20 	bl	800064c <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b02      	cmp	r3, #2
 8001014:	d901      	bls.n	800101a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	e212      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800101a:	4b41      	ldr	r3, [pc, #260]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 800101c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001020:	f003 0302 	and.w	r3, r3, #2
 8001024:	2b00      	cmp	r3, #0
 8001026:	d0ef      	beq.n	8001008 <HAL_RCC_OscConfig+0x3ec>
 8001028:	e01b      	b.n	8001062 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800102a:	4b3d      	ldr	r3, [pc, #244]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 800102c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001030:	4a3b      	ldr	r2, [pc, #236]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8001032:	f023 0301 	bic.w	r3, r3, #1
 8001036:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800103a:	f7ff fb07 	bl	800064c <HAL_GetTick>
 800103e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001040:	e008      	b.n	8001054 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001042:	f7ff fb03 	bl	800064c <HAL_GetTick>
 8001046:	4602      	mov	r2, r0
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	1ad3      	subs	r3, r2, r3
 800104c:	2b02      	cmp	r3, #2
 800104e:	d901      	bls.n	8001054 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001050:	2303      	movs	r3, #3
 8001052:	e1f5      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001054:	4b32      	ldr	r3, [pc, #200]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8001056:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800105a:	f003 0302 	and.w	r3, r3, #2
 800105e:	2b00      	cmp	r3, #0
 8001060:	d1ef      	bne.n	8001042 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 0304 	and.w	r3, r3, #4
 800106a:	2b00      	cmp	r3, #0
 800106c:	f000 80a6 	beq.w	80011bc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001070:	2300      	movs	r3, #0
 8001072:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001074:	4b2a      	ldr	r3, [pc, #168]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8001076:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001078:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800107c:	2b00      	cmp	r3, #0
 800107e:	d10d      	bne.n	800109c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001080:	4b27      	ldr	r3, [pc, #156]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8001082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001084:	4a26      	ldr	r2, [pc, #152]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8001086:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800108a:	6593      	str	r3, [r2, #88]	; 0x58
 800108c:	4b24      	ldr	r3, [pc, #144]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 800108e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001090:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001094:	60bb      	str	r3, [r7, #8]
 8001096:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001098:	2301      	movs	r3, #1
 800109a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800109c:	4b21      	ldr	r3, [pc, #132]	; (8001124 <HAL_RCC_OscConfig+0x508>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d118      	bne.n	80010da <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010a8:	4b1e      	ldr	r3, [pc, #120]	; (8001124 <HAL_RCC_OscConfig+0x508>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a1d      	ldr	r2, [pc, #116]	; (8001124 <HAL_RCC_OscConfig+0x508>)
 80010ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010b2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010b4:	f7ff faca 	bl	800064c <HAL_GetTick>
 80010b8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010ba:	e008      	b.n	80010ce <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010bc:	f7ff fac6 	bl	800064c <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	2b02      	cmp	r3, #2
 80010c8:	d901      	bls.n	80010ce <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80010ca:	2303      	movs	r3, #3
 80010cc:	e1b8      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010ce:	4b15      	ldr	r3, [pc, #84]	; (8001124 <HAL_RCC_OscConfig+0x508>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d0f0      	beq.n	80010bc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	689b      	ldr	r3, [r3, #8]
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d108      	bne.n	80010f4 <HAL_RCC_OscConfig+0x4d8>
 80010e2:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 80010e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010e8:	4a0d      	ldr	r2, [pc, #52]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 80010ea:	f043 0301 	orr.w	r3, r3, #1
 80010ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80010f2:	e029      	b.n	8001148 <HAL_RCC_OscConfig+0x52c>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	689b      	ldr	r3, [r3, #8]
 80010f8:	2b05      	cmp	r3, #5
 80010fa:	d115      	bne.n	8001128 <HAL_RCC_OscConfig+0x50c>
 80010fc:	4b08      	ldr	r3, [pc, #32]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 80010fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001102:	4a07      	ldr	r2, [pc, #28]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8001104:	f043 0304 	orr.w	r3, r3, #4
 8001108:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800110c:	4b04      	ldr	r3, [pc, #16]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 800110e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001112:	4a03      	ldr	r2, [pc, #12]	; (8001120 <HAL_RCC_OscConfig+0x504>)
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800111c:	e014      	b.n	8001148 <HAL_RCC_OscConfig+0x52c>
 800111e:	bf00      	nop
 8001120:	40021000 	.word	0x40021000
 8001124:	40007000 	.word	0x40007000
 8001128:	4b9d      	ldr	r3, [pc, #628]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 800112a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800112e:	4a9c      	ldr	r2, [pc, #624]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 8001130:	f023 0301 	bic.w	r3, r3, #1
 8001134:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001138:	4b99      	ldr	r3, [pc, #612]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 800113a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800113e:	4a98      	ldr	r2, [pc, #608]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 8001140:	f023 0304 	bic.w	r3, r3, #4
 8001144:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d016      	beq.n	800117e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001150:	f7ff fa7c 	bl	800064c <HAL_GetTick>
 8001154:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001156:	e00a      	b.n	800116e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001158:	f7ff fa78 	bl	800064c <HAL_GetTick>
 800115c:	4602      	mov	r2, r0
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	f241 3288 	movw	r2, #5000	; 0x1388
 8001166:	4293      	cmp	r3, r2
 8001168:	d901      	bls.n	800116e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800116a:	2303      	movs	r3, #3
 800116c:	e168      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800116e:	4b8c      	ldr	r3, [pc, #560]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 8001170:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	2b00      	cmp	r3, #0
 800117a:	d0ed      	beq.n	8001158 <HAL_RCC_OscConfig+0x53c>
 800117c:	e015      	b.n	80011aa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800117e:	f7ff fa65 	bl	800064c <HAL_GetTick>
 8001182:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001184:	e00a      	b.n	800119c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001186:	f7ff fa61 	bl	800064c <HAL_GetTick>
 800118a:	4602      	mov	r2, r0
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	f241 3288 	movw	r2, #5000	; 0x1388
 8001194:	4293      	cmp	r3, r2
 8001196:	d901      	bls.n	800119c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e151      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800119c:	4b80      	ldr	r3, [pc, #512]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 800119e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011a2:	f003 0302 	and.w	r3, r3, #2
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d1ed      	bne.n	8001186 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80011aa:	7ffb      	ldrb	r3, [r7, #31]
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d105      	bne.n	80011bc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011b0:	4b7b      	ldr	r3, [pc, #492]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 80011b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011b4:	4a7a      	ldr	r2, [pc, #488]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 80011b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011ba:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 0320 	and.w	r3, r3, #32
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d03c      	beq.n	8001242 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d01c      	beq.n	800120a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80011d0:	4b73      	ldr	r3, [pc, #460]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 80011d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80011d6:	4a72      	ldr	r2, [pc, #456]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011e0:	f7ff fa34 	bl	800064c <HAL_GetTick>
 80011e4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80011e6:	e008      	b.n	80011fa <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80011e8:	f7ff fa30 	bl	800064c <HAL_GetTick>
 80011ec:	4602      	mov	r2, r0
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	2b02      	cmp	r3, #2
 80011f4:	d901      	bls.n	80011fa <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80011f6:	2303      	movs	r3, #3
 80011f8:	e122      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80011fa:	4b69      	ldr	r3, [pc, #420]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 80011fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001200:	f003 0302 	and.w	r3, r3, #2
 8001204:	2b00      	cmp	r3, #0
 8001206:	d0ef      	beq.n	80011e8 <HAL_RCC_OscConfig+0x5cc>
 8001208:	e01b      	b.n	8001242 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800120a:	4b65      	ldr	r3, [pc, #404]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 800120c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001210:	4a63      	ldr	r2, [pc, #396]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 8001212:	f023 0301 	bic.w	r3, r3, #1
 8001216:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800121a:	f7ff fa17 	bl	800064c <HAL_GetTick>
 800121e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001220:	e008      	b.n	8001234 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001222:	f7ff fa13 	bl	800064c <HAL_GetTick>
 8001226:	4602      	mov	r2, r0
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	2b02      	cmp	r3, #2
 800122e:	d901      	bls.n	8001234 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001230:	2303      	movs	r3, #3
 8001232:	e105      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001234:	4b5a      	ldr	r3, [pc, #360]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 8001236:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d1ef      	bne.n	8001222 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001246:	2b00      	cmp	r3, #0
 8001248:	f000 80f9 	beq.w	800143e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001250:	2b02      	cmp	r3, #2
 8001252:	f040 80cf 	bne.w	80013f4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001256:	4b52      	ldr	r3, [pc, #328]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 8001258:	68db      	ldr	r3, [r3, #12]
 800125a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	f003 0203 	and.w	r2, r3, #3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001266:	429a      	cmp	r2, r3
 8001268:	d12c      	bne.n	80012c4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001274:	3b01      	subs	r3, #1
 8001276:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001278:	429a      	cmp	r2, r3
 800127a:	d123      	bne.n	80012c4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001286:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001288:	429a      	cmp	r2, r3
 800128a:	d11b      	bne.n	80012c4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001296:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001298:	429a      	cmp	r2, r3
 800129a:	d113      	bne.n	80012c4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012a6:	085b      	lsrs	r3, r3, #1
 80012a8:	3b01      	subs	r3, #1
 80012aa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d109      	bne.n	80012c4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ba:	085b      	lsrs	r3, r3, #1
 80012bc:	3b01      	subs	r3, #1
 80012be:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d071      	beq.n	80013a8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	2b0c      	cmp	r3, #12
 80012c8:	d068      	beq.n	800139c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80012ca:	4b35      	ldr	r3, [pc, #212]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d105      	bne.n	80012e2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80012d6:	4b32      	ldr	r3, [pc, #200]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e0ac      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80012e6:	4b2e      	ldr	r3, [pc, #184]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a2d      	ldr	r2, [pc, #180]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 80012ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80012f0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80012f2:	f7ff f9ab 	bl	800064c <HAL_GetTick>
 80012f6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012f8:	e008      	b.n	800130c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012fa:	f7ff f9a7 	bl	800064c <HAL_GetTick>
 80012fe:	4602      	mov	r2, r0
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	2b02      	cmp	r3, #2
 8001306:	d901      	bls.n	800130c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001308:	2303      	movs	r3, #3
 800130a:	e099      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800130c:	4b24      	ldr	r3, [pc, #144]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001314:	2b00      	cmp	r3, #0
 8001316:	d1f0      	bne.n	80012fa <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001318:	4b21      	ldr	r3, [pc, #132]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 800131a:	68da      	ldr	r2, [r3, #12]
 800131c:	4b21      	ldr	r3, [pc, #132]	; (80013a4 <HAL_RCC_OscConfig+0x788>)
 800131e:	4013      	ands	r3, r2
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001324:	687a      	ldr	r2, [r7, #4]
 8001326:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001328:	3a01      	subs	r2, #1
 800132a:	0112      	lsls	r2, r2, #4
 800132c:	4311      	orrs	r1, r2
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001332:	0212      	lsls	r2, r2, #8
 8001334:	4311      	orrs	r1, r2
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800133a:	0852      	lsrs	r2, r2, #1
 800133c:	3a01      	subs	r2, #1
 800133e:	0552      	lsls	r2, r2, #21
 8001340:	4311      	orrs	r1, r2
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001346:	0852      	lsrs	r2, r2, #1
 8001348:	3a01      	subs	r2, #1
 800134a:	0652      	lsls	r2, r2, #25
 800134c:	4311      	orrs	r1, r2
 800134e:	687a      	ldr	r2, [r7, #4]
 8001350:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001352:	06d2      	lsls	r2, r2, #27
 8001354:	430a      	orrs	r2, r1
 8001356:	4912      	ldr	r1, [pc, #72]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 8001358:	4313      	orrs	r3, r2
 800135a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800135c:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a0f      	ldr	r2, [pc, #60]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 8001362:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001366:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001368:	4b0d      	ldr	r3, [pc, #52]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	4a0c      	ldr	r2, [pc, #48]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 800136e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001372:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001374:	f7ff f96a 	bl	800064c <HAL_GetTick>
 8001378:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800137a:	e008      	b.n	800138e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800137c:	f7ff f966 	bl	800064c <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	2b02      	cmp	r3, #2
 8001388:	d901      	bls.n	800138e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800138a:	2303      	movs	r3, #3
 800138c:	e058      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800138e:	4b04      	ldr	r3, [pc, #16]	; (80013a0 <HAL_RCC_OscConfig+0x784>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001396:	2b00      	cmp	r3, #0
 8001398:	d0f0      	beq.n	800137c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800139a:	e050      	b.n	800143e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800139c:	2301      	movs	r3, #1
 800139e:	e04f      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
 80013a0:	40021000 	.word	0x40021000
 80013a4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013a8:	4b27      	ldr	r3, [pc, #156]	; (8001448 <HAL_RCC_OscConfig+0x82c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d144      	bne.n	800143e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80013b4:	4b24      	ldr	r3, [pc, #144]	; (8001448 <HAL_RCC_OscConfig+0x82c>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a23      	ldr	r2, [pc, #140]	; (8001448 <HAL_RCC_OscConfig+0x82c>)
 80013ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013be:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80013c0:	4b21      	ldr	r3, [pc, #132]	; (8001448 <HAL_RCC_OscConfig+0x82c>)
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	4a20      	ldr	r2, [pc, #128]	; (8001448 <HAL_RCC_OscConfig+0x82c>)
 80013c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013ca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80013cc:	f7ff f93e 	bl	800064c <HAL_GetTick>
 80013d0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013d2:	e008      	b.n	80013e6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013d4:	f7ff f93a 	bl	800064c <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d901      	bls.n	80013e6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e02c      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013e6:	4b18      	ldr	r3, [pc, #96]	; (8001448 <HAL_RCC_OscConfig+0x82c>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d0f0      	beq.n	80013d4 <HAL_RCC_OscConfig+0x7b8>
 80013f2:	e024      	b.n	800143e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013f4:	69bb      	ldr	r3, [r7, #24]
 80013f6:	2b0c      	cmp	r3, #12
 80013f8:	d01f      	beq.n	800143a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013fa:	4b13      	ldr	r3, [pc, #76]	; (8001448 <HAL_RCC_OscConfig+0x82c>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a12      	ldr	r2, [pc, #72]	; (8001448 <HAL_RCC_OscConfig+0x82c>)
 8001400:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001404:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001406:	f7ff f921 	bl	800064c <HAL_GetTick>
 800140a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800140c:	e008      	b.n	8001420 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800140e:	f7ff f91d 	bl	800064c <HAL_GetTick>
 8001412:	4602      	mov	r2, r0
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	2b02      	cmp	r3, #2
 800141a:	d901      	bls.n	8001420 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e00f      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001420:	4b09      	ldr	r3, [pc, #36]	; (8001448 <HAL_RCC_OscConfig+0x82c>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001428:	2b00      	cmp	r3, #0
 800142a:	d1f0      	bne.n	800140e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800142c:	4b06      	ldr	r3, [pc, #24]	; (8001448 <HAL_RCC_OscConfig+0x82c>)
 800142e:	68da      	ldr	r2, [r3, #12]
 8001430:	4905      	ldr	r1, [pc, #20]	; (8001448 <HAL_RCC_OscConfig+0x82c>)
 8001432:	4b06      	ldr	r3, [pc, #24]	; (800144c <HAL_RCC_OscConfig+0x830>)
 8001434:	4013      	ands	r3, r2
 8001436:	60cb      	str	r3, [r1, #12]
 8001438:	e001      	b.n	800143e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e000      	b.n	8001440 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800143e:	2300      	movs	r3, #0
}
 8001440:	4618      	mov	r0, r3
 8001442:	3720      	adds	r7, #32
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40021000 	.word	0x40021000
 800144c:	feeefffc 	.word	0xfeeefffc

08001450 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d101      	bne.n	8001464 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001460:	2301      	movs	r3, #1
 8001462:	e0e7      	b.n	8001634 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001464:	4b75      	ldr	r3, [pc, #468]	; (800163c <HAL_RCC_ClockConfig+0x1ec>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 0307 	and.w	r3, r3, #7
 800146c:	683a      	ldr	r2, [r7, #0]
 800146e:	429a      	cmp	r2, r3
 8001470:	d910      	bls.n	8001494 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001472:	4b72      	ldr	r3, [pc, #456]	; (800163c <HAL_RCC_ClockConfig+0x1ec>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f023 0207 	bic.w	r2, r3, #7
 800147a:	4970      	ldr	r1, [pc, #448]	; (800163c <HAL_RCC_ClockConfig+0x1ec>)
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	4313      	orrs	r3, r2
 8001480:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001482:	4b6e      	ldr	r3, [pc, #440]	; (800163c <HAL_RCC_ClockConfig+0x1ec>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f003 0307 	and.w	r3, r3, #7
 800148a:	683a      	ldr	r2, [r7, #0]
 800148c:	429a      	cmp	r2, r3
 800148e:	d001      	beq.n	8001494 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	e0cf      	b.n	8001634 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 0302 	and.w	r3, r3, #2
 800149c:	2b00      	cmp	r3, #0
 800149e:	d010      	beq.n	80014c2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	689a      	ldr	r2, [r3, #8]
 80014a4:	4b66      	ldr	r3, [pc, #408]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d908      	bls.n	80014c2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014b0:	4b63      	ldr	r3, [pc, #396]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	4960      	ldr	r1, [pc, #384]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 80014be:	4313      	orrs	r3, r2
 80014c0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d04c      	beq.n	8001568 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2b03      	cmp	r3, #3
 80014d4:	d107      	bne.n	80014e6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014d6:	4b5a      	ldr	r3, [pc, #360]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d121      	bne.n	8001526 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e0a6      	b.n	8001634 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d107      	bne.n	80014fe <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014ee:	4b54      	ldr	r3, [pc, #336]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d115      	bne.n	8001526 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e09a      	b.n	8001634 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d107      	bne.n	8001516 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001506:	4b4e      	ldr	r3, [pc, #312]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	2b00      	cmp	r3, #0
 8001510:	d109      	bne.n	8001526 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e08e      	b.n	8001634 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001516:	4b4a      	ldr	r3, [pc, #296]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800151e:	2b00      	cmp	r3, #0
 8001520:	d101      	bne.n	8001526 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e086      	b.n	8001634 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001526:	4b46      	ldr	r3, [pc, #280]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f023 0203 	bic.w	r2, r3, #3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	4943      	ldr	r1, [pc, #268]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 8001534:	4313      	orrs	r3, r2
 8001536:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001538:	f7ff f888 	bl	800064c <HAL_GetTick>
 800153c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800153e:	e00a      	b.n	8001556 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001540:	f7ff f884 	bl	800064c <HAL_GetTick>
 8001544:	4602      	mov	r2, r0
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	f241 3288 	movw	r2, #5000	; 0x1388
 800154e:	4293      	cmp	r3, r2
 8001550:	d901      	bls.n	8001556 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e06e      	b.n	8001634 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001556:	4b3a      	ldr	r3, [pc, #232]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	f003 020c 	and.w	r2, r3, #12
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	429a      	cmp	r2, r3
 8001566:	d1eb      	bne.n	8001540 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 0302 	and.w	r3, r3, #2
 8001570:	2b00      	cmp	r3, #0
 8001572:	d010      	beq.n	8001596 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	689a      	ldr	r2, [r3, #8]
 8001578:	4b31      	ldr	r3, [pc, #196]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001580:	429a      	cmp	r2, r3
 8001582:	d208      	bcs.n	8001596 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001584:	4b2e      	ldr	r3, [pc, #184]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	492b      	ldr	r1, [pc, #172]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 8001592:	4313      	orrs	r3, r2
 8001594:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001596:	4b29      	ldr	r3, [pc, #164]	; (800163c <HAL_RCC_ClockConfig+0x1ec>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 0307 	and.w	r3, r3, #7
 800159e:	683a      	ldr	r2, [r7, #0]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d210      	bcs.n	80015c6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015a4:	4b25      	ldr	r3, [pc, #148]	; (800163c <HAL_RCC_ClockConfig+0x1ec>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f023 0207 	bic.w	r2, r3, #7
 80015ac:	4923      	ldr	r1, [pc, #140]	; (800163c <HAL_RCC_ClockConfig+0x1ec>)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015b4:	4b21      	ldr	r3, [pc, #132]	; (800163c <HAL_RCC_ClockConfig+0x1ec>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0307 	and.w	r3, r3, #7
 80015bc:	683a      	ldr	r2, [r7, #0]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d001      	beq.n	80015c6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e036      	b.n	8001634 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 0304 	and.w	r3, r3, #4
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d008      	beq.n	80015e4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015d2:	4b1b      	ldr	r3, [pc, #108]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	68db      	ldr	r3, [r3, #12]
 80015de:	4918      	ldr	r1, [pc, #96]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 80015e0:	4313      	orrs	r3, r2
 80015e2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0308 	and.w	r3, r3, #8
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d009      	beq.n	8001604 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015f0:	4b13      	ldr	r3, [pc, #76]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	691b      	ldr	r3, [r3, #16]
 80015fc:	00db      	lsls	r3, r3, #3
 80015fe:	4910      	ldr	r1, [pc, #64]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 8001600:	4313      	orrs	r3, r2
 8001602:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001604:	f000 f824 	bl	8001650 <HAL_RCC_GetSysClockFreq>
 8001608:	4602      	mov	r2, r0
 800160a:	4b0d      	ldr	r3, [pc, #52]	; (8001640 <HAL_RCC_ClockConfig+0x1f0>)
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	091b      	lsrs	r3, r3, #4
 8001610:	f003 030f 	and.w	r3, r3, #15
 8001614:	490b      	ldr	r1, [pc, #44]	; (8001644 <HAL_RCC_ClockConfig+0x1f4>)
 8001616:	5ccb      	ldrb	r3, [r1, r3]
 8001618:	f003 031f 	and.w	r3, r3, #31
 800161c:	fa22 f303 	lsr.w	r3, r2, r3
 8001620:	4a09      	ldr	r2, [pc, #36]	; (8001648 <HAL_RCC_ClockConfig+0x1f8>)
 8001622:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001624:	4b09      	ldr	r3, [pc, #36]	; (800164c <HAL_RCC_ClockConfig+0x1fc>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe ffbf 	bl	80005ac <HAL_InitTick>
 800162e:	4603      	mov	r3, r0
 8001630:	72fb      	strb	r3, [r7, #11]

  return status;
 8001632:	7afb      	ldrb	r3, [r7, #11]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3710      	adds	r7, #16
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40022000 	.word	0x40022000
 8001640:	40021000 	.word	0x40021000
 8001644:	08001f04 	.word	0x08001f04
 8001648:	20000000 	.word	0x20000000
 800164c:	20000004 	.word	0x20000004

08001650 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001650:	b480      	push	{r7}
 8001652:	b089      	sub	sp, #36	; 0x24
 8001654:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]
 800165a:	2300      	movs	r3, #0
 800165c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800165e:	4b3e      	ldr	r3, [pc, #248]	; (8001758 <HAL_RCC_GetSysClockFreq+0x108>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	f003 030c 	and.w	r3, r3, #12
 8001666:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001668:	4b3b      	ldr	r3, [pc, #236]	; (8001758 <HAL_RCC_GetSysClockFreq+0x108>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	f003 0303 	and.w	r3, r3, #3
 8001670:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d005      	beq.n	8001684 <HAL_RCC_GetSysClockFreq+0x34>
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	2b0c      	cmp	r3, #12
 800167c:	d121      	bne.n	80016c2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	2b01      	cmp	r3, #1
 8001682:	d11e      	bne.n	80016c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001684:	4b34      	ldr	r3, [pc, #208]	; (8001758 <HAL_RCC_GetSysClockFreq+0x108>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0308 	and.w	r3, r3, #8
 800168c:	2b00      	cmp	r3, #0
 800168e:	d107      	bne.n	80016a0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001690:	4b31      	ldr	r3, [pc, #196]	; (8001758 <HAL_RCC_GetSysClockFreq+0x108>)
 8001692:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001696:	0a1b      	lsrs	r3, r3, #8
 8001698:	f003 030f 	and.w	r3, r3, #15
 800169c:	61fb      	str	r3, [r7, #28]
 800169e:	e005      	b.n	80016ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80016a0:	4b2d      	ldr	r3, [pc, #180]	; (8001758 <HAL_RCC_GetSysClockFreq+0x108>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	091b      	lsrs	r3, r3, #4
 80016a6:	f003 030f 	and.w	r3, r3, #15
 80016aa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80016ac:	4a2b      	ldr	r2, [pc, #172]	; (800175c <HAL_RCC_GetSysClockFreq+0x10c>)
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016b4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d10d      	bne.n	80016d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016c0:	e00a      	b.n	80016d8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	2b04      	cmp	r3, #4
 80016c6:	d102      	bne.n	80016ce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80016c8:	4b25      	ldr	r3, [pc, #148]	; (8001760 <HAL_RCC_GetSysClockFreq+0x110>)
 80016ca:	61bb      	str	r3, [r7, #24]
 80016cc:	e004      	b.n	80016d8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	2b08      	cmp	r3, #8
 80016d2:	d101      	bne.n	80016d8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80016d4:	4b23      	ldr	r3, [pc, #140]	; (8001764 <HAL_RCC_GetSysClockFreq+0x114>)
 80016d6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	2b0c      	cmp	r3, #12
 80016dc:	d134      	bne.n	8001748 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80016de:	4b1e      	ldr	r3, [pc, #120]	; (8001758 <HAL_RCC_GetSysClockFreq+0x108>)
 80016e0:	68db      	ldr	r3, [r3, #12]
 80016e2:	f003 0303 	and.w	r3, r3, #3
 80016e6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d003      	beq.n	80016f6 <HAL_RCC_GetSysClockFreq+0xa6>
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	2b03      	cmp	r3, #3
 80016f2:	d003      	beq.n	80016fc <HAL_RCC_GetSysClockFreq+0xac>
 80016f4:	e005      	b.n	8001702 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80016f6:	4b1a      	ldr	r3, [pc, #104]	; (8001760 <HAL_RCC_GetSysClockFreq+0x110>)
 80016f8:	617b      	str	r3, [r7, #20]
      break;
 80016fa:	e005      	b.n	8001708 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80016fc:	4b19      	ldr	r3, [pc, #100]	; (8001764 <HAL_RCC_GetSysClockFreq+0x114>)
 80016fe:	617b      	str	r3, [r7, #20]
      break;
 8001700:	e002      	b.n	8001708 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	617b      	str	r3, [r7, #20]
      break;
 8001706:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001708:	4b13      	ldr	r3, [pc, #76]	; (8001758 <HAL_RCC_GetSysClockFreq+0x108>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	091b      	lsrs	r3, r3, #4
 800170e:	f003 0307 	and.w	r3, r3, #7
 8001712:	3301      	adds	r3, #1
 8001714:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001716:	4b10      	ldr	r3, [pc, #64]	; (8001758 <HAL_RCC_GetSysClockFreq+0x108>)
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	0a1b      	lsrs	r3, r3, #8
 800171c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001720:	697a      	ldr	r2, [r7, #20]
 8001722:	fb03 f202 	mul.w	r2, r3, r2
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	fbb2 f3f3 	udiv	r3, r2, r3
 800172c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800172e:	4b0a      	ldr	r3, [pc, #40]	; (8001758 <HAL_RCC_GetSysClockFreq+0x108>)
 8001730:	68db      	ldr	r3, [r3, #12]
 8001732:	0e5b      	lsrs	r3, r3, #25
 8001734:	f003 0303 	and.w	r3, r3, #3
 8001738:	3301      	adds	r3, #1
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800173e:	697a      	ldr	r2, [r7, #20]
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	fbb2 f3f3 	udiv	r3, r2, r3
 8001746:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001748:	69bb      	ldr	r3, [r7, #24]
}
 800174a:	4618      	mov	r0, r3
 800174c:	3724      	adds	r7, #36	; 0x24
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	40021000 	.word	0x40021000
 800175c:	08001f14 	.word	0x08001f14
 8001760:	00f42400 	.word	0x00f42400
 8001764:	007a1200 	.word	0x007a1200

08001768 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001770:	2300      	movs	r3, #0
 8001772:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001774:	4b2a      	ldr	r3, [pc, #168]	; (8001820 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d003      	beq.n	8001788 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001780:	f7ff f9e8 	bl	8000b54 <HAL_PWREx_GetVoltageRange>
 8001784:	6178      	str	r0, [r7, #20]
 8001786:	e014      	b.n	80017b2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001788:	4b25      	ldr	r3, [pc, #148]	; (8001820 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800178a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800178c:	4a24      	ldr	r2, [pc, #144]	; (8001820 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800178e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001792:	6593      	str	r3, [r2, #88]	; 0x58
 8001794:	4b22      	ldr	r3, [pc, #136]	; (8001820 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001796:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001798:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80017a0:	f7ff f9d8 	bl	8000b54 <HAL_PWREx_GetVoltageRange>
 80017a4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80017a6:	4b1e      	ldr	r3, [pc, #120]	; (8001820 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017aa:	4a1d      	ldr	r2, [pc, #116]	; (8001820 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017b0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017b8:	d10b      	bne.n	80017d2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2b80      	cmp	r3, #128	; 0x80
 80017be:	d919      	bls.n	80017f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2ba0      	cmp	r3, #160	; 0xa0
 80017c4:	d902      	bls.n	80017cc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017c6:	2302      	movs	r3, #2
 80017c8:	613b      	str	r3, [r7, #16]
 80017ca:	e013      	b.n	80017f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017cc:	2301      	movs	r3, #1
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	e010      	b.n	80017f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2b80      	cmp	r3, #128	; 0x80
 80017d6:	d902      	bls.n	80017de <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80017d8:	2303      	movs	r3, #3
 80017da:	613b      	str	r3, [r7, #16]
 80017dc:	e00a      	b.n	80017f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2b80      	cmp	r3, #128	; 0x80
 80017e2:	d102      	bne.n	80017ea <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017e4:	2302      	movs	r3, #2
 80017e6:	613b      	str	r3, [r7, #16]
 80017e8:	e004      	b.n	80017f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2b70      	cmp	r3, #112	; 0x70
 80017ee:	d101      	bne.n	80017f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017f0:	2301      	movs	r3, #1
 80017f2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80017f4:	4b0b      	ldr	r3, [pc, #44]	; (8001824 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f023 0207 	bic.w	r2, r3, #7
 80017fc:	4909      	ldr	r1, [pc, #36]	; (8001824 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	4313      	orrs	r3, r2
 8001802:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001804:	4b07      	ldr	r3, [pc, #28]	; (8001824 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0307 	and.w	r3, r3, #7
 800180c:	693a      	ldr	r2, [r7, #16]
 800180e:	429a      	cmp	r2, r3
 8001810:	d001      	beq.n	8001816 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e000      	b.n	8001818 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001816:	2300      	movs	r3, #0
}
 8001818:	4618      	mov	r0, r3
 800181a:	3718      	adds	r7, #24
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40021000 	.word	0x40021000
 8001824:	40022000 	.word	0x40022000

08001828 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d101      	bne.n	800183a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e049      	b.n	80018ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001840:	b2db      	uxtb	r3, r3
 8001842:	2b00      	cmp	r3, #0
 8001844:	d106      	bne.n	8001854 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7fe fdea 	bl	8000428 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2202      	movs	r2, #2
 8001858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3304      	adds	r3, #4
 8001864:	4619      	mov	r1, r3
 8001866:	4610      	mov	r0, r2
 8001868:	f000 f8e0 	bl	8001a2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2201      	movs	r2, #1
 8001870:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2201      	movs	r2, #1
 8001878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2201      	movs	r2, #1
 8001880:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2201      	movs	r2, #1
 8001888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2201      	movs	r2, #1
 8001890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2201      	movs	r2, #1
 8001898:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2201      	movs	r2, #1
 80018a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2201      	movs	r2, #1
 80018a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2201      	movs	r2, #1
 80018b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2201      	movs	r2, #1
 80018b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2201      	movs	r2, #1
 80018c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2201      	movs	r2, #1
 80018c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d001      	beq.n	80018f0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	e047      	b.n	8001980 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2202      	movs	r2, #2
 80018f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a23      	ldr	r2, [pc, #140]	; (800198c <HAL_TIM_Base_Start+0xb4>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d01d      	beq.n	800193e <HAL_TIM_Base_Start+0x66>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800190a:	d018      	beq.n	800193e <HAL_TIM_Base_Start+0x66>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a1f      	ldr	r2, [pc, #124]	; (8001990 <HAL_TIM_Base_Start+0xb8>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d013      	beq.n	800193e <HAL_TIM_Base_Start+0x66>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a1e      	ldr	r2, [pc, #120]	; (8001994 <HAL_TIM_Base_Start+0xbc>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d00e      	beq.n	800193e <HAL_TIM_Base_Start+0x66>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a1c      	ldr	r2, [pc, #112]	; (8001998 <HAL_TIM_Base_Start+0xc0>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d009      	beq.n	800193e <HAL_TIM_Base_Start+0x66>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a1b      	ldr	r2, [pc, #108]	; (800199c <HAL_TIM_Base_Start+0xc4>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d004      	beq.n	800193e <HAL_TIM_Base_Start+0x66>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a19      	ldr	r2, [pc, #100]	; (80019a0 <HAL_TIM_Base_Start+0xc8>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d115      	bne.n	800196a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	689a      	ldr	r2, [r3, #8]
 8001944:	4b17      	ldr	r3, [pc, #92]	; (80019a4 <HAL_TIM_Base_Start+0xcc>)
 8001946:	4013      	ands	r3, r2
 8001948:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2b06      	cmp	r3, #6
 800194e:	d015      	beq.n	800197c <HAL_TIM_Base_Start+0xa4>
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001956:	d011      	beq.n	800197c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f042 0201 	orr.w	r2, r2, #1
 8001966:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001968:	e008      	b.n	800197c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f042 0201 	orr.w	r2, r2, #1
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	e000      	b.n	800197e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800197c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800197e:	2300      	movs	r3, #0
}
 8001980:	4618      	mov	r0, r3
 8001982:	3714      	adds	r7, #20
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	40012c00 	.word	0x40012c00
 8001990:	40000400 	.word	0x40000400
 8001994:	40000800 	.word	0x40000800
 8001998:	40000c00 	.word	0x40000c00
 800199c:	40013400 	.word	0x40013400
 80019a0:	40014000 	.word	0x40014000
 80019a4:	00010007 	.word	0x00010007

080019a8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d101      	bne.n	80019c0 <HAL_TIM_SlaveConfigSynchro+0x18>
 80019bc:	2302      	movs	r3, #2
 80019be:	e031      	b.n	8001a24 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2202      	movs	r2, #2
 80019cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80019d0:	6839      	ldr	r1, [r7, #0]
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f000 f8c4 	bl	8001b60 <TIM_SlaveTimer_SetConfig>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d009      	beq.n	80019f2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2201      	movs	r2, #1
 80019e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e018      	b.n	8001a24 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	68da      	ldr	r2, [r3, #12]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a00:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	68da      	ldr	r2, [r3, #12]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001a10:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2201      	movs	r2, #1
 8001a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	4a40      	ldr	r2, [pc, #256]	; (8001b40 <TIM_Base_SetConfig+0x114>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d013      	beq.n	8001a6c <TIM_Base_SetConfig+0x40>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a4a:	d00f      	beq.n	8001a6c <TIM_Base_SetConfig+0x40>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	4a3d      	ldr	r2, [pc, #244]	; (8001b44 <TIM_Base_SetConfig+0x118>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d00b      	beq.n	8001a6c <TIM_Base_SetConfig+0x40>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4a3c      	ldr	r2, [pc, #240]	; (8001b48 <TIM_Base_SetConfig+0x11c>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d007      	beq.n	8001a6c <TIM_Base_SetConfig+0x40>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a3b      	ldr	r2, [pc, #236]	; (8001b4c <TIM_Base_SetConfig+0x120>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d003      	beq.n	8001a6c <TIM_Base_SetConfig+0x40>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4a3a      	ldr	r2, [pc, #232]	; (8001b50 <TIM_Base_SetConfig+0x124>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d108      	bne.n	8001a7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	68fa      	ldr	r2, [r7, #12]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a2f      	ldr	r2, [pc, #188]	; (8001b40 <TIM_Base_SetConfig+0x114>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d01f      	beq.n	8001ac6 <TIM_Base_SetConfig+0x9a>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a8c:	d01b      	beq.n	8001ac6 <TIM_Base_SetConfig+0x9a>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a2c      	ldr	r2, [pc, #176]	; (8001b44 <TIM_Base_SetConfig+0x118>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d017      	beq.n	8001ac6 <TIM_Base_SetConfig+0x9a>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a2b      	ldr	r2, [pc, #172]	; (8001b48 <TIM_Base_SetConfig+0x11c>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d013      	beq.n	8001ac6 <TIM_Base_SetConfig+0x9a>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a2a      	ldr	r2, [pc, #168]	; (8001b4c <TIM_Base_SetConfig+0x120>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d00f      	beq.n	8001ac6 <TIM_Base_SetConfig+0x9a>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a29      	ldr	r2, [pc, #164]	; (8001b50 <TIM_Base_SetConfig+0x124>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d00b      	beq.n	8001ac6 <TIM_Base_SetConfig+0x9a>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a28      	ldr	r2, [pc, #160]	; (8001b54 <TIM_Base_SetConfig+0x128>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d007      	beq.n	8001ac6 <TIM_Base_SetConfig+0x9a>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a27      	ldr	r2, [pc, #156]	; (8001b58 <TIM_Base_SetConfig+0x12c>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d003      	beq.n	8001ac6 <TIM_Base_SetConfig+0x9a>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a26      	ldr	r2, [pc, #152]	; (8001b5c <TIM_Base_SetConfig+0x130>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d108      	bne.n	8001ad8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001acc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	68fa      	ldr	r2, [r7, #12]
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	695b      	ldr	r3, [r3, #20]
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	68fa      	ldr	r2, [r7, #12]
 8001aea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	689a      	ldr	r2, [r3, #8]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4a10      	ldr	r2, [pc, #64]	; (8001b40 <TIM_Base_SetConfig+0x114>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d00f      	beq.n	8001b24 <TIM_Base_SetConfig+0xf8>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4a12      	ldr	r2, [pc, #72]	; (8001b50 <TIM_Base_SetConfig+0x124>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d00b      	beq.n	8001b24 <TIM_Base_SetConfig+0xf8>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	4a11      	ldr	r2, [pc, #68]	; (8001b54 <TIM_Base_SetConfig+0x128>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d007      	beq.n	8001b24 <TIM_Base_SetConfig+0xf8>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	4a10      	ldr	r2, [pc, #64]	; (8001b58 <TIM_Base_SetConfig+0x12c>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d003      	beq.n	8001b24 <TIM_Base_SetConfig+0xf8>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	4a0f      	ldr	r2, [pc, #60]	; (8001b5c <TIM_Base_SetConfig+0x130>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d103      	bne.n	8001b2c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	691a      	ldr	r2, [r3, #16]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2201      	movs	r2, #1
 8001b30:	615a      	str	r2, [r3, #20]
}
 8001b32:	bf00      	nop
 8001b34:	3714      	adds	r7, #20
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	40012c00 	.word	0x40012c00
 8001b44:	40000400 	.word	0x40000400
 8001b48:	40000800 	.word	0x40000800
 8001b4c:	40000c00 	.word	0x40000c00
 8001b50:	40013400 	.word	0x40013400
 8001b54:	40014000 	.word	0x40014000
 8001b58:	40014400 	.word	0x40014400
 8001b5c:	40014800 	.word	0x40014800

08001b60 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b7c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b8e:	f023 0307 	bic.w	r3, r3, #7
 8001b92:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b70      	cmp	r3, #112	; 0x70
 8001bac:	d01a      	beq.n	8001be4 <TIM_SlaveTimer_SetConfig+0x84>
 8001bae:	2b70      	cmp	r3, #112	; 0x70
 8001bb0:	d860      	bhi.n	8001c74 <TIM_SlaveTimer_SetConfig+0x114>
 8001bb2:	2b60      	cmp	r3, #96	; 0x60
 8001bb4:	d054      	beq.n	8001c60 <TIM_SlaveTimer_SetConfig+0x100>
 8001bb6:	2b60      	cmp	r3, #96	; 0x60
 8001bb8:	d85c      	bhi.n	8001c74 <TIM_SlaveTimer_SetConfig+0x114>
 8001bba:	2b50      	cmp	r3, #80	; 0x50
 8001bbc:	d046      	beq.n	8001c4c <TIM_SlaveTimer_SetConfig+0xec>
 8001bbe:	2b50      	cmp	r3, #80	; 0x50
 8001bc0:	d858      	bhi.n	8001c74 <TIM_SlaveTimer_SetConfig+0x114>
 8001bc2:	2b40      	cmp	r3, #64	; 0x40
 8001bc4:	d019      	beq.n	8001bfa <TIM_SlaveTimer_SetConfig+0x9a>
 8001bc6:	2b40      	cmp	r3, #64	; 0x40
 8001bc8:	d854      	bhi.n	8001c74 <TIM_SlaveTimer_SetConfig+0x114>
 8001bca:	2b30      	cmp	r3, #48	; 0x30
 8001bcc:	d055      	beq.n	8001c7a <TIM_SlaveTimer_SetConfig+0x11a>
 8001bce:	2b30      	cmp	r3, #48	; 0x30
 8001bd0:	d850      	bhi.n	8001c74 <TIM_SlaveTimer_SetConfig+0x114>
 8001bd2:	2b20      	cmp	r3, #32
 8001bd4:	d051      	beq.n	8001c7a <TIM_SlaveTimer_SetConfig+0x11a>
 8001bd6:	2b20      	cmp	r3, #32
 8001bd8:	d84c      	bhi.n	8001c74 <TIM_SlaveTimer_SetConfig+0x114>
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d04d      	beq.n	8001c7a <TIM_SlaveTimer_SetConfig+0x11a>
 8001bde:	2b10      	cmp	r3, #16
 8001be0:	d04b      	beq.n	8001c7a <TIM_SlaveTimer_SetConfig+0x11a>
 8001be2:	e047      	b.n	8001c74 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6818      	ldr	r0, [r3, #0]
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	68d9      	ldr	r1, [r3, #12]
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	689a      	ldr	r2, [r3, #8]
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	691b      	ldr	r3, [r3, #16]
 8001bf4:	f000 f8a6 	bl	8001d44 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8001bf8:	e040      	b.n	8001c7c <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2b05      	cmp	r3, #5
 8001c00:	d101      	bne.n	8001c06 <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e03b      	b.n	8001c7e <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	6a1a      	ldr	r2, [r3, #32]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f022 0201 	bic.w	r2, r2, #1
 8001c1c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c2c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	011b      	lsls	r3, r3, #4
 8001c34:	68ba      	ldr	r2, [r7, #8]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68ba      	ldr	r2, [r7, #8]
 8001c40:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	621a      	str	r2, [r3, #32]
      break;
 8001c4a:	e017      	b.n	8001c7c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6818      	ldr	r0, [r3, #0]
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	6899      	ldr	r1, [r3, #8]
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	691b      	ldr	r3, [r3, #16]
 8001c58:	461a      	mov	r2, r3
 8001c5a:	f000 f814 	bl	8001c86 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8001c5e:	e00d      	b.n	8001c7c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6818      	ldr	r0, [r3, #0]
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	6899      	ldr	r1, [r3, #8]
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	691b      	ldr	r3, [r3, #16]
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	f000 f839 	bl	8001ce4 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8001c72:	e003      	b.n	8001c7c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	75fb      	strb	r3, [r7, #23]
      break;
 8001c78:	e000      	b.n	8001c7c <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8001c7a:	bf00      	nop
  }

  return status;
 8001c7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3718      	adds	r7, #24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c86:	b480      	push	{r7}
 8001c88:	b087      	sub	sp, #28
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	60f8      	str	r0, [r7, #12]
 8001c8e:	60b9      	str	r1, [r7, #8]
 8001c90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	6a1b      	ldr	r3, [r3, #32]
 8001c9c:	f023 0201 	bic.w	r2, r3, #1
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001cb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	011b      	lsls	r3, r3, #4
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	f023 030a 	bic.w	r3, r3, #10
 8001cc2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001cc4:	697a      	ldr	r2, [r7, #20]
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	621a      	str	r2, [r3, #32]
}
 8001cd8:	bf00      	nop
 8001cda:	371c      	adds	r7, #28
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b087      	sub	sp, #28
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
 8001cf4:	f023 0210 	bic.w	r2, r3, #16
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	6a1b      	ldr	r3, [r3, #32]
 8001d06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001d0e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	031b      	lsls	r3, r3, #12
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	4313      	orrs	r3, r2
 8001d18:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001d20:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	011b      	lsls	r3, r3, #4
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	693a      	ldr	r2, [r7, #16]
 8001d36:	621a      	str	r2, [r3, #32]
}
 8001d38:	bf00      	nop
 8001d3a:	371c      	adds	r7, #28
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b087      	sub	sp, #28
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
 8001d50:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001d5e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	021a      	lsls	r2, r3, #8
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	431a      	orrs	r2, r3
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	697a      	ldr	r2, [r7, #20]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	697a      	ldr	r2, [r7, #20]
 8001d76:	609a      	str	r2, [r3, #8]
}
 8001d78:	bf00      	nop
 8001d7a:	371c      	adds	r7, #28
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d101      	bne.n	8001d9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001d98:	2302      	movs	r3, #2
 8001d9a:	e068      	b.n	8001e6e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2202      	movs	r2, #2
 8001da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a2e      	ldr	r2, [pc, #184]	; (8001e7c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d004      	beq.n	8001dd0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a2d      	ldr	r2, [pc, #180]	; (8001e80 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d108      	bne.n	8001de2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001dd6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	68fa      	ldr	r2, [r7, #12]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001de8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a1e      	ldr	r2, [pc, #120]	; (8001e7c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d01d      	beq.n	8001e42 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e0e:	d018      	beq.n	8001e42 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a1b      	ldr	r2, [pc, #108]	; (8001e84 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d013      	beq.n	8001e42 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a1a      	ldr	r2, [pc, #104]	; (8001e88 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d00e      	beq.n	8001e42 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a18      	ldr	r2, [pc, #96]	; (8001e8c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d009      	beq.n	8001e42 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a13      	ldr	r2, [pc, #76]	; (8001e80 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d004      	beq.n	8001e42 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a14      	ldr	r2, [pc, #80]	; (8001e90 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d10c      	bne.n	8001e5c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	68ba      	ldr	r2, [r7, #8]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	68ba      	ldr	r2, [r7, #8]
 8001e5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2200      	movs	r2, #0
 8001e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001e6c:	2300      	movs	r3, #0
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3714      	adds	r7, #20
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	40012c00 	.word	0x40012c00
 8001e80:	40013400 	.word	0x40013400
 8001e84:	40000400 	.word	0x40000400
 8001e88:	40000800 	.word	0x40000800
 8001e8c:	40000c00 	.word	0x40000c00
 8001e90:	40014000 	.word	0x40014000

08001e94 <__libc_init_array>:
 8001e94:	b570      	push	{r4, r5, r6, lr}
 8001e96:	4d0d      	ldr	r5, [pc, #52]	; (8001ecc <__libc_init_array+0x38>)
 8001e98:	4c0d      	ldr	r4, [pc, #52]	; (8001ed0 <__libc_init_array+0x3c>)
 8001e9a:	1b64      	subs	r4, r4, r5
 8001e9c:	10a4      	asrs	r4, r4, #2
 8001e9e:	2600      	movs	r6, #0
 8001ea0:	42a6      	cmp	r6, r4
 8001ea2:	d109      	bne.n	8001eb8 <__libc_init_array+0x24>
 8001ea4:	4d0b      	ldr	r5, [pc, #44]	; (8001ed4 <__libc_init_array+0x40>)
 8001ea6:	4c0c      	ldr	r4, [pc, #48]	; (8001ed8 <__libc_init_array+0x44>)
 8001ea8:	f000 f820 	bl	8001eec <_init>
 8001eac:	1b64      	subs	r4, r4, r5
 8001eae:	10a4      	asrs	r4, r4, #2
 8001eb0:	2600      	movs	r6, #0
 8001eb2:	42a6      	cmp	r6, r4
 8001eb4:	d105      	bne.n	8001ec2 <__libc_init_array+0x2e>
 8001eb6:	bd70      	pop	{r4, r5, r6, pc}
 8001eb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ebc:	4798      	blx	r3
 8001ebe:	3601      	adds	r6, #1
 8001ec0:	e7ee      	b.n	8001ea0 <__libc_init_array+0xc>
 8001ec2:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ec6:	4798      	blx	r3
 8001ec8:	3601      	adds	r6, #1
 8001eca:	e7f2      	b.n	8001eb2 <__libc_init_array+0x1e>
 8001ecc:	08001f44 	.word	0x08001f44
 8001ed0:	08001f44 	.word	0x08001f44
 8001ed4:	08001f44 	.word	0x08001f44
 8001ed8:	08001f48 	.word	0x08001f48

08001edc <memset>:
 8001edc:	4402      	add	r2, r0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d100      	bne.n	8001ee6 <memset+0xa>
 8001ee4:	4770      	bx	lr
 8001ee6:	f803 1b01 	strb.w	r1, [r3], #1
 8001eea:	e7f9      	b.n	8001ee0 <memset+0x4>

08001eec <_init>:
 8001eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eee:	bf00      	nop
 8001ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ef2:	bc08      	pop	{r3}
 8001ef4:	469e      	mov	lr, r3
 8001ef6:	4770      	bx	lr

08001ef8 <_fini>:
 8001ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001efa:	bf00      	nop
 8001efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001efe:	bc08      	pop	{r3}
 8001f00:	469e      	mov	lr, r3
 8001f02:	4770      	bx	lr
