
TanwaR4S.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b78  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08001c84  08001c84  00011c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001cb0  08001cb0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08001cb0  08001cb0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001cb0  08001cb0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001cb0  08001cb0  00011cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001cb4  08001cb4  00011cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08001cb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000438  20000070  08001d28  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a8  08001d28  000204a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013464  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ae0  00000000  00000000  000334fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000d103  00000000  00000000  00035fdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d58  00000000  00000000  000430e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000010b0  00000000  00000000  00043e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002574  00000000  00000000  00044ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000147ee  00000000  00000000  0004745c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c94c  00000000  00000000  0005bc4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000e8596  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002418  00000000  00000000  000e85ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08001c6c 	.word	0x08001c6c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08001c6c 	.word	0x08001c6c

0800014c <Motor_Init>:
#include <L298.h>

//make struct 'Motor', fill it, return pointer to it    (names for args start with '_' sign)
Motor* Motor_Init(GPIO_TypeDef* _GPIO_PORT_IN1, uint16_t _PIN_IN1, GPIO_TypeDef* _GPIO_PORT_IN2, uint16_t _PIN_IN2,
		TIM_HandleTypeDef* _TIM_NR_EN, uint16_t _TIM_CHANNEL_EN, GPIO_TypeDef* _GPIO_PORT_LS_OPEN, uint16_t _PIN_LS_OPEN,
		GPIO_TypeDef* _GPIO_PORT_LS_CLOSE, uint16_t _PIN_LS_CLOSE){
 800014c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000150:	4680      	mov	r8, r0
 8000152:	460f      	mov	r7, r1
 8000154:	4616      	mov	r6, r2
 8000156:	461d      	mov	r5, r3
	 //allocate space for struct
	Motor* M = malloc(sizeof(Motor));
 8000158:	2028      	movs	r0, #40	; 0x28
 800015a:	f001 fcf9 	bl	8001b50 <malloc>
	 //fill struct
	M->GPIO_PORT_IN1 = _GPIO_PORT_IN1;
 800015e:	f8c0 8000 	str.w	r8, [r0]
	M->PIN_IN1 = _PIN_IN1;
 8000162:	8087      	strh	r7, [r0, #4]
	M->GPIO_PORT_IN2 = _GPIO_PORT_IN2;
 8000164:	6086      	str	r6, [r0, #8]
	M->PIN_IN2 = _PIN_IN2;
 8000166:	8185      	strh	r5, [r0, #12]
	M->TIM_NR_EN = _TIM_NR_EN;
 8000168:	9b06      	ldr	r3, [sp, #24]
 800016a:	6103      	str	r3, [r0, #16]
	M->TIM_CHANNEL_EN = _TIM_CHANNEL_EN;
 800016c:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8000170:	8283      	strh	r3, [r0, #20]
	M->GPIO_PORT_LS_OPEN = _GPIO_PORT_LS_OPEN;
 8000172:	9b08      	ldr	r3, [sp, #32]
 8000174:	6183      	str	r3, [r0, #24]
	M->PIN_LS_OPEN = _PIN_LS_OPEN;
 8000176:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 800017a:	8383      	strh	r3, [r0, #28]
	M->GPIO_PORT_LS_CLOSE = _GPIO_PORT_LS_CLOSE;
 800017c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800017e:	6203      	str	r3, [r0, #32]
	M->PIN_LS_CLOSE = _PIN_LS_CLOSE;
 8000180:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
 8000184:	8483      	strh	r3, [r0, #36]	; 0x24
	M->State_of_limit_switch_open = 0;
 8000186:	2300      	movs	r3, #0
 8000188:	f880 3026 	strb.w	r3, [r0, #38]	; 0x26
	M->State_of_limit_switch_close = 0;
 800018c:	f880 3027 	strb.w	r3, [r0, #39]	; 0x27
	return M;
};
 8000190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000194 <motor_stop>:

void motor_stop(Motor *Mot){
 8000194:	b510      	push	{r4, lr}
 8000196:	4604      	mov	r4, r0
	__HAL_TIM_SET_COMPARE(Mot->TIM_NR_EN, Mot->TIM_CHANNEL_EN, 0);
 8000198:	8a83      	ldrh	r3, [r0, #20]
 800019a:	b973      	cbnz	r3, 80001ba <motor_stop+0x26>
 800019c:	6903      	ldr	r3, [r0, #16]
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	2200      	movs	r2, #0
 80001a2:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_GPIO_WritePin(Mot->GPIO_PORT_IN1, Mot->PIN_IN1, 0);
 80001a4:	2200      	movs	r2, #0
 80001a6:	88a1      	ldrh	r1, [r4, #4]
 80001a8:	6820      	ldr	r0, [r4, #0]
 80001aa:	f000 fda7 	bl	8000cfc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Mot->GPIO_PORT_IN2, Mot->PIN_IN2, 0);
 80001ae:	2200      	movs	r2, #0
 80001b0:	89a1      	ldrh	r1, [r4, #12]
 80001b2:	68a0      	ldr	r0, [r4, #8]
 80001b4:	f000 fda2 	bl	8000cfc <HAL_GPIO_WritePin>
}
 80001b8:	bd10      	pop	{r4, pc}
	__HAL_TIM_SET_COMPARE(Mot->TIM_NR_EN, Mot->TIM_CHANNEL_EN, 0);
 80001ba:	2b04      	cmp	r3, #4
 80001bc:	d008      	beq.n	80001d0 <motor_stop+0x3c>
 80001be:	2b08      	cmp	r3, #8
 80001c0:	6903      	ldr	r3, [r0, #16]
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	f04f 0200 	mov.w	r2, #0
 80001c8:	bf0c      	ite	eq
 80001ca:	63da      	streq	r2, [r3, #60]	; 0x3c
 80001cc:	641a      	strne	r2, [r3, #64]	; 0x40
 80001ce:	e7e9      	b.n	80001a4 <motor_stop+0x10>
 80001d0:	6903      	ldr	r3, [r0, #16]
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	2200      	movs	r2, #0
 80001d6:	639a      	str	r2, [r3, #56]	; 0x38
 80001d8:	e7e4      	b.n	80001a4 <motor_stop+0x10>

080001da <motor_opening>:

void motor_opening(Motor *Mot){
 80001da:	b570      	push	{r4, r5, r6, lr}
 80001dc:	4604      	mov	r4, r0
	__HAL_TIM_SET_COMPARE(Mot->TIM_NR_EN, Mot->TIM_CHANNEL_EN, 1000);
 80001de:	8a83      	ldrh	r3, [r0, #20]
 80001e0:	bb0b      	cbnz	r3, 8000226 <motor_opening+0x4c>
 80001e2:	6903      	ldr	r3, [r0, #16]
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80001ea:	635a      	str	r2, [r3, #52]	; 0x34
	do{
		Mot->State_of_limit_switch_open = HAL_GPIO_ReadPin(Mot->GPIO_PORT_LS_OPEN, Mot->PIN_LS_OPEN);
		HAL_GPIO_WritePin(Mot->GPIO_PORT_IN1, Mot->PIN_IN1, 1);
 80001ec:	2601      	movs	r6, #1
		HAL_GPIO_WritePin(Mot->GPIO_PORT_IN2, Mot->PIN_IN2, 0);
 80001ee:	2500      	movs	r5, #0
		Mot->State_of_limit_switch_open = HAL_GPIO_ReadPin(Mot->GPIO_PORT_LS_OPEN, Mot->PIN_LS_OPEN);
 80001f0:	8ba1      	ldrh	r1, [r4, #28]
 80001f2:	69a0      	ldr	r0, [r4, #24]
 80001f4:	f000 fd7c 	bl	8000cf0 <HAL_GPIO_ReadPin>
 80001f8:	3800      	subs	r0, #0
 80001fa:	bf18      	it	ne
 80001fc:	2001      	movne	r0, #1
 80001fe:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
		HAL_GPIO_WritePin(Mot->GPIO_PORT_IN1, Mot->PIN_IN1, 1);
 8000202:	4632      	mov	r2, r6
 8000204:	88a1      	ldrh	r1, [r4, #4]
 8000206:	6820      	ldr	r0, [r4, #0]
 8000208:	f000 fd78 	bl	8000cfc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Mot->GPIO_PORT_IN2, Mot->PIN_IN2, 0);
 800020c:	462a      	mov	r2, r5
 800020e:	89a1      	ldrh	r1, [r4, #12]
 8000210:	68a0      	ldr	r0, [r4, #8]
 8000212:	f000 fd73 	bl	8000cfc <HAL_GPIO_WritePin>
	}while(Mot->State_of_limit_switch_open == 0);
 8000216:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 800021a:	2b00      	cmp	r3, #0
 800021c:	d0e8      	beq.n	80001f0 <motor_opening+0x16>
	motor_stop(Mot);
 800021e:	4620      	mov	r0, r4
 8000220:	f7ff ffb8 	bl	8000194 <motor_stop>
}
 8000224:	bd70      	pop	{r4, r5, r6, pc}
	__HAL_TIM_SET_COMPARE(Mot->TIM_NR_EN, Mot->TIM_CHANNEL_EN, 1000);
 8000226:	2b04      	cmp	r3, #4
 8000228:	d008      	beq.n	800023c <motor_opening+0x62>
 800022a:	2b08      	cmp	r3, #8
 800022c:	6903      	ldr	r3, [r0, #16]
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000234:	bf0c      	ite	eq
 8000236:	63da      	streq	r2, [r3, #60]	; 0x3c
 8000238:	641a      	strne	r2, [r3, #64]	; 0x40
 800023a:	e7d7      	b.n	80001ec <motor_opening+0x12>
 800023c:	6903      	ldr	r3, [r0, #16]
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000244:	639a      	str	r2, [r3, #56]	; 0x38
 8000246:	e7d1      	b.n	80001ec <motor_opening+0x12>

08000248 <motor_closing>:

void motor_closing(Motor *Mot){
 8000248:	b570      	push	{r4, r5, r6, lr}
 800024a:	4604      	mov	r4, r0
	__HAL_TIM_SET_COMPARE(Mot->TIM_NR_EN, Mot->TIM_CHANNEL_EN, 1000);
 800024c:	8a83      	ldrh	r3, [r0, #20]
 800024e:	bb0b      	cbnz	r3, 8000294 <motor_closing+0x4c>
 8000250:	6903      	ldr	r3, [r0, #16]
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000258:	635a      	str	r2, [r3, #52]	; 0x34
	do{
		Mot->State_of_limit_switch_close = HAL_GPIO_ReadPin(Mot->GPIO_PORT_LS_CLOSE, Mot->PIN_LS_CLOSE);
		HAL_GPIO_WritePin(Mot->GPIO_PORT_IN1, Mot->PIN_IN1, 0);
 800025a:	2600      	movs	r6, #0
		HAL_GPIO_WritePin(Mot->GPIO_PORT_IN2, Mot->PIN_IN2, 1);
 800025c:	2501      	movs	r5, #1
		Mot->State_of_limit_switch_close = HAL_GPIO_ReadPin(Mot->GPIO_PORT_LS_CLOSE, Mot->PIN_LS_CLOSE);
 800025e:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
 8000260:	6a20      	ldr	r0, [r4, #32]
 8000262:	f000 fd45 	bl	8000cf0 <HAL_GPIO_ReadPin>
 8000266:	3800      	subs	r0, #0
 8000268:	bf18      	it	ne
 800026a:	2001      	movne	r0, #1
 800026c:	f884 0027 	strb.w	r0, [r4, #39]	; 0x27
		HAL_GPIO_WritePin(Mot->GPIO_PORT_IN1, Mot->PIN_IN1, 0);
 8000270:	4632      	mov	r2, r6
 8000272:	88a1      	ldrh	r1, [r4, #4]
 8000274:	6820      	ldr	r0, [r4, #0]
 8000276:	f000 fd41 	bl	8000cfc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Mot->GPIO_PORT_IN2, Mot->PIN_IN2, 1);
 800027a:	462a      	mov	r2, r5
 800027c:	89a1      	ldrh	r1, [r4, #12]
 800027e:	68a0      	ldr	r0, [r4, #8]
 8000280:	f000 fd3c 	bl	8000cfc <HAL_GPIO_WritePin>
	}while(Mot->State_of_limit_switch_close == 0);
 8000284:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
 8000288:	2b00      	cmp	r3, #0
 800028a:	d0e8      	beq.n	800025e <motor_closing+0x16>
	motor_stop(Mot);
 800028c:	4620      	mov	r0, r4
 800028e:	f7ff ff81 	bl	8000194 <motor_stop>
}
 8000292:	bd70      	pop	{r4, r5, r6, pc}
	__HAL_TIM_SET_COMPARE(Mot->TIM_NR_EN, Mot->TIM_CHANNEL_EN, 1000);
 8000294:	2b04      	cmp	r3, #4
 8000296:	d008      	beq.n	80002aa <motor_closing+0x62>
 8000298:	2b08      	cmp	r3, #8
 800029a:	6903      	ldr	r3, [r0, #16]
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002a2:	bf0c      	ite	eq
 80002a4:	63da      	streq	r2, [r3, #60]	; 0x3c
 80002a6:	641a      	strne	r2, [r3, #64]	; 0x40
 80002a8:	e7d7      	b.n	800025a <motor_closing+0x12>
 80002aa:	6903      	ldr	r3, [r0, #16]
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002b2:	639a      	str	r2, [r3, #56]	; 0x38
 80002b4:	e7d1      	b.n	800025a <motor_closing+0x12>

080002b6 <motor_initial>:

void motor_initial(Motor *Mot){
 80002b6:	b510      	push	{r4, lr}
 80002b8:	4604      	mov	r4, r0
	motor_opening(Mot);
 80002ba:	f7ff ff8e 	bl	80001da <motor_opening>
	motor_closing(Mot);
 80002be:	4620      	mov	r0, r4
 80002c0:	f7ff ffc2 	bl	8000248 <motor_closing>
	motor_opening(Mot);
 80002c4:	4620      	mov	r0, r4
 80002c6:	f7ff ff88 	bl	80001da <motor_opening>
	motor_closing(Mot);
 80002ca:	4620      	mov	r0, r4
 80002cc:	f7ff ffbc 	bl	8000248 <motor_closing>
	motor_stop(Mot);
 80002d0:	4620      	mov	r0, r4
 80002d2:	f7ff ff5f 	bl	8000194 <motor_stop>
}
 80002d6:	bd10      	pop	{r4, pc}

080002d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80002d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80002dc:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002de:	2400      	movs	r4, #0
 80002e0:	9404      	str	r4, [sp, #16]
 80002e2:	9405      	str	r4, [sp, #20]
 80002e4:	9406      	str	r4, [sp, #24]
 80002e6:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002e8:	4b33      	ldr	r3, [pc, #204]	; (80003b8 <MX_GPIO_Init+0xe0>)
 80002ea:	699a      	ldr	r2, [r3, #24]
 80002ec:	f042 0210 	orr.w	r2, r2, #16
 80002f0:	619a      	str	r2, [r3, #24]
 80002f2:	699a      	ldr	r2, [r3, #24]
 80002f4:	f002 0210 	and.w	r2, r2, #16
 80002f8:	9200      	str	r2, [sp, #0]
 80002fa:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002fc:	699a      	ldr	r2, [r3, #24]
 80002fe:	f042 0220 	orr.w	r2, r2, #32
 8000302:	619a      	str	r2, [r3, #24]
 8000304:	699a      	ldr	r2, [r3, #24]
 8000306:	f002 0220 	and.w	r2, r2, #32
 800030a:	9201      	str	r2, [sp, #4]
 800030c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800030e:	699a      	ldr	r2, [r3, #24]
 8000310:	f042 0204 	orr.w	r2, r2, #4
 8000314:	619a      	str	r2, [r3, #24]
 8000316:	699a      	ldr	r2, [r3, #24]
 8000318:	f002 0204 	and.w	r2, r2, #4
 800031c:	9202      	str	r2, [sp, #8]
 800031e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000320:	699a      	ldr	r2, [r3, #24]
 8000322:	f042 0208 	orr.w	r2, r2, #8
 8000326:	619a      	str	r2, [r3, #24]
 8000328:	699b      	ldr	r3, [r3, #24]
 800032a:	f003 0308 	and.w	r3, r3, #8
 800032e:	9303      	str	r3, [sp, #12]
 8000330:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PQD_D1_Pin|PQD_D2_Pin, GPIO_PIN_RESET);
 8000332:	4e22      	ldr	r6, [pc, #136]	; (80003bc <MX_GPIO_Init+0xe4>)
 8000334:	4622      	mov	r2, r4
 8000336:	21c0      	movs	r1, #192	; 0xc0
 8000338:	4630      	mov	r0, r6
 800033a:	f000 fcdf 	bl	8000cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, HX1_SCL_Pin|QD_D2_Pin|QD_D1_Pin|DEPR_CLOSE_Pin
 800033e:	4d20      	ldr	r5, [pc, #128]	; (80003c0 <MX_GPIO_Init+0xe8>)
 8000340:	4622      	mov	r2, r4
 8000342:	f24e 21d0 	movw	r1, #58064	; 0xe2d0
 8000346:	4628      	mov	r0, r5
 8000348:	f000 fcd8 	bl	8000cfc <HAL_GPIO_WritePin>
                          |DEPR_OPEN_Pin|FILL_CLOSE_Pin|FILL_OPEN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BLTH_XBEE_Pin;
 800034c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000350:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000352:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000354:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(BLTH_XBEE_GPIO_Port, &GPIO_InitStruct);
 8000356:	a904      	add	r1, sp, #16
 8000358:	481a      	ldr	r0, [pc, #104]	; (80003c4 <MX_GPIO_Init+0xec>)
 800035a:	f000 fbb9 	bl	8000ad0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = HX2_SDA_Pin|HX2_SCL_Pin|DEPR_C_LIMIT_SW_Pin|DEPR_O_LIMIT_SW_Pin
 800035e:	f248 3330 	movw	r3, #33584	; 0x8330
 8000362:	9304      	str	r3, [sp, #16]
                          |FILL_C_LIMIT_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000364:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000366:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000368:	a904      	add	r1, sp, #16
 800036a:	4630      	mov	r0, r6
 800036c:	f000 fbb0 	bl	8000ad0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = PQD_D1_Pin|PQD_D2_Pin;
 8000370:	23c0      	movs	r3, #192	; 0xc0
 8000372:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000374:	f04f 0801 	mov.w	r8, #1
 8000378:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800037c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800037e:	2702      	movs	r7, #2
 8000380:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000382:	a904      	add	r1, sp, #16
 8000384:	4630      	mov	r0, r6
 8000386:	f000 fba3 	bl	8000ad0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = HX1_SDA_Pin|FILL_O_LIMIT_SW_Pin;
 800038a:	f241 0308 	movw	r3, #4104	; 0x1008
 800038e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000390:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000392:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000394:	a904      	add	r1, sp, #16
 8000396:	4628      	mov	r0, r5
 8000398:	f000 fb9a 	bl	8000ad0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = HX1_SCL_Pin|QD_D2_Pin|QD_D1_Pin|DEPR_CLOSE_Pin
 800039c:	f24e 23d0 	movw	r3, #58064	; 0xe2d0
 80003a0:	9304      	str	r3, [sp, #16]
                          |DEPR_OPEN_Pin|FILL_CLOSE_Pin|FILL_OPEN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a2:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a6:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003a8:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003aa:	a904      	add	r1, sp, #16
 80003ac:	4628      	mov	r0, r5
 80003ae:	f000 fb8f 	bl	8000ad0 <HAL_GPIO_Init>

}
 80003b2:	b008      	add	sp, #32
 80003b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80003b8:	40021000 	.word	0x40021000
 80003bc:	40010800 	.word	0x40010800
 80003c0:	40010c00 	.word	0x40010c00
 80003c4:	40011000 	.word	0x40011000

080003c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003c8:	b500      	push	{lr}
 80003ca:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003cc:	2300      	movs	r3, #0
 80003ce:	930d      	str	r3, [sp, #52]	; 0x34
 80003d0:	930f      	str	r3, [sp, #60]	; 0x3c
 80003d2:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003d4:	9305      	str	r3, [sp, #20]
 80003d6:	9306      	str	r3, [sp, #24]
 80003d8:	9307      	str	r3, [sp, #28]
 80003da:	9308      	str	r3, [sp, #32]
 80003dc:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003de:	9301      	str	r3, [sp, #4]
 80003e0:	9302      	str	r3, [sp, #8]
 80003e2:	9303      	str	r3, [sp, #12]
 80003e4:	9304      	str	r3, [sp, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003e6:	2101      	movs	r1, #1
 80003e8:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003ea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80003ee:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003f0:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003f2:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003f4:	2302      	movs	r3, #2
 80003f6:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003f8:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80003fa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80003fe:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000400:	a80a      	add	r0, sp, #40	; 0x28
 8000402:	f000 fd03 	bl	8000e0c <HAL_RCC_OscConfig>
 8000406:	b9d0      	cbnz	r0, 800043e <SystemClock_Config+0x76>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000408:	230f      	movs	r3, #15
 800040a:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800040c:	2302      	movs	r3, #2
 800040e:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000410:	2300      	movs	r3, #0
 8000412:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000414:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000418:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800041a:	9309      	str	r3, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800041c:	2101      	movs	r1, #1
 800041e:	a805      	add	r0, sp, #20
 8000420:	f000 ff40 	bl	80012a4 <HAL_RCC_ClockConfig>
 8000424:	b968      	cbnz	r0, 8000442 <SystemClock_Config+0x7a>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000426:	2310      	movs	r3, #16
 8000428:	9301      	str	r3, [sp, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800042a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800042e:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000430:	a801      	add	r0, sp, #4
 8000432:	f001 f80f 	bl	8001454 <HAL_RCCEx_PeriphCLKConfig>
 8000436:	b930      	cbnz	r0, 8000446 <SystemClock_Config+0x7e>
  {
    Error_Handler();
  }
}
 8000438:	b015      	add	sp, #84	; 0x54
 800043a:	f85d fb04 	ldr.w	pc, [sp], #4
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800043e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000440:	e7fe      	b.n	8000440 <SystemClock_Config+0x78>
 8000442:	b672      	cpsid	i
 8000444:	e7fe      	b.n	8000444 <SystemClock_Config+0x7c>
 8000446:	b672      	cpsid	i
 8000448:	e7fe      	b.n	8000448 <SystemClock_Config+0x80>
	...

0800044c <main>:
{
 800044c:	b510      	push	{r4, lr}
 800044e:	b086      	sub	sp, #24
  HAL_Init();
 8000450:	f000 faac 	bl	80009ac <HAL_Init>
  SystemClock_Config();
 8000454:	f7ff ffb8 	bl	80003c8 <SystemClock_Config>
  MX_GPIO_Init();
 8000458:	f7ff ff3e 	bl	80002d8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800045c:	f000 f98c 	bl	8000778 <MX_USART2_UART_Init>
  MX_USB_PCD_Init();
 8000460:	f000 fa2a 	bl	80008b8 <MX_USB_PCD_Init>
  MX_TIM3_Init();
 8000464:	f000 f8ee 	bl	8000644 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000468:	f000 f946 	bl	80006f8 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 800046c:	f000 f99e 	bl	80007ac <MX_USART3_UART_Init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000470:	4c1d      	ldr	r4, [pc, #116]	; (80004e8 <main+0x9c>)
 8000472:	2104      	movs	r1, #4
 8000474:	4620      	mov	r0, r4
 8000476:	f001 fa13 	bl	80018a0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800047a:	2108      	movs	r1, #8
 800047c:	4620      	mov	r0, r4
 800047e:	f001 fa0f 	bl	80018a0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000482:	210c      	movs	r1, #12
 8000484:	4620      	mov	r0, r4
 8000486:	f001 fa0b 	bl	80018a0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800048a:	2108      	movs	r1, #8
 800048c:	4817      	ldr	r0, [pc, #92]	; (80004ec <main+0xa0>)
 800048e:	f001 fa07 	bl	80018a0 <HAL_TIM_PWM_Start>
  Motor* Fill = Motor_Init(FILL_OPEN_GPIO_Port, FILL_OPEN_Pin, FILL_CLOSE_GPIO_Port , FILL_CLOSE_Pin, &htim3 , TIM_CHANNEL_3, FILL_O_LIMIT_SW_GPIO_Port, FILL_O_LIMIT_SW_Pin, FILL_C_LIMIT_SW_GPIO_Port, FILL_C_LIMIT_SW_Pin);
 8000492:	4817      	ldr	r0, [pc, #92]	; (80004f0 <main+0xa4>)
 8000494:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000498:	9305      	str	r3, [sp, #20]
 800049a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800049e:	f503 4308 	add.w	r3, r3, #34816	; 0x8800
 80004a2:	9304      	str	r3, [sp, #16]
 80004a4:	2308      	movs	r3, #8
 80004a6:	9303      	str	r3, [sp, #12]
 80004a8:	9002      	str	r0, [sp, #8]
 80004aa:	9301      	str	r3, [sp, #4]
 80004ac:	9400      	str	r4, [sp, #0]
 80004ae:	2380      	movs	r3, #128	; 0x80
 80004b0:	4602      	mov	r2, r0
 80004b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004b6:	f7ff fe49 	bl	800014c <Motor_Init>
 80004ba:	4604      	mov	r4, r0
  HAL_Delay(1000);
 80004bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004c0:	f000 fa98 	bl	80009f4 <HAL_Delay>
  memset(buff ,0,sizeof(buff));
 80004c4:	2300      	movs	r3, #0
 80004c6:	601b      	str	r3, [r3, #0]
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 80004c8:	4b0a      	ldr	r3, [pc, #40]	; (80004f4 <main+0xa8>)
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	68d3      	ldr	r3, [r2, #12]
 80004ce:	f043 0320 	orr.w	r3, r3, #32
 80004d2:	60d3      	str	r3, [r2, #12]
  motor_initial(Fill);
 80004d4:	4620      	mov	r0, r4
 80004d6:	f7ff feee 	bl	80002b6 <motor_initial>
	  HAL_Delay(1000);
 80004da:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80004de:	4620      	mov	r0, r4
 80004e0:	f000 fa88 	bl	80009f4 <HAL_Delay>
  while (1)
 80004e4:	e7fb      	b.n	80004de <main+0x92>
 80004e6:	bf00      	nop
 80004e8:	200000e0 	.word	0x200000e0
 80004ec:	20000098 	.word	0x20000098
 80004f0:	40010c00 	.word	0x40010c00
 80004f4:	20000168 	.word	0x20000168

080004f8 <Error_Handler>:
 80004f8:	b672      	cpsid	i
  while (1)
 80004fa:	e7fe      	b.n	80004fa <Error_Handler+0x2>

080004fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004fc:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004fe:	4b0e      	ldr	r3, [pc, #56]	; (8000538 <HAL_MspInit+0x3c>)
 8000500:	699a      	ldr	r2, [r3, #24]
 8000502:	f042 0201 	orr.w	r2, r2, #1
 8000506:	619a      	str	r2, [r3, #24]
 8000508:	699a      	ldr	r2, [r3, #24]
 800050a:	f002 0201 	and.w	r2, r2, #1
 800050e:	9200      	str	r2, [sp, #0]
 8000510:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000512:	69da      	ldr	r2, [r3, #28]
 8000514:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000518:	61da      	str	r2, [r3, #28]
 800051a:	69db      	ldr	r3, [r3, #28]
 800051c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000520:	9301      	str	r3, [sp, #4]
 8000522:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000524:	4a05      	ldr	r2, [pc, #20]	; (800053c <HAL_MspInit+0x40>)
 8000526:	6853      	ldr	r3, [r2, #4]
 8000528:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800052c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000530:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000532:	b002      	add	sp, #8
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	40021000 	.word	0x40021000
 800053c:	40010000 	.word	0x40010000

08000540 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000540:	e7fe      	b.n	8000540 <NMI_Handler>

08000542 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000542:	e7fe      	b.n	8000542 <HardFault_Handler>

08000544 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000544:	e7fe      	b.n	8000544 <MemManage_Handler>

08000546 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000546:	e7fe      	b.n	8000546 <BusFault_Handler>

08000548 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000548:	e7fe      	b.n	8000548 <UsageFault_Handler>

0800054a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800054a:	4770      	bx	lr

0800054c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800054c:	4770      	bx	lr

0800054e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800054e:	4770      	bx	lr

08000550 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000550:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000552:	f000 fa3d 	bl	80009d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000556:	bd08      	pop	{r3, pc}

08000558 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000558:	4770      	bx	lr
	...

0800055c <HAL_TIM_PWM_MspInit>:
  HAL_TIM_MspPostInit(&htim4);

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800055c:	b082      	sub	sp, #8

  if(tim_pwmHandle->Instance==TIM3)
 800055e:	6803      	ldr	r3, [r0, #0]
 8000560:	4a0e      	ldr	r2, [pc, #56]	; (800059c <HAL_TIM_PWM_MspInit+0x40>)
 8000562:	4293      	cmp	r3, r2
 8000564:	d004      	beq.n	8000570 <HAL_TIM_PWM_MspInit+0x14>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM4)
 8000566:	4a0e      	ldr	r2, [pc, #56]	; (80005a0 <HAL_TIM_PWM_MspInit+0x44>)
 8000568:	4293      	cmp	r3, r2
 800056a:	d00c      	beq.n	8000586 <HAL_TIM_PWM_MspInit+0x2a>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800056c:	b002      	add	sp, #8
 800056e:	4770      	bx	lr
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000570:	4b0c      	ldr	r3, [pc, #48]	; (80005a4 <HAL_TIM_PWM_MspInit+0x48>)
 8000572:	69da      	ldr	r2, [r3, #28]
 8000574:	f042 0202 	orr.w	r2, r2, #2
 8000578:	61da      	str	r2, [r3, #28]
 800057a:	69db      	ldr	r3, [r3, #28]
 800057c:	f003 0302 	and.w	r3, r3, #2
 8000580:	9300      	str	r3, [sp, #0]
 8000582:	9b00      	ldr	r3, [sp, #0]
 8000584:	e7f2      	b.n	800056c <HAL_TIM_PWM_MspInit+0x10>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000586:	4b07      	ldr	r3, [pc, #28]	; (80005a4 <HAL_TIM_PWM_MspInit+0x48>)
 8000588:	69da      	ldr	r2, [r3, #28]
 800058a:	f042 0204 	orr.w	r2, r2, #4
 800058e:	61da      	str	r2, [r3, #28]
 8000590:	69db      	ldr	r3, [r3, #28]
 8000592:	f003 0304 	and.w	r3, r3, #4
 8000596:	9301      	str	r3, [sp, #4]
 8000598:	9b01      	ldr	r3, [sp, #4]
}
 800059a:	e7e7      	b.n	800056c <HAL_TIM_PWM_MspInit+0x10>
 800059c:	40000400 	.word	0x40000400
 80005a0:	40000800 	.word	0x40000800
 80005a4:	40021000 	.word	0x40021000

080005a8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80005a8:	b500      	push	{lr}
 80005aa:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ac:	2300      	movs	r3, #0
 80005ae:	9302      	str	r3, [sp, #8]
 80005b0:	9303      	str	r3, [sp, #12]
 80005b2:	9304      	str	r3, [sp, #16]
 80005b4:	9305      	str	r3, [sp, #20]
  if(timHandle->Instance==TIM3)
 80005b6:	6803      	ldr	r3, [r0, #0]
 80005b8:	4a1d      	ldr	r2, [pc, #116]	; (8000630 <HAL_TIM_MspPostInit+0x88>)
 80005ba:	4293      	cmp	r3, r2
 80005bc:	d005      	beq.n	80005ca <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM4)
 80005be:	4a1d      	ldr	r2, [pc, #116]	; (8000634 <HAL_TIM_MspPostInit+0x8c>)
 80005c0:	4293      	cmp	r3, r2
 80005c2:	d01f      	beq.n	8000604 <HAL_TIM_MspPostInit+0x5c>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80005c4:	b007      	add	sp, #28
 80005c6:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ca:	4b1b      	ldr	r3, [pc, #108]	; (8000638 <HAL_TIM_MspPostInit+0x90>)
 80005cc:	699a      	ldr	r2, [r3, #24]
 80005ce:	f042 0208 	orr.w	r2, r2, #8
 80005d2:	619a      	str	r2, [r3, #24]
 80005d4:	699b      	ldr	r3, [r3, #24]
 80005d6:	f003 0308 	and.w	r3, r3, #8
 80005da:	9300      	str	r3, [sp, #0]
 80005dc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = QD_EN_Pin|PQD_EN_Pin|DEPR_EN_Pin;
 80005de:	2323      	movs	r3, #35	; 0x23
 80005e0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005e2:	2302      	movs	r3, #2
 80005e4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005e8:	a902      	add	r1, sp, #8
 80005ea:	4814      	ldr	r0, [pc, #80]	; (800063c <HAL_TIM_MspPostInit+0x94>)
 80005ec:	f000 fa70 	bl	8000ad0 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80005f0:	4a13      	ldr	r2, [pc, #76]	; (8000640 <HAL_TIM_MspPostInit+0x98>)
 80005f2:	6853      	ldr	r3, [r2, #4]
 80005f4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80005f8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80005fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000600:	6053      	str	r3, [r2, #4]
 8000602:	e7df      	b.n	80005c4 <HAL_TIM_MspPostInit+0x1c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000604:	4b0c      	ldr	r3, [pc, #48]	; (8000638 <HAL_TIM_MspPostInit+0x90>)
 8000606:	699a      	ldr	r2, [r3, #24]
 8000608:	f042 0208 	orr.w	r2, r2, #8
 800060c:	619a      	str	r2, [r3, #24]
 800060e:	699b      	ldr	r3, [r3, #24]
 8000610:	f003 0308 	and.w	r3, r3, #8
 8000614:	9301      	str	r3, [sp, #4]
 8000616:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = FILL_EN_Pin;
 8000618:	f44f 7380 	mov.w	r3, #256	; 0x100
 800061c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800061e:	2302      	movs	r3, #2
 8000620:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000622:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(FILL_EN_GPIO_Port, &GPIO_InitStruct);
 8000624:	a902      	add	r1, sp, #8
 8000626:	4805      	ldr	r0, [pc, #20]	; (800063c <HAL_TIM_MspPostInit+0x94>)
 8000628:	f000 fa52 	bl	8000ad0 <HAL_GPIO_Init>
}
 800062c:	e7ca      	b.n	80005c4 <HAL_TIM_MspPostInit+0x1c>
 800062e:	bf00      	nop
 8000630:	40000400 	.word	0x40000400
 8000634:	40000800 	.word	0x40000800
 8000638:	40021000 	.word	0x40021000
 800063c:	40010c00 	.word	0x40010c00
 8000640:	40010000 	.word	0x40010000

08000644 <MX_TIM3_Init>:
{
 8000644:	b500      	push	{lr}
 8000646:	b08b      	sub	sp, #44	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000648:	2300      	movs	r3, #0
 800064a:	9308      	str	r3, [sp, #32]
 800064c:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 800064e:	9301      	str	r3, [sp, #4]
 8000650:	9302      	str	r3, [sp, #8]
 8000652:	9303      	str	r3, [sp, #12]
 8000654:	9304      	str	r3, [sp, #16]
 8000656:	9305      	str	r3, [sp, #20]
 8000658:	9306      	str	r3, [sp, #24]
 800065a:	9307      	str	r3, [sp, #28]
  htim3.Instance = TIM3;
 800065c:	4824      	ldr	r0, [pc, #144]	; (80006f0 <MX_TIM3_Init+0xac>)
 800065e:	4a25      	ldr	r2, [pc, #148]	; (80006f4 <MX_TIM3_Init+0xb0>)
 8000660:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 7;
 8000662:	2207      	movs	r2, #7
 8000664:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000666:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 999;
 8000668:	f240 32e7 	movw	r2, #999	; 0x3e7
 800066c:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800066e:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000670:	2380      	movs	r3, #128	; 0x80
 8000672:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000674:	f001 f842 	bl	80016fc <HAL_TIM_PWM_Init>
 8000678:	bb50      	cbnz	r0, 80006d0 <MX_TIM3_Init+0x8c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800067a:	2300      	movs	r3, #0
 800067c:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800067e:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000680:	a908      	add	r1, sp, #32
 8000682:	481b      	ldr	r0, [pc, #108]	; (80006f0 <MX_TIM3_Init+0xac>)
 8000684:	f001 f970 	bl	8001968 <HAL_TIMEx_MasterConfigSynchronization>
 8000688:	bb28      	cbnz	r0, 80006d6 <MX_TIM3_Init+0x92>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800068a:	2360      	movs	r3, #96	; 0x60
 800068c:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 500;
 800068e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000692:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000694:	2300      	movs	r3, #0
 8000696:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000698:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800069a:	2204      	movs	r2, #4
 800069c:	eb0d 0102 	add.w	r1, sp, r2
 80006a0:	4813      	ldr	r0, [pc, #76]	; (80006f0 <MX_TIM3_Init+0xac>)
 80006a2:	f001 f885 	bl	80017b0 <HAL_TIM_PWM_ConfigChannel>
 80006a6:	b9c8      	cbnz	r0, 80006dc <MX_TIM3_Init+0x98>
  sConfigOC.Pulse = 0;
 80006a8:	2300      	movs	r3, #0
 80006aa:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80006ac:	2208      	movs	r2, #8
 80006ae:	a901      	add	r1, sp, #4
 80006b0:	480f      	ldr	r0, [pc, #60]	; (80006f0 <MX_TIM3_Init+0xac>)
 80006b2:	f001 f87d 	bl	80017b0 <HAL_TIM_PWM_ConfigChannel>
 80006b6:	b9a0      	cbnz	r0, 80006e2 <MX_TIM3_Init+0x9e>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80006b8:	220c      	movs	r2, #12
 80006ba:	a901      	add	r1, sp, #4
 80006bc:	480c      	ldr	r0, [pc, #48]	; (80006f0 <MX_TIM3_Init+0xac>)
 80006be:	f001 f877 	bl	80017b0 <HAL_TIM_PWM_ConfigChannel>
 80006c2:	b988      	cbnz	r0, 80006e8 <MX_TIM3_Init+0xa4>
  HAL_TIM_MspPostInit(&htim3);
 80006c4:	480a      	ldr	r0, [pc, #40]	; (80006f0 <MX_TIM3_Init+0xac>)
 80006c6:	f7ff ff6f 	bl	80005a8 <HAL_TIM_MspPostInit>
}
 80006ca:	b00b      	add	sp, #44	; 0x2c
 80006cc:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80006d0:	f7ff ff12 	bl	80004f8 <Error_Handler>
 80006d4:	e7d1      	b.n	800067a <MX_TIM3_Init+0x36>
    Error_Handler();
 80006d6:	f7ff ff0f 	bl	80004f8 <Error_Handler>
 80006da:	e7d6      	b.n	800068a <MX_TIM3_Init+0x46>
    Error_Handler();
 80006dc:	f7ff ff0c 	bl	80004f8 <Error_Handler>
 80006e0:	e7e2      	b.n	80006a8 <MX_TIM3_Init+0x64>
    Error_Handler();
 80006e2:	f7ff ff09 	bl	80004f8 <Error_Handler>
 80006e6:	e7e7      	b.n	80006b8 <MX_TIM3_Init+0x74>
    Error_Handler();
 80006e8:	f7ff ff06 	bl	80004f8 <Error_Handler>
 80006ec:	e7ea      	b.n	80006c4 <MX_TIM3_Init+0x80>
 80006ee:	bf00      	nop
 80006f0:	200000e0 	.word	0x200000e0
 80006f4:	40000400 	.word	0x40000400

080006f8 <MX_TIM4_Init>:
{
 80006f8:	b500      	push	{lr}
 80006fa:	b08b      	sub	sp, #44	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006fc:	2300      	movs	r3, #0
 80006fe:	9308      	str	r3, [sp, #32]
 8000700:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000702:	9301      	str	r3, [sp, #4]
 8000704:	9302      	str	r3, [sp, #8]
 8000706:	9303      	str	r3, [sp, #12]
 8000708:	9304      	str	r3, [sp, #16]
 800070a:	9305      	str	r3, [sp, #20]
 800070c:	9306      	str	r3, [sp, #24]
 800070e:	9307      	str	r3, [sp, #28]
  htim4.Instance = TIM4;
 8000710:	4817      	ldr	r0, [pc, #92]	; (8000770 <MX_TIM4_Init+0x78>)
 8000712:	4a18      	ldr	r2, [pc, #96]	; (8000774 <MX_TIM4_Init+0x7c>)
 8000714:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 8000716:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000718:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 65535;
 800071a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800071e:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000720:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000722:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000724:	f000 ffea 	bl	80016fc <HAL_TIM_PWM_Init>
 8000728:	b9c8      	cbnz	r0, 800075e <MX_TIM4_Init+0x66>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800072a:	2300      	movs	r3, #0
 800072c:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800072e:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000730:	a908      	add	r1, sp, #32
 8000732:	480f      	ldr	r0, [pc, #60]	; (8000770 <MX_TIM4_Init+0x78>)
 8000734:	f001 f918 	bl	8001968 <HAL_TIMEx_MasterConfigSynchronization>
 8000738:	b9a0      	cbnz	r0, 8000764 <MX_TIM4_Init+0x6c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800073a:	2360      	movs	r3, #96	; 0x60
 800073c:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 800073e:	2300      	movs	r3, #0
 8000740:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000742:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000744:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000746:	2208      	movs	r2, #8
 8000748:	a901      	add	r1, sp, #4
 800074a:	4809      	ldr	r0, [pc, #36]	; (8000770 <MX_TIM4_Init+0x78>)
 800074c:	f001 f830 	bl	80017b0 <HAL_TIM_PWM_ConfigChannel>
 8000750:	b958      	cbnz	r0, 800076a <MX_TIM4_Init+0x72>
  HAL_TIM_MspPostInit(&htim4);
 8000752:	4807      	ldr	r0, [pc, #28]	; (8000770 <MX_TIM4_Init+0x78>)
 8000754:	f7ff ff28 	bl	80005a8 <HAL_TIM_MspPostInit>
}
 8000758:	b00b      	add	sp, #44	; 0x2c
 800075a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800075e:	f7ff fecb 	bl	80004f8 <Error_Handler>
 8000762:	e7e2      	b.n	800072a <MX_TIM4_Init+0x32>
    Error_Handler();
 8000764:	f7ff fec8 	bl	80004f8 <Error_Handler>
 8000768:	e7e7      	b.n	800073a <MX_TIM4_Init+0x42>
    Error_Handler();
 800076a:	f7ff fec5 	bl	80004f8 <Error_Handler>
 800076e:	e7f0      	b.n	8000752 <MX_TIM4_Init+0x5a>
 8000770:	20000098 	.word	0x20000098
 8000774:	40000800 	.word	0x40000800

08000778 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000778:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 800077a:	480a      	ldr	r0, [pc, #40]	; (80007a4 <MX_USART2_UART_Init+0x2c>)
 800077c:	4b0a      	ldr	r3, [pc, #40]	; (80007a8 <MX_USART2_UART_Init+0x30>)
 800077e:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8000780:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000784:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000786:	2300      	movs	r3, #0
 8000788:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800078a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800078c:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800078e:	220c      	movs	r2, #12
 8000790:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000792:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000794:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000796:	f001 f95f 	bl	8001a58 <HAL_UART_Init>
 800079a:	b900      	cbnz	r0, 800079e <MX_USART2_UART_Init+0x26>
  {
    Error_Handler();
  }

}
 800079c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800079e:	f7ff feab 	bl	80004f8 <Error_Handler>
}
 80007a2:	e7fb      	b.n	800079c <MX_USART2_UART_Init+0x24>
 80007a4:	20000168 	.word	0x20000168
 80007a8:	40004400 	.word	0x40004400

080007ac <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80007ac:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 80007ae:	480a      	ldr	r0, [pc, #40]	; (80007d8 <MX_USART3_UART_Init+0x2c>)
 80007b0:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <MX_USART3_UART_Init+0x30>)
 80007b2:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 80007b4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80007b8:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007ba:	2300      	movs	r3, #0
 80007bc:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007be:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007c0:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007c2:	220c      	movs	r2, #12
 80007c4:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007c6:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c8:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007ca:	f001 f945 	bl	8001a58 <HAL_UART_Init>
 80007ce:	b900      	cbnz	r0, 80007d2 <MX_USART3_UART_Init+0x26>
  {
    Error_Handler();
  }

}
 80007d0:	bd08      	pop	{r3, pc}
    Error_Handler();
 80007d2:	f7ff fe91 	bl	80004f8 <Error_Handler>
}
 80007d6:	e7fb      	b.n	80007d0 <MX_USART3_UART_Init+0x24>
 80007d8:	20000128 	.word	0x20000128
 80007dc:	40004800 	.word	0x40004800

080007e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80007e0:	b510      	push	{r4, lr}
 80007e2:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e4:	2300      	movs	r3, #0
 80007e6:	9304      	str	r3, [sp, #16]
 80007e8:	9305      	str	r3, [sp, #20]
 80007ea:	9306      	str	r3, [sp, #24]
 80007ec:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART2)
 80007ee:	6803      	ldr	r3, [r0, #0]
 80007f0:	4a2c      	ldr	r2, [pc, #176]	; (80008a4 <HAL_UART_MspInit+0xc4>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d004      	beq.n	8000800 <HAL_UART_MspInit+0x20>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 80007f6:	4a2c      	ldr	r2, [pc, #176]	; (80008a8 <HAL_UART_MspInit+0xc8>)
 80007f8:	4293      	cmp	r3, r2
 80007fa:	d029      	beq.n	8000850 <HAL_UART_MspInit+0x70>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80007fc:	b008      	add	sp, #32
 80007fe:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8000800:	4b2a      	ldr	r3, [pc, #168]	; (80008ac <HAL_UART_MspInit+0xcc>)
 8000802:	69da      	ldr	r2, [r3, #28]
 8000804:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000808:	61da      	str	r2, [r3, #28]
 800080a:	69da      	ldr	r2, [r3, #28]
 800080c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000810:	9200      	str	r2, [sp, #0]
 8000812:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000814:	699a      	ldr	r2, [r3, #24]
 8000816:	f042 0204 	orr.w	r2, r2, #4
 800081a:	619a      	str	r2, [r3, #24]
 800081c:	699b      	ldr	r3, [r3, #24]
 800081e:	f003 0304 	and.w	r3, r3, #4
 8000822:	9301      	str	r3, [sp, #4]
 8000824:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000826:	2304      	movs	r3, #4
 8000828:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082a:	2302      	movs	r3, #2
 800082c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800082e:	2303      	movs	r3, #3
 8000830:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000832:	4c1f      	ldr	r4, [pc, #124]	; (80008b0 <HAL_UART_MspInit+0xd0>)
 8000834:	a904      	add	r1, sp, #16
 8000836:	4620      	mov	r0, r4
 8000838:	f000 f94a 	bl	8000ad0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800083c:	2308      	movs	r3, #8
 800083e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000840:	2300      	movs	r3, #0
 8000842:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000844:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000846:	a904      	add	r1, sp, #16
 8000848:	4620      	mov	r0, r4
 800084a:	f000 f941 	bl	8000ad0 <HAL_GPIO_Init>
 800084e:	e7d5      	b.n	80007fc <HAL_UART_MspInit+0x1c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000850:	4b16      	ldr	r3, [pc, #88]	; (80008ac <HAL_UART_MspInit+0xcc>)
 8000852:	69da      	ldr	r2, [r3, #28]
 8000854:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000858:	61da      	str	r2, [r3, #28]
 800085a:	69da      	ldr	r2, [r3, #28]
 800085c:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8000860:	9202      	str	r2, [sp, #8]
 8000862:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000864:	699a      	ldr	r2, [r3, #24]
 8000866:	f042 0208 	orr.w	r2, r2, #8
 800086a:	619a      	str	r2, [r3, #24]
 800086c:	699b      	ldr	r3, [r3, #24]
 800086e:	f003 0308 	and.w	r3, r3, #8
 8000872:	9303      	str	r3, [sp, #12]
 8000874:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000876:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800087a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087c:	2302      	movs	r3, #2
 800087e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000880:	2303      	movs	r3, #3
 8000882:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000884:	4c0b      	ldr	r4, [pc, #44]	; (80008b4 <HAL_UART_MspInit+0xd4>)
 8000886:	a904      	add	r1, sp, #16
 8000888:	4620      	mov	r0, r4
 800088a:	f000 f921 	bl	8000ad0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800088e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000892:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000894:	2300      	movs	r3, #0
 8000896:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800089a:	a904      	add	r1, sp, #16
 800089c:	4620      	mov	r0, r4
 800089e:	f000 f917 	bl	8000ad0 <HAL_GPIO_Init>
}
 80008a2:	e7ab      	b.n	80007fc <HAL_UART_MspInit+0x1c>
 80008a4:	40004400 	.word	0x40004400
 80008a8:	40004800 	.word	0x40004800
 80008ac:	40021000 	.word	0x40021000
 80008b0:	40010800 	.word	0x40010800
 80008b4:	40010c00 	.word	0x40010c00

080008b8 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 80008b8:	b508      	push	{r3, lr}

  hpcd_USB_FS.Instance = USB;
 80008ba:	4809      	ldr	r0, [pc, #36]	; (80008e0 <MX_USB_PCD_Init+0x28>)
 80008bc:	4b09      	ldr	r3, [pc, #36]	; (80008e4 <MX_USB_PCD_Init+0x2c>)
 80008be:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80008c0:	2308      	movs	r3, #8
 80008c2:	6043      	str	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80008c4:	2302      	movs	r3, #2
 80008c6:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80008c8:	2300      	movs	r3, #0
 80008ca:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80008cc:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80008ce:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80008d0:	f000 fa1a 	bl	8000d08 <HAL_PCD_Init>
 80008d4:	b900      	cbnz	r0, 80008d8 <MX_USB_PCD_Init+0x20>
  {
    Error_Handler();
  }

}
 80008d6:	bd08      	pop	{r3, pc}
    Error_Handler();
 80008d8:	f7ff fe0e 	bl	80004f8 <Error_Handler>
}
 80008dc:	e7fb      	b.n	80008d6 <MX_USB_PCD_Init+0x1e>
 80008de:	bf00      	nop
 80008e0:	200001a8 	.word	0x200001a8
 80008e4:	40005c00 	.word	0x40005c00

080008e8 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{

  if(pcdHandle->Instance==USB)
 80008e8:	6802      	ldr	r2, [r0, #0]
 80008ea:	4b09      	ldr	r3, [pc, #36]	; (8000910 <HAL_PCD_MspInit+0x28>)
 80008ec:	429a      	cmp	r2, r3
 80008ee:	d000      	beq.n	80008f2 <HAL_PCD_MspInit+0xa>
 80008f0:	4770      	bx	lr
{
 80008f2:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80008f4:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 80008f8:	69da      	ldr	r2, [r3, #28]
 80008fa:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80008fe:	61da      	str	r2, [r3, #28]
 8000900:	69db      	ldr	r3, [r3, #28]
 8000902:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000906:	9301      	str	r3, [sp, #4]
 8000908:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800090a:	b002      	add	sp, #8
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	40005c00 	.word	0x40005c00

08000914 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000914:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000916:	e003      	b.n	8000920 <LoopCopyDataInit>

08000918 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000918:	4b0b      	ldr	r3, [pc, #44]	; (8000948 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800091a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800091c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800091e:	3104      	adds	r1, #4

08000920 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000920:	480a      	ldr	r0, [pc, #40]	; (800094c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000922:	4b0b      	ldr	r3, [pc, #44]	; (8000950 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000924:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000926:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000928:	d3f6      	bcc.n	8000918 <CopyDataInit>
  ldr r2, =_sbss
 800092a:	4a0a      	ldr	r2, [pc, #40]	; (8000954 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800092c:	e002      	b.n	8000934 <LoopFillZerobss>

0800092e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800092e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000930:	f842 3b04 	str.w	r3, [r2], #4

08000934 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000934:	4b08      	ldr	r3, [pc, #32]	; (8000958 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000936:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000938:	d3f9      	bcc.n	800092e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800093a:	f7ff fe0d 	bl	8000558 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800093e:	f001 f8e3 	bl	8001b08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000942:	f7ff fd83 	bl	800044c <main>
  bx lr
 8000946:	4770      	bx	lr
  ldr r3, =_sidata
 8000948:	08001cb8 	.word	0x08001cb8
  ldr r0, =_sdata
 800094c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000950:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8000954:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000958:	200004a8 	.word	0x200004a8

0800095c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800095c:	e7fe      	b.n	800095c <ADC1_2_IRQHandler>
	...

08000960 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000960:	b510      	push	{r4, lr}
 8000962:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000964:	4b0e      	ldr	r3, [pc, #56]	; (80009a0 <HAL_InitTick+0x40>)
 8000966:	7818      	ldrb	r0, [r3, #0]
 8000968:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800096c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000970:	4a0c      	ldr	r2, [pc, #48]	; (80009a4 <HAL_InitTick+0x44>)
 8000972:	6810      	ldr	r0, [r2, #0]
 8000974:	fbb0 f0f3 	udiv	r0, r0, r3
 8000978:	f000 f894 	bl	8000aa4 <HAL_SYSTICK_Config>
 800097c:	b968      	cbnz	r0, 800099a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800097e:	2c0f      	cmp	r4, #15
 8000980:	d901      	bls.n	8000986 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000982:	2001      	movs	r0, #1
 8000984:	e00a      	b.n	800099c <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000986:	2200      	movs	r2, #0
 8000988:	4621      	mov	r1, r4
 800098a:	f04f 30ff 	mov.w	r0, #4294967295
 800098e:	f000 f857 	bl	8000a40 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000992:	4b05      	ldr	r3, [pc, #20]	; (80009a8 <HAL_InitTick+0x48>)
 8000994:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000996:	2000      	movs	r0, #0
 8000998:	e000      	b.n	800099c <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800099a:	2001      	movs	r0, #1
}
 800099c:	bd10      	pop	{r4, pc}
 800099e:	bf00      	nop
 80009a0:	20000004 	.word	0x20000004
 80009a4:	20000000 	.word	0x20000000
 80009a8:	20000008 	.word	0x20000008

080009ac <HAL_Init>:
{
 80009ac:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009ae:	4a07      	ldr	r2, [pc, #28]	; (80009cc <HAL_Init+0x20>)
 80009b0:	6813      	ldr	r3, [r2, #0]
 80009b2:	f043 0310 	orr.w	r3, r3, #16
 80009b6:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009b8:	2003      	movs	r0, #3
 80009ba:	f000 f82f 	bl	8000a1c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80009be:	2000      	movs	r0, #0
 80009c0:	f7ff ffce 	bl	8000960 <HAL_InitTick>
  HAL_MspInit();
 80009c4:	f7ff fd9a 	bl	80004fc <HAL_MspInit>
}
 80009c8:	2000      	movs	r0, #0
 80009ca:	bd08      	pop	{r3, pc}
 80009cc:	40022000 	.word	0x40022000

080009d0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80009d0:	4a03      	ldr	r2, [pc, #12]	; (80009e0 <HAL_IncTick+0x10>)
 80009d2:	6811      	ldr	r1, [r2, #0]
 80009d4:	4b03      	ldr	r3, [pc, #12]	; (80009e4 <HAL_IncTick+0x14>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	440b      	add	r3, r1
 80009da:	6013      	str	r3, [r2, #0]
}
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	20000494 	.word	0x20000494
 80009e4:	20000004 	.word	0x20000004

080009e8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80009e8:	4b01      	ldr	r3, [pc, #4]	; (80009f0 <HAL_GetTick+0x8>)
 80009ea:	6818      	ldr	r0, [r3, #0]
}
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	20000494 	.word	0x20000494

080009f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009f4:	b538      	push	{r3, r4, r5, lr}
 80009f6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80009f8:	f7ff fff6 	bl	80009e8 <HAL_GetTick>
 80009fc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009fe:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000a02:	d002      	beq.n	8000a0a <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a04:	4b04      	ldr	r3, [pc, #16]	; (8000a18 <HAL_Delay+0x24>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a0a:	f7ff ffed 	bl	80009e8 <HAL_GetTick>
 8000a0e:	1b40      	subs	r0, r0, r5
 8000a10:	42a0      	cmp	r0, r4
 8000a12:	d3fa      	bcc.n	8000a0a <HAL_Delay+0x16>
  {
  }
}
 8000a14:	bd38      	pop	{r3, r4, r5, pc}
 8000a16:	bf00      	nop
 8000a18:	20000004 	.word	0x20000004

08000a1c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a1c:	4907      	ldr	r1, [pc, #28]	; (8000a3c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000a1e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a20:	0203      	lsls	r3, r0, #8
 8000a22:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a26:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000a2a:	0412      	lsls	r2, r2, #16
 8000a2c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000a38:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000a3a:	4770      	bx	lr
 8000a3c:	e000ed00 	.word	0xe000ed00

08000a40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a40:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a42:	4b16      	ldr	r3, [pc, #88]	; (8000a9c <HAL_NVIC_SetPriority+0x5c>)
 8000a44:	68db      	ldr	r3, [r3, #12]
 8000a46:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a4a:	f1c3 0407 	rsb	r4, r3, #7
 8000a4e:	2c04      	cmp	r4, #4
 8000a50:	bf28      	it	cs
 8000a52:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a54:	1d1d      	adds	r5, r3, #4
 8000a56:	2d06      	cmp	r5, #6
 8000a58:	bf8c      	ite	hi
 8000a5a:	3b03      	subhi	r3, #3
 8000a5c:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a5e:	f04f 35ff 	mov.w	r5, #4294967295
 8000a62:	fa05 f404 	lsl.w	r4, r5, r4
 8000a66:	ea21 0104 	bic.w	r1, r1, r4
 8000a6a:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a6c:	fa05 f303 	lsl.w	r3, r5, r3
 8000a70:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a74:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 8000a76:	2800      	cmp	r0, #0
 8000a78:	db09      	blt.n	8000a8e <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a7a:	0109      	lsls	r1, r1, #4
 8000a7c:	b2c9      	uxtb	r1, r1
 8000a7e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000a82:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000a86:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000a8a:	bc30      	pop	{r4, r5}
 8000a8c:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a8e:	f000 000f 	and.w	r0, r0, #15
 8000a92:	0109      	lsls	r1, r1, #4
 8000a94:	b2c9      	uxtb	r1, r1
 8000a96:	4b02      	ldr	r3, [pc, #8]	; (8000aa0 <HAL_NVIC_SetPriority+0x60>)
 8000a98:	5419      	strb	r1, [r3, r0]
 8000a9a:	e7f6      	b.n	8000a8a <HAL_NVIC_SetPriority+0x4a>
 8000a9c:	e000ed00 	.word	0xe000ed00
 8000aa0:	e000ed14 	.word	0xe000ed14

08000aa4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000aa4:	3801      	subs	r0, #1
 8000aa6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000aaa:	d20a      	bcs.n	8000ac2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000aac:	4b06      	ldr	r3, [pc, #24]	; (8000ac8 <HAL_SYSTICK_Config+0x24>)
 8000aae:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab0:	4a06      	ldr	r2, [pc, #24]	; (8000acc <HAL_SYSTICK_Config+0x28>)
 8000ab2:	21f0      	movs	r1, #240	; 0xf0
 8000ab4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ab8:	2000      	movs	r0, #0
 8000aba:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000abc:	2207      	movs	r2, #7
 8000abe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ac0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000ac2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	e000e010 	.word	0xe000e010
 8000acc:	e000ed00 	.word	0xe000ed00

08000ad0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ad4:	b083      	sub	sp, #12
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ad6:	680f      	ldr	r7, [r1, #0]
 8000ad8:	2f00      	cmp	r7, #0
 8000ada:	f000 80f8 	beq.w	8000cce <HAL_GPIO_Init+0x1fe>
  uint32_t config = 0x00u;
 8000ade:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8000ae0:	4613      	mov	r3, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ae2:	f8df c200 	ldr.w	ip, [pc, #512]	; 8000ce4 <HAL_GPIO_Init+0x214>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ae6:	4d7b      	ldr	r5, [pc, #492]	; (8000cd4 <HAL_GPIO_Init+0x204>)
      switch (GPIO_Init->Mode)
 8000ae8:	4e7b      	ldr	r6, [pc, #492]	; (8000cd8 <HAL_GPIO_Init+0x208>)
 8000aea:	f8df e1fc 	ldr.w	lr, [pc, #508]	; 8000ce8 <HAL_GPIO_Init+0x218>
 8000aee:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 8000cec <HAL_GPIO_Init+0x21c>
 8000af2:	e09a      	b.n	8000c2a <HAL_GPIO_Init+0x15a>
 8000af4:	2200      	movs	r2, #0
 8000af6:	e01e      	b.n	8000b36 <HAL_GPIO_Init+0x66>
 8000af8:	42b4      	cmp	r4, r6
 8000afa:	d00c      	beq.n	8000b16 <HAL_GPIO_Init+0x46>
 8000afc:	d904      	bls.n	8000b08 <HAL_GPIO_Init+0x38>
 8000afe:	4574      	cmp	r4, lr
 8000b00:	d009      	beq.n	8000b16 <HAL_GPIO_Init+0x46>
 8000b02:	4544      	cmp	r4, r8
 8000b04:	d007      	beq.n	8000b16 <HAL_GPIO_Init+0x46>
 8000b06:	e016      	b.n	8000b36 <HAL_GPIO_Init+0x66>
 8000b08:	4f74      	ldr	r7, [pc, #464]	; (8000cdc <HAL_GPIO_Init+0x20c>)
 8000b0a:	42bc      	cmp	r4, r7
 8000b0c:	d003      	beq.n	8000b16 <HAL_GPIO_Init+0x46>
 8000b0e:	f507 2770 	add.w	r7, r7, #983040	; 0xf0000
 8000b12:	42bc      	cmp	r4, r7
 8000b14:	d10b      	bne.n	8000b2e <HAL_GPIO_Init+0x5e>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b16:	688a      	ldr	r2, [r1, #8]
 8000b18:	2a00      	cmp	r2, #0
 8000b1a:	f000 80ca 	beq.w	8000cb2 <HAL_GPIO_Init+0x1e2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b1e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000b20:	bf0c      	ite	eq
 8000b22:	f8c0 9010 	streq.w	r9, [r0, #16]
            GPIOx->BRR = ioposition;
 8000b26:	f8c0 9014 	strne.w	r9, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b2a:	2208      	movs	r2, #8
 8000b2c:	e003      	b.n	8000b36 <HAL_GPIO_Init+0x66>
      switch (GPIO_Init->Mode)
 8000b2e:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8000b32:	42bc      	cmp	r4, r7
 8000b34:	d0ef      	beq.n	8000b16 <HAL_GPIO_Init+0x46>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b36:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8000b3a:	f200 80bc 	bhi.w	8000cb6 <HAL_GPIO_Init+0x1e6>
 8000b3e:	4607      	mov	r7, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b40:	ea4f 0983 	mov.w	r9, r3, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b44:	683c      	ldr	r4, [r7, #0]
 8000b46:	f04f 0b0f 	mov.w	fp, #15
 8000b4a:	fa0b fb09 	lsl.w	fp, fp, r9
 8000b4e:	ea24 040b 	bic.w	r4, r4, fp
 8000b52:	fa02 f909 	lsl.w	r9, r2, r9
 8000b56:	ea44 0409 	orr.w	r4, r4, r9
 8000b5a:	603c      	str	r4, [r7, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b5c:	684c      	ldr	r4, [r1, #4]
 8000b5e:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8000b62:	d05d      	beq.n	8000c20 <HAL_GPIO_Init+0x150>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b64:	f8dc 4018 	ldr.w	r4, [ip, #24]
 8000b68:	f044 0401 	orr.w	r4, r4, #1
 8000b6c:	f8cc 4018 	str.w	r4, [ip, #24]
 8000b70:	f8dc 4018 	ldr.w	r4, [ip, #24]
 8000b74:	f004 0401 	and.w	r4, r4, #1
 8000b78:	9401      	str	r4, [sp, #4]
 8000b7a:	9c01      	ldr	r4, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8000b7c:	f023 0403 	bic.w	r4, r3, #3
 8000b80:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8000b84:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 8000b88:	f8d4 9008 	ldr.w	r9, [r4, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b8c:	f003 0703 	and.w	r7, r3, #3
 8000b90:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 8000b94:	270f      	movs	r7, #15
 8000b96:	fa07 f70b 	lsl.w	r7, r7, fp
 8000b9a:	ea29 0907 	bic.w	r9, r9, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b9e:	4f50      	ldr	r7, [pc, #320]	; (8000ce0 <HAL_GPIO_Init+0x210>)
 8000ba0:	42b8      	cmp	r0, r7
 8000ba2:	f000 808e 	beq.w	8000cc2 <HAL_GPIO_Init+0x1f2>
 8000ba6:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000baa:	42b8      	cmp	r0, r7
 8000bac:	f000 808b 	beq.w	8000cc6 <HAL_GPIO_Init+0x1f6>
 8000bb0:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000bb4:	42b8      	cmp	r0, r7
 8000bb6:	f000 8088 	beq.w	8000cca <HAL_GPIO_Init+0x1fa>
 8000bba:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000bbe:	42b8      	cmp	r0, r7
 8000bc0:	bf0c      	ite	eq
 8000bc2:	2703      	moveq	r7, #3
 8000bc4:	2704      	movne	r7, #4
 8000bc6:	fa07 f70b 	lsl.w	r7, r7, fp
 8000bca:	ea47 0709 	orr.w	r7, r7, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8000bce:	60a7      	str	r7, [r4, #8]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bd0:	684c      	ldr	r4, [r1, #4]
 8000bd2:	f414 3f80 	tst.w	r4, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000bd6:	682c      	ldr	r4, [r5, #0]
 8000bd8:	bf14      	ite	ne
 8000bda:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000bde:	ea24 040a 	biceq.w	r4, r4, sl
 8000be2:	602c      	str	r4, [r5, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000be4:	684c      	ldr	r4, [r1, #4]
 8000be6:	f414 3f00 	tst.w	r4, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000bea:	686c      	ldr	r4, [r5, #4]
 8000bec:	bf14      	ite	ne
 8000bee:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000bf2:	ea24 040a 	biceq.w	r4, r4, sl
 8000bf6:	606c      	str	r4, [r5, #4]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bf8:	684c      	ldr	r4, [r1, #4]
 8000bfa:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000bfe:	68ac      	ldr	r4, [r5, #8]
 8000c00:	bf14      	ite	ne
 8000c02:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c06:	ea24 040a 	biceq.w	r4, r4, sl
 8000c0a:	60ac      	str	r4, [r5, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c0c:	684c      	ldr	r4, [r1, #4]
 8000c0e:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c12:	68ec      	ldr	r4, [r5, #12]
 8000c14:	bf14      	ite	ne
 8000c16:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c1a:	ea24 040a 	biceq.w	r4, r4, sl
 8000c1e:	60ec      	str	r4, [r5, #12]
        }
      }
    }

	position++;
 8000c20:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c22:	680f      	ldr	r7, [r1, #0]
 8000c24:	fa37 f403 	lsrs.w	r4, r7, r3
 8000c28:	d051      	beq.n	8000cce <HAL_GPIO_Init+0x1fe>
    ioposition = (0x01uL << position);
 8000c2a:	f04f 0901 	mov.w	r9, #1
 8000c2e:	fa09 f903 	lsl.w	r9, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c32:	ea09 0a07 	and.w	sl, r9, r7
    if (iocurrent == ioposition)
 8000c36:	ea39 0407 	bics.w	r4, r9, r7
 8000c3a:	d1f1      	bne.n	8000c20 <HAL_GPIO_Init+0x150>
      switch (GPIO_Init->Mode)
 8000c3c:	684c      	ldr	r4, [r1, #4]
 8000c3e:	2c12      	cmp	r4, #18
 8000c40:	f63f af5a 	bhi.w	8000af8 <HAL_GPIO_Init+0x28>
 8000c44:	2c12      	cmp	r4, #18
 8000c46:	f63f af76 	bhi.w	8000b36 <HAL_GPIO_Init+0x66>
 8000c4a:	a701      	add	r7, pc, #4	; (adr r7, 8000c50 <HAL_GPIO_Init+0x180>)
 8000c4c:	f857 f024 	ldr.w	pc, [r7, r4, lsl #2]
 8000c50:	08000b17 	.word	0x08000b17
 8000c54:	08000c9d 	.word	0x08000c9d
 8000c58:	08000ca7 	.word	0x08000ca7
 8000c5c:	08000af5 	.word	0x08000af5
 8000c60:	08000b37 	.word	0x08000b37
 8000c64:	08000b37 	.word	0x08000b37
 8000c68:	08000b37 	.word	0x08000b37
 8000c6c:	08000b37 	.word	0x08000b37
 8000c70:	08000b37 	.word	0x08000b37
 8000c74:	08000b37 	.word	0x08000b37
 8000c78:	08000b37 	.word	0x08000b37
 8000c7c:	08000b37 	.word	0x08000b37
 8000c80:	08000b37 	.word	0x08000b37
 8000c84:	08000b37 	.word	0x08000b37
 8000c88:	08000b37 	.word	0x08000b37
 8000c8c:	08000b37 	.word	0x08000b37
 8000c90:	08000b37 	.word	0x08000b37
 8000c94:	08000ca1 	.word	0x08000ca1
 8000c98:	08000cad 	.word	0x08000cad
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c9c:	68ca      	ldr	r2, [r1, #12]
          break;
 8000c9e:	e74a      	b.n	8000b36 <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ca0:	68ca      	ldr	r2, [r1, #12]
 8000ca2:	3204      	adds	r2, #4
          break;
 8000ca4:	e747      	b.n	8000b36 <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ca6:	68ca      	ldr	r2, [r1, #12]
 8000ca8:	3208      	adds	r2, #8
          break;
 8000caa:	e744      	b.n	8000b36 <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000cac:	68ca      	ldr	r2, [r1, #12]
 8000cae:	320c      	adds	r2, #12
          break;
 8000cb0:	e741      	b.n	8000b36 <HAL_GPIO_Init+0x66>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cb2:	2204      	movs	r2, #4
 8000cb4:	e73f      	b.n	8000b36 <HAL_GPIO_Init+0x66>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000cb6:	1d07      	adds	r7, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000cb8:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8000cbc:	f1a9 0920 	sub.w	r9, r9, #32
 8000cc0:	e740      	b.n	8000b44 <HAL_GPIO_Init+0x74>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000cc2:	2700      	movs	r7, #0
 8000cc4:	e77f      	b.n	8000bc6 <HAL_GPIO_Init+0xf6>
 8000cc6:	2701      	movs	r7, #1
 8000cc8:	e77d      	b.n	8000bc6 <HAL_GPIO_Init+0xf6>
 8000cca:	2702      	movs	r7, #2
 8000ccc:	e77b      	b.n	8000bc6 <HAL_GPIO_Init+0xf6>
  }
}
 8000cce:	b003      	add	sp, #12
 8000cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cd4:	40010400 	.word	0x40010400
 8000cd8:	10220000 	.word	0x10220000
 8000cdc:	10120000 	.word	0x10120000
 8000ce0:	40010800 	.word	0x40010800
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	10310000 	.word	0x10310000
 8000cec:	10320000 	.word	0x10320000

08000cf0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000cf0:	6883      	ldr	r3, [r0, #8]
 8000cf2:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000cf4:	bf14      	ite	ne
 8000cf6:	2001      	movne	r0, #1
 8000cf8:	2000      	moveq	r0, #0
 8000cfa:	4770      	bx	lr

08000cfc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cfc:	b10a      	cbz	r2, 8000d02 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cfe:	6101      	str	r1, [r0, #16]
 8000d00:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d02:	0409      	lsls	r1, r1, #16
 8000d04:	6101      	str	r1, [r0, #16]
  }
}
 8000d06:	4770      	bx	lr

08000d08 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000d08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d0a:	b087      	sub	sp, #28
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000d0c:	2800      	cmp	r0, #0
 8000d0e:	d07a      	beq.n	8000e06 <HAL_PCD_Init+0xfe>
 8000d10:	4605      	mov	r5, r0

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000d12:	f890 32a9 	ldrb.w	r3, [r0, #681]	; 0x2a9
 8000d16:	b1db      	cbz	r3, 8000d50 <HAL_PCD_Init+0x48>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000d18:	2303      	movs	r3, #3
 8000d1a:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000d1e:	6828      	ldr	r0, [r5, #0]
 8000d20:	f000 fed0 	bl	8001ac4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000d24:	462c      	mov	r4, r5
 8000d26:	f854 7b10 	ldr.w	r7, [r4], #16
 8000d2a:	466e      	mov	r6, sp
 8000d2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d2e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000d30:	6823      	ldr	r3, [r4, #0]
 8000d32:	6033      	str	r3, [r6, #0]
 8000d34:	1d2b      	adds	r3, r5, #4
 8000d36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d38:	4638      	mov	r0, r7
 8000d3a:	f000 febc 	bl	8001ab6 <USB_CoreInit>
 8000d3e:	4604      	mov	r4, r0
 8000d40:	b158      	cbz	r0, 8000d5a <HAL_PCD_Init+0x52>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000d42:	2302      	movs	r3, #2
 8000d44:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
    return HAL_ERROR;
 8000d48:	2401      	movs	r4, #1
  hpcd->USB_Address = 0U;
  hpcd->State = HAL_PCD_STATE_READY;
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8000d4a:	4620      	mov	r0, r4
 8000d4c:	b007      	add	sp, #28
 8000d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8000d50:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
    HAL_PCD_MspInit(hpcd);
 8000d54:	f7ff fdc8 	bl	80008e8 <HAL_PCD_MspInit>
 8000d58:	e7de      	b.n	8000d18 <HAL_PCD_Init+0x10>
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	6828      	ldr	r0, [r5, #0]
 8000d5e:	f000 febb 	bl	8001ad8 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000d62:	6868      	ldr	r0, [r5, #4]
 8000d64:	b388      	cbz	r0, 8000dca <HAL_PCD_Init+0xc2>
 8000d66:	4623      	mov	r3, r4
    hpcd->IN_ep[i].is_in = 1U;
 8000d68:	2601      	movs	r6, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000d6a:	2100      	movs	r1, #0
    hpcd->IN_ep[i].is_in = 1U;
 8000d6c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8000d70:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8000d74:	f882 6029 	strb.w	r6, [r2, #41]	; 0x29
    hpcd->IN_ep[i].num = i;
 8000d78:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000d7c:	86d3      	strh	r3, [r2, #54]	; 0x36
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000d7e:	f882 102b 	strb.w	r1, [r2, #43]	; 0x2b
    hpcd->IN_ep[i].maxpacket = 0U;
 8000d82:	6391      	str	r1, [r2, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000d84:	63d1      	str	r1, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 8000d86:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8000d8a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8000d8e:	6411      	str	r1, [r2, #64]	; 0x40
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000d90:	3301      	adds	r3, #1
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	4283      	cmp	r3, r0
 8000d96:	d3e9      	bcc.n	8000d6c <HAL_PCD_Init+0x64>
    hpcd->OUT_ep[i].is_in = 0U;
 8000d98:	2200      	movs	r2, #0
 8000d9a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8000d9e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8000da2:	f883 2169 	strb.w	r2, [r3, #361]	; 0x169
    hpcd->OUT_ep[i].num = i;
 8000da6:	f883 4168 	strb.w	r4, [r3, #360]	; 0x168
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000daa:	f883 216b 	strb.w	r2, [r3, #363]	; 0x16b
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000dae:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000db2:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000db6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8000dba:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8000dbe:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000dc2:	3401      	adds	r4, #1
 8000dc4:	b2e4      	uxtb	r4, r4
 8000dc6:	4284      	cmp	r4, r0
 8000dc8:	d3e7      	bcc.n	8000d9a <HAL_PCD_Init+0x92>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000dca:	462c      	mov	r4, r5
 8000dcc:	f854 7b10 	ldr.w	r7, [r4], #16
 8000dd0:	466e      	mov	r6, sp
 8000dd2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dd4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000dd6:	6823      	ldr	r3, [r4, #0]
 8000dd8:	6033      	str	r3, [r6, #0]
 8000dda:	1d2b      	adds	r3, r5, #4
 8000ddc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000dde:	4638      	mov	r0, r7
 8000de0:	f000 fe7c 	bl	8001adc <USB_DevInit>
 8000de4:	4604      	mov	r4, r0
 8000de6:	b120      	cbz	r0, 8000df2 <HAL_PCD_Init+0xea>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000de8:	2302      	movs	r3, #2
 8000dea:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
    return HAL_ERROR;
 8000dee:	2401      	movs	r4, #1
 8000df0:	e7ab      	b.n	8000d4a <HAL_PCD_Init+0x42>
  hpcd->USB_Address = 0U;
 8000df2:	2300      	movs	r3, #0
 8000df4:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8000dfe:	6828      	ldr	r0, [r5, #0]
 8000e00:	f000 fe7f 	bl	8001b02 <USB_DevDisconnect>
  return HAL_OK;
 8000e04:	e7a1      	b.n	8000d4a <HAL_PCD_Init+0x42>
    return HAL_ERROR;
 8000e06:	2401      	movs	r4, #1
 8000e08:	e79f      	b.n	8000d4a <HAL_PCD_Init+0x42>
	...

08000e0c <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e0c:	2800      	cmp	r0, #0
 8000e0e:	f000 8201 	beq.w	8001214 <HAL_RCC_OscConfig+0x408>
{
 8000e12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e1a:	6803      	ldr	r3, [r0, #0]
 8000e1c:	f013 0f01 	tst.w	r3, #1
 8000e20:	d02c      	beq.n	8000e7c <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e22:	4baa      	ldr	r3, [pc, #680]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	f003 030c 	and.w	r3, r3, #12
 8000e2a:	2b04      	cmp	r3, #4
 8000e2c:	d01d      	beq.n	8000e6a <HAL_RCC_OscConfig+0x5e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e2e:	4ba7      	ldr	r3, [pc, #668]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f003 030c 	and.w	r3, r3, #12
 8000e36:	2b08      	cmp	r3, #8
 8000e38:	d012      	beq.n	8000e60 <HAL_RCC_OscConfig+0x54>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e3a:	6863      	ldr	r3, [r4, #4]
 8000e3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e40:	d041      	beq.n	8000ec6 <HAL_RCC_OscConfig+0xba>
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d155      	bne.n	8000ef2 <HAL_RCC_OscConfig+0xe6>
 8000e46:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e4a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000e5c:	601a      	str	r2, [r3, #0]
 8000e5e:	e037      	b.n	8000ed0 <HAL_RCC_OscConfig+0xc4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e60:	4b9a      	ldr	r3, [pc, #616]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000e68:	d0e7      	beq.n	8000e3a <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e6a:	4b98      	ldr	r3, [pc, #608]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000e72:	d003      	beq.n	8000e7c <HAL_RCC_OscConfig+0x70>
 8000e74:	6863      	ldr	r3, [r4, #4]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	f000 81ce 	beq.w	8001218 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e7c:	6823      	ldr	r3, [r4, #0]
 8000e7e:	f013 0f02 	tst.w	r3, #2
 8000e82:	d075      	beq.n	8000f70 <HAL_RCC_OscConfig+0x164>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e84:	4b91      	ldr	r3, [pc, #580]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f013 0f0c 	tst.w	r3, #12
 8000e8c:	d05f      	beq.n	8000f4e <HAL_RCC_OscConfig+0x142>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e8e:	4b8f      	ldr	r3, [pc, #572]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f003 030c 	and.w	r3, r3, #12
 8000e96:	2b08      	cmp	r3, #8
 8000e98:	d054      	beq.n	8000f44 <HAL_RCC_OscConfig+0x138>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e9a:	6923      	ldr	r3, [r4, #16]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	f000 8089 	beq.w	8000fb4 <HAL_RCC_OscConfig+0x1a8>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ea2:	4b8b      	ldr	r3, [pc, #556]	; (80010d0 <HAL_RCC_OscConfig+0x2c4>)
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea8:	f7ff fd9e 	bl	80009e8 <HAL_GetTick>
 8000eac:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eae:	4e87      	ldr	r6, [pc, #540]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000eb0:	6833      	ldr	r3, [r6, #0]
 8000eb2:	f013 0f02 	tst.w	r3, #2
 8000eb6:	d174      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x196>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000eb8:	f7ff fd96 	bl	80009e8 <HAL_GetTick>
 8000ebc:	1b40      	subs	r0, r0, r5
 8000ebe:	2802      	cmp	r0, #2
 8000ec0:	d9f6      	bls.n	8000eb0 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_TIMEOUT;
 8000ec2:	2003      	movs	r0, #3
 8000ec4:	e1ad      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ec6:	4a81      	ldr	r2, [pc, #516]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000ec8:	6813      	ldr	r3, [r2, #0]
 8000eca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ece:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ed0:	6863      	ldr	r3, [r4, #4]
 8000ed2:	b343      	cbz	r3, 8000f26 <HAL_RCC_OscConfig+0x11a>
        tickstart = HAL_GetTick();
 8000ed4:	f7ff fd88 	bl	80009e8 <HAL_GetTick>
 8000ed8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eda:	4e7c      	ldr	r6, [pc, #496]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000edc:	6833      	ldr	r3, [r6, #0]
 8000ede:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000ee2:	d1cb      	bne.n	8000e7c <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ee4:	f7ff fd80 	bl	80009e8 <HAL_GetTick>
 8000ee8:	1b40      	subs	r0, r0, r5
 8000eea:	2864      	cmp	r0, #100	; 0x64
 8000eec:	d9f6      	bls.n	8000edc <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 8000eee:	2003      	movs	r0, #3
 8000ef0:	e197      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ef2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ef6:	d009      	beq.n	8000f0c <HAL_RCC_OscConfig+0x100>
 8000ef8:	4b74      	ldr	r3, [pc, #464]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	e7e1      	b.n	8000ed0 <HAL_RCC_OscConfig+0xc4>
 8000f0c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f10:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000f22:	601a      	str	r2, [r3, #0]
 8000f24:	e7d4      	b.n	8000ed0 <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 8000f26:	f7ff fd5f 	bl	80009e8 <HAL_GetTick>
 8000f2a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f2c:	4e67      	ldr	r6, [pc, #412]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000f2e:	6833      	ldr	r3, [r6, #0]
 8000f30:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000f34:	d0a2      	beq.n	8000e7c <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f36:	f7ff fd57 	bl	80009e8 <HAL_GetTick>
 8000f3a:	1b40      	subs	r0, r0, r5
 8000f3c:	2864      	cmp	r0, #100	; 0x64
 8000f3e:	d9f6      	bls.n	8000f2e <HAL_RCC_OscConfig+0x122>
            return HAL_TIMEOUT;
 8000f40:	2003      	movs	r0, #3
 8000f42:	e16e      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f44:	4b61      	ldr	r3, [pc, #388]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000f4c:	d1a5      	bne.n	8000e9a <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f4e:	4b5f      	ldr	r3, [pc, #380]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f013 0f02 	tst.w	r3, #2
 8000f56:	d003      	beq.n	8000f60 <HAL_RCC_OscConfig+0x154>
 8000f58:	6923      	ldr	r3, [r4, #16]
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	f040 815e 	bne.w	800121c <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f60:	4a5a      	ldr	r2, [pc, #360]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000f62:	6813      	ldr	r3, [r2, #0]
 8000f64:	6961      	ldr	r1, [r4, #20]
 8000f66:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000f6a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000f6e:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f70:	6823      	ldr	r3, [r4, #0]
 8000f72:	f013 0f08 	tst.w	r3, #8
 8000f76:	d03c      	beq.n	8000ff2 <HAL_RCC_OscConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f78:	69a3      	ldr	r3, [r4, #24]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d04f      	beq.n	800101e <HAL_RCC_OscConfig+0x212>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f7e:	4b55      	ldr	r3, [pc, #340]	; (80010d4 <HAL_RCC_OscConfig+0x2c8>)
 8000f80:	2201      	movs	r2, #1
 8000f82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f84:	f7ff fd30 	bl	80009e8 <HAL_GetTick>
 8000f88:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f8a:	4e50      	ldr	r6, [pc, #320]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000f8c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8000f8e:	f013 0f02 	tst.w	r3, #2
 8000f92:	d121      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f94:	f7ff fd28 	bl	80009e8 <HAL_GetTick>
 8000f98:	1b40      	subs	r0, r0, r5
 8000f9a:	2802      	cmp	r0, #2
 8000f9c:	d9f6      	bls.n	8000f8c <HAL_RCC_OscConfig+0x180>
        {
          return HAL_TIMEOUT;
 8000f9e:	2003      	movs	r0, #3
 8000fa0:	e13f      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fa2:	4a4a      	ldr	r2, [pc, #296]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000fa4:	6813      	ldr	r3, [r2, #0]
 8000fa6:	6961      	ldr	r1, [r4, #20]
 8000fa8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000fac:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000fb0:	6013      	str	r3, [r2, #0]
 8000fb2:	e7dd      	b.n	8000f70 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 8000fb4:	4b46      	ldr	r3, [pc, #280]	; (80010d0 <HAL_RCC_OscConfig+0x2c4>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000fba:	f7ff fd15 	bl	80009e8 <HAL_GetTick>
 8000fbe:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fc0:	4e42      	ldr	r6, [pc, #264]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000fc2:	6833      	ldr	r3, [r6, #0]
 8000fc4:	f013 0f02 	tst.w	r3, #2
 8000fc8:	d0d2      	beq.n	8000f70 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fca:	f7ff fd0d 	bl	80009e8 <HAL_GetTick>
 8000fce:	1b40      	subs	r0, r0, r5
 8000fd0:	2802      	cmp	r0, #2
 8000fd2:	d9f6      	bls.n	8000fc2 <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 8000fd4:	2003      	movs	r0, #3
 8000fd6:	e124      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000fd8:	4b3f      	ldr	r3, [pc, #252]	; (80010d8 <HAL_RCC_OscConfig+0x2cc>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a3f      	ldr	r2, [pc, #252]	; (80010dc <HAL_RCC_OscConfig+0x2d0>)
 8000fde:	fba2 2303 	umull	r2, r3, r2, r3
 8000fe2:	0a5b      	lsrs	r3, r3, #9
 8000fe4:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000fe6:	bf00      	nop
  }
  while (Delay --);
 8000fe8:	9b01      	ldr	r3, [sp, #4]
 8000fea:	1e5a      	subs	r2, r3, #1
 8000fec:	9201      	str	r2, [sp, #4]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d1f9      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x1da>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ff2:	6823      	ldr	r3, [r4, #0]
 8000ff4:	f013 0f04 	tst.w	r3, #4
 8000ff8:	f000 809c 	beq.w	8001134 <HAL_RCC_OscConfig+0x328>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ffc:	4b33      	ldr	r3, [pc, #204]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8000ffe:	69db      	ldr	r3, [r3, #28]
 8001000:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001004:	d11d      	bne.n	8001042 <HAL_RCC_OscConfig+0x236>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001006:	4b31      	ldr	r3, [pc, #196]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 8001008:	69da      	ldr	r2, [r3, #28]
 800100a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800100e:	61da      	str	r2, [r3, #28]
 8001010:	69db      	ldr	r3, [r3, #28]
 8001012:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001016:	9300      	str	r3, [sp, #0]
 8001018:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 800101a:	2501      	movs	r5, #1
 800101c:	e012      	b.n	8001044 <HAL_RCC_OscConfig+0x238>
      __HAL_RCC_LSI_DISABLE();
 800101e:	4b2d      	ldr	r3, [pc, #180]	; (80010d4 <HAL_RCC_OscConfig+0x2c8>)
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001024:	f7ff fce0 	bl	80009e8 <HAL_GetTick>
 8001028:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800102a:	4e28      	ldr	r6, [pc, #160]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 800102c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800102e:	f013 0f02 	tst.w	r3, #2
 8001032:	d0de      	beq.n	8000ff2 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001034:	f7ff fcd8 	bl	80009e8 <HAL_GetTick>
 8001038:	1b40      	subs	r0, r0, r5
 800103a:	2802      	cmp	r0, #2
 800103c:	d9f6      	bls.n	800102c <HAL_RCC_OscConfig+0x220>
          return HAL_TIMEOUT;
 800103e:	2003      	movs	r0, #3
 8001040:	e0ef      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 8001042:	2500      	movs	r5, #0
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001044:	4b26      	ldr	r3, [pc, #152]	; (80010e0 <HAL_RCC_OscConfig+0x2d4>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f413 7f80 	tst.w	r3, #256	; 0x100
 800104c:	d011      	beq.n	8001072 <HAL_RCC_OscConfig+0x266>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800104e:	68e3      	ldr	r3, [r4, #12]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d022      	beq.n	800109a <HAL_RCC_OscConfig+0x28e>
 8001054:	2b00      	cmp	r3, #0
 8001056:	d145      	bne.n	80010e4 <HAL_RCC_OscConfig+0x2d8>
 8001058:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800105c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001060:	6a1a      	ldr	r2, [r3, #32]
 8001062:	f022 0201 	bic.w	r2, r2, #1
 8001066:	621a      	str	r2, [r3, #32]
 8001068:	6a1a      	ldr	r2, [r3, #32]
 800106a:	f022 0204 	bic.w	r2, r2, #4
 800106e:	621a      	str	r2, [r3, #32]
 8001070:	e018      	b.n	80010a4 <HAL_RCC_OscConfig+0x298>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001072:	4a1b      	ldr	r2, [pc, #108]	; (80010e0 <HAL_RCC_OscConfig+0x2d4>)
 8001074:	6813      	ldr	r3, [r2, #0]
 8001076:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800107a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800107c:	f7ff fcb4 	bl	80009e8 <HAL_GetTick>
 8001080:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001082:	4f17      	ldr	r7, [pc, #92]	; (80010e0 <HAL_RCC_OscConfig+0x2d4>)
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	f413 7f80 	tst.w	r3, #256	; 0x100
 800108a:	d1e0      	bne.n	800104e <HAL_RCC_OscConfig+0x242>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800108c:	f7ff fcac 	bl	80009e8 <HAL_GetTick>
 8001090:	1b80      	subs	r0, r0, r6
 8001092:	2864      	cmp	r0, #100	; 0x64
 8001094:	d9f6      	bls.n	8001084 <HAL_RCC_OscConfig+0x278>
          return HAL_TIMEOUT;
 8001096:	2003      	movs	r0, #3
 8001098:	e0c3      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800109a:	4a0c      	ldr	r2, [pc, #48]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
 800109c:	6a13      	ldr	r3, [r2, #32]
 800109e:	f043 0301 	orr.w	r3, r3, #1
 80010a2:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010a4:	68e3      	ldr	r3, [r4, #12]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d032      	beq.n	8001110 <HAL_RCC_OscConfig+0x304>
      tickstart = HAL_GetTick();
 80010aa:	f7ff fc9d 	bl	80009e8 <HAL_GetTick>
 80010ae:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010b0:	4f06      	ldr	r7, [pc, #24]	; (80010cc <HAL_RCC_OscConfig+0x2c0>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010b2:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010b6:	6a3b      	ldr	r3, [r7, #32]
 80010b8:	f013 0f02 	tst.w	r3, #2
 80010bc:	d139      	bne.n	8001132 <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010be:	f7ff fc93 	bl	80009e8 <HAL_GetTick>
 80010c2:	1b80      	subs	r0, r0, r6
 80010c4:	4540      	cmp	r0, r8
 80010c6:	d9f6      	bls.n	80010b6 <HAL_RCC_OscConfig+0x2aa>
          return HAL_TIMEOUT;
 80010c8:	2003      	movs	r0, #3
 80010ca:	e0aa      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
 80010cc:	40021000 	.word	0x40021000
 80010d0:	42420000 	.word	0x42420000
 80010d4:	42420480 	.word	0x42420480
 80010d8:	20000000 	.word	0x20000000
 80010dc:	10624dd3 	.word	0x10624dd3
 80010e0:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010e4:	2b05      	cmp	r3, #5
 80010e6:	d009      	beq.n	80010fc <HAL_RCC_OscConfig+0x2f0>
 80010e8:	4b51      	ldr	r3, [pc, #324]	; (8001230 <HAL_RCC_OscConfig+0x424>)
 80010ea:	6a1a      	ldr	r2, [r3, #32]
 80010ec:	f022 0201 	bic.w	r2, r2, #1
 80010f0:	621a      	str	r2, [r3, #32]
 80010f2:	6a1a      	ldr	r2, [r3, #32]
 80010f4:	f022 0204 	bic.w	r2, r2, #4
 80010f8:	621a      	str	r2, [r3, #32]
 80010fa:	e7d3      	b.n	80010a4 <HAL_RCC_OscConfig+0x298>
 80010fc:	4b4c      	ldr	r3, [pc, #304]	; (8001230 <HAL_RCC_OscConfig+0x424>)
 80010fe:	6a1a      	ldr	r2, [r3, #32]
 8001100:	f042 0204 	orr.w	r2, r2, #4
 8001104:	621a      	str	r2, [r3, #32]
 8001106:	6a1a      	ldr	r2, [r3, #32]
 8001108:	f042 0201 	orr.w	r2, r2, #1
 800110c:	621a      	str	r2, [r3, #32]
 800110e:	e7c9      	b.n	80010a4 <HAL_RCC_OscConfig+0x298>
      tickstart = HAL_GetTick();
 8001110:	f7ff fc6a 	bl	80009e8 <HAL_GetTick>
 8001114:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001116:	4f46      	ldr	r7, [pc, #280]	; (8001230 <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001118:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800111c:	6a3b      	ldr	r3, [r7, #32]
 800111e:	f013 0f02 	tst.w	r3, #2
 8001122:	d006      	beq.n	8001132 <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001124:	f7ff fc60 	bl	80009e8 <HAL_GetTick>
 8001128:	1b80      	subs	r0, r0, r6
 800112a:	4540      	cmp	r0, r8
 800112c:	d9f6      	bls.n	800111c <HAL_RCC_OscConfig+0x310>
          return HAL_TIMEOUT;
 800112e:	2003      	movs	r0, #3
 8001130:	e077      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
    if (pwrclkchanged == SET)
 8001132:	b9e5      	cbnz	r5, 800116e <HAL_RCC_OscConfig+0x362>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001134:	69e3      	ldr	r3, [r4, #28]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d072      	beq.n	8001220 <HAL_RCC_OscConfig+0x414>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800113a:	4a3d      	ldr	r2, [pc, #244]	; (8001230 <HAL_RCC_OscConfig+0x424>)
 800113c:	6852      	ldr	r2, [r2, #4]
 800113e:	f002 020c 	and.w	r2, r2, #12
 8001142:	2a08      	cmp	r2, #8
 8001144:	d056      	beq.n	80011f4 <HAL_RCC_OscConfig+0x3e8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001146:	2b02      	cmp	r3, #2
 8001148:	d017      	beq.n	800117a <HAL_RCC_OscConfig+0x36e>
        __HAL_RCC_PLL_DISABLE();
 800114a:	4b3a      	ldr	r3, [pc, #232]	; (8001234 <HAL_RCC_OscConfig+0x428>)
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001150:	f7ff fc4a 	bl	80009e8 <HAL_GetTick>
 8001154:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001156:	4d36      	ldr	r5, [pc, #216]	; (8001230 <HAL_RCC_OscConfig+0x424>)
 8001158:	682b      	ldr	r3, [r5, #0]
 800115a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800115e:	d047      	beq.n	80011f0 <HAL_RCC_OscConfig+0x3e4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001160:	f7ff fc42 	bl	80009e8 <HAL_GetTick>
 8001164:	1b00      	subs	r0, r0, r4
 8001166:	2802      	cmp	r0, #2
 8001168:	d9f6      	bls.n	8001158 <HAL_RCC_OscConfig+0x34c>
            return HAL_TIMEOUT;
 800116a:	2003      	movs	r0, #3
 800116c:	e059      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 800116e:	4a30      	ldr	r2, [pc, #192]	; (8001230 <HAL_RCC_OscConfig+0x424>)
 8001170:	69d3      	ldr	r3, [r2, #28]
 8001172:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001176:	61d3      	str	r3, [r2, #28]
 8001178:	e7dc      	b.n	8001134 <HAL_RCC_OscConfig+0x328>
        __HAL_RCC_PLL_DISABLE();
 800117a:	4b2e      	ldr	r3, [pc, #184]	; (8001234 <HAL_RCC_OscConfig+0x428>)
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001180:	f7ff fc32 	bl	80009e8 <HAL_GetTick>
 8001184:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001186:	4e2a      	ldr	r6, [pc, #168]	; (8001230 <HAL_RCC_OscConfig+0x424>)
 8001188:	6833      	ldr	r3, [r6, #0]
 800118a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800118e:	d006      	beq.n	800119e <HAL_RCC_OscConfig+0x392>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001190:	f7ff fc2a 	bl	80009e8 <HAL_GetTick>
 8001194:	1b40      	subs	r0, r0, r5
 8001196:	2802      	cmp	r0, #2
 8001198:	d9f6      	bls.n	8001188 <HAL_RCC_OscConfig+0x37c>
            return HAL_TIMEOUT;
 800119a:	2003      	movs	r0, #3
 800119c:	e041      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800119e:	6a23      	ldr	r3, [r4, #32]
 80011a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011a4:	d01a      	beq.n	80011dc <HAL_RCC_OscConfig+0x3d0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011a6:	4922      	ldr	r1, [pc, #136]	; (8001230 <HAL_RCC_OscConfig+0x424>)
 80011a8:	684a      	ldr	r2, [r1, #4]
 80011aa:	6a23      	ldr	r3, [r4, #32]
 80011ac:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80011ae:	4303      	orrs	r3, r0
 80011b0:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80011b4:	4313      	orrs	r3, r2
 80011b6:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 80011b8:	4b1e      	ldr	r3, [pc, #120]	; (8001234 <HAL_RCC_OscConfig+0x428>)
 80011ba:	2201      	movs	r2, #1
 80011bc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80011be:	f7ff fc13 	bl	80009e8 <HAL_GetTick>
 80011c2:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011c4:	4d1a      	ldr	r5, [pc, #104]	; (8001230 <HAL_RCC_OscConfig+0x424>)
 80011c6:	682b      	ldr	r3, [r5, #0]
 80011c8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80011cc:	d10e      	bne.n	80011ec <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011ce:	f7ff fc0b 	bl	80009e8 <HAL_GetTick>
 80011d2:	1b00      	subs	r0, r0, r4
 80011d4:	2802      	cmp	r0, #2
 80011d6:	d9f6      	bls.n	80011c6 <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 80011d8:	2003      	movs	r0, #3
 80011da:	e022      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011dc:	4a14      	ldr	r2, [pc, #80]	; (8001230 <HAL_RCC_OscConfig+0x424>)
 80011de:	6853      	ldr	r3, [r2, #4]
 80011e0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80011e4:	68a1      	ldr	r1, [r4, #8]
 80011e6:	430b      	orrs	r3, r1
 80011e8:	6053      	str	r3, [r2, #4]
 80011ea:	e7dc      	b.n	80011a6 <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 80011ec:	2000      	movs	r0, #0
 80011ee:	e018      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
 80011f0:	2000      	movs	r0, #0
 80011f2:	e016      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d017      	beq.n	8001228 <HAL_RCC_OscConfig+0x41c>
        pll_config = RCC->CFGR;
 80011f8:	4b0d      	ldr	r3, [pc, #52]	; (8001230 <HAL_RCC_OscConfig+0x424>)
 80011fa:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011fc:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8001200:	6a22      	ldr	r2, [r4, #32]
 8001202:	4291      	cmp	r1, r2
 8001204:	d112      	bne.n	800122c <HAL_RCC_OscConfig+0x420>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001206:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800120a:	6a60      	ldr	r0, [r4, #36]	; 0x24
        return HAL_ERROR;
 800120c:	1a18      	subs	r0, r3, r0
 800120e:	bf18      	it	ne
 8001210:	2001      	movne	r0, #1
 8001212:	e006      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 8001214:	2001      	movs	r0, #1
}
 8001216:	4770      	bx	lr
        return HAL_ERROR;
 8001218:	2001      	movs	r0, #1
 800121a:	e002      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 800121c:	2001      	movs	r0, #1
 800121e:	e000      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 8001220:	2000      	movs	r0, #0
}
 8001222:	b002      	add	sp, #8
 8001224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 8001228:	2001      	movs	r0, #1
 800122a:	e7fa      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 800122c:	2001      	movs	r0, #1
 800122e:	e7f8      	b.n	8001222 <HAL_RCC_OscConfig+0x416>
 8001230:	40021000 	.word	0x40021000
 8001234:	42420060 	.word	0x42420060

08001238 <HAL_RCC_GetSysClockFreq>:
{
 8001238:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800123a:	4b16      	ldr	r3, [pc, #88]	; (8001294 <HAL_RCC_GetSysClockFreq+0x5c>)
 800123c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800123e:	f10d 0c18 	add.w	ip, sp, #24
 8001242:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001246:	f240 2301 	movw	r3, #513	; 0x201
 800124a:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 800124e:	4b12      	ldr	r3, [pc, #72]	; (8001298 <HAL_RCC_GetSysClockFreq+0x60>)
 8001250:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001252:	f003 020c 	and.w	r2, r3, #12
 8001256:	2a08      	cmp	r2, #8
 8001258:	d002      	beq.n	8001260 <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 800125a:	4810      	ldr	r0, [pc, #64]	; (800129c <HAL_RCC_GetSysClockFreq+0x64>)
}
 800125c:	b006      	add	sp, #24
 800125e:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001260:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001264:	4462      	add	r2, ip
 8001266:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800126a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800126e:	d00c      	beq.n	800128a <HAL_RCC_GetSysClockFreq+0x52>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001270:	4b09      	ldr	r3, [pc, #36]	; (8001298 <HAL_RCC_GetSysClockFreq+0x60>)
 8001272:	685b      	ldr	r3, [r3, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001274:	4809      	ldr	r0, [pc, #36]	; (800129c <HAL_RCC_GetSysClockFreq+0x64>)
 8001276:	fb00 f002 	mul.w	r0, r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800127a:	f3c3 4340 	ubfx	r3, r3, #17, #1
 800127e:	4463      	add	r3, ip
 8001280:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001284:	fbb0 f0f3 	udiv	r0, r0, r3
 8001288:	e7e8      	b.n	800125c <HAL_RCC_GetSysClockFreq+0x24>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800128a:	4805      	ldr	r0, [pc, #20]	; (80012a0 <HAL_RCC_GetSysClockFreq+0x68>)
 800128c:	fb00 f002 	mul.w	r0, r0, r2
 8001290:	e7e4      	b.n	800125c <HAL_RCC_GetSysClockFreq+0x24>
 8001292:	bf00      	nop
 8001294:	08001c9c 	.word	0x08001c9c
 8001298:	40021000 	.word	0x40021000
 800129c:	007a1200 	.word	0x007a1200
 80012a0:	003d0900 	.word	0x003d0900

080012a4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80012a4:	2800      	cmp	r0, #0
 80012a6:	f000 80a2 	beq.w	80013ee <HAL_RCC_ClockConfig+0x14a>
{
 80012aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012ae:	460d      	mov	r5, r1
 80012b0:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012b2:	4b53      	ldr	r3, [pc, #332]	; (8001400 <HAL_RCC_ClockConfig+0x15c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 0307 	and.w	r3, r3, #7
 80012ba:	428b      	cmp	r3, r1
 80012bc:	d20b      	bcs.n	80012d6 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012be:	4a50      	ldr	r2, [pc, #320]	; (8001400 <HAL_RCC_ClockConfig+0x15c>)
 80012c0:	6813      	ldr	r3, [r2, #0]
 80012c2:	f023 0307 	bic.w	r3, r3, #7
 80012c6:	430b      	orrs	r3, r1
 80012c8:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012ca:	6813      	ldr	r3, [r2, #0]
 80012cc:	f003 0307 	and.w	r3, r3, #7
 80012d0:	428b      	cmp	r3, r1
 80012d2:	f040 808e 	bne.w	80013f2 <HAL_RCC_ClockConfig+0x14e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012d6:	6823      	ldr	r3, [r4, #0]
 80012d8:	f013 0f02 	tst.w	r3, #2
 80012dc:	d017      	beq.n	800130e <HAL_RCC_ClockConfig+0x6a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012de:	f013 0f04 	tst.w	r3, #4
 80012e2:	d004      	beq.n	80012ee <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012e4:	4a47      	ldr	r2, [pc, #284]	; (8001404 <HAL_RCC_ClockConfig+0x160>)
 80012e6:	6853      	ldr	r3, [r2, #4]
 80012e8:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80012ec:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012ee:	6823      	ldr	r3, [r4, #0]
 80012f0:	f013 0f08 	tst.w	r3, #8
 80012f4:	d004      	beq.n	8001300 <HAL_RCC_ClockConfig+0x5c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012f6:	4a43      	ldr	r2, [pc, #268]	; (8001404 <HAL_RCC_ClockConfig+0x160>)
 80012f8:	6853      	ldr	r3, [r2, #4]
 80012fa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80012fe:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001300:	4a40      	ldr	r2, [pc, #256]	; (8001404 <HAL_RCC_ClockConfig+0x160>)
 8001302:	6853      	ldr	r3, [r2, #4]
 8001304:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001308:	68a1      	ldr	r1, [r4, #8]
 800130a:	430b      	orrs	r3, r1
 800130c:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800130e:	6823      	ldr	r3, [r4, #0]
 8001310:	f013 0f01 	tst.w	r3, #1
 8001314:	d031      	beq.n	800137a <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001316:	6862      	ldr	r2, [r4, #4]
 8001318:	2a01      	cmp	r2, #1
 800131a:	d020      	beq.n	800135e <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800131c:	2a02      	cmp	r2, #2
 800131e:	d025      	beq.n	800136c <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001320:	4b38      	ldr	r3, [pc, #224]	; (8001404 <HAL_RCC_ClockConfig+0x160>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f013 0f02 	tst.w	r3, #2
 8001328:	d065      	beq.n	80013f6 <HAL_RCC_ClockConfig+0x152>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800132a:	4936      	ldr	r1, [pc, #216]	; (8001404 <HAL_RCC_ClockConfig+0x160>)
 800132c:	684b      	ldr	r3, [r1, #4]
 800132e:	f023 0303 	bic.w	r3, r3, #3
 8001332:	4313      	orrs	r3, r2
 8001334:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8001336:	f7ff fb57 	bl	80009e8 <HAL_GetTick>
 800133a:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800133c:	4f31      	ldr	r7, [pc, #196]	; (8001404 <HAL_RCC_ClockConfig+0x160>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800133e:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f003 030c 	and.w	r3, r3, #12
 8001348:	6862      	ldr	r2, [r4, #4]
 800134a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800134e:	d014      	beq.n	800137a <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001350:	f7ff fb4a 	bl	80009e8 <HAL_GetTick>
 8001354:	1b80      	subs	r0, r0, r6
 8001356:	4540      	cmp	r0, r8
 8001358:	d9f3      	bls.n	8001342 <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 800135a:	2003      	movs	r0, #3
 800135c:	e045      	b.n	80013ea <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135e:	4b29      	ldr	r3, [pc, #164]	; (8001404 <HAL_RCC_ClockConfig+0x160>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001366:	d1e0      	bne.n	800132a <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8001368:	2001      	movs	r0, #1
 800136a:	e03e      	b.n	80013ea <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800136c:	4b25      	ldr	r3, [pc, #148]	; (8001404 <HAL_RCC_ClockConfig+0x160>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001374:	d1d9      	bne.n	800132a <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8001376:	2001      	movs	r0, #1
 8001378:	e037      	b.n	80013ea <HAL_RCC_ClockConfig+0x146>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800137a:	4b21      	ldr	r3, [pc, #132]	; (8001400 <HAL_RCC_ClockConfig+0x15c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0307 	and.w	r3, r3, #7
 8001382:	42ab      	cmp	r3, r5
 8001384:	d90a      	bls.n	800139c <HAL_RCC_ClockConfig+0xf8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001386:	4a1e      	ldr	r2, [pc, #120]	; (8001400 <HAL_RCC_ClockConfig+0x15c>)
 8001388:	6813      	ldr	r3, [r2, #0]
 800138a:	f023 0307 	bic.w	r3, r3, #7
 800138e:	432b      	orrs	r3, r5
 8001390:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001392:	6813      	ldr	r3, [r2, #0]
 8001394:	f003 0307 	and.w	r3, r3, #7
 8001398:	42ab      	cmp	r3, r5
 800139a:	d12e      	bne.n	80013fa <HAL_RCC_ClockConfig+0x156>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800139c:	6823      	ldr	r3, [r4, #0]
 800139e:	f013 0f04 	tst.w	r3, #4
 80013a2:	d006      	beq.n	80013b2 <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013a4:	4a17      	ldr	r2, [pc, #92]	; (8001404 <HAL_RCC_ClockConfig+0x160>)
 80013a6:	6853      	ldr	r3, [r2, #4]
 80013a8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013ac:	68e1      	ldr	r1, [r4, #12]
 80013ae:	430b      	orrs	r3, r1
 80013b0:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013b2:	6823      	ldr	r3, [r4, #0]
 80013b4:	f013 0f08 	tst.w	r3, #8
 80013b8:	d007      	beq.n	80013ca <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013ba:	4a12      	ldr	r2, [pc, #72]	; (8001404 <HAL_RCC_ClockConfig+0x160>)
 80013bc:	6853      	ldr	r3, [r2, #4]
 80013be:	6921      	ldr	r1, [r4, #16]
 80013c0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80013c4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80013c8:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013ca:	f7ff ff35 	bl	8001238 <HAL_RCC_GetSysClockFreq>
 80013ce:	4b0d      	ldr	r3, [pc, #52]	; (8001404 <HAL_RCC_ClockConfig+0x160>)
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80013d6:	4a0c      	ldr	r2, [pc, #48]	; (8001408 <HAL_RCC_ClockConfig+0x164>)
 80013d8:	5cd3      	ldrb	r3, [r2, r3]
 80013da:	40d8      	lsrs	r0, r3
 80013dc:	4b0b      	ldr	r3, [pc, #44]	; (800140c <HAL_RCC_ClockConfig+0x168>)
 80013de:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80013e0:	4b0b      	ldr	r3, [pc, #44]	; (8001410 <HAL_RCC_ClockConfig+0x16c>)
 80013e2:	6818      	ldr	r0, [r3, #0]
 80013e4:	f7ff fabc 	bl	8000960 <HAL_InitTick>
  return HAL_OK;
 80013e8:	2000      	movs	r0, #0
}
 80013ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 80013ee:	2001      	movs	r0, #1
}
 80013f0:	4770      	bx	lr
    return HAL_ERROR;
 80013f2:	2001      	movs	r0, #1
 80013f4:	e7f9      	b.n	80013ea <HAL_RCC_ClockConfig+0x146>
        return HAL_ERROR;
 80013f6:	2001      	movs	r0, #1
 80013f8:	e7f7      	b.n	80013ea <HAL_RCC_ClockConfig+0x146>
    return HAL_ERROR;
 80013fa:	2001      	movs	r0, #1
 80013fc:	e7f5      	b.n	80013ea <HAL_RCC_ClockConfig+0x146>
 80013fe:	bf00      	nop
 8001400:	40022000 	.word	0x40022000
 8001404:	40021000 	.word	0x40021000
 8001408:	08001c84 	.word	0x08001c84
 800140c:	20000000 	.word	0x20000000
 8001410:	20000008 	.word	0x20000008

08001414 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001414:	4b04      	ldr	r3, [pc, #16]	; (8001428 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800141c:	4a03      	ldr	r2, [pc, #12]	; (800142c <HAL_RCC_GetPCLK1Freq+0x18>)
 800141e:	5cd3      	ldrb	r3, [r2, r3]
 8001420:	4a03      	ldr	r2, [pc, #12]	; (8001430 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001422:	6810      	ldr	r0, [r2, #0]
}
 8001424:	40d8      	lsrs	r0, r3
 8001426:	4770      	bx	lr
 8001428:	40021000 	.word	0x40021000
 800142c:	08001c94 	.word	0x08001c94
 8001430:	20000000 	.word	0x20000000

08001434 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001434:	4b04      	ldr	r3, [pc, #16]	; (8001448 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800143c:	4a03      	ldr	r2, [pc, #12]	; (800144c <HAL_RCC_GetPCLK2Freq+0x18>)
 800143e:	5cd3      	ldrb	r3, [r2, r3]
 8001440:	4a03      	ldr	r2, [pc, #12]	; (8001450 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001442:	6810      	ldr	r0, [r2, #0]
}
 8001444:	40d8      	lsrs	r0, r3
 8001446:	4770      	bx	lr
 8001448:	40021000 	.word	0x40021000
 800144c:	08001c94 	.word	0x08001c94
 8001450:	20000000 	.word	0x20000000

08001454 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001458:	b082      	sub	sp, #8
 800145a:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800145c:	6803      	ldr	r3, [r0, #0]
 800145e:	f013 0f01 	tst.w	r3, #1
 8001462:	d034      	beq.n	80014ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001464:	4b3e      	ldr	r3, [pc, #248]	; (8001560 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001466:	69db      	ldr	r3, [r3, #28]
 8001468:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800146c:	d147      	bne.n	80014fe <HAL_RCCEx_PeriphCLKConfig+0xaa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800146e:	4b3c      	ldr	r3, [pc, #240]	; (8001560 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001470:	69da      	ldr	r2, [r3, #28]
 8001472:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001476:	61da      	str	r2, [r3, #28]
 8001478:	69db      	ldr	r3, [r3, #28]
 800147a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800147e:	9301      	str	r3, [sp, #4]
 8001480:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001482:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001484:	4b37      	ldr	r3, [pc, #220]	; (8001564 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f413 7f80 	tst.w	r3, #256	; 0x100
 800148c:	d039      	beq.n	8001502 <HAL_RCCEx_PeriphCLKConfig+0xae>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800148e:	4b34      	ldr	r3, [pc, #208]	; (8001560 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001490:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001492:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001496:	d011      	beq.n	80014bc <HAL_RCCEx_PeriphCLKConfig+0x68>
 8001498:	6862      	ldr	r2, [r4, #4]
 800149a:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800149e:	429a      	cmp	r2, r3
 80014a0:	d00c      	beq.n	80014bc <HAL_RCCEx_PeriphCLKConfig+0x68>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80014a2:	4a2f      	ldr	r2, [pc, #188]	; (8001560 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80014a4:	6a13      	ldr	r3, [r2, #32]
 80014a6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80014aa:	492f      	ldr	r1, [pc, #188]	; (8001568 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 80014ac:	2601      	movs	r6, #1
 80014ae:	600e      	str	r6, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80014b0:	2600      	movs	r6, #0
 80014b2:	600e      	str	r6, [r1, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80014b4:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80014b6:	f013 0f01 	tst.w	r3, #1
 80014ba:	d136      	bne.n	800152a <HAL_RCCEx_PeriphCLKConfig+0xd6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80014bc:	4a28      	ldr	r2, [pc, #160]	; (8001560 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80014be:	6a13      	ldr	r3, [r2, #32]
 80014c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80014c4:	6861      	ldr	r1, [r4, #4]
 80014c6:	430b      	orrs	r3, r1
 80014c8:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80014ca:	2d00      	cmp	r5, #0
 80014cc:	d13e      	bne.n	800154c <HAL_RCCEx_PeriphCLKConfig+0xf8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80014ce:	6823      	ldr	r3, [r4, #0]
 80014d0:	f013 0f02 	tst.w	r3, #2
 80014d4:	d006      	beq.n	80014e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80014d6:	4a22      	ldr	r2, [pc, #136]	; (8001560 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80014d8:	6853      	ldr	r3, [r2, #4]
 80014da:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014de:	68a1      	ldr	r1, [r4, #8]
 80014e0:	430b      	orrs	r3, r1
 80014e2:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80014e4:	6823      	ldr	r3, [r4, #0]
 80014e6:	f013 0f10 	tst.w	r3, #16
 80014ea:	d034      	beq.n	8001556 <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80014ec:	4a1c      	ldr	r2, [pc, #112]	; (8001560 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80014ee:	6853      	ldr	r3, [r2, #4]
 80014f0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80014f4:	68e1      	ldr	r1, [r4, #12]
 80014f6:	430b      	orrs	r3, r1
 80014f8:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80014fa:	2000      	movs	r0, #0
 80014fc:	e02c      	b.n	8001558 <HAL_RCCEx_PeriphCLKConfig+0x104>
    FlagStatus       pwrclkchanged = RESET;
 80014fe:	2500      	movs	r5, #0
 8001500:	e7c0      	b.n	8001484 <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001502:	4a18      	ldr	r2, [pc, #96]	; (8001564 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8001504:	6813      	ldr	r3, [r2, #0]
 8001506:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800150a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800150c:	f7ff fa6c 	bl	80009e8 <HAL_GetTick>
 8001510:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001512:	4f14      	ldr	r7, [pc, #80]	; (8001564 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	f413 7f80 	tst.w	r3, #256	; 0x100
 800151a:	d1b8      	bne.n	800148e <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800151c:	f7ff fa64 	bl	80009e8 <HAL_GetTick>
 8001520:	1b80      	subs	r0, r0, r6
 8001522:	2864      	cmp	r0, #100	; 0x64
 8001524:	d9f6      	bls.n	8001514 <HAL_RCCEx_PeriphCLKConfig+0xc0>
          return HAL_TIMEOUT;
 8001526:	2003      	movs	r0, #3
 8001528:	e016      	b.n	8001558 <HAL_RCCEx_PeriphCLKConfig+0x104>
        tickstart = HAL_GetTick();
 800152a:	f7ff fa5d 	bl	80009e8 <HAL_GetTick>
 800152e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001530:	4f0b      	ldr	r7, [pc, #44]	; (8001560 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001532:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001536:	6a3b      	ldr	r3, [r7, #32]
 8001538:	f013 0f02 	tst.w	r3, #2
 800153c:	d1be      	bne.n	80014bc <HAL_RCCEx_PeriphCLKConfig+0x68>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800153e:	f7ff fa53 	bl	80009e8 <HAL_GetTick>
 8001542:	1b80      	subs	r0, r0, r6
 8001544:	4540      	cmp	r0, r8
 8001546:	d9f6      	bls.n	8001536 <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
 8001548:	2003      	movs	r0, #3
 800154a:	e005      	b.n	8001558 <HAL_RCCEx_PeriphCLKConfig+0x104>
      __HAL_RCC_PWR_CLK_DISABLE();
 800154c:	69d3      	ldr	r3, [r2, #28]
 800154e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001552:	61d3      	str	r3, [r2, #28]
 8001554:	e7bb      	b.n	80014ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
  return HAL_OK;
 8001556:	2000      	movs	r0, #0
}
 8001558:	b002      	add	sp, #8
 800155a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800155e:	bf00      	nop
 8001560:	40021000 	.word	0x40021000
 8001564:	40007000 	.word	0x40007000
 8001568:	42420440 	.word	0x42420440

0800156c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800156c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800156e:	6a03      	ldr	r3, [r0, #32]
 8001570:	f023 0301 	bic.w	r3, r3, #1
 8001574:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001576:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001578:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800157a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800157c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001580:	680d      	ldr	r5, [r1, #0]
 8001582:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001584:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001588:	688d      	ldr	r5, [r1, #8]
 800158a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800158c:	4d0b      	ldr	r5, [pc, #44]	; (80015bc <TIM_OC1_SetConfig+0x50>)
 800158e:	42a8      	cmp	r0, r5
 8001590:	d006      	beq.n	80015a0 <TIM_OC1_SetConfig+0x34>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001592:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001594:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001596:	684a      	ldr	r2, [r1, #4]
 8001598:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800159a:	6203      	str	r3, [r0, #32]
}
 800159c:	bc70      	pop	{r4, r5, r6}
 800159e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 80015a0:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80015a4:	68cd      	ldr	r5, [r1, #12]
 80015a6:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80015a8:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80015ac:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80015b0:	694d      	ldr	r5, [r1, #20]
 80015b2:	698e      	ldr	r6, [r1, #24]
 80015b4:	4335      	orrs	r5, r6
 80015b6:	432c      	orrs	r4, r5
 80015b8:	e7eb      	b.n	8001592 <TIM_OC1_SetConfig+0x26>
 80015ba:	bf00      	nop
 80015bc:	40012c00 	.word	0x40012c00

080015c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80015c0:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80015c2:	6a03      	ldr	r3, [r0, #32]
 80015c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80015c8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80015ca:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80015cc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80015ce:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80015d0:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80015d4:	680d      	ldr	r5, [r1, #0]
 80015d6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80015d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80015dc:	688d      	ldr	r5, [r1, #8]
 80015de:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80015e2:	4d0c      	ldr	r5, [pc, #48]	; (8001614 <TIM_OC3_SetConfig+0x54>)
 80015e4:	42a8      	cmp	r0, r5
 80015e6:	d006      	beq.n	80015f6 <TIM_OC3_SetConfig+0x36>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80015e8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80015ea:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80015ec:	684a      	ldr	r2, [r1, #4]
 80015ee:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80015f0:	6203      	str	r3, [r0, #32]
}
 80015f2:	bc70      	pop	{r4, r5, r6}
 80015f4:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 80015f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80015fa:	68cd      	ldr	r5, [r1, #12]
 80015fc:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8001600:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001604:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001608:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800160a:	698e      	ldr	r6, [r1, #24]
 800160c:	4335      	orrs	r5, r6
 800160e:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 8001612:	e7e9      	b.n	80015e8 <TIM_OC3_SetConfig+0x28>
 8001614:	40012c00 	.word	0x40012c00

08001618 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001618:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800161a:	6a03      	ldr	r3, [r0, #32]
 800161c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001620:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001622:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001624:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001626:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001628:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800162c:	680d      	ldr	r5, [r1, #0]
 800162e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001632:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001636:	688d      	ldr	r5, [r1, #8]
 8001638:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800163c:	4d07      	ldr	r5, [pc, #28]	; (800165c <TIM_OC4_SetConfig+0x44>)
 800163e:	42a8      	cmp	r0, r5
 8001640:	d006      	beq.n	8001650 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001642:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001644:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001646:	684a      	ldr	r2, [r1, #4]
 8001648:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800164a:	6203      	str	r3, [r0, #32]
}
 800164c:	bc30      	pop	{r4, r5}
 800164e:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001650:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001654:	694d      	ldr	r5, [r1, #20]
 8001656:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800165a:	e7f2      	b.n	8001642 <TIM_OC4_SetConfig+0x2a>
 800165c:	40012c00 	.word	0x40012c00

08001660 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8001660:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001662:	4a25      	ldr	r2, [pc, #148]	; (80016f8 <TIM_Base_SetConfig+0x98>)
 8001664:	4290      	cmp	r0, r2
 8001666:	d014      	beq.n	8001692 <TIM_Base_SetConfig+0x32>
 8001668:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800166c:	d02b      	beq.n	80016c6 <TIM_Base_SetConfig+0x66>
 800166e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001672:	4290      	cmp	r0, r2
 8001674:	d022      	beq.n	80016bc <TIM_Base_SetConfig+0x5c>
 8001676:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800167a:	4290      	cmp	r0, r2
 800167c:	d037      	beq.n	80016ee <TIM_Base_SetConfig+0x8e>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800167e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001682:	694a      	ldr	r2, [r1, #20]
 8001684:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001686:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001688:	688b      	ldr	r3, [r1, #8]
 800168a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800168c:	680b      	ldr	r3, [r1, #0]
 800168e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001690:	e02a      	b.n	80016e8 <TIM_Base_SetConfig+0x88>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001696:	684a      	ldr	r2, [r1, #4]
 8001698:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800169a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800169e:	68ca      	ldr	r2, [r1, #12]
 80016a0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80016a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80016a6:	694a      	ldr	r2, [r1, #20]
 80016a8:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80016aa:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80016ac:	688b      	ldr	r3, [r1, #8]
 80016ae:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80016b0:	680b      	ldr	r3, [r1, #0]
 80016b2:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80016b4:	690a      	ldr	r2, [r1, #16]
 80016b6:	4b10      	ldr	r3, [pc, #64]	; (80016f8 <TIM_Base_SetConfig+0x98>)
 80016b8:	631a      	str	r2, [r3, #48]	; 0x30
 80016ba:	e015      	b.n	80016e8 <TIM_Base_SetConfig+0x88>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80016bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80016c0:	684a      	ldr	r2, [r1, #4]
 80016c2:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80016c4:	e003      	b.n	80016ce <TIM_Base_SetConfig+0x6e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80016c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80016ca:	684a      	ldr	r2, [r1, #4]
 80016cc:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80016ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016d2:	68ca      	ldr	r2, [r1, #12]
 80016d4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80016d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80016da:	694a      	ldr	r2, [r1, #20]
 80016dc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80016de:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80016e0:	688b      	ldr	r3, [r1, #8]
 80016e2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80016e4:	680b      	ldr	r3, [r1, #0]
 80016e6:	6283      	str	r3, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80016e8:	2301      	movs	r3, #1
 80016ea:	6143      	str	r3, [r0, #20]
}
 80016ec:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80016ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80016f2:	684a      	ldr	r2, [r1, #4]
 80016f4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80016f6:	e7ea      	b.n	80016ce <TIM_Base_SetConfig+0x6e>
 80016f8:	40012c00 	.word	0x40012c00

080016fc <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80016fc:	b340      	cbz	r0, 8001750 <HAL_TIM_PWM_Init+0x54>
{
 80016fe:	b510      	push	{r4, lr}
 8001700:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8001702:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001706:	b1f3      	cbz	r3, 8001746 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8001708:	2302      	movs	r3, #2
 800170a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800170e:	4621      	mov	r1, r4
 8001710:	f851 0b04 	ldr.w	r0, [r1], #4
 8001714:	f7ff ffa4 	bl	8001660 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001718:	2301      	movs	r3, #1
 800171a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800171e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001722:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8001726:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800172a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800172e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001732:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001736:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800173a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800173e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001742:	2000      	movs	r0, #0
}
 8001744:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8001746:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800174a:	f7fe ff07 	bl	800055c <HAL_TIM_PWM_MspInit>
 800174e:	e7db      	b.n	8001708 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8001750:	2001      	movs	r0, #1
}
 8001752:	4770      	bx	lr

08001754 <TIM_OC2_SetConfig>:
{
 8001754:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001756:	6a03      	ldr	r3, [r0, #32]
 8001758:	f023 0310 	bic.w	r3, r3, #16
 800175c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800175e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001760:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001762:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001764:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001768:	680d      	ldr	r5, [r1, #0]
 800176a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800176e:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001772:	688d      	ldr	r5, [r1, #8]
 8001774:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001778:	4d0c      	ldr	r5, [pc, #48]	; (80017ac <TIM_OC2_SetConfig+0x58>)
 800177a:	42a8      	cmp	r0, r5
 800177c:	d006      	beq.n	800178c <TIM_OC2_SetConfig+0x38>
  TIMx->CR2 = tmpcr2;
 800177e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001780:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001782:	684a      	ldr	r2, [r1, #4]
 8001784:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001786:	6203      	str	r3, [r0, #32]
}
 8001788:	bc70      	pop	{r4, r5, r6}
 800178a:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 800178c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001790:	68cd      	ldr	r5, [r1, #12]
 8001792:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8001796:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800179a:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800179e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80017a0:	698e      	ldr	r6, [r1, #24]
 80017a2:	4335      	orrs	r5, r6
 80017a4:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80017a8:	e7e9      	b.n	800177e <TIM_OC2_SetConfig+0x2a>
 80017aa:	bf00      	nop
 80017ac:	40012c00 	.word	0x40012c00

080017b0 <HAL_TIM_PWM_ConfigChannel>:
{
 80017b0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80017b2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d060      	beq.n	800187c <HAL_TIM_PWM_ConfigChannel+0xcc>
 80017ba:	4604      	mov	r4, r0
 80017bc:	460d      	mov	r5, r1
 80017be:	2301      	movs	r3, #1
 80017c0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80017c4:	2a0c      	cmp	r2, #12
 80017c6:	d81a      	bhi.n	80017fe <HAL_TIM_PWM_ConfigChannel+0x4e>
 80017c8:	e8df f002 	tbb	[pc, r2]
 80017cc:	19191907 	.word	0x19191907
 80017d0:	1919191d 	.word	0x1919191d
 80017d4:	19191931 	.word	0x19191931
 80017d8:	44          	.byte	0x44
 80017d9:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80017da:	6800      	ldr	r0, [r0, #0]
 80017dc:	f7ff fec6 	bl	800156c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80017e0:	6822      	ldr	r2, [r4, #0]
 80017e2:	6993      	ldr	r3, [r2, #24]
 80017e4:	f043 0308 	orr.w	r3, r3, #8
 80017e8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80017ea:	6822      	ldr	r2, [r4, #0]
 80017ec:	6993      	ldr	r3, [r2, #24]
 80017ee:	f023 0304 	bic.w	r3, r3, #4
 80017f2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80017f4:	6822      	ldr	r2, [r4, #0]
 80017f6:	6993      	ldr	r3, [r2, #24]
 80017f8:	6929      	ldr	r1, [r5, #16]
 80017fa:	430b      	orrs	r3, r1
 80017fc:	6193      	str	r3, [r2, #24]
  __HAL_UNLOCK(htim);
 80017fe:	2000      	movs	r0, #0
 8001800:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001804:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001806:	6800      	ldr	r0, [r0, #0]
 8001808:	f7ff ffa4 	bl	8001754 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800180c:	6822      	ldr	r2, [r4, #0]
 800180e:	6993      	ldr	r3, [r2, #24]
 8001810:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001814:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001816:	6822      	ldr	r2, [r4, #0]
 8001818:	6993      	ldr	r3, [r2, #24]
 800181a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800181e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001820:	6822      	ldr	r2, [r4, #0]
 8001822:	6993      	ldr	r3, [r2, #24]
 8001824:	6929      	ldr	r1, [r5, #16]
 8001826:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800182a:	6193      	str	r3, [r2, #24]
      break;
 800182c:	e7e7      	b.n	80017fe <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800182e:	6800      	ldr	r0, [r0, #0]
 8001830:	f7ff fec6 	bl	80015c0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001834:	6822      	ldr	r2, [r4, #0]
 8001836:	69d3      	ldr	r3, [r2, #28]
 8001838:	f043 0308 	orr.w	r3, r3, #8
 800183c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800183e:	6822      	ldr	r2, [r4, #0]
 8001840:	69d3      	ldr	r3, [r2, #28]
 8001842:	f023 0304 	bic.w	r3, r3, #4
 8001846:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001848:	6822      	ldr	r2, [r4, #0]
 800184a:	69d3      	ldr	r3, [r2, #28]
 800184c:	6929      	ldr	r1, [r5, #16]
 800184e:	430b      	orrs	r3, r1
 8001850:	61d3      	str	r3, [r2, #28]
      break;
 8001852:	e7d4      	b.n	80017fe <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001854:	6800      	ldr	r0, [r0, #0]
 8001856:	f7ff fedf 	bl	8001618 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800185a:	6822      	ldr	r2, [r4, #0]
 800185c:	69d3      	ldr	r3, [r2, #28]
 800185e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001862:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001864:	6822      	ldr	r2, [r4, #0]
 8001866:	69d3      	ldr	r3, [r2, #28]
 8001868:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800186c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800186e:	6822      	ldr	r2, [r4, #0]
 8001870:	69d3      	ldr	r3, [r2, #28]
 8001872:	6929      	ldr	r1, [r5, #16]
 8001874:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001878:	61d3      	str	r3, [r2, #28]
      break;
 800187a:	e7c0      	b.n	80017fe <HAL_TIM_PWM_ConfigChannel+0x4e>
  __HAL_LOCK(htim);
 800187c:	2002      	movs	r0, #2
 800187e:	e7c1      	b.n	8001804 <HAL_TIM_PWM_ConfigChannel+0x54>

08001880 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001880:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001882:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001886:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001888:	2401      	movs	r4, #1
 800188a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 800188c:	ea23 0304 	bic.w	r3, r3, r4
 8001890:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001892:	6a03      	ldr	r3, [r0, #32]
 8001894:	408a      	lsls	r2, r1
 8001896:	431a      	orrs	r2, r3
 8001898:	6202      	str	r2, [r0, #32]
}
 800189a:	bc10      	pop	{r4}
 800189c:	4770      	bx	lr
	...

080018a0 <HAL_TIM_PWM_Start>:
{
 80018a0:	b510      	push	{r4, lr}
 80018a2:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80018a4:	460b      	mov	r3, r1
 80018a6:	bb01      	cbnz	r1, 80018ea <HAL_TIM_PWM_Start+0x4a>
 80018a8:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80018ac:	b2d2      	uxtb	r2, r2
 80018ae:	2a01      	cmp	r2, #1
 80018b0:	d14c      	bne.n	800194c <HAL_TIM_PWM_Start+0xac>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80018b2:	2202      	movs	r2, #2
 80018b4:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80018b8:	2201      	movs	r2, #1
 80018ba:	4619      	mov	r1, r3
 80018bc:	6820      	ldr	r0, [r4, #0]
 80018be:	f7ff ffdf 	bl	8001880 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80018c2:	6823      	ldr	r3, [r4, #0]
 80018c4:	4a26      	ldr	r2, [pc, #152]	; (8001960 <HAL_TIM_PWM_Start+0xc0>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d02e      	beq.n	8001928 <HAL_TIM_PWM_Start+0x88>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80018ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018ce:	d032      	beq.n	8001936 <HAL_TIM_PWM_Start+0x96>
 80018d0:	4a24      	ldr	r2, [pc, #144]	; (8001964 <HAL_TIM_PWM_Start+0xc4>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d02f      	beq.n	8001936 <HAL_TIM_PWM_Start+0x96>
 80018d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80018da:	4293      	cmp	r3, r2
 80018dc:	d02b      	beq.n	8001936 <HAL_TIM_PWM_Start+0x96>
    __HAL_TIM_ENABLE(htim);
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	f042 0201 	orr.w	r2, r2, #1
 80018e4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80018e6:	2000      	movs	r0, #0
 80018e8:	e02f      	b.n	800194a <HAL_TIM_PWM_Start+0xaa>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80018ea:	2904      	cmp	r1, #4
 80018ec:	d00a      	beq.n	8001904 <HAL_TIM_PWM_Start+0x64>
 80018ee:	2908      	cmp	r1, #8
 80018f0:	d011      	beq.n	8001916 <HAL_TIM_PWM_Start+0x76>
 80018f2:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80018f6:	b2d2      	uxtb	r2, r2
 80018f8:	2a01      	cmp	r2, #1
 80018fa:	d12d      	bne.n	8001958 <HAL_TIM_PWM_Start+0xb8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80018fc:	2202      	movs	r2, #2
 80018fe:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
 8001902:	e7d9      	b.n	80018b8 <HAL_TIM_PWM_Start+0x18>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001904:	f890 203f 	ldrb.w	r2, [r0, #63]	; 0x3f
 8001908:	b2d2      	uxtb	r2, r2
 800190a:	2a01      	cmp	r2, #1
 800190c:	d120      	bne.n	8001950 <HAL_TIM_PWM_Start+0xb0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800190e:	2202      	movs	r2, #2
 8001910:	f880 203f 	strb.w	r2, [r0, #63]	; 0x3f
 8001914:	e7d0      	b.n	80018b8 <HAL_TIM_PWM_Start+0x18>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001916:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 800191a:	b2d2      	uxtb	r2, r2
 800191c:	2a01      	cmp	r2, #1
 800191e:	d119      	bne.n	8001954 <HAL_TIM_PWM_Start+0xb4>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001920:	2202      	movs	r2, #2
 8001922:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
 8001926:	e7c7      	b.n	80018b8 <HAL_TIM_PWM_Start+0x18>
    __HAL_TIM_MOE_ENABLE(htim);
 8001928:	6c53      	ldr	r3, [r2, #68]	; 0x44
 800192a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800192e:	6453      	str	r3, [r2, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001930:	6823      	ldr	r3, [r4, #0]
 8001932:	4293      	cmp	r3, r2
 8001934:	d1c9      	bne.n	80018ca <HAL_TIM_PWM_Start+0x2a>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001936:	689a      	ldr	r2, [r3, #8]
 8001938:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800193c:	2a06      	cmp	r2, #6
 800193e:	d00d      	beq.n	800195c <HAL_TIM_PWM_Start+0xbc>
      __HAL_TIM_ENABLE(htim);
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	f042 0201 	orr.w	r2, r2, #1
 8001946:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001948:	2000      	movs	r0, #0
}
 800194a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800194c:	2001      	movs	r0, #1
 800194e:	e7fc      	b.n	800194a <HAL_TIM_PWM_Start+0xaa>
 8001950:	2001      	movs	r0, #1
 8001952:	e7fa      	b.n	800194a <HAL_TIM_PWM_Start+0xaa>
 8001954:	2001      	movs	r0, #1
 8001956:	e7f8      	b.n	800194a <HAL_TIM_PWM_Start+0xaa>
 8001958:	2001      	movs	r0, #1
 800195a:	e7f6      	b.n	800194a <HAL_TIM_PWM_Start+0xaa>
  return HAL_OK;
 800195c:	2000      	movs	r0, #0
 800195e:	e7f4      	b.n	800194a <HAL_TIM_PWM_Start+0xaa>
 8001960:	40012c00 	.word	0x40012c00
 8001964:	40000400 	.word	0x40000400

08001968 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001968:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800196c:	2b01      	cmp	r3, #1
 800196e:	d02b      	beq.n	80019c8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 8001970:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8001972:	2301      	movs	r3, #1
 8001974:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001978:	2302      	movs	r3, #2
 800197a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800197e:	6804      	ldr	r4, [r0, #0]
 8001980:	6863      	ldr	r3, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001982:	68a2      	ldr	r2, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001984:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001988:	680d      	ldr	r5, [r1, #0]
 800198a:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800198c:	6063      	str	r3, [r4, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800198e:	6803      	ldr	r3, [r0, #0]
 8001990:	4c0e      	ldr	r4, [pc, #56]	; (80019cc <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8001992:	42a3      	cmp	r3, r4
 8001994:	d00a      	beq.n	80019ac <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8001996:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800199a:	d007      	beq.n	80019ac <HAL_TIMEx_MasterConfigSynchronization+0x44>
 800199c:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 80019a0:	42a3      	cmp	r3, r4
 80019a2:	d003      	beq.n	80019ac <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80019a4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80019a8:	42a3      	cmp	r3, r4
 80019aa:	d104      	bne.n	80019b6 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80019ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80019b0:	6849      	ldr	r1, [r1, #4]
 80019b2:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80019b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80019b6:	2301      	movs	r3, #1
 80019b8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80019bc:	2300      	movs	r3, #0
 80019be:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80019c2:	4618      	mov	r0, r3
}
 80019c4:	bc30      	pop	{r4, r5}
 80019c6:	4770      	bx	lr
  __HAL_LOCK(htim);
 80019c8:	2002      	movs	r0, #2
}
 80019ca:	4770      	bx	lr
 80019cc:	40012c00 	.word	0x40012c00

080019d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80019d0:	b510      	push	{r4, lr}
 80019d2:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80019d4:	6802      	ldr	r2, [r0, #0]
 80019d6:	6913      	ldr	r3, [r2, #16]
 80019d8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80019dc:	68c1      	ldr	r1, [r0, #12]
 80019de:	430b      	orrs	r3, r1
 80019e0:	6113      	str	r3, [r2, #16]
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  MODIFY_REG(huart->Instance->CR1,
 80019e2:	6801      	ldr	r1, [r0, #0]
 80019e4:	68ca      	ldr	r2, [r1, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80019e6:	6883      	ldr	r3, [r0, #8]
 80019e8:	6900      	ldr	r0, [r0, #16]
 80019ea:	4303      	orrs	r3, r0
 80019ec:	6960      	ldr	r0, [r4, #20]
 80019ee:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 80019f0:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 80019f4:	f022 020c 	bic.w	r2, r2, #12
 80019f8:	4313      	orrs	r3, r2
 80019fa:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80019fc:	6822      	ldr	r2, [r4, #0]
 80019fe:	6953      	ldr	r3, [r2, #20]
 8001a00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a04:	69a1      	ldr	r1, [r4, #24]
 8001a06:	430b      	orrs	r3, r1
 8001a08:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 8001a0a:	6822      	ldr	r2, [r4, #0]
 8001a0c:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <UART_SetConfig+0x80>)
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d01a      	beq.n	8001a48 <UART_SetConfig+0x78>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001a12:	f7ff fcff 	bl	8001414 <HAL_RCC_GetPCLK1Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001a16:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a1a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001a1e:	6863      	ldr	r3, [r4, #4]
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a26:	6824      	ldr	r4, [r4, #0]
 8001a28:	480a      	ldr	r0, [pc, #40]	; (8001a54 <UART_SetConfig+0x84>)
 8001a2a:	fba0 2103 	umull	r2, r1, r0, r3
 8001a2e:	0949      	lsrs	r1, r1, #5
 8001a30:	2264      	movs	r2, #100	; 0x64
 8001a32:	fb02 3311 	mls	r3, r2, r1, r3
 8001a36:	011b      	lsls	r3, r3, #4
 8001a38:	3332      	adds	r3, #50	; 0x32
 8001a3a:	fba0 2303 	umull	r2, r3, r0, r3
 8001a3e:	0109      	lsls	r1, r1, #4
 8001a40:	eb01 1353 	add.w	r3, r1, r3, lsr #5
 8001a44:	60a3      	str	r3, [r4, #8]
#endif /* USART_CR1_OVER8 */
}
 8001a46:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 8001a48:	f7ff fcf4 	bl	8001434 <HAL_RCC_GetPCLK2Freq>
 8001a4c:	e7e3      	b.n	8001a16 <UART_SetConfig+0x46>
 8001a4e:	bf00      	nop
 8001a50:	40013800 	.word	0x40013800
 8001a54:	51eb851f 	.word	0x51eb851f

08001a58 <HAL_UART_Init>:
  if (huart == NULL)
 8001a58:	b358      	cbz	r0, 8001ab2 <HAL_UART_Init+0x5a>
{
 8001a5a:	b510      	push	{r4, lr}
 8001a5c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8001a5e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001a62:	b30b      	cbz	r3, 8001aa8 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8001a64:	2324      	movs	r3, #36	; 0x24
 8001a66:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001a6a:	6822      	ldr	r2, [r4, #0]
 8001a6c:	68d3      	ldr	r3, [r2, #12]
 8001a6e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001a72:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001a74:	4620      	mov	r0, r4
 8001a76:	f7ff ffab 	bl	80019d0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a7a:	6822      	ldr	r2, [r4, #0]
 8001a7c:	6913      	ldr	r3, [r2, #16]
 8001a7e:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001a82:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a84:	6822      	ldr	r2, [r4, #0]
 8001a86:	6953      	ldr	r3, [r2, #20]
 8001a88:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8001a8c:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8001a8e:	6822      	ldr	r2, [r4, #0]
 8001a90:	68d3      	ldr	r3, [r2, #12]
 8001a92:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001a96:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a98:	2000      	movs	r0, #0
 8001a9a:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001a9c:	2320      	movs	r3, #32
 8001a9e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001aa2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8001aa6:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001aa8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001aac:	f7fe fe98 	bl	80007e0 <HAL_UART_MspInit>
 8001ab0:	e7d8      	b.n	8001a64 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8001ab2:	2001      	movs	r0, #1
}
 8001ab4:	4770      	bx	lr

08001ab6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	a801      	add	r0, sp, #4
 8001aba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 8001abe:	2000      	movs	r0, #0
 8001ac0:	b004      	add	sp, #16
 8001ac2:	4770      	bx	lr

08001ac4 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8001ac4:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8001ac8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001acc:	045b      	lsls	r3, r3, #17
 8001ace:	0c5b      	lsrs	r3, r3, #17
 8001ad0:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 8001ad4:	2000      	movs	r0, #0
 8001ad6:	4770      	bx	lr

08001ad8 <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8001ad8:	2000      	movs	r0, #0
 8001ada:	4770      	bx	lr

08001adc <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8001adc:	b084      	sub	sp, #16
 8001ade:	b410      	push	{r4}
 8001ae0:	4604      	mov	r4, r0
 8001ae2:	a802      	add	r0, sp, #8
 8001ae4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8001aee:	2000      	movs	r0, #0
 8001af0:	f8a4 0040 	strh.w	r0, [r4, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8001af4:	f8a4 0044 	strh.w	r0, [r4, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8001af8:	f8a4 0050 	strh.w	r0, [r4, #80]	; 0x50

  return HAL_OK;
}
 8001afc:	bc10      	pop	{r4}
 8001afe:	b004      	add	sp, #16
 8001b00:	4770      	bx	lr

08001b02 <USB_DevDisconnect>:
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 8001b02:	2000      	movs	r0, #0
 8001b04:	4770      	bx	lr
	...

08001b08 <__libc_init_array>:
 8001b08:	b570      	push	{r4, r5, r6, lr}
 8001b0a:	2600      	movs	r6, #0
 8001b0c:	4d0c      	ldr	r5, [pc, #48]	; (8001b40 <__libc_init_array+0x38>)
 8001b0e:	4c0d      	ldr	r4, [pc, #52]	; (8001b44 <__libc_init_array+0x3c>)
 8001b10:	1b64      	subs	r4, r4, r5
 8001b12:	10a4      	asrs	r4, r4, #2
 8001b14:	42a6      	cmp	r6, r4
 8001b16:	d109      	bne.n	8001b2c <__libc_init_array+0x24>
 8001b18:	f000 f8a8 	bl	8001c6c <_init>
 8001b1c:	2600      	movs	r6, #0
 8001b1e:	4d0a      	ldr	r5, [pc, #40]	; (8001b48 <__libc_init_array+0x40>)
 8001b20:	4c0a      	ldr	r4, [pc, #40]	; (8001b4c <__libc_init_array+0x44>)
 8001b22:	1b64      	subs	r4, r4, r5
 8001b24:	10a4      	asrs	r4, r4, #2
 8001b26:	42a6      	cmp	r6, r4
 8001b28:	d105      	bne.n	8001b36 <__libc_init_array+0x2e>
 8001b2a:	bd70      	pop	{r4, r5, r6, pc}
 8001b2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b30:	4798      	blx	r3
 8001b32:	3601      	adds	r6, #1
 8001b34:	e7ee      	b.n	8001b14 <__libc_init_array+0xc>
 8001b36:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b3a:	4798      	blx	r3
 8001b3c:	3601      	adds	r6, #1
 8001b3e:	e7f2      	b.n	8001b26 <__libc_init_array+0x1e>
 8001b40:	08001cb0 	.word	0x08001cb0
 8001b44:	08001cb0 	.word	0x08001cb0
 8001b48:	08001cb0 	.word	0x08001cb0
 8001b4c:	08001cb4 	.word	0x08001cb4

08001b50 <malloc>:
 8001b50:	4b02      	ldr	r3, [pc, #8]	; (8001b5c <malloc+0xc>)
 8001b52:	4601      	mov	r1, r0
 8001b54:	6818      	ldr	r0, [r3, #0]
 8001b56:	f000 b803 	b.w	8001b60 <_malloc_r>
 8001b5a:	bf00      	nop
 8001b5c:	2000000c 	.word	0x2000000c

08001b60 <_malloc_r>:
 8001b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b62:	1ccd      	adds	r5, r1, #3
 8001b64:	f025 0503 	bic.w	r5, r5, #3
 8001b68:	3508      	adds	r5, #8
 8001b6a:	2d0c      	cmp	r5, #12
 8001b6c:	bf38      	it	cc
 8001b6e:	250c      	movcc	r5, #12
 8001b70:	2d00      	cmp	r5, #0
 8001b72:	4606      	mov	r6, r0
 8001b74:	db01      	blt.n	8001b7a <_malloc_r+0x1a>
 8001b76:	42a9      	cmp	r1, r5
 8001b78:	d903      	bls.n	8001b82 <_malloc_r+0x22>
 8001b7a:	230c      	movs	r3, #12
 8001b7c:	6033      	str	r3, [r6, #0]
 8001b7e:	2000      	movs	r0, #0
 8001b80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b82:	f000 f857 	bl	8001c34 <__malloc_lock>
 8001b86:	4921      	ldr	r1, [pc, #132]	; (8001c0c <_malloc_r+0xac>)
 8001b88:	680a      	ldr	r2, [r1, #0]
 8001b8a:	4614      	mov	r4, r2
 8001b8c:	b99c      	cbnz	r4, 8001bb6 <_malloc_r+0x56>
 8001b8e:	4f20      	ldr	r7, [pc, #128]	; (8001c10 <_malloc_r+0xb0>)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	b923      	cbnz	r3, 8001b9e <_malloc_r+0x3e>
 8001b94:	4621      	mov	r1, r4
 8001b96:	4630      	mov	r0, r6
 8001b98:	f000 f83c 	bl	8001c14 <_sbrk_r>
 8001b9c:	6038      	str	r0, [r7, #0]
 8001b9e:	4629      	mov	r1, r5
 8001ba0:	4630      	mov	r0, r6
 8001ba2:	f000 f837 	bl	8001c14 <_sbrk_r>
 8001ba6:	1c43      	adds	r3, r0, #1
 8001ba8:	d123      	bne.n	8001bf2 <_malloc_r+0x92>
 8001baa:	230c      	movs	r3, #12
 8001bac:	4630      	mov	r0, r6
 8001bae:	6033      	str	r3, [r6, #0]
 8001bb0:	f000 f846 	bl	8001c40 <__malloc_unlock>
 8001bb4:	e7e3      	b.n	8001b7e <_malloc_r+0x1e>
 8001bb6:	6823      	ldr	r3, [r4, #0]
 8001bb8:	1b5b      	subs	r3, r3, r5
 8001bba:	d417      	bmi.n	8001bec <_malloc_r+0x8c>
 8001bbc:	2b0b      	cmp	r3, #11
 8001bbe:	d903      	bls.n	8001bc8 <_malloc_r+0x68>
 8001bc0:	6023      	str	r3, [r4, #0]
 8001bc2:	441c      	add	r4, r3
 8001bc4:	6025      	str	r5, [r4, #0]
 8001bc6:	e004      	b.n	8001bd2 <_malloc_r+0x72>
 8001bc8:	6863      	ldr	r3, [r4, #4]
 8001bca:	42a2      	cmp	r2, r4
 8001bcc:	bf0c      	ite	eq
 8001bce:	600b      	streq	r3, [r1, #0]
 8001bd0:	6053      	strne	r3, [r2, #4]
 8001bd2:	4630      	mov	r0, r6
 8001bd4:	f000 f834 	bl	8001c40 <__malloc_unlock>
 8001bd8:	f104 000b 	add.w	r0, r4, #11
 8001bdc:	1d23      	adds	r3, r4, #4
 8001bde:	f020 0007 	bic.w	r0, r0, #7
 8001be2:	1ac2      	subs	r2, r0, r3
 8001be4:	d0cc      	beq.n	8001b80 <_malloc_r+0x20>
 8001be6:	1a1b      	subs	r3, r3, r0
 8001be8:	50a3      	str	r3, [r4, r2]
 8001bea:	e7c9      	b.n	8001b80 <_malloc_r+0x20>
 8001bec:	4622      	mov	r2, r4
 8001bee:	6864      	ldr	r4, [r4, #4]
 8001bf0:	e7cc      	b.n	8001b8c <_malloc_r+0x2c>
 8001bf2:	1cc4      	adds	r4, r0, #3
 8001bf4:	f024 0403 	bic.w	r4, r4, #3
 8001bf8:	42a0      	cmp	r0, r4
 8001bfa:	d0e3      	beq.n	8001bc4 <_malloc_r+0x64>
 8001bfc:	1a21      	subs	r1, r4, r0
 8001bfe:	4630      	mov	r0, r6
 8001c00:	f000 f808 	bl	8001c14 <_sbrk_r>
 8001c04:	3001      	adds	r0, #1
 8001c06:	d1dd      	bne.n	8001bc4 <_malloc_r+0x64>
 8001c08:	e7cf      	b.n	8001baa <_malloc_r+0x4a>
 8001c0a:	bf00      	nop
 8001c0c:	2000008c 	.word	0x2000008c
 8001c10:	20000090 	.word	0x20000090

08001c14 <_sbrk_r>:
 8001c14:	b538      	push	{r3, r4, r5, lr}
 8001c16:	2300      	movs	r3, #0
 8001c18:	4d05      	ldr	r5, [pc, #20]	; (8001c30 <_sbrk_r+0x1c>)
 8001c1a:	4604      	mov	r4, r0
 8001c1c:	4608      	mov	r0, r1
 8001c1e:	602b      	str	r3, [r5, #0]
 8001c20:	f000 f816 	bl	8001c50 <_sbrk>
 8001c24:	1c43      	adds	r3, r0, #1
 8001c26:	d102      	bne.n	8001c2e <_sbrk_r+0x1a>
 8001c28:	682b      	ldr	r3, [r5, #0]
 8001c2a:	b103      	cbz	r3, 8001c2e <_sbrk_r+0x1a>
 8001c2c:	6023      	str	r3, [r4, #0]
 8001c2e:	bd38      	pop	{r3, r4, r5, pc}
 8001c30:	20000498 	.word	0x20000498

08001c34 <__malloc_lock>:
 8001c34:	4801      	ldr	r0, [pc, #4]	; (8001c3c <__malloc_lock+0x8>)
 8001c36:	f000 b809 	b.w	8001c4c <__retarget_lock_acquire_recursive>
 8001c3a:	bf00      	nop
 8001c3c:	200004a0 	.word	0x200004a0

08001c40 <__malloc_unlock>:
 8001c40:	4801      	ldr	r0, [pc, #4]	; (8001c48 <__malloc_unlock+0x8>)
 8001c42:	f000 b804 	b.w	8001c4e <__retarget_lock_release_recursive>
 8001c46:	bf00      	nop
 8001c48:	200004a0 	.word	0x200004a0

08001c4c <__retarget_lock_acquire_recursive>:
 8001c4c:	4770      	bx	lr

08001c4e <__retarget_lock_release_recursive>:
 8001c4e:	4770      	bx	lr

08001c50 <_sbrk>:
 8001c50:	4b04      	ldr	r3, [pc, #16]	; (8001c64 <_sbrk+0x14>)
 8001c52:	4602      	mov	r2, r0
 8001c54:	6819      	ldr	r1, [r3, #0]
 8001c56:	b909      	cbnz	r1, 8001c5c <_sbrk+0xc>
 8001c58:	4903      	ldr	r1, [pc, #12]	; (8001c68 <_sbrk+0x18>)
 8001c5a:	6019      	str	r1, [r3, #0]
 8001c5c:	6818      	ldr	r0, [r3, #0]
 8001c5e:	4402      	add	r2, r0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	4770      	bx	lr
 8001c64:	20000094 	.word	0x20000094
 8001c68:	200004a8 	.word	0x200004a8

08001c6c <_init>:
 8001c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c6e:	bf00      	nop
 8001c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c72:	bc08      	pop	{r3}
 8001c74:	469e      	mov	lr, r3
 8001c76:	4770      	bx	lr

08001c78 <_fini>:
 8001c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c7a:	bf00      	nop
 8001c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c7e:	bc08      	pop	{r3}
 8001c80:	469e      	mov	lr, r3
 8001c82:	4770      	bx	lr
