// Seed: 3648120116
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    input tri id_4,
    input wand id_5,
    input wire id_6
    , id_11,
    input supply1 id_7,
    output wor id_8,
    input wire id_9
);
  assign id_11 = 1;
  wire id_12;
endmodule
macromodule module_1 (
    output supply0 id_0,
    input wand id_1,
    input wand id_2
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.type_6 = 0;
endmodule
module module_2 (
    output tri id_0,
    input tri1 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri1 id_4,
    inout supply0 id_5,
    output uwire id_6
    , id_18,
    input supply0 id_7,
    output uwire id_8,
    output supply0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input supply1 id_12,
    input wor id_13,
    input tri0 id_14,
    output supply1 id_15,
    output supply1 id_16
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_4,
      id_2,
      id_2,
      id_13,
      id_4,
      id_10,
      id_6,
      id_10
  );
  assign modCall_1.type_13 = 0;
endmodule
