/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:55:47 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_dmisc.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:13p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_DMISC_H__
#define BCHP_DMISC_H__

/***************************************************************************
 *DMISC - BVN MAD Top Misc Registers
 ***************************************************************************/
#define BCHP_DMISC_SOFT_RESET                    0x00168000 /* BVN Middle Soft Reset */
#define BCHP_DMISC_BVND_MAD_0_PD_MBIST_TM_CTRL   0x00168004 /* BVN MAD_TOP MAD_0 BIC/PPB/PDB Pseudo dual-port SRAM MBIST TM Control */
#define BCHP_DMISC_BVND_MAD_0_BIOC_MBIST_TM_CTRL 0x00168008 /* BVN MAD_TOP MAD_0 BIC/BOC Pseudo dual-port SRAM MBIST TM Control */
#define BCHP_DMISC_BVND_MAD_0_SIOB_MBIST_TM_CTRL 0x0016800c /* BVN MAD_TOP MAD_0 SIOB Register File MBIST TM Control */
#define BCHP_DMISC_BVND_MAD_0_CLOCK_CTRL         0x00168010 /* BVN MAD_TOP MAD_0 clock control register */
#define BCHP_DMISC_SCRATCH_0                     0x00168014 /* Scratch Register */

/***************************************************************************
 *SOFT_RESET - BVN Middle Soft Reset
 ***************************************************************************/
/* DMISC :: SOFT_RESET :: reserved0 [31:02] */
#define BCHP_DMISC_SOFT_RESET_reserved0_MASK                       0xfffffffc
#define BCHP_DMISC_SOFT_RESET_reserved0_SHIFT                      2

/* DMISC :: SOFT_RESET :: HSCL [01:01] */
#define BCHP_DMISC_SOFT_RESET_HSCL_MASK                            0x00000002
#define BCHP_DMISC_SOFT_RESET_HSCL_SHIFT                           1

/* DMISC :: SOFT_RESET :: MAD_0 [00:00] */
#define BCHP_DMISC_SOFT_RESET_MAD_0_MASK                           0x00000001
#define BCHP_DMISC_SOFT_RESET_MAD_0_SHIFT                          0

/***************************************************************************
 *BVND_MAD_0_PD_MBIST_TM_CTRL - BVN MAD_TOP MAD_0 BIC/PPB/PDB Pseudo dual-port SRAM MBIST TM Control
 ***************************************************************************/
/* DMISC :: BVND_MAD_0_PD_MBIST_TM_CTRL :: reserved0 [31:24] */
#define BCHP_DMISC_BVND_MAD_0_PD_MBIST_TM_CTRL_reserved0_MASK      0xff000000
#define BCHP_DMISC_BVND_MAD_0_PD_MBIST_TM_CTRL_reserved0_SHIFT     24

/* DMISC :: BVND_MAD_0_PD_MBIST_TM_CTRL :: MAD_TM2 [23:16] */
#define BCHP_DMISC_BVND_MAD_0_PD_MBIST_TM_CTRL_MAD_TM2_MASK        0x00ff0000
#define BCHP_DMISC_BVND_MAD_0_PD_MBIST_TM_CTRL_MAD_TM2_SHIFT       16

/* DMISC :: BVND_MAD_0_PD_MBIST_TM_CTRL :: MAD_TM1 [15:08] */
#define BCHP_DMISC_BVND_MAD_0_PD_MBIST_TM_CTRL_MAD_TM1_MASK        0x0000ff00
#define BCHP_DMISC_BVND_MAD_0_PD_MBIST_TM_CTRL_MAD_TM1_SHIFT       8

/* DMISC :: BVND_MAD_0_PD_MBIST_TM_CTRL :: MAD_TM0 [07:00] */
#define BCHP_DMISC_BVND_MAD_0_PD_MBIST_TM_CTRL_MAD_TM0_MASK        0x000000ff
#define BCHP_DMISC_BVND_MAD_0_PD_MBIST_TM_CTRL_MAD_TM0_SHIFT       0

/***************************************************************************
 *BVND_MAD_0_BIOC_MBIST_TM_CTRL - BVN MAD_TOP MAD_0 BIC/BOC Pseudo dual-port SRAM MBIST TM Control
 ***************************************************************************/
/* DMISC :: BVND_MAD_0_BIOC_MBIST_TM_CTRL :: reserved0 [31:24] */
#define BCHP_DMISC_BVND_MAD_0_BIOC_MBIST_TM_CTRL_reserved0_MASK    0xff000000
#define BCHP_DMISC_BVND_MAD_0_BIOC_MBIST_TM_CTRL_reserved0_SHIFT   24

/* DMISC :: BVND_MAD_0_BIOC_MBIST_TM_CTRL :: MAD_TM2 [23:16] */
#define BCHP_DMISC_BVND_MAD_0_BIOC_MBIST_TM_CTRL_MAD_TM2_MASK      0x00ff0000
#define BCHP_DMISC_BVND_MAD_0_BIOC_MBIST_TM_CTRL_MAD_TM2_SHIFT     16

/* DMISC :: BVND_MAD_0_BIOC_MBIST_TM_CTRL :: MAD_TM1 [15:08] */
#define BCHP_DMISC_BVND_MAD_0_BIOC_MBIST_TM_CTRL_MAD_TM1_MASK      0x0000ff00
#define BCHP_DMISC_BVND_MAD_0_BIOC_MBIST_TM_CTRL_MAD_TM1_SHIFT     8

/* DMISC :: BVND_MAD_0_BIOC_MBIST_TM_CTRL :: MAD_TM0 [07:00] */
#define BCHP_DMISC_BVND_MAD_0_BIOC_MBIST_TM_CTRL_MAD_TM0_MASK      0x000000ff
#define BCHP_DMISC_BVND_MAD_0_BIOC_MBIST_TM_CTRL_MAD_TM0_SHIFT     0

/***************************************************************************
 *BVND_MAD_0_SIOB_MBIST_TM_CTRL - BVN MAD_TOP MAD_0 SIOB Register File MBIST TM Control
 ***************************************************************************/
/* DMISC :: BVND_MAD_0_SIOB_MBIST_TM_CTRL :: reserved0 [31:04] */
#define BCHP_DMISC_BVND_MAD_0_SIOB_MBIST_TM_CTRL_reserved0_MASK    0xfffffff0
#define BCHP_DMISC_BVND_MAD_0_SIOB_MBIST_TM_CTRL_reserved0_SHIFT   4

/* DMISC :: BVND_MAD_0_SIOB_MBIST_TM_CTRL :: MAD_TM1 [03:02] */
#define BCHP_DMISC_BVND_MAD_0_SIOB_MBIST_TM_CTRL_MAD_TM1_MASK      0x0000000c
#define BCHP_DMISC_BVND_MAD_0_SIOB_MBIST_TM_CTRL_MAD_TM1_SHIFT     2

/* DMISC :: BVND_MAD_0_SIOB_MBIST_TM_CTRL :: MAD_TM0 [01:00] */
#define BCHP_DMISC_BVND_MAD_0_SIOB_MBIST_TM_CTRL_MAD_TM0_MASK      0x00000003
#define BCHP_DMISC_BVND_MAD_0_SIOB_MBIST_TM_CTRL_MAD_TM0_SHIFT     0

/***************************************************************************
 *BVND_MAD_0_CLOCK_CTRL - BVN MAD_TOP MAD_0 clock control register
 ***************************************************************************/
/* DMISC :: BVND_MAD_0_CLOCK_CTRL :: reserved0 [31:01] */
#define BCHP_DMISC_BVND_MAD_0_CLOCK_CTRL_reserved0_MASK            0xfffffffe
#define BCHP_DMISC_BVND_MAD_0_CLOCK_CTRL_reserved0_SHIFT           1

/* DMISC :: BVND_MAD_0_CLOCK_CTRL :: CLK_FREE_RUN_MODE [00:00] */
#define BCHP_DMISC_BVND_MAD_0_CLOCK_CTRL_CLK_FREE_RUN_MODE_MASK    0x00000001
#define BCHP_DMISC_BVND_MAD_0_CLOCK_CTRL_CLK_FREE_RUN_MODE_SHIFT   0

/***************************************************************************
 *SCRATCH_0 - Scratch Register
 ***************************************************************************/
/* DMISC :: SCRATCH_0 :: VALUE [31:00] */
#define BCHP_DMISC_SCRATCH_0_VALUE_MASK                            0xffffffff
#define BCHP_DMISC_SCRATCH_0_VALUE_SHIFT                           0

#endif /* #ifndef BCHP_DMISC_H__ */

/* End of File */
