#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1437ba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1437d30 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1420d50 .functor NOT 1, L_0x14781e0, C4<0>, C4<0>, C4<0>;
L_0x1478030 .functor XOR 10, L_0x1477e60, L_0x1477f90, C4<0000000000>, C4<0000000000>;
L_0x1478140 .functor XOR 10, L_0x1478030, L_0x14780a0, C4<0000000000>, C4<0000000000>;
v0x1474220_0 .net *"_ivl_10", 9 0, L_0x14780a0;  1 drivers
v0x1474320_0 .net *"_ivl_12", 9 0, L_0x1478140;  1 drivers
v0x1474400_0 .net *"_ivl_2", 9 0, L_0x1477dc0;  1 drivers
v0x14744c0_0 .net *"_ivl_4", 9 0, L_0x1477e60;  1 drivers
v0x14745a0_0 .net *"_ivl_6", 9 0, L_0x1477f90;  1 drivers
v0x14746d0_0 .net *"_ivl_8", 9 0, L_0x1478030;  1 drivers
v0x14747b0_0 .var "clk", 0 0;
v0x1474850_0 .net "in", 3 0, v0x1471920_0;  1 drivers
v0x14748f0_0 .net "out_any_dut", 3 1, L_0x1476ab0;  1 drivers
v0x14749b0_0 .net "out_any_ref", 3 1, L_0x1421310;  1 drivers
v0x1474a80_0 .net "out_both_dut", 2 0, L_0x1475f70;  1 drivers
v0x1474b50_0 .net "out_both_ref", 2 0, L_0x1421040;  1 drivers
v0x1474c20_0 .net "out_different_dut", 3 0, L_0x14773c0;  1 drivers
v0x1474cf0_0 .net "out_different_ref", 3 0, L_0x1421560;  1 drivers
v0x1474dc0_0 .var/2u "stats1", 287 0;
v0x1474e80_0 .var/2u "strobe", 0 0;
v0x1474f40_0 .net "tb_match", 0 0, L_0x14781e0;  1 drivers
v0x1475010_0 .net "tb_mismatch", 0 0, L_0x1420d50;  1 drivers
v0x14750b0_0 .net "wavedrom_enable", 0 0, v0x1471a80_0;  1 drivers
v0x1475180_0 .net "wavedrom_title", 511 0, v0x1471b20_0;  1 drivers
E_0x1431910/0 .event negedge, v0x1471860_0;
E_0x1431910/1 .event posedge, v0x1471860_0;
E_0x1431910 .event/or E_0x1431910/0, E_0x1431910/1;
L_0x1477dc0 .concat [ 4 3 3 0], L_0x1421560, L_0x1421310, L_0x1421040;
L_0x1477e60 .concat [ 4 3 3 0], L_0x1421560, L_0x1421310, L_0x1421040;
L_0x1477f90 .concat [ 4 3 3 0], L_0x14773c0, L_0x1476ab0, L_0x1475f70;
L_0x14780a0 .concat [ 4 3 3 0], L_0x1421560, L_0x1421310, L_0x1421040;
L_0x14781e0 .cmp/eeq 10, L_0x1477dc0, L_0x1478140;
S_0x1437ec0 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1437d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1421040 .functor AND 3, L_0x1475280, L_0x1475320, C4<111>, C4<111>;
L_0x1421310 .functor OR 3, L_0x14754b0, L_0x1475550, C4<000>, C4<000>;
L_0x1421560 .functor XOR 4, v0x1471920_0, L_0x14759a0, C4<0000>, C4<0000>;
v0x1420540_0 .net *"_ivl_1", 2 0, L_0x1475280;  1 drivers
v0x1420880_0 .net *"_ivl_13", 0 0, L_0x1475710;  1 drivers
v0x1420b50_0 .net *"_ivl_15", 2 0, L_0x14758c0;  1 drivers
v0x1420e60_0 .net *"_ivl_16", 3 0, L_0x14759a0;  1 drivers
v0x1421150_0 .net *"_ivl_3", 2 0, L_0x1475320;  1 drivers
v0x1421420_0 .net *"_ivl_7", 2 0, L_0x14754b0;  1 drivers
v0x1421630_0 .net *"_ivl_9", 2 0, L_0x1475550;  1 drivers
v0x1470c30_0 .net "in", 3 0, v0x1471920_0;  alias, 1 drivers
v0x1470d10_0 .net "out_any", 3 1, L_0x1421310;  alias, 1 drivers
v0x1470e80_0 .net "out_both", 2 0, L_0x1421040;  alias, 1 drivers
v0x1470f60_0 .net "out_different", 3 0, L_0x1421560;  alias, 1 drivers
L_0x1475280 .part v0x1471920_0, 0, 3;
L_0x1475320 .part v0x1471920_0, 1, 3;
L_0x14754b0 .part v0x1471920_0, 0, 3;
L_0x1475550 .part v0x1471920_0, 1, 3;
L_0x1475710 .part v0x1471920_0, 0, 1;
L_0x14758c0 .part v0x1471920_0, 1, 3;
L_0x14759a0 .concat [ 3 1 0 0], L_0x14758c0, L_0x1475710;
S_0x14710c0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1437d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1471860_0 .net "clk", 0 0, v0x14747b0_0;  1 drivers
v0x1471920_0 .var "in", 3 0;
v0x14719e0_0 .net "tb_match", 0 0, L_0x14781e0;  alias, 1 drivers
v0x1471a80_0 .var "wavedrom_enable", 0 0;
v0x1471b20_0 .var "wavedrom_title", 511 0;
E_0x14314a0 .event posedge, v0x1471860_0;
E_0x1431d90 .event negedge, v0x1471860_0;
S_0x1471360 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x14710c0;
 .timescale -12 -12;
v0x1471560_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1471660 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x14710c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1471cf0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1437d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1438b00 .functor AND 1, L_0x1475b80, L_0x1475c20, C4<1>, C4<1>;
L_0x14497c0 .functor AND 1, L_0x1475d60, L_0x1475e00, C4<1>, C4<1>;
L_0x1449830 .functor AND 1, L_0x1476100, L_0x14761e0, C4<1>, C4<1>;
L_0x1476710 .functor OR 1, L_0x1476580, L_0x1476670, C4<0>, C4<0>;
L_0x14769f0 .functor OR 1, L_0x1476850, L_0x1476950, C4<0>, C4<0>;
L_0x1476c40 .functor OR 1, L_0x1476cb0, L_0x1476d50, C4<0>, C4<0>;
L_0x1477170 .functor XOR 1, L_0x1476fa0, L_0x1477040, C4<0>, C4<0>;
L_0x1477460 .functor XOR 1, L_0x1477280, L_0x1477320, C4<0>, C4<0>;
L_0x14777b0 .functor XOR 1, L_0x14775c0, L_0x1477660, C4<0>, C4<0>;
L_0x1477c00 .functor XOR 1, L_0x1477a00, L_0x1477b60, C4<0>, C4<0>;
v0x1471f60_0 .net *"_ivl_11", 0 0, L_0x1475d60;  1 drivers
v0x1472040_0 .net *"_ivl_13", 0 0, L_0x1475e00;  1 drivers
v0x1472120_0 .net *"_ivl_14", 0 0, L_0x14497c0;  1 drivers
v0x1472210_0 .net *"_ivl_20", 0 0, L_0x1476100;  1 drivers
v0x14722f0_0 .net *"_ivl_22", 0 0, L_0x14761e0;  1 drivers
v0x1472420_0 .net *"_ivl_23", 0 0, L_0x1449830;  1 drivers
v0x1472500_0 .net *"_ivl_28", 0 0, L_0x1476580;  1 drivers
v0x14725e0_0 .net *"_ivl_3", 0 0, L_0x1475b80;  1 drivers
v0x14726c0_0 .net *"_ivl_30", 0 0, L_0x1476670;  1 drivers
v0x1472830_0 .net *"_ivl_31", 0 0, L_0x1476710;  1 drivers
v0x1472910_0 .net *"_ivl_36", 0 0, L_0x1476850;  1 drivers
v0x14729f0_0 .net *"_ivl_38", 0 0, L_0x1476950;  1 drivers
v0x1472ad0_0 .net *"_ivl_39", 0 0, L_0x14769f0;  1 drivers
v0x1472bb0_0 .net *"_ivl_45", 0 0, L_0x1476cb0;  1 drivers
v0x1472c90_0 .net *"_ivl_47", 0 0, L_0x1476d50;  1 drivers
v0x1472d70_0 .net *"_ivl_48", 0 0, L_0x1476c40;  1 drivers
v0x1472e50_0 .net *"_ivl_5", 0 0, L_0x1475c20;  1 drivers
v0x1472f30_0 .net *"_ivl_53", 0 0, L_0x1476fa0;  1 drivers
v0x1473010_0 .net *"_ivl_55", 0 0, L_0x1477040;  1 drivers
v0x14730f0_0 .net *"_ivl_56", 0 0, L_0x1477170;  1 drivers
v0x14731b0_0 .net *"_ivl_6", 0 0, L_0x1438b00;  1 drivers
v0x1473290_0 .net *"_ivl_61", 0 0, L_0x1477280;  1 drivers
v0x1473370_0 .net *"_ivl_63", 0 0, L_0x1477320;  1 drivers
v0x1473450_0 .net *"_ivl_64", 0 0, L_0x1477460;  1 drivers
v0x1473510_0 .net *"_ivl_69", 0 0, L_0x14775c0;  1 drivers
v0x14735f0_0 .net *"_ivl_71", 0 0, L_0x1477660;  1 drivers
v0x14736d0_0 .net *"_ivl_72", 0 0, L_0x14777b0;  1 drivers
v0x1473790_0 .net *"_ivl_78", 0 0, L_0x1477a00;  1 drivers
v0x1473870_0 .net *"_ivl_80", 0 0, L_0x1477b60;  1 drivers
v0x1473950_0 .net *"_ivl_81", 0 0, L_0x1477c00;  1 drivers
v0x1473a10_0 .net "in", 3 0, v0x1471920_0;  alias, 1 drivers
v0x1473ad0_0 .net "out_any", 3 1, L_0x1476ab0;  alias, 1 drivers
v0x1473bb0_0 .net "out_both", 2 0, L_0x1475f70;  alias, 1 drivers
v0x1473ea0_0 .net "out_different", 3 0, L_0x14773c0;  alias, 1 drivers
L_0x1475b80 .part v0x1471920_0, 0, 1;
L_0x1475c20 .part v0x1471920_0, 3, 1;
L_0x1475d60 .part v0x1471920_0, 1, 1;
L_0x1475e00 .part v0x1471920_0, 0, 1;
L_0x1475f70 .concat8 [ 1 1 1 0], L_0x1438b00, L_0x14497c0, L_0x1449830;
L_0x1476100 .part v0x1471920_0, 2, 1;
L_0x14761e0 .part v0x1471920_0, 1, 1;
L_0x1476580 .part v0x1471920_0, 1, 1;
L_0x1476670 .part v0x1471920_0, 0, 1;
L_0x1476850 .part v0x1471920_0, 2, 1;
L_0x1476950 .part v0x1471920_0, 1, 1;
L_0x1476ab0 .concat8 [ 1 1 1 0], L_0x1476710, L_0x14769f0, L_0x1476c40;
L_0x1476cb0 .part v0x1471920_0, 3, 1;
L_0x1476d50 .part v0x1471920_0, 2, 1;
L_0x1476fa0 .part v0x1471920_0, 0, 1;
L_0x1477040 .part v0x1471920_0, 3, 1;
L_0x1477280 .part v0x1471920_0, 1, 1;
L_0x1477320 .part v0x1471920_0, 0, 1;
L_0x14775c0 .part v0x1471920_0, 2, 1;
L_0x1477660 .part v0x1471920_0, 1, 1;
L_0x14773c0 .concat8 [ 1 1 1 1], L_0x1477170, L_0x1477460, L_0x14777b0, L_0x1477c00;
L_0x1477a00 .part v0x1471920_0, 3, 1;
L_0x1477b60 .part v0x1471920_0, 2, 1;
S_0x1474000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1437d30;
 .timescale -12 -12;
E_0x1419a20 .event anyedge, v0x1474e80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1474e80_0;
    %nor/r;
    %assign/vec4 v0x1474e80_0, 0;
    %wait E_0x1419a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14710c0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1471920_0, 0;
    %wait E_0x1431d90;
    %wait E_0x14314a0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1471920_0, 0;
    %wait E_0x14314a0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1471920_0, 0;
    %wait E_0x14314a0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1471920_0, 0;
    %wait E_0x14314a0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x1471920_0, 0;
    %wait E_0x14314a0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1471920_0, 0;
    %wait E_0x1431d90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1471660;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1471920_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1431d90;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1471920_0, 0;
    %wait E_0x14314a0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1471920_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1437d30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14747b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1474e80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1437d30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x14747b0_0;
    %inv;
    %store/vec4 v0x14747b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1437d30;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1471860_0, v0x1475010_0, v0x1474850_0, v0x1474b50_0, v0x1474a80_0, v0x14749b0_0, v0x14748f0_0, v0x1474cf0_0, v0x1474c20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1437d30;
T_7 ;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1437d30;
T_8 ;
    %wait E_0x1431910;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1474dc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1474dc0_0, 4, 32;
    %load/vec4 v0x1474f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1474dc0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1474dc0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1474dc0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1474b50_0;
    %load/vec4 v0x1474b50_0;
    %load/vec4 v0x1474a80_0;
    %xor;
    %load/vec4 v0x1474b50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1474dc0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1474dc0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x14749b0_0;
    %load/vec4 v0x14749b0_0;
    %load/vec4 v0x14748f0_0;
    %xor;
    %load/vec4 v0x14749b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1474dc0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1474dc0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1474cf0_0;
    %load/vec4 v0x1474cf0_0;
    %load/vec4 v0x1474c20_0;
    %xor;
    %load/vec4 v0x1474cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1474dc0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1474dc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1474dc0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/gatesv/iter0/response1/top_module.sv";
