

================================================================
== Vivado HLS Report for 'GenerationGenerator_generateGeneration'
================================================================
* Date:           Thu Dec 20 13:11:08 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        GeneticAlgoHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     10.59|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  269|  269|  269|  269|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  268|  268|       268|          -|          -|  inf |    no    |
        | + mutateChild1  |  128|  128|         2|          2|          2|    64|    yes   |
        | + mutateChild2  |  128|  128|         2|          2|          2|    64|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    558|    705|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    170|
|Register         |        -|      -|    419|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    977|    875|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      2|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+-----+------------+------------+
    |j_1_fu_334_p2           |     +    |      0|  26|   12|           7|           1|
    |j_2_fu_400_p2           |     +    |      0|  26|   12|           7|           1|
    |tmp_15_fu_417_p2        |     +    |      0|  77|   29|          24|           1|
    |tmp_1_fu_355_p2         |     +    |      0|  77|   29|          24|           1|
    |tmp_3_fu_293_p2         |     +    |      0|  77|   29|          24|           1|
    |tmp_7_fu_313_p2         |     +    |      0|  77|   29|          24|           1|
    |exitcond1_fu_328_p2     |   icmp   |      0|   0|    4|           7|           8|
    |exitcond_fu_394_p2      |   icmp   |      0|   0|    4|           7|           8|
    |grp_fu_276_p2           |   icmp   |      0|   0|   13|          24|          24|
    |tmp_14_fu_411_p2        |   icmp   |      0|   0|   13|          24|           5|
    |tmp_2_fu_287_p2         |   icmp   |      0|   0|   13|          24|           5|
    |tmp_6_fu_307_p2         |   icmp   |      0|   0|   13|          24|           5|
    |tmp_s_fu_349_p2         |   icmp   |      0|   0|   13|          24|           5|
    |child1_V_1_fu_376_p3    |  select  |      0|   0|   32|           1|          32|
    |child2_V_1_fu_442_p3    |  select  |      0|   0|   32|           1|          32|
    |p_tmp_1_fu_361_p3       |  select  |      0|   0|   24|           1|           1|
    |p_tmp_2_fu_423_p3       |  select  |      0|   0|   24|           1|           1|
    |p_tmp_s_fu_319_p3       |  select  |      0|   0|   24|           1|           1|
    |storemerge_i_fu_299_p3  |  select  |      0|   0|   24|           1|           1|
    |op2_assign_1_fu_436_p2  |    shl   |      0|  99|  101|           1|          32|
    |op2_assign_fu_370_p2    |    shl   |      0|  99|  101|           1|          32|
    |child1_V_2_fu_388_p2    |    xor   |      0|   0|   64|          64|          64|
    |child2_V_2_fu_454_p2    |    xor   |      0|   0|   64|          64|          64|
    |tmp_11_fu_460_p2        |    xor   |      0|   0|    2|           1|           2|
    +------------------------+----------+-------+----+-----+------------+------------+
    |Total                   |          |      0| 558|  705|         381|         328|
    +------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |GenerationGenerator_2_reg_210                 |   9|          2|   24|         48|
    |GenerationGenerator_5_reg_243                 |   9|          2|   24|         48|
    |GenerationGenerator_randomNumbers_V_address0  |  15|          3|    8|         24|
    |GenerationGenerator_trueRandomIndex_V_o       |  21|          4|   24|         96|
    |ap_NS_fsm                                     |  65|         15|    1|         15|
    |generatingDone                                |  15|          3|    1|          3|
    |j1_reg_264                                    |   9|          2|    7|         14|
    |j_reg_231                                     |   9|          2|    7|         14|
    |v_V_1_reg_253                                 |   9|          2|   64|        128|
    |v_V_reg_220                                   |   9|          2|   64|        128|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 170|         37|  224|        518|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |GenerationGenerator_2_reg_210  |  24|   0|   24|          0|
    |GenerationGenerator_5_reg_243  |  24|   0|   24|          0|
    |ap_CS_fsm                      |  15|   0|   15|          0|
    |j1_reg_264                     |   7|   0|    7|          0|
    |j_1_reg_495                    |   7|   0|    7|          0|
    |j_2_reg_518                    |   7|   0|    7|          0|
    |j_reg_231                      |   7|   0|    7|          0|
    |p_tmp_2_reg_528                |  24|   0|   24|          0|
    |p_tmp_s_reg_482                |  24|   0|   24|          0|
    |v_V_1_reg_253                  |  64|   0|   64|          0|
    |v_V_reg_220                    |  64|   0|   64|          0|
    |val_V_3_reg_472                |  64|   0|   64|          0|
    |val_V_4_reg_477                |  64|   0|   64|          0|
    |val_V_reg_487                  |  24|   0|   24|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 419|   0|  419|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                          |  in |    1| ap_ctrl_hs | GenerationGenerator::generateGeneration | return value |
|ap_rst                                          |  in |    1| ap_ctrl_hs | GenerationGenerator::generateGeneration | return value |
|startGenerating                                 |  in |    1|   ap_none  |             startGenerating             |    pointer   |
|generatingDone                                  | out |    1|   ap_vld   |              generatingDone             |    pointer   |
|generatingDone_ap_vld                           | out |    1|   ap_vld   |              generatingDone             |    pointer   |
|generation_parent1                              |  in |   64|   ap_none  |            generation_parent1           |    pointer   |
|generation_parent2                              |  in |   64|   ap_none  |            generation_parent2           |    pointer   |
|generation_child1                               | out |   64|   ap_vld   |            generation_child1            |    pointer   |
|generation_child1_ap_vld                        | out |    1|   ap_vld   |            generation_child1            |    pointer   |
|generation_child2                               | out |   64|   ap_vld   |            generation_child2            |    pointer   |
|generation_child2_ap_vld                        | out |    1|   ap_vld   |            generation_child2            |    pointer   |
|mutation_probability                            |  in |   24|   ap_none  |           mutation_probability          |    pointer   |
|GenerationGenerator_trueRandomIndex_V_i         |  in |   24|   ap_ovld  |  GenerationGenerator_trueRandomIndex_V  |    pointer   |
|GenerationGenerator_trueRandomIndex_V_o         | out |   24|   ap_ovld  |  GenerationGenerator_trueRandomIndex_V  |    pointer   |
|GenerationGenerator_trueRandomIndex_V_o_ap_vld  | out |    1|   ap_ovld  |  GenerationGenerator_trueRandomIndex_V  |    pointer   |
|GenerationGenerator_randomNumbers_V_address0    | out |    8|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
|GenerationGenerator_randomNumbers_V_ce0         | out |    1|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
|GenerationGenerator_randomNumbers_V_q0          |  in |   24|  ap_memory |   GenerationGenerator_randomNumbers_V   |     array    |
+------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

