ISim log file
Running: X:\Desktop\Lab5 551\Lab 5 UART_code\UART\UART\sys_bench2_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb X:/Desktop/Lab5 551/Lab 5 UART_code/UART/UART/sys_bench2_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@XilinxLM.bu.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "//ad/eng/users/a/b/abhigaur/Desktop/Lab5 551/Lab 5 UART_code/UART/UART/sys_bench2.v" Line 39.  For instance sys_bench2/uut/, width 16 of formal port cbit_data is not equal to width 1 of actual signal cbit_data.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
