*$
* TPS62812-Q1
*****************************************************************************
* (C) Copyright 2021 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS62812-Q1
* Date: 22JUN2021
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 17.4-2019 S017
* EVM Order Number: TPS62810EVM-015
* EVM Users Guide: SLVUBG0A – JULY 2018 – REVISED MARCH 2021
* Datasheet: SLVSDU1G – AUGUST 2018 – REVISED MARCH 2021 
* Topologies Supported: Buck
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.10
* Updated DC gain,RCOMP value and PFM Implementation. 
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* A. Features have been modelled
*   1. Frequency foldback during soft-start
*   2. Fold-Back overcurrent protection
*   3. PGOOD functionality
*   4. MODE Pin functionality for FPWM
*   5. Sync functionality
*   6. Different COMP Settings functionality
*   7. Min On Time
*   8. UVLO functionality
*   9. Frequency selection functionality
*
* B. Features have not been modelled
*	1. Operating Quiescent Current
*   2. Shutdown Current 
*   3. Temperature dependent characteristics
*   4. Spread Spectrum clocking functionality is not modeled.
*   5. Current through Pins EN,MODE_SYNC,COMP_FSET,FB are not modelled.
*   6. The model has limitations in PFM mode of operation.
*
* C. Application Notes
*	1. The parameter STEADY_STATE has been used to reach the steady state faster. 
*      Keep STEADY_STATE = 0 to observe startup behaviour. 
*      Keep STEADY_STATE = 1 and appropriate IC on Inductor and capacitor to observe for faster Steady state.
*   2. Ground Pins have been tied to 0V internally and hence model does not support Inverting 
*      topologies.
*
*****************************************************************************
.subckt TPS62812-Q1_TRANS VIN SW EN FB MODE_SYNC PG COMP_FSET GND SS_TR PARAMS: STEADY_STATE=0
C4 167 GND 1p IC=0
Ccomp 140 GND 10p IC=0
E1 FREQ_INT GND 167 GND 1G
R1 COMP_FSET 142 1u
S_S1 138 139 SET2 GND SIMPLIS_VC_SWITCH_S1
.MODEL SIMPLIS_VC_SWITCH_S1 VSWITCH ROFF=832k RON=1m VOFF=0.8 VON=0.2
S_S2 COMP 138 SET1 GND SIMPLIS_VC_SWITCH_S2
.MODEL SIMPLIS_VC_SWITCH_S2 VSWITCH ROFF=480k RON=1m VOFF=0.8 VON=0.2
S_S3 154 167 SET1_INT GND SIMPLIS_VC_SWITCH_S3
.MODEL SIMPLIS_VC_SWITCH_S3 VSWITCH ROFF=1T RON=1m VOFF=0.2 VON=0.8
S_S4 153 167 SET2 GND SIMPLIS_VC_SWITCH_S4
.MODEL SIMPLIS_VC_SWITCH_S4 VSWITCH ROFF=1T RON=1m VOFF=0.2 VON=0.8
S_S5 152 167 SET3_INT GND SIMPLIS_VC_SWITCH_S5
.MODEL SIMPLIS_VC_SWITCH_S5 VSWITCH ROFF=1T RON=1m VOFF=0.2 VON=0.8
S_S6 145 167 SET4 GND SIMPLIS_VC_SWITCH_S6
.MODEL SIMPLIS_VC_SWITCH_S6 VSWITCH ROFF=1T RON=1m VOFF=0.2 VON=0.8
S_S7 139 140 SET3 GND SIMPLIS_VC_SWITCH_S7
.MODEL SIMPLIS_VC_SWITCH_S7 VSWITCH ROFF=1.675Meg RON=1m VOFF=0.8 VON=0.2
X$U1 FREQ_INT CLK_O VREF CLK CLK_INT_DISABLE CLK_SYNC_EN I_FOLDABACK SDWN SYNC_SDWNB CLK_DEL GND MODE_SYNC
+ Oscillator
E_ABM_U10 153 GND VALUE {LIMIT((60*(V(ONE_BY_RCF)-V(GND))),0,100m)}
X_U11_comp ONE_BY_RCF 148 162 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1n DELAY=100p
X_U11_compNot 162 161 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABM_U12 152 GND VALUE {LIMIT((180*(V(ONE_BY_RCF)-V(GND))),0,100m)}
X_U13_and 158 161 SET1_INT AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U13_nand SET1_INT 169 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U14_comp ONE_BY_RCF 149 158 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1n DELAY=100p
X_U14_compNot 158 157 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U15_and 156 159 SET2 AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U15_nand SET2 168 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U16_comp ONE_BY_RCF 147 156 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1n DELAY=100p
X_U16_compNot 156 155 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U17_comp ONE_BY_RCF 146 160 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1n DELAY=100p
X_U17_compNot 160 159 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
H_U18 h_out_U18 0 VH_U18 1Meg
VH_U18 141 142 0V
E_ABM_U18 abm_out_U18 0 VALUE { LIMIT(V(h_out_U18), 10, 1u) }
E_U18 ONE_BY_RCF GND abm_out_U18 0 1
X_U19_comp ONE_BY_RCF 165 171 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1n DELAY=100p
X_U19_compNot 171 170 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X$U2 CLK_SYNC_EN ISWH SW PH2 MODE_SYNC PH1 GND VIN HICCUP SYNC_SDWNB H_BLNCK DRIVER
X_U20_and 171 172 SET3_INT AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U20_nand SET3_INT 174 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U21_or SET1_INT SET2 SET3_INT 175 OR3_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U21_nor 175 SET4 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U22_comp ONE_BY_RCF 151 SET1_INT1 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1n DELAY=100p
X_U22_compNot SET1_INT1 166 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U23_comp ONE_BY_RCF 150 163 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1n DELAY=100p
X_U23_compNot 163 SET3_INT1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U24_or SET1_INT SET1_INT1 SET1 OR2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U24_nor SET1 144 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U25_or SET3_INT SET3_INT1 SET3 OR2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U25_nor SET3 143 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X$U3 VREF SDWN SS_TR GND softstart PARAMS: STEADY_STATE={STEADY_STATE}
X$U4 VREF COMP FB I_FOLDABACK HICCUP MODE_SYNC CLK_INT_DISABLE SDWN PFM GND errror_amplifier
X$U5 FB SW SDWN CLK CLK_O PG ISLOPE PH1 PFM I_DECOMP FREQ_INT COMP VREF CLK_DEL PH2 reset_ramp_lin VIN
+ H_BLNCK peak_avarage GND GMIPHASE
X$U6 VIN EN SDWN VIN_OK EN_OK VINOK_B GND HOUSEKEEPING
X$U7 COMP HICCUP CLK_O GND HICCUP
X_U8_comp ONE_BY_RCF 164 173 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1n DELAY=100p
X_U8_compNot 173 172 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABM_U9 154 GND VALUE {LIMIT((18*(V(ONE_BY_RCF)-V(GND))),0,100m)}
V1 151 GND 5
V10 164 GND 22.3u
V11 165 GND 9.99u
V12 145 GND 2.25m
V2 150 GND 0
V5 141 GND 1u
V6 148 GND 223u
V7 149 GND 99u
V8 147 GND 29.9u
V9 146 GND 66.7u
.ENDS TPS62812-Q1_TRANS
*$
.subckt Oscillator FREQ_INT CLK_O VREF CLK CLK_INT_DISABLE CLK_SYNC_EN I_FOLDBACK SDWN SYNC_SDWNB CLK_DEL
+ GND SYNC_MODE
C3 SYNC_MODE 101 1n
C5 85 GND 970p IC=0
C6 127 GND 970p IC=0
X_D4 GND 101 D_D2
X_D5 GND 83 D_D2
X_D6 83 79 D_D2
X_D7 83 85 D_D2
X_D8 127 122 D_D2
X_D9 GND 127 D_D2
E1 98 GND DISCHARGE GND 1
E10 82 GND 81 80 33.33m
E11 121 GND CLK_CURRENT GND 1k
E6 109 GND 100 GND 1
E7 80 GND I_FOLDBACK GND 20
E8 81 GND FREQ_INT GND 1p
E9 88 GND 81 80 1
G2 79 83 CLK_CURRENT GND 1k
G3 122 127 126 GND 1
R1 101 GND 159.23
S_S1 CLK_sync 95 93 GND SIMPLIS_VC_SWITCH_S1_1
.MODEL SIMPLIS_VC_SWITCH_S1_1 VSWITCH ROFF=1G RON=1m VOFF=0.2 VON=0.8
S_S2 82 CLK_CURRENT 92 GND SIMPLIS_VC_SWITCH_S2_1
.MODEL SIMPLIS_VC_SWITCH_S2_1 VSWITCH ROFF=100Meg RON=1m VOFF=0.2 VON=0.8
S_S4 CLK_CURRENT 88 94 GND SIMPLIS_VC_SWITCH_S4_1
.MODEL SIMPLIS_VC_SWITCH_S4_1 VSWITCH ROFF=100Meg RON=1m VOFF=0.2 VON=0.8
S_S5 85 GND DISCHARGE GND SIMPLIS_VC_SWITCH_S5_1
.MODEL SIMPLIS_VC_SWITCH_S5_1 VSWITCH ROFF=100Meg RON=1m VOFF=0.2 VON=0.8
S_S6 95 98 97 GND SIMPLIS_VC_SWITCH_S6_1
.MODEL SIMPLIS_VC_SWITCH_S6_1 VSWITCH ROFF=1G RON=1m VOFF=0.2 VON=0.8
S_S7 126 GND 125 GND SIMPLIS_VC_SWITCH_S7_1
.MODEL SIMPLIS_VC_SWITCH_S7_1 VSWITCH ROFF=1G RON=1m VOFF=0.2 VON=0.8
S_S8 121 126 123 GND SIMPLIS_VC_SWITCH_S8
.MODEL SIMPLIS_VC_SWITCH_S8 VSWITCH ROFF=1G RON=1m VOFF=0.2 VON=0.8
S_S9 127 GND 124 GND SIMPLIS_VC_SWITCH_S9
.MODEL SIMPLIS_VC_SWITCH_S9 VSWITCH ROFF=100Meg RON=1m VOFF=0.2 VON=0.8
X_U1_buf DISCHARGE 84 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=20n
X_U1_inv DISCHARGE 87 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=20n
X_U10_comp CLK_SYNC_EN 96 93 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1p DELAY=100p
X_U10_compNot 93 97 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U13_and 95 107 CLK_O AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U13_nand CLK_O 108 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U14_comp 101 104 SYNC_INT GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=400m DELAY=100p
X_U14_compNot SYNC_INT 105 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U15_buf SYNC_INT 100 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=124n
X_U15_inv SYNC_INT 103 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=124n
X_U16 109 110 ASYMMETRIC_DELAY PARAMS: RISING_EDGE_DELAY=1p VTHRESH=500m FALLING_EDGE_DELAY=277n VDD=1
+ VSS=0
X_U17 110 SDWN 111 115 srlatchrhp_basic_gen params: vdd=1 vss=0 vthresh=500m
X_U18_buf 111 CLK_INT_DISABLE BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=50u
X_U18_inv 111 113 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=50u
X_U19_comp VREF 116 SYNC_SDWNB GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1m DELAY=100p
X_U19_compNot SYNC_SDWNB 117 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_buf SDWN 112 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U2_inv SDWN 107 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U20_and CLK_INT_DISABLE SYNC_SDWNB CLK_SYNC_EN AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m
+ DELAY=2n
X_U20_nand CLK_SYNC_EN 114 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U21_buf CLK_O 92 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U21_inv CLK_O 94 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U22_comp 85 89 86 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1m DELAY=1n
X_U22_compNot 86 90 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U24 CLK_O 124 123 125 srlatchrhp_basic_gen params: vdd=1 vss=0 vthresh=500m
X_U26_comp 127 132 130 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1m DELAY=100p
X_U26_compNot 130 133 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U27 CLK_O 130 CLK 129 srlatchrhp_basic_gen params: vdd=1 vss=0 vthresh=500m
X_U28_buf CLK 118 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=30n
X_U28_inv CLK 119 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=30n
X_U29_and 118 CLK CLK_DEL AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U29_nand CLK_DEL 120 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U34 86 84 DISCHARGE 91 srlatchrhp_basic_gen params: vdd=1 vss=0 vthresh=500m
X_U4_and 131 129 124 AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U4_nand 124 134 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U5_buf 129 128 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=20n
X_U5_inv 129 131 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=20n
X_U6_and 102 100 CLK_sync AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U6_nand CLK_sync 106 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U7_buf 100 99 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=20n
X_U7_inv 100 102 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=20n
V1 122 GND 5
V10 79 GND 5
V11 89 GND 1
V12 132 GND 450m
V7 96 GND 0.5
V8 104 GND 700m
V9 116 GND 590m
.ends Oscillator
*$
.subckt DRIVER CLK_SYNC_EN ISWH SW PH2 SYNC_MODE PH1 GND VIN HICCUP SYNC_SDWNB H_BLNCK
C3 L_ISWH GND 1n
C4 ISWH GND 1n
X_D1 SW 64 D_IDEAL1
X_D2 72 SW D_IDEAL1
E1 85 GND 83 GND -1
H3 82 GND VH3$TP_CCVS -1
VH3$TP_CCVS 72 GND 0
H4 63 GND VH4$TP_CCVS 1
VH4$TP_CCVS VIN 64 0
R3 63 ISWH 1
R4 82 L_ISWH 1
S_S5 64 SW HDRV_INT GND SIMPLIS_VC_SWITCH_S5_2
.MODEL SIMPLIS_VC_SWITCH_S5_2 VSWITCH ROFF=100G RON=37m VOFF=0.2 VON=0.8
S_S6 SW 72 LDRV_INT GND SIMPLIS_VC_SWITCH_S6_2
.MODEL SIMPLIS_VC_SWITCH_S6_2 VSWITCH ROFF=100G RON=15m VOFF=0.2 VON=0.5
S_S7 76 83 81 GND SIMPLIS_VC_SWITCH_S7_2
.MODEL SIMPLIS_VC_SWITCH_S7_2 VSWITCH ROFF=1G RON=1m VOFF=0.2 VON=0.8
S_S8 83 GND 88 GND SIMPLIS_VC_SWITCH_S8_1
.MODEL SIMPLIS_VC_SWITCH_S8_1 VSWITCH ROFF=1G RON=1m VOFF=0.2 VON=0.8
X_U1_buf LDRV_INT 65 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U1_inv LDRV_INT 66 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U10_and 79 PH2 74 AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U10_nand 74 80 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U11_buf ZCD 71 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=20n
X_U11_inv ZCD 73 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=20n
X_U13_and 67 PH1 HDRV_INT AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U13_nand HDRV_INT 68 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U14_buf HICCUP 69 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U14_inv HICCUP 70 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U15_and 70 73 74 LDRV_INT AND3_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U15_nand LDRV_INT 75 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U16_and 89 PH1 H_BLNCK AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U16_nand H_BLNCK 90 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U17 PH1 89 ASYMMETRIC_DELAY PARAMS: RISING_EDGE_DELAY=13.86n VTHRESH=500m FALLING_EDGE_DELAY=2p VDD=1
+ VSS=0
X_U18_and 92 PH2 L_BLNCK AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U18_nand L_BLNCK 94 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U19 PH2 92 ASYMMETRIC_DELAY PARAMS: RISING_EDGE_DELAY=13.86n VTHRESH=500m FALLING_EDGE_DELAY=2p VDD=1
+ VSS=0
X_U20_buf CLK_SYNC_EN 93 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U20_inv CLK_SYNC_EN 95 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U21_and 95 SYNC_MODE 96 AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U21_nand 96 98 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U22_or 93 96 91 OR2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U22_nor 91 97 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U23_and SYNC_SDWNB 91 81 AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U23_nand 81 88 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U24_and 86 L_BLNCK ZCD AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U24_nand ZCD 87 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U3 66 67 ASYMMETRIC_DELAY PARAMS: RISING_EDGE_DELAY=4n VTHRESH=500m FALLING_EDGE_DELAY=2p VDD=1 VSS=0
X_U44_comp 85 L_ISWH 86 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1m DELAY=100p
X_U44_compNot 86 84 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U8_buf HDRV_INT 77 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U8_inv HDRV_INT 78 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U9 78 79 ASYMMETRIC_DELAY PARAMS: RISING_EDGE_DELAY=4n VTHRESH=500m FALLING_EDGE_DELAY=2p VDD=1 VSS=0
V2 76 GND 1.8
.ends DRIVER
*$
.subckt softstart VREF SDWN SS_TR GND PARAMS: STEADY_STATE=0
C1 SS_TR GND 625p IC={STEADY_STATE*0.6}
X_D1 SS_TR 16 D_IDEAL
G1 16 SS_TR SDWN_B GND 2.5u
S_S1 GND SS_TR 17 GND SIMPLIS_VC_SWITCH_S1_2
.MODEL SIMPLIS_VC_SWITCH_S1_2 VSWITCH ROFF=1G RON=3k VOFF=0.20000000000000004 VON=0.5
X_U11_buf SDWN 17 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U11_inv SDWN SDWN_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
E_ABM_U2 VREF GND VALUE {LIMIT((1*(V(SS_TR)-V(GND))),0,600m)}
V1 16 GND 1.01
.ends softstart
*$
.subckt errror_amplifier VREF COMP VSENSE I_FOLDBACK HICCUP SYNC_MODE CLK_INT_DISABLE SDWN PFM GND
C1 COMP_int GND 500f IC=0
X_D1 57 53 D_IDEAL
X_D2 COMP_int 51 D_IDEAL
H1 52 GND VH1$TP_CCVS 1
VH1$TP_CCVS 53 COMP_int 0
RO COMP_int GND 400Meg
S_S1 57 GND 61 GND SIMPLIS_VC_SWITCH_S1_3
.MODEL SIMPLIS_VC_SWITCH_S1_3 VSWITCH ROFF=100Meg RON=1u VOFF=0.2 VON=0.8
S_S2 55 57 60 GND SIMPLIS_VC_SWITCH_S2_2
.MODEL SIMPLIS_VC_SWITCH_S2_2 VSWITCH ROFF=100Meg RON=1u VOFF=0.2 VON=0.8
S_S3 50 51 54 GND SIMPLIS_VC_SWITCH_S3_1
.MODEL SIMPLIS_VC_SWITCH_S3_1 VSWITCH ROFF=1T RON=1m VOFF=0.2 VON=0.8
S_S4 51 59 56 GND SIMPLIS_VC_SWITCH_S4_2
.MODEL SIMPLIS_VC_SWITCH_S4_2 VSWITCH ROFF=1T RON=1m VOFF=0.2 VON=0.8
S_S5 COMP_int COMP PFM_b GND SIMPLIS_VC_SWITCH_S5_3
.MODEL SIMPLIS_VC_SWITCH_S5_3 VSWITCH ROFF=100Meg RON=1m VOFF=0.2 VON=0.8
G_ABMI_U1 49 COMP_int VALUE {LIMIT((19u*(V(VREF)-V(VSENSE))),-2u,2u)}
X_U11_or 66 SYNC_MODE PFM_b OR2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U11_nor PFM_b PFM INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U12_buf HICCUP 56 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U12_inv HICCUP 54 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U2_buf 62 61 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U2_inv 62 60 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U3_or 58 CLK_INT_DISABLE 64 62 OR3_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U3_nor 62 63 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
E_ABM_U4 I_FOLDBACK GND VALUE {LIMIT((1*(V(52)-V(GND))),0,2)}
X_U6 SDWN 58 ASYMMETRIC_DELAY PARAMS: RISING_EDGE_DELAY=2p VTHRESH=500m FALLING_EDGE_DELAY=50u VDD=1
+ VSS=0
X_U7_buf CLK_INT_DISABLE 65 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U7_inv CLK_INT_DISABLE 67 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U8_and 67 SYNC_MODE 64 AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U8_nand 64 70 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U9_comp COMP_int 68 66 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=2m DELAY=100p
X_U9_compNot 66 69 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V1 50 GND 403m
V2 49 GND 5
V3 59 GND 225m
V4 68 GND 136m
V5 55 GND 134m
.ends errror_amplifier
*$
.subckt GMIPHASE FB SW SDWN CLK CLK_O PG ISLOPE PH1 PFM I_DECOMP FREQ_INT COMP VREF CLK_DEL PH2 reset_ramp_lin
+ VIN H_BLNCK peak_avarage GND
C1 VrampLin GND 2p
C2 VrampQUAD GND 2.4p
C3 vdecomp GND 600f
C4 158 GND 1u IC=0
C5 PG1 GND 1n
C6 164 GND 1u IC=0
C7 PG0 GND 1n
X_D1 GND HS_CMD D_IDEAL
X_D2 148 146 D_IDEAL
X_D3 147 144 D_IDEAL
X_D5 145 PG D_IDEAL
E1 128 GND COMP GND 1
E3 VREFTH_HIGH GND 155 GND 1.085
E4 VREFTH_LOW GND 162 GND 925m
F1 HS_CMD GND VF1$TP_CCCS 20
VF1$TP_CCCS ISLOPE GND 0
G1 146 148 FREQ_INT GND 3.33p
G2 144 147 VIN GND 1u
G3 GND 158 ANDOUT1 GND 1
G4 0 164 ANDOUT0 GND 1
I1 148 146 6u
I2 PG 145 1m
R1 VIN HS_CMD 370
R2 129 GND 1Meg
R3 vdecomp 154 250k
S_S1 147 VrampLin 150 GND SIMPLIS_VC_SWITCH_S1_4
.MODEL SIMPLIS_VC_SWITCH_S1_4 VSWITCH ROFF=1G RON=1m VOFF=0.2 VON=0.8
S_S10 145 GND PG10 GND SIMPLIS_VC_SWITCH_S10
.MODEL SIMPLIS_VC_SWITCH_S10 VSWITCH ROFF=50Meg RON=1 VOFF=0.8 VON=0.2
S_S2 148 VrampLin 152 GND SIMPLIS_VC_SWITCH_S2_3
.MODEL SIMPLIS_VC_SWITCH_S2_3 VSWITCH ROFF=1G RON=1m VOFF=0.2 VON=0.8
S_S3 164 GND ANDOUT1 GND SIMPLIS_VC_SWITCH_S3_2
.MODEL SIMPLIS_VC_SWITCH_S3_2 VSWITCH ROFF=1Meg RON=1m VOFF=0.2 VON=0.8
S_S4 VrampLin GND reset_ramp_lin GND SIMPLIS_VC_SWITCH_S4_3
.MODEL SIMPLIS_VC_SWITCH_S4_3 VSWITCH ROFF=1G RON=1m VOFF=0.2 VON=0.8
S_S5 VrampQUAD GND CLK_DEL GND SIMPLIS_VC_SWITCH_S5_4
.MODEL SIMPLIS_VC_SWITCH_S5_4 VSWITCH ROFF=1G RON=1m VOFF=0.2 VON=0.8
S_S7 VrampQUAD 154 peak_average GND SIMPLIS_VC_SWITCH_S7_3
.MODEL SIMPLIS_VC_SWITCH_S7_3 VSWITCH ROFF=1G RON=1m VOFF=0.2 VON=0.8
S_S8 158 GND ANDOUT0 GND SIMPLIS_VC_SWITCH_S8_2
.MODEL SIMPLIS_VC_SWITCH_S8_2 VSWITCH ROFF=1Meg RON=1m VOFF=0.2 VON=0.8
X_U1 132 135 ASYMMETRIC_DELAY PARAMS: RISING_EDGE_DELAY=2p VTHRESH=500m FALLING_EDGE_DELAY=40n VDD=1
+ VSS=0
X_U12_buf PH1_1 133 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=15n
X_U12_inv PH1_1 134 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=15n
X_U13_and 134 PH1_1 132 AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U13_nand 132 137 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U15_or 132 135 PH1_1 PH1 OR3_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U15_nor PH1 136 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U16_buf PH1 138 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U16_inv PH1 PH2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U2_buf peak_average_o 140 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=20n
X_U2_inv peak_average_o 141 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=20n
X_U3_and 141 peak_average_o peak_average AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U3_nand peak_average 143 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U30_or PH2 CLK reset_ramp_lin OR2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U30_nor reset_ramp_lin 139 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
G_ABMI_U31 0 ISLOPE VALUE {LIMIT((41.66u*(V(128)-V(GND))),0,20)}
X_U32_comp HS_CMD SW HS_COMP_OUT GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1m DELAY=100p
X_U32_compNot HS_COMP_OUT 130 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U33_and HS_COMP_OUT H_BLNCK GT_PK AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U33_nand GT_PK 131 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U34 HS_ON GT_PK PH1_1 129 srlatchrhp_basic_gen params: vdd=1 vss=0 vthresh=500m
X_U36_buf SDWN 126 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U36_inv SDWN SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U37 reset_ramp_lin CLK_DEL peak_average_o 142 srlatchrhp_basic_gen params: vdd=1 vss=0 vthresh=500m
X_U39_buf SDWN 151 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U39_inv SDWN 152 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U4_buf SDWN 149 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U4_inv SDWN 150 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
G_ABMI_U41 VIN VrampQUAD VALUE {LIMIT(({1/66k}*(V(VrampLin)-V(GND))),0,20)}
G_ABMI_U42 ISLOPE GND VALUE {LIMIT(({1/48k}*(V(VrampQUAD)-V(GND))),0,20)}
G_ABMI_U43 VIN ISLOPE VALUE {LIMIT(({1/48k}*(V(vdecomp)-V(GND))),0,20)}
X_U44_comp VREFTH_HIGH FB 156 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=18m DELAY=100p
X_U44_compNot 156 157 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U45_comp FB VREFTH_LOW 161 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=30m DELAY=100p
X_U45_compNot 161 163 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U46_and 156 161 ANDOUT1 AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U46_nand ANDOUT1 ANDOUT0 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U47_comp 158 159 PG1 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1m DELAY=100p
X_U47_compNot PG1 160 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U48_comp 164 165 PG0 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1m DELAY=100p
X_U48_compNot PG0 166 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U49 PG1 PG0 PG10 153 srlatchrhp_basic_gen params: vdd=1 vss=0 vthresh=500m
X_U6_and SDWN_N CLK_O PFM HS_ON AND3_BASIC_GEN_numInv_1 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U6_nand HS_ON 127 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
V1 146 GND 5
V2 144 GND 5
V4 155 GND 0.6
V5 162 GND 0.6
V6 159 GND 40
V7 165 GND 40
.ends GMIPHASE
*$
.subckt HOUSEKEEPING VIN EN SDWN VIN_OK EN_OK VINOK_B GND
X_U2_comp EN 23 EN_OK GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=100m DELAY=200u
X_U2_compNot EN_OK ENOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_comp VIN 21 VIN_OK GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=100m DELAY=100p
X_U3_compNot VIN_OK VINOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_or ENOK_B VINOK_B SDWN OR2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U5_nor SDWN 22 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
V1 23 GND 1.05
V3 21 GND 2.55
.ends HOUSEKEEPING
*$
.subckt HICCUP COMP HICCUP CLK_O GND
C1 66 GND 20n IC=0
C2 93 GND 20n IC=0
G1 GND 66 65 GND 1
G2 GND 93 92 GND 1
S_S1 66 GND 70 GND SIMPLIS_VC_SWITCH_S1_5
.MODEL SIMPLIS_VC_SWITCH_S1_5 VSWITCH ROFF=1Meg RON=1m VOFF=0.25 VON=0.75
S_S2 93 GND 98 GND SIMPLIS_VC_SWITCH_S2_4
.MODEL SIMPLIS_VC_SWITCH_S2_4 VSWITCH ROFF=1Meg RON=1m VOFF=0.25 VON=0.75
X_U1_comp 66 68 67 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1m DELAY=100p
X_U1_compNot 67 69 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_and 78 71 79 AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U10_nand 79 74 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U11_or 79 82 70 OR2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U11_nor 70 83 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U12_buf HICCUP 84 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=10u
X_U12_inv HICCUP 86 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=10u
X_U13_comp COMP 90 88 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1u DELAY=100p
X_U13_compNot 88 91 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U14_or 107 99 98 OR2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U14_nor 98 112 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U15_and 61 CLK_O HICCUP_N 62 AND3_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_UONE1   62 65 one_shot PARAMS:  T=20									  
X_U16 94 95 H_END H_END_N srlatchrhp_basic_gen params: vdd=1 vss=0 vthresh=500m
X_U17_or 102 110 103 OR2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U17_nor 103 111 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U18_buf 103 105 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U18_inv 103 101 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U19_buf 103 106 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100n
X_U19_inv 103 114 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100n
X_U2_and HICCUP 86 82 AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U2_nand 82 87 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U20_and 106 101 107 AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U20_nand 107 104 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U21 102 110 ASYMMETRIC_DELAY PARAMS: RISING_EDGE_DELAY=2p VTHRESH=500m FALLING_EDGE_DELAY=100n VDD=1
+ VSS=0
X_U22_buf H_END 113 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=10u
X_U22_inv H_END 115 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=10u
X_U23_and 88 CLK_O HICCUP 89 AND3_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_UONE2   89 92 one_shot PARAMS:  T=20									  
X_U24_comp 93 96 94 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1m DELAY=100p
X_U24_compNot 94 97 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U25_comp COMP 108 102 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1m DELAY=100p
X_U25_compNot 102 109 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U26_and H_END 115 99 AND2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U26_nand 99 116 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U27_buf 99 95 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=5n
X_U27_inv 99 100 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=5n
X_U3_comp COMP 63 61 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1u DELAY=100p
X_U3_compNot 61 64 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_comp COMP 76 72 GND COMPHYS2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1m DELAY=100p
X_U4_compNot 72 77 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_or 72 80 73 OR2_BASIC_GEN_numInv_0 PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U5_nor 73 81 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m
X_U6 72 80 ASYMMETRIC_DELAY PARAMS: RISING_EDGE_DELAY=2p VTHRESH=500m FALLING_EDGE_DELAY=100n VDD=1 VSS=0
X_U7 67 H_END HICCUP HICCUP_N srlatchrhp_basic_gen params: vdd=1 vss=0 vthresh=500m
X_U8_buf 73 75 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U8_inv 73 71 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100p
X_U9_buf 73 78 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100n
X_U9_inv 73 85 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500m DELAY=100n
V1 63 GND 403m
V2 68 GND 1024
V3 76 GND 1
V4 90 GND 225m
V5 96 GND 3072
V6 108 GND 1
.ends HICCUP
*$
.subckt D_D2 1 2
d1 1 2 dd2
.model dd2 d is=1e-15 tt=1e-11 rs=0.001 n=0.001
.ends D_D2
*$
.subckt COMPHYS2_BASIC_GEN INP INM COMP_OUT REF PARAMS: VDD=1 VSS=0 VTHRESH=0.5 VHYS=1u DELAY=100p
EIN INP1 INM1 INP INM 1
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH}, -{VHYS}/2, {VHYS}/2) }
EOUT 1 REF VALUE { IF( V(INP1)>V(INM2), {VDD}, {VSS}) }
R1 1 COMP_OUT_pre {(1.443*DELAY)/1n}
C1 COMP_OUT_pre REF 1n
E_OUT COMP_OUT 0 VALUE { {IF(V(COMP_OUT_pre)>{VDD/2} , {VDD}, {VSS})} }
RINP1 INP1 REF 10K
RINM2 INM2 REF 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100p
E_ABMGATE YINT 0 VALUE { {IF(V(A)>{VTHRESH} , {VSS}, {VDD})} }
RINT YINT YINT1 {(1.443*DELAY)/1n}
CINT YINT1 0 1n
E_OUT YOUT 0 VALUE { {IF(V(YINT1)>{VDD/2} , {VDD}, {VSS})} }
ROUT YOUT Y 1
COUT Y 0 100p
.ENDS INV_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN_numInv_0 A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100p
E_ABMGATE YINT 0 VALUE { {IF(V(A) > {VTHRESH} & V(B) > {VTHRESH}, {VDD}, {VSS})} }
RINT YINT YINT1 {(1.443*DELAY)/1n}
CINT YINT1 0 1n
E_OUT YOUT 0 VALUE { {IF(V(YINT1)>{VDD/2} , {VDD}, {VSS})} }
ROUT YOUT Y 1
COUT Y 0 100p
.ENDS AND2_BASIC_GEN_numInv_0
*$
.SUBCKT OR3_BASIC_GEN_numInv_0 A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100p
E_ABMGATE YINT 0 VALUE { {IF(V(A) > {VTHRESH} | V(B) > {VTHRESH} | V(C) > {VTHRESH}, {VDD}, {VSS})} }
RINT YINT YINT1 {(1.443*DELAY)/1n}
CINT YINT1 0 1n
E_OUT YOUT 0 VALUE { {IF(V(YINT1)>{VDD/2} , {VDD}, {VSS})} }
ROUT YOUT Y 1
COUT Y 0 100p
.ENDS OR3_BASIC_GEN_numInv_0
*$
.SUBCKT OR2_BASIC_GEN_numInv_0 A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100p
E_ABMGATE YINT 0 VALUE { {IF(V(A) > {VTHRESH} | V(B) > {VTHRESH}, {VDD}, {VSS})} }
RINT YINT YINT1 {(1.443*DELAY)/1n}
CINT YINT1 0 1n
E_OUT YOUT 0 VALUE { {IF(V(YINT1)>{VDD/2} , {VDD}, {VSS})} }
ROUT YOUT Y 1
COUT Y 0 100p
.ENDS OR2_BASIC_GEN_numInv_0
*$
.SUBCKT BUF_BASIC_GEN A Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100p
E_ABMGATE YINT 0 VALUE { {IF(V(A)>{VTHRESH} , {VDD}, {VSS})} }
RINT YINT YINT1 {(1.443*DELAY)/1n}
CINT YINT1 0 1n
E_OUT YOUT 0 VALUE { {IF(V(YINT1)>{VDD/2} , {VDD}, {VSS})} }
ROUT YOUT Y 1
COUT Y 0 100p
.ENDS BUF_BASIC_GEN
*$
.subckt ASYMMETRIC_DELAY inp out PARAMS: RISING_EDGE_DELAY=1 VTHRESH=0.5 FALLING_EDGE_DELAY=1 VDD=1 VSS=0
e_abm3 inp1 0 value { if(v(inp) > {vthresh}, {vdd} , {vss}) }
e_abm1 yin4 0 value { if(v(yin3) > {vthresh}, {vdd} , {vss}) }
e_abm2 yin2 0 value { if(v(yin1) > {vthresh}, {vdd} , {vss}) }
r_rint inp1 yin1 {1.443*rising_edge_delay/1n}
c_cint yin1 0 1n 
d_d10 yin1 inp1 d_d1
r_r1 yin4 out 1
r_rout yin2 yin3 {1.443*falling_edge_delay/1n}
c_cout yin3 0 1n
c_c1 0 out 100p
d_d11 yin2 yin3 d_d1
.model d_d1 d is=1e-15 tt=1e-11 rs=0.005 n=0.1
.ends ASYMMETRIC_DELAY
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5
gq 0 qint value = { if(v(r) > {vthresh}, -5, if(v(s)>{vthresh}, 5, 0)) }
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss}
eq qqq 0 qint 0 1
x3 qqq qqqd1 BUF_BASIC_GEN PARAMS: VDD={vdd} VSS={vss} VTHRESH={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = { if( v(q) > {vthresh}, {vss}, {vdd}) }
rqb qbr qb 1
cdummy1 q 0 100p
cdummy2 qb 0 100p
.ic v(qint) {vss}
.model d_d1 d is=1e-15 tt=1e-11 rs=0.05 n=0.01
.ends srlatchrhp_basic_gen
*$
.subckt D_IDEAL 1 2
d1 1 2 dd1
.model dd1 d is=1e-15 rs=0.005 n=0.001
.ends D_IDEAL
*$
.subckt D_IDEAL1 1 2
d1 1 2 dd1
.model dd1 d is=1e-15 rs=0.005 n=0.1
.ends D_IDEAL1
*$
.SUBCKT AND3_BASIC_GEN_numInv_0 A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100p
E_ABMGATE YINT 0 VALUE { {IF(V(A) > {VTHRESH} & V(B) > {VTHRESH} & V(C) > {VTHRESH}, {VDD}, {VSS})} }
RINT YINT YINT1 {(1.443*DELAY)/1n}
CINT YINT1 0 1n
E_OUT YOUT 0 VALUE { {IF(V(YINT1)>{VDD/2} , {VDD}, {VSS})} }
ROUT YOUT Y 1
COUT Y 0 100p
.ENDS AND3_BASIC_GEN_numInv_0
*$
.SUBCKT AND3_BASIC_GEN_numInv_1 A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=100p
E_ABMGATE YINT 0 VALUE { {IF(V(A) > {VTHRESH} & V(B) > {VTHRESH} & V(C) < {VTHRESH}, {VDD}, {VSS})} }
RINT YINT YINT1 {(1.443*DELAY)/1n}
CINT YINT1 0 1n
E_OUT YOUT 0 VALUE { {IF(V(YINT1)>{VDD/2} , {VDD}, {VSS})} }
ROUT YOUT Y 1
COUT Y 0 100p
.ENDS AND3_BASIC_GEN_numInv_1
*$
.SUBCKT LDCR IN OUT PARAMS:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT CESR IN OUT PARAMs:  C=100u ESR=0.01 X=1 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.subckt one_shot in out params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
