The error occurs because the always block is describing sequential (clocked) logic with an asynchronous reset using mixed assignment types. In this code, the register updates are done inconsistently:

â€¢ The reset branch uses a nonblocking assignment (data <= 1'b0), which is appropriate for sequential logic.
â€¢ The clocked (else) branch uses a blocking assignment (data = ~data) and then updates out1 with a blocking assignment (out1 = data).

Using blocking assignments inside an always block that is sensitive to an edge of clk (and asynchronous reset) can prevent the synthesis tool from correctly â€œextractingâ€ (or inferring) the asynchronous reset for registers. In other words, because out1 (and data) are updated with blocking assignments (or a mix of blocking and nonblocking assignments), the synthesis tool sees a combinational dependency that doesnâ€™t match the standard style for registers with an asynchronous reset.

The fix is to use nonblocking assignments consistently for all the registers updated in a clocked process. That is, change:
â€ƒâ€ƒdata = ~data;â€ƒâ€ƒandâ€ƒâ€ƒout1 = data;
to:
â€ƒâ€ƒdata <= ~data;â€ƒâ€ƒandâ€ƒâ€ƒout1 <= data;

A corrected version of the always block would be:

â€ƒâ€ƒalways @(posedge clk or posedge rst) begin
â€ƒâ€ƒâ€ƒif (rst) begin
â€ƒâ€ƒâ€ƒâ€ƒdata <= 1'b0;
â€ƒâ€ƒâ€ƒend else begin
â€ƒâ€ƒâ€ƒâ€ƒdata <= ~data;
â€ƒâ€ƒâ€ƒend
â€ƒâ€ƒâ€ƒout1 <= data;
â€ƒâ€ƒend

This ensures that both registers (data and out1) have a proper asynchronous reset and that the synthesis tool can correctly infer the reset logic.

ðŸ” Related Documents:

- source_documents\verilog_2001_ref_guide.pdf: for (i=0; i<=255; i=i+1)
                @(negedge clk)
                  data_bus = RAM[i];
            end
    default:$display(â€œillegal opcode in module %mâ€);
  endcase
end...

- source_documents\Quick Start Guide to Verilog.pdf: widely used in data path modeling and computer system design. Example 7.6 shows an RTL model of an
8-bit, synchronous register. This circuit has an active LOW, asynchronous reset that will cause the 8-bit
output Reg_Out to go to 0 when it is asserted. When the reset is not asserted, the output will be updated
with the 8-bit input Reg_In if the system is enabled (EN Â¼ 1) and there is a rising edge on the clock. If the...

- source_documents\Quick Start Guide to Verilog.pdf: Design a Verilog model for the 16  8, asyn-
chronous, read-only memory system shown in
Fig. 10.2. The system should contain the infor-
mation provided in the memory map. Create a
test bench to simulate your model by reading
from each of the 16 unique addresses and
observing data_out to verify it contains the
information in the memory map.
Fig. 10.2
16 x 8 Asynchronous ROM Block Diagram
10.2.2
Design a Verilog model for the 16  8, synchro-
nous, read-only memory system shown in...

- source_documents\Quick Start Guide to Verilog.pdf: signal_assignment_1
signal_assignment_2
:
end
Letâ€™s look at a simple model of how an initial block is used to model the reset line in a test bench. In
the following example, the signal â€œReset_TBâ€ is being driven into a DUT. At the beginning of the
simulation, the initial value of Reset_TB is set to a logic zero. The second assignment will take place
after a delay of 15 time units. The second assignment statement sets Reset_TB to a logic one. The...

- source_documents\verilog_fsm.pdf: Figure 5 The circuit generated by Program 17 (this is an erroneous circuit!)
Pass
Trigger
C
A
1'b0
0
1
Latch
C
Program 18 An always@( * ) block that will not generate latches
1 wire Trigger , Pass;
2 reg A, C;
3
4 always @( * ) begin
5
A = 1â€™b0;
6
C = 1â€™b1;
7
if (Trigger) begin
8
A = Pass;
9
C = Pass;
10
end
11 end
Figure 6 The circuit generated by Program 18 (this is correct!)
Pass
Trigger
C
A
1'b0
0
1
1
0
1'b1
11...

- source_documents\verilog_fsm.pdf: case with simulation tools (like ModelSim), however. ModelSim will not correct your sensitivity
list bugs, and your simulations will be plagued with odd errors. Furthermore, the synthesis tools
catching your errors is not guarenteed. An easy way to avoid these potential problems is to use
always@( * ) as opposed to always@(Input1 or Input 2 or ...).
4. Lastly, a very subtle point which perhaps has the potential to cause the most frustration is latch...
