#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jun 25 18:30:20 2023
# Process ID: 40880
# Current directory: C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1
# Command line: vivado.exe -log design_2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace
# Log file: C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper.vdi
# Journal file: C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1\vivado.jou
# Running On: Sabarish, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16857 MB
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top design_2_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 874.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 718 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0_board.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0_board.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/bd_0c5c_psr_aclk_0_board.xdc] for cell 'design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/bd_0c5c_psr_aclk_0_board.xdc] for cell 'design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/bd_0c5c_psr_aclk_0.xdc] for cell 'design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_1/bd_0c5c_psr_aclk_0.xdc] for cell 'design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0.xdc] for cell 'design_2_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0.xdc] for cell 'design_2_i/xadc_wiz_0/U0'
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1056.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 453 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 59 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM64M => RAM64M (RAMD64E(x4)): 342 instances
  RAM64X1S => RAM64X1S (RAMS64E): 42 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1056.598 ; gain = 614.145
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 1078.668 ; gain = 21.992

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_1 into driver instance design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2 into driver instance design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_6, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[1]_i_1 into driver instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[1]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[2]_i_1 into driver instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/replace_write_enables[2]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/mem_state_reg_i_1 into driver instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/mem_state_reg_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 11 inverter(s) to 65 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2233018d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1898.566 ; gain = 506.547
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 66 cells
INFO: [Opt 31-1021] In phase Retarget, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 237dcd57c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1898.566 ; gain = 506.547
INFO: [Opt 31-389] Phase Constant propagation created 244 cells and removed 1091 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d65156c7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1898.566 ; gain = 506.547
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 139 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d65156c7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.566 ; gain = 506.547
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d65156c7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.566 ; gain = 506.547
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7z020 is unsupported

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/wrap_burst_total[1]_i_1 into driver instance design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/wrap_burst_total[1]_i_3, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 20545fa72

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.566 ; gain = 506.547
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              66  |                                             15  |
|  Constant propagation         |             244  |            1091  |                                             20  |
|  Sweep                        |               0  |             139  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1898.566 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c6c52085

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.566 ; gain = 506.547

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1898.566 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c6c52085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1898.566 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1898.566 ; gain = 841.969
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1898.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1898.566 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11e1cabb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1898.566 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1898.566 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c8ead058

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1898.566 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ba1e6132

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ba1e6132

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1956.961 ; gain = 58.395
Phase 1 Placer Initialization | Checksum: 1ba1e6132

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21f1e1659

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ef578298

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ef578298

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 282649144

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1844 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 786 nets or LUTs. Breaked 0 LUT, combined 786 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1956.961 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            786  |                   786  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            786  |                   786  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2618b1971

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1956.961 ; gain = 58.395
Phase 2.4 Global Placement Core | Checksum: 27e4e4f85

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1956.961 ; gain = 58.395
Phase 2 Global Placement | Checksum: 27e4e4f85

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c56d4012

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 289bbca69

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 266df1400

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2bb405d61

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 295f40761

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1aedd5d00

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 193d58416

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16962db35

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1956.961 ; gain = 58.395
Phase 3 Detail Placement | Checksum: 16962db35

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1956.961 ; gain = 58.395

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d0687c46

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.774 | TNS=-2346.301 |
Phase 1 Physical Synthesis Initialization | Checksum: 20c47d62f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.329 . Memory (MB): peak = 2005.312 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f4240131

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.393 . Memory (MB): peak = 2005.312 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d0687c46

Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2005.312 ; gain = 106.746

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.017. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 141414f02

Time (s): cpu = 00:00:48 ; elapsed = 00:01:07 . Memory (MB): peak = 2005.312 ; gain = 106.746

Time (s): cpu = 00:00:48 ; elapsed = 00:01:07 . Memory (MB): peak = 2005.312 ; gain = 106.746
Phase 4.1 Post Commit Optimization | Checksum: 141414f02

Time (s): cpu = 00:00:48 ; elapsed = 00:01:07 . Memory (MB): peak = 2005.312 ; gain = 106.746

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 141414f02

Time (s): cpu = 00:00:48 ; elapsed = 00:01:07 . Memory (MB): peak = 2005.312 ; gain = 106.746

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                4x4|                8x8|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 141414f02

Time (s): cpu = 00:00:48 ; elapsed = 00:01:07 . Memory (MB): peak = 2005.312 ; gain = 106.746
Phase 4.3 Placer Reporting | Checksum: 141414f02

Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 2005.312 ; gain = 106.746

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2005.312 ; gain = 0.000

Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 2005.312 ; gain = 106.746
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 108343fe7

Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 2005.312 ; gain = 106.746
Ending Placer Task | Checksum: d4d76d8f

Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 2005.312 ; gain = 106.746
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 2005.312 ; gain = 106.746
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.921 . Memory (MB): peak = 2011.797 ; gain = 6.484
INFO: [Common 17-1381] The checkpoint 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2011.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2011.797 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2016.895 ; gain = 5.098
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 1.25s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2016.895 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.003 | TNS=-0.003 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b3f804eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.602 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1b3f804eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.640 . Memory (MB): peak = 2021.930 ; gain = 5.035
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.003 | TNS=-0.003 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 12 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_way_buff was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[3]_i_3_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2021.930 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: 1b3f804eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_387_389_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_way_buff.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_6
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[76].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_52
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_35
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_27_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_27
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_28_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_28
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_387_389_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_24_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_192_194_i_5_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_192_194_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[78].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_198_200_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_4.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_264_266_i_4
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[395].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_393_395_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_126_128_i_7_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_126_128_i_7
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[47].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_126_128_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[72].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_72_74_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[3]_i_3_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_351_353_i_6_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_351_353_i_6
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[140].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_138_140_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[92].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_90_92_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[122].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_357_359_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[232].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_231_233_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[138].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_138_140_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_7.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_270_272_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[426].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_426_428_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[471].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_471_473_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_72_74_i_5_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_318_320_i_7
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[114].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_324_326_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder11.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[27]_i_14
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder15.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[25]_i_13
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/do_add.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/block_rows_reg_r2_0_63_0_2_i_129
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_function[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/alu_funcD_reg[3]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[26].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[28]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/pc_new[28].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/pc_reg[28]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder19.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[23]_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder23.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[21]_i_12
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder27.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[19]_i_15
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder31.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[17]_i_12
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder35.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[15]_i_13
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31][26].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[28]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder39.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[13]_i_13
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder43.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[11]_i_13
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder47.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/block_rows_reg_r2_0_63_0_2_i_130
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder51.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/block_rows_reg_r2_0_63_0_2_i_132
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder55.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/block_rows_reg_r2_0_63_0_2_i_135
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder59.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[3]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_11_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_11
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_64_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_64
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/c_alu[28].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[28]_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[28]_i_15_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[28]_i_15
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[28]_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[28]_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder9.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[28]_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[3][1]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_6_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_6
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_16_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_16
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_14_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_33_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_33
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[94].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_93_95_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_25_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[6].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][1]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_49_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_49
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[109].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_321_323_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[233].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_231_233_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[202].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_201_203_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[493].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_492_494_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_63_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_63
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_13_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_13
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[2].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_6.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_6
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[1].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[27].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[148].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_147_149_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[149].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_147_149_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[237].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_237_239_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[8].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_96_98_i_5_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_96_98_i_5
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[32].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_96_98_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[54].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_135_137_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[40].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[75].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[12].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_27_29_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[200].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_198_200_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[44].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[174].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_174_176_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_26_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_26
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_6.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_279_281_i_6
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[0].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[280].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_279_281_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[74].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_192_194_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[77].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_159_161_i_6_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_159_161_i_6
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[364].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_363_365_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[60].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_162_164_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[473].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_471_473_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[407].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_405_407_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[120].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_357_359_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[77].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_195_197_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[111].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_321_323_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[7].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[281].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_279_281_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[310].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_309_311_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[205].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_204_206_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[304].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_303_305_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[135].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_411_413_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[11].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[40].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_120_122_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[80].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_219_221_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_24_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_255_257_i_6_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_255_257_i_6
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[42].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[76].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_195_197_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[99].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_261_263_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[201].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_201_203_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_16_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_16
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_41_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_41
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[206].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_204_206_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[95].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_93_95_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[119].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_354_356_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[495].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_495_497_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[147].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_147_149_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[506].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_504_506_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[10].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[5].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_3_5_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[9].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[39].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_120_122_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[393].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_393_395_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[438].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_438_440_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[91].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_255_257_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[28].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[327].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_327_329_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[427].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_426_428_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[204].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_204_206_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[505].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_504_506_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[108].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_318_320_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[109].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[303].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_303_305_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[11].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_27_29_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[275].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_273_275_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[203].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_201_203_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_19_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_19
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_53_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[472].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_471_473_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[501].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_501_503_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[504].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_504_506_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[273].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_273_275_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[308].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_306_308_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[41].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_120_122_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[238].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_237_239_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_13_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_13
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_30_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_30
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_50_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_50
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[148].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_441_443_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[150].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_441_443_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[29].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[31]_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder7.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[29]_i_17
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/pc_new[31].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/pc_reg[31]_i_5
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder3.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[31]_i_48
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31][29].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_10_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/c_alu[31].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[31]_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[31]_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[31]_i_20
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder[31].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/pc_reg[31]_i_32
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_17_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_17
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_45_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_45
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[218].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_216_218_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[334].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_333_335_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[81].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_81_83_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[217].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_216_218_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[428].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_426_428_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[118].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_354_356_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[236].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_234_236_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[79].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_198_200_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[302].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_300_302_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[330].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_330_332_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[82].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_81_83_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[68].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_186_188_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[117].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_354_356_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[235].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_234_236_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[251].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_249_251_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[365].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_363_365_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[93].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_93_95_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[234].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_234_236_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[430].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_429_431_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[331].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_330_332_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[459].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_459_461_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[329].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_327_329_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[64].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_183_185_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_288_290_i_5_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_288_290_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[24].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[26]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/pc_new[26].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/address_reg[26]_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[106].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_294_296_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[26]_i_2_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[26]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[26]_i_11_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[26]_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[26]_i_7_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[26]_i_7
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/c_alu[26].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[26]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/u6_alu/bv_adder13.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u9_pipeline/address_reg[26]_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[78].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_78_80_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_15_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_15
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[106].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_105_107_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[335].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_333_335_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_12_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_12
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[61].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_165_167_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[49].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_129_131_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_22_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[67].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_186_188_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_7_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[406].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_405_407_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[21].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_36_38_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[112].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_324_326_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem.ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[254].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_252_254_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[6].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_61_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_61
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[12].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_12_14_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[59].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_162_164_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[139].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_138_140_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[19].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_33_35_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[400].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_399_401_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[96].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_258_260_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[105].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_105_107_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/p_3_in[113].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_324_326_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[10]_1[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_4
INFO: [Physopt 32-661] Optimized 57 nets.  Re-placed 57 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 57 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 57 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.146 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2021.930 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 5 Multi Cell Placement Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2021.930 ; gain = 0.000
Phase 8 Fanout Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2021.930 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 10 Multi Cell Placement Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 13 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 13 SLR Crossing Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2021.930 ; gain = 0.000
Phase 14 Fanout Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2021.930 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 16 Multi Cell Placement Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_10_n_0' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 855 to 172 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 172.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 684 to 172 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 172.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_5_n_0' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 855 to 172 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 172.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_6_n_0' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 855 to 172 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 172.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_7_n_0' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 855 to 172 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 172.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_8_n_0' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 855 to 172 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 172.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_9_n_0' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 855 to 172 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 172.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_1_n_0' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 684 to 172 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 172.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_10_n_0' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 855 to 172 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 172.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_11_n_0' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 855 to 172 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 172.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_12_n_0' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 855 to 172 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 172.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_13_n_0' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 855 to 172 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 172.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_8_n_0' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 855 to 172 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 172.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_9_n_0' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 855 to 172 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 172.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2021.930 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 30 Multi Cell Placement Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 31 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 31 SLR Crossing Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.146 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.146 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 1614dd801

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2021.930 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.146 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Single Cell Placement   |          0.149  |          0.003  |            0  |              0  |                    57  |           0  |           1  |  00:00:07  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.149  |          0.003  |            0  |              0  |                    57  |           0  |           6  |  00:00:09  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2021.930 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 188dfac8c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2021.930 ; gain = 5.035
INFO: [Common 17-83] Releasing license: Implementation
407 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.930 ; gain = 10.133
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2044.180 ; gain = 22.250
INFO: [Common 17-1381] The checkpoint 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 40a94427 ConstDB: 0 ShapeSum: 9f8df391 RouteDB: 0
Post Restoration Checksum: NetGraph: c96fe3c9 NumContArr: 6254e15 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: cf9531de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2138.711 ; gain = 94.531

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: cf9531de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2145.691 ; gain = 101.512

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: cf9531de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2145.691 ; gain = 101.512
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15ba3437b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2179.438 ; gain = 135.258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.779  | TNS=0.000  | WHS=-0.187 | THS=-138.777|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10597
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10597
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16be726d9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2193.613 ; gain = 149.434

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16be726d9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2193.613 ; gain = 149.434
Phase 3 Initial Routing | Checksum: 162758f88

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2200.473 ; gain = 156.293

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3455
 Number of Nodes with overlaps = 802
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.168 | TNS=-998.334| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1839d2853

Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 2218.602 ; gain = 174.422

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 806
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.172 | TNS=-1378.574| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c94beda2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 2218.602 ; gain = 174.422
Phase 4 Rip-up And Reroute | Checksum: c94beda2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 2218.602 ; gain = 174.422

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 1247ba047

Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 2218.602 ; gain = 174.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.168 | TNS=-991.118| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 19b299eeb

Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 2218.602 ; gain = 174.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.143 | TNS=-968.058| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 21b9c17f5

Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 2218.602 ; gain = 174.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.143 | TNS=-963.763| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 234957e42

Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 2218.602 ; gain = 174.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.143 | TNS=-963.260| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.5 Update Timing
Phase 5.1.1.5 Update Timing | Checksum: 2b4cb9edd

Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 2218.602 ; gain = 174.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.143 | TNS=-961.776| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.6 Update Timing
Phase 5.1.1.6 Update Timing | Checksum: 17ef26b94

Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 2218.602 ; gain = 174.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.143 | TNS=-961.776| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.7 Update Timing
Phase 5.1.1.7 Update Timing | Checksum: 1d3bf8c8c

Time (s): cpu = 00:00:46 ; elapsed = 00:01:01 . Memory (MB): peak = 2218.602 ; gain = 174.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.143 | TNS=-949.718| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.8 Update Timing
Phase 5.1.1.8 Update Timing | Checksum: 10f80d3cf

Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 2218.602 ; gain = 174.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.143 | TNS=-949.718| WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 13fed7c80

Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 2218.602 ; gain = 174.422
Phase 5.1 TNS Cleanup | Checksum: 13fed7c80

Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 2218.602 ; gain = 174.422

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13fed7c80

Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 2218.602 ; gain = 174.422
Phase 5 Delay and Skew Optimization | Checksum: 13fed7c80

Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 2218.602 ; gain = 174.422

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: df71a047

Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 2218.602 ; gain = 174.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.143 | TNS=-949.718| WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18bcf5ebd

Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 2218.602 ; gain = 174.422
Phase 6 Post Hold Fix | Checksum: 18bcf5ebd

Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 2218.602 ; gain = 174.422

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 19079968e

Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 2218.602 ; gain = 174.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.143 | TNS=-949.718| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 19079968e

Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 2218.602 ; gain = 174.422

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.86823 %
  Global Horizontal Routing Utilization  = 5.30485 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y48 -> INT_R_X39Y49
   INT_L_X42Y44 -> INT_R_X43Y45
South Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y35 -> INT_R_X41Y35
   INT_L_X38Y31 -> INT_L_X38Y31
   INT_R_X41Y30 -> INT_R_X41Y30
   INT_R_X43Y30 -> INT_R_X43Y30
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X37Y43 -> INT_R_X37Y43
West Dir 2x2 Area, Max Cong = 86.3971%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y48 -> INT_R_X41Y49
   INT_L_X38Y44 -> INT_R_X39Y45

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.6875
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.75

Phase 8 Route finalize | Checksum: 19079968e

Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 2218.602 ; gain = 174.422

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19079968e

Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 2218.602 ; gain = 174.422

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 118647aef

Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 2218.602 ; gain = 174.422

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2218.602 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.878. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1aaa20a1a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.602 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 118647aef

Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 2218.602 ; gain = 174.422

Phase 12 Build RT Design
Checksum: PlaceDB: d79cbad8 ConstDB: 0 ShapeSum: d3054f42 RouteDB: df2a6a4
Post Restoration Checksum: NetGraph: 3fd33d67 NumContArr: 6756f2a1 Constraints: 0 Timing: 0
Phase 12 Build RT Design | Checksum: a72a3008

Time (s): cpu = 00:00:54 ; elapsed = 00:01:15 . Memory (MB): peak = 2218.602 ; gain = 174.422

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: a72a3008

Time (s): cpu = 00:00:54 ; elapsed = 00:01:15 . Memory (MB): peak = 2218.602 ; gain = 174.422

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: a355bb61

Time (s): cpu = 00:00:54 ; elapsed = 00:01:15 . Memory (MB): peak = 2218.602 ; gain = 174.422
 Number of Nodes with overlaps = 0

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: 244f06907

Time (s): cpu = 00:00:56 ; elapsed = 00:01:17 . Memory (MB): peak = 2235.336 ; gain = 191.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.755 | TNS=-462.818| WHS=-0.187 | THS=-137.760|


Router Utilization Summary
  Global Vertical Routing Utilization    = 4.84902 %
  Global Horizontal Routing Utilization  = 5.28423 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 162
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 62
  Number of Partially Routed Nets     = 100
  Number of Node Overlaps             = 0

Phase 13 Router Initialization | Checksum: 295650a38

Time (s): cpu = 00:00:57 ; elapsed = 00:01:19 . Memory (MB): peak = 2249.223 ; gain = 205.043

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 295650a38

Time (s): cpu = 00:00:57 ; elapsed = 00:01:19 . Memory (MB): peak = 2249.223 ; gain = 205.043
Phase 14 Initial Routing | Checksum: 173521932

Time (s): cpu = 00:00:57 ; elapsed = 00:01:19 . Memory (MB): peak = 2249.223 ; gain = 205.043
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+========================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                    |
+====================+===================+========================================================================+
| clk_fpga_0         | clk_fpga_0        | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[21][0]/D |
| clk_fpga_0         | clk_fpga_0        | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[53][0]/D |
| clk_fpga_0         | clk_fpga_0        | design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[48][1]/D |
+--------------------+-------------------+------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 650
 Number of Nodes with overlaps = 254
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.184 | TNS=-1205.319| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 17ce5b696

Time (s): cpu = 00:01:02 ; elapsed = 00:01:29 . Memory (MB): peak = 2274.270 ; gain = 230.090

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 893
 Number of Nodes with overlaps = 401
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.911 | TNS=-592.768| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 13a4ff22d

Time (s): cpu = 00:01:08 ; elapsed = 00:01:40 . Memory (MB): peak = 2275.781 ; gain = 231.602

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 832
 Number of Nodes with overlaps = 326
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.865 | TNS=-521.735| WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: fe936652

Time (s): cpu = 00:01:15 ; elapsed = 00:01:51 . Memory (MB): peak = 2275.902 ; gain = 231.723

Phase 15.4 Global Iteration 3
 Number of Nodes with overlaps = 801
 Number of Nodes with overlaps = 313
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.428 | TNS=-126.837| WHS=N/A    | THS=N/A    |

Phase 15.4 Global Iteration 3 | Checksum: 1c9f9a420

Time (s): cpu = 00:01:21 ; elapsed = 00:02:01 . Memory (MB): peak = 2275.910 ; gain = 231.730

Phase 15.5 Global Iteration 4
 Number of Nodes with overlaps = 645
 Number of Nodes with overlaps = 288
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.955 | TNS=-629.566| WHS=N/A    | THS=N/A    |

Phase 15.5 Global Iteration 4 | Checksum: 176000dee

Time (s): cpu = 00:01:29 ; elapsed = 00:02:13 . Memory (MB): peak = 2275.910 ; gain = 231.730
Phase 15 Rip-up And Reroute | Checksum: 176000dee

Time (s): cpu = 00:01:29 ; elapsed = 00:02:13 . Memory (MB): peak = 2275.910 ; gain = 231.730

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 202169866

Time (s): cpu = 00:01:29 ; elapsed = 00:02:13 . Memory (MB): peak = 2275.910 ; gain = 231.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.428 | TNS=-126.542| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 965ea591

Time (s): cpu = 00:01:30 ; elapsed = 00:02:13 . Memory (MB): peak = 2275.910 ; gain = 231.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.428 | TNS=-110.480| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 7ffe11c8

Time (s): cpu = 00:01:30 ; elapsed = 00:02:14 . Memory (MB): peak = 2275.910 ; gain = 231.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.414 | TNS=-104.123| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.4 Update Timing
Phase 16.1.1.4 Update Timing | Checksum: 126c17782

Time (s): cpu = 00:01:30 ; elapsed = 00:02:14 . Memory (MB): peak = 2275.910 ; gain = 231.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.414 | TNS=-104.123| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.5 Update Timing
Phase 16.1.1.5 Update Timing | Checksum: af9b950f

Time (s): cpu = 00:01:31 ; elapsed = 00:02:15 . Memory (MB): peak = 2275.910 ; gain = 231.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.395 | TNS=-88.951| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.6 Update Timing
Phase 16.1.1.6 Update Timing | Checksum: 105661fe6

Time (s): cpu = 00:01:31 ; elapsed = 00:02:15 . Memory (MB): peak = 2275.910 ; gain = 231.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.395 | TNS=-88.951| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.7 Update Timing
Phase 16.1.1.7 Update Timing | Checksum: 16b37a5a4

Time (s): cpu = 00:01:31 ; elapsed = 00:02:15 . Memory (MB): peak = 2275.910 ; gain = 231.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.395 | TNS=-88.951| WHS=N/A    | THS=N/A    |

Phase 16.1.1 Delay CleanUp | Checksum: 13857134f

Time (s): cpu = 00:01:32 ; elapsed = 00:02:16 . Memory (MB): peak = 2275.910 ; gain = 231.730
Phase 16.1 TNS Cleanup | Checksum: 13857134f

Time (s): cpu = 00:01:32 ; elapsed = 00:02:16 . Memory (MB): peak = 2275.910 ; gain = 231.730

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 13857134f

Time (s): cpu = 00:01:32 ; elapsed = 00:02:16 . Memory (MB): peak = 2275.910 ; gain = 231.730
Phase 16 Delay and Skew Optimization | Checksum: 13857134f

Time (s): cpu = 00:01:32 ; elapsed = 00:02:16 . Memory (MB): peak = 2275.910 ; gain = 231.730

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 19dca61e9

Time (s): cpu = 00:01:33 ; elapsed = 00:02:18 . Memory (MB): peak = 2275.910 ; gain = 231.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.395 | TNS=-88.951| WHS=0.022  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: c918af73

Time (s): cpu = 00:01:33 ; elapsed = 00:02:18 . Memory (MB): peak = 2275.910 ; gain = 231.730
Phase 17 Post Hold Fix | Checksum: c918af73

Time (s): cpu = 00:01:33 ; elapsed = 00:02:18 . Memory (MB): peak = 2275.910 ; gain = 231.730

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: fb7ef24a

Time (s): cpu = 00:01:34 ; elapsed = 00:02:20 . Memory (MB): peak = 2275.910 ; gain = 231.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.395 | TNS=-88.951| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: fb7ef24a

Time (s): cpu = 00:01:34 ; elapsed = 00:02:20 . Memory (MB): peak = 2275.910 ; gain = 231.730

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.03899 %
  Global Horizontal Routing Utilization  = 5.45707 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 91.4414%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y48 -> INT_R_X41Y49
   INT_L_X42Y48 -> INT_R_X43Y49
   INT_L_X36Y46 -> INT_R_X37Y47
   INT_L_X36Y44 -> INT_R_X37Y45
   INT_L_X38Y42 -> INT_R_X39Y43
South Dir 1x1 Area, Max Cong = 91.8919%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y36 -> INT_L_X38Y36
   INT_R_X41Y36 -> INT_R_X41Y36
   INT_R_X41Y33 -> INT_R_X41Y33
   INT_L_X38Y32 -> INT_L_X38Y32
East Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y44 -> INT_L_X36Y44
   INT_R_X37Y43 -> INT_R_X37Y43
   INT_L_X36Y42 -> INT_L_X36Y42
   INT_R_X33Y41 -> INT_R_X33Y41
   INT_L_X38Y30 -> INT_L_X38Y30
West Dir 2x2 Area, Max Cong = 85.6618%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y42 -> INT_R_X41Y43

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.4 Sparse Ratio: 1.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.666667 Sparse Ratio: 0.75

Phase 19 Route finalize | Checksum: fb7ef24a

Time (s): cpu = 00:01:34 ; elapsed = 00:02:20 . Memory (MB): peak = 2275.910 ; gain = 231.730

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: fb7ef24a

Time (s): cpu = 00:01:34 ; elapsed = 00:02:20 . Memory (MB): peak = 2275.910 ; gain = 231.730

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: e769a35f

Time (s): cpu = 00:01:35 ; elapsed = 00:02:21 . Memory (MB): peak = 2275.910 ; gain = 231.730

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.394 | TNS=-84.415| WHS=0.021  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: c8b964ea

Time (s): cpu = 00:01:40 ; elapsed = 00:02:26 . Memory (MB): peak = 2275.910 ; gain = 231.730
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:40 ; elapsed = 00:02:26 . Memory (MB): peak = 2275.910 ; gain = 231.730

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
449 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:02:27 . Memory (MB): peak = 2275.910 ; gain = 231.730
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2275.910 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2275.910 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2275.910 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
461 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2275.910 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_routed.rpt -pb design_2_wrapper_bus_skew_routed.pb -rpx design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2275.910 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 3.73s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2275.910 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.394 | TNS=-84.416 | WHS=0.021 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 245e78dfa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2275.910 ; gain = 0.000

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.394 | TNS=-84.416 | WHS=0.021 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77/DOB.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0].
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[76]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_75_77_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.389. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_201_203/DOA.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]_3.
INFO: [Physopt 32-952] Improved path group WNS = -0.389. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_way_buff.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_way_buff.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.386. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_7_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.339. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_20_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_24_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_22_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_3_in_0[201].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[4].
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[4]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_387_389_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.276. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_20_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_58_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[6].
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[6]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[0][1]_i_5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.250. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_22_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_57_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.228. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.225. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_40_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.223. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[5].
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[5]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[3][1]_i_3_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.213. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_24_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_237_239/DOA.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_16_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_0_0_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_27_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[3].
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[3]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_387_389_i_3_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.199. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_24_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.188. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_64_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[28].
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/D[28]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg[30]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.188. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31][28].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.145. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_24_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_63_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[10]_1[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31][6].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[8]_i_2_n_0.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[8]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[8]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.099. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[9]_0.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[9]_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_27_29_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.044. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31][7].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_26_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[7].
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[7]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_63_0_0_i_3_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.029. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r2_0_63_0_2_i_20_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_30_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/S[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_63_6_6/O.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.021 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.021 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 245e78dfa

Time (s): cpu = 00:02:10 ; elapsed = 00:02:43 . Memory (MB): peak = 2311.391 ; gain = 35.480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2311.391 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.021 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.395  |         84.416  |            0  |              0  |                    18  |           0  |           1  |  00:02:41  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2311.391 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2128393ab

Time (s): cpu = 00:02:10 ; elapsed = 00:02:43 . Memory (MB): peak = 2311.391 ; gain = 35.480
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:14 ; elapsed = 00:02:47 . Memory (MB): peak = 2311.391 ; gain = 35.480
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2314.262 ; gain = 2.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/ssaba/Downloads/pdp_final/PDP2023_mult/PDP2023_mult/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_1/design_2_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file design_2_wrapper_timing_summary_postroute_physopted.rpt -pb design_2_wrapper_timing_summary_postroute_physopted.pb -rpx design_2_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_postroute_physopted.rpt -pb design_2_wrapper_bus_skew_postroute_physopted.pb -rpx design_2_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2627.547 ; gain = 313.285
INFO: [Common 17-206] Exiting Vivado at Sun Jun 25 18:38:20 2023...
