// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined_krnl_globalSort_L1_L2_krnl_globalSort_L1_L2_16 #(
    parameter ap_ST_fsm_state1  = 13'd1,
    parameter ap_ST_fsm_state2  = 13'd2,
    parameter ap_ST_fsm_state3  = 13'd4,
    parameter ap_ST_fsm_state4  = 13'd8,
    parameter ap_ST_fsm_state5  = 13'd16,
    parameter ap_ST_fsm_state6  = 13'd32,
    parameter ap_ST_fsm_state7  = 13'd64,
    parameter ap_ST_fsm_state8  = 13'd128,
    parameter ap_ST_fsm_state9  = 13'd256,
    parameter ap_ST_fsm_state10 = 13'd512,
    parameter ap_ST_fsm_state11 = 13'd1024,
    parameter ap_ST_fsm_state12 = 13'd2048,
    parameter ap_ST_fsm_state13 = 13'd4096
) (
    input wire         ap_clk,
    output wire        ap_done,
    output wire        ap_idle,
    output wire        ap_ready,
    input wire         ap_rst_n,
    input wire         ap_start,
    input wire  [65:0] in_dist0_peek_dout,
    input wire         in_dist0_peek_empty_n,
    output wire        in_dist0_peek_read,
    input wire  [65:0] in_dist0_s_dout,
    input wire         in_dist0_s_empty_n,
    output wire        in_dist0_s_read,
    input wire  [65:0] in_dist1_peek_dout,
    input wire         in_dist1_peek_empty_n,
    output wire        in_dist1_peek_read,
    input wire  [65:0] in_dist1_s_dout,
    input wire         in_dist1_s_empty_n,
    output wire        in_dist1_s_read,
    input wire  [65:0] in_dist2_peek_dout,
    input wire         in_dist2_peek_empty_n,
    output wire        in_dist2_peek_read,
    input wire  [65:0] in_dist2_s_dout,
    input wire         in_dist2_s_empty_n,
    output wire        in_dist2_s_read,
    input wire  [65:0] in_id0_peek_dout,
    input wire         in_id0_peek_empty_n,
    output wire        in_id0_peek_read,
    input wire  [65:0] in_id0_s_dout,
    input wire         in_id0_s_empty_n,
    output wire        in_id0_s_read,
    input wire  [65:0] in_id1_peek_dout,
    input wire         in_id1_peek_empty_n,
    output wire        in_id1_peek_read,
    input wire  [65:0] in_id1_s_dout,
    input wire         in_id1_s_empty_n,
    output wire        in_id1_s_read,
    input wire  [65:0] in_id2_peek_dout,
    input wire         in_id2_peek_empty_n,
    output wire        in_id2_peek_read,
    input wire  [65:0] in_id2_s_dout,
    input wire         in_id2_s_empty_n,
    output wire        in_id2_s_read,
    output wire [65:0] out_dist_din,
    input wire         out_dist_full_n,
    output wire        out_dist_write,
    output wire [65:0] out_id_din,
    input wire         out_id_full_n,
    output wire        out_id_write
);

wire        __rs_pipelined_ap_done;
wire        __rs_pipelined_ap_idle;
wire        __rs_pipelined_ap_ready;
wire        __rs_pipelined_ap_start;



krnl_globalSort_L1_L2 _ /**   krnl_globalSort_L1_L2_16   **/ (
    .ap_clk                (ap_clk),
    .ap_done               (__rs_pipelined_ap_done),
    .ap_idle               (__rs_pipelined_ap_idle),
    .ap_ready              (__rs_pipelined_ap_ready),
    .ap_rst_n              (ap_rst_n),
    .ap_start              (__rs_pipelined_ap_start),
    .in_dist0_peek_dout    (in_dist0_peek_dout),
    .in_dist0_peek_empty_n (in_dist0_peek_empty_n),
    .in_dist0_peek_read    (in_dist0_peek_read),
    .in_dist0_s_dout       (in_dist0_s_dout),
    .in_dist0_s_empty_n    (in_dist0_s_empty_n),
    .in_dist0_s_read       (in_dist0_s_read),
    .in_dist1_peek_dout    (in_dist1_peek_dout),
    .in_dist1_peek_empty_n (in_dist1_peek_empty_n),
    .in_dist1_peek_read    (in_dist1_peek_read),
    .in_dist1_s_dout       (in_dist1_s_dout),
    .in_dist1_s_empty_n    (in_dist1_s_empty_n),
    .in_dist1_s_read       (in_dist1_s_read),
    .in_dist2_peek_dout    (in_dist2_peek_dout),
    .in_dist2_peek_empty_n (in_dist2_peek_empty_n),
    .in_dist2_peek_read    (in_dist2_peek_read),
    .in_dist2_s_dout       (in_dist2_s_dout),
    .in_dist2_s_empty_n    (in_dist2_s_empty_n),
    .in_dist2_s_read       (in_dist2_s_read),
    .in_id0_peek_dout      (in_id0_peek_dout),
    .in_id0_peek_empty_n   (in_id0_peek_empty_n),
    .in_id0_peek_read      (in_id0_peek_read),
    .in_id0_s_dout         (in_id0_s_dout),
    .in_id0_s_empty_n      (in_id0_s_empty_n),
    .in_id0_s_read         (in_id0_s_read),
    .in_id1_peek_dout      (in_id1_peek_dout),
    .in_id1_peek_empty_n   (in_id1_peek_empty_n),
    .in_id1_peek_read      (in_id1_peek_read),
    .in_id1_s_dout         (in_id1_s_dout),
    .in_id1_s_empty_n      (in_id1_s_empty_n),
    .in_id1_s_read         (in_id1_s_read),
    .in_id2_peek_dout      (in_id2_peek_dout),
    .in_id2_peek_empty_n   (in_id2_peek_empty_n),
    .in_id2_peek_read      (in_id2_peek_read),
    .in_id2_s_dout         (in_id2_s_dout),
    .in_id2_s_empty_n      (in_id2_s_empty_n),
    .in_id2_s_read         (in_id2_s_read),
    .out_dist_din          (out_dist_din),
    .out_dist_full_n       (out_dist_full_n),
    .out_dist_write        (out_dist_write),
    .out_id_din            (out_id_din),
    .out_id_full_n         (out_id_full_n),
    .out_id_write          (out_id_write)
);

(* RS_ROUTE="SLOT_X1Y0_TO_SLOT_X1Y0,SLOT_X1Y1_TO_SLOT_X1Y1,SLOT_X0Y1_TO_SLOT_X0Y1" *)
__rs_ap_ctrl_start_ready_pipeline_4 #(
    .BODY_LEVEL      (4),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__HEAD_REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__TAIL_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1")
) ap_0_ap_start /**   Generated by RapidStream   **/ (
    .clk        (ap_clk),
    .if_empty_n (__rs_pipelined_ap_start),
    .if_full_n  (ap_ready),
    .if_read    (__rs_pipelined_ap_ready),
    .if_write   (ap_start),
    .reset      (1'b0)
);

(* RS_ROUTE="SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X1Y1_TO_SLOT_X1Y1,SLOT_X1Y0_TO_SLOT_X1Y0" *)
__rs_ff_pipeline_4 #(
    .BODY_LEVEL      (4),
    .DATA_WIDTH      (2),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) ff_0_ff_out /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ __rs_pipelined_ap_done , __rs_pipelined_ap_idle }),
    .if_dout ({ ap_done , ap_idle })
);

endmodule  // __rs_pipelined_krnl_globalSort_L1_L2_krnl_globalSort_L1_L2_16