x86/cpu: Add Comet Lake to the Intel CPU models header

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-193.el8
commit-author Kan Liang <kan.liang@linux.intel.com>
commit 8d7c6ac3b2371eb1cbc9925a88f4d10efff374de
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-193.el8/8d7c6ac3.failed

Comet Lake is the new 10th Gen Intel processor. Add two new CPU model
numbers to the Intel family list.

The CPU model numbers are not published in the SDM yet but they come
from an authoritative internal source.

 [ bp: Touch up commit message. ]

	Signed-off-by: Kan Liang <kan.liang@linux.intel.com>
	Signed-off-by: Borislav Petkov <bp@suse.de>
	Reviewed-by: Tony Luck <tony.luck@intel.com>
	Cc: ak@linux.intel.com
	Cc: "H. Peter Anvin" <hpa@zytor.com>
	Cc: Ingo Molnar <mingo@kernel.org>
	Cc: Peter Zijlstra <peterz@infradead.org>
	Cc: Thomas Gleixner <tglx@linutronix.de>
	Cc: x86-ml <x86@kernel.org>
Link: https://lkml.kernel.org/r/1570549810-25049-2-git-send-email-kan.liang@linux.intel.com
(cherry picked from commit 8d7c6ac3b2371eb1cbc9925a88f4d10efff374de)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/x86/include/asm/intel-family.h
diff --cc arch/x86/include/asm/intel-family.h
index f60ddd655c78,c606c0b70738..000000000000
--- a/arch/x86/include/asm/intel-family.h
+++ b/arch/x86/include/asm/intel-family.h
@@@ -34,30 -56,36 +34,39 @@@
  #define INTEL_FAM6_IVYBRIDGE		0x3A
  #define INTEL_FAM6_IVYBRIDGE_X		0x3E
  
 -#define INTEL_FAM6_HASWELL		0x3C
 +#define INTEL_FAM6_HASWELL_CORE		0x3C
  #define INTEL_FAM6_HASWELL_X		0x3F
 -#define INTEL_FAM6_HASWELL_L		0x45
 -#define INTEL_FAM6_HASWELL_G		0x46
 +#define INTEL_FAM6_HASWELL_ULT		0x45
 +#define INTEL_FAM6_HASWELL_GT3E		0x46
  
 -#define INTEL_FAM6_BROADWELL		0x3D
 -#define INTEL_FAM6_BROADWELL_G		0x47
 +#define INTEL_FAM6_BROADWELL_CORE	0x3D
 +#define INTEL_FAM6_BROADWELL_GT3E	0x47
  #define INTEL_FAM6_BROADWELL_X		0x4F
 -#define INTEL_FAM6_BROADWELL_D		0x56
 +#define INTEL_FAM6_BROADWELL_XEON_D	0x56
  
 -#define INTEL_FAM6_SKYLAKE_L		0x4E
 -#define INTEL_FAM6_SKYLAKE		0x5E
 +#define INTEL_FAM6_SKYLAKE_MOBILE	0x4E
 +#define INTEL_FAM6_SKYLAKE_DESKTOP	0x5E
  #define INTEL_FAM6_SKYLAKE_X		0x55
 -#define INTEL_FAM6_KABYLAKE_L		0x8E
 -#define INTEL_FAM6_KABYLAKE		0x9E
 +#define INTEL_FAM6_KABYLAKE_MOBILE	0x8E
 +#define INTEL_FAM6_KABYLAKE_DESKTOP	0x9E
  
 -#define INTEL_FAM6_CANNONLAKE_L		0x66
 +#define INTEL_FAM6_CANNONLAKE_MOBILE	0x66
  
  #define INTEL_FAM6_ICELAKE_X		0x6A
 -#define INTEL_FAM6_ICELAKE_D		0x6C
 -#define INTEL_FAM6_ICELAKE		0x7D
 -#define INTEL_FAM6_ICELAKE_L		0x7E
 +#define INTEL_FAM6_ICELAKE_XEON_D	0x6C
 +#define INTEL_FAM6_ICELAKE_DESKTOP	0x7D
 +#define INTEL_FAM6_ICELAKE_MOBILE	0x7E
  #define INTEL_FAM6_ICELAKE_NNPI		0x9D
  
++<<<<<<< HEAD
++=======
+ #define INTEL_FAM6_TIGERLAKE_L		0x8C
+ #define INTEL_FAM6_TIGERLAKE		0x8D
+ 
+ #define INTEL_FAM6_COMETLAKE		0xA5
+ #define INTEL_FAM6_COMETLAKE_L		0xA6
+ 
++>>>>>>> 8d7c6ac3b237 (x86/cpu: Add Comet Lake to the Intel CPU models header)
  /* "Small Core" Processors (Atom) */
  
  #define INTEL_FAM6_ATOM_BONNELL		0x1C /* Diamondville, Pineview */
* Unmerged path arch/x86/include/asm/intel-family.h
