library ieee;
use ieee.std_logic_1164.all;

entity dflipflop is
port(
D,Clk: in std_logic;
Q,Qbar: out std_logic);
end entity;

architecture bev of dflipflop is
begin
process(Clk)
variable tmp: std_logic;
begin
if(Clk='1' and clk'Event) then
	Q<=D;
	Qbar<=not D;
end if;
end process;
end bev;
	