Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\yoshiaki\devel\quartus_workspace\tinymips_with_monitor\src\monitor_qsys\monitor.qsys --block-symbol-file --output-directory=D:\yoshiaki\devel\quartus_workspace\tinymips_with_monitor\src\monitor_qsys\monitor --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading monitor_qsys/monitor.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding dmem_addr [altera_avalon_pio 15.1]
Progress: Parameterizing module dmem_addr
Progress: Adding dmem_clk [altera_avalon_pio 15.1]
Progress: Parameterizing module dmem_clk
Progress: Adding dmem_rd [altera_avalon_pio 15.1]
Progress: Parameterizing module dmem_rd
Progress: Adding dmem_wd [altera_avalon_pio 15.1]
Progress: Parameterizing module dmem_wd
Progress: Adding dmem_we [altera_avalon_pio 15.1]
Progress: Parameterizing module dmem_we
Progress: Adding imem_addr [altera_avalon_pio 15.1]
Progress: Parameterizing module imem_addr
Progress: Adding imem_clk [altera_avalon_pio 15.1]
Progress: Parameterizing module imem_clk
Progress: Adding imem_rd [altera_avalon_pio 15.1]
Progress: Parameterizing module imem_rd
Progress: Adding imem_wd [altera_avalon_pio 15.1]
Progress: Parameterizing module imem_wd
Progress: Adding imem_we [altera_avalon_pio 15.1]
Progress: Parameterizing module imem_we
Progress: Adding iport3_data [altera_avalon_pio 15.1]
Progress: Parameterizing module iport3_data
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_processor [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory
Progress: Adding oport3_data [altera_avalon_pio 15.1]
Progress: Parameterizing module oport3_data
Progress: Adding prg_mode [altera_avalon_pio 15.1]
Progress: Parameterizing module prg_mode
Progress: Adding rst [altera_avalon_pio 15.1]
Progress: Parameterizing module rst
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding uart [altera_avalon_uart 15.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: monitor.dmem_rd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: monitor.imem_rd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: monitor.oport3_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: monitor.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: monitor.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\yoshiaki\devel\quartus_workspace\tinymips_with_monitor\src\monitor_qsys\monitor.qsys --synthesis=VERILOG --output-directory=D:\yoshiaki\devel\quartus_workspace\tinymips_with_monitor\src\monitor_qsys\monitor\synthesis --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading monitor_qsys/monitor.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding dmem_addr [altera_avalon_pio 15.1]
Progress: Parameterizing module dmem_addr
Progress: Adding dmem_clk [altera_avalon_pio 15.1]
Progress: Parameterizing module dmem_clk
Progress: Adding dmem_rd [altera_avalon_pio 15.1]
Progress: Parameterizing module dmem_rd
Progress: Adding dmem_wd [altera_avalon_pio 15.1]
Progress: Parameterizing module dmem_wd
Progress: Adding dmem_we [altera_avalon_pio 15.1]
Progress: Parameterizing module dmem_we
Progress: Adding imem_addr [altera_avalon_pio 15.1]
Progress: Parameterizing module imem_addr
Progress: Adding imem_clk [altera_avalon_pio 15.1]
Progress: Parameterizing module imem_clk
Progress: Adding imem_rd [altera_avalon_pio 15.1]
Progress: Parameterizing module imem_rd
Progress: Adding imem_wd [altera_avalon_pio 15.1]
Progress: Parameterizing module imem_wd
Progress: Adding imem_we [altera_avalon_pio 15.1]
Progress: Parameterizing module imem_we
Progress: Adding iport3_data [altera_avalon_pio 15.1]
Progress: Parameterizing module iport3_data
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_processor [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory
Progress: Adding oport3_data [altera_avalon_pio 15.1]
Progress: Parameterizing module oport3_data
Progress: Adding prg_mode [altera_avalon_pio 15.1]
Progress: Parameterizing module prg_mode
Progress: Adding rst [altera_avalon_pio 15.1]
Progress: Parameterizing module rst
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding uart [altera_avalon_uart 15.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: monitor.dmem_rd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: monitor.imem_rd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: monitor.oport3_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: monitor.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: monitor.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: monitor: Generating monitor "monitor" for QUARTUS_SYNTH
Warning: monitor: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: monitor: "No matching role found for uart:s1:readyfordata (readyfordata)"
Info: dmem_addr: Starting RTL generation for module 'monitor_dmem_addr'
Info: dmem_addr:   Generation command is [exec D:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I D:/altera_lite/15.1/quartus/bin64/perl/lib -I D:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I D:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera_lite/15.1/quartus/sopc_builder/bin -I D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=monitor_dmem_addr --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7019_1412183108474840667.dir/0001_dmem_addr_gen/ --quartus_dir=D:/altera_lite/15.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7019_1412183108474840667.dir/0001_dmem_addr_gen//monitor_dmem_addr_component_configuration.pl  --do_build_sim=0  ]
Info: dmem_addr: Done RTL generation for module 'monitor_dmem_addr'
Info: dmem_addr: "monitor" instantiated altera_avalon_pio "dmem_addr"
Info: dmem_clk: Starting RTL generation for module 'monitor_dmem_clk'
Info: dmem_clk:   Generation command is [exec D:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I D:/altera_lite/15.1/quartus/bin64/perl/lib -I D:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I D:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera_lite/15.1/quartus/sopc_builder/bin -I D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=monitor_dmem_clk --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7019_1412183108474840667.dir/0002_dmem_clk_gen/ --quartus_dir=D:/altera_lite/15.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7019_1412183108474840667.dir/0002_dmem_clk_gen//monitor_dmem_clk_component_configuration.pl  --do_build_sim=0  ]
Info: dmem_clk: Done RTL generation for module 'monitor_dmem_clk'
Info: dmem_clk: "monitor" instantiated altera_avalon_pio "dmem_clk"
Info: dmem_rd: Starting RTL generation for module 'monitor_dmem_rd'
Info: dmem_rd:   Generation command is [exec D:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I D:/altera_lite/15.1/quartus/bin64/perl/lib -I D:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I D:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera_lite/15.1/quartus/sopc_builder/bin -I D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=monitor_dmem_rd --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7019_1412183108474840667.dir/0003_dmem_rd_gen/ --quartus_dir=D:/altera_lite/15.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7019_1412183108474840667.dir/0003_dmem_rd_gen//monitor_dmem_rd_component_configuration.pl  --do_build_sim=0  ]
Info: dmem_rd: Done RTL generation for module 'monitor_dmem_rd'
Info: dmem_rd: "monitor" instantiated altera_avalon_pio "dmem_rd"
Info: jtag_uart_0: Starting RTL generation for module 'monitor_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I D:/altera_lite/15.1/quartus/bin64/perl/lib -I D:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I D:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera_lite/15.1/quartus/sopc_builder/bin -I D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=monitor_jtag_uart_0 --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7019_1412183108474840667.dir/0004_jtag_uart_0_gen/ --quartus_dir=D:/altera_lite/15.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7019_1412183108474840667.dir/0004_jtag_uart_0_gen//monitor_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'monitor_jtag_uart_0'
Info: jtag_uart_0: "monitor" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_processor: "monitor" instantiated altera_nios2_gen2 "nios2_processor"
Info: onchip_memory: Starting RTL generation for module 'monitor_onchip_memory'
Info: onchip_memory:   Generation command is [exec D:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I D:/altera_lite/15.1/quartus/bin64/perl/lib -I D:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I D:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera_lite/15.1/quartus/sopc_builder/bin -I D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=monitor_onchip_memory --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7019_1412183108474840667.dir/0005_onchip_memory_gen/ --quartus_dir=D:/altera_lite/15.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7019_1412183108474840667.dir/0005_onchip_memory_gen//monitor_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'monitor_onchip_memory'
Info: onchip_memory: "monitor" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: sysid_qsys_0: "monitor" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: uart: Starting RTL generation for module 'monitor_uart'
Info: uart:   Generation command is [exec D:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I D:/altera_lite/15.1/quartus/bin64/perl/lib -I D:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I D:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera_lite/15.1/quartus/sopc_builder/bin -I D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=monitor_uart --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7019_1412183108474840667.dir/0007_uart_gen/ --quartus_dir=D:/altera_lite/15.1/quartus --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7019_1412183108474840667.dir/0007_uart_gen//monitor_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'monitor_uart'
Info: uart: "monitor" instantiated altera_avalon_uart "uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "monitor" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "monitor" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "monitor" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'monitor_nios2_processor_cpu'
Info: cpu:   Generation command is [exec D:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I D:/altera_lite/15.1/quartus/bin64//perl/lib -I D:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I D:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I D:/altera_lite/15.1/quartus/sopc_builder/bin -I D:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=monitor_nios2_processor_cpu --dir=C:/Users/yoshiaki/AppData/Local/Temp/alt7019_1412183108474840667.dir/0010_cpu_gen/ --quartus_bindir=D:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/yoshiaki/AppData/Local/Temp/alt7019_1412183108474840667.dir/0010_cpu_gen//monitor_nios2_processor_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.08.06 17:00:59 (*) Starting Nios II generation
Info: cpu: # 2016.08.06 17:00:59 (*)   Checking for plaintext license.
Info: cpu: # 2016.08.06 17:01:13 (*)   Couldn't query license setup in Quartus directory D:/altera_lite/15.1/quartus/bin64/
Info: cpu: # 2016.08.06 17:01:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.08.06 17:01:13 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.08.06 17:01:13 (*)   Plaintext license not found.
Info: cpu: # 2016.08.06 17:01:13 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.08.06 17:01:13 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.08.06 17:01:13 (*)   Creating all objects for CPU
Info: cpu: # 2016.08.06 17:01:19 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.08.06 17:01:19 (*)   Creating plain-text RTL
Info: cpu: # 2016.08.06 17:01:26 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'monitor_nios2_processor_cpu'
Info: cpu: "nios2_processor" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file D:/yoshiaki/devel/quartus_workspace/tinymips_with_monitor/src/monitor_qsys/monitor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/yoshiaki/devel/quartus_workspace/tinymips_with_monitor/src/monitor_qsys/monitor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/yoshiaki/devel/quartus_workspace/tinymips_with_monitor/src/monitor_qsys/monitor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: monitor: Done "monitor" with 32 modules, 45 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
