$date
	Mon Aug 25 14:39:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux14_tb $end
$var wire 1 ! y0 $end
$var wire 1 " y1 $end
$var wire 1 # y2 $end
$var wire 1 $ y3 $end
$var reg 1 % d $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module dut $end
$var wire 1 ( d $end
$var wire 1 ) s0 $end
$var wire 1 * s1 $end
$var wire 1 ! y0 $end
$var wire 1 " y1 $end
$var wire 1 # y2 $end
$var wire 1 $ y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1%
1(
#10
0!
1"
1&
1)
#15
1#
0"
0&
0)
1'
1*
#20
0#
1$
1&
1)
#25
0$
0%
0(
#30
