/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [22:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [35:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [12:0] celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [20:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _00_;
  always_latch
    if (clkin_data[64]) _00_ = 3'h0;
    else if (clkin_data[0]) _00_ = in_data[93:91];
  assign celloutsig_0_6z[3:1] = _00_;
  reg [30:0] _01_;
  always_latch
    if (clkin_data[32]) _01_ = 31'h00000000;
    else if (celloutsig_1_19z) _01_ = { celloutsig_0_7z[7:6], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z[3:1], celloutsig_0_9z, celloutsig_0_16z, in_data[40], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_6z[3:1], celloutsig_0_12z, in_data[40] };
  assign { celloutsig_0_18z[35:34], celloutsig_0_18z[32:29], celloutsig_0_18z[27:25], celloutsig_0_18z[23:8], celloutsig_0_18z[6:3], celloutsig_0_18z[1:0] } = _01_;
  assign celloutsig_0_4z = ~(celloutsig_0_1z & celloutsig_0_1z);
  assign celloutsig_1_11z = !(celloutsig_1_4z[5] ? celloutsig_1_1z[8] : celloutsig_1_1z[9]);
  assign celloutsig_1_10z = celloutsig_1_3z[0] | celloutsig_1_5z;
  assign celloutsig_1_5z = celloutsig_1_4z[7] ^ celloutsig_1_1z[7];
  assign celloutsig_1_15z = celloutsig_1_4z[11] ^ celloutsig_1_13z;
  assign celloutsig_0_19z = celloutsig_0_6z[2] ^ celloutsig_0_4z;
  assign celloutsig_0_23z = celloutsig_0_0z ^ celloutsig_0_16z;
  assign celloutsig_0_29z = celloutsig_0_22z ^ celloutsig_0_4z;
  assign celloutsig_1_4z = { in_data[127:109], celloutsig_1_2z, celloutsig_1_2z } & { in_data[156:154], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[117:112] / { 1'h1, in_data[104:100] };
  assign celloutsig_0_1z = { in_data[75:59], celloutsig_0_0z } >= in_data[51:34];
  assign celloutsig_0_0z = in_data[80:65] && in_data[80:65];
  assign celloutsig_0_5z = { in_data[57:56], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } && { in_data[29:24], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_14z[4:2] && celloutsig_0_13z[4:3];
  assign celloutsig_0_22z = { celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_12z } && celloutsig_0_7z[7:1];
  assign celloutsig_0_31z = { celloutsig_0_25z[11:10], celloutsig_0_25z[8:7], celloutsig_0_25z[5] } && { celloutsig_0_25z[8], celloutsig_0_20z };
  assign celloutsig_0_8z[5:1] = celloutsig_0_5z ? { celloutsig_0_6z[1], celloutsig_0_0z, celloutsig_0_6z[3:1] } : { celloutsig_0_6z[3:2], 3'h0 };
  assign celloutsig_0_11z = celloutsig_0_1z ? { celloutsig_0_7z[1], celloutsig_0_8z[5:1], 1'h0, celloutsig_0_9z, 1'h0, in_data[40], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z } : { in_data[32:21], 1'h0 };
  assign celloutsig_0_14z = - { in_data[58:52], in_data[40], in_data[40], celloutsig_0_9z };
  assign celloutsig_0_21z = ~ celloutsig_0_7z[6:3];
  assign celloutsig_1_1z = ~ in_data[111:101];
  assign celloutsig_1_18z = | { celloutsig_1_3z[2:1], celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_1_2z = ~^ { celloutsig_1_1z[10:9], celloutsig_1_0z };
  assign celloutsig_1_13z = ~^ { celloutsig_1_1z[9], celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_1_19z = ~^ { in_data[136:134], celloutsig_1_15z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_7z[3:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_12z = ~^ { in_data[27:25], celloutsig_0_0z, 1'h0, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z[5:1], 1'h0, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z[5:1], 1'h0 };
  assign celloutsig_1_0z = ~^ in_data[153:148];
  assign celloutsig_0_7z = { in_data[79:70], celloutsig_0_5z } >> { celloutsig_0_5z, 1'h0, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z[3:1], 1'h0, celloutsig_0_5z, 2'h0 };
  assign celloutsig_0_13z = { in_data[59:40], celloutsig_0_5z, 1'h0, celloutsig_0_4z } >> { celloutsig_0_8z[5:1], 1'h0, celloutsig_0_12z, celloutsig_0_7z, 2'h0, celloutsig_0_1z, in_data[40], 1'h0 };
  assign celloutsig_0_20z = { celloutsig_0_18z[11:9], celloutsig_0_4z, celloutsig_0_19z } >> { celloutsig_0_14z[1:0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_30z = { in_data[86], celloutsig_0_29z, 2'h0 } >> { celloutsig_0_23z, 2'h0, celloutsig_0_4z };
  assign { celloutsig_0_25z[3:1], celloutsig_0_25z[12:10], celloutsig_0_25z[8:7], celloutsig_0_25z[4], celloutsig_0_25z[5] } = { celloutsig_0_21z[3:1], celloutsig_0_18z[10:8], celloutsig_0_18z[6:5], celloutsig_0_16z, celloutsig_0_12z } & { celloutsig_0_20z[2:0], celloutsig_0_18z[20:18], celloutsig_0_18z[16:15], celloutsig_0_20z[3], celloutsig_0_20z[4] };
  assign { celloutsig_0_18z[33], celloutsig_0_18z[28], celloutsig_0_18z[24], celloutsig_0_18z[7], celloutsig_0_18z[2] } = 5'h00;
  assign { celloutsig_0_25z[9], celloutsig_0_25z[6], celloutsig_0_25z[0] } = 3'h0;
  assign celloutsig_0_6z[0] = 1'h0;
  assign celloutsig_0_8z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
