// Seed: 3804257518
module module_0;
  bit id_1;
  assign module_1.id_7 = 0;
  initial id_1 = id_1;
  assign id_1 = 1;
  always_comb @(id_1 or id_1 - &id_1) begin : LABEL_0
    id_1 <= id_1;
  end
  assign id_1 = id_1;
endmodule
module module_0 (
    output tri id_0,
    input wor id_1,
    input supply1 sample,
    output tri module_1,
    input wire id_4,
    output supply0 id_5,
    input tri id_6,
    output wor id_7
);
  logic [-1 : -1] id_9 = id_1, id_10;
  module_0 modCall_1 ();
endmodule
