Analysis & Elaboration report for Proyecto
Sun Apr 14 10:54:01 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for CPU:CPU_inst|ROM:rom|altsyncram:altsyncram_component|altsyncram_bq91:auto_generated
  6. Source assignments for CPU:CPU_inst|RAM:ram|altsyncram:altsyncram_component|altsyncram_ari2:auto_generated
  7. Parameter Settings for User Entity Instance: vga_controller:vgaCont
  8. Parameter Settings for User Entity Instance: CPU:CPU_inst|ROM:rom|altsyncram:altsyncram_component
  9. Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|controller:c|condlogic:cl|flopenr:flagreg1
 10. Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|controller:c|condlogic:cl|flopenr:flagreg0
 11. Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|mux2:pcmux
 12. Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|flopr:pcreg
 13. Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|adder:pcadd1
 14. Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|adder:pcadd2
 15. Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|mux2:ra1mux
 16. Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|mux2:ra2mux
 17. Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|mux2:resmux
 18. Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|mux2:srcbmux
 19. Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|alu:alu
 20. Parameter Settings for User Entity Instance: CPU:CPU_inst|RAM:ram|altsyncram:altsyncram_component
 21. altsyncram Parameter Settings by Entity Instance
 22. Analysis & Elaboration Settings
 23. Port Connectivity Checks: "CPU:CPU_inst|arm:arm|datapath:dp|mux2:ra1mux"
 24. Port Connectivity Checks: "CPU:CPU_inst|arm:arm|datapath:dp|adder:pcadd2"
 25. Port Connectivity Checks: "CPU:CPU_inst|arm:arm|datapath:dp|adder:pcadd1"
 26. Port Connectivity Checks: "CPU:CPU_inst|arm:arm"
 27. Port Connectivity Checks: "CPU:CPU_inst"
 28. Port Connectivity Checks: "generate_graphic:gen_grid|generate_rectangle:rectImage"
 29. Analysis & Elaboration Messages
 30. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                      ;
+------------------------------------+------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sun Apr 14 10:54:01 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; Proyecto                                       ;
; Top-level Entity Name              ; TopModule                                      ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
; UFM blocks                         ; N/A until Partition Merge                      ;
; ADC blocks                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 22.1    ; N/A          ; N/A          ; |TopModule|CPU:CPU_inst|RAM:ram ; Memory/RAM.v    ;
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |TopModule|CPU:CPU_inst|ROM:rom ; Memory/ROM.v    ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU_inst|ROM:rom|altsyncram:altsyncram_component|altsyncram_bq91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:CPU_inst|RAM:ram|altsyncram:altsyncram_component|altsyncram_ari2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vgaCont ;
+----------------+------------+---------------------------------------+
; Parameter Name ; Value      ; Type                                  ;
+----------------+------------+---------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                       ;
; HFP            ; 0000010000 ; Unsigned Binary                       ;
; HSYN           ; 0001100000 ; Unsigned Binary                       ;
; HBP            ; 0000110000 ; Unsigned Binary                       ;
; HMAX           ; 1100100000 ; Unsigned Binary                       ;
; VBP            ; 0000100001 ; Unsigned Binary                       ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                       ;
; VFP            ; 0000001010 ; Unsigned Binary                       ;
; VSYN           ; 0000000010 ; Unsigned Binary                       ;
; VMAX           ; 1000001101 ; Unsigned Binary                       ;
+----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU_inst|ROM:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; ./Memory/ROM.mif     ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_bq91      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|controller:c|condlogic:cl|flopenr:flagreg1 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|controller:c|condlogic:cl|flopenr:flagreg0 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|mux2:pcmux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|flopr:pcreg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|adder:pcadd1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|adder:pcadd2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|mux2:ra1mux ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|mux2:ra2mux ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|mux2:resmux ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|mux2:srcbmux ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU_inst|arm:arm|datapath:dp|alu:alu ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N_bits         ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:CPU_inst|RAM:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                        ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                        ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; RAM.mif              ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_ari2      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 2                                                    ;
; Entity Instance                           ; CPU:CPU_inst|ROM:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 256                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; CPU:CPU_inst|RAM:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 32                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; TopModule          ; Proyecto           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU_inst|arm:arm|datapath:dp|mux2:ra1mux" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU_inst|arm:arm|datapath:dp|adder:pcadd2" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                ;
+----------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU_inst|arm:arm|datapath:dp|adder:pcadd1" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                ;
+----------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU_inst|arm:arm"                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; PC[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:CPU_inst"                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; WriteData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DataAdr   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ReadData  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemWrite  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "generate_graphic:gen_grid|generate_rectangle:rectImage"                                                                                                                                    ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; left[9..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top[9..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; right[7..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; right[9]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; right[8]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bottom[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; bottom[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; bottom[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sun Apr 14 10:53:40 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Processor/adder.sv
    Info (12023): Found entity 1: adder File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Processor/arm.sv
    Info (12023): Found entity 1: arm File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/arm.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file Processor/condlogic.sv
    Info (12023): Found entity 1: condlogic File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/condlogic.sv Line: 1
    Info (12023): Found entity 2: condcheck File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/condlogic.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file Processor/controller.sv
    Info (12023): Found entity 1: controller File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Processor/datapath.sv
    Info (12023): Found entity 1: datapath File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Processor/decoder.sv
    Info (12023): Found entity 1: decoder File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Processor/extend.sv
    Info (12023): Found entity 1: extend File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Processor/flopenr.sv
    Info (12023): Found entity 1: flopenr File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Processor/flopr.sv
    Info (12023): Found entity 1: flopr File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Processor/mux2.sv
    Info (12023): Found entity 1: mux2 File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Processor/regfile.sv
    Info (12023): Found entity 1: regfile File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA/pll.sv
    Info (12023): Found entity 1: pll File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/VGA/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA/generate_graphic.sv
    Info (12023): Found entity 1: generate_graphic File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/VGA/generate_graphic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA/generate_rectangle.sv
    Info (12023): Found entity 1: generate_rectangle File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/VGA/generate_rectangle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/VGA/vga_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/vga_controller_tb.sv
    Info (12023): Found entity 1: vga_controller_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/vga_controller_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file TopModule.sv
    Info (12023): Found entity 1: TopModule File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/TopModule.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/CPU_tb.sv
    Info (12023): Found entity 1: CPU_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/CPU_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file CPU.sv
    Info (12023): Found entity 1: CPU File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/CPU.sv Line: 1
Warning (12019): Can't analyze file -- file Memory/dmem.sv is missing
Warning (12019): Can't analyze file -- file Memory/imem.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file ALU/alu.sv
    Info (12023): Found entity 1: alu File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/ALU/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/adder_tb.sv
    Info (12023): Found entity 1: adder_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/adder_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/mux2_tb.sv
    Info (12023): Found entity 1: mux2_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/mux2_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/regfile_tb.sv
    Info (12023): Found entity 1: regfile_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/regfile_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/flopr_tb.sv
    Info (12023): Found entity 1: flopr_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/flopr_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/flopenr_tb.sv
    Info (12023): Found entity 1: flopenr_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/flopenr_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/extend_tb.sv
    Info (12023): Found entity 1: extend_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/extend_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/decoder_tb.sv
    Info (12023): Found entity 1: decoder_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/decoder_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/condlogic_tb.sv
    Info (12023): Found entity 1: condlogic_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/condlogic_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/arm_tb.sv
    Info (12023): Found entity 1: arm_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/arm_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DemoRAM/demo_ram.sv
    Info (12023): Found entity 1: demo_ram File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/DemoRAM/demo_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DemoRAM/Counter.sv
    Info (12023): Found entity 1: Counter File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/DemoRAM/Counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DemoRAM/hhclock.sv
    Info (12023): Found entity 1: hhclock File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/DemoRAM/hhclock.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DemoRAM/write_mem.sv
    Info (12023): Found entity 1: write_mem File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/DemoRAM/write_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DemoRAM/mux_21.sv
    Info (12023): Found entity 1: mux_21 File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/DemoRAM/mux_21.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DemoRAM/demo_ram_tb.sv
    Info (12023): Found entity 1: demo_ram_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/DemoRAM/demo_ram_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/alu_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/RAM_tb.sv
    Info (12023): Found entity 1: RAM_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/RAM_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/ROM_tb.sv
    Info (12023): Found entity 1: ROM_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/ROM_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/datapath_tb.sv
    Info (12023): Found entity 1: datapath_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/datapath_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Memory/ROM.v
    Info (12023): Found entity 1: ROM File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memToVGA.sv
    Info (12023): Found entity 1: memToVGA File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/memToVGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Memory/RAM.v
    Info (12023): Found entity 1: RAM File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/memToVGA_tb.sv
    Info (12023): Found entity 1: memToVGA_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/memToVGA_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/CPU_2_tb.sv
    Info (12023): Found entity 1: CPU_2_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/CPU_2_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file VGA/vga_controller_2.sv
    Info (12023): Found entity 1: vga_controller_2 File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/VGA/vga_controller_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Testbenches/TopModule_tb.sv
    Info (12023): Found entity 1: TopModule_tb File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/TopModule_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file VGA/vga_module.sv
    Info (12023): Found entity 1: vga_module File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/VGA/vga_module.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at condlogic_tb.sv(54): created implicit net for "CondEx" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Testbenches/condlogic_tb.sv Line: 54
Info (12127): Elaborating entity "TopModule" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:vga_pll" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/TopModule.sv Line: 22
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vgaCont" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/TopModule.sv Line: 24
Info (12128): Elaborating entity "generate_graphic" for hierarchy "generate_graphic:gen_grid" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/TopModule.sv Line: 26
Info (12128): Elaborating entity "generate_rectangle" for hierarchy "generate_graphic:gen_grid|generate_rectangle:rectImage" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/VGA/generate_graphic.sv Line: 12
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:CPU_inst" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/TopModule.sv Line: 40
Info (12128): Elaborating entity "ROM" for hierarchy "CPU:CPU_inst|ROM:rom" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/CPU.sv Line: 16
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU:CPU_inst|ROM:rom|altsyncram:altsyncram_component" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "CPU:CPU_inst|ROM:rom|altsyncram:altsyncram_component" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/ROM.v Line: 82
Info (12133): Instantiated megafunction "CPU:CPU_inst|ROM:rom|altsyncram:altsyncram_component" with the following parameter: File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Memory/ROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bq91.tdf
    Info (12023): Found entity 1: altsyncram_bq91 File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/altsyncram_bq91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bq91" for hierarchy "CPU:CPU_inst|ROM:rom|altsyncram:altsyncram_component|altsyncram_bq91:auto_generated" File: /home/bojorge/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "arm" for hierarchy "CPU:CPU_inst|arm:arm" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/CPU.sv Line: 27
Info (12128): Elaborating entity "controller" for hierarchy "CPU:CPU_inst|arm:arm|controller:c" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/arm.sv Line: 25
Info (12128): Elaborating entity "decoder" for hierarchy "CPU:CPU_inst|arm:arm|controller:c|decoder:dec" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/controller.sv Line: 30
Info (12128): Elaborating entity "condlogic" for hierarchy "CPU:CPU_inst|arm:arm|controller:c|condlogic:cl" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/controller.sv Line: 43
Info (12128): Elaborating entity "flopenr" for hierarchy "CPU:CPU_inst|arm:arm|controller:c|condlogic:cl|flopenr:flagreg1" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/condlogic.sv Line: 19
Info (12128): Elaborating entity "condcheck" for hierarchy "CPU:CPU_inst|arm:arm|controller:c|condlogic:cl|condcheck:cc" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/condlogic.sv Line: 25
Info (12128): Elaborating entity "datapath" for hierarchy "CPU:CPU_inst|arm:arm|datapath:dp" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/arm.sv Line: 42
Info (12128): Elaborating entity "mux2" for hierarchy "CPU:CPU_inst|arm:arm|datapath:dp|mux2:pcmux" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv Line: 23
Info (12128): Elaborating entity "flopr" for hierarchy "CPU:CPU_inst|arm:arm|datapath:dp|flopr:pcreg" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv Line: 25
Info (12128): Elaborating entity "adder" for hierarchy "CPU:CPU_inst|arm:arm|datapath:dp|adder:pcadd1" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv Line: 27
Info (12128): Elaborating entity "mux2" for hierarchy "CPU:CPU_inst|arm:arm|datapath:dp|mux2:ra1mux" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv Line: 32
Info (12128): Elaborating entity "regfile" for hierarchy "CPU:CPU_inst|arm:arm|datapath:dp|regfile:rf" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv Line: 36
Info (12128): Elaborating entity "extend" for hierarchy "CPU:CPU_inst|arm:arm|datapath:dp|extend:ext" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv Line: 40
Info (12128): Elaborating entity "alu" for hierarchy "CPU:CPU_inst|arm:arm|datapath:dp|alu:alu" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Processor/datapath.sv Line: 45
Info (12128): Elaborating entity "RAM" for hierarchy "CPU:CPU_inst|RAM:ram" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/CPU.sv Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU:CPU_inst|RAM:ram|altsyncram:altsyncram_component" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/RAM.v Line: 98
Info (12130): Elaborated megafunction instantiation "CPU:CPU_inst|RAM:ram|altsyncram:altsyncram_component" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/RAM.v Line: 98
Info (12133): Instantiated megafunction "CPU:CPU_inst|RAM:ram|altsyncram:altsyncram_component" with the following parameter: File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/Memory/RAM.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ari2.tdf
    Info (12023): Found entity 1: altsyncram_ari2 File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/altsyncram_ari2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_ari2" for hierarchy "CPU:CPU_inst|RAM:ram|altsyncram:altsyncram_component|altsyncram_ari2:auto_generated" File: /home/bojorge/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf
    Info (12023): Found entity 1: decode_h7a File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/decode_h7a.tdf Line: 23
Info (12128): Elaborating entity "decode_h7a" for hierarchy "CPU:CPU_inst|RAM:ram|altsyncram:altsyncram_component|altsyncram_ari2:auto_generated|decode_h7a:decode2" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/altsyncram_ari2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf
    Info (12023): Found entity 1: decode_aj9 File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/decode_aj9.tdf Line: 23
Info (12128): Elaborating entity "decode_aj9" for hierarchy "CPU:CPU_inst|RAM:ram|altsyncram:altsyncram_component|altsyncram_ari2:auto_generated|decode_aj9:rden_decode_a" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/altsyncram_ari2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_e3b.tdf
    Info (12023): Found entity 1: mux_e3b File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/mux_e3b.tdf Line: 23
Info (12128): Elaborating entity "mux_e3b" for hierarchy "CPU:CPU_inst|RAM:ram|altsyncram:altsyncram_component|altsyncram_ari2:auto_generated|mux_e3b:mux4" File: /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/db/altsyncram_ari2.tdf Line: 53
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/output_files/Proyecto.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 695 megabytes
    Info: Processing ended: Sun Apr 14 10:54:01 2024
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:32


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in /home/bojorge/Documents/TEC/Arqui_1/Arqui_de_computadores_1/CPU_taller_digitales/output_files/Proyecto.map.smsg.


