
SN_Keyboard_assistant.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a1c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000798  08009bac  08009bac  0000abac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a344  0800a344  0000c204  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a344  0800a344  0000b344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a34c  0800a34c  0000c204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a34c  0800a34c  0000b34c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a350  0800a350  0000b350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  0800a354  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000944  20000204  0800a558  0000c204  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b48  0800a558  0000cb48  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY
 12 .debug_info   000179c5  00000000  00000000  0000c234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004435  00000000  00000000  00023bf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001260  00000000  00000000  00028030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dcb  00000000  00000000  00029290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029cc2  00000000  00000000  0002a05b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018985  00000000  00000000  00053d1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ef2a3  00000000  00000000  0006c6a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015b945  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005064  00000000  00000000  0015b988  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001609ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009b94 	.word	0x08009b94

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	08009b94 	.word	0x08009b94

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <LCD_ClearRow>:
static void DisplayNotesLegend(void);
static void DisplaySongsList(void);
static void DisplayChordPacksList(void);

static void LCD_ClearRow(uint8_t row)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0
 8000276:	4603      	mov	r3, r0
 8000278:	71fb      	strb	r3, [r7, #7]
    GroveLCD_SetCursor(&lcd, row, 0);
 800027a:	79fb      	ldrb	r3, [r7, #7]
 800027c:	2200      	movs	r2, #0
 800027e:	4619      	mov	r1, r3
 8000280:	4805      	ldr	r0, [pc, #20]	@ (8000298 <LCD_ClearRow+0x28>)
 8000282:	f000 fccd 	bl	8000c20 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "                "); // 16 spaces
 8000286:	4905      	ldr	r1, [pc, #20]	@ (800029c <LCD_ClearRow+0x2c>)
 8000288:	4803      	ldr	r0, [pc, #12]	@ (8000298 <LCD_ClearRow+0x28>)
 800028a:	f000 fcfc 	bl	8000c86 <GroveLCD_Print>
}
 800028e:	bf00      	nop
 8000290:	3708      	adds	r7, #8
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	200002ac 	.word	0x200002ac
 800029c:	08009bac 	.word	0x08009bac

080002a0 <LCD_WriteCustom>:

static void LCD_WriteCustom(uint8_t slot)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	4603      	mov	r3, r0
 80002a8:	71fb      	strb	r3, [r7, #7]
    GroveLCD_WriteChar(&lcd, (char)slot);
 80002aa:	79fb      	ldrb	r3, [r7, #7]
 80002ac:	4619      	mov	r1, r3
 80002ae:	4803      	ldr	r0, [pc, #12]	@ (80002bc <LCD_WriteCustom+0x1c>)
 80002b0:	f000 fcd9 	bl	8000c66 <GroveLCD_WriteChar>
}
 80002b4:	bf00      	nop
 80002b6:	3708      	adds	r7, #8
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bd80      	pop	{r7, pc}
 80002bc:	200002ac 	.word	0x200002ac

080002c0 <App_Init>:

void App_Init(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
    /* Buttons init (if you have it in your button module) */
    Button_Init();
 80002c4:	f000 fac0 	bl	8000848 <Button_Init>

    /* LCD is initialized in main.c with GroveLCD_Init() */
    appState = APP_STATE_WELCOME;
 80002c8:	4b03      	ldr	r3, [pc, #12]	@ (80002d8 <App_Init+0x18>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	701a      	strb	r2, [r3, #0]
    DisplayWelcomeScreen();
 80002ce:	f000 f94f 	bl	8000570 <DisplayWelcomeScreen>
}
 80002d2:	bf00      	nop
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	bf00      	nop
 80002d8:	20000220 	.word	0x20000220

080002dc <App_Update>:

void App_Update(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
    /* OK button */
    if (Button_WasPressed(BUTTON_OK))
 80002e0:	2002      	movs	r0, #2
 80002e2:	f000 fbb1 	bl	8000a48 <Button_WasPressed>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d07c      	beq.n	80003e6 <App_Update+0x10a>
    {
        switch (appState)
 80002ec:	4b97      	ldr	r3, [pc, #604]	@ (800054c <App_Update+0x270>)
 80002ee:	781b      	ldrb	r3, [r3, #0]
 80002f0:	2b06      	cmp	r3, #6
 80002f2:	d875      	bhi.n	80003e0 <App_Update+0x104>
 80002f4:	a201      	add	r2, pc, #4	@ (adr r2, 80002fc <App_Update+0x20>)
 80002f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002fa:	bf00      	nop
 80002fc:	08000319 	.word	0x08000319
 8000300:	0800032b 	.word	0x0800032b
 8000304:	0800036b 	.word	0x0800036b
 8000308:	0800038b 	.word	0x0800038b
 800030c:	080003e1 	.word	0x080003e1
 8000310:	080003ab 	.word	0x080003ab
 8000314:	080003ab 	.word	0x080003ab
        {
            case APP_STATE_WELCOME:
                appState = APP_STATE_MENU_MAIN;
 8000318:	4b8c      	ldr	r3, [pc, #560]	@ (800054c <App_Update+0x270>)
 800031a:	2201      	movs	r2, #1
 800031c:	701a      	strb	r2, [r3, #0]
                mainMenuIndex = 0;
 800031e:	4b8c      	ldr	r3, [pc, #560]	@ (8000550 <App_Update+0x274>)
 8000320:	2200      	movs	r2, #0
 8000322:	701a      	strb	r2, [r3, #0]
                DisplayMainMenu();
 8000324:	f000 f94a 	bl	80005bc <DisplayMainMenu>
                break;
 8000328:	e05d      	b.n	80003e6 <App_Update+0x10a>

            case APP_STATE_MENU_MAIN:
                if (mainMenuIndex == 0) {
 800032a:	4b89      	ldr	r3, [pc, #548]	@ (8000550 <App_Update+0x274>)
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	2b00      	cmp	r3, #0
 8000330:	d105      	bne.n	800033e <App_Update+0x62>
                    appState = APP_STATE_VIEW_LEGEND;
 8000332:	4b86      	ldr	r3, [pc, #536]	@ (800054c <App_Update+0x270>)
 8000334:	2204      	movs	r2, #4
 8000336:	701a      	strb	r2, [r3, #0]
                    DisplayNotesLegend();
 8000338:	f000 f988 	bl	800064c <DisplayNotesLegend>
                } else {
                    appState = APP_STATE_MENU_CHORDPACKS;
                    chordPackIndex = 0;
                    DisplayChordPacksList();
                }
                break;
 800033c:	e053      	b.n	80003e6 <App_Update+0x10a>
                } else if (mainMenuIndex == 1) {
 800033e:	4b84      	ldr	r3, [pc, #528]	@ (8000550 <App_Update+0x274>)
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	2b01      	cmp	r3, #1
 8000344:	d108      	bne.n	8000358 <App_Update+0x7c>
                    appState = APP_STATE_MENU_SONGS;
 8000346:	4b81      	ldr	r3, [pc, #516]	@ (800054c <App_Update+0x270>)
 8000348:	2202      	movs	r2, #2
 800034a:	701a      	strb	r2, [r3, #0]
                    songListIndex = 0;
 800034c:	4b81      	ldr	r3, [pc, #516]	@ (8000554 <App_Update+0x278>)
 800034e:	2200      	movs	r2, #0
 8000350:	701a      	strb	r2, [r3, #0]
                    DisplaySongsList();
 8000352:	f000 f9bb 	bl	80006cc <DisplaySongsList>
                break;
 8000356:	e046      	b.n	80003e6 <App_Update+0x10a>
                    appState = APP_STATE_MENU_CHORDPACKS;
 8000358:	4b7c      	ldr	r3, [pc, #496]	@ (800054c <App_Update+0x270>)
 800035a:	2203      	movs	r2, #3
 800035c:	701a      	strb	r2, [r3, #0]
                    chordPackIndex = 0;
 800035e:	4b7e      	ldr	r3, [pc, #504]	@ (8000558 <App_Update+0x27c>)
 8000360:	2200      	movs	r2, #0
 8000362:	701a      	strb	r2, [r3, #0]
                    DisplayChordPacksList();
 8000364:	f000 f9f6 	bl	8000754 <DisplayChordPacksList>
                break;
 8000368:	e03d      	b.n	80003e6 <App_Update+0x10a>

            case APP_STATE_MENU_SONGS:
                appState = APP_STATE_LESSON_SONG;
 800036a:	4b78      	ldr	r3, [pc, #480]	@ (800054c <App_Update+0x270>)
 800036c:	2205      	movs	r2, #5
 800036e:	701a      	strb	r2, [r3, #0]
                Lesson_StartSong(&songs[songListIndex]);
 8000370:	4b78      	ldr	r3, [pc, #480]	@ (8000554 <App_Update+0x278>)
 8000372:	781b      	ldrb	r3, [r3, #0]
 8000374:	461a      	mov	r2, r3
 8000376:	4613      	mov	r3, r2
 8000378:	005b      	lsls	r3, r3, #1
 800037a:	4413      	add	r3, r2
 800037c:	009b      	lsls	r3, r3, #2
 800037e:	4a77      	ldr	r2, [pc, #476]	@ (800055c <App_Update+0x280>)
 8000380:	4413      	add	r3, r2
 8000382:	4618      	mov	r0, r3
 8000384:	f000 fd4e 	bl	8000e24 <Lesson_StartSong>
                break;
 8000388:	e02d      	b.n	80003e6 <App_Update+0x10a>

            case APP_STATE_MENU_CHORDPACKS:
                appState = APP_STATE_LESSON_CHORD;
 800038a:	4b70      	ldr	r3, [pc, #448]	@ (800054c <App_Update+0x270>)
 800038c:	2206      	movs	r2, #6
 800038e:	701a      	strb	r2, [r3, #0]
                Lesson_StartChordExercise(&chordPacks[chordPackIndex]);
 8000390:	4b71      	ldr	r3, [pc, #452]	@ (8000558 <App_Update+0x27c>)
 8000392:	781b      	ldrb	r3, [r3, #0]
 8000394:	461a      	mov	r2, r3
 8000396:	4613      	mov	r3, r2
 8000398:	005b      	lsls	r3, r3, #1
 800039a:	4413      	add	r3, r2
 800039c:	009b      	lsls	r3, r3, #2
 800039e:	4a70      	ldr	r2, [pc, #448]	@ (8000560 <App_Update+0x284>)
 80003a0:	4413      	add	r3, r2
 80003a2:	4618      	mov	r0, r3
 80003a4:	f000 fd7a 	bl	8000e9c <Lesson_StartChordExercise>
                break;
 80003a8:	e01d      	b.n	80003e6 <App_Update+0x10a>
                /* OK does nothing here (RESET goes back) */
                break;

            case APP_STATE_LESSON_SONG:
            case APP_STATE_LESSON_CHORD:
                Lesson_HandleInput(LESSON_INPUT_BTN_OK);
 80003aa:	20f1      	movs	r0, #241	@ 0xf1
 80003ac:	f000 fdbe 	bl	8000f2c <Lesson_HandleInput>

                if (!Lesson_IsActive())
 80003b0:	f000 fdb0 	bl	8000f14 <Lesson_IsActive>
 80003b4:	4603      	mov	r3, r0
 80003b6:	f083 0301 	eor.w	r3, r3, #1
 80003ba:	b2db      	uxtb	r3, r3
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d011      	beq.n	80003e4 <App_Update+0x108>
                {
                    /* Lesson ended -> go back to corresponding list */
                    if (appState == APP_STATE_LESSON_SONG) {
 80003c0:	4b62      	ldr	r3, [pc, #392]	@ (800054c <App_Update+0x270>)
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	2b05      	cmp	r3, #5
 80003c6:	d105      	bne.n	80003d4 <App_Update+0xf8>
                        appState = APP_STATE_MENU_SONGS;
 80003c8:	4b60      	ldr	r3, [pc, #384]	@ (800054c <App_Update+0x270>)
 80003ca:	2202      	movs	r2, #2
 80003cc:	701a      	strb	r2, [r3, #0]
                        DisplaySongsList();
 80003ce:	f000 f97d 	bl	80006cc <DisplaySongsList>
                    } else {
                        appState = APP_STATE_MENU_CHORDPACKS;
                        DisplayChordPacksList();
                    }
                }
                break;
 80003d2:	e007      	b.n	80003e4 <App_Update+0x108>
                        appState = APP_STATE_MENU_CHORDPACKS;
 80003d4:	4b5d      	ldr	r3, [pc, #372]	@ (800054c <App_Update+0x270>)
 80003d6:	2203      	movs	r2, #3
 80003d8:	701a      	strb	r2, [r3, #0]
                        DisplayChordPacksList();
 80003da:	f000 f9bb 	bl	8000754 <DisplayChordPacksList>
                break;
 80003de:	e001      	b.n	80003e4 <App_Update+0x108>

            default:
                break;
 80003e0:	bf00      	nop
 80003e2:	e000      	b.n	80003e6 <App_Update+0x10a>
                break;
 80003e4:	bf00      	nop
        }
    }

    /* NEXT button */
    if (Button_WasPressed(BUTTON_NEXT))
 80003e6:	2001      	movs	r0, #1
 80003e8:	f000 fb2e 	bl	8000a48 <Button_WasPressed>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d070      	beq.n	80004d4 <App_Update+0x1f8>
    {
        switch (appState)
 80003f2:	4b56      	ldr	r3, [pc, #344]	@ (800054c <App_Update+0x270>)
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	3b01      	subs	r3, #1
 80003f8:	2b05      	cmp	r3, #5
 80003fa:	d864      	bhi.n	80004c6 <App_Update+0x1ea>
 80003fc:	a201      	add	r2, pc, #4	@ (adr r2, 8000404 <App_Update+0x128>)
 80003fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000402:	bf00      	nop
 8000404:	0800041d 	.word	0x0800041d
 8000408:	08000441 	.word	0x08000441
 800040c:	08000469 	.word	0x08000469
 8000410:	080004c7 	.word	0x080004c7
 8000414:	08000491 	.word	0x08000491
 8000418:	08000491 	.word	0x08000491
        {
            case APP_STATE_MENU_MAIN:
                mainMenuIndex = (mainMenuIndex + 1) % 3;
 800041c:	4b4c      	ldr	r3, [pc, #304]	@ (8000550 <App_Update+0x274>)
 800041e:	781b      	ldrb	r3, [r3, #0]
 8000420:	1c5a      	adds	r2, r3, #1
 8000422:	4b50      	ldr	r3, [pc, #320]	@ (8000564 <App_Update+0x288>)
 8000424:	fb83 3102 	smull	r3, r1, r3, r2
 8000428:	17d3      	asrs	r3, r2, #31
 800042a:	1ac9      	subs	r1, r1, r3
 800042c:	460b      	mov	r3, r1
 800042e:	005b      	lsls	r3, r3, #1
 8000430:	440b      	add	r3, r1
 8000432:	1ad1      	subs	r1, r2, r3
 8000434:	b2ca      	uxtb	r2, r1
 8000436:	4b46      	ldr	r3, [pc, #280]	@ (8000550 <App_Update+0x274>)
 8000438:	701a      	strb	r2, [r3, #0]
                DisplayMainMenu();
 800043a:	f000 f8bf 	bl	80005bc <DisplayMainMenu>
                break;
 800043e:	e049      	b.n	80004d4 <App_Update+0x1f8>

            case APP_STATE_MENU_SONGS:
                if (SONG_COUNT > 0) {
 8000440:	4b49      	ldr	r3, [pc, #292]	@ (8000568 <App_Update+0x28c>)
 8000442:	781b      	ldrb	r3, [r3, #0]
 8000444:	2b00      	cmp	r3, #0
 8000446:	d040      	beq.n	80004ca <App_Update+0x1ee>
                    songListIndex = (songListIndex + 1) % SONG_COUNT;
 8000448:	4b42      	ldr	r3, [pc, #264]	@ (8000554 <App_Update+0x278>)
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	3301      	adds	r3, #1
 800044e:	4a46      	ldr	r2, [pc, #280]	@ (8000568 <App_Update+0x28c>)
 8000450:	7812      	ldrb	r2, [r2, #0]
 8000452:	fb93 f1f2 	sdiv	r1, r3, r2
 8000456:	fb01 f202 	mul.w	r2, r1, r2
 800045a:	1a9b      	subs	r3, r3, r2
 800045c:	b2da      	uxtb	r2, r3
 800045e:	4b3d      	ldr	r3, [pc, #244]	@ (8000554 <App_Update+0x278>)
 8000460:	701a      	strb	r2, [r3, #0]
                    DisplaySongsList();
 8000462:	f000 f933 	bl	80006cc <DisplaySongsList>
                }
                break;
 8000466:	e030      	b.n	80004ca <App_Update+0x1ee>

            case APP_STATE_MENU_CHORDPACKS:
                if (CHORD_PACK_COUNT > 0) {
 8000468:	4b40      	ldr	r3, [pc, #256]	@ (800056c <App_Update+0x290>)
 800046a:	781b      	ldrb	r3, [r3, #0]
 800046c:	2b00      	cmp	r3, #0
 800046e:	d02e      	beq.n	80004ce <App_Update+0x1f2>
                    chordPackIndex = (chordPackIndex + 1) % CHORD_PACK_COUNT;
 8000470:	4b39      	ldr	r3, [pc, #228]	@ (8000558 <App_Update+0x27c>)
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	3301      	adds	r3, #1
 8000476:	4a3d      	ldr	r2, [pc, #244]	@ (800056c <App_Update+0x290>)
 8000478:	7812      	ldrb	r2, [r2, #0]
 800047a:	fb93 f1f2 	sdiv	r1, r3, r2
 800047e:	fb01 f202 	mul.w	r2, r1, r2
 8000482:	1a9b      	subs	r3, r3, r2
 8000484:	b2da      	uxtb	r2, r3
 8000486:	4b34      	ldr	r3, [pc, #208]	@ (8000558 <App_Update+0x27c>)
 8000488:	701a      	strb	r2, [r3, #0]
                    DisplayChordPacksList();
 800048a:	f000 f963 	bl	8000754 <DisplayChordPacksList>
                }
                break;
 800048e:	e01e      	b.n	80004ce <App_Update+0x1f2>
                /* single screen -> ignore */
                break;

            case APP_STATE_LESSON_SONG:
            case APP_STATE_LESSON_CHORD:
                Lesson_HandleInput(LESSON_INPUT_BTN_NEXT);
 8000490:	20f2      	movs	r0, #242	@ 0xf2
 8000492:	f000 fd4b 	bl	8000f2c <Lesson_HandleInput>

                if (!Lesson_IsActive())
 8000496:	f000 fd3d 	bl	8000f14 <Lesson_IsActive>
 800049a:	4603      	mov	r3, r0
 800049c:	f083 0301 	eor.w	r3, r3, #1
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d015      	beq.n	80004d2 <App_Update+0x1f6>
                {
                    if (appState == APP_STATE_LESSON_SONG) {
 80004a6:	4b29      	ldr	r3, [pc, #164]	@ (800054c <App_Update+0x270>)
 80004a8:	781b      	ldrb	r3, [r3, #0]
 80004aa:	2b05      	cmp	r3, #5
 80004ac:	d105      	bne.n	80004ba <App_Update+0x1de>
                        appState = APP_STATE_MENU_SONGS;
 80004ae:	4b27      	ldr	r3, [pc, #156]	@ (800054c <App_Update+0x270>)
 80004b0:	2202      	movs	r2, #2
 80004b2:	701a      	strb	r2, [r3, #0]
                        DisplaySongsList();
 80004b4:	f000 f90a 	bl	80006cc <DisplaySongsList>
                    } else {
                        appState = APP_STATE_MENU_CHORDPACKS;
                        DisplayChordPacksList();
                    }
                }
                break;
 80004b8:	e00b      	b.n	80004d2 <App_Update+0x1f6>
                        appState = APP_STATE_MENU_CHORDPACKS;
 80004ba:	4b24      	ldr	r3, [pc, #144]	@ (800054c <App_Update+0x270>)
 80004bc:	2203      	movs	r2, #3
 80004be:	701a      	strb	r2, [r3, #0]
                        DisplayChordPacksList();
 80004c0:	f000 f948 	bl	8000754 <DisplayChordPacksList>
                break;
 80004c4:	e005      	b.n	80004d2 <App_Update+0x1f6>

            default:
                break;
 80004c6:	bf00      	nop
 80004c8:	e004      	b.n	80004d4 <App_Update+0x1f8>
                break;
 80004ca:	bf00      	nop
 80004cc:	e002      	b.n	80004d4 <App_Update+0x1f8>
                break;
 80004ce:	bf00      	nop
 80004d0:	e000      	b.n	80004d4 <App_Update+0x1f8>
                break;
 80004d2:	bf00      	nop
        }
    }

    /* RESET button */
    if (Button_WasPressed(BUTTON_RESET))
 80004d4:	2000      	movs	r0, #0
 80004d6:	f000 fab7 	bl	8000a48 <Button_WasPressed>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d032      	beq.n	8000546 <App_Update+0x26a>
    {
        switch (appState)
 80004e0:	4b1a      	ldr	r3, [pc, #104]	@ (800054c <App_Update+0x270>)
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	2b06      	cmp	r3, #6
 80004e6:	dc29      	bgt.n	800053c <App_Update+0x260>
 80004e8:	2b05      	cmp	r3, #5
 80004ea:	da0c      	bge.n	8000506 <App_Update+0x22a>
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d027      	beq.n	8000540 <App_Update+0x264>
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	dd23      	ble.n	800053c <App_Update+0x260>
 80004f4:	3b02      	subs	r3, #2
 80004f6:	2b02      	cmp	r3, #2
 80004f8:	d820      	bhi.n	800053c <App_Update+0x260>
                break;

            case APP_STATE_MENU_SONGS:
            case APP_STATE_MENU_CHORDPACKS:
            case APP_STATE_VIEW_LEGEND:
                appState = APP_STATE_MENU_MAIN;
 80004fa:	4b14      	ldr	r3, [pc, #80]	@ (800054c <App_Update+0x270>)
 80004fc:	2201      	movs	r2, #1
 80004fe:	701a      	strb	r2, [r3, #0]
                DisplayMainMenu();
 8000500:	f000 f85c 	bl	80005bc <DisplayMainMenu>
                break;
 8000504:	e01f      	b.n	8000546 <App_Update+0x26a>

            case APP_STATE_LESSON_SONG:
            case APP_STATE_LESSON_CHORD:
                Lesson_HandleInput(LESSON_INPUT_BTN_RESET);
 8000506:	20f3      	movs	r0, #243	@ 0xf3
 8000508:	f000 fd10 	bl	8000f2c <Lesson_HandleInput>

                if (!Lesson_IsActive())
 800050c:	f000 fd02 	bl	8000f14 <Lesson_IsActive>
 8000510:	4603      	mov	r3, r0
 8000512:	f083 0301 	eor.w	r3, r3, #1
 8000516:	b2db      	uxtb	r3, r3
 8000518:	2b00      	cmp	r3, #0
 800051a:	d013      	beq.n	8000544 <App_Update+0x268>
                {
                    if (appState == APP_STATE_LESSON_SONG) {
 800051c:	4b0b      	ldr	r3, [pc, #44]	@ (800054c <App_Update+0x270>)
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	2b05      	cmp	r3, #5
 8000522:	d105      	bne.n	8000530 <App_Update+0x254>
                        appState = APP_STATE_MENU_SONGS;
 8000524:	4b09      	ldr	r3, [pc, #36]	@ (800054c <App_Update+0x270>)
 8000526:	2202      	movs	r2, #2
 8000528:	701a      	strb	r2, [r3, #0]
                        DisplaySongsList();
 800052a:	f000 f8cf 	bl	80006cc <DisplaySongsList>
                    } else {
                        appState = APP_STATE_MENU_CHORDPACKS;
                        DisplayChordPacksList();
                    }
                }
                break;
 800052e:	e009      	b.n	8000544 <App_Update+0x268>
                        appState = APP_STATE_MENU_CHORDPACKS;
 8000530:	4b06      	ldr	r3, [pc, #24]	@ (800054c <App_Update+0x270>)
 8000532:	2203      	movs	r2, #3
 8000534:	701a      	strb	r2, [r3, #0]
                        DisplayChordPacksList();
 8000536:	f000 f90d 	bl	8000754 <DisplayChordPacksList>
                break;
 800053a:	e003      	b.n	8000544 <App_Update+0x268>

            default:
                break;
 800053c:	bf00      	nop
 800053e:	e002      	b.n	8000546 <App_Update+0x26a>
                break;
 8000540:	bf00      	nop
 8000542:	e000      	b.n	8000546 <App_Update+0x26a>
                break;
 8000544:	bf00      	nop
        }
    }
}
 8000546:	bf00      	nop
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop
 800054c:	20000220 	.word	0x20000220
 8000550:	20000221 	.word	0x20000221
 8000554:	20000222 	.word	0x20000222
 8000558:	20000223 	.word	0x20000223
 800055c:	20000164 	.word	0x20000164
 8000560:	200000f0 	.word	0x200000f0
 8000564:	55555556 	.word	0x55555556
 8000568:	0800a2cc 	.word	0x0800a2cc
 800056c:	0800a292 	.word	0x0800a292

08000570 <DisplayWelcomeScreen>:

/* --- Screens --- */

static void DisplayWelcomeScreen(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
    GroveLCD_Clear(&lcd);
 8000574:	480e      	ldr	r0, [pc, #56]	@ (80005b0 <DisplayWelcomeScreen+0x40>)
 8000576:	f000 fb41 	bl	8000bfc <GroveLCD_Clear>
    LCD_ClearRow(0);
 800057a:	2000      	movs	r0, #0
 800057c:	f7ff fe78 	bl	8000270 <LCD_ClearRow>
    LCD_ClearRow(1);
 8000580:	2001      	movs	r0, #1
 8000582:	f7ff fe75 	bl	8000270 <LCD_ClearRow>

    GroveLCD_SetCursor(&lcd, 0, 0);
 8000586:	2200      	movs	r2, #0
 8000588:	2100      	movs	r1, #0
 800058a:	4809      	ldr	r0, [pc, #36]	@ (80005b0 <DisplayWelcomeScreen+0x40>)
 800058c:	f000 fb48 	bl	8000c20 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "Welcome to KeyGuide");
 8000590:	4908      	ldr	r1, [pc, #32]	@ (80005b4 <DisplayWelcomeScreen+0x44>)
 8000592:	4807      	ldr	r0, [pc, #28]	@ (80005b0 <DisplayWelcomeScreen+0x40>)
 8000594:	f000 fb77 	bl	8000c86 <GroveLCD_Print>
    GroveLCD_SetCursor(&lcd, 1, 0);
 8000598:	2200      	movs	r2, #0
 800059a:	2101      	movs	r1, #1
 800059c:	4804      	ldr	r0, [pc, #16]	@ (80005b0 <DisplayWelcomeScreen+0x40>)
 800059e:	f000 fb3f 	bl	8000c20 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "press OK");
 80005a2:	4905      	ldr	r1, [pc, #20]	@ (80005b8 <DisplayWelcomeScreen+0x48>)
 80005a4:	4802      	ldr	r0, [pc, #8]	@ (80005b0 <DisplayWelcomeScreen+0x40>)
 80005a6:	f000 fb6e 	bl	8000c86 <GroveLCD_Print>
}
 80005aa:	bf00      	nop
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	200002ac 	.word	0x200002ac
 80005b4:	08009bc0 	.word	0x08009bc0
 80005b8:	08009bd4 	.word	0x08009bd4

080005bc <DisplayMainMenu>:

static void DisplayMainMenu(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
    GroveLCD_Clear(&lcd);
 80005c0:	481b      	ldr	r0, [pc, #108]	@ (8000630 <DisplayMainMenu+0x74>)
 80005c2:	f000 fb1b 	bl	8000bfc <GroveLCD_Clear>
    LCD_ClearRow(0);
 80005c6:	2000      	movs	r0, #0
 80005c8:	f7ff fe52 	bl	8000270 <LCD_ClearRow>
    LCD_ClearRow(1);
 80005cc:	2001      	movs	r0, #1
 80005ce:	f7ff fe4f 	bl	8000270 <LCD_ClearRow>

    GroveLCD_SetCursor(&lcd, 0, 0);
 80005d2:	2200      	movs	r2, #0
 80005d4:	2100      	movs	r1, #0
 80005d6:	4816      	ldr	r0, [pc, #88]	@ (8000630 <DisplayMainMenu+0x74>)
 80005d8:	f000 fb22 	bl	8000c20 <GroveLCD_SetCursor>

    if (mainMenuIndex == 0) GroveLCD_Print(&lcd, "Notes symbol");
 80005dc:	4b15      	ldr	r3, [pc, #84]	@ (8000634 <DisplayMainMenu+0x78>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d104      	bne.n	80005ee <DisplayMainMenu+0x32>
 80005e4:	4914      	ldr	r1, [pc, #80]	@ (8000638 <DisplayMainMenu+0x7c>)
 80005e6:	4812      	ldr	r0, [pc, #72]	@ (8000630 <DisplayMainMenu+0x74>)
 80005e8:	f000 fb4d 	bl	8000c86 <GroveLCD_Print>
 80005ec:	e00c      	b.n	8000608 <DisplayMainMenu+0x4c>
    else if (mainMenuIndex == 1) GroveLCD_Print(&lcd, "Songs");
 80005ee:	4b11      	ldr	r3, [pc, #68]	@ (8000634 <DisplayMainMenu+0x78>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	2b01      	cmp	r3, #1
 80005f4:	d104      	bne.n	8000600 <DisplayMainMenu+0x44>
 80005f6:	4911      	ldr	r1, [pc, #68]	@ (800063c <DisplayMainMenu+0x80>)
 80005f8:	480d      	ldr	r0, [pc, #52]	@ (8000630 <DisplayMainMenu+0x74>)
 80005fa:	f000 fb44 	bl	8000c86 <GroveLCD_Print>
 80005fe:	e003      	b.n	8000608 <DisplayMainMenu+0x4c>
    else GroveLCD_Print(&lcd, "Basic chords");
 8000600:	490f      	ldr	r1, [pc, #60]	@ (8000640 <DisplayMainMenu+0x84>)
 8000602:	480b      	ldr	r0, [pc, #44]	@ (8000630 <DisplayMainMenu+0x74>)
 8000604:	f000 fb3f 	bl	8000c86 <GroveLCD_Print>

    /* "MENU" in top-right if possible (col 12) */
    GroveLCD_SetCursor(&lcd, 0, 12);
 8000608:	220c      	movs	r2, #12
 800060a:	2100      	movs	r1, #0
 800060c:	4808      	ldr	r0, [pc, #32]	@ (8000630 <DisplayMainMenu+0x74>)
 800060e:	f000 fb07 	bl	8000c20 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "MENU");
 8000612:	490c      	ldr	r1, [pc, #48]	@ (8000644 <DisplayMainMenu+0x88>)
 8000614:	4806      	ldr	r0, [pc, #24]	@ (8000630 <DisplayMainMenu+0x74>)
 8000616:	f000 fb36 	bl	8000c86 <GroveLCD_Print>

    /* Short hint line (must fit 16 cols) */
    GroveLCD_SetCursor(&lcd, 1, 0);
 800061a:	2200      	movs	r2, #0
 800061c:	2101      	movs	r1, #1
 800061e:	4804      	ldr	r0, [pc, #16]	@ (8000630 <DisplayMainMenu+0x74>)
 8000620:	f000 fafe 	bl	8000c20 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "NEXT=Down OK=Sel");
 8000624:	4908      	ldr	r1, [pc, #32]	@ (8000648 <DisplayMainMenu+0x8c>)
 8000626:	4802      	ldr	r0, [pc, #8]	@ (8000630 <DisplayMainMenu+0x74>)
 8000628:	f000 fb2d 	bl	8000c86 <GroveLCD_Print>
}
 800062c:	bf00      	nop
 800062e:	bd80      	pop	{r7, pc}
 8000630:	200002ac 	.word	0x200002ac
 8000634:	20000221 	.word	0x20000221
 8000638:	08009be0 	.word	0x08009be0
 800063c:	08009bf0 	.word	0x08009bf0
 8000640:	08009bf8 	.word	0x08009bf8
 8000644:	08009c08 	.word	0x08009c08
 8000648:	08009c10 	.word	0x08009c10

0800064c <DisplayNotesLegend>:

static void DisplayNotesLegend(void)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
    GroveLCD_Clear(&lcd);
 8000650:	481a      	ldr	r0, [pc, #104]	@ (80006bc <DisplayNotesLegend+0x70>)
 8000652:	f000 fad3 	bl	8000bfc <GroveLCD_Clear>
    LCD_ClearRow(0);
 8000656:	2000      	movs	r0, #0
 8000658:	f7ff fe0a 	bl	8000270 <LCD_ClearRow>
    LCD_ClearRow(1);
 800065c:	2001      	movs	r0, #1
 800065e:	f7ff fe07 	bl	8000270 <LCD_ClearRow>

    /* Example: show sharp + flat and some length icons */
    GroveLCD_SetCursor(&lcd, 0, 0);
 8000662:	2200      	movs	r2, #0
 8000664:	2100      	movs	r1, #0
 8000666:	4815      	ldr	r0, [pc, #84]	@ (80006bc <DisplayNotesLegend+0x70>)
 8000668:	f000 fada 	bl	8000c20 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "A");
 800066c:	4914      	ldr	r1, [pc, #80]	@ (80006c0 <DisplayNotesLegend+0x74>)
 800066e:	4813      	ldr	r0, [pc, #76]	@ (80006bc <DisplayNotesLegend+0x70>)
 8000670:	f000 fb09 	bl	8000c86 <GroveLCD_Print>
    LCD_WriteCustom(5);          /* sharp */
 8000674:	2005      	movs	r0, #5
 8000676:	f7ff fe13 	bl	80002a0 <LCD_WriteCustom>
    GroveLCD_Print(&lcd, "  B");
 800067a:	4912      	ldr	r1, [pc, #72]	@ (80006c4 <DisplayNotesLegend+0x78>)
 800067c:	480f      	ldr	r0, [pc, #60]	@ (80006bc <DisplayNotesLegend+0x70>)
 800067e:	f000 fb02 	bl	8000c86 <GroveLCD_Print>
    LCD_WriteCustom(6);          /* flat */
 8000682:	2006      	movs	r0, #6
 8000684:	f7ff fe0c 	bl	80002a0 <LCD_WriteCustom>

    GroveLCD_SetCursor(&lcd, 1, 0);
 8000688:	2200      	movs	r2, #0
 800068a:	2101      	movs	r1, #1
 800068c:	480b      	ldr	r0, [pc, #44]	@ (80006bc <DisplayNotesLegend+0x70>)
 800068e:	f000 fac7 	bl	8000c20 <GroveLCD_SetCursor>
    /* Show length icons 0..4 */
    LCD_WriteCustom(0);
 8000692:	2000      	movs	r0, #0
 8000694:	f7ff fe04 	bl	80002a0 <LCD_WriteCustom>
    LCD_WriteCustom(1);
 8000698:	2001      	movs	r0, #1
 800069a:	f7ff fe01 	bl	80002a0 <LCD_WriteCustom>
    LCD_WriteCustom(2);
 800069e:	2002      	movs	r0, #2
 80006a0:	f7ff fdfe 	bl	80002a0 <LCD_WriteCustom>
    LCD_WriteCustom(3);
 80006a4:	2003      	movs	r0, #3
 80006a6:	f7ff fdfb 	bl	80002a0 <LCD_WriteCustom>
    LCD_WriteCustom(4);
 80006aa:	2004      	movs	r0, #4
 80006ac:	f7ff fdf8 	bl	80002a0 <LCD_WriteCustom>
    GroveLCD_Print(&lcd, "  RESET=Back");
 80006b0:	4905      	ldr	r1, [pc, #20]	@ (80006c8 <DisplayNotesLegend+0x7c>)
 80006b2:	4802      	ldr	r0, [pc, #8]	@ (80006bc <DisplayNotesLegend+0x70>)
 80006b4:	f000 fae7 	bl	8000c86 <GroveLCD_Print>
}
 80006b8:	bf00      	nop
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	200002ac 	.word	0x200002ac
 80006c0:	08009c24 	.word	0x08009c24
 80006c4:	08009c28 	.word	0x08009c28
 80006c8:	08009c2c 	.word	0x08009c2c

080006cc <DisplaySongsList>:

static void DisplaySongsList(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
    GroveLCD_Clear(&lcd);
 80006d0:	4819      	ldr	r0, [pc, #100]	@ (8000738 <DisplaySongsList+0x6c>)
 80006d2:	f000 fa93 	bl	8000bfc <GroveLCD_Clear>
    LCD_ClearRow(0);
 80006d6:	2000      	movs	r0, #0
 80006d8:	f7ff fdca 	bl	8000270 <LCD_ClearRow>
    LCD_ClearRow(1);
 80006dc:	2001      	movs	r0, #1
 80006de:	f7ff fdc7 	bl	8000270 <LCD_ClearRow>

    GroveLCD_SetCursor(&lcd, 0, 0);
 80006e2:	2200      	movs	r2, #0
 80006e4:	2100      	movs	r1, #0
 80006e6:	4814      	ldr	r0, [pc, #80]	@ (8000738 <DisplaySongsList+0x6c>)
 80006e8:	f000 fa9a 	bl	8000c20 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "Songs");
 80006ec:	4913      	ldr	r1, [pc, #76]	@ (800073c <DisplaySongsList+0x70>)
 80006ee:	4812      	ldr	r0, [pc, #72]	@ (8000738 <DisplaySongsList+0x6c>)
 80006f0:	f000 fac9 	bl	8000c86 <GroveLCD_Print>

    GroveLCD_SetCursor(&lcd, 1, 0);
 80006f4:	2200      	movs	r2, #0
 80006f6:	2101      	movs	r1, #1
 80006f8:	480f      	ldr	r0, [pc, #60]	@ (8000738 <DisplaySongsList+0x6c>)
 80006fa:	f000 fa91 	bl	8000c20 <GroveLCD_SetCursor>
    if (SONG_COUNT > 0) {
 80006fe:	4b10      	ldr	r3, [pc, #64]	@ (8000740 <DisplaySongsList+0x74>)
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d012      	beq.n	800072c <DisplaySongsList+0x60>
        GroveLCD_Print(&lcd, "> ");
 8000706:	490f      	ldr	r1, [pc, #60]	@ (8000744 <DisplaySongsList+0x78>)
 8000708:	480b      	ldr	r0, [pc, #44]	@ (8000738 <DisplaySongsList+0x6c>)
 800070a:	f000 fabc 	bl	8000c86 <GroveLCD_Print>
        /* (Not truncating here; LCD will just stop at 16 chars.) */
        GroveLCD_Print(&lcd, songs[songListIndex].title);
 800070e:	4b0e      	ldr	r3, [pc, #56]	@ (8000748 <DisplaySongsList+0x7c>)
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	4619      	mov	r1, r3
 8000714:	4a0d      	ldr	r2, [pc, #52]	@ (800074c <DisplaySongsList+0x80>)
 8000716:	460b      	mov	r3, r1
 8000718:	005b      	lsls	r3, r3, #1
 800071a:	440b      	add	r3, r1
 800071c:	009b      	lsls	r3, r3, #2
 800071e:	4413      	add	r3, r2
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	4619      	mov	r1, r3
 8000724:	4804      	ldr	r0, [pc, #16]	@ (8000738 <DisplaySongsList+0x6c>)
 8000726:	f000 faae 	bl	8000c86 <GroveLCD_Print>
    } else {
        GroveLCD_Print(&lcd, "<no songs>");
    }
}
 800072a:	e003      	b.n	8000734 <DisplaySongsList+0x68>
        GroveLCD_Print(&lcd, "<no songs>");
 800072c:	4908      	ldr	r1, [pc, #32]	@ (8000750 <DisplaySongsList+0x84>)
 800072e:	4802      	ldr	r0, [pc, #8]	@ (8000738 <DisplaySongsList+0x6c>)
 8000730:	f000 faa9 	bl	8000c86 <GroveLCD_Print>
}
 8000734:	bf00      	nop
 8000736:	bd80      	pop	{r7, pc}
 8000738:	200002ac 	.word	0x200002ac
 800073c:	08009bf0 	.word	0x08009bf0
 8000740:	0800a2cc 	.word	0x0800a2cc
 8000744:	08009c3c 	.word	0x08009c3c
 8000748:	20000222 	.word	0x20000222
 800074c:	20000164 	.word	0x20000164
 8000750:	08009c40 	.word	0x08009c40

08000754 <DisplayChordPacksList>:

static void DisplayChordPacksList(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
    GroveLCD_Clear(&lcd);
 8000758:	4819      	ldr	r0, [pc, #100]	@ (80007c0 <DisplayChordPacksList+0x6c>)
 800075a:	f000 fa4f 	bl	8000bfc <GroveLCD_Clear>
    LCD_ClearRow(0);
 800075e:	2000      	movs	r0, #0
 8000760:	f7ff fd86 	bl	8000270 <LCD_ClearRow>
    LCD_ClearRow(1);
 8000764:	2001      	movs	r0, #1
 8000766:	f7ff fd83 	bl	8000270 <LCD_ClearRow>

    GroveLCD_SetCursor(&lcd, 0, 0);
 800076a:	2200      	movs	r2, #0
 800076c:	2100      	movs	r1, #0
 800076e:	4814      	ldr	r0, [pc, #80]	@ (80007c0 <DisplayChordPacksList+0x6c>)
 8000770:	f000 fa56 	bl	8000c20 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "Chord packs");
 8000774:	4913      	ldr	r1, [pc, #76]	@ (80007c4 <DisplayChordPacksList+0x70>)
 8000776:	4812      	ldr	r0, [pc, #72]	@ (80007c0 <DisplayChordPacksList+0x6c>)
 8000778:	f000 fa85 	bl	8000c86 <GroveLCD_Print>

    GroveLCD_SetCursor(&lcd, 1, 0);
 800077c:	2200      	movs	r2, #0
 800077e:	2101      	movs	r1, #1
 8000780:	480f      	ldr	r0, [pc, #60]	@ (80007c0 <DisplayChordPacksList+0x6c>)
 8000782:	f000 fa4d 	bl	8000c20 <GroveLCD_SetCursor>
    if (CHORD_PACK_COUNT > 0) {
 8000786:	4b10      	ldr	r3, [pc, #64]	@ (80007c8 <DisplayChordPacksList+0x74>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d012      	beq.n	80007b4 <DisplayChordPacksList+0x60>
        GroveLCD_Print(&lcd, "> ");
 800078e:	490f      	ldr	r1, [pc, #60]	@ (80007cc <DisplayChordPacksList+0x78>)
 8000790:	480b      	ldr	r0, [pc, #44]	@ (80007c0 <DisplayChordPacksList+0x6c>)
 8000792:	f000 fa78 	bl	8000c86 <GroveLCD_Print>
        GroveLCD_Print(&lcd, chordPacks[chordPackIndex].packName);
 8000796:	4b0e      	ldr	r3, [pc, #56]	@ (80007d0 <DisplayChordPacksList+0x7c>)
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	4619      	mov	r1, r3
 800079c:	4a0d      	ldr	r2, [pc, #52]	@ (80007d4 <DisplayChordPacksList+0x80>)
 800079e:	460b      	mov	r3, r1
 80007a0:	005b      	lsls	r3, r3, #1
 80007a2:	440b      	add	r3, r1
 80007a4:	009b      	lsls	r3, r3, #2
 80007a6:	4413      	add	r3, r2
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4619      	mov	r1, r3
 80007ac:	4804      	ldr	r0, [pc, #16]	@ (80007c0 <DisplayChordPacksList+0x6c>)
 80007ae:	f000 fa6a 	bl	8000c86 <GroveLCD_Print>
    } else {
        GroveLCD_Print(&lcd, "<no packs>");
    }
}
 80007b2:	e003      	b.n	80007bc <DisplayChordPacksList+0x68>
        GroveLCD_Print(&lcd, "<no packs>");
 80007b4:	4908      	ldr	r1, [pc, #32]	@ (80007d8 <DisplayChordPacksList+0x84>)
 80007b6:	4802      	ldr	r0, [pc, #8]	@ (80007c0 <DisplayChordPacksList+0x6c>)
 80007b8:	f000 fa65 	bl	8000c86 <GroveLCD_Print>
}
 80007bc:	bf00      	nop
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	200002ac 	.word	0x200002ac
 80007c4:	08009c4c 	.word	0x08009c4c
 80007c8:	0800a292 	.word	0x0800a292
 80007cc:	08009c3c 	.word	0x08009c3c
 80007d0:	20000223 	.word	0x20000223
 80007d4:	200000f0 	.word	0x200000f0
 80007d8:	08009c58 	.word	0x08009c58

080007dc <read_raw>:
} BtnState_t;

static BtnState_t g_btn[BUTTON_COUNT];

static uint8_t read_raw(ButtonType b)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b084      	sub	sp, #16
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState ps = GPIO_PIN_SET;
 80007e6:	2301      	movs	r3, #1
 80007e8:	73fb      	strb	r3, [r7, #15]

    switch (b) {
 80007ea:	79fb      	ldrb	r3, [r7, #7]
 80007ec:	2b02      	cmp	r3, #2
 80007ee:	d00d      	beq.n	800080c <read_raw+0x30>
 80007f0:	2b02      	cmp	r3, #2
 80007f2:	dc1a      	bgt.n	800082a <read_raw+0x4e>
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d011      	beq.n	800081c <read_raw+0x40>
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d116      	bne.n	800082a <read_raw+0x4e>
        case BUTTON_NEXT:  ps = HAL_GPIO_ReadPin(BTN_NEXT_PORT, BTN_NEXT_PIN); break;
 80007fc:	2102      	movs	r1, #2
 80007fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000802:	f001 fc83 	bl	800210c <HAL_GPIO_ReadPin>
 8000806:	4603      	mov	r3, r0
 8000808:	73fb      	strb	r3, [r7, #15]
 800080a:	e011      	b.n	8000830 <read_raw+0x54>
        case BUTTON_OK:    ps = HAL_GPIO_ReadPin(BTN_OK_PORT, BTN_OK_PIN);     break;
 800080c:	2110      	movs	r1, #16
 800080e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000812:	f001 fc7b 	bl	800210c <HAL_GPIO_ReadPin>
 8000816:	4603      	mov	r3, r0
 8000818:	73fb      	strb	r3, [r7, #15]
 800081a:	e009      	b.n	8000830 <read_raw+0x54>
        case BUTTON_RESET: ps = HAL_GPIO_ReadPin(BTN_RESET_PORT, BTN_RESET_PIN); break;
 800081c:	2101      	movs	r1, #1
 800081e:	4809      	ldr	r0, [pc, #36]	@ (8000844 <read_raw+0x68>)
 8000820:	f001 fc74 	bl	800210c <HAL_GPIO_ReadPin>
 8000824:	4603      	mov	r3, r0
 8000826:	73fb      	strb	r3, [r7, #15]
 8000828:	e002      	b.n	8000830 <read_raw+0x54>
        default:           ps = GPIO_PIN_SET; break;
 800082a:	2301      	movs	r3, #1
 800082c:	73fb      	strb	r3, [r7, #15]
 800082e:	bf00      	nop
    }

    /* pull-up: released=1, pressed=0 */
    return (ps == GPIO_PIN_RESET) ? 0U : 1U;
 8000830:	7bfb      	ldrb	r3, [r7, #15]
 8000832:	2b00      	cmp	r3, #0
 8000834:	bf14      	ite	ne
 8000836:	2301      	movne	r3, #1
 8000838:	2300      	moveq	r3, #0
 800083a:	b2db      	uxtb	r3, r3
}
 800083c:	4618      	mov	r0, r3
 800083e:	3710      	adds	r7, #16
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	48000400 	.word	0x48000400

08000848 <Button_Init>:

void Button_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b08a      	sub	sp, #40	@ 0x28
 800084c:	af00      	add	r7, sp, #0
    /* If you already configure pins in CubeMX, this is optional.
       Keeping it here is fine as a safety net. */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800084e:	4b3f      	ldr	r3, [pc, #252]	@ (800094c <Button_Init+0x104>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000852:	4a3e      	ldr	r2, [pc, #248]	@ (800094c <Button_Init+0x104>)
 8000854:	f043 0301 	orr.w	r3, r3, #1
 8000858:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800085a:	4b3c      	ldr	r3, [pc, #240]	@ (800094c <Button_Init+0x104>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085e:	f003 0301 	and.w	r3, r3, #1
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000866:	4b39      	ldr	r3, [pc, #228]	@ (800094c <Button_Init+0x104>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086a:	4a38      	ldr	r2, [pc, #224]	@ (800094c <Button_Init+0x104>)
 800086c:	f043 0302 	orr.w	r3, r3, #2
 8000870:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000872:	4b36      	ldr	r3, [pc, #216]	@ (800094c <Button_Init+0x104>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000876:	f003 0302 	and.w	r3, r3, #2
 800087a:	603b      	str	r3, [r7, #0]
 800087c:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef GPIO_InitStruct;
    GPIO_InitStruct.Mode  = GPIO_MODE_INPUT;
 800087e:	2300      	movs	r3, #0
 8000880:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8000882:	2301      	movs	r3, #1
 8000884:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000886:	2300      	movs	r3, #0
 8000888:	617b      	str	r3, [r7, #20]

    GPIO_InitStruct.Pin = BTN_NEXT_PIN;
 800088a:	2302      	movs	r3, #2
 800088c:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(BTN_NEXT_PORT, &GPIO_InitStruct);
 800088e:	f107 0308 	add.w	r3, r7, #8
 8000892:	4619      	mov	r1, r3
 8000894:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000898:	f001 fa8e 	bl	8001db8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BTN_OK_PIN;
 800089c:	2310      	movs	r3, #16
 800089e:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(BTN_OK_PORT, &GPIO_InitStruct);
 80008a0:	f107 0308 	add.w	r3, r7, #8
 80008a4:	4619      	mov	r1, r3
 80008a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008aa:	f001 fa85 	bl	8001db8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BTN_RESET_PIN;
 80008ae:	2301      	movs	r3, #1
 80008b0:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(BTN_RESET_PORT, &GPIO_InitStruct);
 80008b2:	f107 0308 	add.w	r3, r7, #8
 80008b6:	4619      	mov	r1, r3
 80008b8:	4825      	ldr	r0, [pc, #148]	@ (8000950 <Button_Init+0x108>)
 80008ba:	f001 fa7d 	bl	8001db8 <HAL_GPIO_Init>

    uint32_t now = HAL_GetTick();
 80008be:	f001 f939 	bl	8001b34 <HAL_GetTick>
 80008c2:	6238      	str	r0, [r7, #32]
    for (uint8_t i = 0; i < BUTTON_COUNT; i++) {
 80008c4:	2300      	movs	r3, #0
 80008c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80008ca:	e036      	b.n	800093a <Button_Init+0xf2>
        uint8_t raw = read_raw((ButtonType)i);
 80008cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff83 	bl	80007dc <read_raw>
 80008d6:	4603      	mov	r3, r0
 80008d8:	77fb      	strb	r3, [r7, #31]
        g_btn[i].stable_level   = raw;
 80008da:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80008de:	491d      	ldr	r1, [pc, #116]	@ (8000954 <Button_Init+0x10c>)
 80008e0:	4613      	mov	r3, r2
 80008e2:	005b      	lsls	r3, r3, #1
 80008e4:	4413      	add	r3, r2
 80008e6:	009b      	lsls	r3, r3, #2
 80008e8:	440b      	add	r3, r1
 80008ea:	7ffa      	ldrb	r2, [r7, #31]
 80008ec:	701a      	strb	r2, [r3, #0]
        g_btn[i].last_raw_level = raw;
 80008ee:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80008f2:	4918      	ldr	r1, [pc, #96]	@ (8000954 <Button_Init+0x10c>)
 80008f4:	4613      	mov	r3, r2
 80008f6:	005b      	lsls	r3, r3, #1
 80008f8:	4413      	add	r3, r2
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	440b      	add	r3, r1
 80008fe:	3301      	adds	r3, #1
 8000900:	7ffa      	ldrb	r2, [r7, #31]
 8000902:	701a      	strb	r2, [r3, #0]
        g_btn[i].last_change_ms = now;
 8000904:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000908:	4912      	ldr	r1, [pc, #72]	@ (8000954 <Button_Init+0x10c>)
 800090a:	4613      	mov	r3, r2
 800090c:	005b      	lsls	r3, r3, #1
 800090e:	4413      	add	r3, r2
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	440b      	add	r3, r1
 8000914:	3304      	adds	r3, #4
 8000916:	6a3a      	ldr	r2, [r7, #32]
 8000918:	601a      	str	r2, [r3, #0]
        g_btn[i].pressed_event  = 0;
 800091a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800091e:	490d      	ldr	r1, [pc, #52]	@ (8000954 <Button_Init+0x10c>)
 8000920:	4613      	mov	r3, r2
 8000922:	005b      	lsls	r3, r3, #1
 8000924:	4413      	add	r3, r2
 8000926:	009b      	lsls	r3, r3, #2
 8000928:	440b      	add	r3, r1
 800092a:	3308      	adds	r3, #8
 800092c:	2200      	movs	r2, #0
 800092e:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < BUTTON_COUNT; i++) {
 8000930:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000934:	3301      	adds	r3, #1
 8000936:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800093a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800093e:	2b02      	cmp	r3, #2
 8000940:	d9c4      	bls.n	80008cc <Button_Init+0x84>
    }
}
 8000942:	bf00      	nop
 8000944:	bf00      	nop
 8000946:	3728      	adds	r7, #40	@ 0x28
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	40021000 	.word	0x40021000
 8000950:	48000400 	.word	0x48000400
 8000954:	20000224 	.word	0x20000224

08000958 <Button_Update>:

void Button_Update(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 800095e:	f001 f8e9 	bl	8001b34 <HAL_GetTick>
 8000962:	60b8      	str	r0, [r7, #8]

    for (uint8_t i = 0; i < BUTTON_COUNT; i++)
 8000964:	2300      	movs	r3, #0
 8000966:	73fb      	strb	r3, [r7, #15]
 8000968:	e064      	b.n	8000a34 <Button_Update+0xdc>
    {
        ButtonType b = (ButtonType)i;
 800096a:	7bfb      	ldrb	r3, [r7, #15]
 800096c:	71fb      	strb	r3, [r7, #7]
        uint8_t raw = read_raw(b);
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff ff33 	bl	80007dc <read_raw>
 8000976:	4603      	mov	r3, r0
 8000978:	71bb      	strb	r3, [r7, #6]

        if (raw != g_btn[i].last_raw_level) {
 800097a:	7bfa      	ldrb	r2, [r7, #15]
 800097c:	4931      	ldr	r1, [pc, #196]	@ (8000a44 <Button_Update+0xec>)
 800097e:	4613      	mov	r3, r2
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	4413      	add	r3, r2
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	440b      	add	r3, r1
 8000988:	3301      	adds	r3, #1
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	79ba      	ldrb	r2, [r7, #6]
 800098e:	429a      	cmp	r2, r3
 8000990:	d013      	beq.n	80009ba <Button_Update+0x62>
            g_btn[i].last_raw_level = raw;
 8000992:	7bfa      	ldrb	r2, [r7, #15]
 8000994:	492b      	ldr	r1, [pc, #172]	@ (8000a44 <Button_Update+0xec>)
 8000996:	4613      	mov	r3, r2
 8000998:	005b      	lsls	r3, r3, #1
 800099a:	4413      	add	r3, r2
 800099c:	009b      	lsls	r3, r3, #2
 800099e:	440b      	add	r3, r1
 80009a0:	3301      	adds	r3, #1
 80009a2:	79ba      	ldrb	r2, [r7, #6]
 80009a4:	701a      	strb	r2, [r3, #0]
            g_btn[i].last_change_ms = now;
 80009a6:	7bfa      	ldrb	r2, [r7, #15]
 80009a8:	4926      	ldr	r1, [pc, #152]	@ (8000a44 <Button_Update+0xec>)
 80009aa:	4613      	mov	r3, r2
 80009ac:	005b      	lsls	r3, r3, #1
 80009ae:	4413      	add	r3, r2
 80009b0:	009b      	lsls	r3, r3, #2
 80009b2:	440b      	add	r3, r1
 80009b4:	3304      	adds	r3, #4
 80009b6:	68ba      	ldr	r2, [r7, #8]
 80009b8:	601a      	str	r2, [r3, #0]
        }

        /* If raw has been stable long enough -> accept as stable */
        if ((now - g_btn[i].last_change_ms) >= DEBOUNCE_MS)
 80009ba:	7bfa      	ldrb	r2, [r7, #15]
 80009bc:	4921      	ldr	r1, [pc, #132]	@ (8000a44 <Button_Update+0xec>)
 80009be:	4613      	mov	r3, r2
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	4413      	add	r3, r2
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	440b      	add	r3, r1
 80009c8:	3304      	adds	r3, #4
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	68ba      	ldr	r2, [r7, #8]
 80009ce:	1ad3      	subs	r3, r2, r3
 80009d0:	2b1d      	cmp	r3, #29
 80009d2:	d92c      	bls.n	8000a2e <Button_Update+0xd6>
        {
            if (raw != g_btn[i].stable_level)
 80009d4:	7bfa      	ldrb	r2, [r7, #15]
 80009d6:	491b      	ldr	r1, [pc, #108]	@ (8000a44 <Button_Update+0xec>)
 80009d8:	4613      	mov	r3, r2
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	4413      	add	r3, r2
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	440b      	add	r3, r1
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	79ba      	ldrb	r2, [r7, #6]
 80009e6:	429a      	cmp	r2, r3
 80009e8:	d021      	beq.n	8000a2e <Button_Update+0xd6>
            {
                /* Edge detected on stable signal */
                uint8_t prev = g_btn[i].stable_level;
 80009ea:	7bfa      	ldrb	r2, [r7, #15]
 80009ec:	4915      	ldr	r1, [pc, #84]	@ (8000a44 <Button_Update+0xec>)
 80009ee:	4613      	mov	r3, r2
 80009f0:	005b      	lsls	r3, r3, #1
 80009f2:	4413      	add	r3, r2
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	440b      	add	r3, r1
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	717b      	strb	r3, [r7, #5]
                g_btn[i].stable_level = raw;
 80009fc:	7bfa      	ldrb	r2, [r7, #15]
 80009fe:	4911      	ldr	r1, [pc, #68]	@ (8000a44 <Button_Update+0xec>)
 8000a00:	4613      	mov	r3, r2
 8000a02:	005b      	lsls	r3, r3, #1
 8000a04:	4413      	add	r3, r2
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	440b      	add	r3, r1
 8000a0a:	79ba      	ldrb	r2, [r7, #6]
 8000a0c:	701a      	strb	r2, [r3, #0]

                /* Released->Pressed = 1->0 */
                if (prev == 1U && raw == 0U) {
 8000a0e:	797b      	ldrb	r3, [r7, #5]
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d10c      	bne.n	8000a2e <Button_Update+0xd6>
 8000a14:	79bb      	ldrb	r3, [r7, #6]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d109      	bne.n	8000a2e <Button_Update+0xd6>
                    g_btn[i].pressed_event = 1U;
 8000a1a:	7bfa      	ldrb	r2, [r7, #15]
 8000a1c:	4909      	ldr	r1, [pc, #36]	@ (8000a44 <Button_Update+0xec>)
 8000a1e:	4613      	mov	r3, r2
 8000a20:	005b      	lsls	r3, r3, #1
 8000a22:	4413      	add	r3, r2
 8000a24:	009b      	lsls	r3, r3, #2
 8000a26:	440b      	add	r3, r1
 8000a28:	3308      	adds	r3, #8
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < BUTTON_COUNT; i++)
 8000a2e:	7bfb      	ldrb	r3, [r7, #15]
 8000a30:	3301      	adds	r3, #1
 8000a32:	73fb      	strb	r3, [r7, #15]
 8000a34:	7bfb      	ldrb	r3, [r7, #15]
 8000a36:	2b02      	cmp	r3, #2
 8000a38:	d997      	bls.n	800096a <Button_Update+0x12>
                }
            }
        }
    }
}
 8000a3a:	bf00      	nop
 8000a3c:	bf00      	nop
 8000a3e:	3710      	adds	r7, #16
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	20000224 	.word	0x20000224

08000a48 <Button_WasPressed>:

bool Button_WasPressed(ButtonType button)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	4603      	mov	r3, r0
 8000a50:	71fb      	strb	r3, [r7, #7]
    if (button >= BUTTON_COUNT) return false;
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	2b02      	cmp	r3, #2
 8000a56:	d901      	bls.n	8000a5c <Button_WasPressed+0x14>
 8000a58:	2300      	movs	r3, #0
 8000a5a:	e017      	b.n	8000a8c <Button_WasPressed+0x44>

    if (g_btn[button].pressed_event) {
 8000a5c:	79fa      	ldrb	r2, [r7, #7]
 8000a5e:	490e      	ldr	r1, [pc, #56]	@ (8000a98 <Button_WasPressed+0x50>)
 8000a60:	4613      	mov	r3, r2
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	4413      	add	r3, r2
 8000a66:	009b      	lsls	r3, r3, #2
 8000a68:	440b      	add	r3, r1
 8000a6a:	3308      	adds	r3, #8
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d00b      	beq.n	8000a8a <Button_WasPressed+0x42>
        g_btn[button].pressed_event = 0;
 8000a72:	79fa      	ldrb	r2, [r7, #7]
 8000a74:	4908      	ldr	r1, [pc, #32]	@ (8000a98 <Button_WasPressed+0x50>)
 8000a76:	4613      	mov	r3, r2
 8000a78:	005b      	lsls	r3, r3, #1
 8000a7a:	4413      	add	r3, r2
 8000a7c:	009b      	lsls	r3, r3, #2
 8000a7e:	440b      	add	r3, r1
 8000a80:	3308      	adds	r3, #8
 8000a82:	2200      	movs	r2, #0
 8000a84:	701a      	strb	r2, [r3, #0]
        return true;
 8000a86:	2301      	movs	r3, #1
 8000a88:	e000      	b.n	8000a8c <Button_WasPressed+0x44>
    }
    return false;
 8000a8a:	2300      	movs	r3, #0
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	370c      	adds	r7, #12
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	20000224 	.word	0x20000224

08000a9c <lcd_hal_addr>:
#define LCD_2LINE               (0x08)
#define LCD_5x8DOTS             (0x00)

/* Convert 7-bit address to HAL (8-bit address field) */
static inline uint16_t lcd_hal_addr(const GroveLCD_t *lcd)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b083      	sub	sp, #12
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
    return (uint16_t)(lcd->addr_7bit << 1);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	791b      	ldrb	r3, [r3, #4]
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	b29b      	uxth	r3, r3
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	370c      	adds	r7, #12
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr

08000ab8 <lcd_write_cmd>:

/* Low-level: write one command byte */
static HAL_StatusTypeDef lcd_write_cmd(GroveLCD_t *lcd, uint8_t cmd)
{
 8000ab8:	b590      	push	{r4, r7, lr}
 8000aba:	b087      	sub	sp, #28
 8000abc:	af04      	add	r7, sp, #16
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	460b      	mov	r3, r1
 8000ac2:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681c      	ldr	r4, [r3, #0]
 8000ac8:	6878      	ldr	r0, [r7, #4]
 8000aca:	f7ff ffe7 	bl	8000a9c <lcd_hal_addr>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	689b      	ldr	r3, [r3, #8]
 8000ad6:	9302      	str	r3, [sp, #8]
 8000ad8:	2301      	movs	r3, #1
 8000ada:	9301      	str	r3, [sp, #4]
 8000adc:	1cfb      	adds	r3, r7, #3
 8000ade:	9300      	str	r3, [sp, #0]
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	2280      	movs	r2, #128	@ 0x80
 8000ae4:	4620      	mov	r0, r4
 8000ae6:	f003 f80d 	bl	8003b04 <HAL_I2C_Mem_Write>
 8000aea:	4603      	mov	r3, r0
        I2C_MEMADD_SIZE_8BIT,
        &cmd,
        1,
        lcd->timeout_ms
    );
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	370c      	adds	r7, #12
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd90      	pop	{r4, r7, pc}

08000af4 <lcd_write_data>:

/* Low-level: write one data byte */
static HAL_StatusTypeDef lcd_write_data(GroveLCD_t *lcd, uint8_t data)
{
 8000af4:	b590      	push	{r4, r7, lr}
 8000af6:	b087      	sub	sp, #28
 8000af8:	af04      	add	r7, sp, #16
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	460b      	mov	r3, r1
 8000afe:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681c      	ldr	r4, [r3, #0]
 8000b04:	6878      	ldr	r0, [r7, #4]
 8000b06:	f7ff ffc9 	bl	8000a9c <lcd_hal_addr>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	689b      	ldr	r3, [r3, #8]
 8000b12:	9302      	str	r3, [sp, #8]
 8000b14:	2301      	movs	r3, #1
 8000b16:	9301      	str	r3, [sp, #4]
 8000b18:	1cfb      	adds	r3, r7, #3
 8000b1a:	9300      	str	r3, [sp, #0]
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	2240      	movs	r2, #64	@ 0x40
 8000b20:	4620      	mov	r0, r4
 8000b22:	f002 ffef 	bl	8003b04 <HAL_I2C_Mem_Write>
 8000b26:	4603      	mov	r3, r0
        I2C_MEMADD_SIZE_8BIT,
        &data,
        1,
        lcd->timeout_ms
    );
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	370c      	adds	r7, #12
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd90      	pop	{r4, r7, pc}

08000b30 <GroveLCD_Init>:

HAL_StatusTypeDef GroveLCD_Init(GroveLCD_t *lcd, I2C_HandleTypeDef *hi2c, uint8_t addr_7bit)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b086      	sub	sp, #24
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	60f8      	str	r0, [r7, #12]
 8000b38:	60b9      	str	r1, [r7, #8]
 8000b3a:	4613      	mov	r3, r2
 8000b3c:	71fb      	strb	r3, [r7, #7]
    if (lcd == NULL || hi2c == NULL)
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d002      	beq.n	8000b4a <GroveLCD_Init+0x1a>
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d101      	bne.n	8000b4e <GroveLCD_Init+0x1e>
        return HAL_ERROR;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	e052      	b.n	8000bf4 <GroveLCD_Init+0xc4>

    lcd->hi2c = hi2c;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	68ba      	ldr	r2, [r7, #8]
 8000b52:	601a      	str	r2, [r3, #0]
    lcd->addr_7bit = addr_7bit;
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	79fa      	ldrb	r2, [r7, #7]
 8000b58:	711a      	strb	r2, [r3, #4]
    lcd->timeout_ms = 50;
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	2232      	movs	r2, #50	@ 0x32
 8000b5e:	609a      	str	r2, [r3, #8]

    /* Power-up delay */
    HAL_Delay(50);
 8000b60:	2032      	movs	r0, #50	@ 0x32
 8000b62:	f000 fff3 	bl	8001b4c <HAL_Delay>
     * Init sequence based on Seeed examples (HD44780-like).
     * Keep delays conservative for reliability.
     */
    HAL_StatusTypeDef st;

    st = lcd_write_cmd(lcd, LCD_CMD_HOME);
 8000b66:	2102      	movs	r1, #2
 8000b68:	68f8      	ldr	r0, [r7, #12]
 8000b6a:	f7ff ffa5 	bl	8000ab8 <lcd_write_cmd>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 8000b72:	7dfb      	ldrb	r3, [r7, #23]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <GroveLCD_Init+0x4c>
 8000b78:	7dfb      	ldrb	r3, [r7, #23]
 8000b7a:	e03b      	b.n	8000bf4 <GroveLCD_Init+0xc4>
    HAL_Delay(5);
 8000b7c:	2005      	movs	r0, #5
 8000b7e:	f000 ffe5 	bl	8001b4c <HAL_Delay>

    st = lcd_write_cmd(lcd, LCD_CMD_FUNCTIONSET | LCD_2LINE | LCD_5x8DOTS); // 0x28
 8000b82:	2128      	movs	r1, #40	@ 0x28
 8000b84:	68f8      	ldr	r0, [r7, #12]
 8000b86:	f7ff ff97 	bl	8000ab8 <lcd_write_cmd>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 8000b8e:	7dfb      	ldrb	r3, [r7, #23]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <GroveLCD_Init+0x68>
 8000b94:	7dfb      	ldrb	r3, [r7, #23]
 8000b96:	e02d      	b.n	8000bf4 <GroveLCD_Init+0xc4>
    HAL_Delay(1);
 8000b98:	2001      	movs	r0, #1
 8000b9a:	f000 ffd7 	bl	8001b4c <HAL_Delay>

    st = lcd_write_cmd(lcd, LCD_CMD_DISPLAYCTRL | LCD_DISPLAY_ON | LCD_CURSOR_OFF | LCD_BLINK_OFF); // 0x0C
 8000b9e:	210c      	movs	r1, #12
 8000ba0:	68f8      	ldr	r0, [r7, #12]
 8000ba2:	f7ff ff89 	bl	8000ab8 <lcd_write_cmd>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 8000baa:	7dfb      	ldrb	r3, [r7, #23]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <GroveLCD_Init+0x84>
 8000bb0:	7dfb      	ldrb	r3, [r7, #23]
 8000bb2:	e01f      	b.n	8000bf4 <GroveLCD_Init+0xc4>
    HAL_Delay(1);
 8000bb4:	2001      	movs	r0, #1
 8000bb6:	f000 ffc9 	bl	8001b4c <HAL_Delay>

    st = lcd_write_cmd(lcd, LCD_CMD_CLEAR);
 8000bba:	2101      	movs	r1, #1
 8000bbc:	68f8      	ldr	r0, [r7, #12]
 8000bbe:	f7ff ff7b 	bl	8000ab8 <lcd_write_cmd>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 8000bc6:	7dfb      	ldrb	r3, [r7, #23]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <GroveLCD_Init+0xa0>
 8000bcc:	7dfb      	ldrb	r3, [r7, #23]
 8000bce:	e011      	b.n	8000bf4 <GroveLCD_Init+0xc4>
    HAL_Delay(3);
 8000bd0:	2003      	movs	r0, #3
 8000bd2:	f000 ffbb 	bl	8001b4c <HAL_Delay>

    st = lcd_write_cmd(lcd, LCD_CMD_ENTRYMODE | LCD_ENTRY_INC | LCD_ENTRY_SHIFT_OFF); // 0x06
 8000bd6:	2106      	movs	r1, #6
 8000bd8:	68f8      	ldr	r0, [r7, #12]
 8000bda:	f7ff ff6d 	bl	8000ab8 <lcd_write_cmd>
 8000bde:	4603      	mov	r3, r0
 8000be0:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 8000be2:	7dfb      	ldrb	r3, [r7, #23]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <GroveLCD_Init+0xbc>
 8000be8:	7dfb      	ldrb	r3, [r7, #23]
 8000bea:	e003      	b.n	8000bf4 <GroveLCD_Init+0xc4>
    HAL_Delay(1);
 8000bec:	2001      	movs	r0, #1
 8000bee:	f000 ffad 	bl	8001b4c <HAL_Delay>

    return HAL_OK;
 8000bf2:	2300      	movs	r3, #0
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <GroveLCD_Clear>:

HAL_StatusTypeDef GroveLCD_Clear(GroveLCD_t *lcd)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef st = lcd_write_cmd(lcd, LCD_CMD_CLEAR);
 8000c04:	2101      	movs	r1, #1
 8000c06:	6878      	ldr	r0, [r7, #4]
 8000c08:	f7ff ff56 	bl	8000ab8 <lcd_write_cmd>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(3); // clear needs longer time
 8000c10:	2003      	movs	r0, #3
 8000c12:	f000 ff9b 	bl	8001b4c <HAL_Delay>
    return st;
 8000c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3710      	adds	r7, #16
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <GroveLCD_SetCursor>:
    HAL_Delay(3); // home needs longer time
    return st;
}

HAL_StatusTypeDef GroveLCD_SetCursor(GroveLCD_t *lcd, uint8_t row, uint8_t col)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	460b      	mov	r3, r1
 8000c2a:	70fb      	strb	r3, [r7, #3]
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	70bb      	strb	r3, [r7, #2]
    /*
     * Standard 16x2 DDRAM layout:
     * row 0 -> 0x00..0x0F
     * row 1 -> 0x40..0x4F
     */
    uint8_t base = (row == 0) ? 0x00 : 0x40;
 8000c30:	78fb      	ldrb	r3, [r7, #3]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d101      	bne.n	8000c3a <GroveLCD_SetCursor+0x1a>
 8000c36:	2300      	movs	r3, #0
 8000c38:	e000      	b.n	8000c3c <GroveLCD_SetCursor+0x1c>
 8000c3a:	2340      	movs	r3, #64	@ 0x40
 8000c3c:	73fb      	strb	r3, [r7, #15]
    uint8_t addr = (uint8_t)(base + (col & 0x0F));
 8000c3e:	78bb      	ldrb	r3, [r7, #2]
 8000c40:	f003 030f 	and.w	r3, r3, #15
 8000c44:	b2da      	uxtb	r2, r3
 8000c46:	7bfb      	ldrb	r3, [r7, #15]
 8000c48:	4413      	add	r3, r2
 8000c4a:	73bb      	strb	r3, [r7, #14]
    return lcd_write_cmd(lcd, (uint8_t)(LCD_CMD_SET_DDRAM | addr));
 8000c4c:	7bbb      	ldrb	r3, [r7, #14]
 8000c4e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	4619      	mov	r1, r3
 8000c56:	6878      	ldr	r0, [r7, #4]
 8000c58:	f7ff ff2e 	bl	8000ab8 <lcd_write_cmd>
 8000c5c:	4603      	mov	r3, r0
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	3710      	adds	r7, #16
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}

08000c66 <GroveLCD_WriteChar>:

HAL_StatusTypeDef GroveLCD_WriteChar(GroveLCD_t *lcd, char c)
{
 8000c66:	b580      	push	{r7, lr}
 8000c68:	b082      	sub	sp, #8
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	6078      	str	r0, [r7, #4]
 8000c6e:	460b      	mov	r3, r1
 8000c70:	70fb      	strb	r3, [r7, #3]
    return lcd_write_data(lcd, (uint8_t)c);
 8000c72:	78fb      	ldrb	r3, [r7, #3]
 8000c74:	4619      	mov	r1, r3
 8000c76:	6878      	ldr	r0, [r7, #4]
 8000c78:	f7ff ff3c 	bl	8000af4 <lcd_write_data>
 8000c7c:	4603      	mov	r3, r0
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3708      	adds	r7, #8
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <GroveLCD_Print>:

HAL_StatusTypeDef GroveLCD_Print(GroveLCD_t *lcd, const char *s)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b084      	sub	sp, #16
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
 8000c8e:	6039      	str	r1, [r7, #0]
    if (lcd == NULL || s == NULL) return HAL_ERROR;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d002      	beq.n	8000c9c <GroveLCD_Print+0x16>
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d101      	bne.n	8000ca0 <GroveLCD_Print+0x1a>
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	e016      	b.n	8000cce <GroveLCD_Print+0x48>

    HAL_StatusTypeDef st = HAL_OK;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	73fb      	strb	r3, [r7, #15]
    while (*s)
 8000ca4:	e00e      	b.n	8000cc4 <GroveLCD_Print+0x3e>
    {
        st = lcd_write_data(lcd, (uint8_t)*s++);
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	1c5a      	adds	r2, r3, #1
 8000caa:	603a      	str	r2, [r7, #0]
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	4619      	mov	r1, r3
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff ff1f 	bl	8000af4 <lcd_write_data>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	73fb      	strb	r3, [r7, #15]
        if (st != HAL_OK) return st;
 8000cba:	7bfb      	ldrb	r3, [r7, #15]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <GroveLCD_Print+0x3e>
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
 8000cc2:	e004      	b.n	8000cce <GroveLCD_Print+0x48>
    while (*s)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d1ec      	bne.n	8000ca6 <GroveLCD_Print+0x20>
    }
    return HAL_OK;
 8000ccc:	2300      	movs	r3, #0
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3710      	adds	r7, #16
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <GroveLCD_CreateChar>:

HAL_StatusTypeDef GroveLCD_CreateChar(GroveLCD_t *lcd, uint8_t slot, const uint8_t pattern[8])
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b086      	sub	sp, #24
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	60f8      	str	r0, [r7, #12]
 8000cde:	460b      	mov	r3, r1
 8000ce0:	607a      	str	r2, [r7, #4]
 8000ce2:	72fb      	strb	r3, [r7, #11]
    if (lcd == NULL || pattern == NULL) return HAL_ERROR;
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d002      	beq.n	8000cf0 <GroveLCD_CreateChar+0x1a>
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d101      	bne.n	8000cf4 <GroveLCD_CreateChar+0x1e>
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	e041      	b.n	8000d78 <GroveLCD_CreateChar+0xa2>
    if (slot > 7) return HAL_ERROR;
 8000cf4:	7afb      	ldrb	r3, [r7, #11]
 8000cf6:	2b07      	cmp	r3, #7
 8000cf8:	d901      	bls.n	8000cfe <GroveLCD_CreateChar+0x28>
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e03c      	b.n	8000d78 <GroveLCD_CreateChar+0xa2>

    // 1) Set CGRAM address: 0x40 | (slot * 8)
    uint8_t cmd = (uint8_t)(LCD_CMD_SET_CGRAM | ((slot & 0x07) << 3));
 8000cfe:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000d02:	00db      	lsls	r3, r3, #3
 8000d04:	b25b      	sxtb	r3, r3
 8000d06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8000d0a:	b25b      	sxtb	r3, r3
 8000d0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d10:	b25b      	sxtb	r3, r3
 8000d12:	75bb      	strb	r3, [r7, #22]
    HAL_StatusTypeDef st = lcd_write_cmd(lcd, cmd);
 8000d14:	7dbb      	ldrb	r3, [r7, #22]
 8000d16:	4619      	mov	r1, r3
 8000d18:	68f8      	ldr	r0, [r7, #12]
 8000d1a:	f7ff fecd 	bl	8000ab8 <lcd_write_cmd>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	757b      	strb	r3, [r7, #21]
    if (st != HAL_OK) return st;
 8000d22:	7d7b      	ldrb	r3, [r7, #21]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <GroveLCD_CreateChar+0x56>
 8000d28:	7d7b      	ldrb	r3, [r7, #21]
 8000d2a:	e025      	b.n	8000d78 <GroveLCD_CreateChar+0xa2>

    // 2) Write 8 rows (only lower 5 bits are used)
    for (uint8_t i = 0; i < 8; i++)
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	75fb      	strb	r3, [r7, #23]
 8000d30:	e015      	b.n	8000d5e <GroveLCD_CreateChar+0x88>
    {
        uint8_t row = (uint8_t)(pattern[i] & 0x1F);
 8000d32:	7dfb      	ldrb	r3, [r7, #23]
 8000d34:	687a      	ldr	r2, [r7, #4]
 8000d36:	4413      	add	r3, r2
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	f003 031f 	and.w	r3, r3, #31
 8000d3e:	753b      	strb	r3, [r7, #20]
        st = lcd_write_data(lcd, row);
 8000d40:	7d3b      	ldrb	r3, [r7, #20]
 8000d42:	4619      	mov	r1, r3
 8000d44:	68f8      	ldr	r0, [r7, #12]
 8000d46:	f7ff fed5 	bl	8000af4 <lcd_write_data>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	757b      	strb	r3, [r7, #21]
        if (st != HAL_OK) return st;
 8000d4e:	7d7b      	ldrb	r3, [r7, #21]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <GroveLCD_CreateChar+0x82>
 8000d54:	7d7b      	ldrb	r3, [r7, #21]
 8000d56:	e00f      	b.n	8000d78 <GroveLCD_CreateChar+0xa2>
    for (uint8_t i = 0; i < 8; i++)
 8000d58:	7dfb      	ldrb	r3, [r7, #23]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	75fb      	strb	r3, [r7, #23]
 8000d5e:	7dfb      	ldrb	r3, [r7, #23]
 8000d60:	2b07      	cmp	r3, #7
 8000d62:	d9e6      	bls.n	8000d32 <GroveLCD_CreateChar+0x5c>
    }

    // 3) Return to DDRAM (optional but recommended)
    st = lcd_write_cmd(lcd, LCD_CMD_SET_DDRAM);
 8000d64:	2180      	movs	r1, #128	@ 0x80
 8000d66:	68f8      	ldr	r0, [r7, #12]
 8000d68:	f7ff fea6 	bl	8000ab8 <lcd_write_cmd>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	757b      	strb	r3, [r7, #21]
    HAL_Delay(1);
 8000d70:	2001      	movs	r0, #1
 8000d72:	f000 feeb 	bl	8001b4c <HAL_Delay>
    return st;
 8000d76:	7d7b      	ldrb	r3, [r7, #21]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3718      	adds	r7, #24
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <LCD_ClearRow>:
/* Forward declarations */
static void DisplaySongStep(const SongStep *step);
static void DisplayChordStep(const Chord *chord);

static void LCD_ClearRow(uint8_t row)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	71fb      	strb	r3, [r7, #7]
    GroveLCD_SetCursor(&lcd, row, 0);
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4805      	ldr	r0, [pc, #20]	@ (8000da8 <LCD_ClearRow+0x28>)
 8000d92:	f7ff ff45 	bl	8000c20 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "                ");
 8000d96:	4905      	ldr	r1, [pc, #20]	@ (8000dac <LCD_ClearRow+0x2c>)
 8000d98:	4803      	ldr	r0, [pc, #12]	@ (8000da8 <LCD_ClearRow+0x28>)
 8000d9a:	f7ff ff74 	bl	8000c86 <GroveLCD_Print>
}
 8000d9e:	bf00      	nop
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	200002ac 	.word	0x200002ac
 8000dac:	08009cb4 	.word	0x08009cb4

08000db0 <LCD_WriteCustom>:

static void LCD_WriteCustom(uint8_t slot)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	71fb      	strb	r3, [r7, #7]
    GroveLCD_WriteChar(&lcd, (char)slot);
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4803      	ldr	r0, [pc, #12]	@ (8000dcc <LCD_WriteCustom+0x1c>)
 8000dc0:	f7ff ff51 	bl	8000c66 <GroveLCD_WriteChar>
}
 8000dc4:	bf00      	nop
 8000dc6:	3708      	adds	r7, #8
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	200002ac 	.word	0x200002ac

08000dd0 <MidiToOctaveChar>:

static char MidiToOctaveChar(int8_t midi)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	71fb      	strb	r3, [r7, #7]
    if (midi < 0) return '?';
 8000dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	da01      	bge.n	8000de6 <MidiToOctaveChar+0x16>
 8000de2:	233f      	movs	r3, #63	@ 0x3f
 8000de4:	e016      	b.n	8000e14 <MidiToOctaveChar+0x44>
    int octave = (midi / 12) - 1; /* MIDI convention: C4=60 */
 8000de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dea:	4a0d      	ldr	r2, [pc, #52]	@ (8000e20 <MidiToOctaveChar+0x50>)
 8000dec:	fb82 1203 	smull	r1, r2, r2, r3
 8000df0:	1052      	asrs	r2, r2, #1
 8000df2:	17db      	asrs	r3, r3, #31
 8000df4:	1ad3      	subs	r3, r2, r3
 8000df6:	b25b      	sxtb	r3, r3
 8000df8:	3b01      	subs	r3, #1
 8000dfa:	60fb      	str	r3, [r7, #12]
    if (octave < 0 || octave > 9) return '?';
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	db02      	blt.n	8000e08 <MidiToOctaveChar+0x38>
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	2b09      	cmp	r3, #9
 8000e06:	dd01      	ble.n	8000e0c <MidiToOctaveChar+0x3c>
 8000e08:	233f      	movs	r3, #63	@ 0x3f
 8000e0a:	e003      	b.n	8000e14 <MidiToOctaveChar+0x44>
    return (char)('0' + octave);
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	3330      	adds	r3, #48	@ 0x30
 8000e12:	b2db      	uxtb	r3, r3
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3714      	adds	r7, #20
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr
 8000e20:	2aaaaaab 	.word	0x2aaaaaab

08000e24 <Lesson_StartSong>:

/* Start song lesson */
void Lesson_StartSong(Song *song)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
    currentSong = song;
 8000e2c:	4a16      	ldr	r2, [pc, #88]	@ (8000e88 <Lesson_StartSong+0x64>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6013      	str	r3, [r2, #0]
    currentChordPack = NULL;
 8000e32:	4b16      	ldr	r3, [pc, #88]	@ (8000e8c <Lesson_StartSong+0x68>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
    currentStepIndex = 0;
 8000e38:	4b15      	ldr	r3, [pc, #84]	@ (8000e90 <Lesson_StartSong+0x6c>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	701a      	strb	r2, [r3, #0]
    totalSteps = (song != NULL) ? song->stepCount : 0;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d002      	beq.n	8000e4a <Lesson_StartSong+0x26>
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	791b      	ldrb	r3, [r3, #4]
 8000e48:	e000      	b.n	8000e4c <Lesson_StartSong+0x28>
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	4a11      	ldr	r2, [pc, #68]	@ (8000e94 <Lesson_StartSong+0x70>)
 8000e4e:	7013      	strb	r3, [r2, #0]
    lessonActive = (song != NULL && totalSteps > 0);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d005      	beq.n	8000e62 <Lesson_StartSong+0x3e>
 8000e56:	4b0f      	ldr	r3, [pc, #60]	@ (8000e94 <Lesson_StartSong+0x70>)
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <Lesson_StartSong+0x3e>
 8000e5e:	2301      	movs	r3, #1
 8000e60:	e000      	b.n	8000e64 <Lesson_StartSong+0x40>
 8000e62:	2300      	movs	r3, #0
 8000e64:	f003 0301 	and.w	r3, r3, #1
 8000e68:	b2da      	uxtb	r2, r3
 8000e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e98 <Lesson_StartSong+0x74>)
 8000e6c:	701a      	strb	r2, [r3, #0]

    if (lessonActive) {
 8000e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e98 <Lesson_StartSong+0x74>)
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d004      	beq.n	8000e80 <Lesson_StartSong+0x5c>
        DisplaySongStep(&song->steps[0]);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f000 f946 	bl	800110c <DisplaySongStep>
    }
}
 8000e80:	bf00      	nop
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20000248 	.word	0x20000248
 8000e8c:	2000024c 	.word	0x2000024c
 8000e90:	20000250 	.word	0x20000250
 8000e94:	20000251 	.word	0x20000251
 8000e98:	20000252 	.word	0x20000252

08000e9c <Lesson_StartChordExercise>:

/* Start chord exercise */
void Lesson_StartChordExercise(ChordPack *pack)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
    currentChordPack = pack;
 8000ea4:	4a16      	ldr	r2, [pc, #88]	@ (8000f00 <Lesson_StartChordExercise+0x64>)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6013      	str	r3, [r2, #0]
    currentSong = NULL;
 8000eaa:	4b16      	ldr	r3, [pc, #88]	@ (8000f04 <Lesson_StartChordExercise+0x68>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
    currentStepIndex = 0;
 8000eb0:	4b15      	ldr	r3, [pc, #84]	@ (8000f08 <Lesson_StartChordExercise+0x6c>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	701a      	strb	r2, [r3, #0]
    totalSteps = (pack != NULL) ? pack->chordCount : 0;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d002      	beq.n	8000ec2 <Lesson_StartChordExercise+0x26>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	791b      	ldrb	r3, [r3, #4]
 8000ec0:	e000      	b.n	8000ec4 <Lesson_StartChordExercise+0x28>
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	4a11      	ldr	r2, [pc, #68]	@ (8000f0c <Lesson_StartChordExercise+0x70>)
 8000ec6:	7013      	strb	r3, [r2, #0]
    lessonActive = (pack != NULL && totalSteps > 0);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d005      	beq.n	8000eda <Lesson_StartChordExercise+0x3e>
 8000ece:	4b0f      	ldr	r3, [pc, #60]	@ (8000f0c <Lesson_StartChordExercise+0x70>)
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <Lesson_StartChordExercise+0x3e>
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e000      	b.n	8000edc <Lesson_StartChordExercise+0x40>
 8000eda:	2300      	movs	r3, #0
 8000edc:	f003 0301 	and.w	r3, r3, #1
 8000ee0:	b2da      	uxtb	r2, r3
 8000ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f10 <Lesson_StartChordExercise+0x74>)
 8000ee4:	701a      	strb	r2, [r3, #0]

    if (lessonActive) {
 8000ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8000f10 <Lesson_StartChordExercise+0x74>)
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d004      	beq.n	8000ef8 <Lesson_StartChordExercise+0x5c>
        DisplayChordStep(&pack->chords[0]);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f000 f9b2 	bl	800125c <DisplayChordStep>
    }
}
 8000ef8:	bf00      	nop
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	2000024c 	.word	0x2000024c
 8000f04:	20000248 	.word	0x20000248
 8000f08:	20000250 	.word	0x20000250
 8000f0c:	20000251 	.word	0x20000251
 8000f10:	20000252 	.word	0x20000252

08000f14 <Lesson_IsActive>:

bool Lesson_IsActive(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
    return lessonActive;
 8000f18:	4b03      	ldr	r3, [pc, #12]	@ (8000f28 <Lesson_IsActive+0x14>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	20000252 	.word	0x20000252

08000f2c <Lesson_HandleInput>:

void Lesson_HandleInput(uint8_t input)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	71fb      	strb	r3, [r7, #7]
    if (!lessonActive) return;
 8000f36:	4b70      	ldr	r3, [pc, #448]	@ (80010f8 <Lesson_HandleInput+0x1cc>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	f083 0301 	eor.w	r3, r3, #1
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	f040 80d2 	bne.w	80010ea <Lesson_HandleInput+0x1be>

    /* MIDI note input (0..127) */
    if (input <= 0x7F)
 8000f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	db41      	blt.n	8000fd2 <Lesson_HandleInput+0xa6>
    {
        if (currentSong != NULL)
 8000f4e:	4b6b      	ldr	r3, [pc, #428]	@ (80010fc <Lesson_HandleInput+0x1d0>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	f000 80cb 	beq.w	80010ee <Lesson_HandleInput+0x1c2>
        {
            SongStep *step = &currentSong->steps[currentStepIndex];
 8000f58:	4b68      	ldr	r3, [pc, #416]	@ (80010fc <Lesson_HandleInput+0x1d0>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	6899      	ldr	r1, [r3, #8]
 8000f5e:	4b68      	ldr	r3, [pc, #416]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	461a      	mov	r2, r3
 8000f64:	4613      	mov	r3, r2
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	4413      	add	r3, r2
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	4413      	add	r3, r2
 8000f6e:	440b      	add	r3, r1
 8000f70:	60fb      	str	r3, [r7, #12]

            /* Auto-advance only for single-note steps */
            if (step->noteCount == 1)
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	f040 80b9 	bne.w	80010ee <Lesson_HandleInput+0x1c2>
            {
                uint8_t expected = (uint8_t)step->notes[0].midiNote;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8000f82:	72fb      	strb	r3, [r7, #11]
                if (expected == input)
 8000f84:	7afa      	ldrb	r2, [r7, #11]
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	f040 80b0 	bne.w	80010ee <Lesson_HandleInput+0x1c2>
                {
                    if (currentStepIndex < (totalSteps - 1)) {
 8000f8e:	4b5c      	ldr	r3, [pc, #368]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	461a      	mov	r2, r3
 8000f94:	4b5b      	ldr	r3, [pc, #364]	@ (8001104 <Lesson_HandleInput+0x1d8>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	3b01      	subs	r3, #1
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	da15      	bge.n	8000fca <Lesson_HandleInput+0x9e>
                        currentStepIndex++;
 8000f9e:	4b58      	ldr	r3, [pc, #352]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	b2da      	uxtb	r2, r3
 8000fa6:	4b56      	ldr	r3, [pc, #344]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 8000fa8:	701a      	strb	r2, [r3, #0]
                        DisplaySongStep(&currentSong->steps[currentStepIndex]);
 8000faa:	4b54      	ldr	r3, [pc, #336]	@ (80010fc <Lesson_HandleInput+0x1d0>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	6899      	ldr	r1, [r3, #8]
 8000fb0:	4b53      	ldr	r3, [pc, #332]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	4413      	add	r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	4413      	add	r3, r2
 8000fc0:	440b      	add	r3, r1
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 f8a2 	bl	800110c <DisplaySongStep>
                    }
                }
            }
        }
        /* Chord mode: ignore MIDI here (user presses OK to advance) */
        return;
 8000fc8:	e091      	b.n	80010ee <Lesson_HandleInput+0x1c2>
                        lessonActive = false;
 8000fca:	4b4b      	ldr	r3, [pc, #300]	@ (80010f8 <Lesson_HandleInput+0x1cc>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]
        return;
 8000fd0:	e08d      	b.n	80010ee <Lesson_HandleInput+0x1c2>
    }

    /* Button commands */
    if (input == LESSON_INPUT_BTN_OK)
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2bf1      	cmp	r3, #241	@ 0xf1
 8000fd6:	d134      	bne.n	8001042 <Lesson_HandleInput+0x116>
    {
        if (currentStepIndex < (totalSteps - 1))
 8000fd8:	4b49      	ldr	r3, [pc, #292]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	461a      	mov	r2, r3
 8000fde:	4b49      	ldr	r3, [pc, #292]	@ (8001104 <Lesson_HandleInput+0x1d8>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	da28      	bge.n	800103a <Lesson_HandleInput+0x10e>
        {
            currentStepIndex++;
 8000fe8:	4b45      	ldr	r3, [pc, #276]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	3301      	adds	r3, #1
 8000fee:	b2da      	uxtb	r2, r3
 8000ff0:	4b43      	ldr	r3, [pc, #268]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 8000ff2:	701a      	strb	r2, [r3, #0]
            if (currentSong) DisplaySongStep(&currentSong->steps[currentStepIndex]);
 8000ff4:	4b41      	ldr	r3, [pc, #260]	@ (80010fc <Lesson_HandleInput+0x1d0>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d00f      	beq.n	800101c <Lesson_HandleInput+0xf0>
 8000ffc:	4b3f      	ldr	r3, [pc, #252]	@ (80010fc <Lesson_HandleInput+0x1d0>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	6899      	ldr	r1, [r3, #8]
 8001002:	4b3f      	ldr	r3, [pc, #252]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	461a      	mov	r2, r3
 8001008:	4613      	mov	r3, r2
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	4413      	add	r3, r2
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	4413      	add	r3, r2
 8001012:	440b      	add	r3, r1
 8001014:	4618      	mov	r0, r3
 8001016:	f000 f879 	bl	800110c <DisplaySongStep>
 800101a:	e069      	b.n	80010f0 <Lesson_HandleInput+0x1c4>
            else DisplayChordStep(&currentChordPack->chords[currentStepIndex]);
 800101c:	4b3a      	ldr	r3, [pc, #232]	@ (8001108 <Lesson_HandleInput+0x1dc>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	689a      	ldr	r2, [r3, #8]
 8001022:	4b37      	ldr	r3, [pc, #220]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	4619      	mov	r1, r3
 8001028:	460b      	mov	r3, r1
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	440b      	add	r3, r1
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	4413      	add	r3, r2
 8001032:	4618      	mov	r0, r3
 8001034:	f000 f912 	bl	800125c <DisplayChordStep>
 8001038:	e05a      	b.n	80010f0 <Lesson_HandleInput+0x1c4>
        }
        else {
            lessonActive = false;
 800103a:	4b2f      	ldr	r3, [pc, #188]	@ (80010f8 <Lesson_HandleInput+0x1cc>)
 800103c:	2200      	movs	r2, #0
 800103e:	701a      	strb	r2, [r3, #0]
 8001040:	e056      	b.n	80010f0 <Lesson_HandleInput+0x1c4>
        }
    }
    else if (input == LESSON_INPUT_BTN_NEXT)
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	2bf2      	cmp	r3, #242	@ 0xf2
 8001046:	d130      	bne.n	80010aa <Lesson_HandleInput+0x17e>
    {
        if (currentStepIndex > 0)
 8001048:	4b2d      	ldr	r3, [pc, #180]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d028      	beq.n	80010a2 <Lesson_HandleInput+0x176>
        {
            currentStepIndex--;
 8001050:	4b2b      	ldr	r3, [pc, #172]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	3b01      	subs	r3, #1
 8001056:	b2da      	uxtb	r2, r3
 8001058:	4b29      	ldr	r3, [pc, #164]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 800105a:	701a      	strb	r2, [r3, #0]
            if (currentSong) DisplaySongStep(&currentSong->steps[currentStepIndex]);
 800105c:	4b27      	ldr	r3, [pc, #156]	@ (80010fc <Lesson_HandleInput+0x1d0>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d00f      	beq.n	8001084 <Lesson_HandleInput+0x158>
 8001064:	4b25      	ldr	r3, [pc, #148]	@ (80010fc <Lesson_HandleInput+0x1d0>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	6899      	ldr	r1, [r3, #8]
 800106a:	4b25      	ldr	r3, [pc, #148]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	461a      	mov	r2, r3
 8001070:	4613      	mov	r3, r2
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	4413      	add	r3, r2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	4413      	add	r3, r2
 800107a:	440b      	add	r3, r1
 800107c:	4618      	mov	r0, r3
 800107e:	f000 f845 	bl	800110c <DisplaySongStep>
 8001082:	e035      	b.n	80010f0 <Lesson_HandleInput+0x1c4>
            else DisplayChordStep(&currentChordPack->chords[currentStepIndex]);
 8001084:	4b20      	ldr	r3, [pc, #128]	@ (8001108 <Lesson_HandleInput+0x1dc>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	689a      	ldr	r2, [r3, #8]
 800108a:	4b1d      	ldr	r3, [pc, #116]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	4619      	mov	r1, r3
 8001090:	460b      	mov	r3, r1
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	440b      	add	r3, r1
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	4413      	add	r3, r2
 800109a:	4618      	mov	r0, r3
 800109c:	f000 f8de 	bl	800125c <DisplayChordStep>
 80010a0:	e026      	b.n	80010f0 <Lesson_HandleInput+0x1c4>
        }
        else {
            /* At step 0 -> exit lesson to list */
            lessonActive = false;
 80010a2:	4b15      	ldr	r3, [pc, #84]	@ (80010f8 <Lesson_HandleInput+0x1cc>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	701a      	strb	r2, [r3, #0]
 80010a8:	e022      	b.n	80010f0 <Lesson_HandleInput+0x1c4>
        }
    }
    else if (input == LESSON_INPUT_BTN_RESET)
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	2bf3      	cmp	r3, #243	@ 0xf3
 80010ae:	d11f      	bne.n	80010f0 <Lesson_HandleInput+0x1c4>
    {
        if (currentStepIndex != 0)
 80010b0:	4b13      	ldr	r3, [pc, #76]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d014      	beq.n	80010e2 <Lesson_HandleInput+0x1b6>
        {
            currentStepIndex = 0;
 80010b8:	4b11      	ldr	r3, [pc, #68]	@ (8001100 <Lesson_HandleInput+0x1d4>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	701a      	strb	r2, [r3, #0]
            if (currentSong) DisplaySongStep(&currentSong->steps[0]);
 80010be:	4b0f      	ldr	r3, [pc, #60]	@ (80010fc <Lesson_HandleInput+0x1d0>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d006      	beq.n	80010d4 <Lesson_HandleInput+0x1a8>
 80010c6:	4b0d      	ldr	r3, [pc, #52]	@ (80010fc <Lesson_HandleInput+0x1d0>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f000 f81d 	bl	800110c <DisplaySongStep>
 80010d2:	e00d      	b.n	80010f0 <Lesson_HandleInput+0x1c4>
            else DisplayChordStep(&currentChordPack->chords[0]);
 80010d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001108 <Lesson_HandleInput+0x1dc>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	4618      	mov	r0, r3
 80010dc:	f000 f8be 	bl	800125c <DisplayChordStep>
 80010e0:	e006      	b.n	80010f0 <Lesson_HandleInput+0x1c4>
        }
        else {
            /* At step 0 -> exit lesson to list */
            lessonActive = false;
 80010e2:	4b05      	ldr	r3, [pc, #20]	@ (80010f8 <Lesson_HandleInput+0x1cc>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	701a      	strb	r2, [r3, #0]
 80010e8:	e002      	b.n	80010f0 <Lesson_HandleInput+0x1c4>
    if (!lessonActive) return;
 80010ea:	bf00      	nop
 80010ec:	e000      	b.n	80010f0 <Lesson_HandleInput+0x1c4>
        return;
 80010ee:	bf00      	nop
        }
    }
}
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000252 	.word	0x20000252
 80010fc:	20000248 	.word	0x20000248
 8001100:	20000250 	.word	0x20000250
 8001104:	20000251 	.word	0x20000251
 8001108:	2000024c 	.word	0x2000024c

0800110c <DisplaySongStep>:

/* --- LCD rendering --- */

static void DisplaySongStep(const SongStep *step)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
    GroveLCD_Clear(&lcd);
 8001114:	4850      	ldr	r0, [pc, #320]	@ (8001258 <DisplaySongStep+0x14c>)
 8001116:	f7ff fd71 	bl	8000bfc <GroveLCD_Clear>
    LCD_ClearRow(0);
 800111a:	2000      	movs	r0, #0
 800111c:	f7ff fe30 	bl	8000d80 <LCD_ClearRow>
    LCD_ClearRow(1);
 8001120:	2001      	movs	r0, #1
 8001122:	f7ff fe2d 	bl	8000d80 <LCD_ClearRow>

    uint8_t col = 0;
 8001126:	2300      	movs	r3, #0
 8001128:	73fb      	strb	r3, [r7, #15]
    uint8_t startCol[3] = {0};
 800112a:	f107 0308 	add.w	r3, r7, #8
 800112e:	2100      	movs	r1, #0
 8001130:	460a      	mov	r2, r1
 8001132:	801a      	strh	r2, [r3, #0]
 8001134:	460a      	mov	r2, r1
 8001136:	709a      	strb	r2, [r3, #2]

    /* Row 0: print notes as e.g. C#4, Db4, E4 */
    for (uint8_t i = 0; i < step->noteCount; i++)
 8001138:	2300      	movs	r3, #0
 800113a:	73bb      	strb	r3, [r7, #14]
 800113c:	e05b      	b.n	80011f6 <DisplaySongStep+0xea>
    {
        startCol[i] = col;
 800113e:	7bbb      	ldrb	r3, [r7, #14]
 8001140:	3310      	adds	r3, #16
 8001142:	443b      	add	r3, r7
 8001144:	7bfa      	ldrb	r2, [r7, #15]
 8001146:	f803 2c08 	strb.w	r2, [r3, #-8]

        /* Letter */
        GroveLCD_SetCursor(&lcd, 0, col);
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	461a      	mov	r2, r3
 800114e:	2100      	movs	r1, #0
 8001150:	4841      	ldr	r0, [pc, #260]	@ (8001258 <DisplaySongStep+0x14c>)
 8001152:	f7ff fd65 	bl	8000c20 <GroveLCD_SetCursor>
        GroveLCD_WriteChar(&lcd, step->notes[i].letter);
 8001156:	7bbb      	ldrb	r3, [r7, #14]
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	4413      	add	r3, r2
 800115e:	785b      	ldrb	r3, [r3, #1]
 8001160:	4619      	mov	r1, r3
 8001162:	483d      	ldr	r0, [pc, #244]	@ (8001258 <DisplaySongStep+0x14c>)
 8001164:	f7ff fd7f 	bl	8000c66 <GroveLCD_WriteChar>
        col++;
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	3301      	adds	r3, #1
 800116c:	73fb      	strb	r3, [r7, #15]

        /* Accidental */
        if (step->notes[i].accidental == ACC_SHARP) {
 800116e:	7bbb      	ldrb	r3, [r7, #14]
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	4413      	add	r3, r2
 8001176:	789b      	ldrb	r3, [r3, #2]
 8001178:	2b01      	cmp	r3, #1
 800117a:	d106      	bne.n	800118a <DisplaySongStep+0x7e>
            LCD_WriteCustom(5);
 800117c:	2005      	movs	r0, #5
 800117e:	f7ff fe17 	bl	8000db0 <LCD_WriteCustom>
            col++;
 8001182:	7bfb      	ldrb	r3, [r7, #15]
 8001184:	3301      	adds	r3, #1
 8001186:	73fb      	strb	r3, [r7, #15]
 8001188:	e00c      	b.n	80011a4 <DisplaySongStep+0x98>
        } else if (step->notes[i].accidental == ACC_FLAT) {
 800118a:	7bbb      	ldrb	r3, [r7, #14]
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	4413      	add	r3, r2
 8001192:	789b      	ldrb	r3, [r3, #2]
 8001194:	2b02      	cmp	r3, #2
 8001196:	d105      	bne.n	80011a4 <DisplaySongStep+0x98>
            LCD_WriteCustom(6);
 8001198:	2006      	movs	r0, #6
 800119a:	f7ff fe09 	bl	8000db0 <LCD_WriteCustom>
            col++;
 800119e:	7bfb      	ldrb	r3, [r7, #15]
 80011a0:	3301      	adds	r3, #1
 80011a2:	73fb      	strb	r3, [r7, #15]
        }

        /* Octave (from midiNote if present) */
        char oct = MidiToOctaveChar(step->notes[i].midiNote);
 80011a4:	7bbb      	ldrb	r3, [r7, #14]
 80011a6:	687a      	ldr	r2, [r7, #4]
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	4413      	add	r3, r2
 80011ac:	f993 3003 	ldrsb.w	r3, [r3, #3]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fe0d 	bl	8000dd0 <MidiToOctaveChar>
 80011b6:	4603      	mov	r3, r0
 80011b8:	733b      	strb	r3, [r7, #12]
        GroveLCD_WriteChar(&lcd, oct);
 80011ba:	7b3b      	ldrb	r3, [r7, #12]
 80011bc:	4619      	mov	r1, r3
 80011be:	4826      	ldr	r0, [pc, #152]	@ (8001258 <DisplaySongStep+0x14c>)
 80011c0:	f7ff fd51 	bl	8000c66 <GroveLCD_WriteChar>
        col++;
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
 80011c6:	3301      	adds	r3, #1
 80011c8:	73fb      	strb	r3, [r7, #15]

        /* Space between notes */
        if (i < (step->noteCount - 1) && col < 16) {
 80011ca:	7bba      	ldrb	r2, [r7, #14]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	3b01      	subs	r3, #1
 80011d2:	429a      	cmp	r2, r3
 80011d4:	da09      	bge.n	80011ea <DisplaySongStep+0xde>
 80011d6:	7bfb      	ldrb	r3, [r7, #15]
 80011d8:	2b0f      	cmp	r3, #15
 80011da:	d806      	bhi.n	80011ea <DisplaySongStep+0xde>
            GroveLCD_WriteChar(&lcd, ' ');
 80011dc:	2120      	movs	r1, #32
 80011de:	481e      	ldr	r0, [pc, #120]	@ (8001258 <DisplaySongStep+0x14c>)
 80011e0:	f7ff fd41 	bl	8000c66 <GroveLCD_WriteChar>
            col++;
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
 80011e6:	3301      	adds	r3, #1
 80011e8:	73fb      	strb	r3, [r7, #15]
        }

        if (col >= 16) break;
 80011ea:	7bfb      	ldrb	r3, [r7, #15]
 80011ec:	2b0f      	cmp	r3, #15
 80011ee:	d808      	bhi.n	8001202 <DisplaySongStep+0xf6>
    for (uint8_t i = 0; i < step->noteCount; i++)
 80011f0:	7bbb      	ldrb	r3, [r7, #14]
 80011f2:	3301      	adds	r3, #1
 80011f4:	73bb      	strb	r3, [r7, #14]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	7bba      	ldrb	r2, [r7, #14]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d39e      	bcc.n	800113e <DisplaySongStep+0x32>
 8001200:	e000      	b.n	8001204 <DisplaySongStep+0xf8>
        if (col >= 16) break;
 8001202:	bf00      	nop
    }

    /* Row 1: duration icons under first character of each note */
    for (uint8_t i = 0; i < step->noteCount; i++)
 8001204:	2300      	movs	r3, #0
 8001206:	737b      	strb	r3, [r7, #13]
 8001208:	e01b      	b.n	8001242 <DisplaySongStep+0x136>
    {
        if (startCol[i] < 16) {
 800120a:	7b7b      	ldrb	r3, [r7, #13]
 800120c:	3310      	adds	r3, #16
 800120e:	443b      	add	r3, r7
 8001210:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8001214:	2b0f      	cmp	r3, #15
 8001216:	d811      	bhi.n	800123c <DisplaySongStep+0x130>
            GroveLCD_SetCursor(&lcd, 1, startCol[i]);
 8001218:	7b7b      	ldrb	r3, [r7, #13]
 800121a:	3310      	adds	r3, #16
 800121c:	443b      	add	r3, r7
 800121e:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8001222:	461a      	mov	r2, r3
 8001224:	2101      	movs	r1, #1
 8001226:	480c      	ldr	r0, [pc, #48]	@ (8001258 <DisplaySongStep+0x14c>)
 8001228:	f7ff fcfa 	bl	8000c20 <GroveLCD_SetCursor>
            LCD_WriteCustom(step->notes[i].lengthIcon); /* 0..4 */
 800122c:	7b7b      	ldrb	r3, [r7, #13]
 800122e:	687a      	ldr	r2, [r7, #4]
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	4413      	add	r3, r2
 8001234:	791b      	ldrb	r3, [r3, #4]
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff fdba 	bl	8000db0 <LCD_WriteCustom>
    for (uint8_t i = 0; i < step->noteCount; i++)
 800123c:	7b7b      	ldrb	r3, [r7, #13]
 800123e:	3301      	adds	r3, #1
 8001240:	737b      	strb	r3, [r7, #13]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	7b7a      	ldrb	r2, [r7, #13]
 8001248:	429a      	cmp	r2, r3
 800124a:	d3de      	bcc.n	800120a <DisplaySongStep+0xfe>
        }
    }
}
 800124c:	bf00      	nop
 800124e:	bf00      	nop
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	200002ac 	.word	0x200002ac

0800125c <DisplayChordStep>:

static void DisplayChordStep(const Chord *chord)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
    GroveLCD_Clear(&lcd);
 8001264:	482a      	ldr	r0, [pc, #168]	@ (8001310 <DisplayChordStep+0xb4>)
 8001266:	f7ff fcc9 	bl	8000bfc <GroveLCD_Clear>
    LCD_ClearRow(0);
 800126a:	2000      	movs	r0, #0
 800126c:	f7ff fd88 	bl	8000d80 <LCD_ClearRow>
    LCD_ClearRow(1);
 8001270:	2001      	movs	r0, #1
 8001272:	f7ff fd85 	bl	8000d80 <LCD_ClearRow>

    /* Line 0: chord name */
    GroveLCD_SetCursor(&lcd, 0, 0);
 8001276:	2200      	movs	r2, #0
 8001278:	2100      	movs	r1, #0
 800127a:	4825      	ldr	r0, [pc, #148]	@ (8001310 <DisplayChordStep+0xb4>)
 800127c:	f7ff fcd0 	bl	8000c20 <GroveLCD_SetCursor>
    GroveLCD_Print(&lcd, "Chord:");
 8001280:	4924      	ldr	r1, [pc, #144]	@ (8001314 <DisplayChordStep+0xb8>)
 8001282:	4823      	ldr	r0, [pc, #140]	@ (8001310 <DisplayChordStep+0xb4>)
 8001284:	f7ff fcff 	bl	8000c86 <GroveLCD_Print>
    GroveLCD_Print(&lcd, chord->name);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4619      	mov	r1, r3
 800128e:	4820      	ldr	r0, [pc, #128]	@ (8001310 <DisplayChordStep+0xb4>)
 8001290:	f7ff fcf9 	bl	8000c86 <GroveLCD_Print>

    /* Line 1: chord notes (no durations) */
    GroveLCD_SetCursor(&lcd, 1, 0);
 8001294:	2200      	movs	r2, #0
 8001296:	2101      	movs	r1, #1
 8001298:	481d      	ldr	r0, [pc, #116]	@ (8001310 <DisplayChordStep+0xb4>)
 800129a:	f7ff fcc1 	bl	8000c20 <GroveLCD_SetCursor>

    for (uint8_t i = 0; i < chord->noteCount; i++)
 800129e:	2300      	movs	r3, #0
 80012a0:	73fb      	strb	r3, [r7, #15]
 80012a2:	e02a      	b.n	80012fa <DisplayChordStep+0x9e>
    {
        GroveLCD_WriteChar(&lcd, chord->notes[i].letter);
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	687a      	ldr	r2, [r7, #4]
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	4413      	add	r3, r2
 80012ac:	795b      	ldrb	r3, [r3, #5]
 80012ae:	4619      	mov	r1, r3
 80012b0:	4817      	ldr	r0, [pc, #92]	@ (8001310 <DisplayChordStep+0xb4>)
 80012b2:	f7ff fcd8 	bl	8000c66 <GroveLCD_WriteChar>

        if (chord->notes[i].accidental == ACC_SHARP) {
 80012b6:	7bfb      	ldrb	r3, [r7, #15]
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	4413      	add	r3, r2
 80012be:	799b      	ldrb	r3, [r3, #6]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d103      	bne.n	80012cc <DisplayChordStep+0x70>
            LCD_WriteCustom(5);
 80012c4:	2005      	movs	r0, #5
 80012c6:	f7ff fd73 	bl	8000db0 <LCD_WriteCustom>
 80012ca:	e009      	b.n	80012e0 <DisplayChordStep+0x84>
        } else if (chord->notes[i].accidental == ACC_FLAT) {
 80012cc:	7bfb      	ldrb	r3, [r7, #15]
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	4413      	add	r3, r2
 80012d4:	799b      	ldrb	r3, [r3, #6]
 80012d6:	2b02      	cmp	r3, #2
 80012d8:	d102      	bne.n	80012e0 <DisplayChordStep+0x84>
            LCD_WriteCustom(6);
 80012da:	2006      	movs	r0, #6
 80012dc:	f7ff fd68 	bl	8000db0 <LCD_WriteCustom>
        }

        if (i < (chord->noteCount - 1)) {
 80012e0:	7bfa      	ldrb	r2, [r7, #15]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	791b      	ldrb	r3, [r3, #4]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	429a      	cmp	r2, r3
 80012ea:	da03      	bge.n	80012f4 <DisplayChordStep+0x98>
            GroveLCD_WriteChar(&lcd, ' ');
 80012ec:	2120      	movs	r1, #32
 80012ee:	4808      	ldr	r0, [pc, #32]	@ (8001310 <DisplayChordStep+0xb4>)
 80012f0:	f7ff fcb9 	bl	8000c66 <GroveLCD_WriteChar>
    for (uint8_t i = 0; i < chord->noteCount; i++)
 80012f4:	7bfb      	ldrb	r3, [r7, #15]
 80012f6:	3301      	adds	r3, #1
 80012f8:	73fb      	strb	r3, [r7, #15]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	791b      	ldrb	r3, [r3, #4]
 80012fe:	7bfa      	ldrb	r2, [r7, #15]
 8001300:	429a      	cmp	r2, r3
 8001302:	d3cf      	bcc.n	80012a4 <DisplayChordStep+0x48>
        }
    }
}
 8001304:	bf00      	nop
 8001306:	bf00      	nop
 8001308:	3710      	adds	r7, #16
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	200002ac 	.word	0x200002ac
 8001314:	08009cc8 	.word	0x08009cc8

08001318 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001320:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001324:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001328:	f003 0301 	and.w	r3, r3, #1
 800132c:	2b00      	cmp	r3, #0
 800132e:	d013      	beq.n	8001358 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001330:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001334:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001338:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800133c:	2b00      	cmp	r3, #0
 800133e:	d00b      	beq.n	8001358 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001340:	e000      	b.n	8001344 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001342:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001344:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d0f9      	beq.n	8001342 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800134e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	b2d2      	uxtb	r2, r2
 8001356:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001358:	687b      	ldr	r3, [r7, #4]
}
 800135a:	4618      	mov	r0, r3
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
	...

08001368 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800136e:	f000 fb71 	bl	8001a54 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001372:	f000 f8ab 	bl	80014cc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001376:	f000 f94b 	bl	8001610 <MX_GPIO_Init>
  MX_USB_HOST_Init();
 800137a:	f007 f95d 	bl	8008638 <MX_USB_HOST_Init>
  MX_I2C1_Init();
 800137e:	f000 f907 	bl	8001590 <MX_I2C1_Init>

  /* USER CODE BEGIN 2 */
  printf("\r\n==== SN_Keyboard_assistant started (SWV printf active) ====\r\n");
 8001382:	4841      	ldr	r0, [pc, #260]	@ (8001488 <main+0x120>)
 8001384:	f007 fe52 	bl	800902c <puts>

  /* LCD init */
  GroveLCD_Init(&lcd, &hi2c1, GROVE_LCD_I2C_ADDR_7BIT_DEFAULT);
 8001388:	223e      	movs	r2, #62	@ 0x3e
 800138a:	4940      	ldr	r1, [pc, #256]	@ (800148c <main+0x124>)
 800138c:	4840      	ldr	r0, [pc, #256]	@ (8001490 <main+0x128>)
 800138e:	f7ff fbcf 	bl	8000b30 <GroveLCD_Init>

  /* Upload custom chars into CGRAM slots 0..6 */
  GroveLCD_CreateChar(&lcd, 0, CH_WHOLE);
 8001392:	4a40      	ldr	r2, [pc, #256]	@ (8001494 <main+0x12c>)
 8001394:	2100      	movs	r1, #0
 8001396:	483e      	ldr	r0, [pc, #248]	@ (8001490 <main+0x128>)
 8001398:	f7ff fc9d 	bl	8000cd6 <GroveLCD_CreateChar>
  GroveLCD_CreateChar(&lcd, 1, CH_HALF);
 800139c:	4a3e      	ldr	r2, [pc, #248]	@ (8001498 <main+0x130>)
 800139e:	2101      	movs	r1, #1
 80013a0:	483b      	ldr	r0, [pc, #236]	@ (8001490 <main+0x128>)
 80013a2:	f7ff fc98 	bl	8000cd6 <GroveLCD_CreateChar>
  GroveLCD_CreateChar(&lcd, 2, CH_QUARTER);
 80013a6:	4a3d      	ldr	r2, [pc, #244]	@ (800149c <main+0x134>)
 80013a8:	2102      	movs	r1, #2
 80013aa:	4839      	ldr	r0, [pc, #228]	@ (8001490 <main+0x128>)
 80013ac:	f7ff fc93 	bl	8000cd6 <GroveLCD_CreateChar>
  GroveLCD_CreateChar(&lcd, 3, CH_EIGHTH);
 80013b0:	4a3b      	ldr	r2, [pc, #236]	@ (80014a0 <main+0x138>)
 80013b2:	2103      	movs	r1, #3
 80013b4:	4836      	ldr	r0, [pc, #216]	@ (8001490 <main+0x128>)
 80013b6:	f7ff fc8e 	bl	8000cd6 <GroveLCD_CreateChar>
  GroveLCD_CreateChar(&lcd, 4, CH_SIXTEENTH);
 80013ba:	4a3a      	ldr	r2, [pc, #232]	@ (80014a4 <main+0x13c>)
 80013bc:	2104      	movs	r1, #4
 80013be:	4834      	ldr	r0, [pc, #208]	@ (8001490 <main+0x128>)
 80013c0:	f7ff fc89 	bl	8000cd6 <GroveLCD_CreateChar>
  GroveLCD_CreateChar(&lcd, 5, CH_SHARP);
 80013c4:	4a38      	ldr	r2, [pc, #224]	@ (80014a8 <main+0x140>)
 80013c6:	2105      	movs	r1, #5
 80013c8:	4831      	ldr	r0, [pc, #196]	@ (8001490 <main+0x128>)
 80013ca:	f7ff fc84 	bl	8000cd6 <GroveLCD_CreateChar>
  GroveLCD_CreateChar(&lcd, 6, CH_FLAT);
 80013ce:	4a37      	ldr	r2, [pc, #220]	@ (80014ac <main+0x144>)
 80013d0:	2106      	movs	r1, #6
 80013d2:	482f      	ldr	r0, [pc, #188]	@ (8001490 <main+0x128>)
 80013d4:	f7ff fc7f 	bl	8000cd6 <GroveLCD_CreateChar>

  /* Start UI state machine (shows Welcome screen) */
  App_Init();
 80013d8:	f7fe ff72 	bl	80002c0 <App_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USB Host background processing */
    MX_USB_HOST_Process();
 80013dc:	f007 f952 	bl	8008684 <MX_USB_HOST_Process>

    /* Log application state changes */
    if (Appli_state != prevState)
 80013e0:	4b33      	ldr	r3, [pc, #204]	@ (80014b0 <main+0x148>)
 80013e2:	781a      	ldrb	r2, [r3, #0]
 80013e4:	4b33      	ldr	r3, [pc, #204]	@ (80014b4 <main+0x14c>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d021      	beq.n	8001430 <main+0xc8>
    {
      switch (Appli_state)
 80013ec:	4b30      	ldr	r3, [pc, #192]	@ (80014b0 <main+0x148>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	2b03      	cmp	r3, #3
 80013f2:	d00e      	beq.n	8001412 <main+0xaa>
 80013f4:	2b03      	cmp	r3, #3
 80013f6:	dc10      	bgt.n	800141a <main+0xb2>
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d002      	beq.n	8001402 <main+0x9a>
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d004      	beq.n	800140a <main+0xa2>
 8001400:	e00b      	b.n	800141a <main+0xb2>
      {
        case APPLICATION_START:
          printf("State: APPLICATION_START (device connected)\r\n");
 8001402:	482d      	ldr	r0, [pc, #180]	@ (80014b8 <main+0x150>)
 8001404:	f007 fe12 	bl	800902c <puts>
          break;
 8001408:	e00e      	b.n	8001428 <main+0xc0>
        case APPLICATION_READY:
          printf("State: APPLICATION_READY (MIDI class active)\r\n");
 800140a:	482c      	ldr	r0, [pc, #176]	@ (80014bc <main+0x154>)
 800140c:	f007 fe0e 	bl	800902c <puts>
          break;
 8001410:	e00a      	b.n	8001428 <main+0xc0>
        case APPLICATION_DISCONNECT:
          printf("State: APPLICATION_DISCONNECT (device disconnected)\r\n");
 8001412:	482b      	ldr	r0, [pc, #172]	@ (80014c0 <main+0x158>)
 8001414:	f007 fe0a 	bl	800902c <puts>
          break;
 8001418:	e006      	b.n	8001428 <main+0xc0>
        default:
          printf("State: %d\r\n", Appli_state);
 800141a:	4b25      	ldr	r3, [pc, #148]	@ (80014b0 <main+0x148>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	4619      	mov	r1, r3
 8001420:	4828      	ldr	r0, [pc, #160]	@ (80014c4 <main+0x15c>)
 8001422:	f007 fd9b 	bl	8008f5c <iprintf>
          break;
 8001426:	bf00      	nop
      }
      prevState = Appli_state;
 8001428:	4b21      	ldr	r3, [pc, #132]	@ (80014b0 <main+0x148>)
 800142a:	781a      	ldrb	r2, [r3, #0]
 800142c:	4b21      	ldr	r3, [pc, #132]	@ (80014b4 <main+0x14c>)
 800142e:	701a      	strb	r2, [r3, #0]
    }

    /* Read MIDI events and forward NOTE ON to Lesson only when lesson is active */
    if (Appli_state == APPLICATION_READY || Appli_state == APPLICATION_START)
 8001430:	4b1f      	ldr	r3, [pc, #124]	@ (80014b0 <main+0x148>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b02      	cmp	r3, #2
 8001436:	d003      	beq.n	8001440 <main+0xd8>
 8001438:	4b1d      	ldr	r3, [pc, #116]	@ (80014b0 <main+0x148>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d11e      	bne.n	800147e <main+0x116>
    {
      uint8_t midi_event[4];
      if (USBH_MIDI_GetEvent(&hUsbHostFS, midi_event) == USBH_OK)
 8001440:	463b      	mov	r3, r7
 8001442:	4619      	mov	r1, r3
 8001444:	4820      	ldr	r0, [pc, #128]	@ (80014c8 <main+0x160>)
 8001446:	f005 fc4c 	bl	8006ce2 <USBH_MIDI_GetEvent>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d116      	bne.n	800147e <main+0x116>
      {
        uint8_t status  = midi_event[1] & 0xF0;
 8001450:	787b      	ldrb	r3, [r7, #1]
 8001452:	f023 030f 	bic.w	r3, r3, #15
 8001456:	71fb      	strb	r3, [r7, #7]
        uint8_t note    = midi_event[2];
 8001458:	78bb      	ldrb	r3, [r7, #2]
 800145a:	71bb      	strb	r3, [r7, #6]
        uint8_t vel     = midi_event[3];
 800145c:	78fb      	ldrb	r3, [r7, #3]
 800145e:	717b      	strb	r3, [r7, #5]

        if (status == 0x90 && vel != 0)  /* NOTE ON */
 8001460:	79fb      	ldrb	r3, [r7, #7]
 8001462:	2b90      	cmp	r3, #144	@ 0x90
 8001464:	d10b      	bne.n	800147e <main+0x116>
 8001466:	797b      	ldrb	r3, [r7, #5]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d008      	beq.n	800147e <main+0x116>
        {
          if (Lesson_IsActive())
 800146c:	f7ff fd52 	bl	8000f14 <Lesson_IsActive>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d003      	beq.n	800147e <main+0x116>
          {
            /* Lesson_HandleInput treats 0..127 as MIDI notes */
            Lesson_HandleInput(note);
 8001476:	79bb      	ldrb	r3, [r7, #6]
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff fd57 	bl	8000f2c <Lesson_HandleInput>
        }
      }
    }

    /* Update debouncing and run UI/menu logic */
    Button_Update();
 800147e:	f7ff fa6b 	bl	8000958 <Button_Update>
    App_Update();
 8001482:	f7fe ff2b 	bl	80002dc <App_Update>
    MX_USB_HOST_Process();
 8001486:	e7a9      	b.n	80013dc <main+0x74>
 8001488:	08009cd0 	.word	0x08009cd0
 800148c:	20000254 	.word	0x20000254
 8001490:	200002ac 	.word	0x200002ac
 8001494:	0800a294 	.word	0x0800a294
 8001498:	0800a29c 	.word	0x0800a29c
 800149c:	0800a2a4 	.word	0x0800a2a4
 80014a0:	0800a2ac 	.word	0x0800a2ac
 80014a4:	0800a2b4 	.word	0x0800a2b4
 80014a8:	0800a2bc 	.word	0x0800a2bc
 80014ac:	0800a2c4 	.word	0x0800a2c4
 80014b0:	20000698 	.word	0x20000698
 80014b4:	200002a8 	.word	0x200002a8
 80014b8:	08009d10 	.word	0x08009d10
 80014bc:	08009d40 	.word	0x08009d40
 80014c0:	08009d70 	.word	0x08009d70
 80014c4:	08009da8 	.word	0x08009da8
 80014c8:	200002c0 	.word	0x200002c0

080014cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b096      	sub	sp, #88	@ 0x58
 80014d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014d2:	f107 0314 	add.w	r3, r7, #20
 80014d6:	2244      	movs	r2, #68	@ 0x44
 80014d8:	2100      	movs	r1, #0
 80014da:	4618      	mov	r0, r3
 80014dc:	f007 fe86 	bl	80091ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014e0:	463b      	mov	r3, r7
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	605a      	str	r2, [r3, #4]
 80014e8:	609a      	str	r2, [r3, #8]
 80014ea:	60da      	str	r2, [r3, #12]
 80014ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80014ee:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80014f2:	f002 ff3f 	bl	8004374 <HAL_PWREx_ControlVoltageScaling>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80014fc:	f000 f907 	bl	800170e <Error_Handler>
  }

  /** Configure LSE Drive Capability */
  HAL_PWR_EnableBkUpAccess();
 8001500:	f002 ff1a 	bl	8004338 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001504:	4b21      	ldr	r3, [pc, #132]	@ (800158c <SystemClock_Config+0xc0>)
 8001506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800150a:	4a20      	ldr	r2, [pc, #128]	@ (800158c <SystemClock_Config+0xc0>)
 800150c:	f023 0318 	bic.w	r3, r3, #24
 8001510:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001514:	2314      	movs	r3, #20
 8001516:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001518:	2301      	movs	r3, #1
 800151a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800151c:	2301      	movs	r3, #1
 800151e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001520:	2300      	movs	r3, #0
 8001522:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001524:	2360      	movs	r3, #96	@ 0x60
 8001526:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001528:	2302      	movs	r3, #2
 800152a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800152c:	2301      	movs	r3, #1
 800152e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001530:	2301      	movs	r3, #1
 8001532:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001534:	2310      	movs	r3, #16
 8001536:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001538:	2307      	movs	r3, #7
 800153a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800153c:	2302      	movs	r3, #2
 800153e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001540:	2302      	movs	r3, #2
 8001542:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	4618      	mov	r0, r3
 800154a:	f002 ff79 	bl	8004440 <HAL_RCC_OscConfig>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001554:	f000 f8db 	bl	800170e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001558:	230f      	movs	r3, #15
 800155a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800155c:	2303      	movs	r3, #3
 800155e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001560:	2300      	movs	r3, #0
 8001562:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001564:	2300      	movs	r3, #0
 8001566:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001568:	2300      	movs	r3, #0
 800156a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800156c:	463b      	mov	r3, r7
 800156e:	2101      	movs	r1, #1
 8001570:	4618      	mov	r0, r3
 8001572:	f003 fb41 	bl	8004bf8 <HAL_RCC_ClockConfig>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800157c:	f000 f8c7 	bl	800170e <Error_Handler>
  }

  /** Enable MSI Auto calibration */
  HAL_RCCEx_EnableMSIPLLMode();
 8001580:	f004 f810 	bl	80055a4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001584:	bf00      	nop
 8001586:	3758      	adds	r7, #88	@ 0x58
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40021000 	.word	0x40021000

08001590 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8001594:	4b1b      	ldr	r3, [pc, #108]	@ (8001604 <MX_I2C1_Init+0x74>)
 8001596:	4a1c      	ldr	r2, [pc, #112]	@ (8001608 <MX_I2C1_Init+0x78>)
 8001598:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 800159a:	4b1a      	ldr	r3, [pc, #104]	@ (8001604 <MX_I2C1_Init+0x74>)
 800159c:	4a1b      	ldr	r2, [pc, #108]	@ (800160c <MX_I2C1_Init+0x7c>)
 800159e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80015a0:	4b18      	ldr	r3, [pc, #96]	@ (8001604 <MX_I2C1_Init+0x74>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015a6:	4b17      	ldr	r3, [pc, #92]	@ (8001604 <MX_I2C1_Init+0x74>)
 80015a8:	2201      	movs	r2, #1
 80015aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015ac:	4b15      	ldr	r3, [pc, #84]	@ (8001604 <MX_I2C1_Init+0x74>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80015b2:	4b14      	ldr	r3, [pc, #80]	@ (8001604 <MX_I2C1_Init+0x74>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80015b8:	4b12      	ldr	r3, [pc, #72]	@ (8001604 <MX_I2C1_Init+0x74>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015be:	4b11      	ldr	r3, [pc, #68]	@ (8001604 <MX_I2C1_Init+0x74>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001604 <MX_I2C1_Init+0x74>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015ca:	480e      	ldr	r0, [pc, #56]	@ (8001604 <MX_I2C1_Init+0x74>)
 80015cc:	f002 f9fe 	bl	80039cc <HAL_I2C_Init>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80015d6:	f000 f89a 	bl	800170e <Error_Handler>
  }

  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015da:	2100      	movs	r1, #0
 80015dc:	4809      	ldr	r0, [pc, #36]	@ (8001604 <MX_I2C1_Init+0x74>)
 80015de:	f002 fe13 	bl	8004208 <HAL_I2CEx_ConfigAnalogFilter>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80015e8:	f000 f891 	bl	800170e <Error_Handler>
  }

  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80015ec:	2100      	movs	r1, #0
 80015ee:	4805      	ldr	r0, [pc, #20]	@ (8001604 <MX_I2C1_Init+0x74>)
 80015f0:	f002 fe55 	bl	800429e <HAL_I2CEx_ConfigDigitalFilter>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80015fa:	f000 f888 	bl	800170e <Error_Handler>
  }
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20000254 	.word	0x20000254
 8001608:	40005400 	.word	0x40005400
 800160c:	00b07cb4 	.word	0x00b07cb4

08001610 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b08a      	sub	sp, #40	@ 0x28
 8001614:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001616:	f107 0314 	add.w	r3, r7, #20
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]
 8001620:	609a      	str	r2, [r3, #8]
 8001622:	60da      	str	r2, [r3, #12]
 8001624:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001626:	4b30      	ldr	r3, [pc, #192]	@ (80016e8 <MX_GPIO_Init+0xd8>)
 8001628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162a:	4a2f      	ldr	r2, [pc, #188]	@ (80016e8 <MX_GPIO_Init+0xd8>)
 800162c:	f043 0304 	orr.w	r3, r3, #4
 8001630:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001632:	4b2d      	ldr	r3, [pc, #180]	@ (80016e8 <MX_GPIO_Init+0xd8>)
 8001634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001636:	f003 0304 	and.w	r3, r3, #4
 800163a:	613b      	str	r3, [r7, #16]
 800163c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800163e:	4b2a      	ldr	r3, [pc, #168]	@ (80016e8 <MX_GPIO_Init+0xd8>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001642:	4a29      	ldr	r2, [pc, #164]	@ (80016e8 <MX_GPIO_Init+0xd8>)
 8001644:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800164a:	4b27      	ldr	r3, [pc, #156]	@ (80016e8 <MX_GPIO_Init+0xd8>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001656:	4b24      	ldr	r3, [pc, #144]	@ (80016e8 <MX_GPIO_Init+0xd8>)
 8001658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165a:	4a23      	ldr	r2, [pc, #140]	@ (80016e8 <MX_GPIO_Init+0xd8>)
 800165c:	f043 0301 	orr.w	r3, r3, #1
 8001660:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001662:	4b21      	ldr	r3, [pc, #132]	@ (80016e8 <MX_GPIO_Init+0xd8>)
 8001664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	60bb      	str	r3, [r7, #8]
 800166c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800166e:	4b1e      	ldr	r3, [pc, #120]	@ (80016e8 <MX_GPIO_Init+0xd8>)
 8001670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001672:	4a1d      	ldr	r2, [pc, #116]	@ (80016e8 <MX_GPIO_Init+0xd8>)
 8001674:	f043 0302 	orr.w	r3, r3, #2
 8001678:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800167a:	4b1b      	ldr	r3, [pc, #108]	@ (80016e8 <MX_GPIO_Init+0xd8>)
 800167c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	607b      	str	r3, [r7, #4]
 8001684:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001686:	2200      	movs	r2, #0
 8001688:	2103      	movs	r1, #3
 800168a:	4818      	ldr	r0, [pc, #96]	@ (80016ec <MX_GPIO_Init+0xdc>)
 800168c:	f000 fd56 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001690:	2303      	movs	r3, #3
 8001692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001694:	2301      	movs	r3, #1
 8001696:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	2300      	movs	r3, #0
 800169a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169c:	2300      	movs	r3, #0
 800169e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016a0:	f107 0314 	add.w	r3, r7, #20
 80016a4:	4619      	mov	r1, r3
 80016a6:	4811      	ldr	r0, [pc, #68]	@ (80016ec <MX_GPIO_Init+0xdc>)
 80016a8:	f000 fb86 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 (buttons) */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 80016ac:	2312      	movs	r3, #18
 80016ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016b0:	2300      	movs	r3, #0
 80016b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016b4:	2301      	movs	r3, #1
 80016b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b8:	f107 0314 	add.w	r3, r7, #20
 80016bc:	4619      	mov	r1, r3
 80016be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016c2:	f000 fb79 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 (button) */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016c6:	2301      	movs	r3, #1
 80016c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ca:	2300      	movs	r3, #0
 80016cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ce:	2301      	movs	r3, #1
 80016d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d2:	f107 0314 	add.w	r3, r7, #20
 80016d6:	4619      	mov	r1, r3
 80016d8:	4805      	ldr	r0, [pc, #20]	@ (80016f0 <MX_GPIO_Init+0xe0>)
 80016da:	f000 fb6d 	bl	8001db8 <HAL_GPIO_Init>
}
 80016de:	bf00      	nop
 80016e0:	3728      	adds	r7, #40	@ 0x28
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40021000 	.word	0x40021000
 80016ec:	48000800 	.word	0x48000800
 80016f0:	48000400 	.word	0x48000400

080016f4 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
    return ITM_SendChar(ch);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4618      	mov	r0, r3
 8001700:	f7ff fe0a 	bl	8001318 <ITM_SendChar>
 8001704:	4603      	mov	r3, r0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}

0800170e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800170e:	b480      	push	{r7}
 8001710:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001712:	b672      	cpsid	i
}
 8001714:	bf00      	nop
  __disable_irq();
  while (1)
 8001716:	bf00      	nop
 8001718:	e7fd      	b.n	8001716 <Error_Handler+0x8>
	...

0800171c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001722:	4b0f      	ldr	r3, [pc, #60]	@ (8001760 <HAL_MspInit+0x44>)
 8001724:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001726:	4a0e      	ldr	r2, [pc, #56]	@ (8001760 <HAL_MspInit+0x44>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6613      	str	r3, [r2, #96]	@ 0x60
 800172e:	4b0c      	ldr	r3, [pc, #48]	@ (8001760 <HAL_MspInit+0x44>)
 8001730:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	607b      	str	r3, [r7, #4]
 8001738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800173a:	4b09      	ldr	r3, [pc, #36]	@ (8001760 <HAL_MspInit+0x44>)
 800173c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800173e:	4a08      	ldr	r2, [pc, #32]	@ (8001760 <HAL_MspInit+0x44>)
 8001740:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001744:	6593      	str	r3, [r2, #88]	@ 0x58
 8001746:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <HAL_MspInit+0x44>)
 8001748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800174e:	603b      	str	r3, [r7, #0]
 8001750:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	40021000 	.word	0x40021000

08001764 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b0ac      	sub	sp, #176	@ 0xb0
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	605a      	str	r2, [r3, #4]
 8001776:	609a      	str	r2, [r3, #8]
 8001778:	60da      	str	r2, [r3, #12]
 800177a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	2288      	movs	r2, #136	@ 0x88
 8001782:	2100      	movs	r1, #0
 8001784:	4618      	mov	r0, r3
 8001786:	f007 fd31 	bl	80091ec <memset>
  if(hi2c->Instance==I2C1)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a21      	ldr	r2, [pc, #132]	@ (8001814 <HAL_I2C_MspInit+0xb0>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d13a      	bne.n	800180a <HAL_I2C_MspInit+0xa6>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001794:	2340      	movs	r3, #64	@ 0x40
 8001796:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001798:	2300      	movs	r3, #0
 800179a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800179c:	f107 0314 	add.w	r3, r7, #20
 80017a0:	4618      	mov	r0, r3
 80017a2:	f003 fc15 	bl	8004fd0 <HAL_RCCEx_PeriphCLKConfig>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80017ac:	f7ff ffaf 	bl	800170e <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b0:	4b19      	ldr	r3, [pc, #100]	@ (8001818 <HAL_I2C_MspInit+0xb4>)
 80017b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b4:	4a18      	ldr	r2, [pc, #96]	@ (8001818 <HAL_I2C_MspInit+0xb4>)
 80017b6:	f043 0302 	orr.w	r3, r3, #2
 80017ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017bc:	4b16      	ldr	r3, [pc, #88]	@ (8001818 <HAL_I2C_MspInit+0xb4>)
 80017be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c0:	f003 0302 	and.w	r3, r3, #2
 80017c4:	613b      	str	r3, [r7, #16]
 80017c6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017c8:	23c0      	movs	r3, #192	@ 0xc0
 80017ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017ce:	2312      	movs	r3, #18
 80017d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017da:	2303      	movs	r3, #3
 80017dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017e0:	2304      	movs	r3, #4
 80017e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80017ea:	4619      	mov	r1, r3
 80017ec:	480b      	ldr	r0, [pc, #44]	@ (800181c <HAL_I2C_MspInit+0xb8>)
 80017ee:	f000 fae3 	bl	8001db8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017f2:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <HAL_I2C_MspInit+0xb4>)
 80017f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f6:	4a08      	ldr	r2, [pc, #32]	@ (8001818 <HAL_I2C_MspInit+0xb4>)
 80017f8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80017fe:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <HAL_I2C_MspInit+0xb4>)
 8001800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001802:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800180a:	bf00      	nop
 800180c:	37b0      	adds	r7, #176	@ 0xb0
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40005400 	.word	0x40005400
 8001818:	40021000 	.word	0x40021000
 800181c:	48000400 	.word	0x48000400

08001820 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001824:	bf00      	nop
 8001826:	e7fd      	b.n	8001824 <NMI_Handler+0x4>

08001828 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800182c:	bf00      	nop
 800182e:	e7fd      	b.n	800182c <HardFault_Handler+0x4>

08001830 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001834:	bf00      	nop
 8001836:	e7fd      	b.n	8001834 <MemManage_Handler+0x4>

08001838 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800183c:	bf00      	nop
 800183e:	e7fd      	b.n	800183c <BusFault_Handler+0x4>

08001840 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001844:	bf00      	nop
 8001846:	e7fd      	b.n	8001844 <UsageFault_Handler+0x4>

08001848 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800184c:	bf00      	nop
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001856:	b480      	push	{r7}
 8001858:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001868:	bf00      	nop
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr

08001872 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001876:	f000 f949 	bl	8001b0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
	...

08001880 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001884:	4802      	ldr	r0, [pc, #8]	@ (8001890 <OTG_FS_IRQHandler+0x10>)
 8001886:	f000 fee1 	bl	800264c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	2000069c 	.word	0x2000069c

08001894 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a0:	2300      	movs	r3, #0
 80018a2:	617b      	str	r3, [r7, #20]
 80018a4:	e00a      	b.n	80018bc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018a6:	f3af 8000 	nop.w
 80018aa:	4601      	mov	r1, r0
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	1c5a      	adds	r2, r3, #1
 80018b0:	60ba      	str	r2, [r7, #8]
 80018b2:	b2ca      	uxtb	r2, r1
 80018b4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	3301      	adds	r3, #1
 80018ba:	617b      	str	r3, [r7, #20]
 80018bc:	697a      	ldr	r2, [r7, #20]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	dbf0      	blt.n	80018a6 <_read+0x12>
  }

  return len;
 80018c4:	687b      	ldr	r3, [r7, #4]
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3718      	adds	r7, #24
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b086      	sub	sp, #24
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	60f8      	str	r0, [r7, #12]
 80018d6:	60b9      	str	r1, [r7, #8]
 80018d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018da:	2300      	movs	r3, #0
 80018dc:	617b      	str	r3, [r7, #20]
 80018de:	e009      	b.n	80018f4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	1c5a      	adds	r2, r3, #1
 80018e4:	60ba      	str	r2, [r7, #8]
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff03 	bl	80016f4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	3301      	adds	r3, #1
 80018f2:	617b      	str	r3, [r7, #20]
 80018f4:	697a      	ldr	r2, [r7, #20]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	dbf1      	blt.n	80018e0 <_write+0x12>
  }
  return len;
 80018fc:	687b      	ldr	r3, [r7, #4]
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3718      	adds	r7, #24
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <_close>:

int _close(int file)
{
 8001906:	b480      	push	{r7}
 8001908:	b083      	sub	sp, #12
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800190e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001912:	4618      	mov	r0, r3
 8001914:	370c      	adds	r7, #12
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr

0800191e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800191e:	b480      	push	{r7}
 8001920:	b083      	sub	sp, #12
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
 8001926:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800192e:	605a      	str	r2, [r3, #4]
  return 0;
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr

0800193e <_isatty>:

int _isatty(int file)
{
 800193e:	b480      	push	{r7}
 8001940:	b083      	sub	sp, #12
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001946:	2301      	movs	r3, #1
}
 8001948:	4618      	mov	r0, r3
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001954:	b480      	push	{r7}
 8001956:	b085      	sub	sp, #20
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001960:	2300      	movs	r3, #0
}
 8001962:	4618      	mov	r0, r3
 8001964:	3714      	adds	r7, #20
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
	...

08001970 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001978:	4a14      	ldr	r2, [pc, #80]	@ (80019cc <_sbrk+0x5c>)
 800197a:	4b15      	ldr	r3, [pc, #84]	@ (80019d0 <_sbrk+0x60>)
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001984:	4b13      	ldr	r3, [pc, #76]	@ (80019d4 <_sbrk+0x64>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d102      	bne.n	8001992 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800198c:	4b11      	ldr	r3, [pc, #68]	@ (80019d4 <_sbrk+0x64>)
 800198e:	4a12      	ldr	r2, [pc, #72]	@ (80019d8 <_sbrk+0x68>)
 8001990:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001992:	4b10      	ldr	r3, [pc, #64]	@ (80019d4 <_sbrk+0x64>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4413      	add	r3, r2
 800199a:	693a      	ldr	r2, [r7, #16]
 800199c:	429a      	cmp	r2, r3
 800199e:	d207      	bcs.n	80019b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019a0:	f007 fc82 	bl	80092a8 <__errno>
 80019a4:	4603      	mov	r3, r0
 80019a6:	220c      	movs	r2, #12
 80019a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019aa:	f04f 33ff 	mov.w	r3, #4294967295
 80019ae:	e009      	b.n	80019c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019b0:	4b08      	ldr	r3, [pc, #32]	@ (80019d4 <_sbrk+0x64>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019b6:	4b07      	ldr	r3, [pc, #28]	@ (80019d4 <_sbrk+0x64>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4413      	add	r3, r2
 80019be:	4a05      	ldr	r2, [pc, #20]	@ (80019d4 <_sbrk+0x64>)
 80019c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019c2:	68fb      	ldr	r3, [r7, #12]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3718      	adds	r7, #24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20018000 	.word	0x20018000
 80019d0:	00000400 	.word	0x00000400
 80019d4:	200002b8 	.word	0x200002b8
 80019d8:	20000b48 	.word	0x20000b48

080019dc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80019e0:	4b06      	ldr	r3, [pc, #24]	@ (80019fc <SystemInit+0x20>)
 80019e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019e6:	4a05      	ldr	r2, [pc, #20]	@ (80019fc <SystemInit+0x20>)
 80019e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	e000ed00 	.word	0xe000ed00

08001a00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a38 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a04:	f7ff ffea 	bl	80019dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a08:	480c      	ldr	r0, [pc, #48]	@ (8001a3c <LoopForever+0x6>)
  ldr r1, =_edata
 8001a0a:	490d      	ldr	r1, [pc, #52]	@ (8001a40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a44 <LoopForever+0xe>)
  movs r3, #0
 8001a0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a10:	e002      	b.n	8001a18 <LoopCopyDataInit>

08001a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a16:	3304      	adds	r3, #4

08001a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a1c:	d3f9      	bcc.n	8001a12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a20:	4c0a      	ldr	r4, [pc, #40]	@ (8001a4c <LoopForever+0x16>)
  movs r3, #0
 8001a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a24:	e001      	b.n	8001a2a <LoopFillZerobss>

08001a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a28:	3204      	adds	r2, #4

08001a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a2c:	d3fb      	bcc.n	8001a26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a2e:	f007 fc41 	bl	80092b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a32:	f7ff fc99 	bl	8001368 <main>

08001a36 <LoopForever>:

LoopForever:
    b LoopForever
 8001a36:	e7fe      	b.n	8001a36 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a38:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a40:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8001a44:	0800a354 	.word	0x0800a354
  ldr r2, =_sbss
 8001a48:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8001a4c:	20000b48 	.word	0x20000b48

08001a50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a50:	e7fe      	b.n	8001a50 <ADC1_2_IRQHandler>
	...

08001a54 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a90 <HAL_Init+0x3c>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a0b      	ldr	r2, [pc, #44]	@ (8001a90 <HAL_Init+0x3c>)
 8001a64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a68:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a6a:	2003      	movs	r0, #3
 8001a6c:	f000 f962 	bl	8001d34 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a70:	2000      	movs	r0, #0
 8001a72:	f000 f80f 	bl	8001a94 <HAL_InitTick>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d002      	beq.n	8001a82 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	71fb      	strb	r3, [r7, #7]
 8001a80:	e001      	b.n	8001a86 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a82:	f7ff fe4b 	bl	800171c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a86:	79fb      	ldrb	r3, [r7, #7]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40022000 	.word	0x40022000

08001a94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001aa0:	4b17      	ldr	r3, [pc, #92]	@ (8001b00 <HAL_InitTick+0x6c>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d023      	beq.n	8001af0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001aa8:	4b16      	ldr	r3, [pc, #88]	@ (8001b04 <HAL_InitTick+0x70>)
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	4b14      	ldr	r3, [pc, #80]	@ (8001b00 <HAL_InitTick+0x6c>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ab6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f000 f96d 	bl	8001d9e <HAL_SYSTICK_Config>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d10f      	bne.n	8001aea <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b0f      	cmp	r3, #15
 8001ace:	d809      	bhi.n	8001ae4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	6879      	ldr	r1, [r7, #4]
 8001ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad8:	f000 f937 	bl	8001d4a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001adc:	4a0a      	ldr	r2, [pc, #40]	@ (8001b08 <HAL_InitTick+0x74>)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	e007      	b.n	8001af4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	73fb      	strb	r3, [r7, #15]
 8001ae8:	e004      	b.n	8001af4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	73fb      	strb	r3, [r7, #15]
 8001aee:	e001      	b.n	8001af4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20000184 	.word	0x20000184
 8001b04:	2000017c 	.word	0x2000017c
 8001b08:	20000180 	.word	0x20000180

08001b0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b10:	4b06      	ldr	r3, [pc, #24]	@ (8001b2c <HAL_IncTick+0x20>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	461a      	mov	r2, r3
 8001b16:	4b06      	ldr	r3, [pc, #24]	@ (8001b30 <HAL_IncTick+0x24>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	4a04      	ldr	r2, [pc, #16]	@ (8001b30 <HAL_IncTick+0x24>)
 8001b1e:	6013      	str	r3, [r2, #0]
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	20000184 	.word	0x20000184
 8001b30:	200002bc 	.word	0x200002bc

08001b34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  return uwTick;
 8001b38:	4b03      	ldr	r3, [pc, #12]	@ (8001b48 <HAL_GetTick+0x14>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	200002bc 	.word	0x200002bc

08001b4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b54:	f7ff ffee 	bl	8001b34 <HAL_GetTick>
 8001b58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b64:	d005      	beq.n	8001b72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001b66:	4b0a      	ldr	r3, [pc, #40]	@ (8001b90 <HAL_Delay+0x44>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	4413      	add	r3, r2
 8001b70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b72:	bf00      	nop
 8001b74:	f7ff ffde 	bl	8001b34 <HAL_GetTick>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d8f7      	bhi.n	8001b74 <HAL_Delay+0x28>
  {
  }
}
 8001b84:	bf00      	nop
 8001b86:	bf00      	nop
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20000184 	.word	0x20000184

08001b94 <__NVIC_SetPriorityGrouping>:
{
 8001b94:	b480      	push	{r7}
 8001b96:	b085      	sub	sp, #20
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f003 0307 	and.w	r3, r3, #7
 8001ba2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001baa:	68ba      	ldr	r2, [r7, #8]
 8001bac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bc6:	4a04      	ldr	r2, [pc, #16]	@ (8001bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	60d3      	str	r3, [r2, #12]
}
 8001bcc:	bf00      	nop
 8001bce:	3714      	adds	r7, #20
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	e000ed00 	.word	0xe000ed00

08001bdc <__NVIC_GetPriorityGrouping>:
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001be0:	4b04      	ldr	r3, [pc, #16]	@ (8001bf4 <__NVIC_GetPriorityGrouping+0x18>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	0a1b      	lsrs	r3, r3, #8
 8001be6:	f003 0307 	and.w	r3, r3, #7
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	e000ed00 	.word	0xe000ed00

08001bf8 <__NVIC_EnableIRQ>:
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	db0b      	blt.n	8001c22 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c0a:	79fb      	ldrb	r3, [r7, #7]
 8001c0c:	f003 021f 	and.w	r2, r3, #31
 8001c10:	4907      	ldr	r1, [pc, #28]	@ (8001c30 <__NVIC_EnableIRQ+0x38>)
 8001c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c16:	095b      	lsrs	r3, r3, #5
 8001c18:	2001      	movs	r0, #1
 8001c1a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c22:	bf00      	nop
 8001c24:	370c      	adds	r7, #12
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	e000e100 	.word	0xe000e100

08001c34 <__NVIC_SetPriority>:
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	6039      	str	r1, [r7, #0]
 8001c3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	db0a      	blt.n	8001c5e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	b2da      	uxtb	r2, r3
 8001c4c:	490c      	ldr	r1, [pc, #48]	@ (8001c80 <__NVIC_SetPriority+0x4c>)
 8001c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c52:	0112      	lsls	r2, r2, #4
 8001c54:	b2d2      	uxtb	r2, r2
 8001c56:	440b      	add	r3, r1
 8001c58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001c5c:	e00a      	b.n	8001c74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4908      	ldr	r1, [pc, #32]	@ (8001c84 <__NVIC_SetPriority+0x50>)
 8001c64:	79fb      	ldrb	r3, [r7, #7]
 8001c66:	f003 030f 	and.w	r3, r3, #15
 8001c6a:	3b04      	subs	r3, #4
 8001c6c:	0112      	lsls	r2, r2, #4
 8001c6e:	b2d2      	uxtb	r2, r2
 8001c70:	440b      	add	r3, r1
 8001c72:	761a      	strb	r2, [r3, #24]
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	e000e100 	.word	0xe000e100
 8001c84:	e000ed00 	.word	0xe000ed00

08001c88 <NVIC_EncodePriority>:
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b089      	sub	sp, #36	@ 0x24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f003 0307 	and.w	r3, r3, #7
 8001c9a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	f1c3 0307 	rsb	r3, r3, #7
 8001ca2:	2b04      	cmp	r3, #4
 8001ca4:	bf28      	it	cs
 8001ca6:	2304      	movcs	r3, #4
 8001ca8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	3304      	adds	r3, #4
 8001cae:	2b06      	cmp	r3, #6
 8001cb0:	d902      	bls.n	8001cb8 <NVIC_EncodePriority+0x30>
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	3b03      	subs	r3, #3
 8001cb6:	e000      	b.n	8001cba <NVIC_EncodePriority+0x32>
 8001cb8:	2300      	movs	r3, #0
 8001cba:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc6:	43da      	mvns	r2, r3
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	401a      	ands	r2, r3
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cda:	43d9      	mvns	r1, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce0:	4313      	orrs	r3, r2
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3724      	adds	r7, #36	@ 0x24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
	...

08001cf0 <SysTick_Config>:
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d00:	d301      	bcc.n	8001d06 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001d02:	2301      	movs	r3, #1
 8001d04:	e00f      	b.n	8001d26 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d06:	4a0a      	ldr	r2, [pc, #40]	@ (8001d30 <SysTick_Config+0x40>)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d0e:	210f      	movs	r1, #15
 8001d10:	f04f 30ff 	mov.w	r0, #4294967295
 8001d14:	f7ff ff8e 	bl	8001c34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d18:	4b05      	ldr	r3, [pc, #20]	@ (8001d30 <SysTick_Config+0x40>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d1e:	4b04      	ldr	r3, [pc, #16]	@ (8001d30 <SysTick_Config+0x40>)
 8001d20:	2207      	movs	r2, #7
 8001d22:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	e000e010 	.word	0xe000e010

08001d34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f7ff ff29 	bl	8001b94 <__NVIC_SetPriorityGrouping>
}
 8001d42:	bf00      	nop
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b086      	sub	sp, #24
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	4603      	mov	r3, r0
 8001d52:	60b9      	str	r1, [r7, #8]
 8001d54:	607a      	str	r2, [r7, #4]
 8001d56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d5c:	f7ff ff3e 	bl	8001bdc <__NVIC_GetPriorityGrouping>
 8001d60:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	68b9      	ldr	r1, [r7, #8]
 8001d66:	6978      	ldr	r0, [r7, #20]
 8001d68:	f7ff ff8e 	bl	8001c88 <NVIC_EncodePriority>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d72:	4611      	mov	r1, r2
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff ff5d 	bl	8001c34 <__NVIC_SetPriority>
}
 8001d7a:	bf00      	nop
 8001d7c:	3718      	adds	r7, #24
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	4603      	mov	r3, r0
 8001d8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff ff31 	bl	8001bf8 <__NVIC_EnableIRQ>
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b082      	sub	sp, #8
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7ff ffa2 	bl	8001cf0 <SysTick_Config>
 8001dac:	4603      	mov	r3, r0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
	...

08001db8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b087      	sub	sp, #28
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc6:	e17f      	b.n	80020c8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	2101      	movs	r1, #1
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	f000 8171 	beq.w	80020c2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f003 0303 	and.w	r3, r3, #3
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d005      	beq.n	8001df8 <HAL_GPIO_Init+0x40>
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f003 0303 	and.w	r3, r3, #3
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d130      	bne.n	8001e5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	2203      	movs	r2, #3
 8001e04:	fa02 f303 	lsl.w	r3, r2, r3
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	68da      	ldr	r2, [r3, #12]
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	693a      	ldr	r2, [r7, #16]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e2e:	2201      	movs	r2, #1
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	43db      	mvns	r3, r3
 8001e38:	693a      	ldr	r2, [r7, #16]
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	091b      	lsrs	r3, r3, #4
 8001e44:	f003 0201 	and.w	r2, r3, #1
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f003 0303 	and.w	r3, r3, #3
 8001e62:	2b03      	cmp	r3, #3
 8001e64:	d118      	bne.n	8001e98 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	43db      	mvns	r3, r3
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	4013      	ands	r3, r2
 8001e7a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	08db      	lsrs	r3, r3, #3
 8001e82:	f003 0201 	and.w	r2, r3, #1
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8c:	693a      	ldr	r2, [r7, #16]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	693a      	ldr	r2, [r7, #16]
 8001e96:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f003 0303 	and.w	r3, r3, #3
 8001ea0:	2b03      	cmp	r3, #3
 8001ea2:	d017      	beq.n	8001ed4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	2203      	movs	r2, #3
 8001eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb4:	43db      	mvns	r3, r3
 8001eb6:	693a      	ldr	r2, [r7, #16]
 8001eb8:	4013      	ands	r3, r2
 8001eba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	689a      	ldr	r2, [r3, #8]
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	693a      	ldr	r2, [r7, #16]
 8001ed2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f003 0303 	and.w	r3, r3, #3
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d123      	bne.n	8001f28 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	08da      	lsrs	r2, r3, #3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	3208      	adds	r2, #8
 8001ee8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eec:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	f003 0307 	and.w	r3, r3, #7
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	220f      	movs	r2, #15
 8001ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8001efc:	43db      	mvns	r3, r3
 8001efe:	693a      	ldr	r2, [r7, #16]
 8001f00:	4013      	ands	r3, r2
 8001f02:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	691a      	ldr	r2, [r3, #16]
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	08da      	lsrs	r2, r3, #3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	3208      	adds	r2, #8
 8001f22:	6939      	ldr	r1, [r7, #16]
 8001f24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	2203      	movs	r2, #3
 8001f34:	fa02 f303 	lsl.w	r3, r2, r3
 8001f38:	43db      	mvns	r3, r3
 8001f3a:	693a      	ldr	r2, [r7, #16]
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f003 0203 	and.w	r2, r3, #3
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	693a      	ldr	r2, [r7, #16]
 8001f5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	f000 80ac 	beq.w	80020c2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f6a:	4b5f      	ldr	r3, [pc, #380]	@ (80020e8 <HAL_GPIO_Init+0x330>)
 8001f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f6e:	4a5e      	ldr	r2, [pc, #376]	@ (80020e8 <HAL_GPIO_Init+0x330>)
 8001f70:	f043 0301 	orr.w	r3, r3, #1
 8001f74:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f76:	4b5c      	ldr	r3, [pc, #368]	@ (80020e8 <HAL_GPIO_Init+0x330>)
 8001f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	60bb      	str	r3, [r7, #8]
 8001f80:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f82:	4a5a      	ldr	r2, [pc, #360]	@ (80020ec <HAL_GPIO_Init+0x334>)
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	089b      	lsrs	r3, r3, #2
 8001f88:	3302      	adds	r3, #2
 8001f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	f003 0303 	and.w	r3, r3, #3
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	220f      	movs	r2, #15
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001fac:	d025      	beq.n	8001ffa <HAL_GPIO_Init+0x242>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a4f      	ldr	r2, [pc, #316]	@ (80020f0 <HAL_GPIO_Init+0x338>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d01f      	beq.n	8001ff6 <HAL_GPIO_Init+0x23e>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a4e      	ldr	r2, [pc, #312]	@ (80020f4 <HAL_GPIO_Init+0x33c>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d019      	beq.n	8001ff2 <HAL_GPIO_Init+0x23a>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a4d      	ldr	r2, [pc, #308]	@ (80020f8 <HAL_GPIO_Init+0x340>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d013      	beq.n	8001fee <HAL_GPIO_Init+0x236>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a4c      	ldr	r2, [pc, #304]	@ (80020fc <HAL_GPIO_Init+0x344>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d00d      	beq.n	8001fea <HAL_GPIO_Init+0x232>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a4b      	ldr	r2, [pc, #300]	@ (8002100 <HAL_GPIO_Init+0x348>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d007      	beq.n	8001fe6 <HAL_GPIO_Init+0x22e>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a4a      	ldr	r2, [pc, #296]	@ (8002104 <HAL_GPIO_Init+0x34c>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d101      	bne.n	8001fe2 <HAL_GPIO_Init+0x22a>
 8001fde:	2306      	movs	r3, #6
 8001fe0:	e00c      	b.n	8001ffc <HAL_GPIO_Init+0x244>
 8001fe2:	2307      	movs	r3, #7
 8001fe4:	e00a      	b.n	8001ffc <HAL_GPIO_Init+0x244>
 8001fe6:	2305      	movs	r3, #5
 8001fe8:	e008      	b.n	8001ffc <HAL_GPIO_Init+0x244>
 8001fea:	2304      	movs	r3, #4
 8001fec:	e006      	b.n	8001ffc <HAL_GPIO_Init+0x244>
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e004      	b.n	8001ffc <HAL_GPIO_Init+0x244>
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	e002      	b.n	8001ffc <HAL_GPIO_Init+0x244>
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e000      	b.n	8001ffc <HAL_GPIO_Init+0x244>
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	697a      	ldr	r2, [r7, #20]
 8001ffe:	f002 0203 	and.w	r2, r2, #3
 8002002:	0092      	lsls	r2, r2, #2
 8002004:	4093      	lsls	r3, r2
 8002006:	693a      	ldr	r2, [r7, #16]
 8002008:	4313      	orrs	r3, r2
 800200a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800200c:	4937      	ldr	r1, [pc, #220]	@ (80020ec <HAL_GPIO_Init+0x334>)
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	089b      	lsrs	r3, r3, #2
 8002012:	3302      	adds	r3, #2
 8002014:	693a      	ldr	r2, [r7, #16]
 8002016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800201a:	4b3b      	ldr	r3, [pc, #236]	@ (8002108 <HAL_GPIO_Init+0x350>)
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	43db      	mvns	r3, r3
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	4013      	ands	r3, r2
 8002028:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d003      	beq.n	800203e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4313      	orrs	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800203e:	4a32      	ldr	r2, [pc, #200]	@ (8002108 <HAL_GPIO_Init+0x350>)
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002044:	4b30      	ldr	r3, [pc, #192]	@ (8002108 <HAL_GPIO_Init+0x350>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	43db      	mvns	r3, r3
 800204e:	693a      	ldr	r2, [r7, #16]
 8002050:	4013      	ands	r3, r2
 8002052:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d003      	beq.n	8002068 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002060:	693a      	ldr	r2, [r7, #16]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	4313      	orrs	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002068:	4a27      	ldr	r2, [pc, #156]	@ (8002108 <HAL_GPIO_Init+0x350>)
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800206e:	4b26      	ldr	r3, [pc, #152]	@ (8002108 <HAL_GPIO_Init+0x350>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	43db      	mvns	r3, r3
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	4013      	ands	r3, r2
 800207c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d003      	beq.n	8002092 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	4313      	orrs	r3, r2
 8002090:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002092:	4a1d      	ldr	r2, [pc, #116]	@ (8002108 <HAL_GPIO_Init+0x350>)
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002098:	4b1b      	ldr	r3, [pc, #108]	@ (8002108 <HAL_GPIO_Init+0x350>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	43db      	mvns	r3, r3
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	4013      	ands	r3, r2
 80020a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d003      	beq.n	80020bc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80020b4:	693a      	ldr	r2, [r7, #16]
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80020bc:	4a12      	ldr	r2, [pc, #72]	@ (8002108 <HAL_GPIO_Init+0x350>)
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	3301      	adds	r3, #1
 80020c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	fa22 f303 	lsr.w	r3, r2, r3
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	f47f ae78 	bne.w	8001dc8 <HAL_GPIO_Init+0x10>
  }
}
 80020d8:	bf00      	nop
 80020da:	bf00      	nop
 80020dc:	371c      	adds	r7, #28
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	40021000 	.word	0x40021000
 80020ec:	40010000 	.word	0x40010000
 80020f0:	48000400 	.word	0x48000400
 80020f4:	48000800 	.word	0x48000800
 80020f8:	48000c00 	.word	0x48000c00
 80020fc:	48001000 	.word	0x48001000
 8002100:	48001400 	.word	0x48001400
 8002104:	48001800 	.word	0x48001800
 8002108:	40010400 	.word	0x40010400

0800210c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	460b      	mov	r3, r1
 8002116:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	691a      	ldr	r2, [r3, #16]
 800211c:	887b      	ldrh	r3, [r7, #2]
 800211e:	4013      	ands	r3, r2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d002      	beq.n	800212a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002124:	2301      	movs	r3, #1
 8002126:	73fb      	strb	r3, [r7, #15]
 8002128:	e001      	b.n	800212e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800212a:	2300      	movs	r3, #0
 800212c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800212e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002130:	4618      	mov	r0, r3
 8002132:	3714      	adds	r7, #20
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr

0800213c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	460b      	mov	r3, r1
 8002146:	807b      	strh	r3, [r7, #2]
 8002148:	4613      	mov	r3, r2
 800214a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800214c:	787b      	ldrb	r3, [r7, #1]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d003      	beq.n	800215a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002152:	887a      	ldrh	r2, [r7, #2]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002158:	e002      	b.n	8002160 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800215a:	887a      	ldrh	r2, [r7, #2]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af02      	add	r7, sp, #8
 8002172:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e052      	b.n	8002224 <HAL_HCD_Init+0xb8>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f893 3355 	ldrb.w	r3, [r3, #853]	@ 0x355
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b00      	cmp	r3, #0
 8002188:	d106      	bne.n	8002198 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f006 faae 	bl	80086f4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2203      	movs	r2, #3
 800219c:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  /* Disable DMA mode for FS instance */
  hhcd->Init.dma_enable = 0U;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f003 fc1a 	bl	80059e4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6818      	ldr	r0, [r3, #0]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	7c1a      	ldrb	r2, [r3, #16]
 80021b8:	f88d 2000 	strb.w	r2, [sp]
 80021bc:	3304      	adds	r3, #4
 80021be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021c0:	f003 fbd2 	bl	8005968 <USB_CoreInit>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d005      	beq.n	80021d6 <HAL_HCD_Init+0x6a>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2202      	movs	r2, #2
 80021ce:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e026      	b.n	8002224 <HAL_HCD_Init+0xb8>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2101      	movs	r1, #1
 80021dc:	4618      	mov	r0, r3
 80021de:	f003 fc12 	bl	8005a06 <USB_SetCurrentMode>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d005      	beq.n	80021f4 <HAL_HCD_Init+0x88>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2202      	movs	r2, #2
 80021ec:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e017      	b.n	8002224 <HAL_HCD_Init+0xb8>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6818      	ldr	r0, [r3, #0]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	7c1a      	ldrb	r2, [r3, #16]
 80021fc:	f88d 2000 	strb.w	r2, [sp]
 8002200:	3304      	adds	r3, #4
 8002202:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002204:	f003 fdb8 	bl	8005d78 <USB_HostInit>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d005      	beq.n	800221a <HAL_HCD_Init+0xae>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2202      	movs	r2, #2
 8002212:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e004      	b.n	8002224 <HAL_HCD_Init+0xb8>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2201      	movs	r2, #1
 800221e:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800222c:	b590      	push	{r4, r7, lr}
 800222e:	b089      	sub	sp, #36	@ 0x24
 8002230:	af04      	add	r7, sp, #16
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	4608      	mov	r0, r1
 8002236:	4611      	mov	r1, r2
 8002238:	461a      	mov	r2, r3
 800223a:	4603      	mov	r3, r0
 800223c:	70fb      	strb	r3, [r7, #3]
 800223e:	460b      	mov	r3, r1
 8002240:	70bb      	strb	r3, [r7, #2]
 8002242:	4613      	mov	r3, r2
 8002244:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HCcharMps = mps;
 8002246:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002248:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hhcd);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8002250:	2b01      	cmp	r3, #1
 8002252:	d101      	bne.n	8002258 <HAL_HCD_HC_Init+0x2c>
 8002254:	2302      	movs	r3, #2
 8002256:	e07e      	b.n	8002356 <HAL_HCD_HC_Init+0x12a>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  hhcd->hc[ch_num].do_ping = 0U;
 8002260:	78fb      	ldrb	r3, [r7, #3]
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	2134      	movs	r1, #52	@ 0x34
 8002266:	fb01 f303 	mul.w	r3, r1, r3
 800226a:	4413      	add	r3, r2
 800226c:	331a      	adds	r3, #26
 800226e:	2200      	movs	r2, #0
 8002270:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002272:	78fb      	ldrb	r3, [r7, #3]
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	2134      	movs	r1, #52	@ 0x34
 8002278:	fb01 f303 	mul.w	r3, r1, r3
 800227c:	4413      	add	r3, r2
 800227e:	3314      	adds	r3, #20
 8002280:	787a      	ldrb	r2, [r7, #1]
 8002282:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002284:	78fb      	ldrb	r3, [r7, #3]
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	2134      	movs	r1, #52	@ 0x34
 800228a:	fb01 f303 	mul.w	r3, r1, r3
 800228e:	4413      	add	r3, r2
 8002290:	3315      	adds	r3, #21
 8002292:	78fa      	ldrb	r2, [r7, #3]
 8002294:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002296:	78fb      	ldrb	r3, [r7, #3]
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	2134      	movs	r1, #52	@ 0x34
 800229c:	fb01 f303 	mul.w	r3, r1, r3
 80022a0:	4413      	add	r3, r2
 80022a2:	331d      	adds	r3, #29
 80022a4:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80022a8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80022aa:	78fb      	ldrb	r3, [r7, #3]
 80022ac:	78ba      	ldrb	r2, [r7, #2]
 80022ae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80022b2:	b2d0      	uxtb	r0, r2
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	2134      	movs	r1, #52	@ 0x34
 80022b8:	fb01 f303 	mul.w	r3, r1, r3
 80022bc:	4413      	add	r3, r2
 80022be:	3316      	adds	r3, #22
 80022c0:	4602      	mov	r2, r0
 80022c2:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80022c4:	78fb      	ldrb	r3, [r7, #3]
 80022c6:	4619      	mov	r1, r3
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f000 fb61 	bl	8002990 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80022ce:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	da09      	bge.n	80022ea <HAL_HCD_HC_Init+0xbe>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80022d6:	78fb      	ldrb	r3, [r7, #3]
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	2134      	movs	r1, #52	@ 0x34
 80022dc:	fb01 f303 	mul.w	r3, r1, r3
 80022e0:	4413      	add	r3, r2
 80022e2:	3317      	adds	r3, #23
 80022e4:	2201      	movs	r2, #1
 80022e6:	701a      	strb	r2, [r3, #0]
 80022e8:	e008      	b.n	80022fc <HAL_HCD_HC_Init+0xd0>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80022ea:	78fb      	ldrb	r3, [r7, #3]
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	2134      	movs	r1, #52	@ 0x34
 80022f0:	fb01 f303 	mul.w	r3, r1, r3
 80022f4:	4413      	add	r3, r2
 80022f6:	3317      	adds	r3, #23
 80022f8:	2200      	movs	r2, #0
 80022fa:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80022fc:	78fb      	ldrb	r3, [r7, #3]
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	2134      	movs	r1, #52	@ 0x34
 8002302:	fb01 f303 	mul.w	r3, r1, r3
 8002306:	4413      	add	r3, r2
 8002308:	3319      	adds	r3, #25
 800230a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800230e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002310:	78fb      	ldrb	r3, [r7, #3]
 8002312:	68fa      	ldr	r2, [r7, #12]
 8002314:	b290      	uxth	r0, r2
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	2134      	movs	r1, #52	@ 0x34
 800231a:	fb01 f303 	mul.w	r3, r1, r3
 800231e:	4413      	add	r3, r2
 8002320:	331e      	adds	r3, #30
 8002322:	4602      	mov	r2, r0
 8002324:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6818      	ldr	r0, [r3, #0]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	b29b      	uxth	r3, r3
 800232e:	787c      	ldrb	r4, [r7, #1]
 8002330:	78ba      	ldrb	r2, [r7, #2]
 8002332:	78f9      	ldrb	r1, [r7, #3]
 8002334:	9302      	str	r3, [sp, #8]
 8002336:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800233a:	9301      	str	r3, [sp, #4]
 800233c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002340:	9300      	str	r3, [sp, #0]
 8002342:	4623      	mov	r3, r4
 8002344:	f003 fe64 	bl	8006010 <USB_HC_Init>
 8002348:	4603      	mov	r3, r0
 800234a:	72fb      	strb	r3, [r7, #11]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2200      	movs	r2, #0
 8002350:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 8002354:	7afb      	ldrb	r3, [r7, #11]
}
 8002356:	4618      	mov	r0, r3
 8002358:	3714      	adds	r7, #20
 800235a:	46bd      	mov	sp, r7
 800235c:	bd90      	pop	{r4, r7, pc}

0800235e <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b084      	sub	sp, #16
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
 8002366:	460b      	mov	r3, r1
 8002368:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800236a:	2300      	movs	r3, #0
 800236c:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8002374:	2b01      	cmp	r3, #1
 8002376:	d101      	bne.n	800237c <HAL_HCD_HC_Halt+0x1e>
 8002378:	2302      	movs	r3, #2
 800237a:	e00f      	b.n	800239c <HAL_HCD_HC_Halt+0x3e>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	78fa      	ldrb	r2, [r7, #3]
 800238a:	4611      	mov	r1, r2
 800238c:	4618      	mov	r0, r3
 800238e:	f004 f854 	bl	800643a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 800239a:	7bfb      	ldrb	r3, [r7, #15]
}
 800239c:	4618      	mov	r0, r3
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	4608      	mov	r0, r1
 80023ae:	4611      	mov	r1, r2
 80023b0:	461a      	mov	r2, r3
 80023b2:	4603      	mov	r3, r0
 80023b4:	70fb      	strb	r3, [r7, #3]
 80023b6:	460b      	mov	r3, r1
 80023b8:	70bb      	strb	r3, [r7, #2]
 80023ba:	4613      	mov	r3, r2
 80023bc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80023be:	78fb      	ldrb	r3, [r7, #3]
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	2134      	movs	r1, #52	@ 0x34
 80023c4:	fb01 f303 	mul.w	r3, r1, r3
 80023c8:	4413      	add	r3, r2
 80023ca:	3317      	adds	r3, #23
 80023cc:	78ba      	ldrb	r2, [r7, #2]
 80023ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80023d0:	78fb      	ldrb	r3, [r7, #3]
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	2134      	movs	r1, #52	@ 0x34
 80023d6:	fb01 f303 	mul.w	r3, r1, r3
 80023da:	4413      	add	r3, r2
 80023dc:	331d      	adds	r3, #29
 80023de:	787a      	ldrb	r2, [r7, #1]
 80023e0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80023e2:	7c3b      	ldrb	r3, [r7, #16]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d112      	bne.n	800240e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80023e8:	78fb      	ldrb	r3, [r7, #3]
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	2134      	movs	r1, #52	@ 0x34
 80023ee:	fb01 f303 	mul.w	r3, r1, r3
 80023f2:	4413      	add	r3, r2
 80023f4:	3320      	adds	r3, #32
 80023f6:	2203      	movs	r2, #3
 80023f8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80023fa:	78fb      	ldrb	r3, [r7, #3]
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	2134      	movs	r1, #52	@ 0x34
 8002400:	fb01 f303 	mul.w	r3, r1, r3
 8002404:	4413      	add	r3, r2
 8002406:	331a      	adds	r3, #26
 8002408:	7f3a      	ldrb	r2, [r7, #28]
 800240a:	701a      	strb	r2, [r3, #0]
 800240c:	e008      	b.n	8002420 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800240e:	78fb      	ldrb	r3, [r7, #3]
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	2134      	movs	r1, #52	@ 0x34
 8002414:	fb01 f303 	mul.w	r3, r1, r3
 8002418:	4413      	add	r3, r2
 800241a:	3320      	adds	r3, #32
 800241c:	2202      	movs	r2, #2
 800241e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002420:	787b      	ldrb	r3, [r7, #1]
 8002422:	2b03      	cmp	r3, #3
 8002424:	f200 80c6 	bhi.w	80025b4 <HAL_HCD_HC_SubmitRequest+0x210>
 8002428:	a201      	add	r2, pc, #4	@ (adr r2, 8002430 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800242a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800242e:	bf00      	nop
 8002430:	08002441 	.word	0x08002441
 8002434:	080025a1 	.word	0x080025a1
 8002438:	080024a5 	.word	0x080024a5
 800243c:	08002523 	.word	0x08002523
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002440:	7c3b      	ldrb	r3, [r7, #16]
 8002442:	2b01      	cmp	r3, #1
 8002444:	f040 80b8 	bne.w	80025b8 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (direction == 0U)
 8002448:	78bb      	ldrb	r3, [r7, #2]
 800244a:	2b00      	cmp	r3, #0
 800244c:	f040 80b4 	bne.w	80025b8 <HAL_HCD_HC_SubmitRequest+0x214>
        {
          if (length == 0U)
 8002450:	8b3b      	ldrh	r3, [r7, #24]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d108      	bne.n	8002468 <HAL_HCD_HC_SubmitRequest+0xc4>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002456:	78fb      	ldrb	r3, [r7, #3]
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	2134      	movs	r1, #52	@ 0x34
 800245c:	fb01 f303 	mul.w	r3, r1, r3
 8002460:	4413      	add	r3, r2
 8002462:	3335      	adds	r3, #53	@ 0x35
 8002464:	2201      	movs	r2, #1
 8002466:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002468:	78fb      	ldrb	r3, [r7, #3]
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	2134      	movs	r1, #52	@ 0x34
 800246e:	fb01 f303 	mul.w	r3, r1, r3
 8002472:	4413      	add	r3, r2
 8002474:	3335      	adds	r3, #53	@ 0x35
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d109      	bne.n	8002490 <HAL_HCD_HC_SubmitRequest+0xec>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800247c:	78fb      	ldrb	r3, [r7, #3]
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	2134      	movs	r1, #52	@ 0x34
 8002482:	fb01 f303 	mul.w	r3, r1, r3
 8002486:	4413      	add	r3, r2
 8002488:	3320      	adds	r3, #32
 800248a:	2200      	movs	r2, #0
 800248c:	701a      	strb	r2, [r3, #0]
            /* Put the PID 1 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
          }
        }
      }
      break;
 800248e:	e093      	b.n	80025b8 <HAL_HCD_HC_SubmitRequest+0x214>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002490:	78fb      	ldrb	r3, [r7, #3]
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	2134      	movs	r1, #52	@ 0x34
 8002496:	fb01 f303 	mul.w	r3, r1, r3
 800249a:	4413      	add	r3, r2
 800249c:	3320      	adds	r3, #32
 800249e:	2202      	movs	r2, #2
 80024a0:	701a      	strb	r2, [r3, #0]
      break;
 80024a2:	e089      	b.n	80025b8 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80024a4:	78bb      	ldrb	r3, [r7, #2]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d11d      	bne.n	80024e6 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80024aa:	78fb      	ldrb	r3, [r7, #3]
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	2134      	movs	r1, #52	@ 0x34
 80024b0:	fb01 f303 	mul.w	r3, r1, r3
 80024b4:	4413      	add	r3, r2
 80024b6:	3335      	adds	r3, #53	@ 0x35
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d109      	bne.n	80024d2 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80024be:	78fb      	ldrb	r3, [r7, #3]
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	2134      	movs	r1, #52	@ 0x34
 80024c4:	fb01 f303 	mul.w	r3, r1, r3
 80024c8:	4413      	add	r3, r2
 80024ca:	3320      	adds	r3, #32
 80024cc:	2200      	movs	r2, #0
 80024ce:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80024d0:	e073      	b.n	80025ba <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80024d2:	78fb      	ldrb	r3, [r7, #3]
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	2134      	movs	r1, #52	@ 0x34
 80024d8:	fb01 f303 	mul.w	r3, r1, r3
 80024dc:	4413      	add	r3, r2
 80024de:	3320      	adds	r3, #32
 80024e0:	2202      	movs	r2, #2
 80024e2:	701a      	strb	r2, [r3, #0]
      break;
 80024e4:	e069      	b.n	80025ba <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80024e6:	78fb      	ldrb	r3, [r7, #3]
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	2134      	movs	r1, #52	@ 0x34
 80024ec:	fb01 f303 	mul.w	r3, r1, r3
 80024f0:	4413      	add	r3, r2
 80024f2:	3334      	adds	r3, #52	@ 0x34
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d109      	bne.n	800250e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80024fa:	78fb      	ldrb	r3, [r7, #3]
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	2134      	movs	r1, #52	@ 0x34
 8002500:	fb01 f303 	mul.w	r3, r1, r3
 8002504:	4413      	add	r3, r2
 8002506:	3320      	adds	r3, #32
 8002508:	2200      	movs	r2, #0
 800250a:	701a      	strb	r2, [r3, #0]
      break;
 800250c:	e055      	b.n	80025ba <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800250e:	78fb      	ldrb	r3, [r7, #3]
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	2134      	movs	r1, #52	@ 0x34
 8002514:	fb01 f303 	mul.w	r3, r1, r3
 8002518:	4413      	add	r3, r2
 800251a:	3320      	adds	r3, #32
 800251c:	2202      	movs	r2, #2
 800251e:	701a      	strb	r2, [r3, #0]
      break;
 8002520:	e04b      	b.n	80025ba <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002522:	78bb      	ldrb	r3, [r7, #2]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d11d      	bne.n	8002564 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002528:	78fb      	ldrb	r3, [r7, #3]
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	2134      	movs	r1, #52	@ 0x34
 800252e:	fb01 f303 	mul.w	r3, r1, r3
 8002532:	4413      	add	r3, r2
 8002534:	3335      	adds	r3, #53	@ 0x35
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d109      	bne.n	8002550 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800253c:	78fb      	ldrb	r3, [r7, #3]
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	2134      	movs	r1, #52	@ 0x34
 8002542:	fb01 f303 	mul.w	r3, r1, r3
 8002546:	4413      	add	r3, r2
 8002548:	3320      	adds	r3, #32
 800254a:	2200      	movs	r2, #0
 800254c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800254e:	e034      	b.n	80025ba <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002550:	78fb      	ldrb	r3, [r7, #3]
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	2134      	movs	r1, #52	@ 0x34
 8002556:	fb01 f303 	mul.w	r3, r1, r3
 800255a:	4413      	add	r3, r2
 800255c:	3320      	adds	r3, #32
 800255e:	2202      	movs	r2, #2
 8002560:	701a      	strb	r2, [r3, #0]
      break;
 8002562:	e02a      	b.n	80025ba <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002564:	78fb      	ldrb	r3, [r7, #3]
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	2134      	movs	r1, #52	@ 0x34
 800256a:	fb01 f303 	mul.w	r3, r1, r3
 800256e:	4413      	add	r3, r2
 8002570:	3334      	adds	r3, #52	@ 0x34
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d109      	bne.n	800258c <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002578:	78fb      	ldrb	r3, [r7, #3]
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	2134      	movs	r1, #52	@ 0x34
 800257e:	fb01 f303 	mul.w	r3, r1, r3
 8002582:	4413      	add	r3, r2
 8002584:	3320      	adds	r3, #32
 8002586:	2200      	movs	r2, #0
 8002588:	701a      	strb	r2, [r3, #0]
      break;
 800258a:	e016      	b.n	80025ba <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800258c:	78fb      	ldrb	r3, [r7, #3]
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	2134      	movs	r1, #52	@ 0x34
 8002592:	fb01 f303 	mul.w	r3, r1, r3
 8002596:	4413      	add	r3, r2
 8002598:	3320      	adds	r3, #32
 800259a:	2202      	movs	r2, #2
 800259c:	701a      	strb	r2, [r3, #0]
      break;
 800259e:	e00c      	b.n	80025ba <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80025a0:	78fb      	ldrb	r3, [r7, #3]
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	2134      	movs	r1, #52	@ 0x34
 80025a6:	fb01 f303 	mul.w	r3, r1, r3
 80025aa:	4413      	add	r3, r2
 80025ac:	3320      	adds	r3, #32
 80025ae:	2200      	movs	r2, #0
 80025b0:	701a      	strb	r2, [r3, #0]
      break;
 80025b2:	e002      	b.n	80025ba <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80025b4:	bf00      	nop
 80025b6:	e000      	b.n	80025ba <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80025b8:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80025ba:	78fb      	ldrb	r3, [r7, #3]
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	2134      	movs	r1, #52	@ 0x34
 80025c0:	fb01 f303 	mul.w	r3, r1, r3
 80025c4:	4413      	add	r3, r2
 80025c6:	3324      	adds	r3, #36	@ 0x24
 80025c8:	697a      	ldr	r2, [r7, #20]
 80025ca:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80025cc:	78fb      	ldrb	r3, [r7, #3]
 80025ce:	8b3a      	ldrh	r2, [r7, #24]
 80025d0:	6879      	ldr	r1, [r7, #4]
 80025d2:	2034      	movs	r0, #52	@ 0x34
 80025d4:	fb00 f303 	mul.w	r3, r0, r3
 80025d8:	440b      	add	r3, r1
 80025da:	332c      	adds	r3, #44	@ 0x2c
 80025dc:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80025de:	78fb      	ldrb	r3, [r7, #3]
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	2134      	movs	r1, #52	@ 0x34
 80025e4:	fb01 f303 	mul.w	r3, r1, r3
 80025e8:	4413      	add	r3, r2
 80025ea:	3344      	adds	r3, #68	@ 0x44
 80025ec:	2200      	movs	r2, #0
 80025ee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80025f0:	78fb      	ldrb	r3, [r7, #3]
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	2134      	movs	r1, #52	@ 0x34
 80025f6:	fb01 f303 	mul.w	r3, r1, r3
 80025fa:	4413      	add	r3, r2
 80025fc:	3330      	adds	r3, #48	@ 0x30
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002602:	78fb      	ldrb	r3, [r7, #3]
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	2134      	movs	r1, #52	@ 0x34
 8002608:	fb01 f303 	mul.w	r3, r1, r3
 800260c:	4413      	add	r3, r2
 800260e:	3315      	adds	r3, #21
 8002610:	78fa      	ldrb	r2, [r7, #3]
 8002612:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002614:	78fb      	ldrb	r3, [r7, #3]
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	2134      	movs	r1, #52	@ 0x34
 800261a:	fb01 f303 	mul.w	r3, r1, r3
 800261e:	4413      	add	r3, r2
 8002620:	3345      	adds	r3, #69	@ 0x45
 8002622:	2200      	movs	r2, #0
 8002624:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6818      	ldr	r0, [r3, #0]
 800262a:	78fb      	ldrb	r3, [r7, #3]
 800262c:	2234      	movs	r2, #52	@ 0x34
 800262e:	fb02 f303 	mul.w	r3, r2, r3
 8002632:	3310      	adds	r3, #16
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	4413      	add	r3, r2
 8002638:	3304      	adds	r3, #4
 800263a:	4619      	mov	r1, r3
 800263c:	f003 fdf4 	bl	8006228 <USB_HC_StartXfer>
 8002640:	4603      	mov	r3, r0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop

0800264c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4618      	mov	r0, r3
 8002664:	f003 fb41 	bl	8005cea <USB_GetMode>
 8002668:	4603      	mov	r3, r0
 800266a:	2b01      	cmp	r3, #1
 800266c:	f040 80fb 	bne.w	8002866 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4618      	mov	r0, r3
 8002676:	f003 fb04 	bl	8005c82 <USB_ReadInterrupts>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	f000 80f1 	beq.w	8002864 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4618      	mov	r0, r3
 8002688:	f003 fafb 	bl	8005c82 <USB_ReadInterrupts>
 800268c:	4603      	mov	r3, r0
 800268e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002692:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002696:	d104      	bne.n	80026a2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80026a0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f003 faeb 	bl	8005c82 <USB_ReadInterrupts>
 80026ac:	4603      	mov	r3, r0
 80026ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80026b6:	d104      	bne.n	80026c2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80026c0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f003 fadb 	bl	8005c82 <USB_ReadInterrupts>
 80026cc:	4603      	mov	r3, r0
 80026ce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80026d6:	d104      	bne.n	80026e2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80026e0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f003 facb 	bl	8005c82 <USB_ReadInterrupts>
 80026ec:	4603      	mov	r3, r0
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d103      	bne.n	80026fe <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2202      	movs	r2, #2
 80026fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4618      	mov	r0, r3
 8002704:	f003 fabd 	bl	8005c82 <USB_ReadInterrupts>
 8002708:	4603      	mov	r3, r0
 800270a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800270e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002712:	d120      	bne.n	8002756 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800271c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	2b00      	cmp	r3, #0
 800272c:	d113      	bne.n	8002756 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800272e:	2110      	movs	r1, #16
 8002730:	6938      	ldr	r0, [r7, #16]
 8002732:	f003 f9b4 	bl	8005a9e <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002736:	6938      	ldr	r0, [r7, #16]
 8002738:	f003 f9e3 	bl	8005b02 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	7a5b      	ldrb	r3, [r3, #9]
 8002740:	2b02      	cmp	r3, #2
 8002742:	d105      	bne.n	8002750 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2101      	movs	r1, #1
 800274a:	4618      	mov	r0, r3
 800274c:	f003 fb98 	bl	8005e80 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f006 f87d 	bl	8008850 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4618      	mov	r0, r3
 800275c:	f003 fa91 	bl	8005c82 <USB_ReadInterrupts>
 8002760:	4603      	mov	r3, r0
 8002762:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002766:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800276a:	d102      	bne.n	8002772 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f001 f8ba 	bl	80038e6 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4618      	mov	r0, r3
 8002778:	f003 fa83 	bl	8005c82 <USB_ReadInterrupts>
 800277c:	4603      	mov	r3, r0
 800277e:	f003 0308 	and.w	r3, r3, #8
 8002782:	2b08      	cmp	r3, #8
 8002784:	d106      	bne.n	8002794 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f006 f846 	bl	8008818 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2208      	movs	r2, #8
 8002792:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4618      	mov	r0, r3
 800279a:	f003 fa72 	bl	8005c82 <USB_ReadInterrupts>
 800279e:	4603      	mov	r3, r0
 80027a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80027a8:	d139      	bne.n	800281e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4618      	mov	r0, r3
 80027b0:	f003 fe32 	bl	8006418 <USB_HC_ReadInterrupt>
 80027b4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80027b6:	2300      	movs	r3, #0
 80027b8:	617b      	str	r3, [r7, #20]
 80027ba:	e025      	b.n	8002808 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	f003 030f 	and.w	r3, r3, #15
 80027c2:	68ba      	ldr	r2, [r7, #8]
 80027c4:	fa22 f303 	lsr.w	r3, r2, r3
 80027c8:	f003 0301 	and.w	r3, r3, #1
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d018      	beq.n	8002802 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	015a      	lsls	r2, r3, #5
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	4413      	add	r3, r2
 80027d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027e6:	d106      	bne.n	80027f6 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	4619      	mov	r1, r3
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 f8ed 	bl	80029ce <HCD_HC_IN_IRQHandler>
 80027f4:	e005      	b.n	8002802 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	4619      	mov	r1, r3
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f000 fcfc 	bl	80031fa <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	3301      	adds	r3, #1
 8002806:	617b      	str	r3, [r7, #20]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	795b      	ldrb	r3, [r3, #5]
 800280c:	461a      	mov	r2, r3
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	4293      	cmp	r3, r2
 8002812:	d3d3      	bcc.n	80027bc <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800281c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4618      	mov	r0, r3
 8002824:	f003 fa2d 	bl	8005c82 <USB_ReadInterrupts>
 8002828:	4603      	mov	r3, r0
 800282a:	f003 0310 	and.w	r3, r3, #16
 800282e:	2b10      	cmp	r3, #16
 8002830:	d101      	bne.n	8002836 <HAL_HCD_IRQHandler+0x1ea>
 8002832:	2301      	movs	r3, #1
 8002834:	e000      	b.n	8002838 <HAL_HCD_IRQHandler+0x1ec>
 8002836:	2300      	movs	r3, #0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d014      	beq.n	8002866 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	699a      	ldr	r2, [r3, #24]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 0210 	bic.w	r2, r2, #16
 800284a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 ff78 	bl	8003742 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	699a      	ldr	r2, [r3, #24]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f042 0210 	orr.w	r2, r2, #16
 8002860:	619a      	str	r2, [r3, #24]
 8002862:	e000      	b.n	8002866 <HAL_HCD_IRQHandler+0x21a>
      return;
 8002864:	bf00      	nop
    }
  }
}
 8002866:	3718      	adds	r7, #24
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}

0800286c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 800287a:	2b01      	cmp	r3, #1
 800287c:	d101      	bne.n	8002882 <HAL_HCD_Start+0x16>
 800287e:	2302      	movs	r3, #2
 8002880:	e013      	b.n	80028aa <HAL_HCD_Start+0x3e>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2201      	movs	r2, #1
 8002886:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2101      	movs	r1, #1
 8002890:	4618      	mov	r0, r3
 8002892:	f003 fb5c 	bl	8005f4e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4618      	mov	r0, r3
 800289c:	f003 f891 	bl	80059c2 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}

080028b2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80028b2:	b580      	push	{r7, lr}
 80028b4:	b082      	sub	sp, #8
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d101      	bne.n	80028c8 <HAL_HCD_Stop+0x16>
 80028c4:	2302      	movs	r3, #2
 80028c6:	e00d      	b.n	80028e4 <HAL_HCD_Stop+0x32>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_StopHost(hhcd->Instance);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4618      	mov	r0, r3
 80028d6:	f003 fed0 	bl	800667a <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3708      	adds	r7, #8
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4618      	mov	r0, r3
 80028fa:	f003 fafe 	bl	8005efa <USB_ResetPort>
 80028fe:	4603      	mov	r3, r0
}
 8002900:	4618      	mov	r0, r3
 8002902:	3708      	adds	r7, #8
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}

08002908 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	460b      	mov	r3, r1
 8002912:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002914:	78fb      	ldrb	r3, [r7, #3]
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	2134      	movs	r1, #52	@ 0x34
 800291a:	fb01 f303 	mul.w	r3, r1, r3
 800291e:	4413      	add	r3, r2
 8002920:	3344      	adds	r3, #68	@ 0x44
 8002922:	781b      	ldrb	r3, [r3, #0]
}
 8002924:	4618      	mov	r0, r3
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	460b      	mov	r3, r1
 800293a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800293c:	78fb      	ldrb	r3, [r7, #3]
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	2134      	movs	r1, #52	@ 0x34
 8002942:	fb01 f303 	mul.w	r3, r1, r3
 8002946:	4413      	add	r3, r2
 8002948:	3330      	adds	r3, #48	@ 0x30
 800294a:	681b      	ldr	r3, [r3, #0]
}
 800294c:	4618      	mov	r0, r3
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4618      	mov	r0, r3
 8002966:	f003 fb42 	bl	8005fee <USB_GetCurrentFrame>
 800296a:	4603      	mov	r3, r0
}
 800296c:	4618      	mov	r0, r3
 800296e:	3708      	adds	r7, #8
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}

08002974 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4618      	mov	r0, r3
 8002982:	f003 fb1d 	bl	8005fc0 <USB_GetHostSpeed>
 8002986:	4603      	mov	r3, r0
}
 8002988:	4618      	mov	r0, r3
 800298a:	3708      	adds	r7, #8
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	460b      	mov	r3, r1
 800299a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].hub_addr = 0U;
 800299c:	78fb      	ldrb	r3, [r7, #3]
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	2134      	movs	r1, #52	@ 0x34
 80029a2:	fb01 f303 	mul.w	r3, r1, r3
 80029a6:	4413      	add	r3, r2
 80029a8:	331c      	adds	r3, #28
 80029aa:	2200      	movs	r2, #0
 80029ac:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80029ae:	78fb      	ldrb	r3, [r7, #3]
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	2134      	movs	r1, #52	@ 0x34
 80029b4:	fb01 f303 	mul.w	r3, r1, r3
 80029b8:	4413      	add	r3, r2
 80029ba:	331b      	adds	r3, #27
 80029bc:	2200      	movs	r2, #0
 80029be:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80029c0:	2300      	movs	r3, #0
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr

080029ce <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80029ce:	b580      	push	{r7, lr}
 80029d0:	b086      	sub	sp, #24
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
 80029d6:	460b      	mov	r3, r1
 80029d8:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	78fa      	ldrb	r2, [r7, #3]
 80029ea:	4611      	mov	r1, r2
 80029ec:	4618      	mov	r0, r3
 80029ee:	f003 f95b 	bl	8005ca8 <USB_ReadChInterrupts>
 80029f2:	4603      	mov	r3, r0
 80029f4:	f003 0304 	and.w	r3, r3, #4
 80029f8:	2b04      	cmp	r3, #4
 80029fa:	d119      	bne.n	8002a30 <HCD_HC_IN_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80029fc:	78fb      	ldrb	r3, [r7, #3]
 80029fe:	015a      	lsls	r2, r3, #5
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	4413      	add	r3, r2
 8002a04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a08:	461a      	mov	r2, r3
 8002a0a:	2304      	movs	r3, #4
 8002a0c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002a0e:	78fb      	ldrb	r3, [r7, #3]
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	2134      	movs	r1, #52	@ 0x34
 8002a14:	fb01 f303 	mul.w	r3, r1, r3
 8002a18:	4413      	add	r3, r2
 8002a1a:	3345      	adds	r3, #69	@ 0x45
 8002a1c:	2207      	movs	r2, #7
 8002a1e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	78fa      	ldrb	r2, [r7, #3]
 8002a26:	4611      	mov	r1, r2
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f003 fd06 	bl	800643a <USB_HC_Halt>
 8002a2e:	e09a      	b.n	8002b66 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	78fa      	ldrb	r2, [r7, #3]
 8002a36:	4611      	mov	r1, r2
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f003 f935 	bl	8005ca8 <USB_ReadChInterrupts>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a48:	d11a      	bne.n	8002a80 <HCD_HC_IN_IRQHandler+0xb2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002a4a:	78fb      	ldrb	r3, [r7, #3]
 8002a4c:	015a      	lsls	r2, r3, #5
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	4413      	add	r3, r2
 8002a52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a56:	461a      	mov	r2, r3
 8002a58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a5c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002a5e:	78fb      	ldrb	r3, [r7, #3]
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	2134      	movs	r1, #52	@ 0x34
 8002a64:	fb01 f303 	mul.w	r3, r1, r3
 8002a68:	4413      	add	r3, r2
 8002a6a:	3345      	adds	r3, #69	@ 0x45
 8002a6c:	2208      	movs	r2, #8
 8002a6e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	78fa      	ldrb	r2, [r7, #3]
 8002a76:	4611      	mov	r1, r2
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f003 fcde 	bl	800643a <USB_HC_Halt>
 8002a7e:	e072      	b.n	8002b66 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	78fa      	ldrb	r2, [r7, #3]
 8002a86:	4611      	mov	r1, r2
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f003 f90d 	bl	8005ca8 <USB_ReadChInterrupts>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	f003 0308 	and.w	r3, r3, #8
 8002a94:	2b08      	cmp	r3, #8
 8002a96:	d119      	bne.n	8002acc <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002a98:	78fb      	ldrb	r3, [r7, #3]
 8002a9a:	015a      	lsls	r2, r3, #5
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	2308      	movs	r3, #8
 8002aa8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002aaa:	78fb      	ldrb	r3, [r7, #3]
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	2134      	movs	r1, #52	@ 0x34
 8002ab0:	fb01 f303 	mul.w	r3, r1, r3
 8002ab4:	4413      	add	r3, r2
 8002ab6:	3345      	adds	r3, #69	@ 0x45
 8002ab8:	2206      	movs	r2, #6
 8002aba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	78fa      	ldrb	r2, [r7, #3]
 8002ac2:	4611      	mov	r1, r2
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f003 fcb8 	bl	800643a <USB_HC_Halt>
 8002aca:	e04c      	b.n	8002b66 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	78fa      	ldrb	r2, [r7, #3]
 8002ad2:	4611      	mov	r1, r2
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f003 f8e7 	bl	8005ca8 <USB_ReadChInterrupts>
 8002ada:	4603      	mov	r3, r0
 8002adc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ae0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ae4:	d11a      	bne.n	8002b1c <HCD_HC_IN_IRQHandler+0x14e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002ae6:	78fb      	ldrb	r3, [r7, #3]
 8002ae8:	015a      	lsls	r2, r3, #5
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	4413      	add	r3, r2
 8002aee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002af2:	461a      	mov	r2, r3
 8002af4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002af8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002afa:	78fb      	ldrb	r3, [r7, #3]
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	2134      	movs	r1, #52	@ 0x34
 8002b00:	fb01 f303 	mul.w	r3, r1, r3
 8002b04:	4413      	add	r3, r2
 8002b06:	3345      	adds	r3, #69	@ 0x45
 8002b08:	2209      	movs	r2, #9
 8002b0a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	78fa      	ldrb	r2, [r7, #3]
 8002b12:	4611      	mov	r1, r2
 8002b14:	4618      	mov	r0, r3
 8002b16:	f003 fc90 	bl	800643a <USB_HC_Halt>
 8002b1a:	e024      	b.n	8002b66 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	78fa      	ldrb	r2, [r7, #3]
 8002b22:	4611      	mov	r1, r2
 8002b24:	4618      	mov	r0, r3
 8002b26:	f003 f8bf 	bl	8005ca8 <USB_ReadChInterrupts>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b30:	2b80      	cmp	r3, #128	@ 0x80
 8002b32:	d118      	bne.n	8002b66 <HCD_HC_IN_IRQHandler+0x198>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002b34:	78fb      	ldrb	r3, [r7, #3]
 8002b36:	015a      	lsls	r2, r3, #5
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	4413      	add	r3, r2
 8002b3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b40:	461a      	mov	r2, r3
 8002b42:	2380      	movs	r3, #128	@ 0x80
 8002b44:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002b46:	78fb      	ldrb	r3, [r7, #3]
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	2134      	movs	r1, #52	@ 0x34
 8002b4c:	fb01 f303 	mul.w	r3, r1, r3
 8002b50:	4413      	add	r3, r2
 8002b52:	3345      	adds	r3, #69	@ 0x45
 8002b54:	2207      	movs	r2, #7
 8002b56:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	78fa      	ldrb	r2, [r7, #3]
 8002b5e:	4611      	mov	r1, r2
 8002b60:	4618      	mov	r0, r3
 8002b62:	f003 fc6a 	bl	800643a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	78fa      	ldrb	r2, [r7, #3]
 8002b6c:	4611      	mov	r1, r2
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f003 f89a 	bl	8005ca8 <USB_ReadChInterrupts>
 8002b74:	4603      	mov	r3, r0
 8002b76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b7e:	d111      	bne.n	8002ba4 <HCD_HC_IN_IRQHandler+0x1d6>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	78fa      	ldrb	r2, [r7, #3]
 8002b86:	4611      	mov	r1, r2
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f003 fc56 	bl	800643a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002b8e:	78fb      	ldrb	r3, [r7, #3]
 8002b90:	015a      	lsls	r2, r3, #5
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	4413      	add	r3, r2
 8002b96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ba0:	6093      	str	r3, [r2, #8]
 8002ba2:	e327      	b.n	80031f4 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	78fa      	ldrb	r2, [r7, #3]
 8002baa:	4611      	mov	r1, r2
 8002bac:	4618      	mov	r0, r3
 8002bae:	f003 f87b 	bl	8005ca8 <USB_ReadChInterrupts>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	f003 0301 	and.w	r3, r3, #1
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	f040 80c9 	bne.w	8002d50 <HCD_HC_IN_IRQHandler+0x382>
  {
    hhcd->hc[chnum].state = HC_XFRC;
 8002bbe:	78fb      	ldrb	r3, [r7, #3]
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	2134      	movs	r1, #52	@ 0x34
 8002bc4:	fb01 f303 	mul.w	r3, r1, r3
 8002bc8:	4413      	add	r3, r2
 8002bca:	3345      	adds	r3, #69	@ 0x45
 8002bcc:	2201      	movs	r2, #1
 8002bce:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002bd0:	78fb      	ldrb	r3, [r7, #3]
 8002bd2:	687a      	ldr	r2, [r7, #4]
 8002bd4:	2134      	movs	r1, #52	@ 0x34
 8002bd6:	fb01 f303 	mul.w	r3, r1, r3
 8002bda:	4413      	add	r3, r2
 8002bdc:	3340      	adds	r3, #64	@ 0x40
 8002bde:	2200      	movs	r2, #0
 8002be0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002be2:	78fb      	ldrb	r3, [r7, #3]
 8002be4:	015a      	lsls	r2, r3, #5
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	4413      	add	r3, r2
 8002bea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bee:	461a      	mov	r2, r3
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002bf4:	78fb      	ldrb	r3, [r7, #3]
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	2134      	movs	r1, #52	@ 0x34
 8002bfa:	fb01 f303 	mul.w	r3, r1, r3
 8002bfe:	4413      	add	r3, r2
 8002c00:	331d      	adds	r3, #29
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d009      	beq.n	8002c1c <HCD_HC_IN_IRQHandler+0x24e>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002c08:	78fb      	ldrb	r3, [r7, #3]
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	2134      	movs	r1, #52	@ 0x34
 8002c0e:	fb01 f303 	mul.w	r3, r1, r3
 8002c12:	4413      	add	r3, r2
 8002c14:	331d      	adds	r3, #29
 8002c16:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d110      	bne.n	8002c3e <HCD_HC_IN_IRQHandler+0x270>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	78fa      	ldrb	r2, [r7, #3]
 8002c22:	4611      	mov	r1, r2
 8002c24:	4618      	mov	r0, r3
 8002c26:	f003 fc08 	bl	800643a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002c2a:	78fb      	ldrb	r3, [r7, #3]
 8002c2c:	015a      	lsls	r2, r3, #5
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	4413      	add	r3, r2
 8002c32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c36:	461a      	mov	r2, r3
 8002c38:	2310      	movs	r3, #16
 8002c3a:	6093      	str	r3, [r2, #8]
 8002c3c:	e039      	b.n	8002cb2 <HCD_HC_IN_IRQHandler+0x2e4>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002c3e:	78fb      	ldrb	r3, [r7, #3]
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	2134      	movs	r1, #52	@ 0x34
 8002c44:	fb01 f303 	mul.w	r3, r1, r3
 8002c48:	4413      	add	r3, r2
 8002c4a:	331d      	adds	r3, #29
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	2b03      	cmp	r3, #3
 8002c50:	d009      	beq.n	8002c66 <HCD_HC_IN_IRQHandler+0x298>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002c52:	78fb      	ldrb	r3, [r7, #3]
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	2134      	movs	r1, #52	@ 0x34
 8002c58:	fb01 f303 	mul.w	r3, r1, r3
 8002c5c:	4413      	add	r3, r2
 8002c5e:	331d      	adds	r3, #29
 8002c60:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d125      	bne.n	8002cb2 <HCD_HC_IN_IRQHandler+0x2e4>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002c66:	78fb      	ldrb	r3, [r7, #3]
 8002c68:	015a      	lsls	r2, r3, #5
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	78fa      	ldrb	r2, [r7, #3]
 8002c76:	0151      	lsls	r1, r2, #5
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	440a      	add	r2, r1
 8002c7c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c80:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002c84:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002c86:	78fb      	ldrb	r3, [r7, #3]
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	2134      	movs	r1, #52	@ 0x34
 8002c8c:	fb01 f303 	mul.w	r3, r1, r3
 8002c90:	4413      	add	r3, r2
 8002c92:	3344      	adds	r3, #68	@ 0x44
 8002c94:	2201      	movs	r2, #1
 8002c96:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002c98:	78fb      	ldrb	r3, [r7, #3]
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	2134      	movs	r1, #52	@ 0x34
 8002c9e:	fb01 f303 	mul.w	r3, r1, r3
 8002ca2:	4413      	add	r3, r2
 8002ca4:	3344      	adds	r3, #68	@ 0x44
 8002ca6:	781a      	ldrb	r2, [r3, #0]
 8002ca8:	78fb      	ldrb	r3, [r7, #3]
 8002caa:	4619      	mov	r1, r3
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f005 fddd 	bl	800886c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	799b      	ldrb	r3, [r3, #6]
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d135      	bne.n	8002d26 <HCD_HC_IN_IRQHandler+0x358>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002cba:	78fb      	ldrb	r3, [r7, #3]
 8002cbc:	687a      	ldr	r2, [r7, #4]
 8002cbe:	2134      	movs	r1, #52	@ 0x34
 8002cc0:	fb01 f303 	mul.w	r3, r1, r3
 8002cc4:	4413      	add	r3, r2
 8002cc6:	3330      	adds	r3, #48	@ 0x30
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	78fa      	ldrb	r2, [r7, #3]
 8002ccc:	6879      	ldr	r1, [r7, #4]
 8002cce:	2034      	movs	r0, #52	@ 0x34
 8002cd0:	fb00 f202 	mul.w	r2, r0, r2
 8002cd4:	440a      	add	r2, r1
 8002cd6:	321e      	adds	r2, #30
 8002cd8:	8812      	ldrh	r2, [r2, #0]
 8002cda:	4413      	add	r3, r2
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	78fa      	ldrb	r2, [r7, #3]
 8002ce0:	6879      	ldr	r1, [r7, #4]
 8002ce2:	2034      	movs	r0, #52	@ 0x34
 8002ce4:	fb00 f202 	mul.w	r2, r0, r2
 8002ce8:	440a      	add	r2, r1
 8002cea:	321e      	adds	r2, #30
 8002cec:	8812      	ldrh	r2, [r2, #0]
 8002cee:	fbb3 f3f2 	udiv	r3, r3, r2
 8002cf2:	f003 0301 	and.w	r3, r3, #1
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f000 827c 	beq.w	80031f4 <HCD_HC_IN_IRQHandler+0x826>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002cfc:	78fb      	ldrb	r3, [r7, #3]
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	2134      	movs	r1, #52	@ 0x34
 8002d02:	fb01 f303 	mul.w	r3, r1, r3
 8002d06:	4413      	add	r3, r2
 8002d08:	3334      	adds	r3, #52	@ 0x34
 8002d0a:	781a      	ldrb	r2, [r3, #0]
 8002d0c:	78fb      	ldrb	r3, [r7, #3]
 8002d0e:	f082 0201 	eor.w	r2, r2, #1
 8002d12:	b2d0      	uxtb	r0, r2
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	2134      	movs	r1, #52	@ 0x34
 8002d18:	fb01 f303 	mul.w	r3, r1, r3
 8002d1c:	4413      	add	r3, r2
 8002d1e:	3334      	adds	r3, #52	@ 0x34
 8002d20:	4602      	mov	r2, r0
 8002d22:	701a      	strb	r2, [r3, #0]
 8002d24:	e266      	b.n	80031f4 <HCD_HC_IN_IRQHandler+0x826>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002d26:	78fb      	ldrb	r3, [r7, #3]
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	2134      	movs	r1, #52	@ 0x34
 8002d2c:	fb01 f303 	mul.w	r3, r1, r3
 8002d30:	4413      	add	r3, r2
 8002d32:	3334      	adds	r3, #52	@ 0x34
 8002d34:	781a      	ldrb	r2, [r3, #0]
 8002d36:	78fb      	ldrb	r3, [r7, #3]
 8002d38:	f082 0201 	eor.w	r2, r2, #1
 8002d3c:	b2d0      	uxtb	r0, r2
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	2134      	movs	r1, #52	@ 0x34
 8002d42:	fb01 f303 	mul.w	r3, r1, r3
 8002d46:	4413      	add	r3, r2
 8002d48:	3334      	adds	r3, #52	@ 0x34
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	701a      	strb	r2, [r3, #0]
 8002d4e:	e251      	b.n	80031f4 <HCD_HC_IN_IRQHandler+0x826>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	78fa      	ldrb	r2, [r7, #3]
 8002d56:	4611      	mov	r1, r2
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f002 ffa5 	bl	8005ca8 <USB_ReadChInterrupts>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	f003 0320 	and.w	r3, r3, #32
 8002d64:	2b20      	cmp	r3, #32
 8002d66:	d112      	bne.n	8002d8e <HCD_HC_IN_IRQHandler+0x3c0>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002d68:	78fb      	ldrb	r3, [r7, #3]
 8002d6a:	015a      	lsls	r2, r3, #5
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	4413      	add	r3, r2
 8002d70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d74:	461a      	mov	r2, r3
 8002d76:	2320      	movs	r3, #32
 8002d78:	6093      	str	r3, [r2, #8]

    hhcd->hc[chnum].NakCnt = 0U;
 8002d7a:	78fb      	ldrb	r3, [r7, #3]
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	2134      	movs	r1, #52	@ 0x34
 8002d80:	fb01 f303 	mul.w	r3, r1, r3
 8002d84:	4413      	add	r3, r2
 8002d86:	333c      	adds	r3, #60	@ 0x3c
 8002d88:	2200      	movs	r2, #0
 8002d8a:	601a      	str	r2, [r3, #0]
 8002d8c:	e232      	b.n	80031f4 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	78fa      	ldrb	r2, [r7, #3]
 8002d94:	4611      	mov	r1, r2
 8002d96:	4618      	mov	r0, r3
 8002d98:	f002 ff86 	bl	8005ca8 <USB_ReadChInterrupts>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	f003 0302 	and.w	r3, r3, #2
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	f040 818d 	bne.w	80030c2 <HCD_HC_IN_IRQHandler+0x6f4>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002da8:	78fb      	ldrb	r3, [r7, #3]
 8002daa:	015a      	lsls	r2, r3, #5
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	4413      	add	r3, r2
 8002db0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002db4:	461a      	mov	r2, r3
 8002db6:	2302      	movs	r3, #2
 8002db8:	6093      	str	r3, [r2, #8]

    tmpreg = USBx_HC(chnum)->HCCHAR;
 8002dba:	78fb      	ldrb	r3, [r7, #3]
 8002dbc:	015a      	lsls	r2, r3, #5
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	60fb      	str	r3, [r7, #12]

    if ((tmpreg & USB_OTG_HCCHAR_CHDIS) != 0U)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f040 820c 	bne.w	80031ee <HCD_HC_IN_IRQHandler+0x820>
    {
      /* Halt received while channel disable still in progress */
      return;
    }

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002dd6:	78fb      	ldrb	r3, [r7, #3]
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	2134      	movs	r1, #52	@ 0x34
 8002ddc:	fb01 f303 	mul.w	r3, r1, r3
 8002de0:	4413      	add	r3, r2
 8002de2:	3345      	adds	r3, #69	@ 0x45
 8002de4:	781b      	ldrb	r3, [r3, #0]
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d112      	bne.n	8002e10 <HCD_HC_IN_IRQHandler+0x442>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002dea:	78fb      	ldrb	r3, [r7, #3]
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	2134      	movs	r1, #52	@ 0x34
 8002df0:	fb01 f303 	mul.w	r3, r1, r3
 8002df4:	4413      	add	r3, r2
 8002df6:	3345      	adds	r3, #69	@ 0x45
 8002df8:	2202      	movs	r2, #2
 8002dfa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002dfc:	78fb      	ldrb	r3, [r7, #3]
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	2134      	movs	r1, #52	@ 0x34
 8002e02:	fb01 f303 	mul.w	r3, r1, r3
 8002e06:	4413      	add	r3, r2
 8002e08:	3344      	adds	r3, #68	@ 0x44
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	701a      	strb	r2, [r3, #0]
 8002e0e:	e14a      	b.n	80030a6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002e10:	78fb      	ldrb	r3, [r7, #3]
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	2134      	movs	r1, #52	@ 0x34
 8002e16:	fb01 f303 	mul.w	r3, r1, r3
 8002e1a:	4413      	add	r3, r2
 8002e1c:	3345      	adds	r3, #69	@ 0x45
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	2b06      	cmp	r3, #6
 8002e22:	d112      	bne.n	8002e4a <HCD_HC_IN_IRQHandler+0x47c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002e24:	78fb      	ldrb	r3, [r7, #3]
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	2134      	movs	r1, #52	@ 0x34
 8002e2a:	fb01 f303 	mul.w	r3, r1, r3
 8002e2e:	4413      	add	r3, r2
 8002e30:	3345      	adds	r3, #69	@ 0x45
 8002e32:	2202      	movs	r2, #2
 8002e34:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002e36:	78fb      	ldrb	r3, [r7, #3]
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	2134      	movs	r1, #52	@ 0x34
 8002e3c:	fb01 f303 	mul.w	r3, r1, r3
 8002e40:	4413      	add	r3, r2
 8002e42:	3344      	adds	r3, #68	@ 0x44
 8002e44:	2205      	movs	r2, #5
 8002e46:	701a      	strb	r2, [r3, #0]
 8002e48:	e12d      	b.n	80030a6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002e4a:	78fb      	ldrb	r3, [r7, #3]
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	2134      	movs	r1, #52	@ 0x34
 8002e50:	fb01 f303 	mul.w	r3, r1, r3
 8002e54:	4413      	add	r3, r2
 8002e56:	3345      	adds	r3, #69	@ 0x45
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	2b07      	cmp	r3, #7
 8002e5c:	d009      	beq.n	8002e72 <HCD_HC_IN_IRQHandler+0x4a4>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002e5e:	78fb      	ldrb	r3, [r7, #3]
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	2134      	movs	r1, #52	@ 0x34
 8002e64:	fb01 f303 	mul.w	r3, r1, r3
 8002e68:	4413      	add	r3, r2
 8002e6a:	3345      	adds	r3, #69	@ 0x45
 8002e6c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002e6e:	2b09      	cmp	r3, #9
 8002e70:	d16d      	bne.n	8002f4e <HCD_HC_IN_IRQHandler+0x580>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002e72:	78fb      	ldrb	r3, [r7, #3]
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	2134      	movs	r1, #52	@ 0x34
 8002e78:	fb01 f303 	mul.w	r3, r1, r3
 8002e7c:	4413      	add	r3, r2
 8002e7e:	3345      	adds	r3, #69	@ 0x45
 8002e80:	2202      	movs	r2, #2
 8002e82:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002e84:	78fb      	ldrb	r3, [r7, #3]
 8002e86:	6879      	ldr	r1, [r7, #4]
 8002e88:	2234      	movs	r2, #52	@ 0x34
 8002e8a:	fb03 f202 	mul.w	r2, r3, r2
 8002e8e:	440a      	add	r2, r1
 8002e90:	3240      	adds	r2, #64	@ 0x40
 8002e92:	6812      	ldr	r2, [r2, #0]
 8002e94:	3201      	adds	r2, #1
 8002e96:	6879      	ldr	r1, [r7, #4]
 8002e98:	2034      	movs	r0, #52	@ 0x34
 8002e9a:	fb00 f303 	mul.w	r3, r0, r3
 8002e9e:	440b      	add	r3, r1
 8002ea0:	3340      	adds	r3, #64	@ 0x40
 8002ea2:	601a      	str	r2, [r3, #0]

      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002ea4:	78fb      	ldrb	r3, [r7, #3]
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	2134      	movs	r1, #52	@ 0x34
 8002eaa:	fb01 f303 	mul.w	r3, r1, r3
 8002eae:	4413      	add	r3, r2
 8002eb0:	3340      	adds	r3, #64	@ 0x40
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d912      	bls.n	8002ede <HCD_HC_IN_IRQHandler+0x510>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002eb8:	78fb      	ldrb	r3, [r7, #3]
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	2134      	movs	r1, #52	@ 0x34
 8002ebe:	fb01 f303 	mul.w	r3, r1, r3
 8002ec2:	4413      	add	r3, r2
 8002ec4:	3340      	adds	r3, #64	@ 0x40
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002eca:	78fb      	ldrb	r3, [r7, #3]
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	2134      	movs	r1, #52	@ 0x34
 8002ed0:	fb01 f303 	mul.w	r3, r1, r3
 8002ed4:	4413      	add	r3, r2
 8002ed6:	3344      	adds	r3, #68	@ 0x44
 8002ed8:	2204      	movs	r2, #4
 8002eda:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002edc:	e0e2      	b.n	80030a4 <HCD_HC_IN_IRQHandler+0x6d6>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ede:	78fb      	ldrb	r3, [r7, #3]
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	2134      	movs	r1, #52	@ 0x34
 8002ee4:	fb01 f303 	mul.w	r3, r1, r3
 8002ee8:	4413      	add	r3, r2
 8002eea:	3344      	adds	r3, #68	@ 0x44
 8002eec:	2202      	movs	r2, #2
 8002eee:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ef0:	78fb      	ldrb	r3, [r7, #3]
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	2134      	movs	r1, #52	@ 0x34
 8002ef6:	fb01 f303 	mul.w	r3, r1, r3
 8002efa:	4413      	add	r3, r2
 8002efc:	331d      	adds	r3, #29
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d00a      	beq.n	8002f1a <HCD_HC_IN_IRQHandler+0x54c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002f04:	78fb      	ldrb	r3, [r7, #3]
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	2134      	movs	r1, #52	@ 0x34
 8002f0a:	fb01 f303 	mul.w	r3, r1, r3
 8002f0e:	4413      	add	r3, r2
 8002f10:	331d      	adds	r3, #29
 8002f12:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	f040 80c5 	bne.w	80030a4 <HCD_HC_IN_IRQHandler+0x6d6>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002f1a:	78fb      	ldrb	r3, [r7, #3]
 8002f1c:	015a      	lsls	r2, r3, #5
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	4413      	add	r3, r2
 8002f22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002f30:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002f38:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002f3a:	78fb      	ldrb	r3, [r7, #3]
 8002f3c:	015a      	lsls	r2, r3, #5
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	4413      	add	r3, r2
 8002f42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f46:	461a      	mov	r2, r3
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002f4c:	e0aa      	b.n	80030a4 <HCD_HC_IN_IRQHandler+0x6d6>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002f4e:	78fb      	ldrb	r3, [r7, #3]
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	2134      	movs	r1, #52	@ 0x34
 8002f54:	fb01 f303 	mul.w	r3, r1, r3
 8002f58:	4413      	add	r3, r2
 8002f5a:	3345      	adds	r3, #69	@ 0x45
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	2b05      	cmp	r3, #5
 8002f60:	d109      	bne.n	8002f76 <HCD_HC_IN_IRQHandler+0x5a8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f62:	78fb      	ldrb	r3, [r7, #3]
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	2134      	movs	r1, #52	@ 0x34
 8002f68:	fb01 f303 	mul.w	r3, r1, r3
 8002f6c:	4413      	add	r3, r2
 8002f6e:	3345      	adds	r3, #69	@ 0x45
 8002f70:	2202      	movs	r2, #2
 8002f72:	701a      	strb	r2, [r3, #0]
 8002f74:	e097      	b.n	80030a6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002f76:	78fb      	ldrb	r3, [r7, #3]
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	2134      	movs	r1, #52	@ 0x34
 8002f7c:	fb01 f303 	mul.w	r3, r1, r3
 8002f80:	4413      	add	r3, r2
 8002f82:	3345      	adds	r3, #69	@ 0x45
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	2b03      	cmp	r3, #3
 8002f88:	d109      	bne.n	8002f9e <HCD_HC_IN_IRQHandler+0x5d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f8a:	78fb      	ldrb	r3, [r7, #3]
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	2134      	movs	r1, #52	@ 0x34
 8002f90:	fb01 f303 	mul.w	r3, r1, r3
 8002f94:	4413      	add	r3, r2
 8002f96:	3345      	adds	r3, #69	@ 0x45
 8002f98:	2202      	movs	r2, #2
 8002f9a:	701a      	strb	r2, [r3, #0]
 8002f9c:	e083      	b.n	80030a6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002f9e:	78fb      	ldrb	r3, [r7, #3]
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	2134      	movs	r1, #52	@ 0x34
 8002fa4:	fb01 f303 	mul.w	r3, r1, r3
 8002fa8:	4413      	add	r3, r2
 8002faa:	3345      	adds	r3, #69	@ 0x45
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d13f      	bne.n	8003032 <HCD_HC_IN_IRQHandler+0x664>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002fb2:	78fb      	ldrb	r3, [r7, #3]
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	2134      	movs	r1, #52	@ 0x34
 8002fb8:	fb01 f303 	mul.w	r3, r1, r3
 8002fbc:	4413      	add	r3, r2
 8002fbe:	3345      	adds	r3, #69	@ 0x45
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002fc4:	78fb      	ldrb	r3, [r7, #3]
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	2134      	movs	r1, #52	@ 0x34
 8002fca:	fb01 f303 	mul.w	r3, r1, r3
 8002fce:	4413      	add	r3, r2
 8002fd0:	3344      	adds	r3, #68	@ 0x44
 8002fd2:	2202      	movs	r2, #2
 8002fd4:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002fd6:	78fb      	ldrb	r3, [r7, #3]
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	2134      	movs	r1, #52	@ 0x34
 8002fdc:	fb01 f303 	mul.w	r3, r1, r3
 8002fe0:	4413      	add	r3, r2
 8002fe2:	331d      	adds	r3, #29
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d009      	beq.n	8002ffe <HCD_HC_IN_IRQHandler+0x630>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002fea:	78fb      	ldrb	r3, [r7, #3]
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	2134      	movs	r1, #52	@ 0x34
 8002ff0:	fb01 f303 	mul.w	r3, r1, r3
 8002ff4:	4413      	add	r3, r2
 8002ff6:	331d      	adds	r3, #29
 8002ff8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d153      	bne.n	80030a6 <HCD_HC_IN_IRQHandler+0x6d8>
        }
        else
#endif /* defined (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE) && (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE == 1) */
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002ffe:	78fb      	ldrb	r3, [r7, #3]
 8003000:	015a      	lsls	r2, r3, #5
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	4413      	add	r3, r2
 8003006:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003014:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800301c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800301e:	78fb      	ldrb	r3, [r7, #3]
 8003020:	015a      	lsls	r2, r3, #5
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	4413      	add	r3, r2
 8003026:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800302a:	461a      	mov	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6013      	str	r3, [r2, #0]
 8003030:	e039      	b.n	80030a6 <HCD_HC_IN_IRQHandler+0x6d8>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003032:	78fb      	ldrb	r3, [r7, #3]
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	2134      	movs	r1, #52	@ 0x34
 8003038:	fb01 f303 	mul.w	r3, r1, r3
 800303c:	4413      	add	r3, r2
 800303e:	3345      	adds	r3, #69	@ 0x45
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	2b08      	cmp	r3, #8
 8003044:	d122      	bne.n	800308c <HCD_HC_IN_IRQHandler+0x6be>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003046:	78fb      	ldrb	r3, [r7, #3]
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	2134      	movs	r1, #52	@ 0x34
 800304c:	fb01 f303 	mul.w	r3, r1, r3
 8003050:	4413      	add	r3, r2
 8003052:	3345      	adds	r3, #69	@ 0x45
 8003054:	2202      	movs	r2, #2
 8003056:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003058:	78fb      	ldrb	r3, [r7, #3]
 800305a:	6879      	ldr	r1, [r7, #4]
 800305c:	2234      	movs	r2, #52	@ 0x34
 800305e:	fb03 f202 	mul.w	r2, r3, r2
 8003062:	440a      	add	r2, r1
 8003064:	3240      	adds	r2, #64	@ 0x40
 8003066:	6812      	ldr	r2, [r2, #0]
 8003068:	3201      	adds	r2, #1
 800306a:	6879      	ldr	r1, [r7, #4]
 800306c:	2034      	movs	r0, #52	@ 0x34
 800306e:	fb00 f303 	mul.w	r3, r0, r3
 8003072:	440b      	add	r3, r1
 8003074:	3340      	adds	r3, #64	@ 0x40
 8003076:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003078:	78fb      	ldrb	r3, [r7, #3]
 800307a:	687a      	ldr	r2, [r7, #4]
 800307c:	2134      	movs	r1, #52	@ 0x34
 800307e:	fb01 f303 	mul.w	r3, r1, r3
 8003082:	4413      	add	r3, r2
 8003084:	3344      	adds	r3, #68	@ 0x44
 8003086:	2204      	movs	r2, #4
 8003088:	701a      	strb	r2, [r3, #0]
 800308a:	e00c      	b.n	80030a6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800308c:	78fb      	ldrb	r3, [r7, #3]
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	2134      	movs	r1, #52	@ 0x34
 8003092:	fb01 f303 	mul.w	r3, r1, r3
 8003096:	4413      	add	r3, r2
 8003098:	3345      	adds	r3, #69	@ 0x45
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	2b02      	cmp	r3, #2
 800309e:	f000 80a8 	beq.w	80031f2 <HCD_HC_IN_IRQHandler+0x824>
 80030a2:	e000      	b.n	80030a6 <HCD_HC_IN_IRQHandler+0x6d8>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80030a4:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80030a6:	78fb      	ldrb	r3, [r7, #3]
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	2134      	movs	r1, #52	@ 0x34
 80030ac:	fb01 f303 	mul.w	r3, r1, r3
 80030b0:	4413      	add	r3, r2
 80030b2:	3344      	adds	r3, #68	@ 0x44
 80030b4:	781a      	ldrb	r2, [r3, #0]
 80030b6:	78fb      	ldrb	r3, [r7, #3]
 80030b8:	4619      	mov	r1, r3
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f005 fbd6 	bl	800886c <HAL_HCD_HC_NotifyURBChange_Callback>
 80030c0:	e098      	b.n	80031f4 <HCD_HC_IN_IRQHandler+0x826>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	78fa      	ldrb	r2, [r7, #3]
 80030c8:	4611      	mov	r1, r2
 80030ca:	4618      	mov	r0, r3
 80030cc:	f002 fdec 	bl	8005ca8 <USB_ReadChInterrupts>
 80030d0:	4603      	mov	r3, r0
 80030d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030d6:	2b40      	cmp	r3, #64	@ 0x40
 80030d8:	d122      	bne.n	8003120 <HCD_HC_IN_IRQHandler+0x752>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80030da:	78fb      	ldrb	r3, [r7, #3]
 80030dc:	015a      	lsls	r2, r3, #5
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	4413      	add	r3, r2
 80030e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030e6:	461a      	mov	r2, r3
 80030e8:	2340      	movs	r3, #64	@ 0x40
 80030ea:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80030ec:	78fb      	ldrb	r3, [r7, #3]
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	2134      	movs	r1, #52	@ 0x34
 80030f2:	fb01 f303 	mul.w	r3, r1, r3
 80030f6:	4413      	add	r3, r2
 80030f8:	3345      	adds	r3, #69	@ 0x45
 80030fa:	2205      	movs	r2, #5
 80030fc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80030fe:	78fb      	ldrb	r3, [r7, #3]
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	2134      	movs	r1, #52	@ 0x34
 8003104:	fb01 f303 	mul.w	r3, r1, r3
 8003108:	4413      	add	r3, r2
 800310a:	3340      	adds	r3, #64	@ 0x40
 800310c:	2200      	movs	r2, #0
 800310e:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	78fa      	ldrb	r2, [r7, #3]
 8003116:	4611      	mov	r1, r2
 8003118:	4618      	mov	r0, r3
 800311a:	f003 f98e 	bl	800643a <USB_HC_Halt>
 800311e:	e069      	b.n	80031f4 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	78fa      	ldrb	r2, [r7, #3]
 8003126:	4611      	mov	r1, r2
 8003128:	4618      	mov	r0, r3
 800312a:	f002 fdbd 	bl	8005ca8 <USB_ReadChInterrupts>
 800312e:	4603      	mov	r3, r0
 8003130:	f003 0310 	and.w	r3, r3, #16
 8003134:	2b10      	cmp	r3, #16
 8003136:	d15d      	bne.n	80031f4 <HCD_HC_IN_IRQHandler+0x826>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003138:	78fb      	ldrb	r3, [r7, #3]
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	2134      	movs	r1, #52	@ 0x34
 800313e:	fb01 f303 	mul.w	r3, r1, r3
 8003142:	4413      	add	r3, r2
 8003144:	331d      	adds	r3, #29
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	2b03      	cmp	r3, #3
 800314a:	d119      	bne.n	8003180 <HCD_HC_IN_IRQHandler+0x7b2>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800314c:	78fb      	ldrb	r3, [r7, #3]
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	2134      	movs	r1, #52	@ 0x34
 8003152:	fb01 f303 	mul.w	r3, r1, r3
 8003156:	4413      	add	r3, r2
 8003158:	3340      	adds	r3, #64	@ 0x40
 800315a:	2200      	movs	r2, #0
 800315c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800315e:	78fb      	ldrb	r3, [r7, #3]
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	2134      	movs	r1, #52	@ 0x34
 8003164:	fb01 f303 	mul.w	r3, r1, r3
 8003168:	4413      	add	r3, r2
 800316a:	3345      	adds	r3, #69	@ 0x45
 800316c:	2204      	movs	r2, #4
 800316e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	78fa      	ldrb	r2, [r7, #3]
 8003176:	4611      	mov	r1, r2
 8003178:	4618      	mov	r0, r3
 800317a:	f003 f95e 	bl	800643a <USB_HC_Halt>
 800317e:	e02c      	b.n	80031da <HCD_HC_IN_IRQHandler+0x80c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003180:	78fb      	ldrb	r3, [r7, #3]
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	2134      	movs	r1, #52	@ 0x34
 8003186:	fb01 f303 	mul.w	r3, r1, r3
 800318a:	4413      	add	r3, r2
 800318c:	331d      	adds	r3, #29
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d009      	beq.n	80031a8 <HCD_HC_IN_IRQHandler+0x7da>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003194:	78fb      	ldrb	r3, [r7, #3]
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	2134      	movs	r1, #52	@ 0x34
 800319a:	fb01 f303 	mul.w	r3, r1, r3
 800319e:	4413      	add	r3, r2
 80031a0:	331d      	adds	r3, #29
 80031a2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d118      	bne.n	80031da <HCD_HC_IN_IRQHandler+0x80c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80031a8:	78fb      	ldrb	r3, [r7, #3]
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	2134      	movs	r1, #52	@ 0x34
 80031ae:	fb01 f303 	mul.w	r3, r1, r3
 80031b2:	4413      	add	r3, r2
 80031b4:	3340      	adds	r3, #64	@ 0x40
 80031b6:	2200      	movs	r2, #0
 80031b8:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80031ba:	78fb      	ldrb	r3, [r7, #3]
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	2134      	movs	r1, #52	@ 0x34
 80031c0:	fb01 f303 	mul.w	r3, r1, r3
 80031c4:	4413      	add	r3, r2
 80031c6:	3345      	adds	r3, #69	@ 0x45
 80031c8:	2204      	movs	r2, #4
 80031ca:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	78fa      	ldrb	r2, [r7, #3]
 80031d2:	4611      	mov	r1, r2
 80031d4:	4618      	mov	r0, r3
 80031d6:	f003 f930 	bl	800643a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80031da:	78fb      	ldrb	r3, [r7, #3]
 80031dc:	015a      	lsls	r2, r3, #5
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	4413      	add	r3, r2
 80031e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031e6:	461a      	mov	r2, r3
 80031e8:	2310      	movs	r3, #16
 80031ea:	6093      	str	r3, [r2, #8]
 80031ec:	e002      	b.n	80031f4 <HCD_HC_IN_IRQHandler+0x826>
      return;
 80031ee:	bf00      	nop
 80031f0:	e000      	b.n	80031f4 <HCD_HC_IN_IRQHandler+0x826>
        return;
 80031f2:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80031f4:	3718      	adds	r7, #24
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}

080031fa <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80031fa:	b580      	push	{r7, lr}
 80031fc:	b086      	sub	sp, #24
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
 8003202:	460b      	mov	r3, r1
 8003204:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	78fa      	ldrb	r2, [r7, #3]
 8003216:	4611      	mov	r1, r2
 8003218:	4618      	mov	r0, r3
 800321a:	f002 fd45 	bl	8005ca8 <USB_ReadChInterrupts>
 800321e:	4603      	mov	r3, r0
 8003220:	f003 0304 	and.w	r3, r3, #4
 8003224:	2b04      	cmp	r3, #4
 8003226:	d119      	bne.n	800325c <HCD_HC_OUT_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003228:	78fb      	ldrb	r3, [r7, #3]
 800322a:	015a      	lsls	r2, r3, #5
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	4413      	add	r3, r2
 8003230:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003234:	461a      	mov	r2, r3
 8003236:	2304      	movs	r3, #4
 8003238:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800323a:	78fb      	ldrb	r3, [r7, #3]
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	2134      	movs	r1, #52	@ 0x34
 8003240:	fb01 f303 	mul.w	r3, r1, r3
 8003244:	4413      	add	r3, r2
 8003246:	3345      	adds	r3, #69	@ 0x45
 8003248:	2207      	movs	r2, #7
 800324a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	78fa      	ldrb	r2, [r7, #3]
 8003252:	4611      	mov	r1, r2
 8003254:	4618      	mov	r0, r3
 8003256:	f003 f8f0 	bl	800643a <USB_HC_Halt>
 800325a:	e26f      	b.n	800373c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	78fa      	ldrb	r2, [r7, #3]
 8003262:	4611      	mov	r1, r2
 8003264:	4618      	mov	r0, r3
 8003266:	f002 fd1f 	bl	8005ca8 <USB_ReadChInterrupts>
 800326a:	4603      	mov	r3, r0
 800326c:	f003 0320 	and.w	r3, r3, #32
 8003270:	2b20      	cmp	r3, #32
 8003272:	d109      	bne.n	8003288 <HCD_HC_OUT_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003274:	78fb      	ldrb	r3, [r7, #3]
 8003276:	015a      	lsls	r2, r3, #5
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	4413      	add	r3, r2
 800327c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003280:	461a      	mov	r2, r3
 8003282:	2320      	movs	r3, #32
 8003284:	6093      	str	r3, [r2, #8]
 8003286:	e259      	b.n	800373c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	78fa      	ldrb	r2, [r7, #3]
 800328e:	4611      	mov	r1, r2
 8003290:	4618      	mov	r0, r3
 8003292:	f002 fd09 	bl	8005ca8 <USB_ReadChInterrupts>
 8003296:	4603      	mov	r3, r0
 8003298:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800329c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032a0:	d111      	bne.n	80032c6 <HCD_HC_OUT_IRQHandler+0xcc>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80032a2:	78fb      	ldrb	r3, [r7, #3]
 80032a4:	015a      	lsls	r2, r3, #5
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	4413      	add	r3, r2
 80032aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032ae:	461a      	mov	r2, r3
 80032b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80032b4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	78fa      	ldrb	r2, [r7, #3]
 80032bc:	4611      	mov	r1, r2
 80032be:	4618      	mov	r0, r3
 80032c0:	f003 f8bb 	bl	800643a <USB_HC_Halt>
 80032c4:	e23a      	b.n	800373c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	78fa      	ldrb	r2, [r7, #3]
 80032cc:	4611      	mov	r1, r2
 80032ce:	4618      	mov	r0, r3
 80032d0:	f002 fcea 	bl	8005ca8 <USB_ReadChInterrupts>
 80032d4:	4603      	mov	r3, r0
 80032d6:	f003 0301 	and.w	r3, r3, #1
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d122      	bne.n	8003324 <HCD_HC_OUT_IRQHandler+0x12a>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80032de:	78fb      	ldrb	r3, [r7, #3]
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	2134      	movs	r1, #52	@ 0x34
 80032e4:	fb01 f303 	mul.w	r3, r1, r3
 80032e8:	4413      	add	r3, r2
 80032ea:	3340      	adds	r3, #64	@ 0x40
 80032ec:	2200      	movs	r2, #0
 80032ee:	601a      	str	r2, [r3, #0]

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80032f0:	78fb      	ldrb	r3, [r7, #3]
 80032f2:	015a      	lsls	r2, r3, #5
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	4413      	add	r3, r2
 80032f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032fc:	461a      	mov	r2, r3
 80032fe:	2301      	movs	r3, #1
 8003300:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003302:	78fb      	ldrb	r3, [r7, #3]
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	2134      	movs	r1, #52	@ 0x34
 8003308:	fb01 f303 	mul.w	r3, r1, r3
 800330c:	4413      	add	r3, r2
 800330e:	3345      	adds	r3, #69	@ 0x45
 8003310:	2201      	movs	r2, #1
 8003312:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	78fa      	ldrb	r2, [r7, #3]
 800331a:	4611      	mov	r1, r2
 800331c:	4618      	mov	r0, r3
 800331e:	f003 f88c 	bl	800643a <USB_HC_Halt>
 8003322:	e20b      	b.n	800373c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	78fa      	ldrb	r2, [r7, #3]
 800332a:	4611      	mov	r1, r2
 800332c:	4618      	mov	r0, r3
 800332e:	f002 fcbb 	bl	8005ca8 <USB_ReadChInterrupts>
 8003332:	4603      	mov	r3, r0
 8003334:	f003 0308 	and.w	r3, r3, #8
 8003338:	2b08      	cmp	r3, #8
 800333a:	d119      	bne.n	8003370 <HCD_HC_OUT_IRQHandler+0x176>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800333c:	78fb      	ldrb	r3, [r7, #3]
 800333e:	015a      	lsls	r2, r3, #5
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	4413      	add	r3, r2
 8003344:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003348:	461a      	mov	r2, r3
 800334a:	2308      	movs	r3, #8
 800334c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800334e:	78fb      	ldrb	r3, [r7, #3]
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	2134      	movs	r1, #52	@ 0x34
 8003354:	fb01 f303 	mul.w	r3, r1, r3
 8003358:	4413      	add	r3, r2
 800335a:	3345      	adds	r3, #69	@ 0x45
 800335c:	2206      	movs	r2, #6
 800335e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	78fa      	ldrb	r2, [r7, #3]
 8003366:	4611      	mov	r1, r2
 8003368:	4618      	mov	r0, r3
 800336a:	f003 f866 	bl	800643a <USB_HC_Halt>
 800336e:	e1e5      	b.n	800373c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	78fa      	ldrb	r2, [r7, #3]
 8003376:	4611      	mov	r1, r2
 8003378:	4618      	mov	r0, r3
 800337a:	f002 fc95 	bl	8005ca8 <USB_ReadChInterrupts>
 800337e:	4603      	mov	r3, r0
 8003380:	f003 0310 	and.w	r3, r3, #16
 8003384:	2b10      	cmp	r3, #16
 8003386:	d122      	bne.n	80033ce <HCD_HC_OUT_IRQHandler+0x1d4>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003388:	78fb      	ldrb	r3, [r7, #3]
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	2134      	movs	r1, #52	@ 0x34
 800338e:	fb01 f303 	mul.w	r3, r1, r3
 8003392:	4413      	add	r3, r2
 8003394:	3340      	adds	r3, #64	@ 0x40
 8003396:	2200      	movs	r2, #0
 8003398:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800339a:	78fb      	ldrb	r3, [r7, #3]
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	2134      	movs	r1, #52	@ 0x34
 80033a0:	fb01 f303 	mul.w	r3, r1, r3
 80033a4:	4413      	add	r3, r2
 80033a6:	3345      	adds	r3, #69	@ 0x45
 80033a8:	2204      	movs	r2, #4
 80033aa:	701a      	strb	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	78fa      	ldrb	r2, [r7, #3]
 80033b2:	4611      	mov	r1, r2
 80033b4:	4618      	mov	r0, r3
 80033b6:	f003 f840 	bl	800643a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80033ba:	78fb      	ldrb	r3, [r7, #3]
 80033bc:	015a      	lsls	r2, r3, #5
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	4413      	add	r3, r2
 80033c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033c6:	461a      	mov	r2, r3
 80033c8:	2310      	movs	r3, #16
 80033ca:	6093      	str	r3, [r2, #8]
 80033cc:	e1b6      	b.n	800373c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	78fa      	ldrb	r2, [r7, #3]
 80033d4:	4611      	mov	r1, r2
 80033d6:	4618      	mov	r0, r3
 80033d8:	f002 fc66 	bl	8005ca8 <USB_ReadChInterrupts>
 80033dc:	4603      	mov	r3, r0
 80033de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033e2:	2b80      	cmp	r3, #128	@ 0x80
 80033e4:	d119      	bne.n	800341a <HCD_HC_OUT_IRQHandler+0x220>
  {
    hhcd->hc[chnum].state = HC_XACTERR;
 80033e6:	78fb      	ldrb	r3, [r7, #3]
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	2134      	movs	r1, #52	@ 0x34
 80033ec:	fb01 f303 	mul.w	r3, r1, r3
 80033f0:	4413      	add	r3, r2
 80033f2:	3345      	adds	r3, #69	@ 0x45
 80033f4:	2207      	movs	r2, #7
 80033f6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	78fa      	ldrb	r2, [r7, #3]
 80033fe:	4611      	mov	r1, r2
 8003400:	4618      	mov	r0, r3
 8003402:	f003 f81a 	bl	800643a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003406:	78fb      	ldrb	r3, [r7, #3]
 8003408:	015a      	lsls	r2, r3, #5
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	4413      	add	r3, r2
 800340e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003412:	461a      	mov	r2, r3
 8003414:	2380      	movs	r3, #128	@ 0x80
 8003416:	6093      	str	r3, [r2, #8]
 8003418:	e190      	b.n	800373c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	78fa      	ldrb	r2, [r7, #3]
 8003420:	4611      	mov	r1, r2
 8003422:	4618      	mov	r0, r3
 8003424:	f002 fc40 	bl	8005ca8 <USB_ReadChInterrupts>
 8003428:	4603      	mov	r3, r0
 800342a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800342e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003432:	d11a      	bne.n	800346a <HCD_HC_OUT_IRQHandler+0x270>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003434:	78fb      	ldrb	r3, [r7, #3]
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	2134      	movs	r1, #52	@ 0x34
 800343a:	fb01 f303 	mul.w	r3, r1, r3
 800343e:	4413      	add	r3, r2
 8003440:	3345      	adds	r3, #69	@ 0x45
 8003442:	2209      	movs	r2, #9
 8003444:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	78fa      	ldrb	r2, [r7, #3]
 800344c:	4611      	mov	r1, r2
 800344e:	4618      	mov	r0, r3
 8003450:	f002 fff3 	bl	800643a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003454:	78fb      	ldrb	r3, [r7, #3]
 8003456:	015a      	lsls	r2, r3, #5
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	4413      	add	r3, r2
 800345c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003460:	461a      	mov	r2, r3
 8003462:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003466:	6093      	str	r3, [r2, #8]
 8003468:	e168      	b.n	800373c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	78fa      	ldrb	r2, [r7, #3]
 8003470:	4611      	mov	r1, r2
 8003472:	4618      	mov	r0, r3
 8003474:	f002 fc18 	bl	8005ca8 <USB_ReadChInterrupts>
 8003478:	4603      	mov	r3, r0
 800347a:	f003 0302 	and.w	r3, r3, #2
 800347e:	2b02      	cmp	r3, #2
 8003480:	f040 8159 	bne.w	8003736 <HCD_HC_OUT_IRQHandler+0x53c>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003484:	78fb      	ldrb	r3, [r7, #3]
 8003486:	015a      	lsls	r2, r3, #5
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	4413      	add	r3, r2
 800348c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003490:	461a      	mov	r2, r3
 8003492:	2302      	movs	r3, #2
 8003494:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003496:	78fb      	ldrb	r3, [r7, #3]
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	2134      	movs	r1, #52	@ 0x34
 800349c:	fb01 f303 	mul.w	r3, r1, r3
 80034a0:	4413      	add	r3, r2
 80034a2:	3345      	adds	r3, #69	@ 0x45
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d17c      	bne.n	80035a4 <HCD_HC_OUT_IRQHandler+0x3aa>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80034aa:	78fb      	ldrb	r3, [r7, #3]
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	2134      	movs	r1, #52	@ 0x34
 80034b0:	fb01 f303 	mul.w	r3, r1, r3
 80034b4:	4413      	add	r3, r2
 80034b6:	3345      	adds	r3, #69	@ 0x45
 80034b8:	2202      	movs	r2, #2
 80034ba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80034bc:	78fb      	ldrb	r3, [r7, #3]
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	2134      	movs	r1, #52	@ 0x34
 80034c2:	fb01 f303 	mul.w	r3, r1, r3
 80034c6:	4413      	add	r3, r2
 80034c8:	3344      	adds	r3, #68	@ 0x44
 80034ca:	2201      	movs	r2, #1
 80034cc:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80034ce:	78fb      	ldrb	r3, [r7, #3]
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	2134      	movs	r1, #52	@ 0x34
 80034d4:	fb01 f303 	mul.w	r3, r1, r3
 80034d8:	4413      	add	r3, r2
 80034da:	331d      	adds	r3, #29
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	2b01      	cmp	r3, #1
 80034e0:	f000 811b 	beq.w	800371a <HCD_HC_OUT_IRQHandler+0x520>
      {
        if (hhcd->Init.dma_enable == 0U)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	799b      	ldrb	r3, [r3, #6]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d113      	bne.n	8003514 <HCD_HC_OUT_IRQHandler+0x31a>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80034ec:	78fb      	ldrb	r3, [r7, #3]
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	2134      	movs	r1, #52	@ 0x34
 80034f2:	fb01 f303 	mul.w	r3, r1, r3
 80034f6:	4413      	add	r3, r2
 80034f8:	3335      	adds	r3, #53	@ 0x35
 80034fa:	781a      	ldrb	r2, [r3, #0]
 80034fc:	78fb      	ldrb	r3, [r7, #3]
 80034fe:	f082 0201 	eor.w	r2, r2, #1
 8003502:	b2d0      	uxtb	r0, r2
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	2134      	movs	r1, #52	@ 0x34
 8003508:	fb01 f303 	mul.w	r3, r1, r3
 800350c:	4413      	add	r3, r2
 800350e:	3335      	adds	r3, #53	@ 0x35
 8003510:	4602      	mov	r2, r0
 8003512:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	799b      	ldrb	r3, [r3, #6]
 8003518:	2b01      	cmp	r3, #1
 800351a:	f040 80fe 	bne.w	800371a <HCD_HC_OUT_IRQHandler+0x520>
 800351e:	78fb      	ldrb	r3, [r7, #3]
 8003520:	687a      	ldr	r2, [r7, #4]
 8003522:	2134      	movs	r1, #52	@ 0x34
 8003524:	fb01 f303 	mul.w	r3, r1, r3
 8003528:	4413      	add	r3, r2
 800352a:	332c      	adds	r3, #44	@ 0x2c
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2b00      	cmp	r3, #0
 8003530:	f000 80f3 	beq.w	800371a <HCD_HC_OUT_IRQHandler+0x520>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003534:	78fb      	ldrb	r3, [r7, #3]
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	2134      	movs	r1, #52	@ 0x34
 800353a:	fb01 f303 	mul.w	r3, r1, r3
 800353e:	4413      	add	r3, r2
 8003540:	332c      	adds	r3, #44	@ 0x2c
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	78fa      	ldrb	r2, [r7, #3]
 8003546:	6879      	ldr	r1, [r7, #4]
 8003548:	2034      	movs	r0, #52	@ 0x34
 800354a:	fb00 f202 	mul.w	r2, r0, r2
 800354e:	440a      	add	r2, r1
 8003550:	321e      	adds	r2, #30
 8003552:	8812      	ldrh	r2, [r2, #0]
 8003554:	4413      	add	r3, r2
 8003556:	3b01      	subs	r3, #1
 8003558:	78fa      	ldrb	r2, [r7, #3]
 800355a:	6879      	ldr	r1, [r7, #4]
 800355c:	2034      	movs	r0, #52	@ 0x34
 800355e:	fb00 f202 	mul.w	r2, r0, r2
 8003562:	440a      	add	r2, r1
 8003564:	321e      	adds	r2, #30
 8003566:	8812      	ldrh	r2, [r2, #0]
 8003568:	fbb3 f3f2 	udiv	r3, r3, r2
 800356c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	f003 0301 	and.w	r3, r3, #1
 8003574:	2b00      	cmp	r3, #0
 8003576:	f000 80d0 	beq.w	800371a <HCD_HC_OUT_IRQHandler+0x520>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800357a:	78fb      	ldrb	r3, [r7, #3]
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	2134      	movs	r1, #52	@ 0x34
 8003580:	fb01 f303 	mul.w	r3, r1, r3
 8003584:	4413      	add	r3, r2
 8003586:	3335      	adds	r3, #53	@ 0x35
 8003588:	781a      	ldrb	r2, [r3, #0]
 800358a:	78fb      	ldrb	r3, [r7, #3]
 800358c:	f082 0201 	eor.w	r2, r2, #1
 8003590:	b2d0      	uxtb	r0, r2
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	2134      	movs	r1, #52	@ 0x34
 8003596:	fb01 f303 	mul.w	r3, r1, r3
 800359a:	4413      	add	r3, r2
 800359c:	3335      	adds	r3, #53	@ 0x35
 800359e:	4602      	mov	r2, r0
 80035a0:	701a      	strb	r2, [r3, #0]
 80035a2:	e0ba      	b.n	800371a <HCD_HC_OUT_IRQHandler+0x520>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80035a4:	78fb      	ldrb	r3, [r7, #3]
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	2134      	movs	r1, #52	@ 0x34
 80035aa:	fb01 f303 	mul.w	r3, r1, r3
 80035ae:	4413      	add	r3, r2
 80035b0:	3345      	adds	r3, #69	@ 0x45
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	2b03      	cmp	r3, #3
 80035b6:	d109      	bne.n	80035cc <HCD_HC_OUT_IRQHandler+0x3d2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80035b8:	78fb      	ldrb	r3, [r7, #3]
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	2134      	movs	r1, #52	@ 0x34
 80035be:	fb01 f303 	mul.w	r3, r1, r3
 80035c2:	4413      	add	r3, r2
 80035c4:	3345      	adds	r3, #69	@ 0x45
 80035c6:	2202      	movs	r2, #2
 80035c8:	701a      	strb	r2, [r3, #0]
 80035ca:	e0a6      	b.n	800371a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80035cc:	78fb      	ldrb	r3, [r7, #3]
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	2134      	movs	r1, #52	@ 0x34
 80035d2:	fb01 f303 	mul.w	r3, r1, r3
 80035d6:	4413      	add	r3, r2
 80035d8:	3345      	adds	r3, #69	@ 0x45
 80035da:	781b      	ldrb	r3, [r3, #0]
 80035dc:	2b04      	cmp	r3, #4
 80035de:	d112      	bne.n	8003606 <HCD_HC_OUT_IRQHandler+0x40c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80035e0:	78fb      	ldrb	r3, [r7, #3]
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	2134      	movs	r1, #52	@ 0x34
 80035e6:	fb01 f303 	mul.w	r3, r1, r3
 80035ea:	4413      	add	r3, r2
 80035ec:	3345      	adds	r3, #69	@ 0x45
 80035ee:	2202      	movs	r2, #2
 80035f0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80035f2:	78fb      	ldrb	r3, [r7, #3]
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	2134      	movs	r1, #52	@ 0x34
 80035f8:	fb01 f303 	mul.w	r3, r1, r3
 80035fc:	4413      	add	r3, r2
 80035fe:	3344      	adds	r3, #68	@ 0x44
 8003600:	2202      	movs	r2, #2
 8003602:	701a      	strb	r2, [r3, #0]
 8003604:	e089      	b.n	800371a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003606:	78fb      	ldrb	r3, [r7, #3]
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	2134      	movs	r1, #52	@ 0x34
 800360c:	fb01 f303 	mul.w	r3, r1, r3
 8003610:	4413      	add	r3, r2
 8003612:	3345      	adds	r3, #69	@ 0x45
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	2b06      	cmp	r3, #6
 8003618:	d112      	bne.n	8003640 <HCD_HC_OUT_IRQHandler+0x446>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800361a:	78fb      	ldrb	r3, [r7, #3]
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	2134      	movs	r1, #52	@ 0x34
 8003620:	fb01 f303 	mul.w	r3, r1, r3
 8003624:	4413      	add	r3, r2
 8003626:	3345      	adds	r3, #69	@ 0x45
 8003628:	2202      	movs	r2, #2
 800362a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800362c:	78fb      	ldrb	r3, [r7, #3]
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	2134      	movs	r1, #52	@ 0x34
 8003632:	fb01 f303 	mul.w	r3, r1, r3
 8003636:	4413      	add	r3, r2
 8003638:	3344      	adds	r3, #68	@ 0x44
 800363a:	2205      	movs	r2, #5
 800363c:	701a      	strb	r2, [r3, #0]
 800363e:	e06c      	b.n	800371a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003640:	78fb      	ldrb	r3, [r7, #3]
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	2134      	movs	r1, #52	@ 0x34
 8003646:	fb01 f303 	mul.w	r3, r1, r3
 800364a:	4413      	add	r3, r2
 800364c:	3345      	adds	r3, #69	@ 0x45
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	2b07      	cmp	r3, #7
 8003652:	d009      	beq.n	8003668 <HCD_HC_OUT_IRQHandler+0x46e>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003654:	78fb      	ldrb	r3, [r7, #3]
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	2134      	movs	r1, #52	@ 0x34
 800365a:	fb01 f303 	mul.w	r3, r1, r3
 800365e:	4413      	add	r3, r2
 8003660:	3345      	adds	r3, #69	@ 0x45
 8003662:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003664:	2b09      	cmp	r3, #9
 8003666:	d168      	bne.n	800373a <HCD_HC_OUT_IRQHandler+0x540>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003668:	78fb      	ldrb	r3, [r7, #3]
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	2134      	movs	r1, #52	@ 0x34
 800366e:	fb01 f303 	mul.w	r3, r1, r3
 8003672:	4413      	add	r3, r2
 8003674:	3345      	adds	r3, #69	@ 0x45
 8003676:	2202      	movs	r2, #2
 8003678:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800367a:	78fb      	ldrb	r3, [r7, #3]
 800367c:	6879      	ldr	r1, [r7, #4]
 800367e:	2234      	movs	r2, #52	@ 0x34
 8003680:	fb03 f202 	mul.w	r2, r3, r2
 8003684:	440a      	add	r2, r1
 8003686:	3240      	adds	r2, #64	@ 0x40
 8003688:	6812      	ldr	r2, [r2, #0]
 800368a:	3201      	adds	r2, #1
 800368c:	6879      	ldr	r1, [r7, #4]
 800368e:	2034      	movs	r0, #52	@ 0x34
 8003690:	fb00 f303 	mul.w	r3, r0, r3
 8003694:	440b      	add	r3, r1
 8003696:	3340      	adds	r3, #64	@ 0x40
 8003698:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800369a:	78fb      	ldrb	r3, [r7, #3]
 800369c:	687a      	ldr	r2, [r7, #4]
 800369e:	2134      	movs	r1, #52	@ 0x34
 80036a0:	fb01 f303 	mul.w	r3, r1, r3
 80036a4:	4413      	add	r3, r2
 80036a6:	3340      	adds	r3, #64	@ 0x40
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d912      	bls.n	80036d4 <HCD_HC_OUT_IRQHandler+0x4da>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80036ae:	78fb      	ldrb	r3, [r7, #3]
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	2134      	movs	r1, #52	@ 0x34
 80036b4:	fb01 f303 	mul.w	r3, r1, r3
 80036b8:	4413      	add	r3, r2
 80036ba:	3340      	adds	r3, #64	@ 0x40
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80036c0:	78fb      	ldrb	r3, [r7, #3]
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	2134      	movs	r1, #52	@ 0x34
 80036c6:	fb01 f303 	mul.w	r3, r1, r3
 80036ca:	4413      	add	r3, r2
 80036cc:	3344      	adds	r3, #68	@ 0x44
 80036ce:	2204      	movs	r2, #4
 80036d0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80036d2:	e021      	b.n	8003718 <HCD_HC_OUT_IRQHandler+0x51e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80036d4:	78fb      	ldrb	r3, [r7, #3]
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	2134      	movs	r1, #52	@ 0x34
 80036da:	fb01 f303 	mul.w	r3, r1, r3
 80036de:	4413      	add	r3, r2
 80036e0:	3344      	adds	r3, #68	@ 0x44
 80036e2:	2202      	movs	r2, #2
 80036e4:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80036e6:	78fb      	ldrb	r3, [r7, #3]
 80036e8:	015a      	lsls	r2, r3, #5
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	4413      	add	r3, r2
 80036ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80036fc:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003704:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003706:	78fb      	ldrb	r3, [r7, #3]
 8003708:	015a      	lsls	r2, r3, #5
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	4413      	add	r3, r2
 800370e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003712:	461a      	mov	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003718:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800371a:	78fb      	ldrb	r3, [r7, #3]
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	2134      	movs	r1, #52	@ 0x34
 8003720:	fb01 f303 	mul.w	r3, r1, r3
 8003724:	4413      	add	r3, r2
 8003726:	3344      	adds	r3, #68	@ 0x44
 8003728:	781a      	ldrb	r2, [r3, #0]
 800372a:	78fb      	ldrb	r3, [r7, #3]
 800372c:	4619      	mov	r1, r3
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f005 f89c 	bl	800886c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003734:	e002      	b.n	800373c <HCD_HC_OUT_IRQHandler+0x542>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003736:	bf00      	nop
 8003738:	e000      	b.n	800373c <HCD_HC_OUT_IRQHandler+0x542>
      return;
 800373a:	bf00      	nop
  }
}
 800373c:	3718      	adds	r7, #24
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}

08003742 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003742:	b580      	push	{r7, lr}
 8003744:	b08a      	sub	sp, #40	@ 0x28
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003752:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	6a1b      	ldr	r3, [r3, #32]
 800375a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	f003 030f 	and.w	r3, r3, #15
 8003762:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	0c5b      	lsrs	r3, r3, #17
 8003768:	f003 030f 	and.w	r3, r3, #15
 800376c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	091b      	lsrs	r3, r3, #4
 8003772:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003776:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	2b02      	cmp	r3, #2
 800377c:	d004      	beq.n	8003788 <HCD_RXQLVL_IRQHandler+0x46>
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	2b05      	cmp	r3, #5
 8003782:	f000 80a9 	beq.w	80038d8 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003786:	e0aa      	b.n	80038de <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	2b00      	cmp	r3, #0
 800378c:	f000 80a6 	beq.w	80038dc <HCD_RXQLVL_IRQHandler+0x19a>
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	2134      	movs	r1, #52	@ 0x34
 8003796:	fb01 f303 	mul.w	r3, r1, r3
 800379a:	4413      	add	r3, r2
 800379c:	3324      	adds	r3, #36	@ 0x24
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	f000 809b 	beq.w	80038dc <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	2134      	movs	r1, #52	@ 0x34
 80037ac:	fb01 f303 	mul.w	r3, r1, r3
 80037b0:	4413      	add	r3, r2
 80037b2:	3330      	adds	r3, #48	@ 0x30
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	441a      	add	r2, r3
 80037ba:	6879      	ldr	r1, [r7, #4]
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	2034      	movs	r0, #52	@ 0x34
 80037c0:	fb00 f303 	mul.w	r3, r0, r3
 80037c4:	440b      	add	r3, r1
 80037c6:	332c      	adds	r3, #44	@ 0x2c
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d87a      	bhi.n	80038c4 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6818      	ldr	r0, [r3, #0]
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	2134      	movs	r1, #52	@ 0x34
 80037d8:	fb01 f303 	mul.w	r3, r1, r3
 80037dc:	4413      	add	r3, r2
 80037de:	3324      	adds	r3, #36	@ 0x24
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	693a      	ldr	r2, [r7, #16]
 80037e4:	b292      	uxth	r2, r2
 80037e6:	4619      	mov	r1, r3
 80037e8:	f002 f9f3 	bl	8005bd2 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	2134      	movs	r1, #52	@ 0x34
 80037f2:	fb01 f303 	mul.w	r3, r1, r3
 80037f6:	4413      	add	r3, r2
 80037f8:	3324      	adds	r3, #36	@ 0x24
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	441a      	add	r2, r3
 8003800:	6879      	ldr	r1, [r7, #4]
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	2034      	movs	r0, #52	@ 0x34
 8003806:	fb00 f303 	mul.w	r3, r0, r3
 800380a:	440b      	add	r3, r1
 800380c:	3324      	adds	r3, #36	@ 0x24
 800380e:	601a      	str	r2, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	2134      	movs	r1, #52	@ 0x34
 8003816:	fb01 f303 	mul.w	r3, r1, r3
 800381a:	4413      	add	r3, r2
 800381c:	3330      	adds	r3, #48	@ 0x30
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	441a      	add	r2, r3
 8003824:	6879      	ldr	r1, [r7, #4]
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	2034      	movs	r0, #52	@ 0x34
 800382a:	fb00 f303 	mul.w	r3, r0, r3
 800382e:	440b      	add	r3, r1
 8003830:	3330      	adds	r3, #48	@ 0x30
 8003832:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003834:	69bb      	ldr	r3, [r7, #24]
 8003836:	015a      	lsls	r2, r3, #5
 8003838:	6a3b      	ldr	r3, [r7, #32]
 800383a:	4413      	add	r3, r2
 800383c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	0cdb      	lsrs	r3, r3, #19
 8003844:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003848:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	2134      	movs	r1, #52	@ 0x34
 8003850:	fb01 f303 	mul.w	r3, r1, r3
 8003854:	4413      	add	r3, r2
 8003856:	331e      	adds	r3, #30
 8003858:	881b      	ldrh	r3, [r3, #0]
 800385a:	461a      	mov	r2, r3
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	4293      	cmp	r3, r2
 8003860:	d13c      	bne.n	80038dc <HCD_RXQLVL_IRQHandler+0x19a>
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d039      	beq.n	80038dc <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	015a      	lsls	r2, r3, #5
 800386c:	6a3b      	ldr	r3, [r7, #32]
 800386e:	4413      	add	r3, r2
 8003870:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800387e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003886:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	015a      	lsls	r2, r3, #5
 800388c:	6a3b      	ldr	r3, [r7, #32]
 800388e:	4413      	add	r3, r2
 8003890:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003894:	461a      	mov	r2, r3
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	2134      	movs	r1, #52	@ 0x34
 80038a0:	fb01 f303 	mul.w	r3, r1, r3
 80038a4:	4413      	add	r3, r2
 80038a6:	3334      	adds	r3, #52	@ 0x34
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	f083 0301 	eor.w	r3, r3, #1
 80038ae:	b2d8      	uxtb	r0, r3
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	2134      	movs	r1, #52	@ 0x34
 80038b6:	fb01 f303 	mul.w	r3, r1, r3
 80038ba:	4413      	add	r3, r2
 80038bc:	3334      	adds	r3, #52	@ 0x34
 80038be:	4602      	mov	r2, r0
 80038c0:	701a      	strb	r2, [r3, #0]
      break;
 80038c2:	e00b      	b.n	80038dc <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	2134      	movs	r1, #52	@ 0x34
 80038ca:	fb01 f303 	mul.w	r3, r1, r3
 80038ce:	4413      	add	r3, r2
 80038d0:	3344      	adds	r3, #68	@ 0x44
 80038d2:	2204      	movs	r2, #4
 80038d4:	701a      	strb	r2, [r3, #0]
      break;
 80038d6:	e001      	b.n	80038dc <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80038d8:	bf00      	nop
 80038da:	e000      	b.n	80038de <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80038dc:	bf00      	nop
  }
}
 80038de:	bf00      	nop
 80038e0:	3728      	adds	r7, #40	@ 0x28
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b086      	sub	sp, #24
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003912:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b02      	cmp	r3, #2
 800391c:	d10b      	bne.n	8003936 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	f003 0301 	and.w	r3, r3, #1
 8003924:	2b01      	cmp	r3, #1
 8003926:	d102      	bne.n	800392e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f004 ff83 	bl	8008834 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	f043 0302 	orr.w	r3, r3, #2
 8003934:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	f003 0308 	and.w	r3, r3, #8
 800393c:	2b08      	cmp	r3, #8
 800393e:	d132      	bne.n	80039a6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	f043 0308 	orr.w	r3, r3, #8
 8003946:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f003 0304 	and.w	r3, r3, #4
 800394e:	2b04      	cmp	r3, #4
 8003950:	d126      	bne.n	80039a0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	7a5b      	ldrb	r3, [r3, #9]
 8003956:	2b02      	cmp	r3, #2
 8003958:	d113      	bne.n	8003982 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003960:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003964:	d106      	bne.n	8003974 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2102      	movs	r1, #2
 800396c:	4618      	mov	r0, r3
 800396e:	f002 fa87 	bl	8005e80 <USB_InitFSLSPClkSel>
 8003972:	e011      	b.n	8003998 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2101      	movs	r1, #1
 800397a:	4618      	mov	r0, r3
 800397c:	f002 fa80 	bl	8005e80 <USB_InitFSLSPClkSel>
 8003980:	e00a      	b.n	8003998 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	79db      	ldrb	r3, [r3, #7]
 8003986:	2b01      	cmp	r3, #1
 8003988:	d106      	bne.n	8003998 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003990:	461a      	mov	r2, r3
 8003992:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003996:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f004 ff75 	bl	8008888 <HAL_HCD_PortEnabled_Callback>
 800399e:	e002      	b.n	80039a6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f004 ff7f 	bl	80088a4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f003 0320 	and.w	r3, r3, #32
 80039ac:	2b20      	cmp	r3, #32
 80039ae:	d103      	bne.n	80039b8 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	f043 0320 	orr.w	r3, r3, #32
 80039b6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80039be:	461a      	mov	r2, r3
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	6013      	str	r3, [r2, #0]
}
 80039c4:	bf00      	nop
 80039c6:	3718      	adds	r7, #24
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}

080039cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b082      	sub	sp, #8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d101      	bne.n	80039de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e08d      	b.n	8003afa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d106      	bne.n	80039f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f7fd feb6 	bl	8001764 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2224      	movs	r2, #36	@ 0x24
 80039fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0201 	bic.w	r2, r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685a      	ldr	r2, [r3, #4]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a1c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	689a      	ldr	r2, [r3, #8]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a2c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d107      	bne.n	8003a46 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	689a      	ldr	r2, [r3, #8]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a42:	609a      	str	r2, [r3, #8]
 8003a44:	e006      	b.n	8003a54 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	689a      	ldr	r2, [r3, #8]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003a52:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d108      	bne.n	8003a6e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	685a      	ldr	r2, [r3, #4]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a6a:	605a      	str	r2, [r3, #4]
 8003a6c:	e007      	b.n	8003a7e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	685a      	ldr	r2, [r3, #4]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a7c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	6812      	ldr	r2, [r2, #0]
 8003a88:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003a8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a90:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	68da      	ldr	r2, [r3, #12]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003aa0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	691a      	ldr	r2, [r3, #16]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	69d9      	ldr	r1, [r3, #28]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a1a      	ldr	r2, [r3, #32]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f042 0201 	orr.w	r2, r2, #1
 8003ada:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2220      	movs	r2, #32
 8003ae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3708      	adds	r7, #8
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
	...

08003b04 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b088      	sub	sp, #32
 8003b08:	af02      	add	r7, sp, #8
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	4608      	mov	r0, r1
 8003b0e:	4611      	mov	r1, r2
 8003b10:	461a      	mov	r2, r3
 8003b12:	4603      	mov	r3, r0
 8003b14:	817b      	strh	r3, [r7, #10]
 8003b16:	460b      	mov	r3, r1
 8003b18:	813b      	strh	r3, [r7, #8]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b20      	cmp	r3, #32
 8003b28:	f040 80f9 	bne.w	8003d1e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b2c:	6a3b      	ldr	r3, [r7, #32]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d002      	beq.n	8003b38 <HAL_I2C_Mem_Write+0x34>
 8003b32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d105      	bne.n	8003b44 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b3e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e0ed      	b.n	8003d20 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d101      	bne.n	8003b52 <HAL_I2C_Mem_Write+0x4e>
 8003b4e:	2302      	movs	r3, #2
 8003b50:	e0e6      	b.n	8003d20 <HAL_I2C_Mem_Write+0x21c>
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2201      	movs	r2, #1
 8003b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003b5a:	f7fd ffeb 	bl	8001b34 <HAL_GetTick>
 8003b5e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	9300      	str	r3, [sp, #0]
 8003b64:	2319      	movs	r3, #25
 8003b66:	2201      	movs	r2, #1
 8003b68:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f000 f955 	bl	8003e1c <I2C_WaitOnFlagUntilTimeout>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d001      	beq.n	8003b7c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e0d1      	b.n	8003d20 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2221      	movs	r2, #33	@ 0x21
 8003b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2240      	movs	r2, #64	@ 0x40
 8003b88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6a3a      	ldr	r2, [r7, #32]
 8003b96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003b9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ba4:	88f8      	ldrh	r0, [r7, #6]
 8003ba6:	893a      	ldrh	r2, [r7, #8]
 8003ba8:	8979      	ldrh	r1, [r7, #10]
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	9301      	str	r3, [sp, #4]
 8003bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb0:	9300      	str	r3, [sp, #0]
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	68f8      	ldr	r0, [r7, #12]
 8003bb6:	f000 f8b9 	bl	8003d2c <I2C_RequestMemoryWrite>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d005      	beq.n	8003bcc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e0a9      	b.n	8003d20 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	2bff      	cmp	r3, #255	@ 0xff
 8003bd4:	d90e      	bls.n	8003bf4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	22ff      	movs	r2, #255	@ 0xff
 8003bda:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003be0:	b2da      	uxtb	r2, r3
 8003be2:	8979      	ldrh	r1, [r7, #10]
 8003be4:	2300      	movs	r3, #0
 8003be6:	9300      	str	r3, [sp, #0]
 8003be8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003bec:	68f8      	ldr	r0, [r7, #12]
 8003bee:	f000 fad9 	bl	80041a4 <I2C_TransferConfig>
 8003bf2:	e00f      	b.n	8003c14 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c02:	b2da      	uxtb	r2, r3
 8003c04:	8979      	ldrh	r1, [r7, #10]
 8003c06:	2300      	movs	r3, #0
 8003c08:	9300      	str	r3, [sp, #0]
 8003c0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c0e:	68f8      	ldr	r0, [r7, #12]
 8003c10:	f000 fac8 	bl	80041a4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c14:	697a      	ldr	r2, [r7, #20]
 8003c16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f000 f958 	bl	8003ece <I2C_WaitOnTXISFlagUntilTimeout>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e07b      	b.n	8003d20 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2c:	781a      	ldrb	r2, [r3, #0]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c38:	1c5a      	adds	r2, r3, #1
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	3b01      	subs	r3, #1
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c50:	3b01      	subs	r3, #1
 8003c52:	b29a      	uxth	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d034      	beq.n	8003ccc <HAL_I2C_Mem_Write+0x1c8>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d130      	bne.n	8003ccc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	9300      	str	r3, [sp, #0]
 8003c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c70:	2200      	movs	r2, #0
 8003c72:	2180      	movs	r1, #128	@ 0x80
 8003c74:	68f8      	ldr	r0, [r7, #12]
 8003c76:	f000 f8d1 	bl	8003e1c <I2C_WaitOnFlagUntilTimeout>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d001      	beq.n	8003c84 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e04d      	b.n	8003d20 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	2bff      	cmp	r3, #255	@ 0xff
 8003c8c:	d90e      	bls.n	8003cac <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	22ff      	movs	r2, #255	@ 0xff
 8003c92:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c98:	b2da      	uxtb	r2, r3
 8003c9a:	8979      	ldrh	r1, [r7, #10]
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	f000 fa7d 	bl	80041a4 <I2C_TransferConfig>
 8003caa:	e00f      	b.n	8003ccc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb0:	b29a      	uxth	r2, r3
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cba:	b2da      	uxtb	r2, r3
 8003cbc:	8979      	ldrh	r1, [r7, #10]
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	9300      	str	r3, [sp, #0]
 8003cc2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003cc6:	68f8      	ldr	r0, [r7, #12]
 8003cc8:	f000 fa6c 	bl	80041a4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d19e      	bne.n	8003c14 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cd6:	697a      	ldr	r2, [r7, #20]
 8003cd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cda:	68f8      	ldr	r0, [r7, #12]
 8003cdc:	f000 f93e 	bl	8003f5c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e01a      	b.n	8003d20 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2220      	movs	r2, #32
 8003cf0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	6859      	ldr	r1, [r3, #4]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8003d28 <HAL_I2C_Mem_Write+0x224>)
 8003cfe:	400b      	ands	r3, r1
 8003d00:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2220      	movs	r2, #32
 8003d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	e000      	b.n	8003d20 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003d1e:	2302      	movs	r3, #2
  }
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3718      	adds	r7, #24
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	fe00e800 	.word	0xfe00e800

08003d2c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b086      	sub	sp, #24
 8003d30:	af02      	add	r7, sp, #8
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	4608      	mov	r0, r1
 8003d36:	4611      	mov	r1, r2
 8003d38:	461a      	mov	r2, r3
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	817b      	strh	r3, [r7, #10]
 8003d3e:	460b      	mov	r3, r1
 8003d40:	813b      	strh	r3, [r7, #8]
 8003d42:	4613      	mov	r3, r2
 8003d44:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003d46:	88fb      	ldrh	r3, [r7, #6]
 8003d48:	b2da      	uxtb	r2, r3
 8003d4a:	8979      	ldrh	r1, [r7, #10]
 8003d4c:	4b20      	ldr	r3, [pc, #128]	@ (8003dd0 <I2C_RequestMemoryWrite+0xa4>)
 8003d4e:	9300      	str	r3, [sp, #0]
 8003d50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d54:	68f8      	ldr	r0, [r7, #12]
 8003d56:	f000 fa25 	bl	80041a4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d5a:	69fa      	ldr	r2, [r7, #28]
 8003d5c:	69b9      	ldr	r1, [r7, #24]
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 f8b5 	bl	8003ece <I2C_WaitOnTXISFlagUntilTimeout>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e02c      	b.n	8003dc8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d6e:	88fb      	ldrh	r3, [r7, #6]
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d105      	bne.n	8003d80 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003d74:	893b      	ldrh	r3, [r7, #8]
 8003d76:	b2da      	uxtb	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d7e:	e015      	b.n	8003dac <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003d80:	893b      	ldrh	r3, [r7, #8]
 8003d82:	0a1b      	lsrs	r3, r3, #8
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	b2da      	uxtb	r2, r3
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d8e:	69fa      	ldr	r2, [r7, #28]
 8003d90:	69b9      	ldr	r1, [r7, #24]
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f000 f89b 	bl	8003ece <I2C_WaitOnTXISFlagUntilTimeout>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d001      	beq.n	8003da2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e012      	b.n	8003dc8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003da2:	893b      	ldrh	r3, [r7, #8]
 8003da4:	b2da      	uxtb	r2, r3
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	9300      	str	r3, [sp, #0]
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	2200      	movs	r2, #0
 8003db4:	2180      	movs	r1, #128	@ 0x80
 8003db6:	68f8      	ldr	r0, [r7, #12]
 8003db8:	f000 f830 	bl	8003e1c <I2C_WaitOnFlagUntilTimeout>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d001      	beq.n	8003dc6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e000      	b.n	8003dc8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3710      	adds	r7, #16
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	80002000 	.word	0x80002000

08003dd4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d103      	bne.n	8003df2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2200      	movs	r2, #0
 8003df0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	699b      	ldr	r3, [r3, #24]
 8003df8:	f003 0301 	and.w	r3, r3, #1
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d007      	beq.n	8003e10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	699a      	ldr	r2, [r3, #24]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f042 0201 	orr.w	r2, r2, #1
 8003e0e:	619a      	str	r2, [r3, #24]
  }
}
 8003e10:	bf00      	nop
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	603b      	str	r3, [r7, #0]
 8003e28:	4613      	mov	r3, r2
 8003e2a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e2c:	e03b      	b.n	8003ea6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e2e:	69ba      	ldr	r2, [r7, #24]
 8003e30:	6839      	ldr	r1, [r7, #0]
 8003e32:	68f8      	ldr	r0, [r7, #12]
 8003e34:	f000 f8d6 	bl	8003fe4 <I2C_IsErrorOccurred>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d001      	beq.n	8003e42 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e041      	b.n	8003ec6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e48:	d02d      	beq.n	8003ea6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e4a:	f7fd fe73 	bl	8001b34 <HAL_GetTick>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	683a      	ldr	r2, [r7, #0]
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d302      	bcc.n	8003e60 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d122      	bne.n	8003ea6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	699a      	ldr	r2, [r3, #24]
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	68ba      	ldr	r2, [r7, #8]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	bf0c      	ite	eq
 8003e70:	2301      	moveq	r3, #1
 8003e72:	2300      	movne	r3, #0
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	461a      	mov	r2, r3
 8003e78:	79fb      	ldrb	r3, [r7, #7]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d113      	bne.n	8003ea6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e82:	f043 0220 	orr.w	r2, r3, #32
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2220      	movs	r2, #32
 8003e8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e00f      	b.n	8003ec6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	699a      	ldr	r2, [r3, #24]
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	4013      	ands	r3, r2
 8003eb0:	68ba      	ldr	r2, [r7, #8]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	bf0c      	ite	eq
 8003eb6:	2301      	moveq	r3, #1
 8003eb8:	2300      	movne	r3, #0
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	79fb      	ldrb	r3, [r7, #7]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d0b4      	beq.n	8003e2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b084      	sub	sp, #16
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	60f8      	str	r0, [r7, #12]
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003eda:	e033      	b.n	8003f44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	68b9      	ldr	r1, [r7, #8]
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f000 f87f 	bl	8003fe4 <I2C_IsErrorOccurred>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d001      	beq.n	8003ef0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e031      	b.n	8003f54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef6:	d025      	beq.n	8003f44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ef8:	f7fd fe1c 	bl	8001b34 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	68ba      	ldr	r2, [r7, #8]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d302      	bcc.n	8003f0e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d11a      	bne.n	8003f44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	699b      	ldr	r3, [r3, #24]
 8003f14:	f003 0302 	and.w	r3, r3, #2
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d013      	beq.n	8003f44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f20:	f043 0220 	orr.w	r2, r3, #32
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e007      	b.n	8003f54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d1c4      	bne.n	8003edc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f52:	2300      	movs	r3, #0
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3710      	adds	r7, #16
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b084      	sub	sp, #16
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f68:	e02f      	b.n	8003fca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	68b9      	ldr	r1, [r7, #8]
 8003f6e:	68f8      	ldr	r0, [r7, #12]
 8003f70:	f000 f838 	bl	8003fe4 <I2C_IsErrorOccurred>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e02d      	b.n	8003fda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f7e:	f7fd fdd9 	bl	8001b34 <HAL_GetTick>
 8003f82:	4602      	mov	r2, r0
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	68ba      	ldr	r2, [r7, #8]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d302      	bcc.n	8003f94 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d11a      	bne.n	8003fca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	699b      	ldr	r3, [r3, #24]
 8003f9a:	f003 0320 	and.w	r3, r3, #32
 8003f9e:	2b20      	cmp	r3, #32
 8003fa0:	d013      	beq.n	8003fca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa6:	f043 0220 	orr.w	r2, r3, #32
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2220      	movs	r2, #32
 8003fb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e007      	b.n	8003fda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	f003 0320 	and.w	r3, r3, #32
 8003fd4:	2b20      	cmp	r3, #32
 8003fd6:	d1c8      	bne.n	8003f6a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
	...

08003fe4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b08a      	sub	sp, #40	@ 0x28
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	60f8      	str	r0, [r7, #12]
 8003fec:	60b9      	str	r1, [r7, #8]
 8003fee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003ffe:	2300      	movs	r3, #0
 8004000:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	f003 0310 	and.w	r3, r3, #16
 800400c:	2b00      	cmp	r3, #0
 800400e:	d068      	beq.n	80040e2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2210      	movs	r2, #16
 8004016:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004018:	e049      	b.n	80040ae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004020:	d045      	beq.n	80040ae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004022:	f7fd fd87 	bl	8001b34 <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	68ba      	ldr	r2, [r7, #8]
 800402e:	429a      	cmp	r2, r3
 8004030:	d302      	bcc.n	8004038 <I2C_IsErrorOccurred+0x54>
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d13a      	bne.n	80040ae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004042:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800404a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	699b      	ldr	r3, [r3, #24]
 8004052:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004056:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800405a:	d121      	bne.n	80040a0 <I2C_IsErrorOccurred+0xbc>
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004062:	d01d      	beq.n	80040a0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004064:	7cfb      	ldrb	r3, [r7, #19]
 8004066:	2b20      	cmp	r3, #32
 8004068:	d01a      	beq.n	80040a0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	685a      	ldr	r2, [r3, #4]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004078:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800407a:	f7fd fd5b 	bl	8001b34 <HAL_GetTick>
 800407e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004080:	e00e      	b.n	80040a0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004082:	f7fd fd57 	bl	8001b34 <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	2b19      	cmp	r3, #25
 800408e:	d907      	bls.n	80040a0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004090:	6a3b      	ldr	r3, [r7, #32]
 8004092:	f043 0320 	orr.w	r3, r3, #32
 8004096:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800409e:	e006      	b.n	80040ae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	699b      	ldr	r3, [r3, #24]
 80040a6:	f003 0320 	and.w	r3, r3, #32
 80040aa:	2b20      	cmp	r3, #32
 80040ac:	d1e9      	bne.n	8004082 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	f003 0320 	and.w	r3, r3, #32
 80040b8:	2b20      	cmp	r3, #32
 80040ba:	d003      	beq.n	80040c4 <I2C_IsErrorOccurred+0xe0>
 80040bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d0aa      	beq.n	800401a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80040c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d103      	bne.n	80040d4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2220      	movs	r2, #32
 80040d2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80040d4:	6a3b      	ldr	r3, [r7, #32]
 80040d6:	f043 0304 	orr.w	r3, r3, #4
 80040da:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	699b      	ldr	r3, [r3, #24]
 80040e8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d00b      	beq.n	800410c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80040f4:	6a3b      	ldr	r3, [r7, #32]
 80040f6:	f043 0301 	orr.w	r3, r3, #1
 80040fa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004104:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00b      	beq.n	800412e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004116:	6a3b      	ldr	r3, [r7, #32]
 8004118:	f043 0308 	orr.w	r3, r3, #8
 800411c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004126:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004134:	2b00      	cmp	r3, #0
 8004136:	d00b      	beq.n	8004150 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004138:	6a3b      	ldr	r3, [r7, #32]
 800413a:	f043 0302 	orr.w	r3, r3, #2
 800413e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004148:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004150:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004154:	2b00      	cmp	r3, #0
 8004156:	d01c      	beq.n	8004192 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004158:	68f8      	ldr	r0, [r7, #12]
 800415a:	f7ff fe3b 	bl	8003dd4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	6859      	ldr	r1, [r3, #4]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	4b0d      	ldr	r3, [pc, #52]	@ (80041a0 <I2C_IsErrorOccurred+0x1bc>)
 800416a:	400b      	ands	r3, r1
 800416c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004172:	6a3b      	ldr	r3, [r7, #32]
 8004174:	431a      	orrs	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2220      	movs	r2, #32
 800417e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004192:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004196:	4618      	mov	r0, r3
 8004198:	3728      	adds	r7, #40	@ 0x28
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}
 800419e:	bf00      	nop
 80041a0:	fe00e800 	.word	0xfe00e800

080041a4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b087      	sub	sp, #28
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	60f8      	str	r0, [r7, #12]
 80041ac:	607b      	str	r3, [r7, #4]
 80041ae:	460b      	mov	r3, r1
 80041b0:	817b      	strh	r3, [r7, #10]
 80041b2:	4613      	mov	r3, r2
 80041b4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80041b6:	897b      	ldrh	r3, [r7, #10]
 80041b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80041bc:	7a7b      	ldrb	r3, [r7, #9]
 80041be:	041b      	lsls	r3, r3, #16
 80041c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80041c4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80041ca:	6a3b      	ldr	r3, [r7, #32]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80041d2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	685a      	ldr	r2, [r3, #4]
 80041da:	6a3b      	ldr	r3, [r7, #32]
 80041dc:	0d5b      	lsrs	r3, r3, #21
 80041de:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80041e2:	4b08      	ldr	r3, [pc, #32]	@ (8004204 <I2C_TransferConfig+0x60>)
 80041e4:	430b      	orrs	r3, r1
 80041e6:	43db      	mvns	r3, r3
 80041e8:	ea02 0103 	and.w	r1, r2, r3
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	697a      	ldr	r2, [r7, #20]
 80041f2:	430a      	orrs	r2, r1
 80041f4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80041f6:	bf00      	nop
 80041f8:	371c      	adds	r7, #28
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	03ff63ff 	.word	0x03ff63ff

08004208 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004218:	b2db      	uxtb	r3, r3
 800421a:	2b20      	cmp	r3, #32
 800421c:	d138      	bne.n	8004290 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004224:	2b01      	cmp	r3, #1
 8004226:	d101      	bne.n	800422c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004228:	2302      	movs	r3, #2
 800422a:	e032      	b.n	8004292 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2224      	movs	r2, #36	@ 0x24
 8004238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f022 0201 	bic.w	r2, r2, #1
 800424a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800425a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6819      	ldr	r1, [r3, #0]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	683a      	ldr	r2, [r7, #0]
 8004268:	430a      	orrs	r2, r1
 800426a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f042 0201 	orr.w	r2, r2, #1
 800427a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2220      	movs	r2, #32
 8004280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800428c:	2300      	movs	r3, #0
 800428e:	e000      	b.n	8004292 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004290:	2302      	movs	r3, #2
  }
}
 8004292:	4618      	mov	r0, r3
 8004294:	370c      	adds	r7, #12
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr

0800429e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800429e:	b480      	push	{r7}
 80042a0:	b085      	sub	sp, #20
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
 80042a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b20      	cmp	r3, #32
 80042b2:	d139      	bne.n	8004328 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d101      	bne.n	80042c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80042be:	2302      	movs	r3, #2
 80042c0:	e033      	b.n	800432a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2201      	movs	r2, #1
 80042c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2224      	movs	r2, #36	@ 0x24
 80042ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f022 0201 	bic.w	r2, r2, #1
 80042e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80042f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	021b      	lsls	r3, r3, #8
 80042f6:	68fa      	ldr	r2, [r7, #12]
 80042f8:	4313      	orrs	r3, r2
 80042fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f042 0201 	orr.w	r2, r2, #1
 8004312:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2220      	movs	r2, #32
 8004318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004324:	2300      	movs	r3, #0
 8004326:	e000      	b.n	800432a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004328:	2302      	movs	r3, #2
  }
}
 800432a:	4618      	mov	r0, r3
 800432c:	3714      	adds	r7, #20
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
	...

08004338 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004338:	b480      	push	{r7}
 800433a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800433c:	4b05      	ldr	r3, [pc, #20]	@ (8004354 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a04      	ldr	r2, [pc, #16]	@ (8004354 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004342:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004346:	6013      	str	r3, [r2, #0]
}
 8004348:	bf00      	nop
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	40007000 	.word	0x40007000

08004358 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004358:	b480      	push	{r7}
 800435a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800435c:	4b04      	ldr	r3, [pc, #16]	@ (8004370 <HAL_PWREx_GetVoltageRange+0x18>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004364:	4618      	mov	r0, r3
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr
 800436e:	bf00      	nop
 8004370:	40007000 	.word	0x40007000

08004374 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004382:	d130      	bne.n	80043e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004384:	4b23      	ldr	r3, [pc, #140]	@ (8004414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800438c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004390:	d038      	beq.n	8004404 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004392:	4b20      	ldr	r3, [pc, #128]	@ (8004414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800439a:	4a1e      	ldr	r2, [pc, #120]	@ (8004414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800439c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80043a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004418 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2232      	movs	r2, #50	@ 0x32
 80043a8:	fb02 f303 	mul.w	r3, r2, r3
 80043ac:	4a1b      	ldr	r2, [pc, #108]	@ (800441c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80043ae:	fba2 2303 	umull	r2, r3, r2, r3
 80043b2:	0c9b      	lsrs	r3, r3, #18
 80043b4:	3301      	adds	r3, #1
 80043b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043b8:	e002      	b.n	80043c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	3b01      	subs	r3, #1
 80043be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043c0:	4b14      	ldr	r3, [pc, #80]	@ (8004414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043c2:	695b      	ldr	r3, [r3, #20]
 80043c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043cc:	d102      	bne.n	80043d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d1f2      	bne.n	80043ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043d4:	4b0f      	ldr	r3, [pc, #60]	@ (8004414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043d6:	695b      	ldr	r3, [r3, #20]
 80043d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043e0:	d110      	bne.n	8004404 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e00f      	b.n	8004406 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80043e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80043ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043f2:	d007      	beq.n	8004404 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80043f4:	4b07      	ldr	r3, [pc, #28]	@ (8004414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80043fc:	4a05      	ldr	r2, [pc, #20]	@ (8004414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004402:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3714      	adds	r7, #20
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
 8004412:	bf00      	nop
 8004414:	40007000 	.word	0x40007000
 8004418:	2000017c 	.word	0x2000017c
 800441c:	431bde83 	.word	0x431bde83

08004420 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004420:	b480      	push	{r7}
 8004422:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004424:	4b05      	ldr	r3, [pc, #20]	@ (800443c <HAL_PWREx_EnableVddUSB+0x1c>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	4a04      	ldr	r2, [pc, #16]	@ (800443c <HAL_PWREx_EnableVddUSB+0x1c>)
 800442a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800442e:	6053      	str	r3, [r2, #4]
}
 8004430:	bf00      	nop
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop
 800443c:	40007000 	.word	0x40007000

08004440 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b088      	sub	sp, #32
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d101      	bne.n	8004452 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e3ca      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004452:	4b97      	ldr	r3, [pc, #604]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	f003 030c 	and.w	r3, r3, #12
 800445a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800445c:	4b94      	ldr	r3, [pc, #592]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	f003 0303 	and.w	r3, r3, #3
 8004464:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0310 	and.w	r3, r3, #16
 800446e:	2b00      	cmp	r3, #0
 8004470:	f000 80e4 	beq.w	800463c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d007      	beq.n	800448a <HAL_RCC_OscConfig+0x4a>
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	2b0c      	cmp	r3, #12
 800447e:	f040 808b 	bne.w	8004598 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	2b01      	cmp	r3, #1
 8004486:	f040 8087 	bne.w	8004598 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800448a:	4b89      	ldr	r3, [pc, #548]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0302 	and.w	r3, r3, #2
 8004492:	2b00      	cmp	r3, #0
 8004494:	d005      	beq.n	80044a2 <HAL_RCC_OscConfig+0x62>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e3a2      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a1a      	ldr	r2, [r3, #32]
 80044a6:	4b82      	ldr	r3, [pc, #520]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0308 	and.w	r3, r3, #8
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d004      	beq.n	80044bc <HAL_RCC_OscConfig+0x7c>
 80044b2:	4b7f      	ldr	r3, [pc, #508]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044ba:	e005      	b.n	80044c8 <HAL_RCC_OscConfig+0x88>
 80044bc:	4b7c      	ldr	r3, [pc, #496]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80044be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044c2:	091b      	lsrs	r3, r3, #4
 80044c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d223      	bcs.n	8004514 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a1b      	ldr	r3, [r3, #32]
 80044d0:	4618      	mov	r0, r3
 80044d2:	f000 fd1d 	bl	8004f10 <RCC_SetFlashLatencyFromMSIRange>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d001      	beq.n	80044e0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e383      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044e0:	4b73      	ldr	r3, [pc, #460]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a72      	ldr	r2, [pc, #456]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80044e6:	f043 0308 	orr.w	r3, r3, #8
 80044ea:	6013      	str	r3, [r2, #0]
 80044ec:	4b70      	ldr	r3, [pc, #448]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a1b      	ldr	r3, [r3, #32]
 80044f8:	496d      	ldr	r1, [pc, #436]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80044fa:	4313      	orrs	r3, r2
 80044fc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044fe:	4b6c      	ldr	r3, [pc, #432]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	69db      	ldr	r3, [r3, #28]
 800450a:	021b      	lsls	r3, r3, #8
 800450c:	4968      	ldr	r1, [pc, #416]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 800450e:	4313      	orrs	r3, r2
 8004510:	604b      	str	r3, [r1, #4]
 8004512:	e025      	b.n	8004560 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004514:	4b66      	ldr	r3, [pc, #408]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a65      	ldr	r2, [pc, #404]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 800451a:	f043 0308 	orr.w	r3, r3, #8
 800451e:	6013      	str	r3, [r2, #0]
 8004520:	4b63      	ldr	r3, [pc, #396]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	4960      	ldr	r1, [pc, #384]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 800452e:	4313      	orrs	r3, r2
 8004530:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004532:	4b5f      	ldr	r3, [pc, #380]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	69db      	ldr	r3, [r3, #28]
 800453e:	021b      	lsls	r3, r3, #8
 8004540:	495b      	ldr	r1, [pc, #364]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 8004542:	4313      	orrs	r3, r2
 8004544:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d109      	bne.n	8004560 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	4618      	mov	r0, r3
 8004552:	f000 fcdd 	bl	8004f10 <RCC_SetFlashLatencyFromMSIRange>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d001      	beq.n	8004560 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e343      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004560:	f000 fc4a 	bl	8004df8 <HAL_RCC_GetSysClockFreq>
 8004564:	4602      	mov	r2, r0
 8004566:	4b52      	ldr	r3, [pc, #328]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	091b      	lsrs	r3, r3, #4
 800456c:	f003 030f 	and.w	r3, r3, #15
 8004570:	4950      	ldr	r1, [pc, #320]	@ (80046b4 <HAL_RCC_OscConfig+0x274>)
 8004572:	5ccb      	ldrb	r3, [r1, r3]
 8004574:	f003 031f 	and.w	r3, r3, #31
 8004578:	fa22 f303 	lsr.w	r3, r2, r3
 800457c:	4a4e      	ldr	r2, [pc, #312]	@ (80046b8 <HAL_RCC_OscConfig+0x278>)
 800457e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004580:	4b4e      	ldr	r3, [pc, #312]	@ (80046bc <HAL_RCC_OscConfig+0x27c>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4618      	mov	r0, r3
 8004586:	f7fd fa85 	bl	8001a94 <HAL_InitTick>
 800458a:	4603      	mov	r3, r0
 800458c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800458e:	7bfb      	ldrb	r3, [r7, #15]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d052      	beq.n	800463a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004594:	7bfb      	ldrb	r3, [r7, #15]
 8004596:	e327      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	699b      	ldr	r3, [r3, #24]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d032      	beq.n	8004606 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80045a0:	4b43      	ldr	r3, [pc, #268]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a42      	ldr	r2, [pc, #264]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80045a6:	f043 0301 	orr.w	r3, r3, #1
 80045aa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045ac:	f7fd fac2 	bl	8001b34 <HAL_GetTick>
 80045b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045b2:	e008      	b.n	80045c6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045b4:	f7fd fabe 	bl	8001b34 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e310      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045c6:	4b3a      	ldr	r3, [pc, #232]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d0f0      	beq.n	80045b4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045d2:	4b37      	ldr	r3, [pc, #220]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a36      	ldr	r2, [pc, #216]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80045d8:	f043 0308 	orr.w	r3, r3, #8
 80045dc:	6013      	str	r3, [r2, #0]
 80045de:	4b34      	ldr	r3, [pc, #208]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	4931      	ldr	r1, [pc, #196]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045f0:	4b2f      	ldr	r3, [pc, #188]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	69db      	ldr	r3, [r3, #28]
 80045fc:	021b      	lsls	r3, r3, #8
 80045fe:	492c      	ldr	r1, [pc, #176]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 8004600:	4313      	orrs	r3, r2
 8004602:	604b      	str	r3, [r1, #4]
 8004604:	e01a      	b.n	800463c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004606:	4b2a      	ldr	r3, [pc, #168]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a29      	ldr	r2, [pc, #164]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 800460c:	f023 0301 	bic.w	r3, r3, #1
 8004610:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004612:	f7fd fa8f 	bl	8001b34 <HAL_GetTick>
 8004616:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004618:	e008      	b.n	800462c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800461a:	f7fd fa8b 	bl	8001b34 <HAL_GetTick>
 800461e:	4602      	mov	r2, r0
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	1ad3      	subs	r3, r2, r3
 8004624:	2b02      	cmp	r3, #2
 8004626:	d901      	bls.n	800462c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	e2dd      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800462c:	4b20      	ldr	r3, [pc, #128]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0302 	and.w	r3, r3, #2
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1f0      	bne.n	800461a <HAL_RCC_OscConfig+0x1da>
 8004638:	e000      	b.n	800463c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800463a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b00      	cmp	r3, #0
 8004646:	d074      	beq.n	8004732 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	2b08      	cmp	r3, #8
 800464c:	d005      	beq.n	800465a <HAL_RCC_OscConfig+0x21a>
 800464e:	69bb      	ldr	r3, [r7, #24]
 8004650:	2b0c      	cmp	r3, #12
 8004652:	d10e      	bne.n	8004672 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	2b03      	cmp	r3, #3
 8004658:	d10b      	bne.n	8004672 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800465a:	4b15      	ldr	r3, [pc, #84]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d064      	beq.n	8004730 <HAL_RCC_OscConfig+0x2f0>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d160      	bne.n	8004730 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e2ba      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800467a:	d106      	bne.n	800468a <HAL_RCC_OscConfig+0x24a>
 800467c:	4b0c      	ldr	r3, [pc, #48]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a0b      	ldr	r2, [pc, #44]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 8004682:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004686:	6013      	str	r3, [r2, #0]
 8004688:	e026      	b.n	80046d8 <HAL_RCC_OscConfig+0x298>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004692:	d115      	bne.n	80046c0 <HAL_RCC_OscConfig+0x280>
 8004694:	4b06      	ldr	r3, [pc, #24]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a05      	ldr	r2, [pc, #20]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 800469a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800469e:	6013      	str	r3, [r2, #0]
 80046a0:	4b03      	ldr	r3, [pc, #12]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a02      	ldr	r2, [pc, #8]	@ (80046b0 <HAL_RCC_OscConfig+0x270>)
 80046a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046aa:	6013      	str	r3, [r2, #0]
 80046ac:	e014      	b.n	80046d8 <HAL_RCC_OscConfig+0x298>
 80046ae:	bf00      	nop
 80046b0:	40021000 	.word	0x40021000
 80046b4:	0800a2d0 	.word	0x0800a2d0
 80046b8:	2000017c 	.word	0x2000017c
 80046bc:	20000180 	.word	0x20000180
 80046c0:	4ba0      	ldr	r3, [pc, #640]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a9f      	ldr	r2, [pc, #636]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 80046c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046ca:	6013      	str	r3, [r2, #0]
 80046cc:	4b9d      	ldr	r3, [pc, #628]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a9c      	ldr	r2, [pc, #624]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 80046d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80046d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d013      	beq.n	8004708 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e0:	f7fd fa28 	bl	8001b34 <HAL_GetTick>
 80046e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046e6:	e008      	b.n	80046fa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046e8:	f7fd fa24 	bl	8001b34 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b64      	cmp	r3, #100	@ 0x64
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e276      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046fa:	4b92      	ldr	r3, [pc, #584]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d0f0      	beq.n	80046e8 <HAL_RCC_OscConfig+0x2a8>
 8004706:	e014      	b.n	8004732 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004708:	f7fd fa14 	bl	8001b34 <HAL_GetTick>
 800470c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800470e:	e008      	b.n	8004722 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004710:	f7fd fa10 	bl	8001b34 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	2b64      	cmp	r3, #100	@ 0x64
 800471c:	d901      	bls.n	8004722 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e262      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004722:	4b88      	ldr	r3, [pc, #544]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1f0      	bne.n	8004710 <HAL_RCC_OscConfig+0x2d0>
 800472e:	e000      	b.n	8004732 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004730:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 0302 	and.w	r3, r3, #2
 800473a:	2b00      	cmp	r3, #0
 800473c:	d060      	beq.n	8004800 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	2b04      	cmp	r3, #4
 8004742:	d005      	beq.n	8004750 <HAL_RCC_OscConfig+0x310>
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	2b0c      	cmp	r3, #12
 8004748:	d119      	bne.n	800477e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	2b02      	cmp	r3, #2
 800474e:	d116      	bne.n	800477e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004750:	4b7c      	ldr	r3, [pc, #496]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004758:	2b00      	cmp	r3, #0
 800475a:	d005      	beq.n	8004768 <HAL_RCC_OscConfig+0x328>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d101      	bne.n	8004768 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e23f      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004768:	4b76      	ldr	r3, [pc, #472]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	691b      	ldr	r3, [r3, #16]
 8004774:	061b      	lsls	r3, r3, #24
 8004776:	4973      	ldr	r1, [pc, #460]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 8004778:	4313      	orrs	r3, r2
 800477a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800477c:	e040      	b.n	8004800 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d023      	beq.n	80047ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004786:	4b6f      	ldr	r3, [pc, #444]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a6e      	ldr	r2, [pc, #440]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 800478c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004790:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004792:	f7fd f9cf 	bl	8001b34 <HAL_GetTick>
 8004796:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004798:	e008      	b.n	80047ac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800479a:	f7fd f9cb 	bl	8001b34 <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d901      	bls.n	80047ac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e21d      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047ac:	4b65      	ldr	r3, [pc, #404]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d0f0      	beq.n	800479a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047b8:	4b62      	ldr	r3, [pc, #392]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	691b      	ldr	r3, [r3, #16]
 80047c4:	061b      	lsls	r3, r3, #24
 80047c6:	495f      	ldr	r1, [pc, #380]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	604b      	str	r3, [r1, #4]
 80047cc:	e018      	b.n	8004800 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047ce:	4b5d      	ldr	r3, [pc, #372]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a5c      	ldr	r2, [pc, #368]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 80047d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047da:	f7fd f9ab 	bl	8001b34 <HAL_GetTick>
 80047de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047e0:	e008      	b.n	80047f4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047e2:	f7fd f9a7 	bl	8001b34 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d901      	bls.n	80047f4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e1f9      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047f4:	4b53      	ldr	r3, [pc, #332]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1f0      	bne.n	80047e2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0308 	and.w	r3, r3, #8
 8004808:	2b00      	cmp	r3, #0
 800480a:	d03c      	beq.n	8004886 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	695b      	ldr	r3, [r3, #20]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d01c      	beq.n	800484e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004814:	4b4b      	ldr	r3, [pc, #300]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 8004816:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800481a:	4a4a      	ldr	r2, [pc, #296]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 800481c:	f043 0301 	orr.w	r3, r3, #1
 8004820:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004824:	f7fd f986 	bl	8001b34 <HAL_GetTick>
 8004828:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800482a:	e008      	b.n	800483e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800482c:	f7fd f982 	bl	8001b34 <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	2b02      	cmp	r3, #2
 8004838:	d901      	bls.n	800483e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e1d4      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800483e:	4b41      	ldr	r3, [pc, #260]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 8004840:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004844:	f003 0302 	and.w	r3, r3, #2
 8004848:	2b00      	cmp	r3, #0
 800484a:	d0ef      	beq.n	800482c <HAL_RCC_OscConfig+0x3ec>
 800484c:	e01b      	b.n	8004886 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800484e:	4b3d      	ldr	r3, [pc, #244]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 8004850:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004854:	4a3b      	ldr	r2, [pc, #236]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 8004856:	f023 0301 	bic.w	r3, r3, #1
 800485a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800485e:	f7fd f969 	bl	8001b34 <HAL_GetTick>
 8004862:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004864:	e008      	b.n	8004878 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004866:	f7fd f965 	bl	8001b34 <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	2b02      	cmp	r3, #2
 8004872:	d901      	bls.n	8004878 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e1b7      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004878:	4b32      	ldr	r3, [pc, #200]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 800487a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800487e:	f003 0302 	and.w	r3, r3, #2
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1ef      	bne.n	8004866 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0304 	and.w	r3, r3, #4
 800488e:	2b00      	cmp	r3, #0
 8004890:	f000 80a6 	beq.w	80049e0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004894:	2300      	movs	r3, #0
 8004896:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004898:	4b2a      	ldr	r3, [pc, #168]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 800489a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800489c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d10d      	bne.n	80048c0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048a4:	4b27      	ldr	r3, [pc, #156]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 80048a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a8:	4a26      	ldr	r2, [pc, #152]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 80048aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80048b0:	4b24      	ldr	r3, [pc, #144]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 80048b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048b8:	60bb      	str	r3, [r7, #8]
 80048ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048bc:	2301      	movs	r3, #1
 80048be:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048c0:	4b21      	ldr	r3, [pc, #132]	@ (8004948 <HAL_RCC_OscConfig+0x508>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d118      	bne.n	80048fe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048cc:	4b1e      	ldr	r3, [pc, #120]	@ (8004948 <HAL_RCC_OscConfig+0x508>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004948 <HAL_RCC_OscConfig+0x508>)
 80048d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048d8:	f7fd f92c 	bl	8001b34 <HAL_GetTick>
 80048dc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048de:	e008      	b.n	80048f2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048e0:	f7fd f928 	bl	8001b34 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	d901      	bls.n	80048f2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	e17a      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048f2:	4b15      	ldr	r3, [pc, #84]	@ (8004948 <HAL_RCC_OscConfig+0x508>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d0f0      	beq.n	80048e0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	2b01      	cmp	r3, #1
 8004904:	d108      	bne.n	8004918 <HAL_RCC_OscConfig+0x4d8>
 8004906:	4b0f      	ldr	r3, [pc, #60]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 8004908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800490c:	4a0d      	ldr	r2, [pc, #52]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 800490e:	f043 0301 	orr.w	r3, r3, #1
 8004912:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004916:	e029      	b.n	800496c <HAL_RCC_OscConfig+0x52c>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	2b05      	cmp	r3, #5
 800491e:	d115      	bne.n	800494c <HAL_RCC_OscConfig+0x50c>
 8004920:	4b08      	ldr	r3, [pc, #32]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 8004922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004926:	4a07      	ldr	r2, [pc, #28]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 8004928:	f043 0304 	orr.w	r3, r3, #4
 800492c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004930:	4b04      	ldr	r3, [pc, #16]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 8004932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004936:	4a03      	ldr	r2, [pc, #12]	@ (8004944 <HAL_RCC_OscConfig+0x504>)
 8004938:	f043 0301 	orr.w	r3, r3, #1
 800493c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004940:	e014      	b.n	800496c <HAL_RCC_OscConfig+0x52c>
 8004942:	bf00      	nop
 8004944:	40021000 	.word	0x40021000
 8004948:	40007000 	.word	0x40007000
 800494c:	4b9c      	ldr	r3, [pc, #624]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 800494e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004952:	4a9b      	ldr	r2, [pc, #620]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004954:	f023 0301 	bic.w	r3, r3, #1
 8004958:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800495c:	4b98      	ldr	r3, [pc, #608]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 800495e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004962:	4a97      	ldr	r2, [pc, #604]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004964:	f023 0304 	bic.w	r3, r3, #4
 8004968:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d016      	beq.n	80049a2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004974:	f7fd f8de 	bl	8001b34 <HAL_GetTick>
 8004978:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800497a:	e00a      	b.n	8004992 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800497c:	f7fd f8da 	bl	8001b34 <HAL_GetTick>
 8004980:	4602      	mov	r2, r0
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	f241 3288 	movw	r2, #5000	@ 0x1388
 800498a:	4293      	cmp	r3, r2
 800498c:	d901      	bls.n	8004992 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e12a      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004992:	4b8b      	ldr	r3, [pc, #556]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004994:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004998:	f003 0302 	and.w	r3, r3, #2
 800499c:	2b00      	cmp	r3, #0
 800499e:	d0ed      	beq.n	800497c <HAL_RCC_OscConfig+0x53c>
 80049a0:	e015      	b.n	80049ce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049a2:	f7fd f8c7 	bl	8001b34 <HAL_GetTick>
 80049a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049a8:	e00a      	b.n	80049c0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049aa:	f7fd f8c3 	bl	8001b34 <HAL_GetTick>
 80049ae:	4602      	mov	r2, r0
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	1ad3      	subs	r3, r2, r3
 80049b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d901      	bls.n	80049c0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e113      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049c0:	4b7f      	ldr	r3, [pc, #508]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 80049c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1ed      	bne.n	80049aa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049ce:	7ffb      	ldrb	r3, [r7, #31]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d105      	bne.n	80049e0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049d4:	4b7a      	ldr	r3, [pc, #488]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 80049d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049d8:	4a79      	ldr	r2, [pc, #484]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 80049da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049de:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f000 80fe 	beq.w	8004be6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	f040 80d0 	bne.w	8004b94 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80049f4:	4b72      	ldr	r3, [pc, #456]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	f003 0203 	and.w	r2, r3, #3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d130      	bne.n	8004a6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a12:	3b01      	subs	r3, #1
 8004a14:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d127      	bne.n	8004a6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a24:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d11f      	bne.n	8004a6a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004a34:	2a07      	cmp	r2, #7
 8004a36:	bf14      	ite	ne
 8004a38:	2201      	movne	r2, #1
 8004a3a:	2200      	moveq	r2, #0
 8004a3c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d113      	bne.n	8004a6a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a4c:	085b      	lsrs	r3, r3, #1
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d109      	bne.n	8004a6a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a60:	085b      	lsrs	r3, r3, #1
 8004a62:	3b01      	subs	r3, #1
 8004a64:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d06e      	beq.n	8004b48 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a6a:	69bb      	ldr	r3, [r7, #24]
 8004a6c:	2b0c      	cmp	r3, #12
 8004a6e:	d069      	beq.n	8004b44 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004a70:	4b53      	ldr	r3, [pc, #332]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d105      	bne.n	8004a88 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004a7c:	4b50      	ldr	r3, [pc, #320]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d001      	beq.n	8004a8c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e0ad      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004a8c:	4b4c      	ldr	r3, [pc, #304]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a4b      	ldr	r2, [pc, #300]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004a92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a96:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004a98:	f7fd f84c 	bl	8001b34 <HAL_GetTick>
 8004a9c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a9e:	e008      	b.n	8004ab2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004aa0:	f7fd f848 	bl	8001b34 <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d901      	bls.n	8004ab2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	e09a      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ab2:	4b43      	ldr	r3, [pc, #268]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1f0      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004abe:	4b40      	ldr	r3, [pc, #256]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004ac0:	68da      	ldr	r2, [r3, #12]
 8004ac2:	4b40      	ldr	r3, [pc, #256]	@ (8004bc4 <HAL_RCC_OscConfig+0x784>)
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004ace:	3a01      	subs	r2, #1
 8004ad0:	0112      	lsls	r2, r2, #4
 8004ad2:	4311      	orrs	r1, r2
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004ad8:	0212      	lsls	r2, r2, #8
 8004ada:	4311      	orrs	r1, r2
 8004adc:	687a      	ldr	r2, [r7, #4]
 8004ade:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ae0:	0852      	lsrs	r2, r2, #1
 8004ae2:	3a01      	subs	r2, #1
 8004ae4:	0552      	lsls	r2, r2, #21
 8004ae6:	4311      	orrs	r1, r2
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004aec:	0852      	lsrs	r2, r2, #1
 8004aee:	3a01      	subs	r2, #1
 8004af0:	0652      	lsls	r2, r2, #25
 8004af2:	4311      	orrs	r1, r2
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004af8:	0912      	lsrs	r2, r2, #4
 8004afa:	0452      	lsls	r2, r2, #17
 8004afc:	430a      	orrs	r2, r1
 8004afe:	4930      	ldr	r1, [pc, #192]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004b04:	4b2e      	ldr	r3, [pc, #184]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a2d      	ldr	r2, [pc, #180]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004b0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b0e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b10:	4b2b      	ldr	r3, [pc, #172]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	4a2a      	ldr	r2, [pc, #168]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004b16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b1a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b1c:	f7fd f80a 	bl	8001b34 <HAL_GetTick>
 8004b20:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b22:	e008      	b.n	8004b36 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b24:	f7fd f806 	bl	8001b34 <HAL_GetTick>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d901      	bls.n	8004b36 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e058      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b36:	4b22      	ldr	r3, [pc, #136]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d0f0      	beq.n	8004b24 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b42:	e050      	b.n	8004be6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e04f      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b48:	4b1d      	ldr	r3, [pc, #116]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d148      	bne.n	8004be6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004b54:	4b1a      	ldr	r3, [pc, #104]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a19      	ldr	r2, [pc, #100]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004b5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b5e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b60:	4b17      	ldr	r3, [pc, #92]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	4a16      	ldr	r2, [pc, #88]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004b66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b6a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004b6c:	f7fc ffe2 	bl	8001b34 <HAL_GetTick>
 8004b70:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b72:	e008      	b.n	8004b86 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b74:	f7fc ffde 	bl	8001b34 <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e030      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b86:	4b0e      	ldr	r3, [pc, #56]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d0f0      	beq.n	8004b74 <HAL_RCC_OscConfig+0x734>
 8004b92:	e028      	b.n	8004be6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b94:	69bb      	ldr	r3, [r7, #24]
 8004b96:	2b0c      	cmp	r3, #12
 8004b98:	d023      	beq.n	8004be2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b9a:	4b09      	ldr	r3, [pc, #36]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a08      	ldr	r2, [pc, #32]	@ (8004bc0 <HAL_RCC_OscConfig+0x780>)
 8004ba0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ba4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ba6:	f7fc ffc5 	bl	8001b34 <HAL_GetTick>
 8004baa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bac:	e00c      	b.n	8004bc8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bae:	f7fc ffc1 	bl	8001b34 <HAL_GetTick>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	d905      	bls.n	8004bc8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e013      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
 8004bc0:	40021000 	.word	0x40021000
 8004bc4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bc8:	4b09      	ldr	r3, [pc, #36]	@ (8004bf0 <HAL_RCC_OscConfig+0x7b0>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d1ec      	bne.n	8004bae <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004bd4:	4b06      	ldr	r3, [pc, #24]	@ (8004bf0 <HAL_RCC_OscConfig+0x7b0>)
 8004bd6:	68da      	ldr	r2, [r3, #12]
 8004bd8:	4905      	ldr	r1, [pc, #20]	@ (8004bf0 <HAL_RCC_OscConfig+0x7b0>)
 8004bda:	4b06      	ldr	r3, [pc, #24]	@ (8004bf4 <HAL_RCC_OscConfig+0x7b4>)
 8004bdc:	4013      	ands	r3, r2
 8004bde:	60cb      	str	r3, [r1, #12]
 8004be0:	e001      	b.n	8004be6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e000      	b.n	8004be8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004be6:	2300      	movs	r3, #0
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3720      	adds	r7, #32
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	40021000 	.word	0x40021000
 8004bf4:	feeefffc 	.word	0xfeeefffc

08004bf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d101      	bne.n	8004c0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e0e7      	b.n	8004ddc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c0c:	4b75      	ldr	r3, [pc, #468]	@ (8004de4 <HAL_RCC_ClockConfig+0x1ec>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 0307 	and.w	r3, r3, #7
 8004c14:	683a      	ldr	r2, [r7, #0]
 8004c16:	429a      	cmp	r2, r3
 8004c18:	d910      	bls.n	8004c3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c1a:	4b72      	ldr	r3, [pc, #456]	@ (8004de4 <HAL_RCC_ClockConfig+0x1ec>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f023 0207 	bic.w	r2, r3, #7
 8004c22:	4970      	ldr	r1, [pc, #448]	@ (8004de4 <HAL_RCC_ClockConfig+0x1ec>)
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c2a:	4b6e      	ldr	r3, [pc, #440]	@ (8004de4 <HAL_RCC_ClockConfig+0x1ec>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0307 	and.w	r3, r3, #7
 8004c32:	683a      	ldr	r2, [r7, #0]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d001      	beq.n	8004c3c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e0cf      	b.n	8004ddc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0302 	and.w	r3, r3, #2
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d010      	beq.n	8004c6a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689a      	ldr	r2, [r3, #8]
 8004c4c:	4b66      	ldr	r3, [pc, #408]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d908      	bls.n	8004c6a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c58:	4b63      	ldr	r3, [pc, #396]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	4960      	ldr	r1, [pc, #384]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004c66:	4313      	orrs	r3, r2
 8004c68:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d04c      	beq.n	8004d10 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	2b03      	cmp	r3, #3
 8004c7c:	d107      	bne.n	8004c8e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c7e:	4b5a      	ldr	r3, [pc, #360]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d121      	bne.n	8004cce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e0a6      	b.n	8004ddc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d107      	bne.n	8004ca6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c96:	4b54      	ldr	r3, [pc, #336]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d115      	bne.n	8004cce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e09a      	b.n	8004ddc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d107      	bne.n	8004cbe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cae:	4b4e      	ldr	r3, [pc, #312]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0302 	and.w	r3, r3, #2
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d109      	bne.n	8004cce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e08e      	b.n	8004ddc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cbe:	4b4a      	ldr	r3, [pc, #296]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e086      	b.n	8004ddc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cce:	4b46      	ldr	r3, [pc, #280]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f023 0203 	bic.w	r2, r3, #3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	4943      	ldr	r1, [pc, #268]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ce0:	f7fc ff28 	bl	8001b34 <HAL_GetTick>
 8004ce4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ce6:	e00a      	b.n	8004cfe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ce8:	f7fc ff24 	bl	8001b34 <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d901      	bls.n	8004cfe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	e06e      	b.n	8004ddc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cfe:	4b3a      	ldr	r3, [pc, #232]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	f003 020c 	and.w	r2, r3, #12
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d1eb      	bne.n	8004ce8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0302 	and.w	r3, r3, #2
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d010      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	689a      	ldr	r2, [r3, #8]
 8004d20:	4b31      	ldr	r3, [pc, #196]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d208      	bcs.n	8004d3e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d2c:	4b2e      	ldr	r3, [pc, #184]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	492b      	ldr	r1, [pc, #172]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d3e:	4b29      	ldr	r3, [pc, #164]	@ (8004de4 <HAL_RCC_ClockConfig+0x1ec>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0307 	and.w	r3, r3, #7
 8004d46:	683a      	ldr	r2, [r7, #0]
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d210      	bcs.n	8004d6e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d4c:	4b25      	ldr	r3, [pc, #148]	@ (8004de4 <HAL_RCC_ClockConfig+0x1ec>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f023 0207 	bic.w	r2, r3, #7
 8004d54:	4923      	ldr	r1, [pc, #140]	@ (8004de4 <HAL_RCC_ClockConfig+0x1ec>)
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d5c:	4b21      	ldr	r3, [pc, #132]	@ (8004de4 <HAL_RCC_ClockConfig+0x1ec>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 0307 	and.w	r3, r3, #7
 8004d64:	683a      	ldr	r2, [r7, #0]
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d001      	beq.n	8004d6e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e036      	b.n	8004ddc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0304 	and.w	r3, r3, #4
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d008      	beq.n	8004d8c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d7a:	4b1b      	ldr	r3, [pc, #108]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	4918      	ldr	r1, [pc, #96]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0308 	and.w	r3, r3, #8
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d009      	beq.n	8004dac <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d98:	4b13      	ldr	r3, [pc, #76]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	00db      	lsls	r3, r3, #3
 8004da6:	4910      	ldr	r1, [pc, #64]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004da8:	4313      	orrs	r3, r2
 8004daa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004dac:	f000 f824 	bl	8004df8 <HAL_RCC_GetSysClockFreq>
 8004db0:	4602      	mov	r2, r0
 8004db2:	4b0d      	ldr	r3, [pc, #52]	@ (8004de8 <HAL_RCC_ClockConfig+0x1f0>)
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	091b      	lsrs	r3, r3, #4
 8004db8:	f003 030f 	and.w	r3, r3, #15
 8004dbc:	490b      	ldr	r1, [pc, #44]	@ (8004dec <HAL_RCC_ClockConfig+0x1f4>)
 8004dbe:	5ccb      	ldrb	r3, [r1, r3]
 8004dc0:	f003 031f 	and.w	r3, r3, #31
 8004dc4:	fa22 f303 	lsr.w	r3, r2, r3
 8004dc8:	4a09      	ldr	r2, [pc, #36]	@ (8004df0 <HAL_RCC_ClockConfig+0x1f8>)
 8004dca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004dcc:	4b09      	ldr	r3, [pc, #36]	@ (8004df4 <HAL_RCC_ClockConfig+0x1fc>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f7fc fe5f 	bl	8001a94 <HAL_InitTick>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	72fb      	strb	r3, [r7, #11]

  return status;
 8004dda:	7afb      	ldrb	r3, [r7, #11]
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	40022000 	.word	0x40022000
 8004de8:	40021000 	.word	0x40021000
 8004dec:	0800a2d0 	.word	0x0800a2d0
 8004df0:	2000017c 	.word	0x2000017c
 8004df4:	20000180 	.word	0x20000180

08004df8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b089      	sub	sp, #36	@ 0x24
 8004dfc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	61fb      	str	r3, [r7, #28]
 8004e02:	2300      	movs	r3, #0
 8004e04:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e06:	4b3e      	ldr	r3, [pc, #248]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 030c 	and.w	r3, r3, #12
 8004e0e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e10:	4b3b      	ldr	r3, [pc, #236]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	f003 0303 	and.w	r3, r3, #3
 8004e18:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d005      	beq.n	8004e2c <HAL_RCC_GetSysClockFreq+0x34>
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	2b0c      	cmp	r3, #12
 8004e24:	d121      	bne.n	8004e6a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d11e      	bne.n	8004e6a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004e2c:	4b34      	ldr	r3, [pc, #208]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0308 	and.w	r3, r3, #8
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d107      	bne.n	8004e48 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004e38:	4b31      	ldr	r3, [pc, #196]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e3e:	0a1b      	lsrs	r3, r3, #8
 8004e40:	f003 030f 	and.w	r3, r3, #15
 8004e44:	61fb      	str	r3, [r7, #28]
 8004e46:	e005      	b.n	8004e54 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004e48:	4b2d      	ldr	r3, [pc, #180]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	091b      	lsrs	r3, r3, #4
 8004e4e:	f003 030f 	and.w	r3, r3, #15
 8004e52:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004e54:	4a2b      	ldr	r2, [pc, #172]	@ (8004f04 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004e56:	69fb      	ldr	r3, [r7, #28]
 8004e58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e5c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d10d      	bne.n	8004e80 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e68:	e00a      	b.n	8004e80 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	2b04      	cmp	r3, #4
 8004e6e:	d102      	bne.n	8004e76 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e70:	4b25      	ldr	r3, [pc, #148]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e72:	61bb      	str	r3, [r7, #24]
 8004e74:	e004      	b.n	8004e80 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	2b08      	cmp	r3, #8
 8004e7a:	d101      	bne.n	8004e80 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004e7c:	4b23      	ldr	r3, [pc, #140]	@ (8004f0c <HAL_RCC_GetSysClockFreq+0x114>)
 8004e7e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	2b0c      	cmp	r3, #12
 8004e84:	d134      	bne.n	8004ef0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e86:	4b1e      	ldr	r3, [pc, #120]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	f003 0303 	and.w	r3, r3, #3
 8004e8e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d003      	beq.n	8004e9e <HAL_RCC_GetSysClockFreq+0xa6>
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	2b03      	cmp	r3, #3
 8004e9a:	d003      	beq.n	8004ea4 <HAL_RCC_GetSysClockFreq+0xac>
 8004e9c:	e005      	b.n	8004eaa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004e9e:	4b1a      	ldr	r3, [pc, #104]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0x110>)
 8004ea0:	617b      	str	r3, [r7, #20]
      break;
 8004ea2:	e005      	b.n	8004eb0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004ea4:	4b19      	ldr	r3, [pc, #100]	@ (8004f0c <HAL_RCC_GetSysClockFreq+0x114>)
 8004ea6:	617b      	str	r3, [r7, #20]
      break;
 8004ea8:	e002      	b.n	8004eb0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	617b      	str	r3, [r7, #20]
      break;
 8004eae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004eb0:	4b13      	ldr	r3, [pc, #76]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	091b      	lsrs	r3, r3, #4
 8004eb6:	f003 0307 	and.w	r3, r3, #7
 8004eba:	3301      	adds	r3, #1
 8004ebc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004ebe:	4b10      	ldr	r3, [pc, #64]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	0a1b      	lsrs	r3, r3, #8
 8004ec4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	fb03 f202 	mul.w	r2, r3, r2
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ed6:	4b0a      	ldr	r3, [pc, #40]	@ (8004f00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	0e5b      	lsrs	r3, r3, #25
 8004edc:	f003 0303 	and.w	r3, r3, #3
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	005b      	lsls	r3, r3, #1
 8004ee4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004ee6:	697a      	ldr	r2, [r7, #20]
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004ef0:	69bb      	ldr	r3, [r7, #24]
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3724      	adds	r7, #36	@ 0x24
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40021000 	.word	0x40021000
 8004f04:	0800a2e0 	.word	0x0800a2e0
 8004f08:	00f42400 	.word	0x00f42400
 8004f0c:	007a1200 	.word	0x007a1200

08004f10 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b086      	sub	sp, #24
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004f18:	2300      	movs	r3, #0
 8004f1a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004f1c:	4b2a      	ldr	r3, [pc, #168]	@ (8004fc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d003      	beq.n	8004f30 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004f28:	f7ff fa16 	bl	8004358 <HAL_PWREx_GetVoltageRange>
 8004f2c:	6178      	str	r0, [r7, #20]
 8004f2e:	e014      	b.n	8004f5a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f30:	4b25      	ldr	r3, [pc, #148]	@ (8004fc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f34:	4a24      	ldr	r2, [pc, #144]	@ (8004fc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f3c:	4b22      	ldr	r3, [pc, #136]	@ (8004fc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f44:	60fb      	str	r3, [r7, #12]
 8004f46:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004f48:	f7ff fa06 	bl	8004358 <HAL_PWREx_GetVoltageRange>
 8004f4c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004f4e:	4b1e      	ldr	r3, [pc, #120]	@ (8004fc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f52:	4a1d      	ldr	r2, [pc, #116]	@ (8004fc8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f58:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f60:	d10b      	bne.n	8004f7a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2b80      	cmp	r3, #128	@ 0x80
 8004f66:	d919      	bls.n	8004f9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2ba0      	cmp	r3, #160	@ 0xa0
 8004f6c:	d902      	bls.n	8004f74 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f6e:	2302      	movs	r3, #2
 8004f70:	613b      	str	r3, [r7, #16]
 8004f72:	e013      	b.n	8004f9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f74:	2301      	movs	r3, #1
 8004f76:	613b      	str	r3, [r7, #16]
 8004f78:	e010      	b.n	8004f9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2b80      	cmp	r3, #128	@ 0x80
 8004f7e:	d902      	bls.n	8004f86 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004f80:	2303      	movs	r3, #3
 8004f82:	613b      	str	r3, [r7, #16]
 8004f84:	e00a      	b.n	8004f9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2b80      	cmp	r3, #128	@ 0x80
 8004f8a:	d102      	bne.n	8004f92 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	613b      	str	r3, [r7, #16]
 8004f90:	e004      	b.n	8004f9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2b70      	cmp	r3, #112	@ 0x70
 8004f96:	d101      	bne.n	8004f9c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f98:	2301      	movs	r3, #1
 8004f9a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8004fcc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f023 0207 	bic.w	r2, r3, #7
 8004fa4:	4909      	ldr	r1, [pc, #36]	@ (8004fcc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004fac:	4b07      	ldr	r3, [pc, #28]	@ (8004fcc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 0307 	and.w	r3, r3, #7
 8004fb4:	693a      	ldr	r2, [r7, #16]
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d001      	beq.n	8004fbe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e000      	b.n	8004fc0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004fbe:	2300      	movs	r3, #0
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3718      	adds	r7, #24
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	40021000 	.word	0x40021000
 8004fcc:	40022000 	.word	0x40022000

08004fd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b086      	sub	sp, #24
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004fd8:	2300      	movs	r3, #0
 8004fda:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004fdc:	2300      	movs	r3, #0
 8004fde:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d041      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ff0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004ff4:	d02a      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004ff6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004ffa:	d824      	bhi.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004ffc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005000:	d008      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005002:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005006:	d81e      	bhi.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005008:	2b00      	cmp	r3, #0
 800500a:	d00a      	beq.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800500c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005010:	d010      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005012:	e018      	b.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005014:	4b86      	ldr	r3, [pc, #536]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	4a85      	ldr	r2, [pc, #532]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800501a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800501e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005020:	e015      	b.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	3304      	adds	r3, #4
 8005026:	2100      	movs	r1, #0
 8005028:	4618      	mov	r0, r3
 800502a:	f000 facb 	bl	80055c4 <RCCEx_PLLSAI1_Config>
 800502e:	4603      	mov	r3, r0
 8005030:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005032:	e00c      	b.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	3320      	adds	r3, #32
 8005038:	2100      	movs	r1, #0
 800503a:	4618      	mov	r0, r3
 800503c:	f000 fbb6 	bl	80057ac <RCCEx_PLLSAI2_Config>
 8005040:	4603      	mov	r3, r0
 8005042:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005044:	e003      	b.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	74fb      	strb	r3, [r7, #19]
      break;
 800504a:	e000      	b.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800504c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800504e:	7cfb      	ldrb	r3, [r7, #19]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10b      	bne.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005054:	4b76      	ldr	r3, [pc, #472]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800505a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005062:	4973      	ldr	r1, [pc, #460]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005064:	4313      	orrs	r3, r2
 8005066:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800506a:	e001      	b.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800506c:	7cfb      	ldrb	r3, [r7, #19]
 800506e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005078:	2b00      	cmp	r3, #0
 800507a:	d041      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005080:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005084:	d02a      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005086:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800508a:	d824      	bhi.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800508c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005090:	d008      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005092:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005096:	d81e      	bhi.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005098:	2b00      	cmp	r3, #0
 800509a:	d00a      	beq.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800509c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050a0:	d010      	beq.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80050a2:	e018      	b.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80050a4:	4b62      	ldr	r3, [pc, #392]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	4a61      	ldr	r2, [pc, #388]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050ae:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050b0:	e015      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	3304      	adds	r3, #4
 80050b6:	2100      	movs	r1, #0
 80050b8:	4618      	mov	r0, r3
 80050ba:	f000 fa83 	bl	80055c4 <RCCEx_PLLSAI1_Config>
 80050be:	4603      	mov	r3, r0
 80050c0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050c2:	e00c      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	3320      	adds	r3, #32
 80050c8:	2100      	movs	r1, #0
 80050ca:	4618      	mov	r0, r3
 80050cc:	f000 fb6e 	bl	80057ac <RCCEx_PLLSAI2_Config>
 80050d0:	4603      	mov	r3, r0
 80050d2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050d4:	e003      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	74fb      	strb	r3, [r7, #19]
      break;
 80050da:	e000      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80050dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050de:	7cfb      	ldrb	r3, [r7, #19]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d10b      	bne.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80050e4:	4b52      	ldr	r3, [pc, #328]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050f2:	494f      	ldr	r1, [pc, #316]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050f4:	4313      	orrs	r3, r2
 80050f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80050fa:	e001      	b.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050fc:	7cfb      	ldrb	r3, [r7, #19]
 80050fe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005108:	2b00      	cmp	r3, #0
 800510a:	f000 80a0 	beq.w	800524e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800510e:	2300      	movs	r3, #0
 8005110:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005112:	4b47      	ldr	r3, [pc, #284]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d101      	bne.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800511e:	2301      	movs	r3, #1
 8005120:	e000      	b.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005122:	2300      	movs	r3, #0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00d      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005128:	4b41      	ldr	r3, [pc, #260]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800512a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800512c:	4a40      	ldr	r2, [pc, #256]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800512e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005132:	6593      	str	r3, [r2, #88]	@ 0x58
 8005134:	4b3e      	ldr	r3, [pc, #248]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005138:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800513c:	60bb      	str	r3, [r7, #8]
 800513e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005140:	2301      	movs	r3, #1
 8005142:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005144:	4b3b      	ldr	r3, [pc, #236]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a3a      	ldr	r2, [pc, #232]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800514a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800514e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005150:	f7fc fcf0 	bl	8001b34 <HAL_GetTick>
 8005154:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005156:	e009      	b.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005158:	f7fc fcec 	bl	8001b34 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	2b02      	cmp	r3, #2
 8005164:	d902      	bls.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	74fb      	strb	r3, [r7, #19]
        break;
 800516a:	e005      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800516c:	4b31      	ldr	r3, [pc, #196]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005174:	2b00      	cmp	r3, #0
 8005176:	d0ef      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005178:	7cfb      	ldrb	r3, [r7, #19]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d15c      	bne.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800517e:	4b2c      	ldr	r3, [pc, #176]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005180:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005184:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005188:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d01f      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005196:	697a      	ldr	r2, [r7, #20]
 8005198:	429a      	cmp	r2, r3
 800519a:	d019      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800519c:	4b24      	ldr	r3, [pc, #144]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800519e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051a6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80051a8:	4b21      	ldr	r3, [pc, #132]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051ae:	4a20      	ldr	r2, [pc, #128]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051be:	4a1c      	ldr	r2, [pc, #112]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80051c8:	4a19      	ldr	r2, [pc, #100]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	f003 0301 	and.w	r3, r3, #1
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d016      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051da:	f7fc fcab 	bl	8001b34 <HAL_GetTick>
 80051de:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051e0:	e00b      	b.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051e2:	f7fc fca7 	bl	8001b34 <HAL_GetTick>
 80051e6:	4602      	mov	r2, r0
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d902      	bls.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80051f4:	2303      	movs	r3, #3
 80051f6:	74fb      	strb	r3, [r7, #19]
            break;
 80051f8:	e006      	b.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005200:	f003 0302 	and.w	r3, r3, #2
 8005204:	2b00      	cmp	r3, #0
 8005206:	d0ec      	beq.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005208:	7cfb      	ldrb	r3, [r7, #19]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d10c      	bne.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800520e:	4b08      	ldr	r3, [pc, #32]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005210:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005214:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800521e:	4904      	ldr	r1, [pc, #16]	@ (8005230 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005220:	4313      	orrs	r3, r2
 8005222:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005226:	e009      	b.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005228:	7cfb      	ldrb	r3, [r7, #19]
 800522a:	74bb      	strb	r3, [r7, #18]
 800522c:	e006      	b.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800522e:	bf00      	nop
 8005230:	40021000 	.word	0x40021000
 8005234:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005238:	7cfb      	ldrb	r3, [r7, #19]
 800523a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800523c:	7c7b      	ldrb	r3, [r7, #17]
 800523e:	2b01      	cmp	r3, #1
 8005240:	d105      	bne.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005242:	4b9e      	ldr	r3, [pc, #632]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005246:	4a9d      	ldr	r2, [pc, #628]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005248:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800524c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0301 	and.w	r3, r3, #1
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00a      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800525a:	4b98      	ldr	r3, [pc, #608]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800525c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005260:	f023 0203 	bic.w	r2, r3, #3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005268:	4994      	ldr	r1, [pc, #592]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800526a:	4313      	orrs	r3, r2
 800526c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0302 	and.w	r3, r3, #2
 8005278:	2b00      	cmp	r3, #0
 800527a:	d00a      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800527c:	4b8f      	ldr	r3, [pc, #572]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800527e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005282:	f023 020c 	bic.w	r2, r3, #12
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800528a:	498c      	ldr	r1, [pc, #560]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800528c:	4313      	orrs	r3, r2
 800528e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 0304 	and.w	r3, r3, #4
 800529a:	2b00      	cmp	r3, #0
 800529c:	d00a      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800529e:	4b87      	ldr	r3, [pc, #540]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052a4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ac:	4983      	ldr	r1, [pc, #524]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052ae:	4313      	orrs	r3, r2
 80052b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f003 0308 	and.w	r3, r3, #8
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d00a      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80052c0:	4b7e      	ldr	r3, [pc, #504]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052c6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ce:	497b      	ldr	r1, [pc, #492]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052d0:	4313      	orrs	r3, r2
 80052d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0310 	and.w	r3, r3, #16
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00a      	beq.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80052e2:	4b76      	ldr	r3, [pc, #472]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052f0:	4972      	ldr	r1, [pc, #456]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052f2:	4313      	orrs	r3, r2
 80052f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f003 0320 	and.w	r3, r3, #32
 8005300:	2b00      	cmp	r3, #0
 8005302:	d00a      	beq.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005304:	4b6d      	ldr	r3, [pc, #436]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800530a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005312:	496a      	ldr	r1, [pc, #424]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005314:	4313      	orrs	r3, r2
 8005316:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00a      	beq.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005326:	4b65      	ldr	r3, [pc, #404]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800532c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005334:	4961      	ldr	r1, [pc, #388]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005336:	4313      	orrs	r3, r2
 8005338:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005344:	2b00      	cmp	r3, #0
 8005346:	d00a      	beq.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005348:	4b5c      	ldr	r3, [pc, #368]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800534a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800534e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005356:	4959      	ldr	r1, [pc, #356]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005358:	4313      	orrs	r3, r2
 800535a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00a      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800536a:	4b54      	ldr	r3, [pc, #336]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800536c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005370:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005378:	4950      	ldr	r1, [pc, #320]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800537a:	4313      	orrs	r3, r2
 800537c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00a      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800538c:	4b4b      	ldr	r3, [pc, #300]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800538e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005392:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800539a:	4948      	ldr	r1, [pc, #288]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800539c:	4313      	orrs	r3, r2
 800539e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00a      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80053ae:	4b43      	ldr	r3, [pc, #268]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053bc:	493f      	ldr	r1, [pc, #252]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053be:	4313      	orrs	r3, r2
 80053c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d028      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80053d0:	4b3a      	ldr	r3, [pc, #232]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053de:	4937      	ldr	r1, [pc, #220]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053e0:	4313      	orrs	r3, r2
 80053e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053ee:	d106      	bne.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053f0:	4b32      	ldr	r3, [pc, #200]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	4a31      	ldr	r2, [pc, #196]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80053fa:	60d3      	str	r3, [r2, #12]
 80053fc:	e011      	b.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005402:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005406:	d10c      	bne.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	3304      	adds	r3, #4
 800540c:	2101      	movs	r1, #1
 800540e:	4618      	mov	r0, r3
 8005410:	f000 f8d8 	bl	80055c4 <RCCEx_PLLSAI1_Config>
 8005414:	4603      	mov	r3, r0
 8005416:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005418:	7cfb      	ldrb	r3, [r7, #19]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d001      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800541e:	7cfb      	ldrb	r3, [r7, #19]
 8005420:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800542a:	2b00      	cmp	r3, #0
 800542c:	d028      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800542e:	4b23      	ldr	r3, [pc, #140]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005434:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800543c:	491f      	ldr	r1, [pc, #124]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800543e:	4313      	orrs	r3, r2
 8005440:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005448:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800544c:	d106      	bne.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800544e:	4b1b      	ldr	r3, [pc, #108]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	4a1a      	ldr	r2, [pc, #104]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005454:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005458:	60d3      	str	r3, [r2, #12]
 800545a:	e011      	b.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005460:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005464:	d10c      	bne.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	3304      	adds	r3, #4
 800546a:	2101      	movs	r1, #1
 800546c:	4618      	mov	r0, r3
 800546e:	f000 f8a9 	bl	80055c4 <RCCEx_PLLSAI1_Config>
 8005472:	4603      	mov	r3, r0
 8005474:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005476:	7cfb      	ldrb	r3, [r7, #19]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d001      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800547c:	7cfb      	ldrb	r3, [r7, #19]
 800547e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005488:	2b00      	cmp	r3, #0
 800548a:	d02b      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800548c:	4b0b      	ldr	r3, [pc, #44]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800548e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005492:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800549a:	4908      	ldr	r1, [pc, #32]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800549c:	4313      	orrs	r3, r2
 800549e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054aa:	d109      	bne.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054ac:	4b03      	ldr	r3, [pc, #12]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	4a02      	ldr	r2, [pc, #8]	@ (80054bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054b6:	60d3      	str	r3, [r2, #12]
 80054b8:	e014      	b.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80054ba:	bf00      	nop
 80054bc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054c8:	d10c      	bne.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	3304      	adds	r3, #4
 80054ce:	2101      	movs	r1, #1
 80054d0:	4618      	mov	r0, r3
 80054d2:	f000 f877 	bl	80055c4 <RCCEx_PLLSAI1_Config>
 80054d6:	4603      	mov	r3, r0
 80054d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054da:	7cfb      	ldrb	r3, [r7, #19]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d001      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80054e0:	7cfb      	ldrb	r3, [r7, #19]
 80054e2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d02f      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054f0:	4b2b      	ldr	r3, [pc, #172]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80054f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054f6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054fe:	4928      	ldr	r1, [pc, #160]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005500:	4313      	orrs	r3, r2
 8005502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800550a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800550e:	d10d      	bne.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	3304      	adds	r3, #4
 8005514:	2102      	movs	r1, #2
 8005516:	4618      	mov	r0, r3
 8005518:	f000 f854 	bl	80055c4 <RCCEx_PLLSAI1_Config>
 800551c:	4603      	mov	r3, r0
 800551e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005520:	7cfb      	ldrb	r3, [r7, #19]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d014      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005526:	7cfb      	ldrb	r3, [r7, #19]
 8005528:	74bb      	strb	r3, [r7, #18]
 800552a:	e011      	b.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005530:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005534:	d10c      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	3320      	adds	r3, #32
 800553a:	2102      	movs	r1, #2
 800553c:	4618      	mov	r0, r3
 800553e:	f000 f935 	bl	80057ac <RCCEx_PLLSAI2_Config>
 8005542:	4603      	mov	r3, r0
 8005544:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005546:	7cfb      	ldrb	r3, [r7, #19]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d001      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800554c:	7cfb      	ldrb	r3, [r7, #19]
 800554e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00a      	beq.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800555c:	4b10      	ldr	r3, [pc, #64]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800555e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005562:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800556a:	490d      	ldr	r1, [pc, #52]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800556c:	4313      	orrs	r3, r2
 800556e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d00b      	beq.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800557e:	4b08      	ldr	r3, [pc, #32]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005580:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005584:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800558e:	4904      	ldr	r1, [pc, #16]	@ (80055a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005590:	4313      	orrs	r3, r2
 8005592:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005596:	7cbb      	ldrb	r3, [r7, #18]
}
 8005598:	4618      	mov	r0, r3
 800559a:	3718      	adds	r7, #24
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	40021000 	.word	0x40021000

080055a4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80055a4:	b480      	push	{r7}
 80055a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80055a8:	4b05      	ldr	r3, [pc, #20]	@ (80055c0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a04      	ldr	r2, [pc, #16]	@ (80055c0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80055ae:	f043 0304 	orr.w	r3, r3, #4
 80055b2:	6013      	str	r3, [r2, #0]
}
 80055b4:	bf00      	nop
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	40021000 	.word	0x40021000

080055c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80055ce:	2300      	movs	r3, #0
 80055d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80055d2:	4b75      	ldr	r3, [pc, #468]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	f003 0303 	and.w	r3, r3, #3
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d018      	beq.n	8005610 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80055de:	4b72      	ldr	r3, [pc, #456]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	f003 0203 	and.w	r2, r3, #3
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d10d      	bne.n	800560a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
       ||
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d009      	beq.n	800560a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80055f6:	4b6c      	ldr	r3, [pc, #432]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	091b      	lsrs	r3, r3, #4
 80055fc:	f003 0307 	and.w	r3, r3, #7
 8005600:	1c5a      	adds	r2, r3, #1
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
       ||
 8005606:	429a      	cmp	r2, r3
 8005608:	d047      	beq.n	800569a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	73fb      	strb	r3, [r7, #15]
 800560e:	e044      	b.n	800569a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	2b03      	cmp	r3, #3
 8005616:	d018      	beq.n	800564a <RCCEx_PLLSAI1_Config+0x86>
 8005618:	2b03      	cmp	r3, #3
 800561a:	d825      	bhi.n	8005668 <RCCEx_PLLSAI1_Config+0xa4>
 800561c:	2b01      	cmp	r3, #1
 800561e:	d002      	beq.n	8005626 <RCCEx_PLLSAI1_Config+0x62>
 8005620:	2b02      	cmp	r3, #2
 8005622:	d009      	beq.n	8005638 <RCCEx_PLLSAI1_Config+0x74>
 8005624:	e020      	b.n	8005668 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005626:	4b60      	ldr	r3, [pc, #384]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f003 0302 	and.w	r3, r3, #2
 800562e:	2b00      	cmp	r3, #0
 8005630:	d11d      	bne.n	800566e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005636:	e01a      	b.n	800566e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005638:	4b5b      	ldr	r3, [pc, #364]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005640:	2b00      	cmp	r3, #0
 8005642:	d116      	bne.n	8005672 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005648:	e013      	b.n	8005672 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800564a:	4b57      	ldr	r3, [pc, #348]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005652:	2b00      	cmp	r3, #0
 8005654:	d10f      	bne.n	8005676 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005656:	4b54      	ldr	r3, [pc, #336]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d109      	bne.n	8005676 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005666:	e006      	b.n	8005676 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	73fb      	strb	r3, [r7, #15]
      break;
 800566c:	e004      	b.n	8005678 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800566e:	bf00      	nop
 8005670:	e002      	b.n	8005678 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005672:	bf00      	nop
 8005674:	e000      	b.n	8005678 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005676:	bf00      	nop
    }

    if(status == HAL_OK)
 8005678:	7bfb      	ldrb	r3, [r7, #15]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d10d      	bne.n	800569a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800567e:	4b4a      	ldr	r3, [pc, #296]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6819      	ldr	r1, [r3, #0]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	3b01      	subs	r3, #1
 8005690:	011b      	lsls	r3, r3, #4
 8005692:	430b      	orrs	r3, r1
 8005694:	4944      	ldr	r1, [pc, #272]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005696:	4313      	orrs	r3, r2
 8005698:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800569a:	7bfb      	ldrb	r3, [r7, #15]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d17d      	bne.n	800579c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80056a0:	4b41      	ldr	r3, [pc, #260]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a40      	ldr	r2, [pc, #256]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80056aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056ac:	f7fc fa42 	bl	8001b34 <HAL_GetTick>
 80056b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80056b2:	e009      	b.n	80056c8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80056b4:	f7fc fa3e 	bl	8001b34 <HAL_GetTick>
 80056b8:	4602      	mov	r2, r0
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	2b02      	cmp	r3, #2
 80056c0:	d902      	bls.n	80056c8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80056c2:	2303      	movs	r3, #3
 80056c4:	73fb      	strb	r3, [r7, #15]
        break;
 80056c6:	e005      	b.n	80056d4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80056c8:	4b37      	ldr	r3, [pc, #220]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d1ef      	bne.n	80056b4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80056d4:	7bfb      	ldrb	r3, [r7, #15]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d160      	bne.n	800579c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d111      	bne.n	8005704 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056e0:	4b31      	ldr	r3, [pc, #196]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056e2:	691b      	ldr	r3, [r3, #16]
 80056e4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80056e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	6892      	ldr	r2, [r2, #8]
 80056f0:	0211      	lsls	r1, r2, #8
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	68d2      	ldr	r2, [r2, #12]
 80056f6:	0912      	lsrs	r2, r2, #4
 80056f8:	0452      	lsls	r2, r2, #17
 80056fa:	430a      	orrs	r2, r1
 80056fc:	492a      	ldr	r1, [pc, #168]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056fe:	4313      	orrs	r3, r2
 8005700:	610b      	str	r3, [r1, #16]
 8005702:	e027      	b.n	8005754 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	2b01      	cmp	r3, #1
 8005708:	d112      	bne.n	8005730 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800570a:	4b27      	ldr	r3, [pc, #156]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005712:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	6892      	ldr	r2, [r2, #8]
 800571a:	0211      	lsls	r1, r2, #8
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	6912      	ldr	r2, [r2, #16]
 8005720:	0852      	lsrs	r2, r2, #1
 8005722:	3a01      	subs	r2, #1
 8005724:	0552      	lsls	r2, r2, #21
 8005726:	430a      	orrs	r2, r1
 8005728:	491f      	ldr	r1, [pc, #124]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800572a:	4313      	orrs	r3, r2
 800572c:	610b      	str	r3, [r1, #16]
 800572e:	e011      	b.n	8005754 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005730:	4b1d      	ldr	r3, [pc, #116]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005732:	691b      	ldr	r3, [r3, #16]
 8005734:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005738:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	6892      	ldr	r2, [r2, #8]
 8005740:	0211      	lsls	r1, r2, #8
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	6952      	ldr	r2, [r2, #20]
 8005746:	0852      	lsrs	r2, r2, #1
 8005748:	3a01      	subs	r2, #1
 800574a:	0652      	lsls	r2, r2, #25
 800574c:	430a      	orrs	r2, r1
 800574e:	4916      	ldr	r1, [pc, #88]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005750:	4313      	orrs	r3, r2
 8005752:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005754:	4b14      	ldr	r3, [pc, #80]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a13      	ldr	r2, [pc, #76]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800575a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800575e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005760:	f7fc f9e8 	bl	8001b34 <HAL_GetTick>
 8005764:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005766:	e009      	b.n	800577c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005768:	f7fc f9e4 	bl	8001b34 <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	2b02      	cmp	r3, #2
 8005774:	d902      	bls.n	800577c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	73fb      	strb	r3, [r7, #15]
          break;
 800577a:	e005      	b.n	8005788 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800577c:	4b0a      	ldr	r3, [pc, #40]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005784:	2b00      	cmp	r3, #0
 8005786:	d0ef      	beq.n	8005768 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005788:	7bfb      	ldrb	r3, [r7, #15]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d106      	bne.n	800579c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800578e:	4b06      	ldr	r3, [pc, #24]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005790:	691a      	ldr	r2, [r3, #16]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	4904      	ldr	r1, [pc, #16]	@ (80057a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005798:	4313      	orrs	r3, r2
 800579a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800579c:	7bfb      	ldrb	r3, [r7, #15]
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3710      	adds	r7, #16
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	40021000 	.word	0x40021000

080057ac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b084      	sub	sp, #16
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
 80057b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80057b6:	2300      	movs	r3, #0
 80057b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80057ba:	4b6a      	ldr	r3, [pc, #424]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	f003 0303 	and.w	r3, r3, #3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d018      	beq.n	80057f8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80057c6:	4b67      	ldr	r3, [pc, #412]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	f003 0203 	and.w	r2, r3, #3
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d10d      	bne.n	80057f2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
       ||
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d009      	beq.n	80057f2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80057de:	4b61      	ldr	r3, [pc, #388]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	091b      	lsrs	r3, r3, #4
 80057e4:	f003 0307 	and.w	r3, r3, #7
 80057e8:	1c5a      	adds	r2, r3, #1
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	685b      	ldr	r3, [r3, #4]
       ||
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d047      	beq.n	8005882 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	73fb      	strb	r3, [r7, #15]
 80057f6:	e044      	b.n	8005882 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	2b03      	cmp	r3, #3
 80057fe:	d018      	beq.n	8005832 <RCCEx_PLLSAI2_Config+0x86>
 8005800:	2b03      	cmp	r3, #3
 8005802:	d825      	bhi.n	8005850 <RCCEx_PLLSAI2_Config+0xa4>
 8005804:	2b01      	cmp	r3, #1
 8005806:	d002      	beq.n	800580e <RCCEx_PLLSAI2_Config+0x62>
 8005808:	2b02      	cmp	r3, #2
 800580a:	d009      	beq.n	8005820 <RCCEx_PLLSAI2_Config+0x74>
 800580c:	e020      	b.n	8005850 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800580e:	4b55      	ldr	r3, [pc, #340]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 0302 	and.w	r3, r3, #2
 8005816:	2b00      	cmp	r3, #0
 8005818:	d11d      	bne.n	8005856 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800581e:	e01a      	b.n	8005856 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005820:	4b50      	ldr	r3, [pc, #320]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005828:	2b00      	cmp	r3, #0
 800582a:	d116      	bne.n	800585a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005830:	e013      	b.n	800585a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005832:	4b4c      	ldr	r3, [pc, #304]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d10f      	bne.n	800585e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800583e:	4b49      	ldr	r3, [pc, #292]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005846:	2b00      	cmp	r3, #0
 8005848:	d109      	bne.n	800585e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800584e:	e006      	b.n	800585e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	73fb      	strb	r3, [r7, #15]
      break;
 8005854:	e004      	b.n	8005860 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005856:	bf00      	nop
 8005858:	e002      	b.n	8005860 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800585a:	bf00      	nop
 800585c:	e000      	b.n	8005860 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800585e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005860:	7bfb      	ldrb	r3, [r7, #15]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d10d      	bne.n	8005882 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005866:	4b3f      	ldr	r3, [pc, #252]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6819      	ldr	r1, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	3b01      	subs	r3, #1
 8005878:	011b      	lsls	r3, r3, #4
 800587a:	430b      	orrs	r3, r1
 800587c:	4939      	ldr	r1, [pc, #228]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 800587e:	4313      	orrs	r3, r2
 8005880:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005882:	7bfb      	ldrb	r3, [r7, #15]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d167      	bne.n	8005958 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005888:	4b36      	ldr	r3, [pc, #216]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a35      	ldr	r2, [pc, #212]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 800588e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005892:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005894:	f7fc f94e 	bl	8001b34 <HAL_GetTick>
 8005898:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800589a:	e009      	b.n	80058b0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800589c:	f7fc f94a 	bl	8001b34 <HAL_GetTick>
 80058a0:	4602      	mov	r2, r0
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	1ad3      	subs	r3, r2, r3
 80058a6:	2b02      	cmp	r3, #2
 80058a8:	d902      	bls.n	80058b0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80058aa:	2303      	movs	r3, #3
 80058ac:	73fb      	strb	r3, [r7, #15]
        break;
 80058ae:	e005      	b.n	80058bc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80058b0:	4b2c      	ldr	r3, [pc, #176]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d1ef      	bne.n	800589c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80058bc:	7bfb      	ldrb	r3, [r7, #15]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d14a      	bne.n	8005958 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d111      	bne.n	80058ec <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80058c8:	4b26      	ldr	r3, [pc, #152]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058ca:	695b      	ldr	r3, [r3, #20]
 80058cc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80058d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058d4:	687a      	ldr	r2, [r7, #4]
 80058d6:	6892      	ldr	r2, [r2, #8]
 80058d8:	0211      	lsls	r1, r2, #8
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	68d2      	ldr	r2, [r2, #12]
 80058de:	0912      	lsrs	r2, r2, #4
 80058e0:	0452      	lsls	r2, r2, #17
 80058e2:	430a      	orrs	r2, r1
 80058e4:	491f      	ldr	r1, [pc, #124]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	614b      	str	r3, [r1, #20]
 80058ea:	e011      	b.n	8005910 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80058ec:	4b1d      	ldr	r3, [pc, #116]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058ee:	695b      	ldr	r3, [r3, #20]
 80058f0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80058f4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	6892      	ldr	r2, [r2, #8]
 80058fc:	0211      	lsls	r1, r2, #8
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	6912      	ldr	r2, [r2, #16]
 8005902:	0852      	lsrs	r2, r2, #1
 8005904:	3a01      	subs	r2, #1
 8005906:	0652      	lsls	r2, r2, #25
 8005908:	430a      	orrs	r2, r1
 800590a:	4916      	ldr	r1, [pc, #88]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 800590c:	4313      	orrs	r3, r2
 800590e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005910:	4b14      	ldr	r3, [pc, #80]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a13      	ldr	r2, [pc, #76]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005916:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800591a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800591c:	f7fc f90a 	bl	8001b34 <HAL_GetTick>
 8005920:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005922:	e009      	b.n	8005938 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005924:	f7fc f906 	bl	8001b34 <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	2b02      	cmp	r3, #2
 8005930:	d902      	bls.n	8005938 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	73fb      	strb	r3, [r7, #15]
          break;
 8005936:	e005      	b.n	8005944 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005938:	4b0a      	ldr	r3, [pc, #40]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005940:	2b00      	cmp	r3, #0
 8005942:	d0ef      	beq.n	8005924 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005944:	7bfb      	ldrb	r3, [r7, #15]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d106      	bne.n	8005958 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800594a:	4b06      	ldr	r3, [pc, #24]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 800594c:	695a      	ldr	r2, [r3, #20]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	695b      	ldr	r3, [r3, #20]
 8005952:	4904      	ldr	r1, [pc, #16]	@ (8005964 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005954:	4313      	orrs	r3, r2
 8005956:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005958:	7bfb      	ldrb	r3, [r7, #15]
}
 800595a:	4618      	mov	r0, r3
 800595c:	3710      	adds	r7, #16
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	40021000 	.word	0x40021000

08005968 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005968:	b084      	sub	sp, #16
 800596a:	b580      	push	{r7, lr}
 800596c:	b084      	sub	sp, #16
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
 8005972:	f107 001c 	add.w	r0, r7, #28
 8005976:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	68db      	ldr	r3, [r3, #12]
 800597e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f000 f9bd 	bl	8005d06 <USB_CoreReset>
 800598c:	4603      	mov	r3, r0
 800598e:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8005990:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005994:	2b00      	cmp	r3, #0
 8005996:	d106      	bne.n	80059a6 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800599c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	639a      	str	r2, [r3, #56]	@ 0x38
 80059a4:	e005      	b.n	80059b2 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059aa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80059b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3710      	adds	r7, #16
 80059b8:	46bd      	mov	sp, r7
 80059ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80059be:	b004      	add	sp, #16
 80059c0:	4770      	bx	lr

080059c2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b083      	sub	sp, #12
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	f043 0201 	orr.w	r2, r3, #1
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80059d6:	2300      	movs	r3, #0
}
 80059d8:	4618      	mov	r0, r3
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	f023 0201 	bic.w	r2, r3, #1
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	370c      	adds	r7, #12
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8005a06:	b580      	push	{r7, lr}
 8005a08:	b084      	sub	sp, #16
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
 8005a0e:	460b      	mov	r3, r1
 8005a10:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005a12:	2300      	movs	r3, #0
 8005a14:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005a22:	78fb      	ldrb	r3, [r7, #3]
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d115      	bne.n	8005a54 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005a34:	200a      	movs	r0, #10
 8005a36:	f7fc f889 	bl	8001b4c <HAL_Delay>
      ms += 10U;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	330a      	adds	r3, #10
 8005a3e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 f952 	bl	8005cea <USB_GetMode>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d01e      	beq.n	8005a8a <USB_SetCurrentMode+0x84>
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005a50:	d9f0      	bls.n	8005a34 <USB_SetCurrentMode+0x2e>
 8005a52:	e01a      	b.n	8005a8a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005a54:	78fb      	ldrb	r3, [r7, #3]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d115      	bne.n	8005a86 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005a66:	200a      	movs	r0, #10
 8005a68:	f7fc f870 	bl	8001b4c <HAL_Delay>
      ms += 10U;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	330a      	adds	r3, #10
 8005a70:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 f939 	bl	8005cea <USB_GetMode>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d005      	beq.n	8005a8a <USB_SetCurrentMode+0x84>
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2bc7      	cmp	r3, #199	@ 0xc7
 8005a82:	d9f0      	bls.n	8005a66 <USB_SetCurrentMode+0x60>
 8005a84:	e001      	b.n	8005a8a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e005      	b.n	8005a96 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2bc8      	cmp	r3, #200	@ 0xc8
 8005a8e:	d101      	bne.n	8005a94 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	e000      	b.n	8005a96 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005a94:	2300      	movs	r3, #0
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3710      	adds	r7, #16
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005a9e:	b480      	push	{r7}
 8005aa0:	b085      	sub	sp, #20
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	6078      	str	r0, [r7, #4]
 8005aa6:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	3301      	adds	r3, #1
 8005ab0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ab8:	d901      	bls.n	8005abe <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e01b      	b.n	8005af6 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	daf2      	bge.n	8005aac <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	019b      	lsls	r3, r3, #6
 8005ace:	f043 0220 	orr.w	r2, r3, #32
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	3301      	adds	r3, #1
 8005ada:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ae2:	d901      	bls.n	8005ae8 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	e006      	b.n	8005af6 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	691b      	ldr	r3, [r3, #16]
 8005aec:	f003 0320 	and.w	r3, r3, #32
 8005af0:	2b20      	cmp	r3, #32
 8005af2:	d0f0      	beq.n	8005ad6 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005af4:	2300      	movs	r3, #0
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3714      	adds	r7, #20
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr

08005b02 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005b02:	b480      	push	{r7}
 8005b04:	b085      	sub	sp, #20
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	3301      	adds	r3, #1
 8005b12:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b1a:	d901      	bls.n	8005b20 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e018      	b.n	8005b52 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	daf2      	bge.n	8005b0e <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2210      	movs	r2, #16
 8005b30:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	3301      	adds	r3, #1
 8005b36:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b3e:	d901      	bls.n	8005b44 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005b40:	2303      	movs	r3, #3
 8005b42:	e006      	b.n	8005b52 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	f003 0310 	and.w	r3, r3, #16
 8005b4c:	2b10      	cmp	r3, #16
 8005b4e:	d0f0      	beq.n	8005b32 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005b50:	2300      	movs	r3, #0
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3714      	adds	r7, #20
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr

08005b5e <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8005b5e:	b480      	push	{r7}
 8005b60:	b089      	sub	sp, #36	@ 0x24
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	60f8      	str	r0, [r7, #12]
 8005b66:	60b9      	str	r1, [r7, #8]
 8005b68:	4611      	mov	r1, r2
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	460b      	mov	r3, r1
 8005b6e:	71fb      	strb	r3, [r7, #7]
 8005b70:	4613      	mov	r3, r2
 8005b72:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8005b7c:	88bb      	ldrh	r3, [r7, #4]
 8005b7e:	3303      	adds	r3, #3
 8005b80:	089b      	lsrs	r3, r3, #2
 8005b82:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8005b84:	2300      	movs	r3, #0
 8005b86:	61bb      	str	r3, [r7, #24]
 8005b88:	e018      	b.n	8005bbc <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005b8a:	79fb      	ldrb	r3, [r7, #7]
 8005b8c:	031a      	lsls	r2, r3, #12
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	4413      	add	r3, r2
 8005b92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005b96:	461a      	mov	r2, r3
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	6013      	str	r3, [r2, #0]
    pSrc++;
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	3301      	adds	r3, #1
 8005ba2:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	3301      	adds	r3, #1
 8005bae:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8005bb0:	69fb      	ldr	r3, [r7, #28]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	3301      	adds	r3, #1
 8005bba:	61bb      	str	r3, [r7, #24]
 8005bbc:	69ba      	ldr	r2, [r7, #24]
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d3e2      	bcc.n	8005b8a <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3724      	adds	r7, #36	@ 0x24
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd0:	4770      	bx	lr

08005bd2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005bd2:	b480      	push	{r7}
 8005bd4:	b08b      	sub	sp, #44	@ 0x2c
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	60f8      	str	r0, [r7, #12]
 8005bda:	60b9      	str	r1, [r7, #8]
 8005bdc:	4613      	mov	r3, r2
 8005bde:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005be8:	88fb      	ldrh	r3, [r7, #6]
 8005bea:	089b      	lsrs	r3, r3, #2
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005bf0:	88fb      	ldrh	r3, [r7, #6]
 8005bf2:	f003 0303 	and.w	r3, r3, #3
 8005bf6:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	623b      	str	r3, [r7, #32]
 8005bfc:	e014      	b.n	8005c28 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c08:	601a      	str	r2, [r3, #0]
    pDest++;
 8005c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c12:	3301      	adds	r3, #1
 8005c14:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c18:	3301      	adds	r3, #1
 8005c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1e:	3301      	adds	r3, #1
 8005c20:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005c22:	6a3b      	ldr	r3, [r7, #32]
 8005c24:	3301      	adds	r3, #1
 8005c26:	623b      	str	r3, [r7, #32]
 8005c28:	6a3a      	ldr	r2, [r7, #32]
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d3e6      	bcc.n	8005bfe <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005c30:	8bfb      	ldrh	r3, [r7, #30]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d01e      	beq.n	8005c74 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005c36:	2300      	movs	r3, #0
 8005c38:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c40:	461a      	mov	r2, r3
 8005c42:	f107 0310 	add.w	r3, r7, #16
 8005c46:	6812      	ldr	r2, [r2, #0]
 8005c48:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005c4a:	693a      	ldr	r2, [r7, #16]
 8005c4c:	6a3b      	ldr	r3, [r7, #32]
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	00db      	lsls	r3, r3, #3
 8005c52:	fa22 f303 	lsr.w	r3, r2, r3
 8005c56:	b2da      	uxtb	r2, r3
 8005c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c5a:	701a      	strb	r2, [r3, #0]
      i++;
 8005c5c:	6a3b      	ldr	r3, [r7, #32]
 8005c5e:	3301      	adds	r3, #1
 8005c60:	623b      	str	r3, [r7, #32]
      pDest++;
 8005c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c64:	3301      	adds	r3, #1
 8005c66:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005c68:	8bfb      	ldrh	r3, [r7, #30]
 8005c6a:	3b01      	subs	r3, #1
 8005c6c:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005c6e:	8bfb      	ldrh	r3, [r7, #30]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d1ea      	bne.n	8005c4a <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	372c      	adds	r7, #44	@ 0x2c
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr

08005c82 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005c82:	b480      	push	{r7}
 8005c84:	b085      	sub	sp, #20
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	695b      	ldr	r3, [r3, #20]
 8005c8e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	699b      	ldr	r3, [r3, #24]
 8005c94:	68fa      	ldr	r2, [r7, #12]
 8005c96:	4013      	ands	r3, r2
 8005c98:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3714      	adds	r7, #20
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b085      	sub	sp, #20
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005cb8:	78fb      	ldrb	r3, [r7, #3]
 8005cba:	015a      	lsls	r2, r3, #5
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	4413      	add	r3, r2
 8005cc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005cc8:	78fb      	ldrb	r3, [r7, #3]
 8005cca:	015a      	lsls	r2, r3, #5
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	4413      	add	r3, r2
 8005cd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	68ba      	ldr	r2, [r7, #8]
 8005cd8:	4013      	ands	r3, r2
 8005cda:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005cdc:	68bb      	ldr	r3, [r7, #8]
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3714      	adds	r7, #20
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce8:	4770      	bx	lr

08005cea <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005cea:	b480      	push	{r7}
 8005cec:	b083      	sub	sp, #12
 8005cee:	af00      	add	r7, sp, #0
 8005cf0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	695b      	ldr	r3, [r3, #20]
 8005cf6:	f003 0301 	and.w	r3, r3, #1
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	370c      	adds	r7, #12
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr

08005d06 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005d06:	b480      	push	{r7}
 8005d08:	b085      	sub	sp, #20
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	3301      	adds	r3, #1
 8005d16:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005d1e:	d901      	bls.n	8005d24 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005d20:	2303      	movs	r3, #3
 8005d22:	e022      	b.n	8005d6a <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	691b      	ldr	r3, [r3, #16]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	daf2      	bge.n	8005d12 <USB_CoreReset+0xc>

  count = 10U;
 8005d2c:	230a      	movs	r3, #10
 8005d2e:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005d30:	e002      	b.n	8005d38 <USB_CoreReset+0x32>
  {
    count--;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	3b01      	subs	r3, #1
 8005d36:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d1f9      	bne.n	8005d32 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	691b      	ldr	r3, [r3, #16]
 8005d42:	f043 0201 	orr.w	r2, r3, #1
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	3301      	adds	r3, #1
 8005d4e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005d56:	d901      	bls.n	8005d5c <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005d58:	2303      	movs	r3, #3
 8005d5a:	e006      	b.n	8005d6a <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	691b      	ldr	r3, [r3, #16]
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d0f0      	beq.n	8005d4a <USB_CoreReset+0x44>

  return HAL_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3714      	adds	r7, #20
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr
	...

08005d78 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d78:	b084      	sub	sp, #16
 8005d7a:	b580      	push	{r7, lr}
 8005d7c:	b086      	sub	sp, #24
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
 8005d82:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005d86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005d98:	461a      	mov	r2, r3
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005da2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	68fa      	ldr	r2, [r7, #12]
 8005dc0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005dc4:	f023 0304 	bic.w	r3, r3, #4
 8005dc8:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005dca:	2110      	movs	r1, #16
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f7ff fe66 	bl	8005a9e <USB_FlushTxFifo>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d001      	beq.n	8005ddc <USB_HostInit+0x64>
  {
    ret = HAL_ERROR;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f7ff fe90 	bl	8005b02 <USB_FlushRxFifo>
 8005de2:	4603      	mov	r3, r0
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d001      	beq.n	8005dec <USB_HostInit+0x74>
  {
    ret = HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005dec:	2300      	movs	r3, #0
 8005dee:	613b      	str	r3, [r7, #16]
 8005df0:	e015      	b.n	8005e1e <USB_HostInit+0xa6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	015a      	lsls	r2, r3, #5
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	4413      	add	r3, r2
 8005dfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005dfe:	461a      	mov	r2, r3
 8005e00:	f04f 33ff 	mov.w	r3, #4294967295
 8005e04:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	015a      	lsls	r2, r3, #5
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e12:	461a      	mov	r2, r3
 8005e14:	2300      	movs	r3, #0
 8005e16:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	613b      	str	r3, [r7, #16]
 8005e1e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005e22:	461a      	mov	r2, r3
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d3e3      	bcc.n	8005df2 <USB_HostInit+0x7a>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f04f 32ff 	mov.w	r2, #4294967295
 8005e36:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2280      	movs	r2, #128	@ 0x80
 8005e3c:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60UL << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a0c      	ldr	r2, [pc, #48]	@ (8005e74 <USB_HostInit+0xfc>)
 8005e42:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40UL << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4a0c      	ldr	r2, [pc, #48]	@ (8005e78 <USB_HostInit+0x100>)
 8005e48:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	699b      	ldr	r3, [r3, #24]
 8005e50:	f043 0210 	orr.w	r2, r3, #16
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	699a      	ldr	r2, [r3, #24]
 8005e5c:	4b07      	ldr	r3, [pc, #28]	@ (8005e7c <USB_HostInit+0x104>)
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	687a      	ldr	r2, [r7, #4]
 8005e62:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005e64:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3718      	adds	r7, #24
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e70:	b004      	add	sp, #16
 8005e72:	4770      	bx	lr
 8005e74:	00600080 	.word	0x00600080
 8005e78:	004000e0 	.word	0x004000e0
 8005e7c:	a3200008 	.word	0xa3200008

08005e80 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b085      	sub	sp, #20
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	460b      	mov	r3, r1
 8005e8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68fa      	ldr	r2, [r7, #12]
 8005e9a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005e9e:	f023 0303 	bic.w	r3, r3, #3
 8005ea2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	78fb      	ldrb	r3, [r7, #3]
 8005eae:	f003 0303 	and.w	r3, r3, #3
 8005eb2:	68f9      	ldr	r1, [r7, #12]
 8005eb4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005ebc:	78fb      	ldrb	r3, [r7, #3]
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d107      	bne.n	8005ed2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005ec8:	461a      	mov	r2, r3
 8005eca:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005ece:	6053      	str	r3, [r2, #4]
 8005ed0:	e00c      	b.n	8005eec <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005ed2:	78fb      	ldrb	r3, [r7, #3]
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	d107      	bne.n	8005ee8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005ede:	461a      	mov	r2, r3
 8005ee0:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005ee4:	6053      	str	r3, [r2, #4]
 8005ee6:	e001      	b.n	8005eec <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e000      	b.n	8005eee <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3714      	adds	r7, #20
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr

08005efa <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b084      	sub	sp, #16
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005f06:	2300      	movs	r3, #0
 8005f08:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005f1a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005f24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f28:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005f2a:	2064      	movs	r0, #100	@ 0x64
 8005f2c:	f7fb fe0e 	bl	8001b4c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005f38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f3c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005f3e:	200a      	movs	r0, #10
 8005f40:	f7fb fe04 	bl	8001b4c <HAL_Delay>

  return HAL_OK;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3710      	adds	r7, #16
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}

08005f4e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005f4e:	b480      	push	{r7}
 8005f50:	b085      	sub	sp, #20
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	6078      	str	r0, [r7, #4]
 8005f56:	460b      	mov	r3, r1
 8005f58:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005f72:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d109      	bne.n	8005f92 <USB_DriveVbus+0x44>
 8005f7e:	78fb      	ldrb	r3, [r7, #3]
 8005f80:	2b01      	cmp	r3, #1
 8005f82:	d106      	bne.n	8005f92 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	68fa      	ldr	r2, [r7, #12]
 8005f88:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005f8c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005f90:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f9c:	d109      	bne.n	8005fb2 <USB_DriveVbus+0x64>
 8005f9e:	78fb      	ldrb	r3, [r7, #3]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d106      	bne.n	8005fb2 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005fac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005fb0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	3714      	adds	r7, #20
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr

08005fc0 <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	0c5b      	lsrs	r3, r3, #17
 8005fde:	f003 0303 	and.w	r3, r3, #3
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3714      	adds	r7, #20
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr

08005fee <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8005fee:	b480      	push	{r7}
 8005ff0:	b085      	sub	sp, #20
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	b29b      	uxth	r3, r3
}
 8006004:	4618      	mov	r0, r3
 8006006:	3714      	adds	r7, #20
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b088      	sub	sp, #32
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	4608      	mov	r0, r1
 800601a:	4611      	mov	r1, r2
 800601c:	461a      	mov	r2, r3
 800601e:	4603      	mov	r3, r0
 8006020:	70fb      	strb	r3, [r7, #3]
 8006022:	460b      	mov	r3, r1
 8006024:	70bb      	strb	r3, [r7, #2]
 8006026:	4613      	mov	r3, r2
 8006028:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800602a:	2300      	movs	r3, #0
 800602c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8006032:	78fb      	ldrb	r3, [r7, #3]
 8006034:	015a      	lsls	r2, r3, #5
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	4413      	add	r3, r2
 800603a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800603e:	461a      	mov	r2, r3
 8006040:	f04f 33ff 	mov.w	r3, #4294967295
 8006044:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006046:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800604a:	2b03      	cmp	r3, #3
 800604c:	d867      	bhi.n	800611e <USB_HC_Init+0x10e>
 800604e:	a201      	add	r2, pc, #4	@ (adr r2, 8006054 <USB_HC_Init+0x44>)
 8006050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006054:	08006065 	.word	0x08006065
 8006058:	080060e1 	.word	0x080060e1
 800605c:	08006065 	.word	0x08006065
 8006060:	080060a3 	.word	0x080060a3
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006064:	78fb      	ldrb	r3, [r7, #3]
 8006066:	015a      	lsls	r2, r3, #5
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	4413      	add	r3, r2
 800606c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006070:	461a      	mov	r2, r3
 8006072:	f240 439d 	movw	r3, #1181	@ 0x49d
 8006076:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006078:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800607c:	2b00      	cmp	r3, #0
 800607e:	da51      	bge.n	8006124 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006080:	78fb      	ldrb	r3, [r7, #3]
 8006082:	015a      	lsls	r2, r3, #5
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	4413      	add	r3, r2
 8006088:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	78fa      	ldrb	r2, [r7, #3]
 8006090:	0151      	lsls	r1, r2, #5
 8006092:	693a      	ldr	r2, [r7, #16]
 8006094:	440a      	add	r2, r1
 8006096:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800609a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800609e:	60d3      	str	r3, [r2, #12]
      }
      break;
 80060a0:	e040      	b.n	8006124 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80060a2:	78fb      	ldrb	r3, [r7, #3]
 80060a4:	015a      	lsls	r2, r3, #5
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	4413      	add	r3, r2
 80060aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060ae:	461a      	mov	r2, r3
 80060b0:	f240 639d 	movw	r3, #1693	@ 0x69d
 80060b4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80060b6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	da34      	bge.n	8006128 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80060be:	78fb      	ldrb	r3, [r7, #3]
 80060c0:	015a      	lsls	r2, r3, #5
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	4413      	add	r3, r2
 80060c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	78fa      	ldrb	r2, [r7, #3]
 80060ce:	0151      	lsls	r1, r2, #5
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	440a      	add	r2, r1
 80060d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80060d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060dc:	60d3      	str	r3, [r2, #12]
      }

      break;
 80060de:	e023      	b.n	8006128 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80060e0:	78fb      	ldrb	r3, [r7, #3]
 80060e2:	015a      	lsls	r2, r3, #5
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	4413      	add	r3, r2
 80060e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060ec:	461a      	mov	r2, r3
 80060ee:	f240 2325 	movw	r3, #549	@ 0x225
 80060f2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80060f4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	da17      	bge.n	800612c <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80060fc:	78fb      	ldrb	r3, [r7, #3]
 80060fe:	015a      	lsls	r2, r3, #5
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	4413      	add	r3, r2
 8006104:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	78fa      	ldrb	r2, [r7, #3]
 800610c:	0151      	lsls	r1, r2, #5
 800610e:	693a      	ldr	r2, [r7, #16]
 8006110:	440a      	add	r2, r1
 8006112:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006116:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800611a:	60d3      	str	r3, [r2, #12]
      }
      break;
 800611c:	e006      	b.n	800612c <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	77fb      	strb	r3, [r7, #31]
      break;
 8006122:	e004      	b.n	800612e <USB_HC_Init+0x11e>
      break;
 8006124:	bf00      	nop
 8006126:	e002      	b.n	800612e <USB_HC_Init+0x11e>
      break;
 8006128:	bf00      	nop
 800612a:	e000      	b.n	800612e <USB_HC_Init+0x11e>
      break;
 800612c:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800612e:	78fb      	ldrb	r3, [r7, #3]
 8006130:	015a      	lsls	r2, r3, #5
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	4413      	add	r3, r2
 8006136:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	78fa      	ldrb	r2, [r7, #3]
 800613e:	0151      	lsls	r1, r2, #5
 8006140:	693a      	ldr	r2, [r7, #16]
 8006142:	440a      	add	r2, r1
 8006144:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006148:	f043 0302 	orr.w	r3, r3, #2
 800614c:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006154:	699a      	ldr	r2, [r3, #24]
 8006156:	78fb      	ldrb	r3, [r7, #3]
 8006158:	f003 030f 	and.w	r3, r3, #15
 800615c:	2101      	movs	r1, #1
 800615e:	fa01 f303 	lsl.w	r3, r1, r3
 8006162:	6939      	ldr	r1, [r7, #16]
 8006164:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006168:	4313      	orrs	r3, r2
 800616a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	699b      	ldr	r3, [r3, #24]
 8006170:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006178:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800617c:	2b00      	cmp	r3, #0
 800617e:	da03      	bge.n	8006188 <USB_HC_Init+0x178>
  {
    HCcharEpDir = (0x1UL << 15) & USB_OTG_HCCHAR_EPDIR;
 8006180:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006184:	61bb      	str	r3, [r7, #24]
 8006186:	e001      	b.n	800618c <USB_HC_Init+0x17c>
  }
  else
  {
    HCcharEpDir = 0U;
 8006188:	2300      	movs	r3, #0
 800618a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f7ff ff17 	bl	8005fc0 <USB_GetHostSpeed>
 8006192:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006194:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006198:	2b02      	cmp	r3, #2
 800619a:	d106      	bne.n	80061aa <USB_HC_Init+0x19a>
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d003      	beq.n	80061aa <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1UL << 17) & USB_OTG_HCCHAR_LSDEV;
 80061a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80061a6:	617b      	str	r3, [r7, #20]
 80061a8:	e001      	b.n	80061ae <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80061aa:	2300      	movs	r3, #0
 80061ac:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80061ae:	787b      	ldrb	r3, [r7, #1]
 80061b0:	059b      	lsls	r3, r3, #22
 80061b2:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80061b6:	78bb      	ldrb	r3, [r7, #2]
 80061b8:	02db      	lsls	r3, r3, #11
 80061ba:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80061be:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80061c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80061c4:	049b      	lsls	r3, r3, #18
 80061c6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80061ca:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80061cc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80061ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80061d2:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80061d4:	69bb      	ldr	r3, [r7, #24]
 80061d6:	431a      	orrs	r2, r3
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80061dc:	78fa      	ldrb	r2, [r7, #3]
 80061de:	0151      	lsls	r1, r2, #5
 80061e0:	693a      	ldr	r2, [r7, #16]
 80061e2:	440a      	add	r2, r1
 80061e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80061e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80061ec:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80061ee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80061f2:	2b03      	cmp	r3, #3
 80061f4:	d003      	beq.n	80061fe <USB_HC_Init+0x1ee>
 80061f6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d10f      	bne.n	800621e <USB_HC_Init+0x20e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80061fe:	78fb      	ldrb	r3, [r7, #3]
 8006200:	015a      	lsls	r2, r3, #5
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	4413      	add	r3, r2
 8006206:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	78fa      	ldrb	r2, [r7, #3]
 800620e:	0151      	lsls	r1, r2, #5
 8006210:	693a      	ldr	r2, [r7, #16]
 8006212:	440a      	add	r2, r1
 8006214:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006218:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800621c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800621e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006220:	4618      	mov	r0, r3
 8006222:	3720      	adds	r7, #32
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}

08006228 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b088      	sub	sp, #32
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	785b      	ldrb	r3, [r3, #1]
 800623a:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800623c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006240:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d018      	beq.n	800627c <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	699b      	ldr	r3, [r3, #24]
 800624e:	683a      	ldr	r2, [r7, #0]
 8006250:	8952      	ldrh	r2, [r2, #10]
 8006252:	4413      	add	r3, r2
 8006254:	3b01      	subs	r3, #1
 8006256:	683a      	ldr	r2, [r7, #0]
 8006258:	8952      	ldrh	r2, [r2, #10]
 800625a:	fbb3 f3f2 	udiv	r3, r3, r2
 800625e:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 8006260:	8bfa      	ldrh	r2, [r7, #30]
 8006262:	8a7b      	ldrh	r3, [r7, #18]
 8006264:	429a      	cmp	r2, r3
 8006266:	d90b      	bls.n	8006280 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 8006268:	8a7b      	ldrh	r3, [r7, #18]
 800626a:	83fb      	strh	r3, [r7, #30]
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800626c:	8bfb      	ldrh	r3, [r7, #30]
 800626e:	683a      	ldr	r2, [r7, #0]
 8006270:	8952      	ldrh	r2, [r2, #10]
 8006272:	fb03 f202 	mul.w	r2, r3, r2
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	615a      	str	r2, [r3, #20]
 800627a:	e001      	b.n	8006280 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 800627c:	2301      	movs	r3, #1
 800627e:	83fb      	strh	r3, [r7, #30]

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	78db      	ldrb	r3, [r3, #3]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d007      	beq.n	8006298 <USB_HC_StartXfer+0x70>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006288:	8bfb      	ldrh	r3, [r7, #30]
 800628a:	683a      	ldr	r2, [r7, #0]
 800628c:	8952      	ldrh	r2, [r2, #10]
 800628e:	fb03 f202 	mul.w	r2, r3, r2
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	615a      	str	r2, [r3, #20]
 8006296:	e003      	b.n	80062a0 <USB_HC_StartXfer+0x78>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	699a      	ldr	r2, [r3, #24]
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	615a      	str	r2, [r3, #20]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	695b      	ldr	r3, [r3, #20]
 80062a4:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80062a8:	8bfb      	ldrh	r3, [r7, #30]
 80062aa:	04d9      	lsls	r1, r3, #19
 80062ac:	4b59      	ldr	r3, [pc, #356]	@ (8006414 <USB_HC_StartXfer+0x1ec>)
 80062ae:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80062b0:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	7b1b      	ldrb	r3, [r3, #12]
 80062b6:	075b      	lsls	r3, r3, #29
 80062b8:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80062bc:	6979      	ldr	r1, [r7, #20]
 80062be:	0148      	lsls	r0, r1, #5
 80062c0:	69b9      	ldr	r1, [r7, #24]
 80062c2:	4401      	add	r1, r0
 80062c4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80062c8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80062ca:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80062cc:	69bb      	ldr	r3, [r7, #24]
 80062ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	f003 0301 	and.w	r3, r3, #1
 80062d8:	2b00      	cmp	r3, #0
 80062da:	bf0c      	ite	eq
 80062dc:	2301      	moveq	r3, #1
 80062de:	2300      	movne	r3, #0
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	015a      	lsls	r2, r3, #5
 80062e8:	69bb      	ldr	r3, [r7, #24]
 80062ea:	4413      	add	r3, r2
 80062ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	697a      	ldr	r2, [r7, #20]
 80062f4:	0151      	lsls	r1, r2, #5
 80062f6:	69ba      	ldr	r2, [r7, #24]
 80062f8:	440a      	add	r2, r1
 80062fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80062fe:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006302:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	015a      	lsls	r2, r3, #5
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	4413      	add	r3, r2
 800630c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	7c7b      	ldrb	r3, [r7, #17]
 8006314:	075b      	lsls	r3, r3, #29
 8006316:	6979      	ldr	r1, [r7, #20]
 8006318:	0148      	lsls	r0, r1, #5
 800631a:	69b9      	ldr	r1, [r7, #24]
 800631c:	4401      	add	r1, r0
 800631e:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006322:	4313      	orrs	r3, r2
 8006324:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	015a      	lsls	r2, r3, #5
 800632a:	69bb      	ldr	r3, [r7, #24]
 800632c:	4413      	add	r3, r2
 800632e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800633c:	60bb      	str	r3, [r7, #8]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	78db      	ldrb	r3, [r3, #3]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d004      	beq.n	8006350 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800634c:	60bb      	str	r3, [r7, #8]
 800634e:	e003      	b.n	8006358 <USB_HC_StartXfer+0x130>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006356:	60bb      	str	r3, [r7, #8]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800635e:	60bb      	str	r3, [r7, #8]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	015a      	lsls	r2, r3, #5
 8006364:	69bb      	ldr	r3, [r7, #24]
 8006366:	4413      	add	r3, r2
 8006368:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800636c:	461a      	mov	r2, r3
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	6013      	str	r3, [r2, #0]

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	78db      	ldrb	r3, [r3, #3]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d147      	bne.n	800640a <USB_HC_StartXfer+0x1e2>
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	699b      	ldr	r3, [r3, #24]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d043      	beq.n	800640a <USB_HC_StartXfer+0x1e2>
  {
    switch (hc->ep_type)
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	7a5b      	ldrb	r3, [r3, #9]
 8006386:	2b03      	cmp	r3, #3
 8006388:	d830      	bhi.n	80063ec <USB_HC_StartXfer+0x1c4>
 800638a:	a201      	add	r2, pc, #4	@ (adr r2, 8006390 <USB_HC_StartXfer+0x168>)
 800638c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006390:	080063a1 	.word	0x080063a1
 8006394:	080063c5 	.word	0x080063c5
 8006398:	080063a1 	.word	0x080063a1
 800639c:	080063c5 	.word	0x080063c5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	699b      	ldr	r3, [r3, #24]
 80063a4:	3303      	adds	r3, #3
 80063a6:	089b      	lsrs	r3, r3, #2
 80063a8:	81fb      	strh	r3, [r7, #14]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80063aa:	89fa      	ldrh	r2, [r7, #14]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d91c      	bls.n	80063f0 <USB_HC_StartXfer+0x1c8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	f043 0220 	orr.w	r2, r3, #32
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	619a      	str	r2, [r3, #24]
        }
        break;
 80063c2:	e015      	b.n	80063f0 <USB_HC_StartXfer+0x1c8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	699b      	ldr	r3, [r3, #24]
 80063c8:	3303      	adds	r3, #3
 80063ca:	089b      	lsrs	r3, r3, #2
 80063cc:	81fb      	strh	r3, [r7, #14]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80063ce:	89fa      	ldrh	r2, [r7, #14]
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80063d6:	691b      	ldr	r3, [r3, #16]
 80063d8:	b29b      	uxth	r3, r3
 80063da:	429a      	cmp	r2, r3
 80063dc:	d90a      	bls.n	80063f4 <USB_HC_StartXfer+0x1cc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	699b      	ldr	r3, [r3, #24]
 80063e2:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	619a      	str	r2, [r3, #24]
        }
        break;
 80063ea:	e003      	b.n	80063f4 <USB_HC_StartXfer+0x1cc>

      default:
        break;
 80063ec:	bf00      	nop
 80063ee:	e002      	b.n	80063f6 <USB_HC_StartXfer+0x1ce>
        break;
 80063f0:	bf00      	nop
 80063f2:	e000      	b.n	80063f6 <USB_HC_StartXfer+0x1ce>
        break;
 80063f4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	6919      	ldr	r1, [r3, #16]
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	785a      	ldrb	r2, [r3, #1]
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	b29b      	uxth	r3, r3
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f7ff fbaa 	bl	8005b5e <USB_WritePacket>
  }

  return HAL_OK;
 800640a:	2300      	movs	r3, #0
}
 800640c:	4618      	mov	r0, r3
 800640e:	3720      	adds	r7, #32
 8006410:	46bd      	mov	sp, r7
 8006412:	bd80      	pop	{r7, pc}
 8006414:	1ff80000 	.word	0x1ff80000

08006418 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006418:	b480      	push	{r7}
 800641a:	b085      	sub	sp, #20
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800642a:	695b      	ldr	r3, [r3, #20]
 800642c:	b29b      	uxth	r3, r3
}
 800642e:	4618      	mov	r0, r3
 8006430:	3714      	adds	r7, #20
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr

0800643a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800643a:	b480      	push	{r7}
 800643c:	b089      	sub	sp, #36	@ 0x24
 800643e:	af00      	add	r7, sp, #0
 8006440:	6078      	str	r0, [r7, #4]
 8006442:	460b      	mov	r3, r1
 8006444:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800644a:	78fb      	ldrb	r3, [r7, #3]
 800644c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800644e:	2300      	movs	r3, #0
 8006450:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	015a      	lsls	r2, r3, #5
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	4413      	add	r3, r2
 800645a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	0c9b      	lsrs	r3, r3, #18
 8006462:	f003 0303 	and.w	r3, r3, #3
 8006466:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	015a      	lsls	r2, r3, #5
 800646c:	69fb      	ldr	r3, [r7, #28]
 800646e:	4413      	add	r3, r2
 8006470:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	0fdb      	lsrs	r3, r3, #31
 8006478:	f003 0301 	and.w	r3, r3, #1
 800647c:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	015a      	lsls	r2, r3, #5
 8006482:	69fb      	ldr	r3, [r7, #28]
 8006484:	4413      	add	r3, r2
 8006486:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	0fdb      	lsrs	r3, r3, #31
 800648e:	f003 0301 	and.w	r3, r3, #1
 8006492:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	f003 0320 	and.w	r3, r3, #32
 800649c:	2b20      	cmp	r3, #32
 800649e:	d10d      	bne.n	80064bc <USB_HC_Halt+0x82>
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10a      	bne.n	80064bc <USB_HC_Halt+0x82>
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d005      	beq.n	80064b8 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d002      	beq.n	80064b8 <USB_HC_Halt+0x7e>
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	2b03      	cmp	r3, #3
 80064b6:	d101      	bne.n	80064bc <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80064b8:	2300      	movs	r3, #0
 80064ba:	e0d8      	b.n	800666e <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d002      	beq.n	80064c8 <USB_HC_Halt+0x8e>
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	2b02      	cmp	r3, #2
 80064c6:	d173      	bne.n	80065b0 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80064c8:	69bb      	ldr	r3, [r7, #24]
 80064ca:	015a      	lsls	r2, r3, #5
 80064cc:	69fb      	ldr	r3, [r7, #28]
 80064ce:	4413      	add	r3, r2
 80064d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	69ba      	ldr	r2, [r7, #24]
 80064d8:	0151      	lsls	r1, r2, #5
 80064da:	69fa      	ldr	r2, [r7, #28]
 80064dc:	440a      	add	r2, r1
 80064de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80064e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80064e6:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f003 0320 	and.w	r3, r3, #32
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d14a      	bne.n	800658a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFUL << 16)) == 0U)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d133      	bne.n	8006568 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006500:	69bb      	ldr	r3, [r7, #24]
 8006502:	015a      	lsls	r2, r3, #5
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	4413      	add	r3, r2
 8006508:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	69ba      	ldr	r2, [r7, #24]
 8006510:	0151      	lsls	r1, r2, #5
 8006512:	69fa      	ldr	r2, [r7, #28]
 8006514:	440a      	add	r2, r1
 8006516:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800651a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800651e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006520:	69bb      	ldr	r3, [r7, #24]
 8006522:	015a      	lsls	r2, r3, #5
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	4413      	add	r3, r2
 8006528:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	69ba      	ldr	r2, [r7, #24]
 8006530:	0151      	lsls	r1, r2, #5
 8006532:	69fa      	ldr	r2, [r7, #28]
 8006534:	440a      	add	r2, r1
 8006536:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800653a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800653e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	3301      	adds	r3, #1
 8006544:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800654c:	d82e      	bhi.n	80065ac <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800654e:	69bb      	ldr	r3, [r7, #24]
 8006550:	015a      	lsls	r2, r3, #5
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	4413      	add	r3, r2
 8006556:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006560:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006564:	d0ec      	beq.n	8006540 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006566:	e081      	b.n	800666c <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	015a      	lsls	r2, r3, #5
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	4413      	add	r3, r2
 8006570:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	69ba      	ldr	r2, [r7, #24]
 8006578:	0151      	lsls	r1, r2, #5
 800657a:	69fa      	ldr	r2, [r7, #28]
 800657c:	440a      	add	r2, r1
 800657e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006582:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006586:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006588:	e070      	b.n	800666c <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800658a:	69bb      	ldr	r3, [r7, #24]
 800658c:	015a      	lsls	r2, r3, #5
 800658e:	69fb      	ldr	r3, [r7, #28]
 8006590:	4413      	add	r3, r2
 8006592:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	69ba      	ldr	r2, [r7, #24]
 800659a:	0151      	lsls	r1, r2, #5
 800659c:	69fa      	ldr	r2, [r7, #28]
 800659e:	440a      	add	r2, r1
 80065a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065a4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80065a8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80065aa:	e05f      	b.n	800666c <USB_HC_Halt+0x232>
            break;
 80065ac:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80065ae:	e05d      	b.n	800666c <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80065b0:	69bb      	ldr	r3, [r7, #24]
 80065b2:	015a      	lsls	r2, r3, #5
 80065b4:	69fb      	ldr	r3, [r7, #28]
 80065b6:	4413      	add	r3, r2
 80065b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	69ba      	ldr	r2, [r7, #24]
 80065c0:	0151      	lsls	r1, r2, #5
 80065c2:	69fa      	ldr	r2, [r7, #28]
 80065c4:	440a      	add	r2, r1
 80065c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80065ce:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFUL << 16)) == 0U)
 80065d0:	69fb      	ldr	r3, [r7, #28]
 80065d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d133      	bne.n	8006648 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80065e0:	69bb      	ldr	r3, [r7, #24]
 80065e2:	015a      	lsls	r2, r3, #5
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	4413      	add	r3, r2
 80065e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	69ba      	ldr	r2, [r7, #24]
 80065f0:	0151      	lsls	r1, r2, #5
 80065f2:	69fa      	ldr	r2, [r7, #28]
 80065f4:	440a      	add	r2, r1
 80065f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80065fa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065fe:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006600:	69bb      	ldr	r3, [r7, #24]
 8006602:	015a      	lsls	r2, r3, #5
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	4413      	add	r3, r2
 8006608:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	69ba      	ldr	r2, [r7, #24]
 8006610:	0151      	lsls	r1, r2, #5
 8006612:	69fa      	ldr	r2, [r7, #28]
 8006614:	440a      	add	r2, r1
 8006616:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800661a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800661e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	3301      	adds	r3, #1
 8006624:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800662c:	d81d      	bhi.n	800666a <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800662e:	69bb      	ldr	r3, [r7, #24]
 8006630:	015a      	lsls	r2, r3, #5
 8006632:	69fb      	ldr	r3, [r7, #28]
 8006634:	4413      	add	r3, r2
 8006636:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006640:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006644:	d0ec      	beq.n	8006620 <USB_HC_Halt+0x1e6>
 8006646:	e011      	b.n	800666c <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	015a      	lsls	r2, r3, #5
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	4413      	add	r3, r2
 8006650:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	69ba      	ldr	r2, [r7, #24]
 8006658:	0151      	lsls	r1, r2, #5
 800665a:	69fa      	ldr	r2, [r7, #28]
 800665c:	440a      	add	r2, r1
 800665e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006662:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006666:	6013      	str	r3, [r2, #0]
 8006668:	e000      	b.n	800666c <USB_HC_Halt+0x232>
          break;
 800666a:	bf00      	nop
    }
  }

  return HAL_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3724      	adds	r7, #36	@ 0x24
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr

0800667a <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800667a:	b580      	push	{r7, lr}
 800667c:	b088      	sub	sp, #32
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8006682:	2300      	movs	r3, #0
 8006684:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800668a:	2300      	movs	r3, #0
 800668c:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f7ff f9a8 	bl	80059e4 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006694:	2110      	movs	r1, #16
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f7ff fa01 	bl	8005a9e <USB_FlushTxFifo>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d001      	beq.n	80066a6 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f7ff fa2b 	bl	8005b02 <USB_FlushRxFifo>
 80066ac:	4603      	mov	r3, r0
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d001      	beq.n	80066b6 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80066b6:	2300      	movs	r3, #0
 80066b8:	61bb      	str	r3, [r7, #24]
 80066ba:	e01f      	b.n	80066fc <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80066bc:	69bb      	ldr	r3, [r7, #24]
 80066be:	015a      	lsls	r2, r3, #5
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	4413      	add	r3, r2
 80066c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80066d2:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80066da:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80066e2:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80066e4:	69bb      	ldr	r3, [r7, #24]
 80066e6:	015a      	lsls	r2, r3, #5
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	4413      	add	r3, r2
 80066ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066f0:	461a      	mov	r2, r3
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	3301      	adds	r3, #1
 80066fa:	61bb      	str	r3, [r7, #24]
 80066fc:	69bb      	ldr	r3, [r7, #24]
 80066fe:	2b0f      	cmp	r3, #15
 8006700:	d9dc      	bls.n	80066bc <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006702:	2300      	movs	r3, #0
 8006704:	61bb      	str	r3, [r7, #24]
 8006706:	e034      	b.n	8006772 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006708:	69bb      	ldr	r3, [r7, #24]
 800670a:	015a      	lsls	r2, r3, #5
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	4413      	add	r3, r2
 8006710:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800671e:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006726:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800672e:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006730:	69bb      	ldr	r3, [r7, #24]
 8006732:	015a      	lsls	r2, r3, #5
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	4413      	add	r3, r2
 8006738:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800673c:	461a      	mov	r2, r3
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	3301      	adds	r3, #1
 8006746:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800674e:	d80c      	bhi.n	800676a <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006750:	69bb      	ldr	r3, [r7, #24]
 8006752:	015a      	lsls	r2, r3, #5
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	4413      	add	r3, r2
 8006758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006762:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006766:	d0ec      	beq.n	8006742 <USB_StopHost+0xc8>
 8006768:	e000      	b.n	800676c <USB_StopHost+0xf2>
        break;
 800676a:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800676c:	69bb      	ldr	r3, [r7, #24]
 800676e:	3301      	adds	r3, #1
 8006770:	61bb      	str	r3, [r7, #24]
 8006772:	69bb      	ldr	r3, [r7, #24]
 8006774:	2b0f      	cmp	r3, #15
 8006776:	d9c7      	bls.n	8006708 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800677e:	461a      	mov	r2, r3
 8006780:	f04f 33ff 	mov.w	r3, #4294967295
 8006784:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f04f 32ff 	mov.w	r2, #4294967295
 800678c:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7ff f917 	bl	80059c2 <USB_EnableGlobalInt>

  return ret;
 8006794:	7ffb      	ldrb	r3, [r7, #31]
}
 8006796:	4618      	mov	r0, r3
 8006798:	3720      	adds	r7, #32
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
	...

080067a0 <USBH_MIDI_Init>:
    USBH_MIDI_SOFProcess
};

/* USBH_MIDI_Init: called upon device connection for MIDI class */
static USBH_StatusTypeDef USBH_MIDI_Init(USBH_HandleTypeDef *phost)
{
 80067a0:	b590      	push	{r4, r7, lr}
 80067a2:	b08d      	sub	sp, #52	@ 0x34
 80067a4:	af04      	add	r7, sp, #16
 80067a6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL;
 80067a8:	2302      	movs	r3, #2
 80067aa:	773b      	strb	r3, [r7, #28]
  MIDI_HandleTypeDef *MIDI_Handle;

  /* Allocate memory for MIDI class handle */
  MIDI_Handle = (MIDI_HandleTypeDef *)USBH_malloc(sizeof(MIDI_HandleTypeDef));
 80067ac:	208e      	movs	r0, #142	@ 0x8e
 80067ae:	f002 fa55 	bl	8008c5c <malloc>
 80067b2:	4603      	mov	r3, r0
 80067b4:	61bb      	str	r3, [r7, #24]
  if (MIDI_Handle == NULL)
 80067b6:	69bb      	ldr	r3, [r7, #24]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d104      	bne.n	80067c6 <USBH_MIDI_Init+0x26>
  {
    printf("USBH_MIDI_Init: Failed to allocate MIDI class handle\r\n");
 80067bc:	4883      	ldr	r0, [pc, #524]	@ (80069cc <USBH_MIDI_Init+0x22c>)
 80067be:	f002 fc35 	bl	800902c <puts>
    return USBH_FAIL;
 80067c2:	2302      	movs	r3, #2
 80067c4:	e0fd      	b.n	80069c2 <USBH_MIDI_Init+0x222>
  }
  memset(MIDI_Handle, 0, sizeof(MIDI_HandleTypeDef));
 80067c6:	228e      	movs	r2, #142	@ 0x8e
 80067c8:	2100      	movs	r1, #0
 80067ca:	69b8      	ldr	r0, [r7, #24]
 80067cc:	f002 fd0e 	bl	80091ec <memset>
  phost->pActiveClass->pData = (void *)MIDI_Handle;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80067d6:	69ba      	ldr	r2, [r7, #24]
 80067d8:	61da      	str	r2, [r3, #28]

  /* Find the MIDI Streaming interface (Audio class 0x01, subclass 0x03) */
  uint8_t interface = 0xFF;
 80067da:	23ff      	movs	r3, #255	@ 0xff
 80067dc:	77fb      	strb	r3, [r7, #31]
  for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++)
 80067de:	2300      	movs	r3, #0
 80067e0:	77bb      	strb	r3, [r7, #30]
 80067e2:	e01b      	b.n	800681c <USBH_MIDI_Init+0x7c>
  {
    if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 80067e4:	7fbb      	ldrb	r3, [r7, #30]
 80067e6:	687a      	ldr	r2, [r7, #4]
 80067e8:	211a      	movs	r1, #26
 80067ea:	fb01 f303 	mul.w	r3, r1, r3
 80067ee:	4413      	add	r3, r2
 80067f0:	f203 3347 	addw	r3, r3, #839	@ 0x347
 80067f4:	781b      	ldrb	r3, [r3, #0]
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d10d      	bne.n	8006816 <USBH_MIDI_Init+0x76>
        (phost->device.CfgDesc.Itf_Desc[idx].bInterfaceSubClass == USB_MIDI_SUBCLASS_STREAMING))
 80067fa:	7fbb      	ldrb	r3, [r7, #30]
 80067fc:	687a      	ldr	r2, [r7, #4]
 80067fe:	211a      	movs	r1, #26
 8006800:	fb01 f303 	mul.w	r3, r1, r3
 8006804:	4413      	add	r3, r2
 8006806:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 800680a:	781b      	ldrb	r3, [r3, #0]
    if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 800680c:	2b03      	cmp	r3, #3
 800680e:	d102      	bne.n	8006816 <USBH_MIDI_Init+0x76>
    {
      interface = idx;
 8006810:	7fbb      	ldrb	r3, [r7, #30]
 8006812:	77fb      	strb	r3, [r7, #31]
      break;
 8006814:	e008      	b.n	8006828 <USBH_MIDI_Init+0x88>
  for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++)
 8006816:	7fbb      	ldrb	r3, [r7, #30]
 8006818:	3301      	adds	r3, #1
 800681a:	77bb      	strb	r3, [r7, #30]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8006822:	7fba      	ldrb	r2, [r7, #30]
 8006824:	429a      	cmp	r2, r3
 8006826:	d3dd      	bcc.n	80067e4 <USBH_MIDI_Init+0x44>
    }
  }
  if (interface == 0xFF)
 8006828:	7ffb      	ldrb	r3, [r7, #31]
 800682a:	2bff      	cmp	r3, #255	@ 0xff
 800682c:	d104      	bne.n	8006838 <USBH_MIDI_Init+0x98>
  {
    printf("USBH_MIDI_Init: No MIDI Streaming interface found\r\n");
 800682e:	4868      	ldr	r0, [pc, #416]	@ (80069d0 <USBH_MIDI_Init+0x230>)
 8006830:	f002 fbfc 	bl	800902c <puts>
    return USBH_FAIL;
 8006834:	2302      	movs	r3, #2
 8006836:	e0c4      	b.n	80069c2 <USBH_MIDI_Init+0x222>
  }
  printf("USBH_MIDI_Init: MIDI Streaming interface found at index %d\r\n", interface);
 8006838:	7ffb      	ldrb	r3, [r7, #31]
 800683a:	4619      	mov	r1, r3
 800683c:	4865      	ldr	r0, [pc, #404]	@ (80069d4 <USBH_MIDI_Init+0x234>)
 800683e:	f002 fb8d 	bl	8008f5c <iprintf>

  /* Get the interface descriptor and parse its endpoints */
  USBH_InterfaceDescTypeDef *itf_desc = &phost->device.CfgDesc.Itf_Desc[interface];
 8006842:	7ffb      	ldrb	r3, [r7, #31]
 8006844:	221a      	movs	r2, #26
 8006846:	fb02 f303 	mul.w	r3, r2, r3
 800684a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	4413      	add	r3, r2
 8006852:	330a      	adds	r3, #10
 8006854:	617b      	str	r3, [r7, #20]
  for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++)
 8006856:	2300      	movs	r3, #0
 8006858:	777b      	strb	r3, [r7, #29]
 800685a:	e090      	b.n	800697e <USBH_MIDI_Init+0x1de>
  {
    USBH_EpDescTypeDef *ep_desc = &itf_desc->Ep_Desc[ep_idx];
 800685c:	7f7b      	ldrb	r3, [r7, #29]
 800685e:	3301      	adds	r3, #1
 8006860:	00db      	lsls	r3, r3, #3
 8006862:	697a      	ldr	r2, [r7, #20]
 8006864:	4413      	add	r3, r2
 8006866:	3302      	adds	r3, #2
 8006868:	613b      	str	r3, [r7, #16]
    uint8_t ep_addr = ep_desc->bEndpointAddress;
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	789b      	ldrb	r3, [r3, #2]
 800686e:	73fb      	strb	r3, [r7, #15]
    uint8_t ep_type = ep_desc->bmAttributes & 0x03U;  // lower 2 bits indicate type
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	78db      	ldrb	r3, [r3, #3]
 8006874:	f003 0303 	and.w	r3, r3, #3
 8006878:	73bb      	strb	r3, [r7, #14]
    if ((ep_addr & 0x80U) && (ep_type == 0x02U))
 800687a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800687e:	2b00      	cmp	r3, #0
 8006880:	da3b      	bge.n	80068fa <USBH_MIDI_Init+0x15a>
 8006882:	7bbb      	ldrb	r3, [r7, #14]
 8006884:	2b02      	cmp	r3, #2
 8006886:	d138      	bne.n	80068fa <USBH_MIDI_Init+0x15a>
    {
      /* MIDI IN endpoint (Bulk IN) */
      MIDI_Handle->InEp = ep_addr;
 8006888:	69bb      	ldr	r3, [r7, #24]
 800688a:	7bfa      	ldrb	r2, [r7, #15]
 800688c:	709a      	strb	r2, [r3, #2]
      MIDI_Handle->InEpSize = ep_desc->wMaxPacketSize;
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	889a      	ldrh	r2, [r3, #4]
 8006892:	69bb      	ldr	r3, [r7, #24]
 8006894:	809a      	strh	r2, [r3, #4]
      MIDI_Handle->InPipe = USBH_AllocPipe(phost, MIDI_Handle->InEp);
 8006896:	69bb      	ldr	r3, [r7, #24]
 8006898:	789b      	ldrb	r3, [r3, #2]
 800689a:	4619      	mov	r1, r3
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f001 fe67 	bl	8008570 <USBH_AllocPipe>
 80068a2:	4603      	mov	r3, r0
 80068a4:	461a      	mov	r2, r3
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	701a      	strb	r2, [r3, #0]
      USBH_OpenPipe(phost, MIDI_Handle->InPipe, MIDI_Handle->InEp,
 80068aa:	69bb      	ldr	r3, [r7, #24]
 80068ac:	7819      	ldrb	r1, [r3, #0]
 80068ae:	69bb      	ldr	r3, [r7, #24]
 80068b0:	7898      	ldrb	r0, [r3, #2]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80068be:	69ba      	ldr	r2, [r7, #24]
 80068c0:	8892      	ldrh	r2, [r2, #4]
 80068c2:	9202      	str	r2, [sp, #8]
 80068c4:	2202      	movs	r2, #2
 80068c6:	9201      	str	r2, [sp, #4]
 80068c8:	9300      	str	r3, [sp, #0]
 80068ca:	4623      	mov	r3, r4
 80068cc:	4602      	mov	r2, r0
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f001 fe1f 	bl	8008512 <USBH_OpenPipe>
                    phost->device.address, phost->device.speed,
                    USBH_EP_BULK, MIDI_Handle->InEpSize);
      USBH_LL_SetToggle(phost, MIDI_Handle->InPipe, 0);
 80068d4:	69bb      	ldr	r3, [r7, #24]
 80068d6:	781b      	ldrb	r3, [r3, #0]
 80068d8:	2200      	movs	r2, #0
 80068da:	4619      	mov	r1, r3
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f002 f956 	bl	8008b8e <USBH_LL_SetToggle>
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 80068e2:	69bb      	ldr	r3, [r7, #24]
 80068e4:	789b      	ldrb	r3, [r3, #2]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 80068e6:	4619      	mov	r1, r3
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 80068e8:	69bb      	ldr	r3, [r7, #24]
 80068ea:	781b      	ldrb	r3, [r3, #0]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 80068ec:	461a      	mov	r2, r3
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	889b      	ldrh	r3, [r3, #4]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 80068f2:	4839      	ldr	r0, [pc, #228]	@ (80069d8 <USBH_MIDI_Init+0x238>)
 80068f4:	f002 fb32 	bl	8008f5c <iprintf>
 80068f8:	e03e      	b.n	8006978 <USBH_MIDI_Init+0x1d8>
    }
    else if (!(ep_addr & 0x80U) && (ep_type == 0x02U))
 80068fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	db3a      	blt.n	8006978 <USBH_MIDI_Init+0x1d8>
 8006902:	7bbb      	ldrb	r3, [r7, #14]
 8006904:	2b02      	cmp	r3, #2
 8006906:	d137      	bne.n	8006978 <USBH_MIDI_Init+0x1d8>
    {
      /* MIDI OUT endpoint (Bulk OUT) */
      MIDI_Handle->OutEp = ep_addr;
 8006908:	69bb      	ldr	r3, [r7, #24]
 800690a:	7bfa      	ldrb	r2, [r7, #15]
 800690c:	70da      	strb	r2, [r3, #3]
      MIDI_Handle->OutEpSize = ep_desc->wMaxPacketSize;
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	889a      	ldrh	r2, [r3, #4]
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	80da      	strh	r2, [r3, #6]
      MIDI_Handle->OutPipe = USBH_AllocPipe(phost, MIDI_Handle->OutEp);
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	78db      	ldrb	r3, [r3, #3]
 800691a:	4619      	mov	r1, r3
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f001 fe27 	bl	8008570 <USBH_AllocPipe>
 8006922:	4603      	mov	r3, r0
 8006924:	461a      	mov	r2, r3
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	705a      	strb	r2, [r3, #1]
      USBH_OpenPipe(phost, MIDI_Handle->OutPipe, MIDI_Handle->OutEp,
 800692a:	69bb      	ldr	r3, [r7, #24]
 800692c:	7859      	ldrb	r1, [r3, #1]
 800692e:	69bb      	ldr	r3, [r7, #24]
 8006930:	78d8      	ldrb	r0, [r3, #3]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800693e:	69ba      	ldr	r2, [r7, #24]
 8006940:	88d2      	ldrh	r2, [r2, #6]
 8006942:	9202      	str	r2, [sp, #8]
 8006944:	2202      	movs	r2, #2
 8006946:	9201      	str	r2, [sp, #4]
 8006948:	9300      	str	r3, [sp, #0]
 800694a:	4623      	mov	r3, r4
 800694c:	4602      	mov	r2, r0
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f001 fddf 	bl	8008512 <USBH_OpenPipe>
                    phost->device.address, phost->device.speed,
                    USBH_EP_BULK, MIDI_Handle->OutEpSize);
      USBH_LL_SetToggle(phost, MIDI_Handle->OutPipe, 0);
 8006954:	69bb      	ldr	r3, [r7, #24]
 8006956:	785b      	ldrb	r3, [r3, #1]
 8006958:	2200      	movs	r2, #0
 800695a:	4619      	mov	r1, r3
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f002 f916 	bl	8008b8e <USBH_LL_SetToggle>
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 8006962:	69bb      	ldr	r3, [r7, #24]
 8006964:	78db      	ldrb	r3, [r3, #3]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8006966:	4619      	mov	r1, r3
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	785b      	ldrb	r3, [r3, #1]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 800696c:	461a      	mov	r2, r3
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	88db      	ldrh	r3, [r3, #6]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8006972:	481a      	ldr	r0, [pc, #104]	@ (80069dc <USBH_MIDI_Init+0x23c>)
 8006974:	f002 faf2 	bl	8008f5c <iprintf>
  for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++)
 8006978:	7f7b      	ldrb	r3, [r7, #29]
 800697a:	3301      	adds	r3, #1
 800697c:	777b      	strb	r3, [r7, #29]
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	791b      	ldrb	r3, [r3, #4]
 8006982:	7f7a      	ldrb	r2, [r7, #29]
 8006984:	429a      	cmp	r2, r3
 8006986:	f4ff af69 	bcc.w	800685c <USBH_MIDI_Init+0xbc>
    }
  }

  /* Initialize FIFO and state */
  MIDI_Handle->EventFIFOHead = 0;
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	2200      	movs	r2, #0
 800698e:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
  MIDI_Handle->EventFIFOTail = 0;
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	2200      	movs	r2, #0
 8006996:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
  MIDI_Handle->state = MIDI_IDLE;
 800699a:	69bb      	ldr	r3, [r7, #24]
 800699c:	2200      	movs	r2, #0
 800699e:	721a      	strb	r2, [r3, #8]
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
         MIDI_Handle->EventFIFOHead, MIDI_Handle->EventFIFOTail);
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
 80069a6:	4619      	mov	r1, r3
         MIDI_Handle->EventFIFOHead, MIDI_Handle->EventFIFOTail);
 80069a8:	69bb      	ldr	r3, [r7, #24]
 80069aa:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
 80069ae:	461a      	mov	r2, r3
 80069b0:	480b      	ldr	r0, [pc, #44]	@ (80069e0 <USBH_MIDI_Init+0x240>)
 80069b2:	f002 fad3 	bl	8008f5c <iprintf>

  /* Indicate successful initialization */
  printf("USBH_MIDI_Init: MIDI class driver initialized successfully\r\n");
 80069b6:	480b      	ldr	r0, [pc, #44]	@ (80069e4 <USBH_MIDI_Init+0x244>)
 80069b8:	f002 fb38 	bl	800902c <puts>
  status = USBH_OK;
 80069bc:	2300      	movs	r3, #0
 80069be:	773b      	strb	r3, [r7, #28]
  return status;
 80069c0:	7f3b      	ldrb	r3, [r7, #28]
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3724      	adds	r7, #36	@ 0x24
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd90      	pop	{r4, r7, pc}
 80069ca:	bf00      	nop
 80069cc:	08009ddc 	.word	0x08009ddc
 80069d0:	08009e14 	.word	0x08009e14
 80069d4:	08009e48 	.word	0x08009e48
 80069d8:	08009e88 	.word	0x08009e88
 80069dc:	08009ed8 	.word	0x08009ed8
 80069e0:	08009f2c 	.word	0x08009f2c
 80069e4:	08009f68 	.word	0x08009f68

080069e8 <USBH_MIDI_DeInit>:

/* USBH_MIDI_DeInit: called on device disconnection for cleanup */
static USBH_StatusTypeDef USBH_MIDI_DeInit(USBH_HandleTypeDef *phost)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b084      	sub	sp, #16
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80069f6:	69db      	ldr	r3, [r3, #28]
 80069f8:	60fb      	str	r3, [r7, #12]
  if (MIDI_Handle != NULL)
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d045      	beq.n	8006a8c <USBH_MIDI_DeInit+0xa4>
  {
    /* Close and free IN pipe */
    if (MIDI_Handle->InPipe)
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	781b      	ldrb	r3, [r3, #0]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d017      	beq.n	8006a38 <USBH_MIDI_DeInit+0x50>
    {
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
             MIDI_Handle->InPipe, MIDI_Handle->InEp);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	781b      	ldrb	r3, [r3, #0]
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
 8006a0c:	4619      	mov	r1, r3
             MIDI_Handle->InPipe, MIDI_Handle->InEp);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	789b      	ldrb	r3, [r3, #2]
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
 8006a12:	461a      	mov	r2, r3
 8006a14:	4820      	ldr	r0, [pc, #128]	@ (8006a98 <USBH_MIDI_DeInit+0xb0>)
 8006a16:	f002 faa1 	bl	8008f5c <iprintf>
      USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	781b      	ldrb	r3, [r3, #0]
 8006a1e:	4619      	mov	r1, r3
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f001 fd95 	bl	8008550 <USBH_ClosePipe>
      USBH_FreePipe(phost, MIDI_Handle->InPipe);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f001 fdc0 	bl	80085b2 <USBH_FreePipe>
      MIDI_Handle->InPipe = 0;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2200      	movs	r2, #0
 8006a36:	701a      	strb	r2, [r3, #0]
    }
    /* Close and free OUT pipe */
    if (MIDI_Handle->OutPipe)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	785b      	ldrb	r3, [r3, #1]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d017      	beq.n	8006a70 <USBH_MIDI_DeInit+0x88>
    {
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
             MIDI_Handle->OutPipe, MIDI_Handle->OutEp);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	785b      	ldrb	r3, [r3, #1]
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
 8006a44:	4619      	mov	r1, r3
             MIDI_Handle->OutPipe, MIDI_Handle->OutEp);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	78db      	ldrb	r3, [r3, #3]
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	4813      	ldr	r0, [pc, #76]	@ (8006a9c <USBH_MIDI_DeInit+0xb4>)
 8006a4e:	f002 fa85 	bl	8008f5c <iprintf>
      USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	785b      	ldrb	r3, [r3, #1]
 8006a56:	4619      	mov	r1, r3
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f001 fd79 	bl	8008550 <USBH_ClosePipe>
      USBH_FreePipe(phost, MIDI_Handle->OutPipe);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	785b      	ldrb	r3, [r3, #1]
 8006a62:	4619      	mov	r1, r3
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f001 fda4 	bl	80085b2 <USBH_FreePipe>
      MIDI_Handle->OutPipe = 0;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	705a      	strb	r2, [r3, #1]
    }
    /* Free MIDI class handle */
    USBH_free(MIDI_Handle);
 8006a70:	68f8      	ldr	r0, [r7, #12]
 8006a72:	f002 f8fb 	bl	8008c6c <free>
    phost->pActiveClass->pData = NULL;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	61da      	str	r2, [r3, #28]
    printf("USBH_MIDI_DeInit: Freed MIDI class handle memory\r\n");
 8006a80:	4807      	ldr	r0, [pc, #28]	@ (8006aa0 <USBH_MIDI_DeInit+0xb8>)
 8006a82:	f002 fad3 	bl	800902c <puts>
    printf("USBH_MIDI_DeInit: De-initialization complete\r\n");
 8006a86:	4807      	ldr	r0, [pc, #28]	@ (8006aa4 <USBH_MIDI_DeInit+0xbc>)
 8006a88:	f002 fad0 	bl	800902c <puts>
  }
  return USBH_OK;
 8006a8c:	2300      	movs	r3, #0
}
 8006a8e:	4618      	mov	r0, r3
 8006a90:	3710      	adds	r7, #16
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}
 8006a96:	bf00      	nop
 8006a98:	08009fa4 	.word	0x08009fa4
 8006a9c:	08009fd8 	.word	0x08009fd8
 8006aa0:	0800a00c 	.word	0x0800a00c
 8006aa4:	0800a040 	.word	0x0800a040

08006aa8 <USBH_MIDI_ClassRequest>:

/* USBH_MIDI_ClassRequest: no class-specific requests needed for basic MIDI */
static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b083      	sub	sp, #12
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  /* No special control requests; simply return OK */
  return USBH_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	370c      	adds	r7, #12
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr
	...

08006ac0 <USBH_MIDI_Process>:

/* USBH_MIDI_Process: polling handler for incoming MIDI data */
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b08a      	sub	sp, #40	@ 0x28
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006ace:	69db      	ldr	r3, [r3, #28]
 8006ad0:	61fb      	str	r3, [r7, #28]
  USBH_StatusTypeDef status = USBH_OK;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t urb_state;
  uint32_t length;

  if (MIDI_Handle == NULL)
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d101      	bne.n	8006ae2 <USBH_MIDI_Process+0x22>
  {
    return USBH_FAIL;  // Should not happen if class is active
 8006ade:	2302      	movs	r3, #2
 8006ae0:	e0dd      	b.n	8006c9e <USBH_MIDI_Process+0x1de>
  }

  switch (MIDI_Handle->state)
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	7a1b      	ldrb	r3, [r3, #8]
 8006ae6:	2b02      	cmp	r3, #2
 8006ae8:	f000 80cc 	beq.w	8006c84 <USBH_MIDI_Process+0x1c4>
 8006aec:	2b02      	cmp	r3, #2
 8006aee:	f300 80d0 	bgt.w	8006c92 <USBH_MIDI_Process+0x1d2>
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d002      	beq.n	8006afc <USBH_MIDI_Process+0x3c>
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d017      	beq.n	8006b2a <USBH_MIDI_Process+0x6a>
 8006afa:	e0ca      	b.n	8006c92 <USBH_MIDI_Process+0x1d2>
  {
    case MIDI_IDLE:
      /* Idle: start a new IN transfer */
      printf("USBH_MIDI_Process: State=MIDI_IDLE, initiating IN transfer\r\n");
 8006afc:	486a      	ldr	r0, [pc, #424]	@ (8006ca8 <USBH_MIDI_Process+0x1e8>)
 8006afe:	f002 fa95 	bl	800902c <puts>
      USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 8006b02:	69fb      	ldr	r3, [r7, #28]
 8006b04:	f103 0109 	add.w	r1, r3, #9
 8006b08:	69fb      	ldr	r3, [r7, #28]
 8006b0a:	889a      	ldrh	r2, [r3, #4]
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	781b      	ldrb	r3, [r3, #0]
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f001 fce0 	bl	80084d6 <USBH_BulkReceiveData>
                           MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
      MIDI_Handle->state = MIDI_TRANSFER;
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	2201      	movs	r2, #1
 8006b1a:	721a      	strb	r2, [r3, #8]
      printf("USBH_MIDI_Process: State -> MIDI_TRANSFER (waiting for data)\r\n");
 8006b1c:	4863      	ldr	r0, [pc, #396]	@ (8006cac <USBH_MIDI_Process+0x1ec>)
 8006b1e:	f002 fa85 	bl	800902c <puts>
      status = USBH_BUSY;
 8006b22:	2301      	movs	r3, #1
 8006b24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8006b28:	e0b7      	b.n	8006c9a <USBH_MIDI_Process+0x1da>

    case MIDI_TRANSFER:
      /* Check the state of the last USB transfer */
      urb_state = USBH_LL_GetURBState(phost, MIDI_Handle->InPipe);
 8006b2a:	69fb      	ldr	r3, [r7, #28]
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	4619      	mov	r1, r3
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f002 f80b 	bl	8008b4c <USBH_LL_GetURBState>
 8006b36:	4603      	mov	r3, r0
 8006b38:	61bb      	str	r3, [r7, #24]
      if (urb_state == USBH_URB_DONE)
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d173      	bne.n	8006c28 <USBH_MIDI_Process+0x168>
      {
        /* Data packet received */
        length = USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	4619      	mov	r1, r3
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f001 ff6e 	bl	8008a28 <USBH_LL_GetLastXferSize>
 8006b4c:	6178      	str	r0, [r7, #20]
        printf("USBH_MIDI_Process: URB done, received %lu bytes\r\n", (unsigned long)length);
 8006b4e:	6979      	ldr	r1, [r7, #20]
 8006b50:	4857      	ldr	r0, [pc, #348]	@ (8006cb0 <USBH_MIDI_Process+0x1f0>)
 8006b52:	f002 fa03 	bl	8008f5c <iprintf>
        if (length > 0 && length <= USBH_MIDI_MAX_PACKET_SIZE)
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d04d      	beq.n	8006bf8 <USBH_MIDI_Process+0x138>
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	2b40      	cmp	r3, #64	@ 0x40
 8006b60:	d84a      	bhi.n	8006bf8 <USBH_MIDI_Process+0x138>
        {
          uint32_t i = 0;
 8006b62:	2300      	movs	r3, #0
 8006b64:	623b      	str	r3, [r7, #32]
          while (i < length && (length - i) >= 4)
 8006b66:	e026      	b.n	8006bb6 <USBH_MIDI_Process+0xf6>
          {
            uint16_t nextHead = (MIDI_Handle->EventFIFOHead + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 8006b68:	69fb      	ldr	r3, [r7, #28]
 8006b6a:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8006b6e:	3304      	adds	r3, #4
 8006b70:	425a      	negs	r2, r3
 8006b72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006b76:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006b7a:	bf58      	it	pl
 8006b7c:	4253      	negpl	r3, r2
 8006b7e:	827b      	strh	r3, [r7, #18]
            if (nextHead == MIDI_Handle->EventFIFOTail)
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8006b86:	8a7a      	ldrh	r2, [r7, #18]
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d01e      	beq.n	8006bca <USBH_MIDI_Process+0x10a>
            {
              /* FIFO full  cannot add more events */
              break;  // drop remaining events
            }
            /* Copy one 4-byte MIDI event into FIFO */
            memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8006b92:	3348      	adds	r3, #72	@ 0x48
 8006b94:	69fa      	ldr	r2, [r7, #28]
 8006b96:	4413      	add	r3, r2
 8006b98:	3301      	adds	r3, #1
                   &MIDI_Handle->RxBuffer[i], 4);
 8006b9a:	6a3a      	ldr	r2, [r7, #32]
 8006b9c:	3208      	adds	r2, #8
 8006b9e:	69f9      	ldr	r1, [r7, #28]
 8006ba0:	440a      	add	r2, r1
 8006ba2:	3201      	adds	r2, #1
            memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 8006ba4:	6812      	ldr	r2, [r2, #0]
 8006ba6:	601a      	str	r2, [r3, #0]
            MIDI_Handle->EventFIFOHead = nextHead;
 8006ba8:	69fb      	ldr	r3, [r7, #28]
 8006baa:	8a7a      	ldrh	r2, [r7, #18]
 8006bac:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            i += 4;
 8006bb0:	6a3b      	ldr	r3, [r7, #32]
 8006bb2:	3304      	adds	r3, #4
 8006bb4:	623b      	str	r3, [r7, #32]
          while (i < length && (length - i) >= 4)
 8006bb6:	6a3a      	ldr	r2, [r7, #32]
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d206      	bcs.n	8006bcc <USBH_MIDI_Process+0x10c>
 8006bbe:	697a      	ldr	r2, [r7, #20]
 8006bc0:	6a3b      	ldr	r3, [r7, #32]
 8006bc2:	1ad3      	subs	r3, r2, r3
 8006bc4:	2b03      	cmp	r3, #3
 8006bc6:	d8cf      	bhi.n	8006b68 <USBH_MIDI_Process+0xa8>
 8006bc8:	e000      	b.n	8006bcc <USBH_MIDI_Process+0x10c>
              break;  // drop remaining events
 8006bca:	bf00      	nop
          }
          uint32_t eventsAdded = i / 4;
 8006bcc:	6a3b      	ldr	r3, [r7, #32]
 8006bce:	089b      	lsrs	r3, r3, #2
 8006bd0:	60fb      	str	r3, [r7, #12]
          if (eventsAdded > 0)
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d003      	beq.n	8006be0 <USBH_MIDI_Process+0x120>
          {
            printf("USBH_MIDI_Process: Added %lu MIDI events to FIFO\r\n", (unsigned long)eventsAdded);
 8006bd8:	68f9      	ldr	r1, [r7, #12]
 8006bda:	4836      	ldr	r0, [pc, #216]	@ (8006cb4 <USBH_MIDI_Process+0x1f4>)
 8006bdc:	f002 f9be 	bl	8008f5c <iprintf>
          }
          if (i < length)
 8006be0:	6a3a      	ldr	r2, [r7, #32]
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d210      	bcs.n	8006c0a <USBH_MIDI_Process+0x14a>
          {
            printf("USBH_MIDI_Process: MIDI FIFO overflow, dropped %lu bytes\r\n",
                   (unsigned long)(length - i));
 8006be8:	697a      	ldr	r2, [r7, #20]
 8006bea:	6a3b      	ldr	r3, [r7, #32]
 8006bec:	1ad3      	subs	r3, r2, r3
            printf("USBH_MIDI_Process: MIDI FIFO overflow, dropped %lu bytes\r\n",
 8006bee:	4619      	mov	r1, r3
 8006bf0:	4831      	ldr	r0, [pc, #196]	@ (8006cb8 <USBH_MIDI_Process+0x1f8>)
 8006bf2:	f002 f9b3 	bl	8008f5c <iprintf>
        {
 8006bf6:	e008      	b.n	8006c0a <USBH_MIDI_Process+0x14a>
          }
        }
        else if (length > USBH_MIDI_MAX_PACKET_SIZE)
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	2b40      	cmp	r3, #64	@ 0x40
 8006bfc:	d906      	bls.n	8006c0c <USBH_MIDI_Process+0x14c>
        {
          /* Received packet larger than our buffer (should not happen in FS) */
          printf("USBH_MIDI_Process: Packet size %lu exceeds max %d, ignoring\r\n",
 8006bfe:	2240      	movs	r2, #64	@ 0x40
 8006c00:	6979      	ldr	r1, [r7, #20]
 8006c02:	482e      	ldr	r0, [pc, #184]	@ (8006cbc <USBH_MIDI_Process+0x1fc>)
 8006c04:	f002 f9aa 	bl	8008f5c <iprintf>
 8006c08:	e000      	b.n	8006c0c <USBH_MIDI_Process+0x14c>
        {
 8006c0a:	bf00      	nop
                 (unsigned long)length, USBH_MIDI_MAX_PACKET_SIZE);
        }
        /* Submit a new read transfer immediately to continue polling */
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 8006c0c:	69fb      	ldr	r3, [r7, #28]
 8006c0e:	f103 0109 	add.w	r1, r3, #9
 8006c12:	69fb      	ldr	r3, [r7, #28]
 8006c14:	889a      	ldrh	r2, [r3, #4]
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	781b      	ldrb	r3, [r3, #0]
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f001 fc5b 	bl	80084d6 <USBH_BulkReceiveData>
                             MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
        /* Stay in MIDI_TRANSFER state */
        status = USBH_OK;
 8006c20:	2300      	movs	r3, #0
 8006c22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      {
        /* URB_BUSY or NOTREADY: no new data yet, keep waiting */
        status = USBH_BUSY;
        // (No log here to avoid excessive output on each poll cycle)
      }
      break;
 8006c26:	e038      	b.n	8006c9a <USBH_MIDI_Process+0x1da>
      else if (urb_state == USBH_URB_STALL)
 8006c28:	69bb      	ldr	r3, [r7, #24]
 8006c2a:	2b05      	cmp	r3, #5
 8006c2c:	d119      	bne.n	8006c62 <USBH_MIDI_Process+0x1a2>
               MIDI_Handle->InEp);
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	789b      	ldrb	r3, [r3, #2]
        printf("USBH_MIDI_Process: IN endpoint 0x%02X stalled, clearing halt condition\r\n",
 8006c32:	4619      	mov	r1, r3
 8006c34:	4822      	ldr	r0, [pc, #136]	@ (8006cc0 <USBH_MIDI_Process+0x200>)
 8006c36:	f002 f991 	bl	8008f5c <iprintf>
        USBH_ClrFeature(phost, MIDI_Handle->InEp);  // clear stall on the IN endpoint
 8006c3a:	69fb      	ldr	r3, [r7, #28]
 8006c3c:	789b      	ldrb	r3, [r3, #2]
 8006c3e:	4619      	mov	r1, r3
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f000 ff03 	bl	8007a4c <USBH_ClrFeature>
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 8006c46:	69fb      	ldr	r3, [r7, #28]
 8006c48:	f103 0109 	add.w	r1, r3, #9
 8006c4c:	69fb      	ldr	r3, [r7, #28]
 8006c4e:	889a      	ldrh	r2, [r3, #4]
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	781b      	ldrb	r3, [r3, #0]
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f001 fc3e 	bl	80084d6 <USBH_BulkReceiveData>
        status = USBH_OK;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8006c60:	e01b      	b.n	8006c9a <USBH_MIDI_Process+0x1da>
      else if (urb_state == USBH_URB_ERROR)
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	2b04      	cmp	r3, #4
 8006c66:	d109      	bne.n	8006c7c <USBH_MIDI_Process+0x1bc>
        MIDI_Handle->state = MIDI_ERROR;
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	2202      	movs	r2, #2
 8006c6c:	721a      	strb	r2, [r3, #8]
        printf("USBH_MIDI_Process: USB transfer error, state -> MIDI_ERROR\r\n");
 8006c6e:	4815      	ldr	r0, [pc, #84]	@ (8006cc4 <USBH_MIDI_Process+0x204>)
 8006c70:	f002 f9dc 	bl	800902c <puts>
        status = USBH_FAIL;
 8006c74:	2302      	movs	r3, #2
 8006c76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8006c7a:	e00e      	b.n	8006c9a <USBH_MIDI_Process+0x1da>
        status = USBH_BUSY;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8006c82:	e00a      	b.n	8006c9a <USBH_MIDI_Process+0x1da>

    case MIDI_ERROR:
      /* Error state - no recovery implemented */
      printf("USBH_MIDI_Process: State=MIDI_ERROR, unrecoverable error\r\n");
 8006c84:	4810      	ldr	r0, [pc, #64]	@ (8006cc8 <USBH_MIDI_Process+0x208>)
 8006c86:	f002 f9d1 	bl	800902c <puts>
      status = USBH_FAIL;
 8006c8a:	2302      	movs	r3, #2
 8006c8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8006c90:	e003      	b.n	8006c9a <USBH_MIDI_Process+0x1da>

    default:
      status = USBH_FAIL;
 8006c92:	2302      	movs	r3, #2
 8006c94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8006c98:	bf00      	nop
  }

  return status;
 8006c9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	3728      	adds	r7, #40	@ 0x28
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}
 8006ca6:	bf00      	nop
 8006ca8:	0800a070 	.word	0x0800a070
 8006cac:	0800a0ac 	.word	0x0800a0ac
 8006cb0:	0800a0ec 	.word	0x0800a0ec
 8006cb4:	0800a120 	.word	0x0800a120
 8006cb8:	0800a154 	.word	0x0800a154
 8006cbc:	0800a190 	.word	0x0800a190
 8006cc0:	0800a1d0 	.word	0x0800a1d0
 8006cc4:	0800a21c 	.word	0x0800a21c
 8006cc8:	0800a258 	.word	0x0800a258

08006ccc <USBH_MIDI_SOFProcess>:

/* USBH_MIDI_SOFProcess: not used (included for completeness) */
static USBH_StatusTypeDef USBH_MIDI_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  /* No periodic SOF handling needed for this class */
  return USBH_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	370c      	adds	r7, #12
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr

08006ce2 <USBH_MIDI_GetEvent>:

/* Public API function to get a MIDI event from the FIFO */
USBH_StatusTypeDef USBH_MIDI_GetEvent(USBH_HandleTypeDef *phost, uint8_t *event_buf)
{
 8006ce2:	b480      	push	{r7}
 8006ce4:	b085      	sub	sp, #20
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	6078      	str	r0, [r7, #4]
 8006cea:	6039      	str	r1, [r7, #0]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006cf2:	69db      	ldr	r3, [r3, #28]
 8006cf4:	60bb      	str	r3, [r7, #8]
  if (MIDI_Handle == NULL)
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d101      	bne.n	8006d00 <USBH_MIDI_GetEvent+0x1e>
  {
    return USBH_FAIL;  // Class not initialized or device not connected
 8006cfc:	2302      	movs	r3, #2
 8006cfe:	e030      	b.n	8006d62 <USBH_MIDI_GetEvent+0x80>
  }
  /* Check FIFO */
  if (MIDI_Handle->EventFIFOHead == MIDI_Handle->EventFIFOTail)
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d101      	bne.n	8006d14 <USBH_MIDI_GetEvent+0x32>
  {
    // FIFO empty
    return USBH_FAIL;
 8006d10:	2302      	movs	r3, #2
 8006d12:	e026      	b.n	8006d62 <USBH_MIDI_GetEvent+0x80>
  }
  /* Copy one 4-byte event from FIFO to user buffer */
  for (uint8_t j = 0; j < 4; j++)
 8006d14:	2300      	movs	r3, #0
 8006d16:	73fb      	strb	r3, [r7, #15]
 8006d18:	e010      	b.n	8006d3c <USBH_MIDI_GetEvent+0x5a>
  {
    event_buf[j] = MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOTail + j];
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8006d20:	461a      	mov	r2, r3
 8006d22:	7bfb      	ldrb	r3, [r7, #15]
 8006d24:	441a      	add	r2, r3
 8006d26:	7bfb      	ldrb	r3, [r7, #15]
 8006d28:	6839      	ldr	r1, [r7, #0]
 8006d2a:	440b      	add	r3, r1
 8006d2c:	68b9      	ldr	r1, [r7, #8]
 8006d2e:	440a      	add	r2, r1
 8006d30:	f892 2049 	ldrb.w	r2, [r2, #73]	@ 0x49
 8006d34:	701a      	strb	r2, [r3, #0]
  for (uint8_t j = 0; j < 4; j++)
 8006d36:	7bfb      	ldrb	r3, [r7, #15]
 8006d38:	3301      	adds	r3, #1
 8006d3a:	73fb      	strb	r3, [r7, #15]
 8006d3c:	7bfb      	ldrb	r3, [r7, #15]
 8006d3e:	2b03      	cmp	r3, #3
 8006d40:	d9eb      	bls.n	8006d1a <USBH_MIDI_GetEvent+0x38>
  }
  /* Advance tail index by 4 (one event) */
  MIDI_Handle->EventFIFOTail = (MIDI_Handle->EventFIFOTail + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8006d48:	3304      	adds	r3, #4
 8006d4a:	425a      	negs	r2, r3
 8006d4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d50:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8006d54:	bf58      	it	pl
 8006d56:	4253      	negpl	r3, r2
 8006d58:	b29a      	uxth	r2, r3
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
  return USBH_OK;
 8006d60:	2300      	movs	r3, #0
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3714      	adds	r7, #20
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr

08006d6e <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8006d6e:	b580      	push	{r7, lr}
 8006d70:	b084      	sub	sp, #16
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	60f8      	str	r0, [r7, #12]
 8006d76:	60b9      	str	r1, [r7, #8]
 8006d78:	4613      	mov	r3, r2
 8006d7a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d101      	bne.n	8006d86 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006d82:	2302      	movs	r3, #2
 8006d84:	e029      	b.n	8006dda <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	79fa      	ldrb	r2, [r7, #7]
 8006d8a:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8006d9e:	68f8      	ldr	r0, [r7, #12]
 8006da0:	f000 f81f 	bl	8006de2 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2200      	movs	r2, #0
 8006da8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2200      	movs	r2, #0
 8006db0:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d003      	beq.n	8006dd2 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	68ba      	ldr	r2, [r7, #8]
 8006dce:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8006dd2:	68f8      	ldr	r0, [r7, #12]
 8006dd4:	f001 fd74 	bl	80088c0 <USBH_LL_Init>

  return USBH_OK;
 8006dd8:	2300      	movs	r3, #0
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3710      	adds	r7, #16
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}

08006de2 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006de2:	b580      	push	{r7, lr}
 8006de4:	b084      	sub	sp, #16
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006dea:	2300      	movs	r3, #0
 8006dec:	60fb      	str	r3, [r7, #12]
 8006dee:	e009      	b.n	8006e04 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	33e0      	adds	r3, #224	@ 0xe0
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	4413      	add	r3, r2
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	3301      	adds	r3, #1
 8006e02:	60fb      	str	r3, [r7, #12]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2b0f      	cmp	r3, #15
 8006e08:	d9f2      	bls.n	8006df0 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	60fb      	str	r3, [r7, #12]
 8006e0e:	e009      	b.n	8006e24 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	4413      	add	r3, r2
 8006e16:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	3301      	adds	r3, #1
 8006e22:	60fb      	str	r3, [r7, #12]
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e2a:	d3f1      	bcc.n	8006e10 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2200      	movs	r2, #0
 8006e36:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2200      	movs	r2, #0
 8006e42:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2201      	movs	r2, #1
 8006e4a:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2240      	movs	r2, #64	@ 0x40
 8006e50:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	331c      	adds	r3, #28
 8006e7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006e80:	2100      	movs	r1, #0
 8006e82:	4618      	mov	r0, r3
 8006e84:	f002 f9b2 	bl	80091ec <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006e8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e92:	2100      	movs	r1, #0
 8006e94:	4618      	mov	r0, r3
 8006e96:	f002 f9a9 	bl	80091ec <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8006ea0:	2212      	movs	r2, #18
 8006ea2:	2100      	movs	r1, #0
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f002 f9a1 	bl	80091ec <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8006eb0:	223e      	movs	r2, #62	@ 0x3e
 8006eb2:	2100      	movs	r1, #0
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f002 f999 	bl	80091ec <memset>

  return USBH_OK;
 8006eba:	2300      	movs	r3, #0
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3710      	adds	r7, #16
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b085      	sub	sp, #20
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
 8006ecc:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d016      	beq.n	8006f06 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d10e      	bne.n	8006f00 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8006ee8:	1c59      	adds	r1, r3, #1
 8006eea:	687a      	ldr	r2, [r7, #4]
 8006eec:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	33de      	adds	r3, #222	@ 0xde
 8006ef4:	6839      	ldr	r1, [r7, #0]
 8006ef6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8006efa:	2300      	movs	r3, #0
 8006efc:	73fb      	strb	r3, [r7, #15]
 8006efe:	e004      	b.n	8006f0a <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006f00:	2302      	movs	r3, #2
 8006f02:	73fb      	strb	r3, [r7, #15]
 8006f04:	e001      	b.n	8006f0a <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006f06:	2302      	movs	r3, #2
 8006f08:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3714      	adds	r7, #20
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b082      	sub	sp, #8
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f001 fd09 	bl	8008938 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8006f26:	2101      	movs	r1, #1
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f001 fe22 	bl	8008b72 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006f2e:	2300      	movs	r3, #0
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3708      	adds	r7, #8
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}

08006f38 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b088      	sub	sp, #32
 8006f3c:	af04      	add	r7, sp, #16
 8006f3e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006f40:	2302      	movs	r3, #2
 8006f42:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006f44:	2300      	movs	r3, #0
 8006f46:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if ((phost->device.is_disconnected == 1U)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d005      	beq.n	8006f60 <USBH_Process+0x28>
      || (phost->device.is_ReEnumerated == 1U))
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8006f5a:	b2db      	uxtb	r3, r3
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d102      	bne.n	8006f66 <USBH_Process+0x2e>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2203      	movs	r2, #3
 8006f64:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	781b      	ldrb	r3, [r3, #0]
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	2b0b      	cmp	r3, #11
 8006f6e:	f200 81bc 	bhi.w	80072ea <USBH_Process+0x3b2>
 8006f72:	a201      	add	r2, pc, #4	@ (adr r2, 8006f78 <USBH_Process+0x40>)
 8006f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f78:	08006fa9 	.word	0x08006fa9
 8006f7c:	08006fdb 	.word	0x08006fdb
 8006f80:	08007045 	.word	0x08007045
 8006f84:	08007285 	.word	0x08007285
 8006f88:	080072eb 	.word	0x080072eb
 8006f8c:	080070e5 	.word	0x080070e5
 8006f90:	0800722b 	.word	0x0800722b
 8006f94:	0800711b 	.word	0x0800711b
 8006f98:	0800713b 	.word	0x0800713b
 8006f9c:	08007159 	.word	0x08007159
 8006fa0:	0800719d 	.word	0x0800719d
 8006fa4:	0800726d 	.word	0x0800726d
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	f000 819c 	beq.w	80072ee <USBH_Process+0x3b6>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2201      	movs	r2, #1
 8006fba:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006fbc:	20c8      	movs	r0, #200	@ 0xc8
 8006fbe:	f001 fe16 	bl	8008bee <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f001 fd15 	bl	80089f2 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8006fd8:	e189      	b.n	80072ee <USBH_Process+0x3b6>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	d107      	bne.n	8006ff6 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2202      	movs	r2, #2
 8006ff2:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8006ff4:	e18a      	b.n	800730c <USBH_Process+0x3d4>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8006ffc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007000:	d914      	bls.n	800702c <USBH_Process+0xf4>
          phost->device.RstCnt++;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007008:	3301      	adds	r3, #1
 800700a:	b2da      	uxtb	r2, r3
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007018:	2b03      	cmp	r3, #3
 800701a:	d903      	bls.n	8007024 <USBH_Process+0xec>
            phost->gState = HOST_ABORT_STATE;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	220d      	movs	r2, #13
 8007020:	701a      	strb	r2, [r3, #0]
      break;
 8007022:	e173      	b.n	800730c <USBH_Process+0x3d4>
            phost->gState = HOST_IDLE;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	701a      	strb	r2, [r3, #0]
      break;
 800702a:	e16f      	b.n	800730c <USBH_Process+0x3d4>
          phost->Timeout += 10U;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007032:	f103 020a 	add.w	r2, r3, #10
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800703c:	200a      	movs	r0, #10
 800703e:	f001 fdd6 	bl	8008bee <USBH_Delay>
      break;
 8007042:	e163      	b.n	800730c <USBH_Process+0x3d4>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800704a:	2b00      	cmp	r3, #0
 800704c:	d005      	beq.n	800705a <USBH_Process+0x122>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007054:	2104      	movs	r1, #4
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800705a:	2064      	movs	r0, #100	@ 0x64
 800705c:	f001 fdc7 	bl	8008bee <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f001 fc9f 	bl	80089a4 <USBH_LL_GetSpeed>
 8007066:	4603      	mov	r3, r0
 8007068:	461a      	mov	r2, r3
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2205      	movs	r2, #5
 8007074:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8007076:	2100      	movs	r1, #0
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	f001 fa79 	bl	8008570 <USBH_AllocPipe>
 800707e:	4603      	mov	r3, r0
 8007080:	461a      	mov	r2, r3
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8007086:	2180      	movs	r1, #128	@ 0x80
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f001 fa71 	bl	8008570 <USBH_AllocPipe>
 800708e:	4603      	mov	r3, r0
 8007090:	461a      	mov	r2, r3
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	7919      	ldrb	r1, [r3, #4]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80070a6:	687a      	ldr	r2, [r7, #4]
 80070a8:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80070aa:	9202      	str	r2, [sp, #8]
 80070ac:	2200      	movs	r2, #0
 80070ae:	9201      	str	r2, [sp, #4]
 80070b0:	9300      	str	r3, [sp, #0]
 80070b2:	4603      	mov	r3, r0
 80070b4:	2280      	movs	r2, #128	@ 0x80
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f001 fa2b 	bl	8008512 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	7959      	ldrb	r1, [r3, #5]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80070cc:	687a      	ldr	r2, [r7, #4]
 80070ce:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80070d0:	9202      	str	r2, [sp, #8]
 80070d2:	2200      	movs	r2, #0
 80070d4:	9201      	str	r2, [sp, #4]
 80070d6:	9300      	str	r3, [sp, #0]
 80070d8:	4603      	mov	r3, r0
 80070da:	2200      	movs	r2, #0
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f001 fa18 	bl	8008512 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80070e2:	e113      	b.n	800730c <USBH_Process+0x3d4>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 f917 	bl	8007318 <USBH_HandleEnum>
 80070ea:	4603      	mov	r3, r0
 80070ec:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80070ee:	7bbb      	ldrb	r3, [r7, #14]
 80070f0:	b2db      	uxtb	r3, r3
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	f040 80fd 	bne.w	80072f2 <USBH_Process+0x3ba>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8007106:	2b01      	cmp	r3, #1
 8007108:	d103      	bne.n	8007112 <USBH_Process+0x1da>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2208      	movs	r2, #8
 800710e:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007110:	e0ef      	b.n	80072f2 <USBH_Process+0x3ba>
          phost->gState = HOST_INPUT;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2207      	movs	r2, #7
 8007116:	701a      	strb	r2, [r3, #0]
      break;
 8007118:	e0eb      	b.n	80072f2 <USBH_Process+0x3ba>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007120:	2b00      	cmp	r3, #0
 8007122:	f000 80e8 	beq.w	80072f6 <USBH_Process+0x3be>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800712c:	2101      	movs	r1, #1
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2208      	movs	r2, #8
 8007136:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8007138:	e0dd      	b.n	80072f6 <USBH_Process+0x3be>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8007140:	4619      	mov	r1, r3
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 fc3b 	bl	80079be <USBH_SetCfg>
 8007148:	4603      	mov	r3, r0
 800714a:	2b00      	cmp	r3, #0
 800714c:	f040 80d5 	bne.w	80072fa <USBH_Process+0x3c2>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2209      	movs	r2, #9
 8007154:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007156:	e0d0      	b.n	80072fa <USBH_Process+0x3c2>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800715e:	f003 0320 	and.w	r3, r3, #32
 8007162:	2b00      	cmp	r3, #0
 8007164:	d016      	beq.n	8007194 <USBH_Process+0x25c>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8007166:	2101      	movs	r1, #1
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f000 fc4b 	bl	8007a04 <USBH_SetFeature>
 800716e:	4603      	mov	r3, r0
 8007170:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007172:	7bbb      	ldrb	r3, [r7, #14]
 8007174:	b2db      	uxtb	r3, r3
 8007176:	2b00      	cmp	r3, #0
 8007178:	d103      	bne.n	8007182 <USBH_Process+0x24a>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	220a      	movs	r2, #10
 800717e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007180:	e0bd      	b.n	80072fe <USBH_Process+0x3c6>
        else if (status == USBH_NOT_SUPPORTED)
 8007182:	7bbb      	ldrb	r3, [r7, #14]
 8007184:	b2db      	uxtb	r3, r3
 8007186:	2b03      	cmp	r3, #3
 8007188:	f040 80b9 	bne.w	80072fe <USBH_Process+0x3c6>
          phost->gState = HOST_CHECK_CLASS;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	220a      	movs	r2, #10
 8007190:	701a      	strb	r2, [r3, #0]
      break;
 8007192:	e0b4      	b.n	80072fe <USBH_Process+0x3c6>
        phost->gState = HOST_CHECK_CLASS;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	220a      	movs	r2, #10
 8007198:	701a      	strb	r2, [r3, #0]
      break;
 800719a:	e0b0      	b.n	80072fe <USBH_Process+0x3c6>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	f000 80ad 	beq.w	8007302 <USBH_Process+0x3ca>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80071b0:	2300      	movs	r3, #0
 80071b2:	73fb      	strb	r3, [r7, #15]
 80071b4:	e016      	b.n	80071e4 <USBH_Process+0x2ac>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80071b6:	7bfa      	ldrb	r2, [r7, #15]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	32de      	adds	r2, #222	@ 0xde
 80071bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071c0:	791a      	ldrb	r2, [r3, #4]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80071c8:	429a      	cmp	r2, r3
 80071ca:	d108      	bne.n	80071de <USBH_Process+0x2a6>
          {
            phost->pActiveClass = phost->pClass[idx];
 80071cc:	7bfa      	ldrb	r2, [r7, #15]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	32de      	adds	r2, #222	@ 0xde
 80071d2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80071dc:	e005      	b.n	80071ea <USBH_Process+0x2b2>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80071de:	7bfb      	ldrb	r3, [r7, #15]
 80071e0:	3301      	adds	r3, #1
 80071e2:	73fb      	strb	r3, [r7, #15]
 80071e4:	7bfb      	ldrb	r3, [r7, #15]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d0e5      	beq.n	80071b6 <USBH_Process+0x27e>
          }
        }

        if (phost->pActiveClass != NULL)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d016      	beq.n	8007222 <USBH_Process+0x2ea>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	4798      	blx	r3
 8007200:	4603      	mov	r3, r0
 8007202:	2b00      	cmp	r3, #0
 8007204:	d109      	bne.n	800721a <USBH_Process+0x2e2>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2206      	movs	r2, #6
 800720a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007212:	2103      	movs	r1, #3
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007218:	e073      	b.n	8007302 <USBH_Process+0x3ca>
            phost->gState = HOST_ABORT_STATE;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	220d      	movs	r2, #13
 800721e:	701a      	strb	r2, [r3, #0]
      break;
 8007220:	e06f      	b.n	8007302 <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	220d      	movs	r2, #13
 8007226:	701a      	strb	r2, [r3, #0]
      break;
 8007228:	e06b      	b.n	8007302 <USBH_Process+0x3ca>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007230:	2b00      	cmp	r3, #0
 8007232:	d017      	beq.n	8007264 <USBH_Process+0x32c>
      {
        status = phost->pActiveClass->Requests(phost);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800723a:	691b      	ldr	r3, [r3, #16]
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	4798      	blx	r3
 8007240:	4603      	mov	r3, r0
 8007242:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007244:	7bbb      	ldrb	r3, [r7, #14]
 8007246:	b2db      	uxtb	r3, r3
 8007248:	2b00      	cmp	r3, #0
 800724a:	d103      	bne.n	8007254 <USBH_Process+0x31c>
        {
          phost->gState = HOST_CLASS;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	220b      	movs	r2, #11
 8007250:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007252:	e058      	b.n	8007306 <USBH_Process+0x3ce>
        else if (status == USBH_FAIL)
 8007254:	7bbb      	ldrb	r3, [r7, #14]
 8007256:	b2db      	uxtb	r3, r3
 8007258:	2b02      	cmp	r3, #2
 800725a:	d154      	bne.n	8007306 <USBH_Process+0x3ce>
          phost->gState = HOST_ABORT_STATE;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	220d      	movs	r2, #13
 8007260:	701a      	strb	r2, [r3, #0]
      break;
 8007262:	e050      	b.n	8007306 <USBH_Process+0x3ce>
        phost->gState = HOST_ABORT_STATE;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	220d      	movs	r2, #13
 8007268:	701a      	strb	r2, [r3, #0]
      break;
 800726a:	e04c      	b.n	8007306 <USBH_Process+0x3ce>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007272:	2b00      	cmp	r3, #0
 8007274:	d049      	beq.n	800730a <USBH_Process+0x3d2>
      {
        phost->pActiveClass->BgndProcess(phost);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800727c:	695b      	ldr	r3, [r3, #20]
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	4798      	blx	r3
      }
      break;
 8007282:	e042      	b.n	800730a <USBH_Process+0x3d2>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2200      	movs	r2, #0
 8007288:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007292:	2b00      	cmp	r3, #0
 8007294:	d009      	beq.n	80072aa <USBH_Process+0x372>
      {
        phost->pActiveClass->DeInit(phost);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800729c:	68db      	ldr	r3, [r3, #12]
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2200      	movs	r2, #0
 80072a6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      (void)DeInitStateMachine(phost);
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f7ff fd99 	bl	8006de2 <DeInitStateMachine>

      if (phost->pUser != NULL)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d005      	beq.n	80072c6 <USBH_Process+0x38e>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80072c0:	2105      	movs	r1, #5
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d107      	bne.n	80072e2 <USBH_Process+0x3aa>
      {
        phost->device.is_ReEnumerated = 0U;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f7ff fe1c 	bl	8006f18 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80072e0:	e014      	b.n	800730c <USBH_Process+0x3d4>
        (void)USBH_LL_Start(phost);
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f001 fb28 	bl	8008938 <USBH_LL_Start>
      break;
 80072e8:	e010      	b.n	800730c <USBH_Process+0x3d4>

    case HOST_ABORT_STATE:
    default :
      break;
 80072ea:	bf00      	nop
 80072ec:	e00e      	b.n	800730c <USBH_Process+0x3d4>
      break;
 80072ee:	bf00      	nop
 80072f0:	e00c      	b.n	800730c <USBH_Process+0x3d4>
      break;
 80072f2:	bf00      	nop
 80072f4:	e00a      	b.n	800730c <USBH_Process+0x3d4>
    break;
 80072f6:	bf00      	nop
 80072f8:	e008      	b.n	800730c <USBH_Process+0x3d4>
      break;
 80072fa:	bf00      	nop
 80072fc:	e006      	b.n	800730c <USBH_Process+0x3d4>
      break;
 80072fe:	bf00      	nop
 8007300:	e004      	b.n	800730c <USBH_Process+0x3d4>
      break;
 8007302:	bf00      	nop
 8007304:	e002      	b.n	800730c <USBH_Process+0x3d4>
      break;
 8007306:	bf00      	nop
 8007308:	e000      	b.n	800730c <USBH_Process+0x3d4>
      break;
 800730a:	bf00      	nop
  }
  return USBH_OK;
 800730c:	2300      	movs	r3, #0
}
 800730e:	4618      	mov	r0, r3
 8007310:	3710      	adds	r7, #16
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}
 8007316:	bf00      	nop

08007318 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b088      	sub	sp, #32
 800731c:	af04      	add	r7, sp, #16
 800731e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007320:	2301      	movs	r3, #1
 8007322:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007324:	2301      	movs	r3, #1
 8007326:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	785b      	ldrb	r3, [r3, #1]
 800732c:	2b07      	cmp	r3, #7
 800732e:	f200 81bd 	bhi.w	80076ac <USBH_HandleEnum+0x394>
 8007332:	a201      	add	r2, pc, #4	@ (adr r2, 8007338 <USBH_HandleEnum+0x20>)
 8007334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007338:	08007359 	.word	0x08007359
 800733c:	08007413 	.word	0x08007413
 8007340:	0800747d 	.word	0x0800747d
 8007344:	08007507 	.word	0x08007507
 8007348:	08007571 	.word	0x08007571
 800734c:	080075e1 	.word	0x080075e1
 8007350:	08007627 	.word	0x08007627
 8007354:	0800766d 	.word	0x0800766d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8007358:	2108      	movs	r1, #8
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 fa4c 	bl	80077f8 <USBH_Get_DevDesc>
 8007360:	4603      	mov	r3, r0
 8007362:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007364:	7bbb      	ldrb	r3, [r7, #14]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d12e      	bne.n	80073c8 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2201      	movs	r2, #1
 8007378:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	7919      	ldrb	r1, [r3, #4]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800738a:	687a      	ldr	r2, [r7, #4]
 800738c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800738e:	9202      	str	r2, [sp, #8]
 8007390:	2200      	movs	r2, #0
 8007392:	9201      	str	r2, [sp, #4]
 8007394:	9300      	str	r3, [sp, #0]
 8007396:	4603      	mov	r3, r0
 8007398:	2280      	movs	r2, #128	@ 0x80
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f001 f8b9 	bl	8008512 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	7959      	ldrb	r1, [r3, #5]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80073b0:	687a      	ldr	r2, [r7, #4]
 80073b2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80073b4:	9202      	str	r2, [sp, #8]
 80073b6:	2200      	movs	r2, #0
 80073b8:	9201      	str	r2, [sp, #4]
 80073ba:	9300      	str	r3, [sp, #0]
 80073bc:	4603      	mov	r3, r0
 80073be:	2200      	movs	r2, #0
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f001 f8a6 	bl	8008512 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80073c6:	e173      	b.n	80076b0 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80073c8:	7bbb      	ldrb	r3, [r7, #14]
 80073ca:	2b03      	cmp	r3, #3
 80073cc:	f040 8170 	bne.w	80076b0 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80073d6:	3301      	adds	r3, #1
 80073d8:	b2da      	uxtb	r2, r3
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80073e6:	2b03      	cmp	r3, #3
 80073e8:	d903      	bls.n	80073f2 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	220d      	movs	r2, #13
 80073ee:	701a      	strb	r2, [r3, #0]
      break;
 80073f0:	e15e      	b.n	80076b0 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	795b      	ldrb	r3, [r3, #5]
 80073f6:	4619      	mov	r1, r3
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f001 f8da 	bl	80085b2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	791b      	ldrb	r3, [r3, #4]
 8007402:	4619      	mov	r1, r3
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f001 f8d4 	bl	80085b2 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2200      	movs	r2, #0
 800740e:	701a      	strb	r2, [r3, #0]
      break;
 8007410:	e14e      	b.n	80076b0 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8007412:	2112      	movs	r1, #18
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f000 f9ef 	bl	80077f8 <USBH_Get_DevDesc>
 800741a:	4603      	mov	r3, r0
 800741c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800741e:	7bbb      	ldrb	r3, [r7, #14]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d103      	bne.n	800742c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2202      	movs	r2, #2
 8007428:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800742a:	e143      	b.n	80076b4 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800742c:	7bbb      	ldrb	r3, [r7, #14]
 800742e:	2b03      	cmp	r3, #3
 8007430:	f040 8140 	bne.w	80076b4 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800743a:	3301      	adds	r3, #1
 800743c:	b2da      	uxtb	r2, r3
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800744a:	2b03      	cmp	r3, #3
 800744c:	d903      	bls.n	8007456 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	220d      	movs	r2, #13
 8007452:	701a      	strb	r2, [r3, #0]
      break;
 8007454:	e12e      	b.n	80076b4 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	795b      	ldrb	r3, [r3, #5]
 800745a:	4619      	mov	r1, r3
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f001 f8a8 	bl	80085b2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	791b      	ldrb	r3, [r3, #4]
 8007466:	4619      	mov	r1, r3
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f001 f8a2 	bl	80085b2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	701a      	strb	r2, [r3, #0]
      break;
 800747a:	e11b      	b.n	80076b4 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800747c:	2101      	movs	r1, #1
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 fa79 	bl	8007976 <USBH_SetAddress>
 8007484:	4603      	mov	r3, r0
 8007486:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007488:	7bbb      	ldrb	r3, [r7, #14]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d130      	bne.n	80074f0 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800748e:	2002      	movs	r0, #2
 8007490:	f001 fbad 	bl	8008bee <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2203      	movs	r2, #3
 80074a0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	7919      	ldrb	r1, [r3, #4]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80074b6:	9202      	str	r2, [sp, #8]
 80074b8:	2200      	movs	r2, #0
 80074ba:	9201      	str	r2, [sp, #4]
 80074bc:	9300      	str	r3, [sp, #0]
 80074be:	4603      	mov	r3, r0
 80074c0:	2280      	movs	r2, #128	@ 0x80
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f001 f825 	bl	8008512 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	7959      	ldrb	r1, [r3, #5]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80074dc:	9202      	str	r2, [sp, #8]
 80074de:	2200      	movs	r2, #0
 80074e0:	9201      	str	r2, [sp, #4]
 80074e2:	9300      	str	r3, [sp, #0]
 80074e4:	4603      	mov	r3, r0
 80074e6:	2200      	movs	r2, #0
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f001 f812 	bl	8008512 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80074ee:	e0e3      	b.n	80076b8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80074f0:	7bbb      	ldrb	r3, [r7, #14]
 80074f2:	2b03      	cmp	r3, #3
 80074f4:	f040 80e0 	bne.w	80076b8 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	220d      	movs	r2, #13
 80074fc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2200      	movs	r2, #0
 8007502:	705a      	strb	r2, [r3, #1]
      break;
 8007504:	e0d8      	b.n	80076b8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8007506:	2109      	movs	r1, #9
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f000 f9a1 	bl	8007850 <USBH_Get_CfgDesc>
 800750e:	4603      	mov	r3, r0
 8007510:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007512:	7bbb      	ldrb	r3, [r7, #14]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d103      	bne.n	8007520 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2204      	movs	r2, #4
 800751c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800751e:	e0cd      	b.n	80076bc <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007520:	7bbb      	ldrb	r3, [r7, #14]
 8007522:	2b03      	cmp	r3, #3
 8007524:	f040 80ca 	bne.w	80076bc <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800752e:	3301      	adds	r3, #1
 8007530:	b2da      	uxtb	r2, r3
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800753e:	2b03      	cmp	r3, #3
 8007540:	d903      	bls.n	800754a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	220d      	movs	r2, #13
 8007546:	701a      	strb	r2, [r3, #0]
      break;
 8007548:	e0b8      	b.n	80076bc <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	795b      	ldrb	r3, [r3, #5]
 800754e:	4619      	mov	r1, r3
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f001 f82e 	bl	80085b2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	791b      	ldrb	r3, [r3, #4]
 800755a:	4619      	mov	r1, r3
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f001 f828 	bl	80085b2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2200      	movs	r2, #0
 800756c:	701a      	strb	r2, [r3, #0]
      break;
 800756e:	e0a5      	b.n	80076bc <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8007576:	4619      	mov	r1, r3
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f000 f969 	bl	8007850 <USBH_Get_CfgDesc>
 800757e:	4603      	mov	r3, r0
 8007580:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007582:	7bbb      	ldrb	r3, [r7, #14]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d103      	bne.n	8007590 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2205      	movs	r2, #5
 800758c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800758e:	e097      	b.n	80076c0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007590:	7bbb      	ldrb	r3, [r7, #14]
 8007592:	2b03      	cmp	r3, #3
 8007594:	f040 8094 	bne.w	80076c0 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800759e:	3301      	adds	r3, #1
 80075a0:	b2da      	uxtb	r2, r3
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80075ae:	2b03      	cmp	r3, #3
 80075b0:	d903      	bls.n	80075ba <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	220d      	movs	r2, #13
 80075b6:	701a      	strb	r2, [r3, #0]
      break;
 80075b8:	e082      	b.n	80076c0 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	795b      	ldrb	r3, [r3, #5]
 80075be:	4619      	mov	r1, r3
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	f000 fff6 	bl	80085b2 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	791b      	ldrb	r3, [r3, #4]
 80075ca:	4619      	mov	r1, r3
 80075cc:	6878      	ldr	r0, [r7, #4]
 80075ce:	f000 fff0 	bl	80085b2 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2200      	movs	r2, #0
 80075d6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2200      	movs	r2, #0
 80075dc:	701a      	strb	r2, [r3, #0]
      break;
 80075de:	e06f      	b.n	80076c0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d019      	beq.n	800761e <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80075f6:	23ff      	movs	r3, #255	@ 0xff
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f000 f953 	bl	80078a4 <USBH_Get_StringDesc>
 80075fe:	4603      	mov	r3, r0
 8007600:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007602:	7bbb      	ldrb	r3, [r7, #14]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d103      	bne.n	8007610 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2206      	movs	r2, #6
 800760c:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800760e:	e059      	b.n	80076c4 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007610:	7bbb      	ldrb	r3, [r7, #14]
 8007612:	2b03      	cmp	r3, #3
 8007614:	d156      	bne.n	80076c4 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2206      	movs	r2, #6
 800761a:	705a      	strb	r2, [r3, #1]
      break;
 800761c:	e052      	b.n	80076c4 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2206      	movs	r2, #6
 8007622:	705a      	strb	r2, [r3, #1]
      break;
 8007624:	e04e      	b.n	80076c4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800762c:	2b00      	cmp	r3, #0
 800762e:	d019      	beq.n	8007664 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800763c:	23ff      	movs	r3, #255	@ 0xff
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 f930 	bl	80078a4 <USBH_Get_StringDesc>
 8007644:	4603      	mov	r3, r0
 8007646:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007648:	7bbb      	ldrb	r3, [r7, #14]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d103      	bne.n	8007656 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2207      	movs	r2, #7
 8007652:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007654:	e038      	b.n	80076c8 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007656:	7bbb      	ldrb	r3, [r7, #14]
 8007658:	2b03      	cmp	r3, #3
 800765a:	d135      	bne.n	80076c8 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2207      	movs	r2, #7
 8007660:	705a      	strb	r2, [r3, #1]
      break;
 8007662:	e031      	b.n	80076c8 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2207      	movs	r2, #7
 8007668:	705a      	strb	r2, [r3, #1]
      break;
 800766a:	e02d      	b.n	80076c8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8007672:	2b00      	cmp	r3, #0
 8007674:	d017      	beq.n	80076a6 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007682:	23ff      	movs	r3, #255	@ 0xff
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f000 f90d 	bl	80078a4 <USBH_Get_StringDesc>
 800768a:	4603      	mov	r3, r0
 800768c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800768e:	7bbb      	ldrb	r3, [r7, #14]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d102      	bne.n	800769a <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007694:	2300      	movs	r3, #0
 8007696:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007698:	e018      	b.n	80076cc <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800769a:	7bbb      	ldrb	r3, [r7, #14]
 800769c:	2b03      	cmp	r3, #3
 800769e:	d115      	bne.n	80076cc <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80076a0:	2300      	movs	r3, #0
 80076a2:	73fb      	strb	r3, [r7, #15]
      break;
 80076a4:	e012      	b.n	80076cc <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80076a6:	2300      	movs	r3, #0
 80076a8:	73fb      	strb	r3, [r7, #15]
      break;
 80076aa:	e00f      	b.n	80076cc <USBH_HandleEnum+0x3b4>

    default:
      break;
 80076ac:	bf00      	nop
 80076ae:	e00e      	b.n	80076ce <USBH_HandleEnum+0x3b6>
      break;
 80076b0:	bf00      	nop
 80076b2:	e00c      	b.n	80076ce <USBH_HandleEnum+0x3b6>
      break;
 80076b4:	bf00      	nop
 80076b6:	e00a      	b.n	80076ce <USBH_HandleEnum+0x3b6>
      break;
 80076b8:	bf00      	nop
 80076ba:	e008      	b.n	80076ce <USBH_HandleEnum+0x3b6>
      break;
 80076bc:	bf00      	nop
 80076be:	e006      	b.n	80076ce <USBH_HandleEnum+0x3b6>
      break;
 80076c0:	bf00      	nop
 80076c2:	e004      	b.n	80076ce <USBH_HandleEnum+0x3b6>
      break;
 80076c4:	bf00      	nop
 80076c6:	e002      	b.n	80076ce <USBH_HandleEnum+0x3b6>
      break;
 80076c8:	bf00      	nop
 80076ca:	e000      	b.n	80076ce <USBH_HandleEnum+0x3b6>
      break;
 80076cc:	bf00      	nop
  }
  return Status;
 80076ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3710      	adds	r7, #16
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80076d8:	b480      	push	{r7}
 80076da:	b083      	sub	sp, #12
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	683a      	ldr	r2, [r7, #0]
 80076e6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80076ea:	bf00      	nop
 80076ec:	370c      	adds	r7, #12
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr

080076f6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80076f6:	b580      	push	{r7, lr}
 80076f8:	b082      	sub	sp, #8
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007704:	1c5a      	adds	r2, r3, #1
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f000 f804 	bl	800771a <USBH_HandleSof>
}
 8007712:	bf00      	nop
 8007714:	3708      	adds	r7, #8
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}

0800771a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800771a:	b580      	push	{r7, lr}
 800771c:	b082      	sub	sp, #8
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	781b      	ldrb	r3, [r3, #0]
 8007726:	b2db      	uxtb	r3, r3
 8007728:	2b0b      	cmp	r3, #11
 800772a:	d10a      	bne.n	8007742 <USBH_HandleSof+0x28>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007732:	2b00      	cmp	r3, #0
 8007734:	d005      	beq.n	8007742 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800773c:	699b      	ldr	r3, [r3, #24]
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	4798      	blx	r3
  }
}
 8007742:	bf00      	nop
 8007744:	3708      	adds	r7, #8
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}

0800774a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800774a:	b480      	push	{r7}
 800774c:	b083      	sub	sp, #12
 800774e:	af00      	add	r7, sp, #0
 8007750:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2201      	movs	r2, #1
 8007756:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800775a:	bf00      	nop
}
 800775c:	370c      	adds	r7, #12
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr

08007766 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007766:	b480      	push	{r7}
 8007768:	b083      	sub	sp, #12
 800776a:	af00      	add	r7, sp, #0
 800776c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8007776:	bf00      	nop
}
 8007778:	370c      	adds	r7, #12
 800777a:	46bd      	mov	sp, r7
 800777c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007780:	4770      	bx	lr

08007782 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007782:	b480      	push	{r7}
 8007784:	b083      	sub	sp, #12
 8007786:	af00      	add	r7, sp, #0
 8007788:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2201      	movs	r2, #1
 800778e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80077a2:	2300      	movs	r3, #0
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b082      	sub	sp, #8
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2201      	movs	r2, #1
 80077bc:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2200      	movs	r2, #0
 80077c4:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2200      	movs	r2, #0
 80077cc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80077d0:	6878      	ldr	r0, [r7, #4]
 80077d2:	f001 f8cc 	bl	800896e <USBH_LL_Stop>

  /* Free Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	791b      	ldrb	r3, [r3, #4]
 80077da:	4619      	mov	r1, r3
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f000 fee8 	bl	80085b2 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	795b      	ldrb	r3, [r3, #5]
 80077e6:	4619      	mov	r1, r3
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 fee2 	bl	80085b2 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80077ee:	2300      	movs	r3, #0
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	3708      	adds	r7, #8
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}

080077f8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b086      	sub	sp, #24
 80077fc:	af02      	add	r7, sp, #8
 80077fe:	6078      	str	r0, [r7, #4]
 8007800:	460b      	mov	r3, r1
 8007802:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8007804:	887b      	ldrh	r3, [r7, #2]
 8007806:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800780a:	d901      	bls.n	8007810 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800780c:	2303      	movs	r3, #3
 800780e:	e01b      	b.n	8007848 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007816:	887b      	ldrh	r3, [r7, #2]
 8007818:	9300      	str	r3, [sp, #0]
 800781a:	4613      	mov	r3, r2
 800781c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007820:	2100      	movs	r1, #0
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 f872 	bl	800790c <USBH_GetDescriptor>
 8007828:	4603      	mov	r3, r0
 800782a:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800782c:	7bfb      	ldrb	r3, [r7, #15]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d109      	bne.n	8007846 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007838:	887a      	ldrh	r2, [r7, #2]
 800783a:	4619      	mov	r1, r3
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 f929 	bl	8007a94 <USBH_ParseDevDesc>
 8007842:	4603      	mov	r3, r0
 8007844:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007846:	7bfb      	ldrb	r3, [r7, #15]
}
 8007848:	4618      	mov	r0, r3
 800784a:	3710      	adds	r7, #16
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}

08007850 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b086      	sub	sp, #24
 8007854:	af02      	add	r7, sp, #8
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	460b      	mov	r3, r1
 800785a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	331c      	adds	r3, #28
 8007860:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8007862:	887b      	ldrh	r3, [r7, #2]
 8007864:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007868:	d901      	bls.n	800786e <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800786a:	2303      	movs	r3, #3
 800786c:	e016      	b.n	800789c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800786e:	887b      	ldrh	r3, [r7, #2]
 8007870:	9300      	str	r3, [sp, #0]
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007878:	2100      	movs	r1, #0
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f000 f846 	bl	800790c <USBH_GetDescriptor>
 8007880:	4603      	mov	r3, r0
 8007882:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8007884:	7bfb      	ldrb	r3, [r7, #15]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d107      	bne.n	800789a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800788a:	887b      	ldrh	r3, [r7, #2]
 800788c:	461a      	mov	r2, r3
 800788e:	68b9      	ldr	r1, [r7, #8]
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f000 f9af 	bl	8007bf4 <USBH_ParseCfgDesc>
 8007896:	4603      	mov	r3, r0
 8007898:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800789a:	7bfb      	ldrb	r3, [r7, #15]
}
 800789c:	4618      	mov	r0, r3
 800789e:	3710      	adds	r7, #16
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}

080078a4 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b088      	sub	sp, #32
 80078a8:	af02      	add	r7, sp, #8
 80078aa:	60f8      	str	r0, [r7, #12]
 80078ac:	607a      	str	r2, [r7, #4]
 80078ae:	461a      	mov	r2, r3
 80078b0:	460b      	mov	r3, r1
 80078b2:	72fb      	strb	r3, [r7, #11]
 80078b4:	4613      	mov	r3, r2
 80078b6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80078b8:	893b      	ldrh	r3, [r7, #8]
 80078ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078be:	d802      	bhi.n	80078c6 <USBH_Get_StringDesc+0x22>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d101      	bne.n	80078ca <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80078c6:	2303      	movs	r3, #3
 80078c8:	e01c      	b.n	8007904 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80078ca:	7afb      	ldrb	r3, [r7, #11]
 80078cc:	b29b      	uxth	r3, r3
 80078ce:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80078d2:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80078da:	893b      	ldrh	r3, [r7, #8]
 80078dc:	9300      	str	r3, [sp, #0]
 80078de:	460b      	mov	r3, r1
 80078e0:	2100      	movs	r1, #0
 80078e2:	68f8      	ldr	r0, [r7, #12]
 80078e4:	f000 f812 	bl	800790c <USBH_GetDescriptor>
 80078e8:	4603      	mov	r3, r0
 80078ea:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80078ec:	7dfb      	ldrb	r3, [r7, #23]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d107      	bne.n	8007902 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80078f8:	893a      	ldrh	r2, [r7, #8]
 80078fa:	6879      	ldr	r1, [r7, #4]
 80078fc:	4618      	mov	r0, r3
 80078fe:	f000 fb8c 	bl	800801a <USBH_ParseStringDesc>
  }

  return status;
 8007902:	7dfb      	ldrb	r3, [r7, #23]
}
 8007904:	4618      	mov	r0, r3
 8007906:	3718      	adds	r7, #24
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	607b      	str	r3, [r7, #4]
 8007916:	460b      	mov	r3, r1
 8007918:	72fb      	strb	r3, [r7, #11]
 800791a:	4613      	mov	r3, r2
 800791c:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	789b      	ldrb	r3, [r3, #2]
 8007922:	2b01      	cmp	r3, #1
 8007924:	d11c      	bne.n	8007960 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007926:	7afb      	ldrb	r3, [r7, #11]
 8007928:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800792c:	b2da      	uxtb	r2, r3
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2206      	movs	r2, #6
 8007936:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	893a      	ldrh	r2, [r7, #8]
 800793c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800793e:	893b      	ldrh	r3, [r7, #8]
 8007940:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007944:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007948:	d104      	bne.n	8007954 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	f240 4209 	movw	r2, #1033	@ 0x409
 8007950:	829a      	strh	r2, [r3, #20]
 8007952:	e002      	b.n	800795a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	2200      	movs	r2, #0
 8007958:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	8b3a      	ldrh	r2, [r7, #24]
 800795e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007960:	8b3b      	ldrh	r3, [r7, #24]
 8007962:	461a      	mov	r2, r3
 8007964:	6879      	ldr	r1, [r7, #4]
 8007966:	68f8      	ldr	r0, [r7, #12]
 8007968:	f000 fba4 	bl	80080b4 <USBH_CtlReq>
 800796c:	4603      	mov	r3, r0
}
 800796e:	4618      	mov	r0, r3
 8007970:	3710      	adds	r7, #16
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}

08007976 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007976:	b580      	push	{r7, lr}
 8007978:	b082      	sub	sp, #8
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
 800797e:	460b      	mov	r3, r1
 8007980:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	789b      	ldrb	r3, [r3, #2]
 8007986:	2b01      	cmp	r3, #1
 8007988:	d10f      	bne.n	80079aa <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2200      	movs	r2, #0
 800798e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2205      	movs	r2, #5
 8007994:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007996:	78fb      	ldrb	r3, [r7, #3]
 8007998:	b29a      	uxth	r2, r3
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80079aa:	2200      	movs	r2, #0
 80079ac:	2100      	movs	r1, #0
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f000 fb80 	bl	80080b4 <USBH_CtlReq>
 80079b4:	4603      	mov	r3, r0
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	3708      	adds	r7, #8
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}

080079be <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80079be:	b580      	push	{r7, lr}
 80079c0:	b082      	sub	sp, #8
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
 80079c6:	460b      	mov	r3, r1
 80079c8:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	789b      	ldrb	r3, [r3, #2]
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	d10e      	bne.n	80079f0 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2200      	movs	r2, #0
 80079d6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2209      	movs	r2, #9
 80079dc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	887a      	ldrh	r2, [r7, #2]
 80079e2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2200      	movs	r2, #0
 80079e8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80079f0:	2200      	movs	r2, #0
 80079f2:	2100      	movs	r1, #0
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f000 fb5d 	bl	80080b4 <USBH_CtlReq>
 80079fa:	4603      	mov	r3, r0
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	3708      	adds	r7, #8
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bd80      	pop	{r7, pc}

08007a04 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b082      	sub	sp, #8
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	789b      	ldrb	r3, [r3, #2]
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d10f      	bne.n	8007a38 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2203      	movs	r2, #3
 8007a22:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007a24:	78fb      	ldrb	r3, [r7, #3]
 8007a26:	b29a      	uxth	r2, r3
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2200      	movs	r2, #0
 8007a36:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007a38:	2200      	movs	r2, #0
 8007a3a:	2100      	movs	r1, #0
 8007a3c:	6878      	ldr	r0, [r7, #4]
 8007a3e:	f000 fb39 	bl	80080b4 <USBH_CtlReq>
 8007a42:	4603      	mov	r3, r0
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3708      	adds	r7, #8
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b082      	sub	sp, #8
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	460b      	mov	r3, r1
 8007a56:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	789b      	ldrb	r3, [r3, #2]
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d10f      	bne.n	8007a80 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2202      	movs	r2, #2
 8007a64:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2201      	movs	r2, #1
 8007a6a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007a72:	78fb      	ldrb	r3, [r7, #3]
 8007a74:	b29a      	uxth	r2, r3
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007a80:	2200      	movs	r2, #0
 8007a82:	2100      	movs	r1, #0
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f000 fb15 	bl	80080b4 <USBH_CtlReq>
 8007a8a:	4603      	mov	r3, r0
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3708      	adds	r7, #8
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}

08007a94 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b087      	sub	sp, #28
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	4613      	mov	r3, r2
 8007aa0:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007aa8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d101      	bne.n	8007ab8 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8007ab4:	2302      	movs	r3, #2
 8007ab6:	e094      	b.n	8007be2 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	781a      	ldrb	r2, [r3, #0]
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	785a      	ldrb	r2, [r3, #1]
 8007ac4:	693b      	ldr	r3, [r7, #16]
 8007ac6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	3302      	adds	r3, #2
 8007acc:	781b      	ldrb	r3, [r3, #0]
 8007ace:	461a      	mov	r2, r3
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	3303      	adds	r3, #3
 8007ad4:	781b      	ldrb	r3, [r3, #0]
 8007ad6:	021b      	lsls	r3, r3, #8
 8007ad8:	b29b      	uxth	r3, r3
 8007ada:	4313      	orrs	r3, r2
 8007adc:	b29a      	uxth	r2, r3
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	791a      	ldrb	r2, [r3, #4]
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	795a      	ldrb	r2, [r3, #5]
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	799a      	ldrb	r2, [r3, #6]
 8007af6:	693b      	ldr	r3, [r7, #16]
 8007af8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	79da      	ldrb	r2, [r3, #7]
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d004      	beq.n	8007b16 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8007b12:	2b01      	cmp	r3, #1
 8007b14:	d11b      	bne.n	8007b4e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8007b16:	693b      	ldr	r3, [r7, #16]
 8007b18:	79db      	ldrb	r3, [r3, #7]
 8007b1a:	2b20      	cmp	r3, #32
 8007b1c:	dc0f      	bgt.n	8007b3e <USBH_ParseDevDesc+0xaa>
 8007b1e:	2b08      	cmp	r3, #8
 8007b20:	db0f      	blt.n	8007b42 <USBH_ParseDevDesc+0xae>
 8007b22:	3b08      	subs	r3, #8
 8007b24:	4a32      	ldr	r2, [pc, #200]	@ (8007bf0 <USBH_ParseDevDesc+0x15c>)
 8007b26:	fa22 f303 	lsr.w	r3, r2, r3
 8007b2a:	f003 0301 	and.w	r3, r3, #1
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	bf14      	ite	ne
 8007b32:	2301      	movne	r3, #1
 8007b34:	2300      	moveq	r3, #0
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d106      	bne.n	8007b4a <USBH_ParseDevDesc+0xb6>
 8007b3c:	e001      	b.n	8007b42 <USBH_ParseDevDesc+0xae>
 8007b3e:	2b40      	cmp	r3, #64	@ 0x40
 8007b40:	d003      	beq.n	8007b4a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	2208      	movs	r2, #8
 8007b46:	71da      	strb	r2, [r3, #7]
        break;
 8007b48:	e000      	b.n	8007b4c <USBH_ParseDevDesc+0xb8>
        break;
 8007b4a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8007b4c:	e00e      	b.n	8007b6c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007b54:	2b02      	cmp	r3, #2
 8007b56:	d107      	bne.n	8007b68 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	79db      	ldrb	r3, [r3, #7]
 8007b5c:	2b08      	cmp	r3, #8
 8007b5e:	d005      	beq.n	8007b6c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	2208      	movs	r2, #8
 8007b64:	71da      	strb	r2, [r3, #7]
 8007b66:	e001      	b.n	8007b6c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8007b68:	2303      	movs	r3, #3
 8007b6a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8007b6c:	88fb      	ldrh	r3, [r7, #6]
 8007b6e:	2b08      	cmp	r3, #8
 8007b70:	d936      	bls.n	8007be0 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	3308      	adds	r3, #8
 8007b76:	781b      	ldrb	r3, [r3, #0]
 8007b78:	461a      	mov	r2, r3
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	3309      	adds	r3, #9
 8007b7e:	781b      	ldrb	r3, [r3, #0]
 8007b80:	021b      	lsls	r3, r3, #8
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	4313      	orrs	r3, r2
 8007b86:	b29a      	uxth	r2, r3
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	330a      	adds	r3, #10
 8007b90:	781b      	ldrb	r3, [r3, #0]
 8007b92:	461a      	mov	r2, r3
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	330b      	adds	r3, #11
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	021b      	lsls	r3, r3, #8
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	b29a      	uxth	r2, r3
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	330c      	adds	r3, #12
 8007baa:	781b      	ldrb	r3, [r3, #0]
 8007bac:	461a      	mov	r2, r3
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	330d      	adds	r3, #13
 8007bb2:	781b      	ldrb	r3, [r3, #0]
 8007bb4:	021b      	lsls	r3, r3, #8
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	b29a      	uxth	r2, r3
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	7b9a      	ldrb	r2, [r3, #14]
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	7bda      	ldrb	r2, [r3, #15]
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	7c1a      	ldrb	r2, [r3, #16]
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	7c5a      	ldrb	r2, [r3, #17]
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8007be0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	371c      	adds	r7, #28
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr
 8007bee:	bf00      	nop
 8007bf0:	01000101 	.word	0x01000101

08007bf4 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b08c      	sub	sp, #48	@ 0x30
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	60f8      	str	r0, [r7, #12]
 8007bfc:	60b9      	str	r1, [r7, #8]
 8007bfe:	4613      	mov	r3, r2
 8007c00:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007c08:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007c10:	2300      	movs	r3, #0
 8007c12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8007c16:	2300      	movs	r3, #0
 8007c18:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d101      	bne.n	8007c26 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8007c22:	2302      	movs	r3, #2
 8007c24:	e0de      	b.n	8007de4 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8007c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c2c:	781b      	ldrb	r3, [r3, #0]
 8007c2e:	2b09      	cmp	r3, #9
 8007c30:	d002      	beq.n	8007c38 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8007c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c34:	2209      	movs	r2, #9
 8007c36:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	781a      	ldrb	r2, [r3, #0]
 8007c3c:	6a3b      	ldr	r3, [r7, #32]
 8007c3e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	785a      	ldrb	r2, [r3, #1]
 8007c44:	6a3b      	ldr	r3, [r7, #32]
 8007c46:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	3302      	adds	r3, #2
 8007c4c:	781b      	ldrb	r3, [r3, #0]
 8007c4e:	461a      	mov	r2, r3
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	3303      	adds	r3, #3
 8007c54:	781b      	ldrb	r3, [r3, #0]
 8007c56:	021b      	lsls	r3, r3, #8
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	b29b      	uxth	r3, r3
 8007c5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c62:	bf28      	it	cs
 8007c64:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8007c68:	b29a      	uxth	r2, r3
 8007c6a:	6a3b      	ldr	r3, [r7, #32]
 8007c6c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	791a      	ldrb	r2, [r3, #4]
 8007c72:	6a3b      	ldr	r3, [r7, #32]
 8007c74:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	795a      	ldrb	r2, [r3, #5]
 8007c7a:	6a3b      	ldr	r3, [r7, #32]
 8007c7c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	799a      	ldrb	r2, [r3, #6]
 8007c82:	6a3b      	ldr	r3, [r7, #32]
 8007c84:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	79da      	ldrb	r2, [r3, #7]
 8007c8a:	6a3b      	ldr	r3, [r7, #32]
 8007c8c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	7a1a      	ldrb	r2, [r3, #8]
 8007c92:	6a3b      	ldr	r3, [r7, #32]
 8007c94:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007c96:	88fb      	ldrh	r3, [r7, #6]
 8007c98:	2b09      	cmp	r3, #9
 8007c9a:	f240 80a1 	bls.w	8007de0 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8007c9e:	2309      	movs	r3, #9
 8007ca0:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007ca6:	e085      	b.n	8007db4 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007ca8:	f107 0316 	add.w	r3, r7, #22
 8007cac:	4619      	mov	r1, r3
 8007cae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007cb0:	f000 f9e6 	bl	8008080 <USBH_GetNextDesc>
 8007cb4:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8007cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb8:	785b      	ldrb	r3, [r3, #1]
 8007cba:	2b04      	cmp	r3, #4
 8007cbc:	d17a      	bne.n	8007db4 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8007cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cc0:	781b      	ldrb	r3, [r3, #0]
 8007cc2:	2b09      	cmp	r3, #9
 8007cc4:	d002      	beq.n	8007ccc <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8007cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cc8:	2209      	movs	r2, #9
 8007cca:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8007ccc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007cd0:	221a      	movs	r2, #26
 8007cd2:	fb02 f303 	mul.w	r3, r2, r3
 8007cd6:	3308      	adds	r3, #8
 8007cd8:	6a3a      	ldr	r2, [r7, #32]
 8007cda:	4413      	add	r3, r2
 8007cdc:	3302      	adds	r3, #2
 8007cde:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007ce0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ce2:	69f8      	ldr	r0, [r7, #28]
 8007ce4:	f000 f882 	bl	8007dec <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007cf2:	e043      	b.n	8007d7c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007cf4:	f107 0316 	add.w	r3, r7, #22
 8007cf8:	4619      	mov	r1, r3
 8007cfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007cfc:	f000 f9c0 	bl	8008080 <USBH_GetNextDesc>
 8007d00:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d04:	785b      	ldrb	r3, [r3, #1]
 8007d06:	2b05      	cmp	r3, #5
 8007d08:	d138      	bne.n	8007d7c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8007d0a:	69fb      	ldr	r3, [r7, #28]
 8007d0c:	795b      	ldrb	r3, [r3, #5]
 8007d0e:	2b01      	cmp	r3, #1
 8007d10:	d113      	bne.n	8007d3a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8007d12:	69fb      	ldr	r3, [r7, #28]
 8007d14:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8007d16:	2b02      	cmp	r3, #2
 8007d18:	d003      	beq.n	8007d22 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	799b      	ldrb	r3, [r3, #6]
 8007d1e:	2b03      	cmp	r3, #3
 8007d20:	d10b      	bne.n	8007d3a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007d22:	69fb      	ldr	r3, [r7, #28]
 8007d24:	79db      	ldrb	r3, [r3, #7]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d10b      	bne.n	8007d42 <USBH_ParseCfgDesc+0x14e>
 8007d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d2c:	781b      	ldrb	r3, [r3, #0]
 8007d2e:	2b09      	cmp	r3, #9
 8007d30:	d007      	beq.n	8007d42 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8007d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d34:	2209      	movs	r2, #9
 8007d36:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007d38:	e003      	b.n	8007d42 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8007d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d3c:	2207      	movs	r2, #7
 8007d3e:	701a      	strb	r2, [r3, #0]
 8007d40:	e000      	b.n	8007d44 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007d42:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007d44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d48:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8007d4c:	3201      	adds	r2, #1
 8007d4e:	00d2      	lsls	r2, r2, #3
 8007d50:	211a      	movs	r1, #26
 8007d52:	fb01 f303 	mul.w	r3, r1, r3
 8007d56:	4413      	add	r3, r2
 8007d58:	3308      	adds	r3, #8
 8007d5a:	6a3a      	ldr	r2, [r7, #32]
 8007d5c:	4413      	add	r3, r2
 8007d5e:	3304      	adds	r3, #4
 8007d60:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8007d62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d64:	69b9      	ldr	r1, [r7, #24]
 8007d66:	68f8      	ldr	r0, [r7, #12]
 8007d68:	f000 f86f 	bl	8007e4a <USBH_ParseEPDesc>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8007d72:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007d76:	3301      	adds	r3, #1
 8007d78:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007d7c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d80a      	bhi.n	8007d9a <USBH_ParseCfgDesc+0x1a6>
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	791b      	ldrb	r3, [r3, #4]
 8007d88:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d204      	bcs.n	8007d9a <USBH_ParseCfgDesc+0x1a6>
 8007d90:	6a3b      	ldr	r3, [r7, #32]
 8007d92:	885a      	ldrh	r2, [r3, #2]
 8007d94:	8afb      	ldrh	r3, [r7, #22]
 8007d96:	429a      	cmp	r2, r3
 8007d98:	d8ac      	bhi.n	8007cf4 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8007d9a:	69fb      	ldr	r3, [r7, #28]
 8007d9c:	791b      	ldrb	r3, [r3, #4]
 8007d9e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d201      	bcs.n	8007daa <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8007da6:	2303      	movs	r3, #3
 8007da8:	e01c      	b.n	8007de4 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8007daa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007dae:	3301      	adds	r3, #1
 8007db0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007db4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	d805      	bhi.n	8007dc8 <USBH_ParseCfgDesc+0x1d4>
 8007dbc:	6a3b      	ldr	r3, [r7, #32]
 8007dbe:	885a      	ldrh	r2, [r3, #2]
 8007dc0:	8afb      	ldrh	r3, [r7, #22]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	f63f af70 	bhi.w	8007ca8 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8007dc8:	6a3b      	ldr	r3, [r7, #32]
 8007dca:	791b      	ldrb	r3, [r3, #4]
 8007dcc:	2b02      	cmp	r3, #2
 8007dce:	bf28      	it	cs
 8007dd0:	2302      	movcs	r3, #2
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d201      	bcs.n	8007de0 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8007ddc:	2303      	movs	r3, #3
 8007dde:	e001      	b.n	8007de4 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8007de0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3730      	adds	r7, #48	@ 0x30
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}

08007dec <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b083      	sub	sp, #12
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
 8007df4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	781a      	ldrb	r2, [r3, #0]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	785a      	ldrb	r2, [r3, #1]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	789a      	ldrb	r2, [r3, #2]
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	78da      	ldrb	r2, [r3, #3]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	791a      	ldrb	r2, [r3, #4]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	795a      	ldrb	r2, [r3, #5]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	799a      	ldrb	r2, [r3, #6]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	79da      	ldrb	r2, [r3, #7]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	7a1a      	ldrb	r2, [r3, #8]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	721a      	strb	r2, [r3, #8]
}
 8007e3e:	bf00      	nop
 8007e40:	370c      	adds	r7, #12
 8007e42:	46bd      	mov	sp, r7
 8007e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e48:	4770      	bx	lr

08007e4a <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8007e4a:	b480      	push	{r7}
 8007e4c:	b087      	sub	sp, #28
 8007e4e:	af00      	add	r7, sp, #0
 8007e50:	60f8      	str	r0, [r7, #12]
 8007e52:	60b9      	str	r1, [r7, #8]
 8007e54:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8007e56:	2300      	movs	r3, #0
 8007e58:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	781a      	ldrb	r2, [r3, #0]
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	785a      	ldrb	r2, [r3, #1]
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	789a      	ldrb	r2, [r3, #2]
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	78da      	ldrb	r2, [r3, #3]
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	3304      	adds	r3, #4
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	461a      	mov	r2, r3
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	3305      	adds	r3, #5
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	021b      	lsls	r3, r3, #8
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	b29a      	uxth	r2, r3
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	799a      	ldrb	r2, [r3, #6]
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	889b      	ldrh	r3, [r3, #4]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d009      	beq.n	8007eb8 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8007ea8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007eac:	d804      	bhi.n	8007eb8 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8007eb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007eb6:	d901      	bls.n	8007ebc <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8007eb8:	2303      	movs	r3, #3
 8007eba:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d136      	bne.n	8007f34 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	78db      	ldrb	r3, [r3, #3]
 8007eca:	f003 0303 	and.w	r3, r3, #3
 8007ece:	2b02      	cmp	r3, #2
 8007ed0:	d108      	bne.n	8007ee4 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	889b      	ldrh	r3, [r3, #4]
 8007ed6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007eda:	f240 8097 	bls.w	800800c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007ede:	2303      	movs	r3, #3
 8007ee0:	75fb      	strb	r3, [r7, #23]
 8007ee2:	e093      	b.n	800800c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	78db      	ldrb	r3, [r3, #3]
 8007ee8:	f003 0303 	and.w	r3, r3, #3
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d107      	bne.n	8007f00 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	889b      	ldrh	r3, [r3, #4]
 8007ef4:	2b40      	cmp	r3, #64	@ 0x40
 8007ef6:	f240 8089 	bls.w	800800c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007efa:	2303      	movs	r3, #3
 8007efc:	75fb      	strb	r3, [r7, #23]
 8007efe:	e085      	b.n	800800c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	78db      	ldrb	r3, [r3, #3]
 8007f04:	f003 0303 	and.w	r3, r3, #3
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d005      	beq.n	8007f18 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	78db      	ldrb	r3, [r3, #3]
 8007f10:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007f14:	2b03      	cmp	r3, #3
 8007f16:	d10a      	bne.n	8007f2e <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	799b      	ldrb	r3, [r3, #6]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d003      	beq.n	8007f28 <USBH_ParseEPDesc+0xde>
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	799b      	ldrb	r3, [r3, #6]
 8007f24:	2b10      	cmp	r3, #16
 8007f26:	d970      	bls.n	800800a <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8007f28:	2303      	movs	r3, #3
 8007f2a:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007f2c:	e06d      	b.n	800800a <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8007f2e:	2303      	movs	r3, #3
 8007f30:	75fb      	strb	r3, [r7, #23]
 8007f32:	e06b      	b.n	800800c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d13c      	bne.n	8007fb8 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	78db      	ldrb	r3, [r3, #3]
 8007f42:	f003 0303 	and.w	r3, r3, #3
 8007f46:	2b02      	cmp	r3, #2
 8007f48:	d005      	beq.n	8007f56 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	78db      	ldrb	r3, [r3, #3]
 8007f4e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d106      	bne.n	8007f64 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	889b      	ldrh	r3, [r3, #4]
 8007f5a:	2b40      	cmp	r3, #64	@ 0x40
 8007f5c:	d956      	bls.n	800800c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007f5e:	2303      	movs	r3, #3
 8007f60:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007f62:	e053      	b.n	800800c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	78db      	ldrb	r3, [r3, #3]
 8007f68:	f003 0303 	and.w	r3, r3, #3
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d10e      	bne.n	8007f8e <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	799b      	ldrb	r3, [r3, #6]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d007      	beq.n	8007f88 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8007f7c:	2b10      	cmp	r3, #16
 8007f7e:	d803      	bhi.n	8007f88 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8007f84:	2b40      	cmp	r3, #64	@ 0x40
 8007f86:	d941      	bls.n	800800c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007f88:	2303      	movs	r3, #3
 8007f8a:	75fb      	strb	r3, [r7, #23]
 8007f8c:	e03e      	b.n	800800c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	78db      	ldrb	r3, [r3, #3]
 8007f92:	f003 0303 	and.w	r3, r3, #3
 8007f96:	2b03      	cmp	r3, #3
 8007f98:	d10b      	bne.n	8007fb2 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	799b      	ldrb	r3, [r3, #6]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d004      	beq.n	8007fac <USBH_ParseEPDesc+0x162>
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	889b      	ldrh	r3, [r3, #4]
 8007fa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007faa:	d32f      	bcc.n	800800c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007fac:	2303      	movs	r3, #3
 8007fae:	75fb      	strb	r3, [r7, #23]
 8007fb0:	e02c      	b.n	800800c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8007fb2:	2303      	movs	r3, #3
 8007fb4:	75fb      	strb	r3, [r7, #23]
 8007fb6:	e029      	b.n	800800c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007fbe:	2b02      	cmp	r3, #2
 8007fc0:	d120      	bne.n	8008004 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	78db      	ldrb	r3, [r3, #3]
 8007fc6:	f003 0303 	and.w	r3, r3, #3
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d106      	bne.n	8007fdc <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	889b      	ldrh	r3, [r3, #4]
 8007fd2:	2b08      	cmp	r3, #8
 8007fd4:	d01a      	beq.n	800800c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007fd6:	2303      	movs	r3, #3
 8007fd8:	75fb      	strb	r3, [r7, #23]
 8007fda:	e017      	b.n	800800c <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	78db      	ldrb	r3, [r3, #3]
 8007fe0:	f003 0303 	and.w	r3, r3, #3
 8007fe4:	2b03      	cmp	r3, #3
 8007fe6:	d10a      	bne.n	8007ffe <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	799b      	ldrb	r3, [r3, #6]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d003      	beq.n	8007ff8 <USBH_ParseEPDesc+0x1ae>
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	889b      	ldrh	r3, [r3, #4]
 8007ff4:	2b08      	cmp	r3, #8
 8007ff6:	d909      	bls.n	800800c <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007ff8:	2303      	movs	r3, #3
 8007ffa:	75fb      	strb	r3, [r7, #23]
 8007ffc:	e006      	b.n	800800c <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8007ffe:	2303      	movs	r3, #3
 8008000:	75fb      	strb	r3, [r7, #23]
 8008002:	e003      	b.n	800800c <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008004:	2303      	movs	r3, #3
 8008006:	75fb      	strb	r3, [r7, #23]
 8008008:	e000      	b.n	800800c <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800800a:	bf00      	nop
  }

  return status;
 800800c:	7dfb      	ldrb	r3, [r7, #23]
}
 800800e:	4618      	mov	r0, r3
 8008010:	371c      	adds	r7, #28
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr

0800801a <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800801a:	b480      	push	{r7}
 800801c:	b087      	sub	sp, #28
 800801e:	af00      	add	r7, sp, #0
 8008020:	60f8      	str	r0, [r7, #12]
 8008022:	60b9      	str	r1, [r7, #8]
 8008024:	4613      	mov	r3, r2
 8008026:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	3301      	adds	r3, #1
 800802c:	781b      	ldrb	r3, [r3, #0]
 800802e:	2b03      	cmp	r3, #3
 8008030:	d120      	bne.n	8008074 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	781b      	ldrb	r3, [r3, #0]
 8008036:	1e9a      	subs	r2, r3, #2
 8008038:	88fb      	ldrh	r3, [r7, #6]
 800803a:	4293      	cmp	r3, r2
 800803c:	bf28      	it	cs
 800803e:	4613      	movcs	r3, r2
 8008040:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	3302      	adds	r3, #2
 8008046:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008048:	2300      	movs	r3, #0
 800804a:	82fb      	strh	r3, [r7, #22]
 800804c:	e00b      	b.n	8008066 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800804e:	8afb      	ldrh	r3, [r7, #22]
 8008050:	68fa      	ldr	r2, [r7, #12]
 8008052:	4413      	add	r3, r2
 8008054:	781a      	ldrb	r2, [r3, #0]
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	701a      	strb	r2, [r3, #0]
      pdest++;
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	3301      	adds	r3, #1
 800805e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8008060:	8afb      	ldrh	r3, [r7, #22]
 8008062:	3302      	adds	r3, #2
 8008064:	82fb      	strh	r3, [r7, #22]
 8008066:	8afa      	ldrh	r2, [r7, #22]
 8008068:	8abb      	ldrh	r3, [r7, #20]
 800806a:	429a      	cmp	r2, r3
 800806c:	d3ef      	bcc.n	800804e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	2200      	movs	r2, #0
 8008072:	701a      	strb	r2, [r3, #0]
  }
}
 8008074:	bf00      	nop
 8008076:	371c      	adds	r7, #28
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr

08008080 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008080:	b480      	push	{r7}
 8008082:	b085      	sub	sp, #20
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
 8008088:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	881b      	ldrh	r3, [r3, #0]
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	7812      	ldrb	r2, [r2, #0]
 8008092:	4413      	add	r3, r2
 8008094:	b29a      	uxth	r2, r3
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	4413      	add	r3, r2
 80080a4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80080a6:	68fb      	ldr	r3, [r7, #12]
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3714      	adds	r7, #20
 80080ac:	46bd      	mov	sp, r7
 80080ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b2:	4770      	bx	lr

080080b4 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b086      	sub	sp, #24
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	60b9      	str	r1, [r7, #8]
 80080be:	4613      	mov	r3, r2
 80080c0:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80080c2:	2301      	movs	r3, #1
 80080c4:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	789b      	ldrb	r3, [r3, #2]
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	d002      	beq.n	80080d4 <USBH_CtlReq+0x20>
 80080ce:	2b02      	cmp	r3, #2
 80080d0:	d00f      	beq.n	80080f2 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 80080d2:	e027      	b.n	8008124 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	68ba      	ldr	r2, [r7, #8]
 80080d8:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	88fa      	ldrh	r2, [r7, #6]
 80080de:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	2201      	movs	r2, #1
 80080e4:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2202      	movs	r2, #2
 80080ea:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80080ec:	2301      	movs	r3, #1
 80080ee:	75fb      	strb	r3, [r7, #23]
      break;
 80080f0:	e018      	b.n	8008124 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80080f2:	68f8      	ldr	r0, [r7, #12]
 80080f4:	f000 f81c 	bl	8008130 <USBH_HandleControl>
 80080f8:	4603      	mov	r3, r0
 80080fa:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80080fc:	7dfb      	ldrb	r3, [r7, #23]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d002      	beq.n	8008108 <USBH_CtlReq+0x54>
 8008102:	7dfb      	ldrb	r3, [r7, #23]
 8008104:	2b03      	cmp	r3, #3
 8008106:	d106      	bne.n	8008116 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2201      	movs	r2, #1
 800810c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2200      	movs	r2, #0
 8008112:	761a      	strb	r2, [r3, #24]
      break;
 8008114:	e005      	b.n	8008122 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008116:	7dfb      	ldrb	r3, [r7, #23]
 8008118:	2b02      	cmp	r3, #2
 800811a:	d102      	bne.n	8008122 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2201      	movs	r2, #1
 8008120:	709a      	strb	r2, [r3, #2]
      break;
 8008122:	bf00      	nop
  }
  return status;
 8008124:	7dfb      	ldrb	r3, [r7, #23]
}
 8008126:	4618      	mov	r0, r3
 8008128:	3718      	adds	r7, #24
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}
	...

08008130 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b086      	sub	sp, #24
 8008134:	af02      	add	r7, sp, #8
 8008136:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008138:	2301      	movs	r3, #1
 800813a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800813c:	2300      	movs	r3, #0
 800813e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	7e1b      	ldrb	r3, [r3, #24]
 8008144:	3b01      	subs	r3, #1
 8008146:	2b0a      	cmp	r3, #10
 8008148:	f200 8157 	bhi.w	80083fa <USBH_HandleControl+0x2ca>
 800814c:	a201      	add	r2, pc, #4	@ (adr r2, 8008154 <USBH_HandleControl+0x24>)
 800814e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008152:	bf00      	nop
 8008154:	08008181 	.word	0x08008181
 8008158:	0800819b 	.word	0x0800819b
 800815c:	08008205 	.word	0x08008205
 8008160:	0800822b 	.word	0x0800822b
 8008164:	08008265 	.word	0x08008265
 8008168:	0800828f 	.word	0x0800828f
 800816c:	080082e1 	.word	0x080082e1
 8008170:	08008303 	.word	0x08008303
 8008174:	0800833f 	.word	0x0800833f
 8008178:	08008365 	.word	0x08008365
 800817c:	080083a3 	.word	0x080083a3
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f103 0110 	add.w	r1, r3, #16
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	795b      	ldrb	r3, [r3, #5]
 800818a:	461a      	mov	r2, r3
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f000 f945 	bl	800841c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2202      	movs	r2, #2
 8008196:	761a      	strb	r2, [r3, #24]
      break;
 8008198:	e13a      	b.n	8008410 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	795b      	ldrb	r3, [r3, #5]
 800819e:	4619      	mov	r1, r3
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f000 fcd3 	bl	8008b4c <USBH_LL_GetURBState>
 80081a6:	4603      	mov	r3, r0
 80081a8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80081aa:	7bbb      	ldrb	r3, [r7, #14]
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d11e      	bne.n	80081ee <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	7c1b      	ldrb	r3, [r3, #16]
 80081b4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80081b8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	8adb      	ldrh	r3, [r3, #22]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d00a      	beq.n	80081d8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80081c2:	7b7b      	ldrb	r3, [r7, #13]
 80081c4:	2b80      	cmp	r3, #128	@ 0x80
 80081c6:	d103      	bne.n	80081d0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2203      	movs	r2, #3
 80081cc:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80081ce:	e116      	b.n	80083fe <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2205      	movs	r2, #5
 80081d4:	761a      	strb	r2, [r3, #24]
      break;
 80081d6:	e112      	b.n	80083fe <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 80081d8:	7b7b      	ldrb	r3, [r7, #13]
 80081da:	2b80      	cmp	r3, #128	@ 0x80
 80081dc:	d103      	bne.n	80081e6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2209      	movs	r2, #9
 80081e2:	761a      	strb	r2, [r3, #24]
      break;
 80081e4:	e10b      	b.n	80083fe <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2207      	movs	r2, #7
 80081ea:	761a      	strb	r2, [r3, #24]
      break;
 80081ec:	e107      	b.n	80083fe <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80081ee:	7bbb      	ldrb	r3, [r7, #14]
 80081f0:	2b04      	cmp	r3, #4
 80081f2:	d003      	beq.n	80081fc <USBH_HandleControl+0xcc>
 80081f4:	7bbb      	ldrb	r3, [r7, #14]
 80081f6:	2b02      	cmp	r3, #2
 80081f8:	f040 8101 	bne.w	80083fe <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	220b      	movs	r2, #11
 8008200:	761a      	strb	r2, [r3, #24]
      break;
 8008202:	e0fc      	b.n	80083fe <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800820a:	b29a      	uxth	r2, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6899      	ldr	r1, [r3, #8]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	899a      	ldrh	r2, [r3, #12]
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	791b      	ldrb	r3, [r3, #4]
 800821c:	6878      	ldr	r0, [r7, #4]
 800821e:	f000 f93c 	bl	800849a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2204      	movs	r2, #4
 8008226:	761a      	strb	r2, [r3, #24]
      break;
 8008228:	e0f2      	b.n	8008410 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	791b      	ldrb	r3, [r3, #4]
 800822e:	4619      	mov	r1, r3
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f000 fc8b 	bl	8008b4c <USBH_LL_GetURBState>
 8008236:	4603      	mov	r3, r0
 8008238:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800823a:	7bbb      	ldrb	r3, [r7, #14]
 800823c:	2b01      	cmp	r3, #1
 800823e:	d103      	bne.n	8008248 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2209      	movs	r2, #9
 8008244:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008246:	e0dc      	b.n	8008402 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8008248:	7bbb      	ldrb	r3, [r7, #14]
 800824a:	2b05      	cmp	r3, #5
 800824c:	d102      	bne.n	8008254 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800824e:	2303      	movs	r3, #3
 8008250:	73fb      	strb	r3, [r7, #15]
      break;
 8008252:	e0d6      	b.n	8008402 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8008254:	7bbb      	ldrb	r3, [r7, #14]
 8008256:	2b04      	cmp	r3, #4
 8008258:	f040 80d3 	bne.w	8008402 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	220b      	movs	r2, #11
 8008260:	761a      	strb	r2, [r3, #24]
      break;
 8008262:	e0ce      	b.n	8008402 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6899      	ldr	r1, [r3, #8]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	899a      	ldrh	r2, [r3, #12]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	795b      	ldrb	r3, [r3, #5]
 8008270:	2001      	movs	r0, #1
 8008272:	9000      	str	r0, [sp, #0]
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f000 f8eb 	bl	8008450 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008280:	b29a      	uxth	r2, r3
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2206      	movs	r2, #6
 800828a:	761a      	strb	r2, [r3, #24]
      break;
 800828c:	e0c0      	b.n	8008410 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	795b      	ldrb	r3, [r3, #5]
 8008292:	4619      	mov	r1, r3
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 fc59 	bl	8008b4c <USBH_LL_GetURBState>
 800829a:	4603      	mov	r3, r0
 800829c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800829e:	7bbb      	ldrb	r3, [r7, #14]
 80082a0:	2b01      	cmp	r3, #1
 80082a2:	d103      	bne.n	80082ac <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2207      	movs	r2, #7
 80082a8:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80082aa:	e0ac      	b.n	8008406 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 80082ac:	7bbb      	ldrb	r3, [r7, #14]
 80082ae:	2b05      	cmp	r3, #5
 80082b0:	d105      	bne.n	80082be <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	220c      	movs	r2, #12
 80082b6:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80082b8:	2303      	movs	r3, #3
 80082ba:	73fb      	strb	r3, [r7, #15]
      break;
 80082bc:	e0a3      	b.n	8008406 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 80082be:	7bbb      	ldrb	r3, [r7, #14]
 80082c0:	2b02      	cmp	r3, #2
 80082c2:	d103      	bne.n	80082cc <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2205      	movs	r2, #5
 80082c8:	761a      	strb	r2, [r3, #24]
      break;
 80082ca:	e09c      	b.n	8008406 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 80082cc:	7bbb      	ldrb	r3, [r7, #14]
 80082ce:	2b04      	cmp	r3, #4
 80082d0:	f040 8099 	bne.w	8008406 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	220b      	movs	r2, #11
 80082d8:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80082da:	2302      	movs	r3, #2
 80082dc:	73fb      	strb	r3, [r7, #15]
      break;
 80082de:	e092      	b.n	8008406 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	791b      	ldrb	r3, [r3, #4]
 80082e4:	2200      	movs	r2, #0
 80082e6:	2100      	movs	r1, #0
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f000 f8d6 	bl	800849a <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80082f4:	b29a      	uxth	r2, r3
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2208      	movs	r2, #8
 80082fe:	761a      	strb	r2, [r3, #24]

      break;
 8008300:	e086      	b.n	8008410 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	791b      	ldrb	r3, [r3, #4]
 8008306:	4619      	mov	r1, r3
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f000 fc1f 	bl	8008b4c <USBH_LL_GetURBState>
 800830e:	4603      	mov	r3, r0
 8008310:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008312:	7bbb      	ldrb	r3, [r7, #14]
 8008314:	2b01      	cmp	r3, #1
 8008316:	d105      	bne.n	8008324 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	220d      	movs	r2, #13
 800831c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800831e:	2300      	movs	r3, #0
 8008320:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008322:	e072      	b.n	800840a <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8008324:	7bbb      	ldrb	r3, [r7, #14]
 8008326:	2b04      	cmp	r3, #4
 8008328:	d103      	bne.n	8008332 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	220b      	movs	r2, #11
 800832e:	761a      	strb	r2, [r3, #24]
      break;
 8008330:	e06b      	b.n	800840a <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8008332:	7bbb      	ldrb	r3, [r7, #14]
 8008334:	2b05      	cmp	r3, #5
 8008336:	d168      	bne.n	800840a <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8008338:	2303      	movs	r3, #3
 800833a:	73fb      	strb	r3, [r7, #15]
      break;
 800833c:	e065      	b.n	800840a <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	795b      	ldrb	r3, [r3, #5]
 8008342:	2201      	movs	r2, #1
 8008344:	9200      	str	r2, [sp, #0]
 8008346:	2200      	movs	r2, #0
 8008348:	2100      	movs	r1, #0
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f000 f880 	bl	8008450 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008356:	b29a      	uxth	r2, r3
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	220a      	movs	r2, #10
 8008360:	761a      	strb	r2, [r3, #24]
      break;
 8008362:	e055      	b.n	8008410 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	795b      	ldrb	r3, [r3, #5]
 8008368:	4619      	mov	r1, r3
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 fbee 	bl	8008b4c <USBH_LL_GetURBState>
 8008370:	4603      	mov	r3, r0
 8008372:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008374:	7bbb      	ldrb	r3, [r7, #14]
 8008376:	2b01      	cmp	r3, #1
 8008378:	d105      	bne.n	8008386 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800837a:	2300      	movs	r3, #0
 800837c:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	220d      	movs	r2, #13
 8008382:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008384:	e043      	b.n	800840e <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008386:	7bbb      	ldrb	r3, [r7, #14]
 8008388:	2b02      	cmp	r3, #2
 800838a:	d103      	bne.n	8008394 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2209      	movs	r2, #9
 8008390:	761a      	strb	r2, [r3, #24]
      break;
 8008392:	e03c      	b.n	800840e <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8008394:	7bbb      	ldrb	r3, [r7, #14]
 8008396:	2b04      	cmp	r3, #4
 8008398:	d139      	bne.n	800840e <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	220b      	movs	r2, #11
 800839e:	761a      	strb	r2, [r3, #24]
      break;
 80083a0:	e035      	b.n	800840e <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	7e5b      	ldrb	r3, [r3, #25]
 80083a6:	3301      	adds	r3, #1
 80083a8:	b2da      	uxtb	r2, r3
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	765a      	strb	r2, [r3, #25]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	7e5b      	ldrb	r3, [r3, #25]
 80083b2:	2b02      	cmp	r3, #2
 80083b4:	d806      	bhi.n	80083c4 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2201      	movs	r2, #1
 80083ba:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2201      	movs	r2, #1
 80083c0:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80083c2:	e025      	b.n	8008410 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80083ca:	2106      	movs	r1, #6
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2200      	movs	r2, #0
 80083d4:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	795b      	ldrb	r3, [r3, #5]
 80083da:	4619      	mov	r1, r3
 80083dc:	6878      	ldr	r0, [r7, #4]
 80083de:	f000 f8e8 	bl	80085b2 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	791b      	ldrb	r3, [r3, #4]
 80083e6:	4619      	mov	r1, r3
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f000 f8e2 	bl	80085b2 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2200      	movs	r2, #0
 80083f2:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80083f4:	2302      	movs	r3, #2
 80083f6:	73fb      	strb	r3, [r7, #15]
      break;
 80083f8:	e00a      	b.n	8008410 <USBH_HandleControl+0x2e0>

    default:
      break;
 80083fa:	bf00      	nop
 80083fc:	e008      	b.n	8008410 <USBH_HandleControl+0x2e0>
      break;
 80083fe:	bf00      	nop
 8008400:	e006      	b.n	8008410 <USBH_HandleControl+0x2e0>
      break;
 8008402:	bf00      	nop
 8008404:	e004      	b.n	8008410 <USBH_HandleControl+0x2e0>
      break;
 8008406:	bf00      	nop
 8008408:	e002      	b.n	8008410 <USBH_HandleControl+0x2e0>
      break;
 800840a:	bf00      	nop
 800840c:	e000      	b.n	8008410 <USBH_HandleControl+0x2e0>
      break;
 800840e:	bf00      	nop
  }

  return status;
 8008410:	7bfb      	ldrb	r3, [r7, #15]
}
 8008412:	4618      	mov	r0, r3
 8008414:	3710      	adds	r7, #16
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}
 800841a:	bf00      	nop

0800841c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b088      	sub	sp, #32
 8008420:	af04      	add	r7, sp, #16
 8008422:	60f8      	str	r0, [r7, #12]
 8008424:	60b9      	str	r1, [r7, #8]
 8008426:	4613      	mov	r3, r2
 8008428:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800842a:	79f9      	ldrb	r1, [r7, #7]
 800842c:	2300      	movs	r3, #0
 800842e:	9303      	str	r3, [sp, #12]
 8008430:	2308      	movs	r3, #8
 8008432:	9302      	str	r3, [sp, #8]
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	9301      	str	r3, [sp, #4]
 8008438:	2300      	movs	r3, #0
 800843a:	9300      	str	r3, [sp, #0]
 800843c:	2300      	movs	r3, #0
 800843e:	2200      	movs	r2, #0
 8008440:	68f8      	ldr	r0, [r7, #12]
 8008442:	f000 fb52 	bl	8008aea <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8008446:	2300      	movs	r3, #0
}
 8008448:	4618      	mov	r0, r3
 800844a:	3710      	adds	r7, #16
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}

08008450 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b088      	sub	sp, #32
 8008454:	af04      	add	r7, sp, #16
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	4611      	mov	r1, r2
 800845c:	461a      	mov	r2, r3
 800845e:	460b      	mov	r3, r1
 8008460:	80fb      	strh	r3, [r7, #6]
 8008462:	4613      	mov	r3, r2
 8008464:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800846c:	2b00      	cmp	r3, #0
 800846e:	d001      	beq.n	8008474 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008470:	2300      	movs	r3, #0
 8008472:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008474:	7979      	ldrb	r1, [r7, #5]
 8008476:	7e3b      	ldrb	r3, [r7, #24]
 8008478:	9303      	str	r3, [sp, #12]
 800847a:	88fb      	ldrh	r3, [r7, #6]
 800847c:	9302      	str	r3, [sp, #8]
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	9301      	str	r3, [sp, #4]
 8008482:	2301      	movs	r3, #1
 8008484:	9300      	str	r3, [sp, #0]
 8008486:	2300      	movs	r3, #0
 8008488:	2200      	movs	r2, #0
 800848a:	68f8      	ldr	r0, [r7, #12]
 800848c:	f000 fb2d 	bl	8008aea <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	3710      	adds	r7, #16
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}

0800849a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800849a:	b580      	push	{r7, lr}
 800849c:	b088      	sub	sp, #32
 800849e:	af04      	add	r7, sp, #16
 80084a0:	60f8      	str	r0, [r7, #12]
 80084a2:	60b9      	str	r1, [r7, #8]
 80084a4:	4611      	mov	r1, r2
 80084a6:	461a      	mov	r2, r3
 80084a8:	460b      	mov	r3, r1
 80084aa:	80fb      	strh	r3, [r7, #6]
 80084ac:	4613      	mov	r3, r2
 80084ae:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80084b0:	7979      	ldrb	r1, [r7, #5]
 80084b2:	2300      	movs	r3, #0
 80084b4:	9303      	str	r3, [sp, #12]
 80084b6:	88fb      	ldrh	r3, [r7, #6]
 80084b8:	9302      	str	r3, [sp, #8]
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	9301      	str	r3, [sp, #4]
 80084be:	2301      	movs	r3, #1
 80084c0:	9300      	str	r3, [sp, #0]
 80084c2:	2300      	movs	r3, #0
 80084c4:	2201      	movs	r2, #1
 80084c6:	68f8      	ldr	r0, [r7, #12]
 80084c8:	f000 fb0f 	bl	8008aea <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80084cc:	2300      	movs	r3, #0

}
 80084ce:	4618      	mov	r0, r3
 80084d0:	3710      	adds	r7, #16
 80084d2:	46bd      	mov	sp, r7
 80084d4:	bd80      	pop	{r7, pc}

080084d6 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80084d6:	b580      	push	{r7, lr}
 80084d8:	b088      	sub	sp, #32
 80084da:	af04      	add	r7, sp, #16
 80084dc:	60f8      	str	r0, [r7, #12]
 80084de:	60b9      	str	r1, [r7, #8]
 80084e0:	4611      	mov	r1, r2
 80084e2:	461a      	mov	r2, r3
 80084e4:	460b      	mov	r3, r1
 80084e6:	80fb      	strh	r3, [r7, #6]
 80084e8:	4613      	mov	r3, r2
 80084ea:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80084ec:	7979      	ldrb	r1, [r7, #5]
 80084ee:	2300      	movs	r3, #0
 80084f0:	9303      	str	r3, [sp, #12]
 80084f2:	88fb      	ldrh	r3, [r7, #6]
 80084f4:	9302      	str	r3, [sp, #8]
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	9301      	str	r3, [sp, #4]
 80084fa:	2301      	movs	r3, #1
 80084fc:	9300      	str	r3, [sp, #0]
 80084fe:	2302      	movs	r3, #2
 8008500:	2201      	movs	r2, #1
 8008502:	68f8      	ldr	r0, [r7, #12]
 8008504:	f000 faf1 	bl	8008aea <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008508:	2300      	movs	r3, #0
}
 800850a:	4618      	mov	r0, r3
 800850c:	3710      	adds	r7, #16
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}

08008512 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008512:	b580      	push	{r7, lr}
 8008514:	b086      	sub	sp, #24
 8008516:	af04      	add	r7, sp, #16
 8008518:	6078      	str	r0, [r7, #4]
 800851a:	4608      	mov	r0, r1
 800851c:	4611      	mov	r1, r2
 800851e:	461a      	mov	r2, r3
 8008520:	4603      	mov	r3, r0
 8008522:	70fb      	strb	r3, [r7, #3]
 8008524:	460b      	mov	r3, r1
 8008526:	70bb      	strb	r3, [r7, #2]
 8008528:	4613      	mov	r3, r2
 800852a:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800852c:	7878      	ldrb	r0, [r7, #1]
 800852e:	78ba      	ldrb	r2, [r7, #2]
 8008530:	78f9      	ldrb	r1, [r7, #3]
 8008532:	8b3b      	ldrh	r3, [r7, #24]
 8008534:	9302      	str	r3, [sp, #8]
 8008536:	7d3b      	ldrb	r3, [r7, #20]
 8008538:	9301      	str	r3, [sp, #4]
 800853a:	7c3b      	ldrb	r3, [r7, #16]
 800853c:	9300      	str	r3, [sp, #0]
 800853e:	4603      	mov	r3, r0
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f000 fa84 	bl	8008a4e <USBH_LL_OpenPipe>

  return USBH_OK;
 8008546:	2300      	movs	r3, #0
}
 8008548:	4618      	mov	r0, r3
 800854a:	3708      	adds	r7, #8
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}

08008550 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b082      	sub	sp, #8
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
 8008558:	460b      	mov	r3, r1
 800855a:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800855c:	78fb      	ldrb	r3, [r7, #3]
 800855e:	4619      	mov	r1, r3
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f000 faa3 	bl	8008aac <USBH_LL_ClosePipe>

  return USBH_OK;
 8008566:	2300      	movs	r3, #0
}
 8008568:	4618      	mov	r0, r3
 800856a:	3708      	adds	r7, #8
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}

08008570 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b084      	sub	sp, #16
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
 8008578:	460b      	mov	r3, r1
 800857a:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f000 f836 	bl	80085ee <USBH_GetFreePipe>
 8008582:	4603      	mov	r3, r0
 8008584:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008586:	89fb      	ldrh	r3, [r7, #14]
 8008588:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800858c:	4293      	cmp	r3, r2
 800858e:	d00a      	beq.n	80085a6 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8008590:	78fa      	ldrb	r2, [r7, #3]
 8008592:	89fb      	ldrh	r3, [r7, #14]
 8008594:	f003 030f 	and.w	r3, r3, #15
 8008598:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800859c:	6879      	ldr	r1, [r7, #4]
 800859e:	33e0      	adds	r3, #224	@ 0xe0
 80085a0:	009b      	lsls	r3, r3, #2
 80085a2:	440b      	add	r3, r1
 80085a4:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80085a6:	89fb      	ldrh	r3, [r7, #14]
 80085a8:	b2db      	uxtb	r3, r3
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3710      	adds	r7, #16
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}

080085b2 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80085b2:	b480      	push	{r7}
 80085b4:	b083      	sub	sp, #12
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	6078      	str	r0, [r7, #4]
 80085ba:	460b      	mov	r3, r1
 80085bc:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80085be:	78fb      	ldrb	r3, [r7, #3]
 80085c0:	2b0f      	cmp	r3, #15
 80085c2:	d80d      	bhi.n	80085e0 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80085c4:	78fb      	ldrb	r3, [r7, #3]
 80085c6:	687a      	ldr	r2, [r7, #4]
 80085c8:	33e0      	adds	r3, #224	@ 0xe0
 80085ca:	009b      	lsls	r3, r3, #2
 80085cc:	4413      	add	r3, r2
 80085ce:	685a      	ldr	r2, [r3, #4]
 80085d0:	78fb      	ldrb	r3, [r7, #3]
 80085d2:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80085d6:	6879      	ldr	r1, [r7, #4]
 80085d8:	33e0      	adds	r3, #224	@ 0xe0
 80085da:	009b      	lsls	r3, r3, #2
 80085dc:	440b      	add	r3, r1
 80085de:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80085e0:	2300      	movs	r3, #0
}
 80085e2:	4618      	mov	r0, r3
 80085e4:	370c      	adds	r7, #12
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr

080085ee <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80085ee:	b480      	push	{r7}
 80085f0:	b085      	sub	sp, #20
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80085f6:	2300      	movs	r3, #0
 80085f8:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80085fa:	2300      	movs	r3, #0
 80085fc:	73fb      	strb	r3, [r7, #15]
 80085fe:	e00f      	b.n	8008620 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008600:	7bfb      	ldrb	r3, [r7, #15]
 8008602:	687a      	ldr	r2, [r7, #4]
 8008604:	33e0      	adds	r3, #224	@ 0xe0
 8008606:	009b      	lsls	r3, r3, #2
 8008608:	4413      	add	r3, r2
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008610:	2b00      	cmp	r3, #0
 8008612:	d102      	bne.n	800861a <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8008614:	7bfb      	ldrb	r3, [r7, #15]
 8008616:	b29b      	uxth	r3, r3
 8008618:	e007      	b.n	800862a <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800861a:	7bfb      	ldrb	r3, [r7, #15]
 800861c:	3301      	adds	r3, #1
 800861e:	73fb      	strb	r3, [r7, #15]
 8008620:	7bfb      	ldrb	r3, [r7, #15]
 8008622:	2b0f      	cmp	r3, #15
 8008624:	d9ec      	bls.n	8008600 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008626:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800862a:	4618      	mov	r0, r3
 800862c:	3714      	adds	r7, #20
 800862e:	46bd      	mov	sp, r7
 8008630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008634:	4770      	bx	lr
	...

08008638 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800863c:	2201      	movs	r2, #1
 800863e:	490e      	ldr	r1, [pc, #56]	@ (8008678 <MX_USB_HOST_Init+0x40>)
 8008640:	480e      	ldr	r0, [pc, #56]	@ (800867c <MX_USB_HOST_Init+0x44>)
 8008642:	f7fe fb94 	bl	8006d6e <USBH_Init>
 8008646:	4603      	mov	r3, r0
 8008648:	2b00      	cmp	r3, #0
 800864a:	d001      	beq.n	8008650 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800864c:	f7f9 f85f 	bl	800170e <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MIDI_CLASS) != USBH_OK)
 8008650:	490b      	ldr	r1, [pc, #44]	@ (8008680 <MX_USB_HOST_Init+0x48>)
 8008652:	480a      	ldr	r0, [pc, #40]	@ (800867c <MX_USB_HOST_Init+0x44>)
 8008654:	f7fe fc36 	bl	8006ec4 <USBH_RegisterClass>
 8008658:	4603      	mov	r3, r0
 800865a:	2b00      	cmp	r3, #0
 800865c:	d001      	beq.n	8008662 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800865e:	f7f9 f856 	bl	800170e <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8008662:	4806      	ldr	r0, [pc, #24]	@ (800867c <MX_USB_HOST_Init+0x44>)
 8008664:	f7fe fc58 	bl	8006f18 <USBH_Start>
 8008668:	4603      	mov	r3, r0
 800866a:	2b00      	cmp	r3, #0
 800866c:	d001      	beq.n	8008672 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800866e:	f7f9 f84e 	bl	800170e <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008672:	bf00      	nop
 8008674:	bd80      	pop	{r7, pc}
 8008676:	bf00      	nop
 8008678:	08008699 	.word	0x08008699
 800867c:	200002c0 	.word	0x200002c0
 8008680:	20000188 	.word	0x20000188

08008684 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8008688:	4802      	ldr	r0, [pc, #8]	@ (8008694 <MX_USB_HOST_Process+0x10>)
 800868a:	f7fe fc55 	bl	8006f38 <USBH_Process>
}
 800868e:	bf00      	nop
 8008690:	bd80      	pop	{r7, pc}
 8008692:	bf00      	nop
 8008694:	200002c0 	.word	0x200002c0

08008698 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8008698:	b480      	push	{r7}
 800869a:	b083      	sub	sp, #12
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
 80086a0:	460b      	mov	r3, r1
 80086a2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80086a4:	78fb      	ldrb	r3, [r7, #3]
 80086a6:	3b01      	subs	r3, #1
 80086a8:	2b04      	cmp	r3, #4
 80086aa:	d819      	bhi.n	80086e0 <USBH_UserProcess+0x48>
 80086ac:	a201      	add	r2, pc, #4	@ (adr r2, 80086b4 <USBH_UserProcess+0x1c>)
 80086ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086b2:	bf00      	nop
 80086b4:	080086e1 	.word	0x080086e1
 80086b8:	080086d1 	.word	0x080086d1
 80086bc:	080086e1 	.word	0x080086e1
 80086c0:	080086d9 	.word	0x080086d9
 80086c4:	080086c9 	.word	0x080086c9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80086c8:	4b09      	ldr	r3, [pc, #36]	@ (80086f0 <USBH_UserProcess+0x58>)
 80086ca:	2203      	movs	r2, #3
 80086cc:	701a      	strb	r2, [r3, #0]
  break;
 80086ce:	e008      	b.n	80086e2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80086d0:	4b07      	ldr	r3, [pc, #28]	@ (80086f0 <USBH_UserProcess+0x58>)
 80086d2:	2202      	movs	r2, #2
 80086d4:	701a      	strb	r2, [r3, #0]
  break;
 80086d6:	e004      	b.n	80086e2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80086d8:	4b05      	ldr	r3, [pc, #20]	@ (80086f0 <USBH_UserProcess+0x58>)
 80086da:	2201      	movs	r2, #1
 80086dc:	701a      	strb	r2, [r3, #0]
  break;
 80086de:	e000      	b.n	80086e2 <USBH_UserProcess+0x4a>

  default:
  break;
 80086e0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80086e2:	bf00      	nop
 80086e4:	370c      	adds	r7, #12
 80086e6:	46bd      	mov	sp, r7
 80086e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ec:	4770      	bx	lr
 80086ee:	bf00      	nop
 80086f0:	20000698 	.word	0x20000698

080086f4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b0ac      	sub	sp, #176	@ 0xb0
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80086fc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8008700:	2200      	movs	r2, #0
 8008702:	601a      	str	r2, [r3, #0]
 8008704:	605a      	str	r2, [r3, #4]
 8008706:	609a      	str	r2, [r3, #8]
 8008708:	60da      	str	r2, [r3, #12]
 800870a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800870c:	f107 0314 	add.w	r3, r7, #20
 8008710:	2288      	movs	r2, #136	@ 0x88
 8008712:	2100      	movs	r1, #0
 8008714:	4618      	mov	r0, r3
 8008716:	f000 fd69 	bl	80091ec <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008722:	d173      	bne.n	800880c <HAL_HCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8008724:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008728:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800872a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800872e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8008732:	2301      	movs	r3, #1
 8008734:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8008736:	2301      	movs	r3, #1
 8008738:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800873a:	2318      	movs	r3, #24
 800873c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800873e:	2307      	movs	r3, #7
 8008740:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8008742:	2302      	movs	r3, #2
 8008744:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8008746:	2302      	movs	r3, #2
 8008748:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800874a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800874e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008750:	f107 0314 	add.w	r3, r7, #20
 8008754:	4618      	mov	r0, r3
 8008756:	f7fc fc3b 	bl	8004fd0 <HAL_RCCEx_PeriphCLKConfig>
 800875a:	4603      	mov	r3, r0
 800875c:	2b00      	cmp	r3, #0
 800875e:	d001      	beq.n	8008764 <HAL_HCD_MspInit+0x70>
    {
      Error_Handler();
 8008760:	f7f8 ffd5 	bl	800170e <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008764:	4b2b      	ldr	r3, [pc, #172]	@ (8008814 <HAL_HCD_MspInit+0x120>)
 8008766:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008768:	4a2a      	ldr	r2, [pc, #168]	@ (8008814 <HAL_HCD_MspInit+0x120>)
 800876a:	f043 0301 	orr.w	r3, r3, #1
 800876e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008770:	4b28      	ldr	r3, [pc, #160]	@ (8008814 <HAL_HCD_MspInit+0x120>)
 8008772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008774:	f003 0301 	and.w	r3, r3, #1
 8008778:	613b      	str	r3, [r7, #16]
 800877a:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800877c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008780:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008784:	2302      	movs	r3, #2
 8008786:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800878a:	2300      	movs	r3, #0
 800878c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008790:	2303      	movs	r3, #3
 8008792:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008796:	230a      	movs	r3, #10
 8008798:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800879c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80087a0:	4619      	mov	r1, r3
 80087a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80087a6:	f7f9 fb07 	bl	8001db8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80087aa:	4b1a      	ldr	r3, [pc, #104]	@ (8008814 <HAL_HCD_MspInit+0x120>)
 80087ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087ae:	4a19      	ldr	r2, [pc, #100]	@ (8008814 <HAL_HCD_MspInit+0x120>)
 80087b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80087b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80087b6:	4b17      	ldr	r3, [pc, #92]	@ (8008814 <HAL_HCD_MspInit+0x120>)
 80087b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80087be:	60fb      	str	r3, [r7, #12]
 80087c0:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80087c2:	4b14      	ldr	r3, [pc, #80]	@ (8008814 <HAL_HCD_MspInit+0x120>)
 80087c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d114      	bne.n	80087f8 <HAL_HCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80087ce:	4b11      	ldr	r3, [pc, #68]	@ (8008814 <HAL_HCD_MspInit+0x120>)
 80087d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087d2:	4a10      	ldr	r2, [pc, #64]	@ (8008814 <HAL_HCD_MspInit+0x120>)
 80087d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80087da:	4b0e      	ldr	r3, [pc, #56]	@ (8008814 <HAL_HCD_MspInit+0x120>)
 80087dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087e2:	60bb      	str	r3, [r7, #8]
 80087e4:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80087e6:	f7fb fe1b 	bl	8004420 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80087ea:	4b0a      	ldr	r3, [pc, #40]	@ (8008814 <HAL_HCD_MspInit+0x120>)
 80087ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087ee:	4a09      	ldr	r2, [pc, #36]	@ (8008814 <HAL_HCD_MspInit+0x120>)
 80087f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80087f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80087f6:	e001      	b.n	80087fc <HAL_HCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 80087f8:	f7fb fe12 	bl	8004420 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80087fc:	2200      	movs	r2, #0
 80087fe:	2100      	movs	r1, #0
 8008800:	2043      	movs	r0, #67	@ 0x43
 8008802:	f7f9 faa2 	bl	8001d4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008806:	2043      	movs	r0, #67	@ 0x43
 8008808:	f7f9 fabb 	bl	8001d82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800880c:	bf00      	nop
 800880e:	37b0      	adds	r7, #176	@ 0xb0
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}
 8008814:	40021000 	.word	0x40021000

08008818 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b082      	sub	sp, #8
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8008826:	4618      	mov	r0, r3
 8008828:	f7fe ff65 	bl	80076f6 <USBH_LL_IncTimer>
}
 800882c:	bf00      	nop
 800882e:	3708      	adds	r7, #8
 8008830:	46bd      	mov	sp, r7
 8008832:	bd80      	pop	{r7, pc}

08008834 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b082      	sub	sp, #8
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8008842:	4618      	mov	r0, r3
 8008844:	f7fe ff9d 	bl	8007782 <USBH_LL_Connect>
}
 8008848:	bf00      	nop
 800884a:	3708      	adds	r7, #8
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}

08008850 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b082      	sub	sp, #8
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 800885e:	4618      	mov	r0, r3
 8008860:	f7fe ffa6 	bl	80077b0 <USBH_LL_Disconnect>
}
 8008864:	bf00      	nop
 8008866:	3708      	adds	r7, #8
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}

0800886c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800886c:	b480      	push	{r7}
 800886e:	b083      	sub	sp, #12
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	460b      	mov	r3, r1
 8008876:	70fb      	strb	r3, [r7, #3]
 8008878:	4613      	mov	r3, r2
 800887a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800887c:	bf00      	nop
 800887e:	370c      	adds	r7, #12
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr

08008888 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b082      	sub	sp, #8
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8008896:	4618      	mov	r0, r3
 8008898:	f7fe ff57 	bl	800774a <USBH_LL_PortEnabled>
}
 800889c:	bf00      	nop
 800889e:	3708      	adds	r7, #8
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b082      	sub	sp, #8
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 80088b2:	4618      	mov	r0, r3
 80088b4:	f7fe ff57 	bl	8007766 <USBH_LL_PortDisabled>
}
 80088b8:	bf00      	nop
 80088ba:	3708      	adds	r7, #8
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}

080088c0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b082      	sub	sp, #8
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80088ce:	2b01      	cmp	r3, #1
 80088d0:	d12a      	bne.n	8008928 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80088d2:	4a18      	ldr	r2, [pc, #96]	@ (8008934 <USBH_LL_Init+0x74>)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8c2 335c 	str.w	r3, [r2, #860]	@ 0x35c
  phost->pData = &hhcd_USB_OTG_FS;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	4a15      	ldr	r2, [pc, #84]	@ (8008934 <USBH_LL_Init+0x74>)
 80088de:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80088e2:	4b14      	ldr	r3, [pc, #80]	@ (8008934 <USBH_LL_Init+0x74>)
 80088e4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80088e8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80088ea:	4b12      	ldr	r3, [pc, #72]	@ (8008934 <USBH_LL_Init+0x74>)
 80088ec:	2208      	movs	r2, #8
 80088ee:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80088f0:	4b10      	ldr	r3, [pc, #64]	@ (8008934 <USBH_LL_Init+0x74>)
 80088f2:	2201      	movs	r2, #1
 80088f4:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80088f6:	4b0f      	ldr	r3, [pc, #60]	@ (8008934 <USBH_LL_Init+0x74>)
 80088f8:	2200      	movs	r2, #0
 80088fa:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80088fc:	4b0d      	ldr	r3, [pc, #52]	@ (8008934 <USBH_LL_Init+0x74>)
 80088fe:	2202      	movs	r2, #2
 8008900:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008902:	4b0c      	ldr	r3, [pc, #48]	@ (8008934 <USBH_LL_Init+0x74>)
 8008904:	2200      	movs	r2, #0
 8008906:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008908:	480a      	ldr	r0, [pc, #40]	@ (8008934 <USBH_LL_Init+0x74>)
 800890a:	f7f9 fc2f 	bl	800216c <HAL_HCD_Init>
 800890e:	4603      	mov	r3, r0
 8008910:	2b00      	cmp	r3, #0
 8008912:	d001      	beq.n	8008918 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008914:	f7f8 fefb 	bl	800170e <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008918:	4806      	ldr	r0, [pc, #24]	@ (8008934 <USBH_LL_Init+0x74>)
 800891a:	f7fa f81d 	bl	8002958 <HAL_HCD_GetCurrentFrame>
 800891e:	4603      	mov	r3, r0
 8008920:	4619      	mov	r1, r3
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f7fe fed8 	bl	80076d8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008928:	2300      	movs	r3, #0
}
 800892a:	4618      	mov	r0, r3
 800892c:	3708      	adds	r7, #8
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}
 8008932:	bf00      	nop
 8008934:	2000069c 	.word	0x2000069c

08008938 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b084      	sub	sp, #16
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008940:	2300      	movs	r3, #0
 8008942:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008944:	2300      	movs	r3, #0
 8008946:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800894e:	4618      	mov	r0, r3
 8008950:	f7f9 ff8c 	bl	800286c <HAL_HCD_Start>
 8008954:	4603      	mov	r3, r0
 8008956:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008958:	7bfb      	ldrb	r3, [r7, #15]
 800895a:	4618      	mov	r0, r3
 800895c:	f000 f952 	bl	8008c04 <USBH_Get_USB_Status>
 8008960:	4603      	mov	r3, r0
 8008962:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008964:	7bbb      	ldrb	r3, [r7, #14]
}
 8008966:	4618      	mov	r0, r3
 8008968:	3710      	adds	r7, #16
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}

0800896e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800896e:	b580      	push	{r7, lr}
 8008970:	b084      	sub	sp, #16
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008976:	2300      	movs	r3, #0
 8008978:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800897a:	2300      	movs	r3, #0
 800897c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008984:	4618      	mov	r0, r3
 8008986:	f7f9 ff94 	bl	80028b2 <HAL_HCD_Stop>
 800898a:	4603      	mov	r3, r0
 800898c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800898e:	7bfb      	ldrb	r3, [r7, #15]
 8008990:	4618      	mov	r0, r3
 8008992:	f000 f937 	bl	8008c04 <USBH_Get_USB_Status>
 8008996:	4603      	mov	r3, r0
 8008998:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800899a:	7bbb      	ldrb	r3, [r7, #14]
}
 800899c:	4618      	mov	r0, r3
 800899e:	3710      	adds	r7, #16
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bd80      	pop	{r7, pc}

080089a4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b084      	sub	sp, #16
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80089ac:	2301      	movs	r3, #1
 80089ae:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80089b6:	4618      	mov	r0, r3
 80089b8:	f7f9 ffdc 	bl	8002974 <HAL_HCD_GetCurrentSpeed>
 80089bc:	4603      	mov	r3, r0
 80089be:	2b02      	cmp	r3, #2
 80089c0:	d00c      	beq.n	80089dc <USBH_LL_GetSpeed+0x38>
 80089c2:	2b02      	cmp	r3, #2
 80089c4:	d80d      	bhi.n	80089e2 <USBH_LL_GetSpeed+0x3e>
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d002      	beq.n	80089d0 <USBH_LL_GetSpeed+0x2c>
 80089ca:	2b01      	cmp	r3, #1
 80089cc:	d003      	beq.n	80089d6 <USBH_LL_GetSpeed+0x32>
 80089ce:	e008      	b.n	80089e2 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80089d0:	2300      	movs	r3, #0
 80089d2:	73fb      	strb	r3, [r7, #15]
    break;
 80089d4:	e008      	b.n	80089e8 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80089d6:	2301      	movs	r3, #1
 80089d8:	73fb      	strb	r3, [r7, #15]
    break;
 80089da:	e005      	b.n	80089e8 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80089dc:	2302      	movs	r3, #2
 80089de:	73fb      	strb	r3, [r7, #15]
    break;
 80089e0:	e002      	b.n	80089e8 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80089e2:	2301      	movs	r3, #1
 80089e4:	73fb      	strb	r3, [r7, #15]
    break;
 80089e6:	bf00      	nop
  }
  return  speed;
 80089e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3710      	adds	r7, #16
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}

080089f2 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80089f2:	b580      	push	{r7, lr}
 80089f4:	b084      	sub	sp, #16
 80089f6:	af00      	add	r7, sp, #0
 80089f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089fa:	2300      	movs	r3, #0
 80089fc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80089fe:	2300      	movs	r3, #0
 8008a00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f7f9 ff6f 	bl	80028ec <HAL_HCD_ResetPort>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008a12:	7bfb      	ldrb	r3, [r7, #15]
 8008a14:	4618      	mov	r0, r3
 8008a16:	f000 f8f5 	bl	8008c04 <USBH_Get_USB_Status>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a1e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	3710      	adds	r7, #16
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}

08008a28 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b082      	sub	sp, #8
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
 8008a30:	460b      	mov	r3, r1
 8008a32:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008a3a:	78fa      	ldrb	r2, [r7, #3]
 8008a3c:	4611      	mov	r1, r2
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f7f9 ff76 	bl	8002930 <HAL_HCD_HC_GetXferCount>
 8008a44:	4603      	mov	r3, r0
}
 8008a46:	4618      	mov	r0, r3
 8008a48:	3708      	adds	r7, #8
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}

08008a4e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008a4e:	b590      	push	{r4, r7, lr}
 8008a50:	b089      	sub	sp, #36	@ 0x24
 8008a52:	af04      	add	r7, sp, #16
 8008a54:	6078      	str	r0, [r7, #4]
 8008a56:	4608      	mov	r0, r1
 8008a58:	4611      	mov	r1, r2
 8008a5a:	461a      	mov	r2, r3
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	70fb      	strb	r3, [r7, #3]
 8008a60:	460b      	mov	r3, r1
 8008a62:	70bb      	strb	r3, [r7, #2]
 8008a64:	4613      	mov	r3, r2
 8008a66:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a68:	2300      	movs	r3, #0
 8008a6a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8008a76:	787c      	ldrb	r4, [r7, #1]
 8008a78:	78ba      	ldrb	r2, [r7, #2]
 8008a7a:	78f9      	ldrb	r1, [r7, #3]
 8008a7c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008a7e:	9302      	str	r3, [sp, #8]
 8008a80:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008a84:	9301      	str	r3, [sp, #4]
 8008a86:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008a8a:	9300      	str	r3, [sp, #0]
 8008a8c:	4623      	mov	r3, r4
 8008a8e:	f7f9 fbcd 	bl	800222c <HAL_HCD_HC_Init>
 8008a92:	4603      	mov	r3, r0
 8008a94:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008a96:	7bfb      	ldrb	r3, [r7, #15]
 8008a98:	4618      	mov	r0, r3
 8008a9a:	f000 f8b3 	bl	8008c04 <USBH_Get_USB_Status>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008aa2:	7bbb      	ldrb	r3, [r7, #14]
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3714      	adds	r7, #20
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd90      	pop	{r4, r7, pc}

08008aac <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b084      	sub	sp, #16
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
 8008ab4:	460b      	mov	r3, r1
 8008ab6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008abc:	2300      	movs	r3, #0
 8008abe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008ac6:	78fa      	ldrb	r2, [r7, #3]
 8008ac8:	4611      	mov	r1, r2
 8008aca:	4618      	mov	r0, r3
 8008acc:	f7f9 fc47 	bl	800235e <HAL_HCD_HC_Halt>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008ad4:	7bfb      	ldrb	r3, [r7, #15]
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f000 f894 	bl	8008c04 <USBH_Get_USB_Status>
 8008adc:	4603      	mov	r3, r0
 8008ade:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ae0:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3710      	adds	r7, #16
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}

08008aea <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8008aea:	b590      	push	{r4, r7, lr}
 8008aec:	b089      	sub	sp, #36	@ 0x24
 8008aee:	af04      	add	r7, sp, #16
 8008af0:	6078      	str	r0, [r7, #4]
 8008af2:	4608      	mov	r0, r1
 8008af4:	4611      	mov	r1, r2
 8008af6:	461a      	mov	r2, r3
 8008af8:	4603      	mov	r3, r0
 8008afa:	70fb      	strb	r3, [r7, #3]
 8008afc:	460b      	mov	r3, r1
 8008afe:	70bb      	strb	r3, [r7, #2]
 8008b00:	4613      	mov	r3, r2
 8008b02:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b04:	2300      	movs	r3, #0
 8008b06:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008b08:	2300      	movs	r3, #0
 8008b0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8008b12:	787c      	ldrb	r4, [r7, #1]
 8008b14:	78ba      	ldrb	r2, [r7, #2]
 8008b16:	78f9      	ldrb	r1, [r7, #3]
 8008b18:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008b1c:	9303      	str	r3, [sp, #12]
 8008b1e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008b20:	9302      	str	r3, [sp, #8]
 8008b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b24:	9301      	str	r3, [sp, #4]
 8008b26:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008b2a:	9300      	str	r3, [sp, #0]
 8008b2c:	4623      	mov	r3, r4
 8008b2e:	f7f9 fc39 	bl	80023a4 <HAL_HCD_HC_SubmitRequest>
 8008b32:	4603      	mov	r3, r0
 8008b34:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008b36:	7bfb      	ldrb	r3, [r7, #15]
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f000 f863 	bl	8008c04 <USBH_Get_USB_Status>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b42:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3714      	adds	r7, #20
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd90      	pop	{r4, r7, pc}

08008b4c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b082      	sub	sp, #8
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	460b      	mov	r3, r1
 8008b56:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008b5e:	78fa      	ldrb	r2, [r7, #3]
 8008b60:	4611      	mov	r1, r2
 8008b62:	4618      	mov	r0, r3
 8008b64:	f7f9 fed0 	bl	8002908 <HAL_HCD_HC_GetURBState>
 8008b68:	4603      	mov	r3, r0
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	3708      	adds	r7, #8
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}

08008b72 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8008b72:	b580      	push	{r7, lr}
 8008b74:	b082      	sub	sp, #8
 8008b76:	af00      	add	r7, sp, #0
 8008b78:	6078      	str	r0, [r7, #4]
 8008b7a:	460b      	mov	r3, r1
 8008b7c:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 8008b7e:	20c8      	movs	r0, #200	@ 0xc8
 8008b80:	f7f8 ffe4 	bl	8001b4c <HAL_Delay>
  return USBH_OK;
 8008b84:	2300      	movs	r3, #0
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3708      	adds	r7, #8
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}

08008b8e <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008b8e:	b480      	push	{r7}
 8008b90:	b085      	sub	sp, #20
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	6078      	str	r0, [r7, #4]
 8008b96:	460b      	mov	r3, r1
 8008b98:	70fb      	strb	r3, [r7, #3]
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008ba4:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008ba6:	78fb      	ldrb	r3, [r7, #3]
 8008ba8:	68fa      	ldr	r2, [r7, #12]
 8008baa:	2134      	movs	r1, #52	@ 0x34
 8008bac:	fb01 f303 	mul.w	r3, r1, r3
 8008bb0:	4413      	add	r3, r2
 8008bb2:	3317      	adds	r3, #23
 8008bb4:	781b      	ldrb	r3, [r3, #0]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d009      	beq.n	8008bce <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008bba:	78fb      	ldrb	r3, [r7, #3]
 8008bbc:	68fa      	ldr	r2, [r7, #12]
 8008bbe:	2134      	movs	r1, #52	@ 0x34
 8008bc0:	fb01 f303 	mul.w	r3, r1, r3
 8008bc4:	4413      	add	r3, r2
 8008bc6:	3334      	adds	r3, #52	@ 0x34
 8008bc8:	78ba      	ldrb	r2, [r7, #2]
 8008bca:	701a      	strb	r2, [r3, #0]
 8008bcc:	e008      	b.n	8008be0 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008bce:	78fb      	ldrb	r3, [r7, #3]
 8008bd0:	68fa      	ldr	r2, [r7, #12]
 8008bd2:	2134      	movs	r1, #52	@ 0x34
 8008bd4:	fb01 f303 	mul.w	r3, r1, r3
 8008bd8:	4413      	add	r3, r2
 8008bda:	3335      	adds	r3, #53	@ 0x35
 8008bdc:	78ba      	ldrb	r2, [r7, #2]
 8008bde:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008be0:	2300      	movs	r3, #0
}
 8008be2:	4618      	mov	r0, r3
 8008be4:	3714      	adds	r7, #20
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr

08008bee <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008bee:	b580      	push	{r7, lr}
 8008bf0:	b082      	sub	sp, #8
 8008bf2:	af00      	add	r7, sp, #0
 8008bf4:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f7f8 ffa8 	bl	8001b4c <HAL_Delay>
}
 8008bfc:	bf00      	nop
 8008bfe:	3708      	adds	r7, #8
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}

08008c04 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b085      	sub	sp, #20
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008c12:	79fb      	ldrb	r3, [r7, #7]
 8008c14:	2b03      	cmp	r3, #3
 8008c16:	d817      	bhi.n	8008c48 <USBH_Get_USB_Status+0x44>
 8008c18:	a201      	add	r2, pc, #4	@ (adr r2, 8008c20 <USBH_Get_USB_Status+0x1c>)
 8008c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c1e:	bf00      	nop
 8008c20:	08008c31 	.word	0x08008c31
 8008c24:	08008c37 	.word	0x08008c37
 8008c28:	08008c3d 	.word	0x08008c3d
 8008c2c:	08008c43 	.word	0x08008c43
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008c30:	2300      	movs	r3, #0
 8008c32:	73fb      	strb	r3, [r7, #15]
    break;
 8008c34:	e00b      	b.n	8008c4e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008c36:	2302      	movs	r3, #2
 8008c38:	73fb      	strb	r3, [r7, #15]
    break;
 8008c3a:	e008      	b.n	8008c4e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	73fb      	strb	r3, [r7, #15]
    break;
 8008c40:	e005      	b.n	8008c4e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008c42:	2302      	movs	r3, #2
 8008c44:	73fb      	strb	r3, [r7, #15]
    break;
 8008c46:	e002      	b.n	8008c4e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008c48:	2302      	movs	r3, #2
 8008c4a:	73fb      	strb	r3, [r7, #15]
    break;
 8008c4c:	bf00      	nop
  }
  return usb_status;
 8008c4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c50:	4618      	mov	r0, r3
 8008c52:	3714      	adds	r7, #20
 8008c54:	46bd      	mov	sp, r7
 8008c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5a:	4770      	bx	lr

08008c5c <malloc>:
 8008c5c:	4b02      	ldr	r3, [pc, #8]	@ (8008c68 <malloc+0xc>)
 8008c5e:	4601      	mov	r1, r0
 8008c60:	6818      	ldr	r0, [r3, #0]
 8008c62:	f000 b82d 	b.w	8008cc0 <_malloc_r>
 8008c66:	bf00      	nop
 8008c68:	200001b4 	.word	0x200001b4

08008c6c <free>:
 8008c6c:	4b02      	ldr	r3, [pc, #8]	@ (8008c78 <free+0xc>)
 8008c6e:	4601      	mov	r1, r0
 8008c70:	6818      	ldr	r0, [r3, #0]
 8008c72:	f000 bb47 	b.w	8009304 <_free_r>
 8008c76:	bf00      	nop
 8008c78:	200001b4 	.word	0x200001b4

08008c7c <sbrk_aligned>:
 8008c7c:	b570      	push	{r4, r5, r6, lr}
 8008c7e:	4e0f      	ldr	r6, [pc, #60]	@ (8008cbc <sbrk_aligned+0x40>)
 8008c80:	460c      	mov	r4, r1
 8008c82:	6831      	ldr	r1, [r6, #0]
 8008c84:	4605      	mov	r5, r0
 8008c86:	b911      	cbnz	r1, 8008c8e <sbrk_aligned+0x12>
 8008c88:	f000 faec 	bl	8009264 <_sbrk_r>
 8008c8c:	6030      	str	r0, [r6, #0]
 8008c8e:	4621      	mov	r1, r4
 8008c90:	4628      	mov	r0, r5
 8008c92:	f000 fae7 	bl	8009264 <_sbrk_r>
 8008c96:	1c43      	adds	r3, r0, #1
 8008c98:	d103      	bne.n	8008ca2 <sbrk_aligned+0x26>
 8008c9a:	f04f 34ff 	mov.w	r4, #4294967295
 8008c9e:	4620      	mov	r0, r4
 8008ca0:	bd70      	pop	{r4, r5, r6, pc}
 8008ca2:	1cc4      	adds	r4, r0, #3
 8008ca4:	f024 0403 	bic.w	r4, r4, #3
 8008ca8:	42a0      	cmp	r0, r4
 8008caa:	d0f8      	beq.n	8008c9e <sbrk_aligned+0x22>
 8008cac:	1a21      	subs	r1, r4, r0
 8008cae:	4628      	mov	r0, r5
 8008cb0:	f000 fad8 	bl	8009264 <_sbrk_r>
 8008cb4:	3001      	adds	r0, #1
 8008cb6:	d1f2      	bne.n	8008c9e <sbrk_aligned+0x22>
 8008cb8:	e7ef      	b.n	8008c9a <sbrk_aligned+0x1e>
 8008cba:	bf00      	nop
 8008cbc:	200009fc 	.word	0x200009fc

08008cc0 <_malloc_r>:
 8008cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cc4:	1ccd      	adds	r5, r1, #3
 8008cc6:	f025 0503 	bic.w	r5, r5, #3
 8008cca:	3508      	adds	r5, #8
 8008ccc:	2d0c      	cmp	r5, #12
 8008cce:	bf38      	it	cc
 8008cd0:	250c      	movcc	r5, #12
 8008cd2:	2d00      	cmp	r5, #0
 8008cd4:	4606      	mov	r6, r0
 8008cd6:	db01      	blt.n	8008cdc <_malloc_r+0x1c>
 8008cd8:	42a9      	cmp	r1, r5
 8008cda:	d904      	bls.n	8008ce6 <_malloc_r+0x26>
 8008cdc:	230c      	movs	r3, #12
 8008cde:	6033      	str	r3, [r6, #0]
 8008ce0:	2000      	movs	r0, #0
 8008ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ce6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008dbc <_malloc_r+0xfc>
 8008cea:	f000 f869 	bl	8008dc0 <__malloc_lock>
 8008cee:	f8d8 3000 	ldr.w	r3, [r8]
 8008cf2:	461c      	mov	r4, r3
 8008cf4:	bb44      	cbnz	r4, 8008d48 <_malloc_r+0x88>
 8008cf6:	4629      	mov	r1, r5
 8008cf8:	4630      	mov	r0, r6
 8008cfa:	f7ff ffbf 	bl	8008c7c <sbrk_aligned>
 8008cfe:	1c43      	adds	r3, r0, #1
 8008d00:	4604      	mov	r4, r0
 8008d02:	d158      	bne.n	8008db6 <_malloc_r+0xf6>
 8008d04:	f8d8 4000 	ldr.w	r4, [r8]
 8008d08:	4627      	mov	r7, r4
 8008d0a:	2f00      	cmp	r7, #0
 8008d0c:	d143      	bne.n	8008d96 <_malloc_r+0xd6>
 8008d0e:	2c00      	cmp	r4, #0
 8008d10:	d04b      	beq.n	8008daa <_malloc_r+0xea>
 8008d12:	6823      	ldr	r3, [r4, #0]
 8008d14:	4639      	mov	r1, r7
 8008d16:	4630      	mov	r0, r6
 8008d18:	eb04 0903 	add.w	r9, r4, r3
 8008d1c:	f000 faa2 	bl	8009264 <_sbrk_r>
 8008d20:	4581      	cmp	r9, r0
 8008d22:	d142      	bne.n	8008daa <_malloc_r+0xea>
 8008d24:	6821      	ldr	r1, [r4, #0]
 8008d26:	1a6d      	subs	r5, r5, r1
 8008d28:	4629      	mov	r1, r5
 8008d2a:	4630      	mov	r0, r6
 8008d2c:	f7ff ffa6 	bl	8008c7c <sbrk_aligned>
 8008d30:	3001      	adds	r0, #1
 8008d32:	d03a      	beq.n	8008daa <_malloc_r+0xea>
 8008d34:	6823      	ldr	r3, [r4, #0]
 8008d36:	442b      	add	r3, r5
 8008d38:	6023      	str	r3, [r4, #0]
 8008d3a:	f8d8 3000 	ldr.w	r3, [r8]
 8008d3e:	685a      	ldr	r2, [r3, #4]
 8008d40:	bb62      	cbnz	r2, 8008d9c <_malloc_r+0xdc>
 8008d42:	f8c8 7000 	str.w	r7, [r8]
 8008d46:	e00f      	b.n	8008d68 <_malloc_r+0xa8>
 8008d48:	6822      	ldr	r2, [r4, #0]
 8008d4a:	1b52      	subs	r2, r2, r5
 8008d4c:	d420      	bmi.n	8008d90 <_malloc_r+0xd0>
 8008d4e:	2a0b      	cmp	r2, #11
 8008d50:	d917      	bls.n	8008d82 <_malloc_r+0xc2>
 8008d52:	1961      	adds	r1, r4, r5
 8008d54:	42a3      	cmp	r3, r4
 8008d56:	6025      	str	r5, [r4, #0]
 8008d58:	bf18      	it	ne
 8008d5a:	6059      	strne	r1, [r3, #4]
 8008d5c:	6863      	ldr	r3, [r4, #4]
 8008d5e:	bf08      	it	eq
 8008d60:	f8c8 1000 	streq.w	r1, [r8]
 8008d64:	5162      	str	r2, [r4, r5]
 8008d66:	604b      	str	r3, [r1, #4]
 8008d68:	4630      	mov	r0, r6
 8008d6a:	f000 f82f 	bl	8008dcc <__malloc_unlock>
 8008d6e:	f104 000b 	add.w	r0, r4, #11
 8008d72:	1d23      	adds	r3, r4, #4
 8008d74:	f020 0007 	bic.w	r0, r0, #7
 8008d78:	1ac2      	subs	r2, r0, r3
 8008d7a:	bf1c      	itt	ne
 8008d7c:	1a1b      	subne	r3, r3, r0
 8008d7e:	50a3      	strne	r3, [r4, r2]
 8008d80:	e7af      	b.n	8008ce2 <_malloc_r+0x22>
 8008d82:	6862      	ldr	r2, [r4, #4]
 8008d84:	42a3      	cmp	r3, r4
 8008d86:	bf0c      	ite	eq
 8008d88:	f8c8 2000 	streq.w	r2, [r8]
 8008d8c:	605a      	strne	r2, [r3, #4]
 8008d8e:	e7eb      	b.n	8008d68 <_malloc_r+0xa8>
 8008d90:	4623      	mov	r3, r4
 8008d92:	6864      	ldr	r4, [r4, #4]
 8008d94:	e7ae      	b.n	8008cf4 <_malloc_r+0x34>
 8008d96:	463c      	mov	r4, r7
 8008d98:	687f      	ldr	r7, [r7, #4]
 8008d9a:	e7b6      	b.n	8008d0a <_malloc_r+0x4a>
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	685b      	ldr	r3, [r3, #4]
 8008da0:	42a3      	cmp	r3, r4
 8008da2:	d1fb      	bne.n	8008d9c <_malloc_r+0xdc>
 8008da4:	2300      	movs	r3, #0
 8008da6:	6053      	str	r3, [r2, #4]
 8008da8:	e7de      	b.n	8008d68 <_malloc_r+0xa8>
 8008daa:	230c      	movs	r3, #12
 8008dac:	6033      	str	r3, [r6, #0]
 8008dae:	4630      	mov	r0, r6
 8008db0:	f000 f80c 	bl	8008dcc <__malloc_unlock>
 8008db4:	e794      	b.n	8008ce0 <_malloc_r+0x20>
 8008db6:	6005      	str	r5, [r0, #0]
 8008db8:	e7d6      	b.n	8008d68 <_malloc_r+0xa8>
 8008dba:	bf00      	nop
 8008dbc:	20000a00 	.word	0x20000a00

08008dc0 <__malloc_lock>:
 8008dc0:	4801      	ldr	r0, [pc, #4]	@ (8008dc8 <__malloc_lock+0x8>)
 8008dc2:	f000 ba9c 	b.w	80092fe <__retarget_lock_acquire_recursive>
 8008dc6:	bf00      	nop
 8008dc8:	20000b44 	.word	0x20000b44

08008dcc <__malloc_unlock>:
 8008dcc:	4801      	ldr	r0, [pc, #4]	@ (8008dd4 <__malloc_unlock+0x8>)
 8008dce:	f000 ba97 	b.w	8009300 <__retarget_lock_release_recursive>
 8008dd2:	bf00      	nop
 8008dd4:	20000b44 	.word	0x20000b44

08008dd8 <std>:
 8008dd8:	2300      	movs	r3, #0
 8008dda:	b510      	push	{r4, lr}
 8008ddc:	4604      	mov	r4, r0
 8008dde:	e9c0 3300 	strd	r3, r3, [r0]
 8008de2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008de6:	6083      	str	r3, [r0, #8]
 8008de8:	8181      	strh	r1, [r0, #12]
 8008dea:	6643      	str	r3, [r0, #100]	@ 0x64
 8008dec:	81c2      	strh	r2, [r0, #14]
 8008dee:	6183      	str	r3, [r0, #24]
 8008df0:	4619      	mov	r1, r3
 8008df2:	2208      	movs	r2, #8
 8008df4:	305c      	adds	r0, #92	@ 0x5c
 8008df6:	f000 f9f9 	bl	80091ec <memset>
 8008dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8008e30 <std+0x58>)
 8008dfc:	6263      	str	r3, [r4, #36]	@ 0x24
 8008dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8008e34 <std+0x5c>)
 8008e00:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008e02:	4b0d      	ldr	r3, [pc, #52]	@ (8008e38 <std+0x60>)
 8008e04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008e06:	4b0d      	ldr	r3, [pc, #52]	@ (8008e3c <std+0x64>)
 8008e08:	6323      	str	r3, [r4, #48]	@ 0x30
 8008e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8008e40 <std+0x68>)
 8008e0c:	6224      	str	r4, [r4, #32]
 8008e0e:	429c      	cmp	r4, r3
 8008e10:	d006      	beq.n	8008e20 <std+0x48>
 8008e12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008e16:	4294      	cmp	r4, r2
 8008e18:	d002      	beq.n	8008e20 <std+0x48>
 8008e1a:	33d0      	adds	r3, #208	@ 0xd0
 8008e1c:	429c      	cmp	r4, r3
 8008e1e:	d105      	bne.n	8008e2c <std+0x54>
 8008e20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008e24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e28:	f000 ba68 	b.w	80092fc <__retarget_lock_init_recursive>
 8008e2c:	bd10      	pop	{r4, pc}
 8008e2e:	bf00      	nop
 8008e30:	0800903d 	.word	0x0800903d
 8008e34:	0800905f 	.word	0x0800905f
 8008e38:	08009097 	.word	0x08009097
 8008e3c:	080090bb 	.word	0x080090bb
 8008e40:	20000a04 	.word	0x20000a04

08008e44 <stdio_exit_handler>:
 8008e44:	4a02      	ldr	r2, [pc, #8]	@ (8008e50 <stdio_exit_handler+0xc>)
 8008e46:	4903      	ldr	r1, [pc, #12]	@ (8008e54 <stdio_exit_handler+0x10>)
 8008e48:	4803      	ldr	r0, [pc, #12]	@ (8008e58 <stdio_exit_handler+0x14>)
 8008e4a:	f000 b869 	b.w	8008f20 <_fwalk_sglue>
 8008e4e:	bf00      	nop
 8008e50:	200001a8 	.word	0x200001a8
 8008e54:	08009a3d 	.word	0x08009a3d
 8008e58:	200001b8 	.word	0x200001b8

08008e5c <cleanup_stdio>:
 8008e5c:	6841      	ldr	r1, [r0, #4]
 8008e5e:	4b0c      	ldr	r3, [pc, #48]	@ (8008e90 <cleanup_stdio+0x34>)
 8008e60:	4299      	cmp	r1, r3
 8008e62:	b510      	push	{r4, lr}
 8008e64:	4604      	mov	r4, r0
 8008e66:	d001      	beq.n	8008e6c <cleanup_stdio+0x10>
 8008e68:	f000 fde8 	bl	8009a3c <_fflush_r>
 8008e6c:	68a1      	ldr	r1, [r4, #8]
 8008e6e:	4b09      	ldr	r3, [pc, #36]	@ (8008e94 <cleanup_stdio+0x38>)
 8008e70:	4299      	cmp	r1, r3
 8008e72:	d002      	beq.n	8008e7a <cleanup_stdio+0x1e>
 8008e74:	4620      	mov	r0, r4
 8008e76:	f000 fde1 	bl	8009a3c <_fflush_r>
 8008e7a:	68e1      	ldr	r1, [r4, #12]
 8008e7c:	4b06      	ldr	r3, [pc, #24]	@ (8008e98 <cleanup_stdio+0x3c>)
 8008e7e:	4299      	cmp	r1, r3
 8008e80:	d004      	beq.n	8008e8c <cleanup_stdio+0x30>
 8008e82:	4620      	mov	r0, r4
 8008e84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e88:	f000 bdd8 	b.w	8009a3c <_fflush_r>
 8008e8c:	bd10      	pop	{r4, pc}
 8008e8e:	bf00      	nop
 8008e90:	20000a04 	.word	0x20000a04
 8008e94:	20000a6c 	.word	0x20000a6c
 8008e98:	20000ad4 	.word	0x20000ad4

08008e9c <global_stdio_init.part.0>:
 8008e9c:	b510      	push	{r4, lr}
 8008e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8008ecc <global_stdio_init.part.0+0x30>)
 8008ea0:	4c0b      	ldr	r4, [pc, #44]	@ (8008ed0 <global_stdio_init.part.0+0x34>)
 8008ea2:	4a0c      	ldr	r2, [pc, #48]	@ (8008ed4 <global_stdio_init.part.0+0x38>)
 8008ea4:	601a      	str	r2, [r3, #0]
 8008ea6:	4620      	mov	r0, r4
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	2104      	movs	r1, #4
 8008eac:	f7ff ff94 	bl	8008dd8 <std>
 8008eb0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	2109      	movs	r1, #9
 8008eb8:	f7ff ff8e 	bl	8008dd8 <std>
 8008ebc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008ec0:	2202      	movs	r2, #2
 8008ec2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ec6:	2112      	movs	r1, #18
 8008ec8:	f7ff bf86 	b.w	8008dd8 <std>
 8008ecc:	20000b3c 	.word	0x20000b3c
 8008ed0:	20000a04 	.word	0x20000a04
 8008ed4:	08008e45 	.word	0x08008e45

08008ed8 <__sfp_lock_acquire>:
 8008ed8:	4801      	ldr	r0, [pc, #4]	@ (8008ee0 <__sfp_lock_acquire+0x8>)
 8008eda:	f000 ba10 	b.w	80092fe <__retarget_lock_acquire_recursive>
 8008ede:	bf00      	nop
 8008ee0:	20000b45 	.word	0x20000b45

08008ee4 <__sfp_lock_release>:
 8008ee4:	4801      	ldr	r0, [pc, #4]	@ (8008eec <__sfp_lock_release+0x8>)
 8008ee6:	f000 ba0b 	b.w	8009300 <__retarget_lock_release_recursive>
 8008eea:	bf00      	nop
 8008eec:	20000b45 	.word	0x20000b45

08008ef0 <__sinit>:
 8008ef0:	b510      	push	{r4, lr}
 8008ef2:	4604      	mov	r4, r0
 8008ef4:	f7ff fff0 	bl	8008ed8 <__sfp_lock_acquire>
 8008ef8:	6a23      	ldr	r3, [r4, #32]
 8008efa:	b11b      	cbz	r3, 8008f04 <__sinit+0x14>
 8008efc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f00:	f7ff bff0 	b.w	8008ee4 <__sfp_lock_release>
 8008f04:	4b04      	ldr	r3, [pc, #16]	@ (8008f18 <__sinit+0x28>)
 8008f06:	6223      	str	r3, [r4, #32]
 8008f08:	4b04      	ldr	r3, [pc, #16]	@ (8008f1c <__sinit+0x2c>)
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d1f5      	bne.n	8008efc <__sinit+0xc>
 8008f10:	f7ff ffc4 	bl	8008e9c <global_stdio_init.part.0>
 8008f14:	e7f2      	b.n	8008efc <__sinit+0xc>
 8008f16:	bf00      	nop
 8008f18:	08008e5d 	.word	0x08008e5d
 8008f1c:	20000b3c 	.word	0x20000b3c

08008f20 <_fwalk_sglue>:
 8008f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f24:	4607      	mov	r7, r0
 8008f26:	4688      	mov	r8, r1
 8008f28:	4614      	mov	r4, r2
 8008f2a:	2600      	movs	r6, #0
 8008f2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008f30:	f1b9 0901 	subs.w	r9, r9, #1
 8008f34:	d505      	bpl.n	8008f42 <_fwalk_sglue+0x22>
 8008f36:	6824      	ldr	r4, [r4, #0]
 8008f38:	2c00      	cmp	r4, #0
 8008f3a:	d1f7      	bne.n	8008f2c <_fwalk_sglue+0xc>
 8008f3c:	4630      	mov	r0, r6
 8008f3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f42:	89ab      	ldrh	r3, [r5, #12]
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d907      	bls.n	8008f58 <_fwalk_sglue+0x38>
 8008f48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008f4c:	3301      	adds	r3, #1
 8008f4e:	d003      	beq.n	8008f58 <_fwalk_sglue+0x38>
 8008f50:	4629      	mov	r1, r5
 8008f52:	4638      	mov	r0, r7
 8008f54:	47c0      	blx	r8
 8008f56:	4306      	orrs	r6, r0
 8008f58:	3568      	adds	r5, #104	@ 0x68
 8008f5a:	e7e9      	b.n	8008f30 <_fwalk_sglue+0x10>

08008f5c <iprintf>:
 8008f5c:	b40f      	push	{r0, r1, r2, r3}
 8008f5e:	b507      	push	{r0, r1, r2, lr}
 8008f60:	4906      	ldr	r1, [pc, #24]	@ (8008f7c <iprintf+0x20>)
 8008f62:	ab04      	add	r3, sp, #16
 8008f64:	6808      	ldr	r0, [r1, #0]
 8008f66:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f6a:	6881      	ldr	r1, [r0, #8]
 8008f6c:	9301      	str	r3, [sp, #4]
 8008f6e:	f000 fa3d 	bl	80093ec <_vfiprintf_r>
 8008f72:	b003      	add	sp, #12
 8008f74:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f78:	b004      	add	sp, #16
 8008f7a:	4770      	bx	lr
 8008f7c:	200001b4 	.word	0x200001b4

08008f80 <_puts_r>:
 8008f80:	6a03      	ldr	r3, [r0, #32]
 8008f82:	b570      	push	{r4, r5, r6, lr}
 8008f84:	6884      	ldr	r4, [r0, #8]
 8008f86:	4605      	mov	r5, r0
 8008f88:	460e      	mov	r6, r1
 8008f8a:	b90b      	cbnz	r3, 8008f90 <_puts_r+0x10>
 8008f8c:	f7ff ffb0 	bl	8008ef0 <__sinit>
 8008f90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f92:	07db      	lsls	r3, r3, #31
 8008f94:	d405      	bmi.n	8008fa2 <_puts_r+0x22>
 8008f96:	89a3      	ldrh	r3, [r4, #12]
 8008f98:	0598      	lsls	r0, r3, #22
 8008f9a:	d402      	bmi.n	8008fa2 <_puts_r+0x22>
 8008f9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f9e:	f000 f9ae 	bl	80092fe <__retarget_lock_acquire_recursive>
 8008fa2:	89a3      	ldrh	r3, [r4, #12]
 8008fa4:	0719      	lsls	r1, r3, #28
 8008fa6:	d502      	bpl.n	8008fae <_puts_r+0x2e>
 8008fa8:	6923      	ldr	r3, [r4, #16]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d135      	bne.n	800901a <_puts_r+0x9a>
 8008fae:	4621      	mov	r1, r4
 8008fb0:	4628      	mov	r0, r5
 8008fb2:	f000 f8c5 	bl	8009140 <__swsetup_r>
 8008fb6:	b380      	cbz	r0, 800901a <_puts_r+0x9a>
 8008fb8:	f04f 35ff 	mov.w	r5, #4294967295
 8008fbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fbe:	07da      	lsls	r2, r3, #31
 8008fc0:	d405      	bmi.n	8008fce <_puts_r+0x4e>
 8008fc2:	89a3      	ldrh	r3, [r4, #12]
 8008fc4:	059b      	lsls	r3, r3, #22
 8008fc6:	d402      	bmi.n	8008fce <_puts_r+0x4e>
 8008fc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fca:	f000 f999 	bl	8009300 <__retarget_lock_release_recursive>
 8008fce:	4628      	mov	r0, r5
 8008fd0:	bd70      	pop	{r4, r5, r6, pc}
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	da04      	bge.n	8008fe0 <_puts_r+0x60>
 8008fd6:	69a2      	ldr	r2, [r4, #24]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	dc17      	bgt.n	800900c <_puts_r+0x8c>
 8008fdc:	290a      	cmp	r1, #10
 8008fde:	d015      	beq.n	800900c <_puts_r+0x8c>
 8008fe0:	6823      	ldr	r3, [r4, #0]
 8008fe2:	1c5a      	adds	r2, r3, #1
 8008fe4:	6022      	str	r2, [r4, #0]
 8008fe6:	7019      	strb	r1, [r3, #0]
 8008fe8:	68a3      	ldr	r3, [r4, #8]
 8008fea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008fee:	3b01      	subs	r3, #1
 8008ff0:	60a3      	str	r3, [r4, #8]
 8008ff2:	2900      	cmp	r1, #0
 8008ff4:	d1ed      	bne.n	8008fd2 <_puts_r+0x52>
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	da11      	bge.n	800901e <_puts_r+0x9e>
 8008ffa:	4622      	mov	r2, r4
 8008ffc:	210a      	movs	r1, #10
 8008ffe:	4628      	mov	r0, r5
 8009000:	f000 f85f 	bl	80090c2 <__swbuf_r>
 8009004:	3001      	adds	r0, #1
 8009006:	d0d7      	beq.n	8008fb8 <_puts_r+0x38>
 8009008:	250a      	movs	r5, #10
 800900a:	e7d7      	b.n	8008fbc <_puts_r+0x3c>
 800900c:	4622      	mov	r2, r4
 800900e:	4628      	mov	r0, r5
 8009010:	f000 f857 	bl	80090c2 <__swbuf_r>
 8009014:	3001      	adds	r0, #1
 8009016:	d1e7      	bne.n	8008fe8 <_puts_r+0x68>
 8009018:	e7ce      	b.n	8008fb8 <_puts_r+0x38>
 800901a:	3e01      	subs	r6, #1
 800901c:	e7e4      	b.n	8008fe8 <_puts_r+0x68>
 800901e:	6823      	ldr	r3, [r4, #0]
 8009020:	1c5a      	adds	r2, r3, #1
 8009022:	6022      	str	r2, [r4, #0]
 8009024:	220a      	movs	r2, #10
 8009026:	701a      	strb	r2, [r3, #0]
 8009028:	e7ee      	b.n	8009008 <_puts_r+0x88>
	...

0800902c <puts>:
 800902c:	4b02      	ldr	r3, [pc, #8]	@ (8009038 <puts+0xc>)
 800902e:	4601      	mov	r1, r0
 8009030:	6818      	ldr	r0, [r3, #0]
 8009032:	f7ff bfa5 	b.w	8008f80 <_puts_r>
 8009036:	bf00      	nop
 8009038:	200001b4 	.word	0x200001b4

0800903c <__sread>:
 800903c:	b510      	push	{r4, lr}
 800903e:	460c      	mov	r4, r1
 8009040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009044:	f000 f8fc 	bl	8009240 <_read_r>
 8009048:	2800      	cmp	r0, #0
 800904a:	bfab      	itete	ge
 800904c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800904e:	89a3      	ldrhlt	r3, [r4, #12]
 8009050:	181b      	addge	r3, r3, r0
 8009052:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009056:	bfac      	ite	ge
 8009058:	6563      	strge	r3, [r4, #84]	@ 0x54
 800905a:	81a3      	strhlt	r3, [r4, #12]
 800905c:	bd10      	pop	{r4, pc}

0800905e <__swrite>:
 800905e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009062:	461f      	mov	r7, r3
 8009064:	898b      	ldrh	r3, [r1, #12]
 8009066:	05db      	lsls	r3, r3, #23
 8009068:	4605      	mov	r5, r0
 800906a:	460c      	mov	r4, r1
 800906c:	4616      	mov	r6, r2
 800906e:	d505      	bpl.n	800907c <__swrite+0x1e>
 8009070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009074:	2302      	movs	r3, #2
 8009076:	2200      	movs	r2, #0
 8009078:	f000 f8d0 	bl	800921c <_lseek_r>
 800907c:	89a3      	ldrh	r3, [r4, #12]
 800907e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009082:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009086:	81a3      	strh	r3, [r4, #12]
 8009088:	4632      	mov	r2, r6
 800908a:	463b      	mov	r3, r7
 800908c:	4628      	mov	r0, r5
 800908e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009092:	f000 b8f7 	b.w	8009284 <_write_r>

08009096 <__sseek>:
 8009096:	b510      	push	{r4, lr}
 8009098:	460c      	mov	r4, r1
 800909a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800909e:	f000 f8bd 	bl	800921c <_lseek_r>
 80090a2:	1c43      	adds	r3, r0, #1
 80090a4:	89a3      	ldrh	r3, [r4, #12]
 80090a6:	bf15      	itete	ne
 80090a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80090aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80090ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80090b2:	81a3      	strheq	r3, [r4, #12]
 80090b4:	bf18      	it	ne
 80090b6:	81a3      	strhne	r3, [r4, #12]
 80090b8:	bd10      	pop	{r4, pc}

080090ba <__sclose>:
 80090ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090be:	f000 b89d 	b.w	80091fc <_close_r>

080090c2 <__swbuf_r>:
 80090c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090c4:	460e      	mov	r6, r1
 80090c6:	4614      	mov	r4, r2
 80090c8:	4605      	mov	r5, r0
 80090ca:	b118      	cbz	r0, 80090d4 <__swbuf_r+0x12>
 80090cc:	6a03      	ldr	r3, [r0, #32]
 80090ce:	b90b      	cbnz	r3, 80090d4 <__swbuf_r+0x12>
 80090d0:	f7ff ff0e 	bl	8008ef0 <__sinit>
 80090d4:	69a3      	ldr	r3, [r4, #24]
 80090d6:	60a3      	str	r3, [r4, #8]
 80090d8:	89a3      	ldrh	r3, [r4, #12]
 80090da:	071a      	lsls	r2, r3, #28
 80090dc:	d501      	bpl.n	80090e2 <__swbuf_r+0x20>
 80090de:	6923      	ldr	r3, [r4, #16]
 80090e0:	b943      	cbnz	r3, 80090f4 <__swbuf_r+0x32>
 80090e2:	4621      	mov	r1, r4
 80090e4:	4628      	mov	r0, r5
 80090e6:	f000 f82b 	bl	8009140 <__swsetup_r>
 80090ea:	b118      	cbz	r0, 80090f4 <__swbuf_r+0x32>
 80090ec:	f04f 37ff 	mov.w	r7, #4294967295
 80090f0:	4638      	mov	r0, r7
 80090f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090f4:	6823      	ldr	r3, [r4, #0]
 80090f6:	6922      	ldr	r2, [r4, #16]
 80090f8:	1a98      	subs	r0, r3, r2
 80090fa:	6963      	ldr	r3, [r4, #20]
 80090fc:	b2f6      	uxtb	r6, r6
 80090fe:	4283      	cmp	r3, r0
 8009100:	4637      	mov	r7, r6
 8009102:	dc05      	bgt.n	8009110 <__swbuf_r+0x4e>
 8009104:	4621      	mov	r1, r4
 8009106:	4628      	mov	r0, r5
 8009108:	f000 fc98 	bl	8009a3c <_fflush_r>
 800910c:	2800      	cmp	r0, #0
 800910e:	d1ed      	bne.n	80090ec <__swbuf_r+0x2a>
 8009110:	68a3      	ldr	r3, [r4, #8]
 8009112:	3b01      	subs	r3, #1
 8009114:	60a3      	str	r3, [r4, #8]
 8009116:	6823      	ldr	r3, [r4, #0]
 8009118:	1c5a      	adds	r2, r3, #1
 800911a:	6022      	str	r2, [r4, #0]
 800911c:	701e      	strb	r6, [r3, #0]
 800911e:	6962      	ldr	r2, [r4, #20]
 8009120:	1c43      	adds	r3, r0, #1
 8009122:	429a      	cmp	r2, r3
 8009124:	d004      	beq.n	8009130 <__swbuf_r+0x6e>
 8009126:	89a3      	ldrh	r3, [r4, #12]
 8009128:	07db      	lsls	r3, r3, #31
 800912a:	d5e1      	bpl.n	80090f0 <__swbuf_r+0x2e>
 800912c:	2e0a      	cmp	r6, #10
 800912e:	d1df      	bne.n	80090f0 <__swbuf_r+0x2e>
 8009130:	4621      	mov	r1, r4
 8009132:	4628      	mov	r0, r5
 8009134:	f000 fc82 	bl	8009a3c <_fflush_r>
 8009138:	2800      	cmp	r0, #0
 800913a:	d0d9      	beq.n	80090f0 <__swbuf_r+0x2e>
 800913c:	e7d6      	b.n	80090ec <__swbuf_r+0x2a>
	...

08009140 <__swsetup_r>:
 8009140:	b538      	push	{r3, r4, r5, lr}
 8009142:	4b29      	ldr	r3, [pc, #164]	@ (80091e8 <__swsetup_r+0xa8>)
 8009144:	4605      	mov	r5, r0
 8009146:	6818      	ldr	r0, [r3, #0]
 8009148:	460c      	mov	r4, r1
 800914a:	b118      	cbz	r0, 8009154 <__swsetup_r+0x14>
 800914c:	6a03      	ldr	r3, [r0, #32]
 800914e:	b90b      	cbnz	r3, 8009154 <__swsetup_r+0x14>
 8009150:	f7ff fece 	bl	8008ef0 <__sinit>
 8009154:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009158:	0719      	lsls	r1, r3, #28
 800915a:	d422      	bmi.n	80091a2 <__swsetup_r+0x62>
 800915c:	06da      	lsls	r2, r3, #27
 800915e:	d407      	bmi.n	8009170 <__swsetup_r+0x30>
 8009160:	2209      	movs	r2, #9
 8009162:	602a      	str	r2, [r5, #0]
 8009164:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009168:	81a3      	strh	r3, [r4, #12]
 800916a:	f04f 30ff 	mov.w	r0, #4294967295
 800916e:	e033      	b.n	80091d8 <__swsetup_r+0x98>
 8009170:	0758      	lsls	r0, r3, #29
 8009172:	d512      	bpl.n	800919a <__swsetup_r+0x5a>
 8009174:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009176:	b141      	cbz	r1, 800918a <__swsetup_r+0x4a>
 8009178:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800917c:	4299      	cmp	r1, r3
 800917e:	d002      	beq.n	8009186 <__swsetup_r+0x46>
 8009180:	4628      	mov	r0, r5
 8009182:	f000 f8bf 	bl	8009304 <_free_r>
 8009186:	2300      	movs	r3, #0
 8009188:	6363      	str	r3, [r4, #52]	@ 0x34
 800918a:	89a3      	ldrh	r3, [r4, #12]
 800918c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009190:	81a3      	strh	r3, [r4, #12]
 8009192:	2300      	movs	r3, #0
 8009194:	6063      	str	r3, [r4, #4]
 8009196:	6923      	ldr	r3, [r4, #16]
 8009198:	6023      	str	r3, [r4, #0]
 800919a:	89a3      	ldrh	r3, [r4, #12]
 800919c:	f043 0308 	orr.w	r3, r3, #8
 80091a0:	81a3      	strh	r3, [r4, #12]
 80091a2:	6923      	ldr	r3, [r4, #16]
 80091a4:	b94b      	cbnz	r3, 80091ba <__swsetup_r+0x7a>
 80091a6:	89a3      	ldrh	r3, [r4, #12]
 80091a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80091ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091b0:	d003      	beq.n	80091ba <__swsetup_r+0x7a>
 80091b2:	4621      	mov	r1, r4
 80091b4:	4628      	mov	r0, r5
 80091b6:	f000 fc8f 	bl	8009ad8 <__smakebuf_r>
 80091ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091be:	f013 0201 	ands.w	r2, r3, #1
 80091c2:	d00a      	beq.n	80091da <__swsetup_r+0x9a>
 80091c4:	2200      	movs	r2, #0
 80091c6:	60a2      	str	r2, [r4, #8]
 80091c8:	6962      	ldr	r2, [r4, #20]
 80091ca:	4252      	negs	r2, r2
 80091cc:	61a2      	str	r2, [r4, #24]
 80091ce:	6922      	ldr	r2, [r4, #16]
 80091d0:	b942      	cbnz	r2, 80091e4 <__swsetup_r+0xa4>
 80091d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80091d6:	d1c5      	bne.n	8009164 <__swsetup_r+0x24>
 80091d8:	bd38      	pop	{r3, r4, r5, pc}
 80091da:	0799      	lsls	r1, r3, #30
 80091dc:	bf58      	it	pl
 80091de:	6962      	ldrpl	r2, [r4, #20]
 80091e0:	60a2      	str	r2, [r4, #8]
 80091e2:	e7f4      	b.n	80091ce <__swsetup_r+0x8e>
 80091e4:	2000      	movs	r0, #0
 80091e6:	e7f7      	b.n	80091d8 <__swsetup_r+0x98>
 80091e8:	200001b4 	.word	0x200001b4

080091ec <memset>:
 80091ec:	4402      	add	r2, r0
 80091ee:	4603      	mov	r3, r0
 80091f0:	4293      	cmp	r3, r2
 80091f2:	d100      	bne.n	80091f6 <memset+0xa>
 80091f4:	4770      	bx	lr
 80091f6:	f803 1b01 	strb.w	r1, [r3], #1
 80091fa:	e7f9      	b.n	80091f0 <memset+0x4>

080091fc <_close_r>:
 80091fc:	b538      	push	{r3, r4, r5, lr}
 80091fe:	4d06      	ldr	r5, [pc, #24]	@ (8009218 <_close_r+0x1c>)
 8009200:	2300      	movs	r3, #0
 8009202:	4604      	mov	r4, r0
 8009204:	4608      	mov	r0, r1
 8009206:	602b      	str	r3, [r5, #0]
 8009208:	f7f8 fb7d 	bl	8001906 <_close>
 800920c:	1c43      	adds	r3, r0, #1
 800920e:	d102      	bne.n	8009216 <_close_r+0x1a>
 8009210:	682b      	ldr	r3, [r5, #0]
 8009212:	b103      	cbz	r3, 8009216 <_close_r+0x1a>
 8009214:	6023      	str	r3, [r4, #0]
 8009216:	bd38      	pop	{r3, r4, r5, pc}
 8009218:	20000b40 	.word	0x20000b40

0800921c <_lseek_r>:
 800921c:	b538      	push	{r3, r4, r5, lr}
 800921e:	4d07      	ldr	r5, [pc, #28]	@ (800923c <_lseek_r+0x20>)
 8009220:	4604      	mov	r4, r0
 8009222:	4608      	mov	r0, r1
 8009224:	4611      	mov	r1, r2
 8009226:	2200      	movs	r2, #0
 8009228:	602a      	str	r2, [r5, #0]
 800922a:	461a      	mov	r2, r3
 800922c:	f7f8 fb92 	bl	8001954 <_lseek>
 8009230:	1c43      	adds	r3, r0, #1
 8009232:	d102      	bne.n	800923a <_lseek_r+0x1e>
 8009234:	682b      	ldr	r3, [r5, #0]
 8009236:	b103      	cbz	r3, 800923a <_lseek_r+0x1e>
 8009238:	6023      	str	r3, [r4, #0]
 800923a:	bd38      	pop	{r3, r4, r5, pc}
 800923c:	20000b40 	.word	0x20000b40

08009240 <_read_r>:
 8009240:	b538      	push	{r3, r4, r5, lr}
 8009242:	4d07      	ldr	r5, [pc, #28]	@ (8009260 <_read_r+0x20>)
 8009244:	4604      	mov	r4, r0
 8009246:	4608      	mov	r0, r1
 8009248:	4611      	mov	r1, r2
 800924a:	2200      	movs	r2, #0
 800924c:	602a      	str	r2, [r5, #0]
 800924e:	461a      	mov	r2, r3
 8009250:	f7f8 fb20 	bl	8001894 <_read>
 8009254:	1c43      	adds	r3, r0, #1
 8009256:	d102      	bne.n	800925e <_read_r+0x1e>
 8009258:	682b      	ldr	r3, [r5, #0]
 800925a:	b103      	cbz	r3, 800925e <_read_r+0x1e>
 800925c:	6023      	str	r3, [r4, #0]
 800925e:	bd38      	pop	{r3, r4, r5, pc}
 8009260:	20000b40 	.word	0x20000b40

08009264 <_sbrk_r>:
 8009264:	b538      	push	{r3, r4, r5, lr}
 8009266:	4d06      	ldr	r5, [pc, #24]	@ (8009280 <_sbrk_r+0x1c>)
 8009268:	2300      	movs	r3, #0
 800926a:	4604      	mov	r4, r0
 800926c:	4608      	mov	r0, r1
 800926e:	602b      	str	r3, [r5, #0]
 8009270:	f7f8 fb7e 	bl	8001970 <_sbrk>
 8009274:	1c43      	adds	r3, r0, #1
 8009276:	d102      	bne.n	800927e <_sbrk_r+0x1a>
 8009278:	682b      	ldr	r3, [r5, #0]
 800927a:	b103      	cbz	r3, 800927e <_sbrk_r+0x1a>
 800927c:	6023      	str	r3, [r4, #0]
 800927e:	bd38      	pop	{r3, r4, r5, pc}
 8009280:	20000b40 	.word	0x20000b40

08009284 <_write_r>:
 8009284:	b538      	push	{r3, r4, r5, lr}
 8009286:	4d07      	ldr	r5, [pc, #28]	@ (80092a4 <_write_r+0x20>)
 8009288:	4604      	mov	r4, r0
 800928a:	4608      	mov	r0, r1
 800928c:	4611      	mov	r1, r2
 800928e:	2200      	movs	r2, #0
 8009290:	602a      	str	r2, [r5, #0]
 8009292:	461a      	mov	r2, r3
 8009294:	f7f8 fb1b 	bl	80018ce <_write>
 8009298:	1c43      	adds	r3, r0, #1
 800929a:	d102      	bne.n	80092a2 <_write_r+0x1e>
 800929c:	682b      	ldr	r3, [r5, #0]
 800929e:	b103      	cbz	r3, 80092a2 <_write_r+0x1e>
 80092a0:	6023      	str	r3, [r4, #0]
 80092a2:	bd38      	pop	{r3, r4, r5, pc}
 80092a4:	20000b40 	.word	0x20000b40

080092a8 <__errno>:
 80092a8:	4b01      	ldr	r3, [pc, #4]	@ (80092b0 <__errno+0x8>)
 80092aa:	6818      	ldr	r0, [r3, #0]
 80092ac:	4770      	bx	lr
 80092ae:	bf00      	nop
 80092b0:	200001b4 	.word	0x200001b4

080092b4 <__libc_init_array>:
 80092b4:	b570      	push	{r4, r5, r6, lr}
 80092b6:	4d0d      	ldr	r5, [pc, #52]	@ (80092ec <__libc_init_array+0x38>)
 80092b8:	4c0d      	ldr	r4, [pc, #52]	@ (80092f0 <__libc_init_array+0x3c>)
 80092ba:	1b64      	subs	r4, r4, r5
 80092bc:	10a4      	asrs	r4, r4, #2
 80092be:	2600      	movs	r6, #0
 80092c0:	42a6      	cmp	r6, r4
 80092c2:	d109      	bne.n	80092d8 <__libc_init_array+0x24>
 80092c4:	4d0b      	ldr	r5, [pc, #44]	@ (80092f4 <__libc_init_array+0x40>)
 80092c6:	4c0c      	ldr	r4, [pc, #48]	@ (80092f8 <__libc_init_array+0x44>)
 80092c8:	f000 fc64 	bl	8009b94 <_init>
 80092cc:	1b64      	subs	r4, r4, r5
 80092ce:	10a4      	asrs	r4, r4, #2
 80092d0:	2600      	movs	r6, #0
 80092d2:	42a6      	cmp	r6, r4
 80092d4:	d105      	bne.n	80092e2 <__libc_init_array+0x2e>
 80092d6:	bd70      	pop	{r4, r5, r6, pc}
 80092d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80092dc:	4798      	blx	r3
 80092de:	3601      	adds	r6, #1
 80092e0:	e7ee      	b.n	80092c0 <__libc_init_array+0xc>
 80092e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80092e6:	4798      	blx	r3
 80092e8:	3601      	adds	r6, #1
 80092ea:	e7f2      	b.n	80092d2 <__libc_init_array+0x1e>
 80092ec:	0800a34c 	.word	0x0800a34c
 80092f0:	0800a34c 	.word	0x0800a34c
 80092f4:	0800a34c 	.word	0x0800a34c
 80092f8:	0800a350 	.word	0x0800a350

080092fc <__retarget_lock_init_recursive>:
 80092fc:	4770      	bx	lr

080092fe <__retarget_lock_acquire_recursive>:
 80092fe:	4770      	bx	lr

08009300 <__retarget_lock_release_recursive>:
 8009300:	4770      	bx	lr
	...

08009304 <_free_r>:
 8009304:	b538      	push	{r3, r4, r5, lr}
 8009306:	4605      	mov	r5, r0
 8009308:	2900      	cmp	r1, #0
 800930a:	d041      	beq.n	8009390 <_free_r+0x8c>
 800930c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009310:	1f0c      	subs	r4, r1, #4
 8009312:	2b00      	cmp	r3, #0
 8009314:	bfb8      	it	lt
 8009316:	18e4      	addlt	r4, r4, r3
 8009318:	f7ff fd52 	bl	8008dc0 <__malloc_lock>
 800931c:	4a1d      	ldr	r2, [pc, #116]	@ (8009394 <_free_r+0x90>)
 800931e:	6813      	ldr	r3, [r2, #0]
 8009320:	b933      	cbnz	r3, 8009330 <_free_r+0x2c>
 8009322:	6063      	str	r3, [r4, #4]
 8009324:	6014      	str	r4, [r2, #0]
 8009326:	4628      	mov	r0, r5
 8009328:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800932c:	f7ff bd4e 	b.w	8008dcc <__malloc_unlock>
 8009330:	42a3      	cmp	r3, r4
 8009332:	d908      	bls.n	8009346 <_free_r+0x42>
 8009334:	6820      	ldr	r0, [r4, #0]
 8009336:	1821      	adds	r1, r4, r0
 8009338:	428b      	cmp	r3, r1
 800933a:	bf01      	itttt	eq
 800933c:	6819      	ldreq	r1, [r3, #0]
 800933e:	685b      	ldreq	r3, [r3, #4]
 8009340:	1809      	addeq	r1, r1, r0
 8009342:	6021      	streq	r1, [r4, #0]
 8009344:	e7ed      	b.n	8009322 <_free_r+0x1e>
 8009346:	461a      	mov	r2, r3
 8009348:	685b      	ldr	r3, [r3, #4]
 800934a:	b10b      	cbz	r3, 8009350 <_free_r+0x4c>
 800934c:	42a3      	cmp	r3, r4
 800934e:	d9fa      	bls.n	8009346 <_free_r+0x42>
 8009350:	6811      	ldr	r1, [r2, #0]
 8009352:	1850      	adds	r0, r2, r1
 8009354:	42a0      	cmp	r0, r4
 8009356:	d10b      	bne.n	8009370 <_free_r+0x6c>
 8009358:	6820      	ldr	r0, [r4, #0]
 800935a:	4401      	add	r1, r0
 800935c:	1850      	adds	r0, r2, r1
 800935e:	4283      	cmp	r3, r0
 8009360:	6011      	str	r1, [r2, #0]
 8009362:	d1e0      	bne.n	8009326 <_free_r+0x22>
 8009364:	6818      	ldr	r0, [r3, #0]
 8009366:	685b      	ldr	r3, [r3, #4]
 8009368:	6053      	str	r3, [r2, #4]
 800936a:	4408      	add	r0, r1
 800936c:	6010      	str	r0, [r2, #0]
 800936e:	e7da      	b.n	8009326 <_free_r+0x22>
 8009370:	d902      	bls.n	8009378 <_free_r+0x74>
 8009372:	230c      	movs	r3, #12
 8009374:	602b      	str	r3, [r5, #0]
 8009376:	e7d6      	b.n	8009326 <_free_r+0x22>
 8009378:	6820      	ldr	r0, [r4, #0]
 800937a:	1821      	adds	r1, r4, r0
 800937c:	428b      	cmp	r3, r1
 800937e:	bf04      	itt	eq
 8009380:	6819      	ldreq	r1, [r3, #0]
 8009382:	685b      	ldreq	r3, [r3, #4]
 8009384:	6063      	str	r3, [r4, #4]
 8009386:	bf04      	itt	eq
 8009388:	1809      	addeq	r1, r1, r0
 800938a:	6021      	streq	r1, [r4, #0]
 800938c:	6054      	str	r4, [r2, #4]
 800938e:	e7ca      	b.n	8009326 <_free_r+0x22>
 8009390:	bd38      	pop	{r3, r4, r5, pc}
 8009392:	bf00      	nop
 8009394:	20000a00 	.word	0x20000a00

08009398 <__sfputc_r>:
 8009398:	6893      	ldr	r3, [r2, #8]
 800939a:	3b01      	subs	r3, #1
 800939c:	2b00      	cmp	r3, #0
 800939e:	b410      	push	{r4}
 80093a0:	6093      	str	r3, [r2, #8]
 80093a2:	da08      	bge.n	80093b6 <__sfputc_r+0x1e>
 80093a4:	6994      	ldr	r4, [r2, #24]
 80093a6:	42a3      	cmp	r3, r4
 80093a8:	db01      	blt.n	80093ae <__sfputc_r+0x16>
 80093aa:	290a      	cmp	r1, #10
 80093ac:	d103      	bne.n	80093b6 <__sfputc_r+0x1e>
 80093ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093b2:	f7ff be86 	b.w	80090c2 <__swbuf_r>
 80093b6:	6813      	ldr	r3, [r2, #0]
 80093b8:	1c58      	adds	r0, r3, #1
 80093ba:	6010      	str	r0, [r2, #0]
 80093bc:	7019      	strb	r1, [r3, #0]
 80093be:	4608      	mov	r0, r1
 80093c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093c4:	4770      	bx	lr

080093c6 <__sfputs_r>:
 80093c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093c8:	4606      	mov	r6, r0
 80093ca:	460f      	mov	r7, r1
 80093cc:	4614      	mov	r4, r2
 80093ce:	18d5      	adds	r5, r2, r3
 80093d0:	42ac      	cmp	r4, r5
 80093d2:	d101      	bne.n	80093d8 <__sfputs_r+0x12>
 80093d4:	2000      	movs	r0, #0
 80093d6:	e007      	b.n	80093e8 <__sfputs_r+0x22>
 80093d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093dc:	463a      	mov	r2, r7
 80093de:	4630      	mov	r0, r6
 80093e0:	f7ff ffda 	bl	8009398 <__sfputc_r>
 80093e4:	1c43      	adds	r3, r0, #1
 80093e6:	d1f3      	bne.n	80093d0 <__sfputs_r+0xa>
 80093e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080093ec <_vfiprintf_r>:
 80093ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f0:	460d      	mov	r5, r1
 80093f2:	b09d      	sub	sp, #116	@ 0x74
 80093f4:	4614      	mov	r4, r2
 80093f6:	4698      	mov	r8, r3
 80093f8:	4606      	mov	r6, r0
 80093fa:	b118      	cbz	r0, 8009404 <_vfiprintf_r+0x18>
 80093fc:	6a03      	ldr	r3, [r0, #32]
 80093fe:	b90b      	cbnz	r3, 8009404 <_vfiprintf_r+0x18>
 8009400:	f7ff fd76 	bl	8008ef0 <__sinit>
 8009404:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009406:	07d9      	lsls	r1, r3, #31
 8009408:	d405      	bmi.n	8009416 <_vfiprintf_r+0x2a>
 800940a:	89ab      	ldrh	r3, [r5, #12]
 800940c:	059a      	lsls	r2, r3, #22
 800940e:	d402      	bmi.n	8009416 <_vfiprintf_r+0x2a>
 8009410:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009412:	f7ff ff74 	bl	80092fe <__retarget_lock_acquire_recursive>
 8009416:	89ab      	ldrh	r3, [r5, #12]
 8009418:	071b      	lsls	r3, r3, #28
 800941a:	d501      	bpl.n	8009420 <_vfiprintf_r+0x34>
 800941c:	692b      	ldr	r3, [r5, #16]
 800941e:	b99b      	cbnz	r3, 8009448 <_vfiprintf_r+0x5c>
 8009420:	4629      	mov	r1, r5
 8009422:	4630      	mov	r0, r6
 8009424:	f7ff fe8c 	bl	8009140 <__swsetup_r>
 8009428:	b170      	cbz	r0, 8009448 <_vfiprintf_r+0x5c>
 800942a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800942c:	07dc      	lsls	r4, r3, #31
 800942e:	d504      	bpl.n	800943a <_vfiprintf_r+0x4e>
 8009430:	f04f 30ff 	mov.w	r0, #4294967295
 8009434:	b01d      	add	sp, #116	@ 0x74
 8009436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800943a:	89ab      	ldrh	r3, [r5, #12]
 800943c:	0598      	lsls	r0, r3, #22
 800943e:	d4f7      	bmi.n	8009430 <_vfiprintf_r+0x44>
 8009440:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009442:	f7ff ff5d 	bl	8009300 <__retarget_lock_release_recursive>
 8009446:	e7f3      	b.n	8009430 <_vfiprintf_r+0x44>
 8009448:	2300      	movs	r3, #0
 800944a:	9309      	str	r3, [sp, #36]	@ 0x24
 800944c:	2320      	movs	r3, #32
 800944e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009452:	f8cd 800c 	str.w	r8, [sp, #12]
 8009456:	2330      	movs	r3, #48	@ 0x30
 8009458:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009608 <_vfiprintf_r+0x21c>
 800945c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009460:	f04f 0901 	mov.w	r9, #1
 8009464:	4623      	mov	r3, r4
 8009466:	469a      	mov	sl, r3
 8009468:	f813 2b01 	ldrb.w	r2, [r3], #1
 800946c:	b10a      	cbz	r2, 8009472 <_vfiprintf_r+0x86>
 800946e:	2a25      	cmp	r2, #37	@ 0x25
 8009470:	d1f9      	bne.n	8009466 <_vfiprintf_r+0x7a>
 8009472:	ebba 0b04 	subs.w	fp, sl, r4
 8009476:	d00b      	beq.n	8009490 <_vfiprintf_r+0xa4>
 8009478:	465b      	mov	r3, fp
 800947a:	4622      	mov	r2, r4
 800947c:	4629      	mov	r1, r5
 800947e:	4630      	mov	r0, r6
 8009480:	f7ff ffa1 	bl	80093c6 <__sfputs_r>
 8009484:	3001      	adds	r0, #1
 8009486:	f000 80a7 	beq.w	80095d8 <_vfiprintf_r+0x1ec>
 800948a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800948c:	445a      	add	r2, fp
 800948e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009490:	f89a 3000 	ldrb.w	r3, [sl]
 8009494:	2b00      	cmp	r3, #0
 8009496:	f000 809f 	beq.w	80095d8 <_vfiprintf_r+0x1ec>
 800949a:	2300      	movs	r3, #0
 800949c:	f04f 32ff 	mov.w	r2, #4294967295
 80094a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094a4:	f10a 0a01 	add.w	sl, sl, #1
 80094a8:	9304      	str	r3, [sp, #16]
 80094aa:	9307      	str	r3, [sp, #28]
 80094ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80094b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80094b2:	4654      	mov	r4, sl
 80094b4:	2205      	movs	r2, #5
 80094b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094ba:	4853      	ldr	r0, [pc, #332]	@ (8009608 <_vfiprintf_r+0x21c>)
 80094bc:	f7f6 fe88 	bl	80001d0 <memchr>
 80094c0:	9a04      	ldr	r2, [sp, #16]
 80094c2:	b9d8      	cbnz	r0, 80094fc <_vfiprintf_r+0x110>
 80094c4:	06d1      	lsls	r1, r2, #27
 80094c6:	bf44      	itt	mi
 80094c8:	2320      	movmi	r3, #32
 80094ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094ce:	0713      	lsls	r3, r2, #28
 80094d0:	bf44      	itt	mi
 80094d2:	232b      	movmi	r3, #43	@ 0x2b
 80094d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094d8:	f89a 3000 	ldrb.w	r3, [sl]
 80094dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80094de:	d015      	beq.n	800950c <_vfiprintf_r+0x120>
 80094e0:	9a07      	ldr	r2, [sp, #28]
 80094e2:	4654      	mov	r4, sl
 80094e4:	2000      	movs	r0, #0
 80094e6:	f04f 0c0a 	mov.w	ip, #10
 80094ea:	4621      	mov	r1, r4
 80094ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094f0:	3b30      	subs	r3, #48	@ 0x30
 80094f2:	2b09      	cmp	r3, #9
 80094f4:	d94b      	bls.n	800958e <_vfiprintf_r+0x1a2>
 80094f6:	b1b0      	cbz	r0, 8009526 <_vfiprintf_r+0x13a>
 80094f8:	9207      	str	r2, [sp, #28]
 80094fa:	e014      	b.n	8009526 <_vfiprintf_r+0x13a>
 80094fc:	eba0 0308 	sub.w	r3, r0, r8
 8009500:	fa09 f303 	lsl.w	r3, r9, r3
 8009504:	4313      	orrs	r3, r2
 8009506:	9304      	str	r3, [sp, #16]
 8009508:	46a2      	mov	sl, r4
 800950a:	e7d2      	b.n	80094b2 <_vfiprintf_r+0xc6>
 800950c:	9b03      	ldr	r3, [sp, #12]
 800950e:	1d19      	adds	r1, r3, #4
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	9103      	str	r1, [sp, #12]
 8009514:	2b00      	cmp	r3, #0
 8009516:	bfbb      	ittet	lt
 8009518:	425b      	neglt	r3, r3
 800951a:	f042 0202 	orrlt.w	r2, r2, #2
 800951e:	9307      	strge	r3, [sp, #28]
 8009520:	9307      	strlt	r3, [sp, #28]
 8009522:	bfb8      	it	lt
 8009524:	9204      	strlt	r2, [sp, #16]
 8009526:	7823      	ldrb	r3, [r4, #0]
 8009528:	2b2e      	cmp	r3, #46	@ 0x2e
 800952a:	d10a      	bne.n	8009542 <_vfiprintf_r+0x156>
 800952c:	7863      	ldrb	r3, [r4, #1]
 800952e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009530:	d132      	bne.n	8009598 <_vfiprintf_r+0x1ac>
 8009532:	9b03      	ldr	r3, [sp, #12]
 8009534:	1d1a      	adds	r2, r3, #4
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	9203      	str	r2, [sp, #12]
 800953a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800953e:	3402      	adds	r4, #2
 8009540:	9305      	str	r3, [sp, #20]
 8009542:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009618 <_vfiprintf_r+0x22c>
 8009546:	7821      	ldrb	r1, [r4, #0]
 8009548:	2203      	movs	r2, #3
 800954a:	4650      	mov	r0, sl
 800954c:	f7f6 fe40 	bl	80001d0 <memchr>
 8009550:	b138      	cbz	r0, 8009562 <_vfiprintf_r+0x176>
 8009552:	9b04      	ldr	r3, [sp, #16]
 8009554:	eba0 000a 	sub.w	r0, r0, sl
 8009558:	2240      	movs	r2, #64	@ 0x40
 800955a:	4082      	lsls	r2, r0
 800955c:	4313      	orrs	r3, r2
 800955e:	3401      	adds	r4, #1
 8009560:	9304      	str	r3, [sp, #16]
 8009562:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009566:	4829      	ldr	r0, [pc, #164]	@ (800960c <_vfiprintf_r+0x220>)
 8009568:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800956c:	2206      	movs	r2, #6
 800956e:	f7f6 fe2f 	bl	80001d0 <memchr>
 8009572:	2800      	cmp	r0, #0
 8009574:	d03f      	beq.n	80095f6 <_vfiprintf_r+0x20a>
 8009576:	4b26      	ldr	r3, [pc, #152]	@ (8009610 <_vfiprintf_r+0x224>)
 8009578:	bb1b      	cbnz	r3, 80095c2 <_vfiprintf_r+0x1d6>
 800957a:	9b03      	ldr	r3, [sp, #12]
 800957c:	3307      	adds	r3, #7
 800957e:	f023 0307 	bic.w	r3, r3, #7
 8009582:	3308      	adds	r3, #8
 8009584:	9303      	str	r3, [sp, #12]
 8009586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009588:	443b      	add	r3, r7
 800958a:	9309      	str	r3, [sp, #36]	@ 0x24
 800958c:	e76a      	b.n	8009464 <_vfiprintf_r+0x78>
 800958e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009592:	460c      	mov	r4, r1
 8009594:	2001      	movs	r0, #1
 8009596:	e7a8      	b.n	80094ea <_vfiprintf_r+0xfe>
 8009598:	2300      	movs	r3, #0
 800959a:	3401      	adds	r4, #1
 800959c:	9305      	str	r3, [sp, #20]
 800959e:	4619      	mov	r1, r3
 80095a0:	f04f 0c0a 	mov.w	ip, #10
 80095a4:	4620      	mov	r0, r4
 80095a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095aa:	3a30      	subs	r2, #48	@ 0x30
 80095ac:	2a09      	cmp	r2, #9
 80095ae:	d903      	bls.n	80095b8 <_vfiprintf_r+0x1cc>
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d0c6      	beq.n	8009542 <_vfiprintf_r+0x156>
 80095b4:	9105      	str	r1, [sp, #20]
 80095b6:	e7c4      	b.n	8009542 <_vfiprintf_r+0x156>
 80095b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80095bc:	4604      	mov	r4, r0
 80095be:	2301      	movs	r3, #1
 80095c0:	e7f0      	b.n	80095a4 <_vfiprintf_r+0x1b8>
 80095c2:	ab03      	add	r3, sp, #12
 80095c4:	9300      	str	r3, [sp, #0]
 80095c6:	462a      	mov	r2, r5
 80095c8:	4b12      	ldr	r3, [pc, #72]	@ (8009614 <_vfiprintf_r+0x228>)
 80095ca:	a904      	add	r1, sp, #16
 80095cc:	4630      	mov	r0, r6
 80095ce:	f3af 8000 	nop.w
 80095d2:	4607      	mov	r7, r0
 80095d4:	1c78      	adds	r0, r7, #1
 80095d6:	d1d6      	bne.n	8009586 <_vfiprintf_r+0x19a>
 80095d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80095da:	07d9      	lsls	r1, r3, #31
 80095dc:	d405      	bmi.n	80095ea <_vfiprintf_r+0x1fe>
 80095de:	89ab      	ldrh	r3, [r5, #12]
 80095e0:	059a      	lsls	r2, r3, #22
 80095e2:	d402      	bmi.n	80095ea <_vfiprintf_r+0x1fe>
 80095e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095e6:	f7ff fe8b 	bl	8009300 <__retarget_lock_release_recursive>
 80095ea:	89ab      	ldrh	r3, [r5, #12]
 80095ec:	065b      	lsls	r3, r3, #25
 80095ee:	f53f af1f 	bmi.w	8009430 <_vfiprintf_r+0x44>
 80095f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80095f4:	e71e      	b.n	8009434 <_vfiprintf_r+0x48>
 80095f6:	ab03      	add	r3, sp, #12
 80095f8:	9300      	str	r3, [sp, #0]
 80095fa:	462a      	mov	r2, r5
 80095fc:	4b05      	ldr	r3, [pc, #20]	@ (8009614 <_vfiprintf_r+0x228>)
 80095fe:	a904      	add	r1, sp, #16
 8009600:	4630      	mov	r0, r6
 8009602:	f000 f879 	bl	80096f8 <_printf_i>
 8009606:	e7e4      	b.n	80095d2 <_vfiprintf_r+0x1e6>
 8009608:	0800a310 	.word	0x0800a310
 800960c:	0800a31a 	.word	0x0800a31a
 8009610:	00000000 	.word	0x00000000
 8009614:	080093c7 	.word	0x080093c7
 8009618:	0800a316 	.word	0x0800a316

0800961c <_printf_common>:
 800961c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009620:	4616      	mov	r6, r2
 8009622:	4698      	mov	r8, r3
 8009624:	688a      	ldr	r2, [r1, #8]
 8009626:	690b      	ldr	r3, [r1, #16]
 8009628:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800962c:	4293      	cmp	r3, r2
 800962e:	bfb8      	it	lt
 8009630:	4613      	movlt	r3, r2
 8009632:	6033      	str	r3, [r6, #0]
 8009634:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009638:	4607      	mov	r7, r0
 800963a:	460c      	mov	r4, r1
 800963c:	b10a      	cbz	r2, 8009642 <_printf_common+0x26>
 800963e:	3301      	adds	r3, #1
 8009640:	6033      	str	r3, [r6, #0]
 8009642:	6823      	ldr	r3, [r4, #0]
 8009644:	0699      	lsls	r1, r3, #26
 8009646:	bf42      	ittt	mi
 8009648:	6833      	ldrmi	r3, [r6, #0]
 800964a:	3302      	addmi	r3, #2
 800964c:	6033      	strmi	r3, [r6, #0]
 800964e:	6825      	ldr	r5, [r4, #0]
 8009650:	f015 0506 	ands.w	r5, r5, #6
 8009654:	d106      	bne.n	8009664 <_printf_common+0x48>
 8009656:	f104 0a19 	add.w	sl, r4, #25
 800965a:	68e3      	ldr	r3, [r4, #12]
 800965c:	6832      	ldr	r2, [r6, #0]
 800965e:	1a9b      	subs	r3, r3, r2
 8009660:	42ab      	cmp	r3, r5
 8009662:	dc26      	bgt.n	80096b2 <_printf_common+0x96>
 8009664:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009668:	6822      	ldr	r2, [r4, #0]
 800966a:	3b00      	subs	r3, #0
 800966c:	bf18      	it	ne
 800966e:	2301      	movne	r3, #1
 8009670:	0692      	lsls	r2, r2, #26
 8009672:	d42b      	bmi.n	80096cc <_printf_common+0xb0>
 8009674:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009678:	4641      	mov	r1, r8
 800967a:	4638      	mov	r0, r7
 800967c:	47c8      	blx	r9
 800967e:	3001      	adds	r0, #1
 8009680:	d01e      	beq.n	80096c0 <_printf_common+0xa4>
 8009682:	6823      	ldr	r3, [r4, #0]
 8009684:	6922      	ldr	r2, [r4, #16]
 8009686:	f003 0306 	and.w	r3, r3, #6
 800968a:	2b04      	cmp	r3, #4
 800968c:	bf02      	ittt	eq
 800968e:	68e5      	ldreq	r5, [r4, #12]
 8009690:	6833      	ldreq	r3, [r6, #0]
 8009692:	1aed      	subeq	r5, r5, r3
 8009694:	68a3      	ldr	r3, [r4, #8]
 8009696:	bf0c      	ite	eq
 8009698:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800969c:	2500      	movne	r5, #0
 800969e:	4293      	cmp	r3, r2
 80096a0:	bfc4      	itt	gt
 80096a2:	1a9b      	subgt	r3, r3, r2
 80096a4:	18ed      	addgt	r5, r5, r3
 80096a6:	2600      	movs	r6, #0
 80096a8:	341a      	adds	r4, #26
 80096aa:	42b5      	cmp	r5, r6
 80096ac:	d11a      	bne.n	80096e4 <_printf_common+0xc8>
 80096ae:	2000      	movs	r0, #0
 80096b0:	e008      	b.n	80096c4 <_printf_common+0xa8>
 80096b2:	2301      	movs	r3, #1
 80096b4:	4652      	mov	r2, sl
 80096b6:	4641      	mov	r1, r8
 80096b8:	4638      	mov	r0, r7
 80096ba:	47c8      	blx	r9
 80096bc:	3001      	adds	r0, #1
 80096be:	d103      	bne.n	80096c8 <_printf_common+0xac>
 80096c0:	f04f 30ff 	mov.w	r0, #4294967295
 80096c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096c8:	3501      	adds	r5, #1
 80096ca:	e7c6      	b.n	800965a <_printf_common+0x3e>
 80096cc:	18e1      	adds	r1, r4, r3
 80096ce:	1c5a      	adds	r2, r3, #1
 80096d0:	2030      	movs	r0, #48	@ 0x30
 80096d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80096d6:	4422      	add	r2, r4
 80096d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80096dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80096e0:	3302      	adds	r3, #2
 80096e2:	e7c7      	b.n	8009674 <_printf_common+0x58>
 80096e4:	2301      	movs	r3, #1
 80096e6:	4622      	mov	r2, r4
 80096e8:	4641      	mov	r1, r8
 80096ea:	4638      	mov	r0, r7
 80096ec:	47c8      	blx	r9
 80096ee:	3001      	adds	r0, #1
 80096f0:	d0e6      	beq.n	80096c0 <_printf_common+0xa4>
 80096f2:	3601      	adds	r6, #1
 80096f4:	e7d9      	b.n	80096aa <_printf_common+0x8e>
	...

080096f8 <_printf_i>:
 80096f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80096fc:	7e0f      	ldrb	r7, [r1, #24]
 80096fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009700:	2f78      	cmp	r7, #120	@ 0x78
 8009702:	4691      	mov	r9, r2
 8009704:	4680      	mov	r8, r0
 8009706:	460c      	mov	r4, r1
 8009708:	469a      	mov	sl, r3
 800970a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800970e:	d807      	bhi.n	8009720 <_printf_i+0x28>
 8009710:	2f62      	cmp	r7, #98	@ 0x62
 8009712:	d80a      	bhi.n	800972a <_printf_i+0x32>
 8009714:	2f00      	cmp	r7, #0
 8009716:	f000 80d1 	beq.w	80098bc <_printf_i+0x1c4>
 800971a:	2f58      	cmp	r7, #88	@ 0x58
 800971c:	f000 80b8 	beq.w	8009890 <_printf_i+0x198>
 8009720:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009724:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009728:	e03a      	b.n	80097a0 <_printf_i+0xa8>
 800972a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800972e:	2b15      	cmp	r3, #21
 8009730:	d8f6      	bhi.n	8009720 <_printf_i+0x28>
 8009732:	a101      	add	r1, pc, #4	@ (adr r1, 8009738 <_printf_i+0x40>)
 8009734:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009738:	08009791 	.word	0x08009791
 800973c:	080097a5 	.word	0x080097a5
 8009740:	08009721 	.word	0x08009721
 8009744:	08009721 	.word	0x08009721
 8009748:	08009721 	.word	0x08009721
 800974c:	08009721 	.word	0x08009721
 8009750:	080097a5 	.word	0x080097a5
 8009754:	08009721 	.word	0x08009721
 8009758:	08009721 	.word	0x08009721
 800975c:	08009721 	.word	0x08009721
 8009760:	08009721 	.word	0x08009721
 8009764:	080098a3 	.word	0x080098a3
 8009768:	080097cf 	.word	0x080097cf
 800976c:	0800985d 	.word	0x0800985d
 8009770:	08009721 	.word	0x08009721
 8009774:	08009721 	.word	0x08009721
 8009778:	080098c5 	.word	0x080098c5
 800977c:	08009721 	.word	0x08009721
 8009780:	080097cf 	.word	0x080097cf
 8009784:	08009721 	.word	0x08009721
 8009788:	08009721 	.word	0x08009721
 800978c:	08009865 	.word	0x08009865
 8009790:	6833      	ldr	r3, [r6, #0]
 8009792:	1d1a      	adds	r2, r3, #4
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	6032      	str	r2, [r6, #0]
 8009798:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800979c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80097a0:	2301      	movs	r3, #1
 80097a2:	e09c      	b.n	80098de <_printf_i+0x1e6>
 80097a4:	6833      	ldr	r3, [r6, #0]
 80097a6:	6820      	ldr	r0, [r4, #0]
 80097a8:	1d19      	adds	r1, r3, #4
 80097aa:	6031      	str	r1, [r6, #0]
 80097ac:	0606      	lsls	r6, r0, #24
 80097ae:	d501      	bpl.n	80097b4 <_printf_i+0xbc>
 80097b0:	681d      	ldr	r5, [r3, #0]
 80097b2:	e003      	b.n	80097bc <_printf_i+0xc4>
 80097b4:	0645      	lsls	r5, r0, #25
 80097b6:	d5fb      	bpl.n	80097b0 <_printf_i+0xb8>
 80097b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80097bc:	2d00      	cmp	r5, #0
 80097be:	da03      	bge.n	80097c8 <_printf_i+0xd0>
 80097c0:	232d      	movs	r3, #45	@ 0x2d
 80097c2:	426d      	negs	r5, r5
 80097c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097c8:	4858      	ldr	r0, [pc, #352]	@ (800992c <_printf_i+0x234>)
 80097ca:	230a      	movs	r3, #10
 80097cc:	e011      	b.n	80097f2 <_printf_i+0xfa>
 80097ce:	6821      	ldr	r1, [r4, #0]
 80097d0:	6833      	ldr	r3, [r6, #0]
 80097d2:	0608      	lsls	r0, r1, #24
 80097d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80097d8:	d402      	bmi.n	80097e0 <_printf_i+0xe8>
 80097da:	0649      	lsls	r1, r1, #25
 80097dc:	bf48      	it	mi
 80097de:	b2ad      	uxthmi	r5, r5
 80097e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80097e2:	4852      	ldr	r0, [pc, #328]	@ (800992c <_printf_i+0x234>)
 80097e4:	6033      	str	r3, [r6, #0]
 80097e6:	bf14      	ite	ne
 80097e8:	230a      	movne	r3, #10
 80097ea:	2308      	moveq	r3, #8
 80097ec:	2100      	movs	r1, #0
 80097ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80097f2:	6866      	ldr	r6, [r4, #4]
 80097f4:	60a6      	str	r6, [r4, #8]
 80097f6:	2e00      	cmp	r6, #0
 80097f8:	db05      	blt.n	8009806 <_printf_i+0x10e>
 80097fa:	6821      	ldr	r1, [r4, #0]
 80097fc:	432e      	orrs	r6, r5
 80097fe:	f021 0104 	bic.w	r1, r1, #4
 8009802:	6021      	str	r1, [r4, #0]
 8009804:	d04b      	beq.n	800989e <_printf_i+0x1a6>
 8009806:	4616      	mov	r6, r2
 8009808:	fbb5 f1f3 	udiv	r1, r5, r3
 800980c:	fb03 5711 	mls	r7, r3, r1, r5
 8009810:	5dc7      	ldrb	r7, [r0, r7]
 8009812:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009816:	462f      	mov	r7, r5
 8009818:	42bb      	cmp	r3, r7
 800981a:	460d      	mov	r5, r1
 800981c:	d9f4      	bls.n	8009808 <_printf_i+0x110>
 800981e:	2b08      	cmp	r3, #8
 8009820:	d10b      	bne.n	800983a <_printf_i+0x142>
 8009822:	6823      	ldr	r3, [r4, #0]
 8009824:	07df      	lsls	r7, r3, #31
 8009826:	d508      	bpl.n	800983a <_printf_i+0x142>
 8009828:	6923      	ldr	r3, [r4, #16]
 800982a:	6861      	ldr	r1, [r4, #4]
 800982c:	4299      	cmp	r1, r3
 800982e:	bfde      	ittt	le
 8009830:	2330      	movle	r3, #48	@ 0x30
 8009832:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009836:	f106 36ff 	addle.w	r6, r6, #4294967295
 800983a:	1b92      	subs	r2, r2, r6
 800983c:	6122      	str	r2, [r4, #16]
 800983e:	f8cd a000 	str.w	sl, [sp]
 8009842:	464b      	mov	r3, r9
 8009844:	aa03      	add	r2, sp, #12
 8009846:	4621      	mov	r1, r4
 8009848:	4640      	mov	r0, r8
 800984a:	f7ff fee7 	bl	800961c <_printf_common>
 800984e:	3001      	adds	r0, #1
 8009850:	d14a      	bne.n	80098e8 <_printf_i+0x1f0>
 8009852:	f04f 30ff 	mov.w	r0, #4294967295
 8009856:	b004      	add	sp, #16
 8009858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800985c:	6823      	ldr	r3, [r4, #0]
 800985e:	f043 0320 	orr.w	r3, r3, #32
 8009862:	6023      	str	r3, [r4, #0]
 8009864:	4832      	ldr	r0, [pc, #200]	@ (8009930 <_printf_i+0x238>)
 8009866:	2778      	movs	r7, #120	@ 0x78
 8009868:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800986c:	6823      	ldr	r3, [r4, #0]
 800986e:	6831      	ldr	r1, [r6, #0]
 8009870:	061f      	lsls	r7, r3, #24
 8009872:	f851 5b04 	ldr.w	r5, [r1], #4
 8009876:	d402      	bmi.n	800987e <_printf_i+0x186>
 8009878:	065f      	lsls	r7, r3, #25
 800987a:	bf48      	it	mi
 800987c:	b2ad      	uxthmi	r5, r5
 800987e:	6031      	str	r1, [r6, #0]
 8009880:	07d9      	lsls	r1, r3, #31
 8009882:	bf44      	itt	mi
 8009884:	f043 0320 	orrmi.w	r3, r3, #32
 8009888:	6023      	strmi	r3, [r4, #0]
 800988a:	b11d      	cbz	r5, 8009894 <_printf_i+0x19c>
 800988c:	2310      	movs	r3, #16
 800988e:	e7ad      	b.n	80097ec <_printf_i+0xf4>
 8009890:	4826      	ldr	r0, [pc, #152]	@ (800992c <_printf_i+0x234>)
 8009892:	e7e9      	b.n	8009868 <_printf_i+0x170>
 8009894:	6823      	ldr	r3, [r4, #0]
 8009896:	f023 0320 	bic.w	r3, r3, #32
 800989a:	6023      	str	r3, [r4, #0]
 800989c:	e7f6      	b.n	800988c <_printf_i+0x194>
 800989e:	4616      	mov	r6, r2
 80098a0:	e7bd      	b.n	800981e <_printf_i+0x126>
 80098a2:	6833      	ldr	r3, [r6, #0]
 80098a4:	6825      	ldr	r5, [r4, #0]
 80098a6:	6961      	ldr	r1, [r4, #20]
 80098a8:	1d18      	adds	r0, r3, #4
 80098aa:	6030      	str	r0, [r6, #0]
 80098ac:	062e      	lsls	r6, r5, #24
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	d501      	bpl.n	80098b6 <_printf_i+0x1be>
 80098b2:	6019      	str	r1, [r3, #0]
 80098b4:	e002      	b.n	80098bc <_printf_i+0x1c4>
 80098b6:	0668      	lsls	r0, r5, #25
 80098b8:	d5fb      	bpl.n	80098b2 <_printf_i+0x1ba>
 80098ba:	8019      	strh	r1, [r3, #0]
 80098bc:	2300      	movs	r3, #0
 80098be:	6123      	str	r3, [r4, #16]
 80098c0:	4616      	mov	r6, r2
 80098c2:	e7bc      	b.n	800983e <_printf_i+0x146>
 80098c4:	6833      	ldr	r3, [r6, #0]
 80098c6:	1d1a      	adds	r2, r3, #4
 80098c8:	6032      	str	r2, [r6, #0]
 80098ca:	681e      	ldr	r6, [r3, #0]
 80098cc:	6862      	ldr	r2, [r4, #4]
 80098ce:	2100      	movs	r1, #0
 80098d0:	4630      	mov	r0, r6
 80098d2:	f7f6 fc7d 	bl	80001d0 <memchr>
 80098d6:	b108      	cbz	r0, 80098dc <_printf_i+0x1e4>
 80098d8:	1b80      	subs	r0, r0, r6
 80098da:	6060      	str	r0, [r4, #4]
 80098dc:	6863      	ldr	r3, [r4, #4]
 80098de:	6123      	str	r3, [r4, #16]
 80098e0:	2300      	movs	r3, #0
 80098e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80098e6:	e7aa      	b.n	800983e <_printf_i+0x146>
 80098e8:	6923      	ldr	r3, [r4, #16]
 80098ea:	4632      	mov	r2, r6
 80098ec:	4649      	mov	r1, r9
 80098ee:	4640      	mov	r0, r8
 80098f0:	47d0      	blx	sl
 80098f2:	3001      	adds	r0, #1
 80098f4:	d0ad      	beq.n	8009852 <_printf_i+0x15a>
 80098f6:	6823      	ldr	r3, [r4, #0]
 80098f8:	079b      	lsls	r3, r3, #30
 80098fa:	d413      	bmi.n	8009924 <_printf_i+0x22c>
 80098fc:	68e0      	ldr	r0, [r4, #12]
 80098fe:	9b03      	ldr	r3, [sp, #12]
 8009900:	4298      	cmp	r0, r3
 8009902:	bfb8      	it	lt
 8009904:	4618      	movlt	r0, r3
 8009906:	e7a6      	b.n	8009856 <_printf_i+0x15e>
 8009908:	2301      	movs	r3, #1
 800990a:	4632      	mov	r2, r6
 800990c:	4649      	mov	r1, r9
 800990e:	4640      	mov	r0, r8
 8009910:	47d0      	blx	sl
 8009912:	3001      	adds	r0, #1
 8009914:	d09d      	beq.n	8009852 <_printf_i+0x15a>
 8009916:	3501      	adds	r5, #1
 8009918:	68e3      	ldr	r3, [r4, #12]
 800991a:	9903      	ldr	r1, [sp, #12]
 800991c:	1a5b      	subs	r3, r3, r1
 800991e:	42ab      	cmp	r3, r5
 8009920:	dcf2      	bgt.n	8009908 <_printf_i+0x210>
 8009922:	e7eb      	b.n	80098fc <_printf_i+0x204>
 8009924:	2500      	movs	r5, #0
 8009926:	f104 0619 	add.w	r6, r4, #25
 800992a:	e7f5      	b.n	8009918 <_printf_i+0x220>
 800992c:	0800a321 	.word	0x0800a321
 8009930:	0800a332 	.word	0x0800a332

08009934 <__sflush_r>:
 8009934:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800993c:	0716      	lsls	r6, r2, #28
 800993e:	4605      	mov	r5, r0
 8009940:	460c      	mov	r4, r1
 8009942:	d454      	bmi.n	80099ee <__sflush_r+0xba>
 8009944:	684b      	ldr	r3, [r1, #4]
 8009946:	2b00      	cmp	r3, #0
 8009948:	dc02      	bgt.n	8009950 <__sflush_r+0x1c>
 800994a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800994c:	2b00      	cmp	r3, #0
 800994e:	dd48      	ble.n	80099e2 <__sflush_r+0xae>
 8009950:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009952:	2e00      	cmp	r6, #0
 8009954:	d045      	beq.n	80099e2 <__sflush_r+0xae>
 8009956:	2300      	movs	r3, #0
 8009958:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800995c:	682f      	ldr	r7, [r5, #0]
 800995e:	6a21      	ldr	r1, [r4, #32]
 8009960:	602b      	str	r3, [r5, #0]
 8009962:	d030      	beq.n	80099c6 <__sflush_r+0x92>
 8009964:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009966:	89a3      	ldrh	r3, [r4, #12]
 8009968:	0759      	lsls	r1, r3, #29
 800996a:	d505      	bpl.n	8009978 <__sflush_r+0x44>
 800996c:	6863      	ldr	r3, [r4, #4]
 800996e:	1ad2      	subs	r2, r2, r3
 8009970:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009972:	b10b      	cbz	r3, 8009978 <__sflush_r+0x44>
 8009974:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009976:	1ad2      	subs	r2, r2, r3
 8009978:	2300      	movs	r3, #0
 800997a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800997c:	6a21      	ldr	r1, [r4, #32]
 800997e:	4628      	mov	r0, r5
 8009980:	47b0      	blx	r6
 8009982:	1c43      	adds	r3, r0, #1
 8009984:	89a3      	ldrh	r3, [r4, #12]
 8009986:	d106      	bne.n	8009996 <__sflush_r+0x62>
 8009988:	6829      	ldr	r1, [r5, #0]
 800998a:	291d      	cmp	r1, #29
 800998c:	d82b      	bhi.n	80099e6 <__sflush_r+0xb2>
 800998e:	4a2a      	ldr	r2, [pc, #168]	@ (8009a38 <__sflush_r+0x104>)
 8009990:	40ca      	lsrs	r2, r1
 8009992:	07d6      	lsls	r6, r2, #31
 8009994:	d527      	bpl.n	80099e6 <__sflush_r+0xb2>
 8009996:	2200      	movs	r2, #0
 8009998:	6062      	str	r2, [r4, #4]
 800999a:	04d9      	lsls	r1, r3, #19
 800999c:	6922      	ldr	r2, [r4, #16]
 800999e:	6022      	str	r2, [r4, #0]
 80099a0:	d504      	bpl.n	80099ac <__sflush_r+0x78>
 80099a2:	1c42      	adds	r2, r0, #1
 80099a4:	d101      	bne.n	80099aa <__sflush_r+0x76>
 80099a6:	682b      	ldr	r3, [r5, #0]
 80099a8:	b903      	cbnz	r3, 80099ac <__sflush_r+0x78>
 80099aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80099ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80099ae:	602f      	str	r7, [r5, #0]
 80099b0:	b1b9      	cbz	r1, 80099e2 <__sflush_r+0xae>
 80099b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80099b6:	4299      	cmp	r1, r3
 80099b8:	d002      	beq.n	80099c0 <__sflush_r+0x8c>
 80099ba:	4628      	mov	r0, r5
 80099bc:	f7ff fca2 	bl	8009304 <_free_r>
 80099c0:	2300      	movs	r3, #0
 80099c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80099c4:	e00d      	b.n	80099e2 <__sflush_r+0xae>
 80099c6:	2301      	movs	r3, #1
 80099c8:	4628      	mov	r0, r5
 80099ca:	47b0      	blx	r6
 80099cc:	4602      	mov	r2, r0
 80099ce:	1c50      	adds	r0, r2, #1
 80099d0:	d1c9      	bne.n	8009966 <__sflush_r+0x32>
 80099d2:	682b      	ldr	r3, [r5, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d0c6      	beq.n	8009966 <__sflush_r+0x32>
 80099d8:	2b1d      	cmp	r3, #29
 80099da:	d001      	beq.n	80099e0 <__sflush_r+0xac>
 80099dc:	2b16      	cmp	r3, #22
 80099de:	d11e      	bne.n	8009a1e <__sflush_r+0xea>
 80099e0:	602f      	str	r7, [r5, #0]
 80099e2:	2000      	movs	r0, #0
 80099e4:	e022      	b.n	8009a2c <__sflush_r+0xf8>
 80099e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099ea:	b21b      	sxth	r3, r3
 80099ec:	e01b      	b.n	8009a26 <__sflush_r+0xf2>
 80099ee:	690f      	ldr	r7, [r1, #16]
 80099f0:	2f00      	cmp	r7, #0
 80099f2:	d0f6      	beq.n	80099e2 <__sflush_r+0xae>
 80099f4:	0793      	lsls	r3, r2, #30
 80099f6:	680e      	ldr	r6, [r1, #0]
 80099f8:	bf08      	it	eq
 80099fa:	694b      	ldreq	r3, [r1, #20]
 80099fc:	600f      	str	r7, [r1, #0]
 80099fe:	bf18      	it	ne
 8009a00:	2300      	movne	r3, #0
 8009a02:	eba6 0807 	sub.w	r8, r6, r7
 8009a06:	608b      	str	r3, [r1, #8]
 8009a08:	f1b8 0f00 	cmp.w	r8, #0
 8009a0c:	dde9      	ble.n	80099e2 <__sflush_r+0xae>
 8009a0e:	6a21      	ldr	r1, [r4, #32]
 8009a10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009a12:	4643      	mov	r3, r8
 8009a14:	463a      	mov	r2, r7
 8009a16:	4628      	mov	r0, r5
 8009a18:	47b0      	blx	r6
 8009a1a:	2800      	cmp	r0, #0
 8009a1c:	dc08      	bgt.n	8009a30 <__sflush_r+0xfc>
 8009a1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a26:	81a3      	strh	r3, [r4, #12]
 8009a28:	f04f 30ff 	mov.w	r0, #4294967295
 8009a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a30:	4407      	add	r7, r0
 8009a32:	eba8 0800 	sub.w	r8, r8, r0
 8009a36:	e7e7      	b.n	8009a08 <__sflush_r+0xd4>
 8009a38:	20400001 	.word	0x20400001

08009a3c <_fflush_r>:
 8009a3c:	b538      	push	{r3, r4, r5, lr}
 8009a3e:	690b      	ldr	r3, [r1, #16]
 8009a40:	4605      	mov	r5, r0
 8009a42:	460c      	mov	r4, r1
 8009a44:	b913      	cbnz	r3, 8009a4c <_fflush_r+0x10>
 8009a46:	2500      	movs	r5, #0
 8009a48:	4628      	mov	r0, r5
 8009a4a:	bd38      	pop	{r3, r4, r5, pc}
 8009a4c:	b118      	cbz	r0, 8009a56 <_fflush_r+0x1a>
 8009a4e:	6a03      	ldr	r3, [r0, #32]
 8009a50:	b90b      	cbnz	r3, 8009a56 <_fflush_r+0x1a>
 8009a52:	f7ff fa4d 	bl	8008ef0 <__sinit>
 8009a56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d0f3      	beq.n	8009a46 <_fflush_r+0xa>
 8009a5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009a60:	07d0      	lsls	r0, r2, #31
 8009a62:	d404      	bmi.n	8009a6e <_fflush_r+0x32>
 8009a64:	0599      	lsls	r1, r3, #22
 8009a66:	d402      	bmi.n	8009a6e <_fflush_r+0x32>
 8009a68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a6a:	f7ff fc48 	bl	80092fe <__retarget_lock_acquire_recursive>
 8009a6e:	4628      	mov	r0, r5
 8009a70:	4621      	mov	r1, r4
 8009a72:	f7ff ff5f 	bl	8009934 <__sflush_r>
 8009a76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a78:	07da      	lsls	r2, r3, #31
 8009a7a:	4605      	mov	r5, r0
 8009a7c:	d4e4      	bmi.n	8009a48 <_fflush_r+0xc>
 8009a7e:	89a3      	ldrh	r3, [r4, #12]
 8009a80:	059b      	lsls	r3, r3, #22
 8009a82:	d4e1      	bmi.n	8009a48 <_fflush_r+0xc>
 8009a84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a86:	f7ff fc3b 	bl	8009300 <__retarget_lock_release_recursive>
 8009a8a:	e7dd      	b.n	8009a48 <_fflush_r+0xc>

08009a8c <__swhatbuf_r>:
 8009a8c:	b570      	push	{r4, r5, r6, lr}
 8009a8e:	460c      	mov	r4, r1
 8009a90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a94:	2900      	cmp	r1, #0
 8009a96:	b096      	sub	sp, #88	@ 0x58
 8009a98:	4615      	mov	r5, r2
 8009a9a:	461e      	mov	r6, r3
 8009a9c:	da0d      	bge.n	8009aba <__swhatbuf_r+0x2e>
 8009a9e:	89a3      	ldrh	r3, [r4, #12]
 8009aa0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009aa4:	f04f 0100 	mov.w	r1, #0
 8009aa8:	bf14      	ite	ne
 8009aaa:	2340      	movne	r3, #64	@ 0x40
 8009aac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009ab0:	2000      	movs	r0, #0
 8009ab2:	6031      	str	r1, [r6, #0]
 8009ab4:	602b      	str	r3, [r5, #0]
 8009ab6:	b016      	add	sp, #88	@ 0x58
 8009ab8:	bd70      	pop	{r4, r5, r6, pc}
 8009aba:	466a      	mov	r2, sp
 8009abc:	f000 f848 	bl	8009b50 <_fstat_r>
 8009ac0:	2800      	cmp	r0, #0
 8009ac2:	dbec      	blt.n	8009a9e <__swhatbuf_r+0x12>
 8009ac4:	9901      	ldr	r1, [sp, #4]
 8009ac6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009aca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009ace:	4259      	negs	r1, r3
 8009ad0:	4159      	adcs	r1, r3
 8009ad2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ad6:	e7eb      	b.n	8009ab0 <__swhatbuf_r+0x24>

08009ad8 <__smakebuf_r>:
 8009ad8:	898b      	ldrh	r3, [r1, #12]
 8009ada:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009adc:	079d      	lsls	r5, r3, #30
 8009ade:	4606      	mov	r6, r0
 8009ae0:	460c      	mov	r4, r1
 8009ae2:	d507      	bpl.n	8009af4 <__smakebuf_r+0x1c>
 8009ae4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009ae8:	6023      	str	r3, [r4, #0]
 8009aea:	6123      	str	r3, [r4, #16]
 8009aec:	2301      	movs	r3, #1
 8009aee:	6163      	str	r3, [r4, #20]
 8009af0:	b003      	add	sp, #12
 8009af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009af4:	ab01      	add	r3, sp, #4
 8009af6:	466a      	mov	r2, sp
 8009af8:	f7ff ffc8 	bl	8009a8c <__swhatbuf_r>
 8009afc:	9f00      	ldr	r7, [sp, #0]
 8009afe:	4605      	mov	r5, r0
 8009b00:	4639      	mov	r1, r7
 8009b02:	4630      	mov	r0, r6
 8009b04:	f7ff f8dc 	bl	8008cc0 <_malloc_r>
 8009b08:	b948      	cbnz	r0, 8009b1e <__smakebuf_r+0x46>
 8009b0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b0e:	059a      	lsls	r2, r3, #22
 8009b10:	d4ee      	bmi.n	8009af0 <__smakebuf_r+0x18>
 8009b12:	f023 0303 	bic.w	r3, r3, #3
 8009b16:	f043 0302 	orr.w	r3, r3, #2
 8009b1a:	81a3      	strh	r3, [r4, #12]
 8009b1c:	e7e2      	b.n	8009ae4 <__smakebuf_r+0xc>
 8009b1e:	89a3      	ldrh	r3, [r4, #12]
 8009b20:	6020      	str	r0, [r4, #0]
 8009b22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b26:	81a3      	strh	r3, [r4, #12]
 8009b28:	9b01      	ldr	r3, [sp, #4]
 8009b2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009b2e:	b15b      	cbz	r3, 8009b48 <__smakebuf_r+0x70>
 8009b30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b34:	4630      	mov	r0, r6
 8009b36:	f000 f81d 	bl	8009b74 <_isatty_r>
 8009b3a:	b128      	cbz	r0, 8009b48 <__smakebuf_r+0x70>
 8009b3c:	89a3      	ldrh	r3, [r4, #12]
 8009b3e:	f023 0303 	bic.w	r3, r3, #3
 8009b42:	f043 0301 	orr.w	r3, r3, #1
 8009b46:	81a3      	strh	r3, [r4, #12]
 8009b48:	89a3      	ldrh	r3, [r4, #12]
 8009b4a:	431d      	orrs	r5, r3
 8009b4c:	81a5      	strh	r5, [r4, #12]
 8009b4e:	e7cf      	b.n	8009af0 <__smakebuf_r+0x18>

08009b50 <_fstat_r>:
 8009b50:	b538      	push	{r3, r4, r5, lr}
 8009b52:	4d07      	ldr	r5, [pc, #28]	@ (8009b70 <_fstat_r+0x20>)
 8009b54:	2300      	movs	r3, #0
 8009b56:	4604      	mov	r4, r0
 8009b58:	4608      	mov	r0, r1
 8009b5a:	4611      	mov	r1, r2
 8009b5c:	602b      	str	r3, [r5, #0]
 8009b5e:	f7f7 fede 	bl	800191e <_fstat>
 8009b62:	1c43      	adds	r3, r0, #1
 8009b64:	d102      	bne.n	8009b6c <_fstat_r+0x1c>
 8009b66:	682b      	ldr	r3, [r5, #0]
 8009b68:	b103      	cbz	r3, 8009b6c <_fstat_r+0x1c>
 8009b6a:	6023      	str	r3, [r4, #0]
 8009b6c:	bd38      	pop	{r3, r4, r5, pc}
 8009b6e:	bf00      	nop
 8009b70:	20000b40 	.word	0x20000b40

08009b74 <_isatty_r>:
 8009b74:	b538      	push	{r3, r4, r5, lr}
 8009b76:	4d06      	ldr	r5, [pc, #24]	@ (8009b90 <_isatty_r+0x1c>)
 8009b78:	2300      	movs	r3, #0
 8009b7a:	4604      	mov	r4, r0
 8009b7c:	4608      	mov	r0, r1
 8009b7e:	602b      	str	r3, [r5, #0]
 8009b80:	f7f7 fedd 	bl	800193e <_isatty>
 8009b84:	1c43      	adds	r3, r0, #1
 8009b86:	d102      	bne.n	8009b8e <_isatty_r+0x1a>
 8009b88:	682b      	ldr	r3, [r5, #0]
 8009b8a:	b103      	cbz	r3, 8009b8e <_isatty_r+0x1a>
 8009b8c:	6023      	str	r3, [r4, #0]
 8009b8e:	bd38      	pop	{r3, r4, r5, pc}
 8009b90:	20000b40 	.word	0x20000b40

08009b94 <_init>:
 8009b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b96:	bf00      	nop
 8009b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b9a:	bc08      	pop	{r3}
 8009b9c:	469e      	mov	lr, r3
 8009b9e:	4770      	bx	lr

08009ba0 <_fini>:
 8009ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ba2:	bf00      	nop
 8009ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ba6:	bc08      	pop	{r3}
 8009ba8:	469e      	mov	lr, r3
 8009baa:	4770      	bx	lr
