vendor_name = ModelSim
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.mif
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG8/REG8.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG0/REG0.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PC/PC.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX2E/MUX2E.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/COMP/COMP.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ADD1/ADD1.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/testebomgeralzão.vwf
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/teste_cu.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/output_files/Chain7.cdf
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/CTL2000.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf
source_file = 1, prgdata.mif
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_gra1.tdf
design_name = CTL2000
instance = comp, \datapath|ula|Add0~15 , datapath|ula|Add0~15, CTL2000, 1
instance = comp, \datapath|ula|Add0~18 , datapath|ula|Add0~18, CTL2000, 1
instance = comp, \datapath|ula|Add0~21 , datapath|ula|Add0~21, CTL2000, 1
instance = comp, \datapath|ula|Add0~24 , datapath|ula|Add0~24, CTL2000, 1
instance = comp, \datapath|RIN|data_out[0] , datapath|RIN|data_out[0], CTL2000, 1
instance = comp, \datapath|RIN|data_out[2] , datapath|RIN|data_out[2], CTL2000, 1
instance = comp, \datapath|RIN|data_out[4] , datapath|RIN|data_out[4], CTL2000, 1
instance = comp, \datapath|RIN|data_out[6] , datapath|RIN|data_out[6], CTL2000, 1
instance = comp, \control|pstate.exe_cjmp , control|pstate.exe_cjmp, CTL2000, 1
instance = comp, \datapath|R3|data_out[0] , datapath|R3|data_out[0], CTL2000, 1
instance = comp, \datapath|R3|data_out[1] , datapath|R3|data_out[1], CTL2000, 1
instance = comp, \datapath|R3|data_out[2] , datapath|R3|data_out[2], CTL2000, 1
instance = comp, \datapath|R3|data_out[3] , datapath|R3|data_out[3], CTL2000, 1
instance = comp, \datapath|R3|data_out[4] , datapath|R3|data_out[4], CTL2000, 1
instance = comp, \datapath|R3|data_out[5] , datapath|R3|data_out[5], CTL2000, 1
instance = comp, \datapath|R3|data_out[6] , datapath|R3|data_out[6], CTL2000, 1
instance = comp, \datapath|R3|data_out[7] , datapath|R3|data_out[7], CTL2000, 1
instance = comp, \datapath|compa|Equal0~1 , datapath|compa|Equal0~1, CTL2000, 1
instance = comp, \datapath|compa|Equal0~4 , datapath|compa|Equal0~4, CTL2000, 1
instance = comp, \control|pstate.exe_iand , control|pstate.exe_iand, CTL2000, 1
instance = comp, \control|pstate.exe_add , control|pstate.exe_add, CTL2000, 1
instance = comp, \control|pstate.exe_subi , control|pstate.exe_subi, CTL2000, 1
instance = comp, \control|Selector32~0 , control|Selector32~0, CTL2000, 1
instance = comp, \control|Selector32~1 , control|Selector32~1, CTL2000, 1
instance = comp, \control|Selector32~2 , control|Selector32~2, CTL2000, 1
instance = comp, \control|Selector0~1 , control|Selector0~1, CTL2000, 1
instance = comp, \datapath|ula|ShiftLeft0~0 , datapath|ula|ShiftLeft0~0, CTL2000, 1
instance = comp, \datapath|ula|Add0~0 , datapath|ula|Add0~0, CTL2000, 1
instance = comp, \datapath|ula|ShiftRight0~3 , datapath|ula|ShiftRight0~3, CTL2000, 1
instance = comp, \datapath|ula|ShiftRight0~4 , datapath|ula|ShiftRight0~4, CTL2000, 1
instance = comp, \datapath|ula|ShiftRight0~5 , datapath|ula|ShiftRight0~5, CTL2000, 1
instance = comp, \datapath|ula|ShiftLeft0~1 , datapath|ula|ShiftLeft0~1, CTL2000, 1
instance = comp, \control|r1_ld~0 , control|r1_ld~0, CTL2000, 1
instance = comp, \datapath|ula|ShiftRight0~7 , datapath|ula|ShiftRight0~7, CTL2000, 1
instance = comp, \datapath|ula|ShiftRight0~8 , datapath|ula|ShiftRight0~8, CTL2000, 1
instance = comp, \datapath|ula|ShiftLeft0~2 , datapath|ula|ShiftLeft0~2, CTL2000, 1
instance = comp, \datapath|ula|Mux1~9 , datapath|ula|Mux1~9, CTL2000, 1
instance = comp, \datapath|ula|Mux1~10 , datapath|ula|Mux1~10, CTL2000, 1
instance = comp, \datapath|ula|Mux1~11 , datapath|ula|Mux1~11, CTL2000, 1
instance = comp, \datapath|ula|Mux1~12 , datapath|ula|Mux1~12, CTL2000, 1
instance = comp, \datapath|ula|Add0~5 , datapath|ula|Add0~5, CTL2000, 1
instance = comp, \datapath|ula|ShiftLeft0~4 , datapath|ula|ShiftLeft0~4, CTL2000, 1
instance = comp, \datapath|ula|Mux1~15 , datapath|ula|Mux1~15, CTL2000, 1
instance = comp, \datapath|ula|Add0~8 , datapath|ula|Add0~8, CTL2000, 1
instance = comp, \datapath|ula|ShiftLeft0~5 , datapath|ula|ShiftLeft0~5, CTL2000, 1
instance = comp, \datapath|ula|ShiftLeft0~7 , datapath|ula|ShiftLeft0~7, CTL2000, 1
instance = comp, \datapath|ula|Add0~11 , datapath|ula|Add0~11, CTL2000, 1
instance = comp, \datapath|ula|Add0~14 , datapath|ula|Add0~14, CTL2000, 1
instance = comp, \datapath|ula|ShiftLeft0~8 , datapath|ula|ShiftLeft0~8, CTL2000, 1
instance = comp, \datapath|ula|Add0~17 , datapath|ula|Add0~17, CTL2000, 1
instance = comp, \datapath|ula|Add0~20 , datapath|ula|Add0~20, CTL2000, 1
instance = comp, \datapath|ula|Mux6~4 , datapath|ula|Mux6~4, CTL2000, 1
instance = comp, \datapath|ula|Mux6~5 , datapath|ula|Mux6~5, CTL2000, 1
instance = comp, \datapath|ula|Mux6~6 , datapath|ula|Mux6~6, CTL2000, 1
instance = comp, \datapath|ula|result~0 , datapath|ula|result~0, CTL2000, 1
instance = comp, \datapath|ula|Add0~23 , datapath|ula|Add0~23, CTL2000, 1
instance = comp, \control|state.exe_cjmp~0 , control|state.exe_cjmp~0, CTL2000, 1
instance = comp, \control|WideOr9~2 , control|WideOr9~2, CTL2000, 1
instance = comp, \control|WideOr9~3 , control|WideOr9~3, CTL2000, 1
instance = comp, \control|Selector15~0 , control|Selector15~0, CTL2000, 1
instance = comp, \control|Equal0~1 , control|Equal0~1, CTL2000, 1
instance = comp, \control|Selector2~3 , control|Selector2~3, CTL2000, 1
instance = comp, \control|Selector2~4 , control|Selector2~4, CTL2000, 1
instance = comp, \control|state.exe_subi~0 , control|state.exe_subi~0, CTL2000, 1
instance = comp, \control|wren~0 , control|wren~0, CTL2000, 1
instance = comp, \control|Selector4~0 , control|Selector4~0, CTL2000, 1
instance = comp, \control|Selector26~1 , control|Selector26~1, CTL2000, 1
instance = comp, \control|Selector48~3 , control|Selector48~3, CTL2000, 1
instance = comp, \control|Selector48~4 , control|Selector48~4, CTL2000, 1
instance = comp, \control|Selector48~5 , control|Selector48~5, CTL2000, 1
instance = comp, \control|Selector48~6 , control|Selector48~6, CTL2000, 1
instance = comp, \control|R2_ld~0 , control|R2_ld~0, CTL2000, 1
instance = comp, \datapath|ula|ShiftRight0~10 , datapath|ula|ShiftRight0~10, CTL2000, 1
instance = comp, \control|Selector2~6 , control|Selector2~6, CTL2000, 1
instance = comp, \control|state.exe_iand~2 , control|state.exe_iand~2, CTL2000, 1
instance = comp, \control|state.exe_add~2 , control|state.exe_add~2, CTL2000, 1
instance = comp, \control|state.exe_rst~3 , control|state.exe_rst~3, CTL2000, 1
instance = comp, \control|wren , control|wren, CTL2000, 1
instance = comp, \control|R3_ld , control|R3_ld, CTL2000, 1
instance = comp, \rst~I , rst, CTL2000, 1
instance = comp, \pinin[0]~I , pinin[0], CTL2000, 1
instance = comp, \pinin[2]~I , pinin[2], CTL2000, 1
instance = comp, \pinin[4]~I , pinin[4], CTL2000, 1
instance = comp, \pinin[6]~I , pinin[6], CTL2000, 1
instance = comp, \clk~I , clk, CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[0]~10 , datapath|pcounter|addr_out[0]~10, CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[1]~12 , datapath|pcounter|addr_out[1]~12, CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[2]~14 , datapath|pcounter|addr_out[2]~14, CTL2000, 1
instance = comp, \control|mux2_in1[2]~5 , control|mux2_in1[2]~5, CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[3]~16 , datapath|pcounter|addr_out[3]~16, CTL2000, 1
instance = comp, \control|mux2_in1[3]~6 , control|mux2_in1[3]~6, CTL2000, 1
instance = comp, \control|mux2_in1[3] , control|mux2_in1[3], CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[4]~18 , datapath|pcounter|addr_out[4]~18, CTL2000, 1
instance = comp, \control|mux2_in1[4]~7 , control|mux2_in1[4]~7, CTL2000, 1
instance = comp, \control|mux2_in1[4] , control|mux2_in1[4], CTL2000, 1
instance = comp, \control|mux2_in1[9]~2 , control|mux2_in1[9]~2, CTL2000, 1
instance = comp, \control|state.exe_jmpl~0 , control|state.exe_jmpl~0, CTL2000, 1
instance = comp, \control|pstate.exe_jmpl , control|pstate.exe_jmpl, CTL2000, 1
instance = comp, \control|state.exe_jmph~0 , control|state.exe_jmph~0, CTL2000, 1
instance = comp, \control|pstate.exe_jmph , control|pstate.exe_jmph, CTL2000, 1
instance = comp, \control|state.exe_goto~1 , control|state.exe_goto~1, CTL2000, 1
instance = comp, \control|pstate.exe_goto , control|pstate.exe_goto, CTL2000, 1
instance = comp, \control|Selector2~2 , control|Selector2~2, CTL2000, 1
instance = comp, \control|Selector2~5 , control|Selector2~5, CTL2000, 1
instance = comp, \control|Selector34~0 , control|Selector34~0, CTL2000, 1
instance = comp, \control|sel_mux_pc , control|sel_mux_pc, CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[5]~20 , datapath|pcounter|addr_out[5]~20, CTL2000, 1
instance = comp, \control|mux2_in1[5]~8 , control|mux2_in1[5]~8, CTL2000, 1
instance = comp, \control|mux2_in1[5] , control|mux2_in1[5], CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[5] , datapath|pcounter|addr_out[5], CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[6]~22 , datapath|pcounter|addr_out[6]~22, CTL2000, 1
instance = comp, \control|mux2_in1[6]~9 , control|mux2_in1[6]~9, CTL2000, 1
instance = comp, \control|mux2_in1[6] , control|mux2_in1[6], CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[6] , datapath|pcounter|addr_out[6], CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[7]~24 , datapath|pcounter|addr_out[7]~24, CTL2000, 1
instance = comp, \control|mux2_in1[7]~10 , control|mux2_in1[7]~10, CTL2000, 1
instance = comp, \control|mux2_in1[7] , control|mux2_in1[7], CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[7] , datapath|pcounter|addr_out[7], CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[8]~26 , datapath|pcounter|addr_out[8]~26, CTL2000, 1
instance = comp, \control|mux2_in1[8]~11 , control|mux2_in1[8]~11, CTL2000, 1
instance = comp, \control|mux2_in1[8] , control|mux2_in1[8], CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[8] , datapath|pcounter|addr_out[8], CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[9]~28 , datapath|pcounter|addr_out[9]~28, CTL2000, 1
instance = comp, \control|mux2_in1[9]~12 , control|mux2_in1[9]~12, CTL2000, 1
instance = comp, \control|mux2_in1[9] , control|mux2_in1[9], CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[9] , datapath|pcounter|addr_out[9], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a15, CTL2000, 1
instance = comp, \control|WideOr2~0 , control|WideOr2~0, CTL2000, 1
instance = comp, \control|IR_ld , control|IR_ld, CTL2000, 1
instance = comp, \datapath|IR|data_out[15] , datapath|IR|data_out[15], CTL2000, 1
instance = comp, \control|Equal0~3 , control|Equal0~3, CTL2000, 1
instance = comp, \control|state.exe_ior~0 , control|state.exe_ior~0, CTL2000, 1
instance = comp, \control|pstate.exe_ior , control|pstate.exe_ior, CTL2000, 1
instance = comp, \control|Equal0~4 , control|Equal0~4, CTL2000, 1
instance = comp, \control|state.exe_inot~2 , control|state.exe_inot~2, CTL2000, 1
instance = comp, \control|pstate.exe_inot , control|pstate.exe_inot, CTL2000, 1
instance = comp, \control|state.exe_ixor~0 , control|state.exe_ixor~0, CTL2000, 1
instance = comp, \control|pstate.exe_ixor , control|pstate.exe_ixor, CTL2000, 1
instance = comp, \control|WideOr9~0 , control|WideOr9~0, CTL2000, 1
instance = comp, \control|Equal0~8 , control|Equal0~8, CTL2000, 1
instance = comp, \control|state.exe_addi~2 , control|state.exe_addi~2, CTL2000, 1
instance = comp, \control|pstate.exe_addi , control|pstate.exe_addi, CTL2000, 1
instance = comp, \control|state.exe_shr~0 , control|state.exe_shr~0, CTL2000, 1
instance = comp, \control|state.exe_shl~2 , control|state.exe_shl~2, CTL2000, 1
instance = comp, \control|pstate.exe_shl , control|pstate.exe_shl, CTL2000, 1
instance = comp, \control|state.exe_shr~1 , control|state.exe_shr~1, CTL2000, 1
instance = comp, \control|pstate.exe_shr , control|pstate.exe_shr, CTL2000, 1
instance = comp, \control|WideOr9~1 , control|WideOr9~1, CTL2000, 1
instance = comp, \control|Equal0~5 , control|Equal0~5, CTL2000, 1
instance = comp, \control|state.exe_sub~0 , control|state.exe_sub~0, CTL2000, 1
instance = comp, \control|pstate.exe_sub , control|pstate.exe_sub, CTL2000, 1
instance = comp, \control|Equal0~7 , control|Equal0~7, CTL2000, 1
instance = comp, \control|state.exe_not~2 , control|state.exe_not~2, CTL2000, 1
instance = comp, \control|pstate.exe_not , control|pstate.exe_not, CTL2000, 1
instance = comp, \control|WideOr26~0 , control|WideOr26~0, CTL2000, 1
instance = comp, \control|Selector12~0 , control|Selector12~0, CTL2000, 1
instance = comp, \control|Equal0~10 , control|Equal0~10, CTL2000, 1
instance = comp, \control|state.exe_pinout~2 , control|state.exe_pinout~2, CTL2000, 1
instance = comp, \control|pstate.exe_pinout , control|pstate.exe_pinout, CTL2000, 1
instance = comp, \control|Selector32~3 , control|Selector32~3, CTL2000, 1
instance = comp, \control|state.exe_movi~2 , control|state.exe_movi~2, CTL2000, 1
instance = comp, \control|state.exe_cmp~0 , control|state.exe_cmp~0, CTL2000, 1
instance = comp, \control|pstate.exe_cmp , control|pstate.exe_cmp, CTL2000, 1
instance = comp, \control|Equal0~9 , control|Equal0~9, CTL2000, 1
instance = comp, \control|state.exe_st~0 , control|state.exe_st~0, CTL2000, 1
instance = comp, \control|pstate.exe_st , control|pstate.exe_st, CTL2000, 1
instance = comp, \control|Selector32~4 , control|Selector32~4, CTL2000, 1
instance = comp, \control|sel_mux5[0] , control|sel_mux5[0], CTL2000, 1
instance = comp, \pinin[7]~I , pinin[7], CTL2000, 1
instance = comp, \control|Equal0~2 , control|Equal0~2, CTL2000, 1
instance = comp, \control|state.exe_pinin~0 , control|state.exe_pinin~0, CTL2000, 1
instance = comp, \control|pstate.exe_pinin , control|pstate.exe_pinin, CTL2000, 1
instance = comp, \control|Selector46~2 , control|Selector46~2, CTL2000, 1
instance = comp, \control|Rin_ld , control|Rin_ld, CTL2000, 1
instance = comp, \datapath|RIN|data_out[7] , datapath|RIN|data_out[7], CTL2000, 1
instance = comp, \control|state.exe_mov~2 , control|state.exe_mov~2, CTL2000, 1
instance = comp, \control|pstate.exe_mov , control|pstate.exe_mov, CTL2000, 1
instance = comp, \control|Selector13~2 , control|Selector13~2, CTL2000, 1
instance = comp, \control|state.exe_rst~12 , control|state.exe_rst~12, CTL2000, 1
instance = comp, \control|state.exe_ld~0 , control|state.exe_ld~0, CTL2000, 1
instance = comp, \control|pstate.exe_ld , control|pstate.exe_ld, CTL2000, 1
instance = comp, \control|state.exe_movi~3 , control|state.exe_movi~3, CTL2000, 1
instance = comp, \control|pstate.exe_movi , control|pstate.exe_movi, CTL2000, 1
instance = comp, \control|state.exe_nop~2 , control|state.exe_nop~2, CTL2000, 1
instance = comp, \control|pstate.exe_nop , control|pstate.exe_nop, CTL2000, 1
instance = comp, \control|Selector0~0 , control|Selector0~0, CTL2000, 1
instance = comp, \control|WideOr19 , control|WideOr19, CTL2000, 1
instance = comp, \control|Selector13~3 , control|Selector13~3, CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a0, CTL2000, 1
instance = comp, \datapath|IR|data_out[0] , datapath|IR|data_out[0], CTL2000, 1
instance = comp, \control|Selector30~0 , control|Selector30~0, CTL2000, 1
instance = comp, \control|sel_5e2[2] , control|sel_5e2[2], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux2~1 , datapath|mux5E2|Mux2~1, CTL2000, 1
instance = comp, \control|Selector15~1 , control|Selector15~1, CTL2000, 1
instance = comp, \control|sel_5e2[0] , control|sel_5e2[0], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux0~1 , datapath|mux5E2|Mux0~1, CTL2000, 1
instance = comp, \control|Selector13~1 , control|Selector13~1, CTL2000, 1
instance = comp, \control|Selector14~2 , control|Selector14~2, CTL2000, 1
instance = comp, \control|Selector14~3 , control|Selector14~3, CTL2000, 1
instance = comp, \control|sel_5e2[1] , control|sel_5e2[1], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux2~2 , datapath|mux5E2|Mux2~2, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux0~2 , datapath|mux5E2|Mux0~2, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux0~3 , datapath|mux5E2|Mux0~3, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux2~3 , datapath|mux5E2|Mux2~3, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux0~4 , datapath|mux5E2|Mux0~4, CTL2000, 1
instance = comp, \control|WideOr2~1 , control|WideOr2~1, CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a6, CTL2000, 1
instance = comp, \datapath|IR|data_out[6] , datapath|IR|data_out[6], CTL2000, 1
instance = comp, \control|Selector26~0 , control|Selector26~0, CTL2000, 1
instance = comp, \control|Selector7~0 , control|Selector7~0, CTL2000, 1
instance = comp, \control|Selector36~0 , control|Selector36~0, CTL2000, 1
instance = comp, \control|mem_adr[0] , control|mem_adr[0], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a7, CTL2000, 1
instance = comp, \datapath|IR|data_out[7] , datapath|IR|data_out[7], CTL2000, 1
instance = comp, \control|Selector28~0 , control|Selector28~0, CTL2000, 1
instance = comp, \control|mem_adr[1] , control|mem_adr[1], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a8, CTL2000, 1
instance = comp, \datapath|IR|data_out[8] , datapath|IR|data_out[8], CTL2000, 1
instance = comp, \control|Selector35~0 , control|Selector35~0, CTL2000, 1
instance = comp, \control|mem_adr[2] , control|mem_adr[2], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a4, CTL2000, 1
instance = comp, \datapath|IR|data_out[4] , datapath|IR|data_out[4], CTL2000, 1
instance = comp, \control|Selector37~4 , control|Selector37~4, CTL2000, 1
instance = comp, \control|mem_adr[3] , control|mem_adr[3], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a5, CTL2000, 1
instance = comp, \datapath|IR|data_out[5] , datapath|IR|data_out[5], CTL2000, 1
instance = comp, \control|Selector38~4 , control|Selector38~4, CTL2000, 1
instance = comp, \control|mem_adr[4] , control|mem_adr[4], CTL2000, 1
instance = comp, \control|Selector39~4 , control|Selector39~4, CTL2000, 1
instance = comp, \control|mem_adr[5] , control|mem_adr[5], CTL2000, 1
instance = comp, \control|Selector40~4 , control|Selector40~4, CTL2000, 1
instance = comp, \control|mem_adr[6] , control|mem_adr[6], CTL2000, 1
instance = comp, \control|Selector41~4 , control|Selector41~4, CTL2000, 1
instance = comp, \control|mem_adr[7] , control|mem_adr[7], CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 , datapath|mem|altsyncram_component|auto_generated|ram_block1a7, CTL2000, 1
instance = comp, \datapath|mux5|Mux0~0 , datapath|mux5|Mux0~0, CTL2000, 1
instance = comp, \control|Equal0~6 , control|Equal0~6, CTL2000, 1
instance = comp, \control|state.exe_or~0 , control|state.exe_or~0, CTL2000, 1
instance = comp, \control|pstate.exe_or , control|pstate.exe_or, CTL2000, 1
instance = comp, \control|Selector20~0 , control|Selector20~0, CTL2000, 1
instance = comp, \control|Selector20~1 , control|Selector20~1, CTL2000, 1
instance = comp, \control|Selector23~0 , control|Selector23~0, CTL2000, 1
instance = comp, \control|alu_sel[2] , control|alu_sel[2], CTL2000, 1
instance = comp, \datapath|ula|Mux5~4 , datapath|ula|Mux5~4, CTL2000, 1
instance = comp, \control|state.exe_and~2 , control|state.exe_and~2, CTL2000, 1
instance = comp, \control|pstate.exe_and , control|pstate.exe_and, CTL2000, 1
instance = comp, \control|state.exe_xor~0 , control|state.exe_xor~0, CTL2000, 1
instance = comp, \control|pstate.exe_xor , control|pstate.exe_xor, CTL2000, 1
instance = comp, \control|Selector21~0 , control|Selector21~0, CTL2000, 1
instance = comp, \control|Selector21~1 , control|Selector21~1, CTL2000, 1
instance = comp, \control|alu_sel[1] , control|alu_sel[1], CTL2000, 1
instance = comp, \control|Selector26~2 , control|Selector26~2, CTL2000, 1
instance = comp, \control|Selector26~3 , control|Selector26~3, CTL2000, 1
instance = comp, \control|alu_sel[0] , control|alu_sel[0], CTL2000, 1
instance = comp, \datapath|ula|Mux5~3 , datapath|ula|Mux5~3, CTL2000, 1
instance = comp, \datapath|ula|Mux7~0 , datapath|ula|Mux7~0, CTL2000, 1
instance = comp, \pinin[5]~I , pinin[5], CTL2000, 1
instance = comp, \datapath|RIN|data_out[5] , datapath|RIN|data_out[5], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux2~4 , datapath|mux5E2|Mux2~4, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux2~5 , datapath|mux5E2|Mux2~5, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux2~6 , datapath|mux5E2|Mux2~6, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux2~7 , datapath|mux5E2|Mux2~7, CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 , datapath|mem|altsyncram_component|auto_generated|ram_block1a5, CTL2000, 1
instance = comp, \datapath|mux5|Mux2~0 , datapath|mux5|Mux2~0, CTL2000, 1
instance = comp, \datapath|ula|Mux5~9 , datapath|ula|Mux5~9, CTL2000, 1
instance = comp, \pinin[3]~I , pinin[3], CTL2000, 1
instance = comp, \datapath|RIN|data_out[3] , datapath|RIN|data_out[3], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux4~1 , datapath|mux5E2|Mux4~1, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux4~2 , datapath|mux5E2|Mux4~2, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux4~3 , datapath|mux5E2|Mux4~3, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux4~4 , datapath|mux5E2|Mux4~4, CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 , datapath|mem|altsyncram_component|auto_generated|ram_block1a3, CTL2000, 1
instance = comp, \datapath|mux5|Mux4~0 , datapath|mux5|Mux4~0, CTL2000, 1
instance = comp, \control|WideOr3 , control|WideOr3, CTL2000, 1
instance = comp, \control|Selector48~0 , control|Selector48~0, CTL2000, 1
instance = comp, \control|Selector48~1 , control|Selector48~1, CTL2000, 1
instance = comp, \control|Selector13~0 , control|Selector13~0, CTL2000, 1
instance = comp, \control|Selector48~2 , control|Selector48~2, CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a9, CTL2000, 1
instance = comp, \datapath|IR|data_out[9] , datapath|IR|data_out[9], CTL2000, 1
instance = comp, \control|Equal36~1 , control|Equal36~1, CTL2000, 1
instance = comp, \control|Selector49~0 , control|Selector49~0, CTL2000, 1
instance = comp, \control|Selector49~1 , control|Selector49~1, CTL2000, 1
instance = comp, \control|Equal40~1 , control|Equal40~1, CTL2000, 1
instance = comp, \control|Selector49~2 , control|Selector49~2, CTL2000, 1
instance = comp, \control|R2_ld , control|R2_ld, CTL2000, 1
instance = comp, \datapath|R2|data_out[0] , datapath|R2|data_out[0], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux7~1 , datapath|mux5E2|Mux7~1, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux7~2 , datapath|mux5E2|Mux7~2, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux7~3 , datapath|mux5E2|Mux7~3, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux7~4 , datapath|mux5E2|Mux7~4, CTL2000, 1
instance = comp, \datapath|ula|ShiftRight0~6 , datapath|ula|ShiftRight0~6, CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 , datapath|mem|altsyncram_component|auto_generated|ram_block1a4, CTL2000, 1
instance = comp, \datapath|mux5|Mux3~0 , datapath|mux5|Mux3~0, CTL2000, 1
instance = comp, \control|Selector16~0 , control|Selector16~0, CTL2000, 1
instance = comp, \control|Selector0~2 , control|Selector0~2, CTL2000, 1
instance = comp, \control|Selector0~3 , control|Selector0~3, CTL2000, 1
instance = comp, \control|sel_5e1[2] , control|sel_5e1[2], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux1~0 , datapath|mux5E1|Mux1~0, CTL2000, 1
instance = comp, \control|Selector17~2 , control|Selector17~2, CTL2000, 1
instance = comp, \control|Selector18~2 , control|Selector18~2, CTL2000, 1
instance = comp, \control|Selector17~4 , control|Selector17~4, CTL2000, 1
instance = comp, \control|Selector18~3 , control|Selector18~3, CTL2000, 1
instance = comp, \control|sel_5e1[0] , control|sel_5e1[0], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux3~0 , datapath|mux5E1|Mux3~0, CTL2000, 1
instance = comp, \control|Selector17~3 , control|Selector17~3, CTL2000, 1
instance = comp, \control|Selector17~5 , control|Selector17~5, CTL2000, 1
instance = comp, \control|sel_5e1[1] , control|sel_5e1[1], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux1~1 , datapath|mux5E1|Mux1~1, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux1~2 , datapath|mux5E1|Mux1~2, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux3~1 , datapath|mux5E1|Mux3~1, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux3 , datapath|mux5E1|Mux3, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux5~1 , datapath|mux5E2|Mux5~1, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux5~2 , datapath|mux5E2|Mux5~2, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux5~3 , datapath|mux5E2|Mux5~3, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux5~4 , datapath|mux5E2|Mux5~4, CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 , datapath|mem|altsyncram_component|auto_generated|ram_block1a2, CTL2000, 1
instance = comp, \datapath|mux5|Mux5~0 , datapath|mux5|Mux5~0, CTL2000, 1
instance = comp, \datapath|ula|ShiftRight0~2 , datapath|ula|ShiftRight0~2, CTL2000, 1
instance = comp, \pinin[1]~I , pinin[1], CTL2000, 1
instance = comp, \datapath|RIN|data_out[1] , datapath|RIN|data_out[1], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux6~1 , datapath|mux5E2|Mux6~1, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux6~2 , datapath|mux5E2|Mux6~2, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux6~3 , datapath|mux5E2|Mux6~3, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux6~4 , datapath|mux5E2|Mux6~4, CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 , datapath|mem|altsyncram_component|auto_generated|ram_block1a1, CTL2000, 1
instance = comp, \datapath|mux5|Mux6~0 , datapath|mux5|Mux6~0, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux7~0 , datapath|mux5E1|Mux7~0, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux7~1 , datapath|mux5E1|Mux7~1, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux7 , datapath|mux5E1|Mux7, CTL2000, 1
instance = comp, \datapath|ula|Add0~2 , datapath|ula|Add0~2, CTL2000, 1
instance = comp, \datapath|ula|Add0~3 , datapath|ula|Add0~3, CTL2000, 1
instance = comp, \datapath|ula|Add0~6 , datapath|ula|Add0~6, CTL2000, 1
instance = comp, \control|alu_sel[3] , control|alu_sel[3], CTL2000, 1
instance = comp, \datapath|ula|Mux5~2 , datapath|ula|Mux5~2, CTL2000, 1
instance = comp, \datapath|ula|Mux1~16 , datapath|ula|Mux1~16, CTL2000, 1
instance = comp, \datapath|ula|Mux1~13 , datapath|ula|Mux1~13, CTL2000, 1
instance = comp, \datapath|ula|Mux1~14 , datapath|ula|Mux1~14, CTL2000, 1
instance = comp, \datapath|ula|Mux8~0 , datapath|ula|Mux8~0, CTL2000, 1
instance = comp, \datapath|ula|result[1] , datapath|ula|result[1], CTL2000, 1
instance = comp, \datapath|mux5|Mux6~1 , datapath|mux5|Mux6~1, CTL2000, 1
instance = comp, \datapath|R2|data_out[1] , datapath|R2|data_out[1], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux6~0 , datapath|mux5E1|Mux6~0, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux6~1 , datapath|mux5E1|Mux6~1, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux6 , datapath|mux5E1|Mux6, CTL2000, 1
instance = comp, \datapath|ula|Add0~9 , datapath|ula|Add0~9, CTL2000, 1
instance = comp, \datapath|ula|Mux3~0 , datapath|ula|Mux3~0, CTL2000, 1
instance = comp, \datapath|compa|Equal0~2 , datapath|compa|Equal0~2, CTL2000, 1
instance = comp, \datapath|ula|Mux1~5 , datapath|ula|Mux1~5, CTL2000, 1
instance = comp, \datapath|ula|Mux1~6 , datapath|ula|Mux1~6, CTL2000, 1
instance = comp, \datapath|ula|Mux2~0 , datapath|ula|Mux2~0, CTL2000, 1
instance = comp, \datapath|ula|Mux2~1 , datapath|ula|Mux2~1, CTL2000, 1
instance = comp, \datapath|ula|Mux2~3 , datapath|ula|Mux2~3, CTL2000, 1
instance = comp, \datapath|ula|Mux2~4 , datapath|ula|Mux2~4, CTL2000, 1
instance = comp, \datapath|ula|Mux1~7 , datapath|ula|Mux1~7, CTL2000, 1
instance = comp, \datapath|ula|Mux1~8 , datapath|ula|Mux1~8, CTL2000, 1
instance = comp, \datapath|ula|Mux2~2 , datapath|ula|Mux2~2, CTL2000, 1
instance = comp, \datapath|ula|Mux2 , datapath|ula|Mux2, CTL2000, 1
instance = comp, \datapath|ula|result[2] , datapath|ula|result[2], CTL2000, 1
instance = comp, \datapath|mux5|Mux5~1 , datapath|mux5|Mux5~1, CTL2000, 1
instance = comp, \datapath|R2|data_out[2] , datapath|R2|data_out[2], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux5~0 , datapath|mux5E1|Mux5~0, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux5~1 , datapath|mux5E1|Mux5~1, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux5 , datapath|mux5E1|Mux5, CTL2000, 1
instance = comp, \datapath|ula|Add0~12 , datapath|ula|Add0~12, CTL2000, 1
instance = comp, \datapath|ula|ShiftLeft0~3 , datapath|ula|ShiftLeft0~3, CTL2000, 1
instance = comp, \datapath|ula|Mux5~5 , datapath|ula|Mux5~5, CTL2000, 1
instance = comp, \datapath|compa|Equal0~5 , datapath|compa|Equal0~5, CTL2000, 1
instance = comp, \datapath|ula|Mux5~6 , datapath|ula|Mux5~6, CTL2000, 1
instance = comp, \datapath|ula|Mux5~7 , datapath|ula|Mux5~7, CTL2000, 1
instance = comp, \datapath|ula|Mux4~0 , datapath|ula|Mux4~0, CTL2000, 1
instance = comp, \datapath|ula|Mux4~1 , datapath|ula|Mux4~1, CTL2000, 1
instance = comp, \datapath|ula|Mux4~3 , datapath|ula|Mux4~3, CTL2000, 1
instance = comp, \datapath|ula|Mux4~4 , datapath|ula|Mux4~4, CTL2000, 1
instance = comp, \datapath|ula|Mux5~14 , datapath|ula|Mux5~14, CTL2000, 1
instance = comp, \datapath|ula|Mux5~8 , datapath|ula|Mux5~8, CTL2000, 1
instance = comp, \datapath|ula|Mux4~2 , datapath|ula|Mux4~2, CTL2000, 1
instance = comp, \datapath|ula|Mux4 , datapath|ula|Mux4, CTL2000, 1
instance = comp, \datapath|ula|result[4] , datapath|ula|result[4], CTL2000, 1
instance = comp, \datapath|mux5|Mux3~1 , datapath|mux5|Mux3~1, CTL2000, 1
instance = comp, \datapath|R2|data_out[4] , datapath|R2|data_out[4], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux3~1 , datapath|mux5E2|Mux3~1, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux3~2 , datapath|mux5E2|Mux3~2, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux3~3 , datapath|mux5E2|Mux3~3, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux3~4 , datapath|mux5E2|Mux3~4, CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 , datapath|mem|altsyncram_component|auto_generated|ram_block1a6, CTL2000, 1
instance = comp, \datapath|mux5|Mux1~0 , datapath|mux5|Mux1~0, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux1~3 , datapath|mux5E1|Mux1~3, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux1~4 , datapath|mux5E1|Mux1~4, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux1 , datapath|mux5E1|Mux1, CTL2000, 1
instance = comp, \datapath|ula|ShiftRight0~9 , datapath|ula|ShiftRight0~9, CTL2000, 1
instance = comp, \datapath|ula|Mux6~7 , datapath|ula|Mux6~7, CTL2000, 1
instance = comp, \datapath|ula|Mux6~8 , datapath|ula|Mux6~8, CTL2000, 1
instance = comp, \datapath|ula|Mux6~9 , datapath|ula|Mux6~9, CTL2000, 1
instance = comp, \datapath|ula|Mux6~13 , datapath|ula|Mux6~13, CTL2000, 1
instance = comp, \datapath|ula|Mux6~10 , datapath|ula|Mux6~10, CTL2000, 1
instance = comp, \datapath|ula|Mux6~11 , datapath|ula|Mux6~11, CTL2000, 1
instance = comp, \datapath|ula|Mux6~14 , datapath|ula|Mux6~14, CTL2000, 1
instance = comp, \datapath|ula|Mux6~12 , datapath|ula|Mux6~12, CTL2000, 1
instance = comp, \datapath|ula|result[6] , datapath|ula|result[6], CTL2000, 1
instance = comp, \datapath|mux5|Mux1~1 , datapath|mux5|Mux1~1, CTL2000, 1
instance = comp, \datapath|R2|data_out[6] , datapath|R2|data_out[6], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux1~1 , datapath|mux5E2|Mux1~1, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux1~2 , datapath|mux5E2|Mux1~2, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux1~3 , datapath|mux5E2|Mux1~3, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux1~4 , datapath|mux5E2|Mux1~4, CTL2000, 1
instance = comp, \datapath|ula|Mux1~2 , datapath|ula|Mux1~2, CTL2000, 1
instance = comp, \datapath|ula|Mux1~3 , datapath|ula|Mux1~3, CTL2000, 1
instance = comp, \datapath|compa|Equal0~3 , datapath|compa|Equal0~3, CTL2000, 1
instance = comp, \datapath|ula|Mux3~1 , datapath|ula|Mux3~1, CTL2000, 1
instance = comp, \datapath|ula|Mux3~2 , datapath|ula|Mux3~2, CTL2000, 1
instance = comp, \datapath|ula|Mux3~4 , datapath|ula|Mux3~4, CTL2000, 1
instance = comp, \datapath|ula|Mux3~5 , datapath|ula|Mux3~5, CTL2000, 1
instance = comp, \datapath|ula|Mux3~3 , datapath|ula|Mux3~3, CTL2000, 1
instance = comp, \datapath|ula|Mux3 , datapath|ula|Mux3, CTL2000, 1
instance = comp, \datapath|ula|result[3] , datapath|ula|result[3], CTL2000, 1
instance = comp, \datapath|mux5|Mux4~1 , datapath|mux5|Mux4~1, CTL2000, 1
instance = comp, \datapath|R2|data_out[3] , datapath|R2|data_out[3], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux4~0 , datapath|mux5E1|Mux4~0, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux4~1 , datapath|mux5E1|Mux4~1, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux4 , datapath|mux5E1|Mux4, CTL2000, 1
instance = comp, \datapath|ula|ShiftLeft0~6 , datapath|ula|ShiftLeft0~6, CTL2000, 1
instance = comp, \datapath|compa|Equal0~6 , datapath|compa|Equal0~6, CTL2000, 1
instance = comp, \datapath|ula|Mux5~10 , datapath|ula|Mux5~10, CTL2000, 1
instance = comp, \datapath|ula|Mux5~11 , datapath|ula|Mux5~11, CTL2000, 1
instance = comp, \datapath|ula|Mux5~12 , datapath|ula|Mux5~12, CTL2000, 1
instance = comp, \datapath|ula|Mux5~13 , datapath|ula|Mux5~13, CTL2000, 1
instance = comp, \datapath|ula|Mux5 , datapath|ula|Mux5, CTL2000, 1
instance = comp, \datapath|ula|result[5] , datapath|ula|result[5], CTL2000, 1
instance = comp, \datapath|mux5|Mux2~1 , datapath|mux5|Mux2~1, CTL2000, 1
instance = comp, \datapath|R2|data_out[5] , datapath|R2|data_out[5], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux2~0 , datapath|mux5E1|Mux2~0, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux2~1 , datapath|mux5E1|Mux2~1, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux2 , datapath|mux5E1|Mux2, CTL2000, 1
instance = comp, \datapath|ula|ShiftLeft0~9 , datapath|ula|ShiftLeft0~9, CTL2000, 1
instance = comp, \datapath|compa|Equal0~8 , datapath|compa|Equal0~8, CTL2000, 1
instance = comp, \datapath|ula|Mux7~1 , datapath|ula|Mux7~1, CTL2000, 1
instance = comp, \datapath|ula|Mux7~2 , datapath|ula|Mux7~2, CTL2000, 1
instance = comp, \datapath|ula|Mux7~3 , datapath|ula|Mux7~3, CTL2000, 1
instance = comp, \datapath|ula|Mux7~4 , datapath|ula|Mux7~4, CTL2000, 1
instance = comp, \datapath|ula|Mux7 , datapath|ula|Mux7, CTL2000, 1
instance = comp, \datapath|ula|result[7] , datapath|ula|result[7], CTL2000, 1
instance = comp, \datapath|mux5|Mux0~1 , datapath|mux5|Mux0~1, CTL2000, 1
instance = comp, \datapath|R2|data_out[7] , datapath|R2|data_out[7], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux0~0 , datapath|mux5E1|Mux0~0, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux0~1 , datapath|mux5E1|Mux0~1, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux0 , datapath|mux5E1|Mux0, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~1 , datapath|compa|LessThan0~1, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~3 , datapath|compa|LessThan0~3, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~5 , datapath|compa|LessThan0~5, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~7 , datapath|compa|LessThan0~7, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~9 , datapath|compa|LessThan0~9, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~11 , datapath|compa|LessThan0~11, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~13 , datapath|compa|LessThan0~13, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~14 , datapath|compa|LessThan0~14, CTL2000, 1
instance = comp, \control|comp[1] , control|comp[1], CTL2000, 1
instance = comp, \datapath|compa|LessThan1~1 , datapath|compa|LessThan1~1, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~3 , datapath|compa|LessThan1~3, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~5 , datapath|compa|LessThan1~5, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~7 , datapath|compa|LessThan1~7, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~9 , datapath|compa|LessThan1~9, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~11 , datapath|compa|LessThan1~11, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~13 , datapath|compa|LessThan1~13, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~14 , datapath|compa|LessThan1~14, CTL2000, 1
instance = comp, \control|comp[2] , control|comp[2], CTL2000, 1
instance = comp, \control|pc_ld~0 , control|pc_ld~0, CTL2000, 1
instance = comp, \datapath|compa|Equal0~7 , datapath|compa|Equal0~7, CTL2000, 1
instance = comp, \datapath|compa|Equal0~9 , datapath|compa|Equal0~9, CTL2000, 1
instance = comp, \datapath|compa|Equal0~10 , datapath|compa|Equal0~10, CTL2000, 1
instance = comp, \control|comp[0] , control|comp[0], CTL2000, 1
instance = comp, \control|pc_ld~1 , control|pc_ld~1, CTL2000, 1
instance = comp, \control|Equal24~0 , control|Equal24~0, CTL2000, 1
instance = comp, \control|pc_ld~2 , control|pc_ld~2, CTL2000, 1
instance = comp, \control|Selector5~0 , control|Selector5~0, CTL2000, 1
instance = comp, \control|WideOr12~0 , control|WideOr12~0, CTL2000, 1
instance = comp, \control|pc_ld , control|pc_ld, CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[4] , datapath|pcounter|addr_out[4], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a12, CTL2000, 1
instance = comp, \datapath|IR|data_out[12] , datapath|IR|data_out[12], CTL2000, 1
instance = comp, \control|state.exe_rst~13 , control|state.exe_rst~13, CTL2000, 1
instance = comp, \control|pstate.exe_rst , control|pstate.exe_rst, CTL2000, 1
instance = comp, \control|pstate.reset , control|pstate.reset, CTL2000, 1
instance = comp, \control|WideOr1~0 , control|WideOr1~0, CTL2000, 1
instance = comp, \control|ctrl_reset , control|ctrl_reset, CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[3] , datapath|pcounter|addr_out[3], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a14, CTL2000, 1
instance = comp, \datapath|IR|data_out[14] , datapath|IR|data_out[14], CTL2000, 1
instance = comp, \control|state~0 , control|state~0, CTL2000, 1
instance = comp, \control|state~1 , control|state~1, CTL2000, 1
instance = comp, \control|pstate.fetch~_wirecell , control|pstate.fetch~_wirecell, CTL2000, 1
instance = comp, \control|pstate.fetch , control|pstate.fetch, CTL2000, 1
instance = comp, \control|pstate.decode , control|pstate.decode, CTL2000, 1
instance = comp, \control|state.exe_goto~0 , control|state.exe_goto~0, CTL2000, 1
instance = comp, \control|mux2_in1[2] , control|mux2_in1[2], CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[2] , datapath|pcounter|addr_out[2], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a13, CTL2000, 1
instance = comp, \datapath|IR|data_out[13] , datapath|IR|data_out[13], CTL2000, 1
instance = comp, \control|mux2_in1[3]~3 , control|mux2_in1[3]~3, CTL2000, 1
instance = comp, \control|mux2_in1[1]~4 , control|mux2_in1[1]~4, CTL2000, 1
instance = comp, \control|mux2_in1[1] , control|mux2_in1[1], CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[1] , datapath|pcounter|addr_out[1], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a11, CTL2000, 1
instance = comp, \datapath|IR|data_out[11] , datapath|IR|data_out[11], CTL2000, 1
instance = comp, \control|Equal0~0 , control|Equal0~0, CTL2000, 1
instance = comp, \control|pc_ld~3 , control|pc_ld~3, CTL2000, 1
instance = comp, \control|mux2_in1[3]~0 , control|mux2_in1[3]~0, CTL2000, 1
instance = comp, \control|mux2_in1[3]~13 , control|mux2_in1[3]~13, CTL2000, 1
instance = comp, \control|mux2_in1[3]~14 , control|mux2_in1[3]~14, CTL2000, 1
instance = comp, \control|mux2_in1[0]~1 , control|mux2_in1[0]~1, CTL2000, 1
instance = comp, \control|mux2_in1[0] , control|mux2_in1[0], CTL2000, 1
instance = comp, \datapath|pcounter|addr_out[0] , datapath|pcounter|addr_out[0], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a10, CTL2000, 1
instance = comp, \datapath|IR|data_out[10] , datapath|IR|data_out[10], CTL2000, 1
instance = comp, \control|Equal36~0 , control|Equal36~0, CTL2000, 1
instance = comp, \control|Selector22~0 , control|Selector22~0, CTL2000, 1
instance = comp, \control|sel_mux5[1] , control|sel_mux5[1], CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 , datapath|mem|altsyncram_component|auto_generated|ram_block1a0, CTL2000, 1
instance = comp, \datapath|mux5|Mux7~0 , datapath|mux5|Mux7~0, CTL2000, 1
instance = comp, \datapath|ula|Mux1~4 , datapath|ula|Mux1~4, CTL2000, 1
instance = comp, \datapath|compa|Equal0~0 , datapath|compa|Equal0~0, CTL2000, 1
instance = comp, \datapath|ula|Mux0~0 , datapath|ula|Mux0~0, CTL2000, 1
instance = comp, \datapath|ula|Mux0~1 , datapath|ula|Mux0~1, CTL2000, 1
instance = comp, \datapath|ula|Mux0~2 , datapath|ula|Mux0~2, CTL2000, 1
instance = comp, \datapath|ula|Mux0~3 , datapath|ula|Mux0~3, CTL2000, 1
instance = comp, \datapath|ula|Mux0~4 , datapath|ula|Mux0~4, CTL2000, 1
instance = comp, \datapath|ula|Mux0~5 , datapath|ula|Mux0~5, CTL2000, 1
instance = comp, \datapath|ula|result[0] , datapath|ula|result[0], CTL2000, 1
instance = comp, \datapath|mux5|Mux7~1 , datapath|mux5|Mux7~1, CTL2000, 1
instance = comp, \control|Selector50~0 , control|Selector50~0, CTL2000, 1
instance = comp, \control|Selector50~1 , control|Selector50~1, CTL2000, 1
instance = comp, \control|Equal40~0 , control|Equal40~0, CTL2000, 1
instance = comp, \control|Selector50~2 , control|Selector50~2, CTL2000, 1
instance = comp, \control|r1_ld , control|r1_ld, CTL2000, 1
instance = comp, \datapath|R1|data_out[0] , datapath|R1|data_out[0], CTL2000, 1
instance = comp, \datapath|R1|data_out[1] , datapath|R1|data_out[1], CTL2000, 1
instance = comp, \datapath|R1|data_out[2] , datapath|R1|data_out[2], CTL2000, 1
instance = comp, \datapath|R1|data_out[3] , datapath|R1|data_out[3], CTL2000, 1
instance = comp, \datapath|R1|data_out[4] , datapath|R1|data_out[4], CTL2000, 1
instance = comp, \datapath|R1|data_out[5] , datapath|R1|data_out[5], CTL2000, 1
instance = comp, \datapath|R1|data_out[6] , datapath|R1|data_out[6], CTL2000, 1
instance = comp, \datapath|R1|data_out[7] , datapath|R1|data_out[7], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a1, CTL2000, 1
instance = comp, \datapath|IR|data_out[1] , datapath|IR|data_out[1], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a2, CTL2000, 1
instance = comp, \datapath|IR|data_out[2] , datapath|IR|data_out[2], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a3, CTL2000, 1
instance = comp, \datapath|IR|data_out[3] , datapath|IR|data_out[3], CTL2000, 1
instance = comp, \control|WideOr7~0 , control|WideOr7~0, CTL2000, 1
instance = comp, \control|Rout_ld , control|Rout_ld, CTL2000, 1
instance = comp, \datapath|ROUT|data_out[0] , datapath|ROUT|data_out[0], CTL2000, 1
instance = comp, \datapath|ROUT|data_out[1] , datapath|ROUT|data_out[1], CTL2000, 1
instance = comp, \datapath|ROUT|data_out[2] , datapath|ROUT|data_out[2], CTL2000, 1
instance = comp, \datapath|ROUT|data_out[3] , datapath|ROUT|data_out[3], CTL2000, 1
instance = comp, \datapath|ROUT|data_out[4] , datapath|ROUT|data_out[4], CTL2000, 1
instance = comp, \datapath|ROUT|data_out[5] , datapath|ROUT|data_out[5], CTL2000, 1
instance = comp, \datapath|ROUT|data_out[6] , datapath|ROUT|data_out[6], CTL2000, 1
instance = comp, \datapath|ROUT|data_out[7] , datapath|ROUT|data_out[7], CTL2000, 1
instance = comp, \teste[0]~I , teste[0], CTL2000, 1
instance = comp, \teste[1]~I , teste[1], CTL2000, 1
instance = comp, \teste[2]~I , teste[2], CTL2000, 1
instance = comp, \teste[3]~I , teste[3], CTL2000, 1
instance = comp, \teste[4]~I , teste[4], CTL2000, 1
instance = comp, \teste[5]~I , teste[5], CTL2000, 1
instance = comp, \teste[6]~I , teste[6], CTL2000, 1
instance = comp, \teste[7]~I , teste[7], CTL2000, 1
instance = comp, \tester1ld~I , tester1ld, CTL2000, 1
instance = comp, \teste4[0]~I , teste4[0], CTL2000, 1
instance = comp, \teste4[1]~I , teste4[1], CTL2000, 1
instance = comp, \teste4[2]~I , teste4[2], CTL2000, 1
instance = comp, \teste4[3]~I , teste4[3], CTL2000, 1
instance = comp, \teste4[4]~I , teste4[4], CTL2000, 1
instance = comp, \teste4[5]~I , teste4[5], CTL2000, 1
instance = comp, \teste4[6]~I , teste4[6], CTL2000, 1
instance = comp, \teste4[7]~I , teste4[7], CTL2000, 1
instance = comp, \teste5[0]~I , teste5[0], CTL2000, 1
instance = comp, \teste5[1]~I , teste5[1], CTL2000, 1
instance = comp, \teste5[2]~I , teste5[2], CTL2000, 1
instance = comp, \teste5[3]~I , teste5[3], CTL2000, 1
instance = comp, \teste5[4]~I , teste5[4], CTL2000, 1
instance = comp, \teste5[5]~I , teste5[5], CTL2000, 1
instance = comp, \teste5[6]~I , teste5[6], CTL2000, 1
instance = comp, \teste5[7]~I , teste5[7], CTL2000, 1
instance = comp, \teste2[0]~I , teste2[0], CTL2000, 1
instance = comp, \teste2[1]~I , teste2[1], CTL2000, 1
instance = comp, \teste2[2]~I , teste2[2], CTL2000, 1
instance = comp, \teste2[3]~I , teste2[3], CTL2000, 1
instance = comp, \teste2[4]~I , teste2[4], CTL2000, 1
instance = comp, \teste2[5]~I , teste2[5], CTL2000, 1
instance = comp, \teste2[6]~I , teste2[6], CTL2000, 1
instance = comp, \teste2[7]~I , teste2[7], CTL2000, 1
instance = comp, \teste2[8]~I , teste2[8], CTL2000, 1
instance = comp, \teste2[9]~I , teste2[9], CTL2000, 1
instance = comp, \teste2[10]~I , teste2[10], CTL2000, 1
instance = comp, \teste2[11]~I , teste2[11], CTL2000, 1
instance = comp, \teste2[12]~I , teste2[12], CTL2000, 1
instance = comp, \teste2[13]~I , teste2[13], CTL2000, 1
instance = comp, \teste2[14]~I , teste2[14], CTL2000, 1
instance = comp, \teste2[15]~I , teste2[15], CTL2000, 1
instance = comp, \teste3[0]~I , teste3[0], CTL2000, 1
instance = comp, \teste3[1]~I , teste3[1], CTL2000, 1
instance = comp, \teste3[2]~I , teste3[2], CTL2000, 1
instance = comp, \pinout[0]~I , pinout[0], CTL2000, 1
instance = comp, \pinout[1]~I , pinout[1], CTL2000, 1
instance = comp, \pinout[2]~I , pinout[2], CTL2000, 1
instance = comp, \pinout[3]~I , pinout[3], CTL2000, 1
instance = comp, \pinout[4]~I , pinout[4], CTL2000, 1
instance = comp, \pinout[5]~I , pinout[5], CTL2000, 1
instance = comp, \pinout[6]~I , pinout[6], CTL2000, 1
instance = comp, \pinout[7]~I , pinout[7], CTL2000, 1
