Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 04 00:30:55 2017
| Host         : LAPTOP-BT7NMSMH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_top_wrapper_timing_summary_routed.rpt -rpx system_top_wrapper_timing_summary_routed.rpx
| Design       : system_top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.378        0.000                      0                 2231        0.039        0.000                      0                 2231        3.000        0.000                       0                  1007  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
clk_fpga_0                           {0.000 5.000}      10.000          100.000         
system_top_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_system_top_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_system_top_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                             7.845        0.000                       0                     1  
system_top_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_top_clk_wiz_0_0          2.378        0.000                      0                 2231        0.039        0.000                      0                 2231        4.020        0.000                       0                  1002  
  clkfbout_system_top_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  system_top_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_top_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_top_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_clk_wiz_0_0
  To Clock:  clk_out1_system_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/FSM_sequential_is_MPU6050_Interface_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/sda_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.365ns  (logic 2.160ns (29.327%)  route 5.205ns (70.673%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.640     1.643    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X50Y90         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/FSM_sequential_is_MPU6050_Interface_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/FSM_sequential_is_MPU6050_Interface_reg[5]/Q
                         net (fo=74, routed)          1.237     3.398    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/out[4]
    SLICE_X36Y90         LUT6 (Prop_lut6_I1_O)        0.124     3.522 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg[7]_i_7/O
                         net (fo=16, routed)          1.183     4.704    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg[7]_i_7_n_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     4.828    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg[7]_i_4_n_0
    SLICE_X34Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     5.042 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg_reg[7]_i_1/O
                         net (fo=2, routed)           0.572     5.615    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr[7]
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.297     5.912 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IOBUF_inst_i_21/O
                         net (fo=1, routed)           0.795     6.706    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/bit_cnt_reg[0]_1
    SLICE_X43Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.830 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_12/O
                         net (fo=3, routed)           0.423     7.253    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_12_n_0
    SLICE_X43Y85         LUT5 (Prop_lut5_I0_O)        0.124     7.377 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_19/O
                         net (fo=1, routed)           0.354     7.731    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_19_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.855 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     7.855    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_11_n_0
    SLICE_X42Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     8.069 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_5/O
                         net (fo=1, routed)           0.299     8.368    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_5_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I5_O)        0.297     8.665 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_1/O
                         net (fo=3, routed)           0.343     9.008    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/I2C_DATA
    SLICE_X42Y83         FDSE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/sda_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.475    11.478    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IPCORE_CLK
    SLICE_X42Y83         FDSE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/sda_reg_reg/C
                         clock pessimism              0.014    11.492    
                         clock uncertainty           -0.074    11.417    
    SLICE_X42Y83         FDSE (Setup_fdse_C_D)       -0.031    11.386    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/sda_reg_reg
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/mstr_ack_dly_out1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 0.580ns (9.553%)  route 5.491ns (90.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.654     1.657    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y93         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.699     3.812    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.936 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/FSM_sequential_is_MPU6050_Interface[5]_i_1/O
                         net (fo=337, routed)         3.792     7.728    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/SR[0]
    SLICE_X48Y85         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/mstr_ack_dly_out1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.475    11.478    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/IPCORE_CLK
    SLICE_X48Y85         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/mstr_ack_dly_out1_reg/C
                         clock pessimism              0.114    11.592    
                         clock uncertainty           -0.074    11.518    
    SLICE_X48Y85         FDRE (Setup_fdre_C_R)       -0.429    11.089    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/mstr_ack_dly_out1_reg
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 0.580ns (9.776%)  route 5.353ns (90.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.654     1.657    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y93         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.699     3.812    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.936 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/FSM_sequential_is_MPU6050_Interface[5]_i_1/O
                         net (fo=337, routed)         3.654     7.590    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/SR[0]
    SLICE_X48Y84         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.474    11.477    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IPCORE_CLK
    SLICE_X48Y84         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[4]/C
                         clock pessimism              0.114    11.591    
                         clock uncertainty           -0.074    11.517    
    SLICE_X48Y84         FDRE (Setup_fdre_C_R)       -0.429    11.088    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.088    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/data_out_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 0.580ns (9.792%)  route 5.343ns (90.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.654     1.657    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y93         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.699     3.812    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.936 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/FSM_sequential_is_MPU6050_Interface[5]_i_1/O
                         net (fo=337, routed)         3.644     7.580    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/SR[0]
    SLICE_X44Y87         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/data_out_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.477    11.480    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X44Y87         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/data_out_reg_reg[4]/C
                         clock pessimism              0.148    11.628    
                         clock uncertainty           -0.074    11.554    
    SLICE_X44Y87         FDRE (Setup_fdre_C_R)       -0.429    11.125    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/data_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.125    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/GyroY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.580ns (10.056%)  route 5.187ns (89.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.654     1.657    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y93         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.699     3.812    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.936 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/FSM_sequential_is_MPU6050_Interface[5]_i_1/O
                         net (fo=337, routed)         3.488     7.424    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/SR[0]
    SLICE_X34Y82         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/GyroY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.475    11.478    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X34Y82         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/GyroY_reg_reg[1]/C
                         clock pessimism              0.114    11.592    
                         clock uncertainty           -0.074    11.518    
    SLICE_X34Y82         FDRE (Setup_fdre_C_R)       -0.524    10.994    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/GyroY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.994    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/regdata_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.580ns (10.056%)  route 5.187ns (89.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.654     1.657    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y93         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.699     3.812    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.936 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/FSM_sequential_is_MPU6050_Interface[5]_i_1/O
                         net (fo=337, routed)         3.488     7.424    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/SR[0]
    SLICE_X34Y82         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/regdata_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.475    11.478    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X34Y82         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/regdata_reg_reg[1]/C
                         clock pessimism              0.114    11.592    
                         clock uncertainty           -0.074    11.518    
    SLICE_X34Y82         FDRE (Setup_fdre_C_R)       -0.524    10.994    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/regdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.994    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/regdata_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.580ns (10.056%)  route 5.187ns (89.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.654     1.657    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y93         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.699     3.812    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.936 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/FSM_sequential_is_MPU6050_Interface[5]_i_1/O
                         net (fo=337, routed)         3.488     7.424    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/SR[0]
    SLICE_X34Y82         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/regdata_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.475    11.478    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X34Y82         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/regdata_reg_reg[4]/C
                         clock pessimism              0.114    11.592    
                         clock uncertainty           -0.074    11.518    
    SLICE_X34Y82         FDRE (Setup_fdre_C_R)       -0.524    10.994    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/regdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.994    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.510ns (24.020%)  route 4.776ns (75.980%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.696     1.699    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X26Y89         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.518     2.217 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.719     2.936    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg_n_0_[38]
    SLICE_X27Y85         LUT2 (Prop_lut2_I0_O)        0.124     3.060 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.501     3.561    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X28Y85         LUT6 (Prop_lut6_I4_O)        0.124     3.685 f  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[10]_INST_0/O
                         net (fo=1, routed)           0.586     4.271    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_ARADDR[8]
    SLICE_X28Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.395 f  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_5/O
                         net (fo=1, routed)           0.414     4.809    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_5_n_0
    SLICE_X27Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.933 f  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_3/O
                         net (fo=3, routed)           0.872     5.805    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_3_n_0
    SLICE_X32Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.929 f  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_7/O
                         net (fo=9, routed)           0.455     6.384    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_7_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.508 f  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[0]_i_3/O
                         net (fo=8, routed)           0.559     7.067    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[0]_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.191 f  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[7]_i_4/O
                         net (fo=1, routed)           0.670     7.861    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[7]_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.985 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/AXI4_Lite_RDATA_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     7.985    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/D[7]
    SLICE_X36Y88         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.479    11.482    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X36Y88         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[7]/C
                         clock pessimism              0.114    11.596    
                         clock uncertainty           -0.074    11.522    
    SLICE_X36Y88         FDRE (Setup_fdre_C_D)        0.081    11.603    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/enb_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.580ns (10.100%)  route 5.162ns (89.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.654     1.657    system_top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y93         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  system_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=6, routed)           1.699     3.812    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X28Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.936 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/FSM_sequential_is_MPU6050_Interface[5]_i_1/O
                         net (fo=337, routed)         3.463     7.399    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/SR[0]
    SLICE_X46Y88         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/enb_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.478    11.481    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X46Y88         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/enb_reg_reg/C
                         clock pessimism              0.148    11.629    
                         clock uncertainty           -0.074    11.555    
    SLICE_X46Y88         FDRE (Setup_fdre_C_R)       -0.524    11.031    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/enb_reg_reg
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.977ns (31.437%)  route 4.312ns (68.563%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.652     1.655    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X42Y89         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     2.173 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt_reg[6]/Q
                         net (fo=2, routed)           1.107     3.280    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt[6]
    SLICE_X42Y93         LUT6 (Prop_lut6_I0_O)        0.124     3.404 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt[31]_i_18/O
                         net (fo=1, routed)           0.572     3.976    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt[31]_i_18_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124     4.100 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt[31]_i_10/O
                         net (fo=2, routed)           0.302     4.402    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt[31]_i_10_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124     4.526 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt[31]_i_4/O
                         net (fo=34, routed)          0.526     5.053    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/cnt[31]_i_4_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.177 f  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/rw_reg_i_6/O
                         net (fo=1, routed)           0.000     5.177    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/rw_reg_i_6_n_0
    SLICE_X42Y87         MUXF7 (Prop_muxf7_I0_O)      0.209     5.386 f  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/rw_reg_reg_i_4/O
                         net (fo=2, routed)           0.484     5.869    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/rw_reg_reg_i_4_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I2_O)        0.297     6.166 f  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/rw_reg_i_1/O
                         net (fo=5, routed)           0.651     6.817    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/rw
    SLICE_X46Y84         LUT4 (Prop_lut4_I3_O)        0.124     6.941 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr[1]_i_5/O
                         net (fo=1, routed)           0.670     7.611    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr[1]_i_5_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.124     7.735 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr[1]_i_2/O
                         net (fo=1, routed)           0.000     7.735    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr[1]_i_2_n_0
    SLICE_X46Y84         MUXF7 (Prop_muxf7_I0_O)      0.209     7.944 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.944    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[1]_i_1_n_0
    SLICE_X46Y84         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        1.475    11.478    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IPCORE_CLK
    SLICE_X46Y84         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[1]/C
                         clock pessimism              0.114    11.592    
                         clock uncertainty           -0.074    11.518    
    SLICE_X46Y84         FDRE (Setup_fdre_C_D)        0.113    11.631    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  3.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.081%)  route 0.150ns (53.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.658     0.660    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     0.788 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.150     0.938    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.846     0.848    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.005     0.843    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.899    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.850%)  route 0.151ns (54.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.658     0.660    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     0.788 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.151     0.939    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.846     0.848    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.005     0.843    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     0.897    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.836%)  route 0.196ns (58.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.658     0.660    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     0.801 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.196     0.997    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.846     0.848    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.005     0.843    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.945    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.086%)  route 0.176ns (57.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.658     0.660    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     0.788 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.176     0.964    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y98         SRL16E                                       r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.846     0.848    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.005     0.843    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.899    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/proc_sys_reset_0/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.154%)  route 0.229ns (61.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.554     0.556    system_top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.229     0.925    system_top_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X46Y93         FDSE                                         r  system_top_i/proc_sys_reset_0/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.826     0.828    system_top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X46Y93         FDSE                                         r  system_top_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                         clock pessimism             -0.005     0.823    
    SLICE_X46Y93         FDSE (Hold_fdse_C_S)         0.009     0.832    system_top_i/proc_sys_reset_0/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.154%)  route 0.229ns (61.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.554     0.556    system_top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.229     0.925    system_top_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X46Y93         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.826     0.828    system_top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X46Y93         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.005     0.823    
    SLICE_X46Y93         FDRE (Hold_fdre_C_R)         0.009     0.832    system_top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.579     0.581    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.115     0.837    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y97         SRL16E                                       r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.846     0.848    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.234     0.614    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.723    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.559     0.561    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X33Y91         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[13]/Q
                         net (fo=1, routed)           0.110     0.812    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X32Y92         SRLC32E                                      r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.826     0.828    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         SRLC32E                                      r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.251     0.577    
    SLICE_X32Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.694    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.561     0.563    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y97         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/Q
                         net (fo=2, routed)           0.066     0.770    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]
    SLICE_X32Y97         LUT6 (Prop_lut6_I1_O)        0.045     0.815 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_awaddr[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.815    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_AWADDR[6]
    SLICE_X32Y97         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.828     0.830    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X32Y97         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[8]/C
                         clock pessimism             -0.254     0.576    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.121     0.697    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.154%)  route 0.229ns (61.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.554     0.556    system_top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y93         FDRE                                         r  system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  system_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.229     0.925    system_top_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X47Y93         FDSE                                         r  system_top_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1001, routed)        0.826     0.828    system_top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X47Y93         FDSE                                         r  system_top_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism             -0.005     0.823    
    SLICE_X47Y93         FDSE (Hold_fdse_C_S)        -0.018     0.805    system_top_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    system_top_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y84     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y84     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y85     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y83     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y84     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y84     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y86     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/AccelZ_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y87     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/AccelZ_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y89     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_clk_wiz_0_0
  To Clock:  clkfbout_system_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    system_top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



