T_1 F_1 ( int V_1 , void * V_2 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nT_2 V_5 ;\r\nT_1 V_6 = V_7 ;\r\nV_4 -> V_8 = 1 ;\r\nV_5 = F_3 ( V_4 , V_9 ) ;\r\nif ( V_5 & V_10 ) {\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_1 ,\r\nV_5 , ( V_4 -> V_13 . V_14 << 4 ) | V_4 -> V_13 . V_15 ) ;\r\nF_5 ( V_4 ) ;\r\nV_6 = V_16 ;\r\n}\r\nif ( V_5 & V_17 ) {\r\nF_6 ( V_4 ) ;\r\nV_6 = V_16 ;\r\n}\r\nif ( V_5 & V_18 ) {\r\nF_7 ( V_4 ) ;\r\nV_6 = V_16 ;\r\n}\r\nV_4 -> V_8 = 0 ;\r\nreturn V_6 ;\r\n}\r\nvoid F_6 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_5 ;\r\nF_8 ( V_4 -> V_19 , V_20 , 0 ) ;\r\nwhile ( ( V_5 = F_9 ( V_4 -> V_19 , V_21 ) ) &\r\n( V_22 |\r\nV_23 |\r\nV_24 |\r\nV_25 |\r\nV_26 |\r\nV_27 |\r\nV_28 ) ) {\r\nF_8 ( V_4 -> V_19 , V_21 , V_5 ) ;\r\nF_4 ( & V_4 -> V_11 -> V_12 , L_2 ,\r\nV_5 ) ;\r\nif ( V_5 & ( V_24 |\r\nV_23 |\r\nV_22 ) ) {\r\nif ( V_5 & V_24 )\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_3 ,\r\nV_4 -> V_13 . V_14 , V_4 -> V_13 . V_15 ) ;\r\nif ( V_5 & V_23 )\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_4 ) ;\r\nif ( V_5 & V_22 )\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_5 ) ;\r\nF_10 ( V_4 ) ;\r\n}\r\nif ( V_5 & V_25 ) {\r\nF_4 ( & V_4 -> V_11 -> V_12 , L_6 ) ;\r\nF_11 ( V_4 ) ;\r\n}\r\nif ( V_5 & ( V_26 |\r\nV_28 |\r\nV_27 ) ) {\r\nif ( V_5 & V_28 )\r\nF_4 ( & V_4 -> V_11 -> V_12 , L_7 ) ;\r\nif ( V_5 & V_26 )\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_8 ) ;\r\nif ( V_5 & V_27 )\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_9 ) ;\r\nF_12 ( V_4 ) ;\r\n}\r\n}\r\nF_8 ( V_4 -> V_19 , V_20 ,\r\nV_4 -> V_29 . V_30 ) ;\r\n}\r\nvoid F_10 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_31 ;\r\nT_2 V_32 , error ;\r\nT_3 * V_33 ;\r\nstruct V_34 * V_35 , * V_36 ;\r\nunsigned V_37 ;\r\nV_4 -> V_38 ++ ;\r\nV_31 = V_4 -> V_29 . V_39 ;\r\nF_4 ( & V_4 -> V_11 -> V_12 , L_10 , V_31 ) ;\r\nif ( ( V_4 -> V_40 . V_41 != V_42 ) && V_4 -> V_13 . V_15 ) {\r\nwhile ( ! ( V_4 -> V_29 . V_43 [ V_31 ] . V_44 &\r\nV_45 ) ) {\r\nV_33 = & V_4 -> V_29 . V_43 [ V_31 ] ;\r\nV_33 -> V_46 &= V_47 |\r\nV_48 ;\r\nV_33 -> V_46 |= V_49 ;\r\nV_33 -> V_44 = V_45 ;\r\nV_31 = ( V_31 + 1 ) % V_50 ;\r\n}\r\nV_4 -> V_29 . V_39 = V_31 ;\r\nreturn;\r\n}\r\nwhile ( ! ( V_4 -> V_29 . V_43 [ V_31 ] . V_44 &\r\nV_45 ) ) {\r\nV_33 = & V_4 -> V_29 . V_43 [ V_31 ] ;\r\nF_4 ( & V_4 -> V_11 -> V_12 , L_11 ,\r\nV_33 -> V_44 , V_33 -> V_46 ) ;\r\nV_35 = V_4 -> V_29 . V_51 [ V_31 ] ;\r\nV_37 = ( V_33 -> V_44 & V_52 ) >>\r\nV_53 ;\r\nF_4 ( & V_4 -> V_11 -> V_12 , L_12 ,\r\nV_37 ) ;\r\nswitch ( V_4 -> V_40 . V_54 ) {\r\ncase V_55 :\r\nV_37 -= V_56 ;\r\nbreak;\r\ncase V_57 :\r\nV_37 -= V_58 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_33 -> V_44 & V_59 ) {\r\nV_32 = V_60 |\r\nV_61 |\r\nV_62 ;\r\nswitch ( V_4 -> V_40 . V_63 ) {\r\ncase V_64 :\r\nV_32 |= V_65 ;\r\nif ( V_4 -> V_40 . V_54 == V_57 )\r\nV_32 |= V_66 ;\r\nbreak;\r\ncase V_67 :\r\ncase V_68 :\r\nbreak;\r\ndefault:\r\nV_32 = 0 ;\r\n}\r\nif ( V_4 -> V_13 . V_14 ) {\r\nV_32 &= ~ ( V_62 |\r\nV_65 ) ;\r\n}\r\nerror = V_33 -> V_44 & V_32 ;\r\nif ( error ) {\r\nV_4 -> V_13 . V_69 ++ ;\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_13 ,\r\nV_4 -> V_70 . V_71 & V_72 ? 1 : 0 ) ;\r\nV_33 -> V_46 &= V_47 |\r\nV_48 ;\r\nV_33 -> V_46 |= V_49 ;\r\nV_33 -> V_44 = V_45 ;\r\nif ( error & V_60 ) {\r\nif ( ! ( V_4 -> V_70 . V_71 & V_72 ) )\r\nF_13 ( & V_4 -> V_11 -> V_12 ,\r\nL_14 ) ;\r\nV_4 -> V_13 . V_73 ++ ;\r\n}\r\nif ( error & V_61 ) {\r\nif ( ! ( V_4 -> V_70 . V_71 & V_72 ) )\r\nF_13 ( & V_4 -> V_11 -> V_12 ,\r\nL_15 ) ;\r\nV_4 -> V_13 . V_74 ++ ;\r\n} else {\r\nif ( error & V_62 ) {\r\nif ( ! ( V_4 -> V_70 . V_71 & V_72 ) )\r\nF_13 ( & V_4 -> V_11 -> V_12 ,\r\nL_16 ) ;\r\nV_4 -> V_13 . V_75 ++ ;\r\n}\r\nif ( error & V_66 ) {\r\nif ( ! ( V_4 -> V_70 . V_71 & V_72 ) )\r\nF_13 ( & V_4 -> V_11 -> V_12 ,\r\nL_17 ) ;\r\nV_4 -> V_13 . V_76 ++ ;\r\n}\r\n}\r\nif ( error & V_65 ) {\r\nif ( ! ( V_4 -> V_70 . V_71 & V_72 ) )\r\nF_13 ( & V_4 -> V_11 -> V_12 , L_18 ) ;\r\nV_4 -> V_13 . V_77 ++ ;\r\n}\r\nV_31 = ( V_31 + 1 ) % V_50 ;\r\nV_4 -> V_70 . V_71 |= V_72 ;\r\ncontinue;\r\n}\r\n}\r\nV_33 -> V_46 &= V_47 |\r\nV_48 ;\r\nV_33 -> V_46 |= V_49 ;\r\nif ( V_37 > 1600 ) {\r\nV_4 -> V_13 . V_69 ++ ;\r\nV_4 -> V_13 . V_78 ++ ;\r\nif ( ! ( V_4 -> V_70 . V_71 & V_72 ) )\r\nF_13 ( & V_4 -> V_11 -> V_12 , L_19 ,\r\nV_33 -> V_44 ) ;\r\n} else {\r\nV_36 = F_14 ( V_79 ) ;\r\nif ( V_36 != NULL ) {\r\nV_33 -> V_80 = F_15 ( V_36 -> V_81 ) ;\r\nV_4 -> V_29 . V_51 [ V_31 ] = V_36 ;\r\nV_4 -> V_13 . V_82 ++ ;\r\nV_4 -> V_13 . V_83 += V_37 ;\r\nV_35 -> V_12 = V_4 -> V_12 ;\r\nF_16 ( V_35 , V_37 ) ;\r\nF_17 ( V_35 ) ;\r\nV_35 -> V_84 = F_18 ( V_35 , V_35 -> V_12 ) ;\r\nF_19 ( V_35 ) ;\r\nif ( V_4 -> V_70 . V_71 & V_72 ) {\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_20 ) ;\r\nV_4 -> V_70 . V_71 &= ~ V_72 ;\r\n}\r\n} else {\r\nV_4 -> V_13 . V_69 ++ ;\r\nV_4 -> V_13 . V_78 ++ ;\r\n}\r\n}\r\nV_33 -> V_44 = V_45 ;\r\nV_31 = ( V_31 + 1 ) % V_50 ;\r\n}\r\nV_4 -> V_29 . V_39 = V_31 ;\r\nF_8 ( V_4 -> V_19 , V_85 , 0xFFFFFFFF ) ;\r\n}\r\nvoid F_12 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_31 , V_86 ;\r\nT_2 V_87 , error ;\r\nT_4 * V_33 ;\r\nF_20 ( & V_4 -> V_29 . V_88 ) ;\r\nV_31 = V_4 -> V_29 . V_89 ;\r\nV_86 = V_4 -> V_29 . V_90 ;\r\nwhile ( V_31 != V_86 ) {\r\nV_33 = & V_4 -> V_29 . V_91 [ V_31 ] ;\r\nif ( V_33 -> V_92 & V_45 )\r\nbreak;\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_21 ,\r\nV_33 -> V_92 , V_33 -> V_93 ) ;\r\nerror = V_33 -> V_92 & ( V_94 |\r\nV_95 |\r\nV_96 |\r\nV_97 |\r\nV_98 |\r\nV_99 |\r\nV_100 ) ;\r\nV_87 = V_33 -> V_93 & V_101 ;\r\nV_33 -> V_92 = 0 ;\r\nV_33 -> V_93 &= V_102 |\r\nV_103 ;\r\nV_33 -> V_104 = 0 ;\r\nV_4 -> V_29 . V_105 ++ ;\r\nif ( V_87 != V_101 ) {\r\nV_31 = ( V_31 + 1 ) % V_106 ;\r\ncontinue;\r\n}\r\nif ( V_4 -> V_29 . V_107 [ V_31 ] ) {\r\nV_4 -> V_13 . V_108 ++ ;\r\nV_4 -> V_13 . V_109 += V_4 -> V_29 . V_107 [ V_31 ] -> V_110 ;\r\nF_21 ( V_4 -> V_29 . V_107 [ V_31 ] ) ;\r\nV_4 -> V_29 . V_107 [ V_31 ] = NULL ;\r\n}\r\nif ( error > 0 ) {\r\nV_4 -> V_13 . V_111 ++ ;\r\nif ( error & V_95 ) {\r\nF_13 ( & V_4 -> V_11 -> V_12 , L_22 ) ;\r\nV_4 -> V_13 . V_112 ++ ;\r\n}\r\nif ( V_4 -> V_40 . V_41 != V_42 ) {\r\nif ( error & V_96 ) {\r\nF_13 ( & V_4 -> V_11 -> V_12 , L_23 ) ;\r\nV_4 -> V_13 . V_113 ++ ;\r\n}\r\nif ( error & V_97 ) {\r\nF_13 ( & V_4 -> V_11 -> V_12 , L_24 ) ;\r\nV_4 -> V_13 . V_114 ++ ;\r\n}\r\n}\r\nif ( error & V_98 ) {\r\nF_13 ( & V_4 -> V_11 -> V_12 , L_25 ) ;\r\nV_4 -> V_13 . V_115 ++ ;\r\n}\r\nif ( error & V_99 ) {\r\nF_13 ( & V_4 -> V_11 -> V_12 , L_26\r\nL_27 ) ;\r\nV_4 -> V_13 . V_116 ++ ;\r\nF_22 ( & V_4 -> V_29 . V_88 ) ;\r\nF_23 ( V_4 ) ;\r\nreturn;\r\n}\r\nif ( error & V_100 ) {\r\nF_13 ( & V_4 -> V_11 -> V_12 , L_28 ) ;\r\nV_4 -> V_13 . V_117 ++ ;\r\n}\r\n}\r\nV_31 = ( V_31 + 1 ) % V_106 ;\r\n}\r\nV_4 -> V_29 . V_89 = V_31 ;\r\nif ( V_4 -> V_29 . V_118 &&\r\n( V_4 -> V_29 . V_105 >= ( V_106 / 2 ) ) ) {\r\nV_4 -> V_29 . V_118 = 0 ;\r\nF_24 ( V_4 -> V_12 ) ;\r\n}\r\nF_22 ( & V_4 -> V_29 . V_88 ) ;\r\n}\r\nvoid F_11 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_5 ;\r\nF_25 ( V_4 , V_119 ) ;\r\nV_5 = F_9 ( V_4 -> V_19 , V_120 ) ;\r\nF_26 ( V_4 -> V_19 , V_120 ,\r\nV_121 ) ;\r\nswitch ( V_5 & V_121 ) {\r\ncase V_122 :\r\nF_27 ( V_4 -> V_19 , V_120 ,\r\nV_123 ) ;\r\nbreak;\r\ncase V_123 :\r\nF_27 ( V_4 -> V_19 , V_120 ,\r\nV_124 ) ;\r\nbreak;\r\ncase V_124 :\r\nF_27 ( V_4 -> V_19 , V_120 ,\r\nV_125 ) ;\r\nbreak;\r\ncase V_125 :\r\ndefault:\r\nF_27 ( V_4 -> V_19 , V_120 ,\r\nV_126 ) ;\r\nbreak;\r\n}\r\nF_25 ( V_4 , V_127 ) ;\r\n}\r\nvoid F_7 ( struct V_3 * V_4 )\r\n{\r\nT_2 V_128 , V_129 ;\r\n#if 0\r\nexar7250_write(sc, SBE_2T3E3_FRAMER_REG_BLOCK_INTERRUPT_ENABLE, 0);\r\n#endif\r\nV_129 = V_4 -> V_13 . V_15 ;\r\nV_128 = F_28 ( V_4 , V_130 ) ;\r\nF_4 ( & V_4 -> V_11 -> V_12 , L_29 , V_128 ) ;\r\nswitch ( V_4 -> V_40 . V_131 ) {\r\ncase V_132 :\r\ncase V_133 :\r\nF_29 ( V_4 , V_128 ) ;\r\nbreak;\r\ncase V_134 :\r\ncase V_135 :\r\nF_30 ( V_4 , V_128 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_4 -> V_13 . V_15 != V_129 ) {\r\nif ( V_4 -> V_13 . V_15 ) {\r\nif ( V_4 -> V_40 . V_41 == V_136 ) {\r\nF_4 ( & V_4 -> V_11 -> V_12 , L_30 ) ;\r\nF_31 ( V_4 ) ;\r\n}\r\n} else if ( V_4 -> V_70 . V_71 & V_137 ) {\r\nF_4 ( & V_4 -> V_11 -> V_12 , L_31 ) ;\r\nV_4 -> V_13 . V_15 = 1 ;\r\nF_10 ( V_4 ) ;\r\nV_4 -> V_13 . V_15 = 0 ;\r\nif ( V_4 -> V_40 . V_138 ) {\r\nF_32 ( V_4 , V_119 ) ;\r\nF_32 ( V_4 , V_127 ) ;\r\n}\r\nF_33 ( V_4 ) ;\r\n}\r\n}\r\n#if 0\r\nexar7250_write(sc, SBE_2T3E3_FRAMER_REG_BLOCK_INTERRUPT_ENABLE,\r\nSBE_2T3E3_FRAMER_VAL_RX_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_TX_INTERRUPT_ENABLE\r\n);\r\n#endif\r\n}\r\nvoid F_30 ( struct V_3 * V_4 , T_2 V_139 )\r\n{\r\nT_2 V_128 , V_140 ;\r\nif ( V_139 & V_141 ) {\r\nV_128 = F_28 ( V_4 , V_142 ) ;\r\nif ( V_128 ) {\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_32 ,\r\nV_128 ) ;\r\nV_140 = F_28 ( V_4 , V_143 ) ;\r\n#if 0\r\nif (status & SBE_2T3E3_FRAMER_VAL_T3_RX_LOS_INTERRUPT_STATUS) {\r\ndev_dbg(&sc->pdev->dev,\r\n"Framer interrupt T3: LOS\n");\r\nsc->s.LOS = result & SBE_2T3E3_FRAMER_VAL_T3_RX_LOS ? 1 : 0;\r\n}\r\n#else\r\nF_5 ( V_4 ) ;\r\n#endif\r\nif ( V_128 & V_144 ) {\r\nV_4 -> V_13 . V_15 = V_140 & V_145 ? 1 : 0 ;\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_33 ,\r\nV_4 -> V_13 . V_15 ) ;\r\n}\r\nF_34 ( V_4 , V_146 ,\r\nV_147 |\r\nV_148 ) ;\r\n#if 0\r\nSBE_2T3E3_FRAMER_VAL_T3_RX_CP_BIT_ERROR_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_T3_RX_LOS_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_T3_RX_AIS_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_T3_RX_IDLE_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_T3_RX_FERF_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_T3_RX_AIC_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_T3_RX_OOF_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_T3_RX_P_BIT_INTERRUPT_ENABLE\r\n#endif\r\n}\r\nV_128 = F_28 ( V_4 , V_149 ) ;\r\nif ( V_128 ) {\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_34 ,\r\nV_128 ) ;\r\n#if 0\r\nexar7250_write(sc, SBE_2T3E3_FRAMER_REG_T3_RX_FEAC_INTERRUPT_ENABLE_STATUS,\r\nSBE_2T3E3_FRAMER_VAL_T3_RX_FEAC_REMOVE_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_T3_RX_FEAC_VALID_INTERRUPT_ENABLE\r\n);\r\n#endif\r\n}\r\nV_128 = F_28 ( V_4 , V_150 ) ;\r\nif ( V_128 )\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_35 ,\r\nV_128 ) ;\r\n}\r\nif ( V_139 & V_151 ) {\r\nV_128 = F_28 ( V_4 , V_152 ) ;\r\nF_4 ( & V_4 -> V_11 -> V_12 , L_36 ,\r\nV_128 ) ;\r\nV_128 = F_28 ( V_4 , V_153 ) ;\r\nF_4 ( & V_4 -> V_11 -> V_12 , L_37 ,\r\nV_128 ) ;\r\n}\r\n}\r\nvoid F_29 ( struct V_3 * V_4 , T_2 V_139 )\r\n{\r\nT_2 V_128 , V_140 ;\r\nif ( V_139 & V_141 ) {\r\nV_128 = F_28 ( V_4 , V_154 ) ;\r\nif ( V_128 ) {\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_38 ,\r\nV_128 ) ;\r\nV_140 = F_28 ( V_4 , V_155 ) ;\r\n#if 0\r\nif (status & SBE_2T3E3_FRAMER_VAL_E3_RX_LOS_INTERRUPT_STATUS) {\r\ndev_dbg(&sc->pdev->dev,\r\n"Framer interrupt E3: LOS\n");\r\nsc->s.LOS = result & SBE_2T3E3_FRAMER_VAL_E3_RX_LOS ? 1 : 0;\r\n}\r\n#else\r\nF_5 ( V_4 ) ;\r\n#endif\r\nif ( V_128 & V_156 ) {\r\nV_4 -> V_13 . V_15 = V_140 & V_157 ? 1 : 0 ;\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_39 ,\r\nV_4 -> V_13 . V_15 ) ;\r\n}\r\nF_34 ( V_4 , V_158 ,\r\nV_159 |\r\nV_160\r\n) ;\r\n#if 0\r\nSBE_2T3E3_FRAMER_VAL_E3_RX_COFA_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_E3_RX_OOF_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_E3_RX_LOF_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_E3_RX_LOS_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_E3_RX_AIS_INTERRUPT_ENABLE\r\n#endif\r\n}\r\nV_128 = F_28 ( V_4 , V_161 ) ;\r\nif ( V_128 ) {\r\nF_4 ( & V_4 -> V_11 -> V_12 ,\r\nL_40 ,\r\nV_128 ) ;\r\n#if 0\r\nexar7250_write(sc, SBE_2T3E3_FRAMER_REG_E3_RX_INTERRUPT_ENABLE_2,\r\nSBE_2T3E3_FRAMER_VAL_E3_RX_FEBE_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_E3_RX_FERF_INTERRUPT_ENABLE |\r\nSBE_2T3E3_FRAMER_VAL_E3_RX_FRAMING_BYTE_ERROR_INTERRUPT_ENABLE);\r\n#endif\r\n}\r\n}\r\nif ( V_139 & V_151 ) {\r\nV_128 = F_28 ( V_4 , V_162 ) ;\r\nF_4 ( & V_4 -> V_11 -> V_12 , L_41 ,\r\nV_128 ) ;\r\n}\r\n}
