Analysis & Synthesis report for DirectDigitalSynthesizer
Sun Jun 30 10:30:03 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated
 14. Source assignments for TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated
 15. Parameter Settings for User Entity Instance: SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Mod1
 20. Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Div2
 21. Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Mod3
 22. Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Mod0
 23. Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Div3
 24. Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Mod4
 25. Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Div1
 26. Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Mod2
 27. Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Div4
 28. Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Mod5
 29. Partition Dependent Files
 30. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 31. Port Connectivity Checks: "PWMWave:P2"
 32. SignalTap II Logic Analyzer Settings
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 30 10:30:03 2019       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; DirectDigitalSynthesizer                    ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone II                                  ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Option                                                                     ; Setting            ; Default Value            ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Device                                                                     ; EP2C5Q208C8        ;                          ;
; Top-level entity name                                                      ; top                ; DirectDigitalSynthesizer ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX            ;
; Use smart compilation                                                      ; Off                ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                       ;
; Enable compact report table                                                ; Off                ; Off                      ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                     ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                      ;
; Preserve fewer node names                                                  ; On                 ; On                       ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                      ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                ;
; State Machine Processing                                                   ; Auto               ; Auto                     ;
; Safe State Machine                                                         ; Off                ; Off                      ;
; Extract Verilog State Machines                                             ; On                 ; On                       ;
; Extract VHDL State Machines                                                ; On                 ; On                       ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                      ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                     ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                       ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                       ;
; Parallel Synthesis                                                         ; On                 ; On                       ;
; DSP Block Balancing                                                        ; Auto               ; Auto                     ;
; NOT Gate Push-Back                                                         ; On                 ; On                       ;
; Power-Up Don't Care                                                        ; On                 ; On                       ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                      ;
; Remove Duplicate Registers                                                 ; On                 ; On                       ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                      ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                      ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                      ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                      ;
; Ignore SOFT Buffers                                                        ; On                 ; On                       ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                      ;
; Optimization Technique                                                     ; Balanced           ; Balanced                 ;
; Carry Chain Length                                                         ; 70                 ; 70                       ;
; Auto Carry Chains                                                          ; On                 ; On                       ;
; Auto Open-Drain Pins                                                       ; On                 ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                      ;
; Auto ROM Replacement                                                       ; On                 ; On                       ;
; Auto RAM Replacement                                                       ; On                 ; On                       ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                     ;
; Auto Clock Enable Replacement                                              ; On                 ; On                       ;
; Strict RAM Replacement                                                     ; Off                ; Off                      ;
; Allow Synchronous Control Signals                                          ; On                 ; On                       ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                      ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                      ;
; Auto Resource Sharing                                                      ; Off                ; Off                      ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                       ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                      ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                      ;
; Report Parameter Settings                                                  ; On                 ; On                       ;
; Report Source Assignments                                                  ; On                 ; On                       ;
; Report Connectivity Checks                                                 ; On                 ; On                       ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                      ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                        ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation       ;
; HDL message level                                                          ; Level2             ; Level2                   ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                      ;
; Clock MUX Protection                                                       ; On                 ; On                       ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                      ;
; Block Design Naming                                                        ; Auto               ; Auto                     ;
; SDC constraint protection                                                  ; Off                ; Off                      ;
; Synthesis Effort                                                           ; Auto               ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                       ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                      ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                   ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                     ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                       ;
; Synthesis Seed                                                             ; 1                  ; 1                        ;
+----------------------------------------------------------------------------+--------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  50.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; debounce.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/m1899/Desktop/DDSProject/debounce.v                                             ;         ;
; Button.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/m1899/Desktop/DDSProject/Button.v                                               ;         ;
; phase.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/m1899/Desktop/DDSProject/phase.v                                                ;         ;
; TriangularWave.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/m1899/Desktop/DDSProject/TriangularWave.v                                       ;         ;
; top.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/m1899/Desktop/DDSProject/top.v                                                  ;         ;
; SinWave.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/m1899/Desktop/DDSProject/SinWave.v                                              ;         ;
; PWMWave.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/m1899/Desktop/DDSProject/PWMWave.v                                              ;         ;
; ControlPanel.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/m1899/Desktop/DDSProject/ControlPanel.v                                         ;         ;
; ClockGenerator.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/m1899/Desktop/DDSProject/ClockGenerator.v                                       ;         ;
; SinROM.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/m1899/Desktop/DDSProject/SinROM.v                                               ;         ;
; TriangularROM.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/m1899/Desktop/DDSProject/TriangularROM.v                                        ;         ;
; led_show.v                       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/m1899/Desktop/DDSProject/led_show.v                                             ;         ;
; led_decoder.v                    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/m1899/Desktop/DDSProject/led_decoder.v                                          ;         ;
; buttonedge.v                     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/m1899/Desktop/DDSProject/buttonedge.v                                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_th71.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/m1899/Desktop/DDSProject/db/altsyncram_th71.tdf                                 ;         ;
; sinetable.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/m1899/Desktop/DDSProject/sinetable.mif                                          ;         ;
; db/altsyncram_1681.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/m1899/Desktop/DDSProject/db/altsyncram_1681.tdf                                 ;         ;
; triangulartable.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/m1899/Desktop/DDSProject/triangulartable.mif                                    ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction                 ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                 ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                 ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                 ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                 ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_sp14.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/m1899/Desktop/DDSProject/db/altsyncram_sp14.tdf                                 ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_aoc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/m1899/Desktop/DDSProject/db/mux_aoc.tdf                                         ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/m1899/Desktop/DDSProject/db/decode_rqf.tdf                                      ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_tbi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/m1899/Desktop/DDSProject/db/cntr_tbi.tdf                                        ;         ;
; db/cntr_02j.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/m1899/Desktop/DDSProject/db/cntr_02j.tdf                                        ;         ;
; db/cntr_sbi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/m1899/Desktop/DDSProject/db/cntr_sbi.tdf                                        ;         ;
; db/cmpr_8cc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/m1899/Desktop/DDSProject/db/cmpr_8cc.tdf                                        ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/m1899/Desktop/DDSProject/db/cntr_gui.tdf                                        ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/m1899/Desktop/DDSProject/db/cmpr_5cc.tdf                                        ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                 ; c:/programfiles/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+---------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+---------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |top|SinWave:S1|SinROM:ROM1               ; C:/Users/m1899/Desktop/DDSProject/SinROM.v        ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |top|TriangularWave:T1|TriangularROM:ROM1 ; C:/Users/m1899/Desktop/DDSProject/TriangularROM.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+---------------------------------------------------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; yes         ; Dependent files changed ;
; sld_hub:auto_hub               ; yes         ; Parameters changed      ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes     ;
+--------------------------------+-------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                      ;
+-------------+------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy   ; File Name  ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------+------------+-------------------+----------+----------------------------------+----------------------------------+
; led_show:L1 ; led_show.v ; Project Directory ; Checksum ; ca989b42d4a1675f7eae87b39676c84d ; 7963aee4bfe03885ccd6096ec1c502f8 ;
+-------------+------------+-------------------+----------+----------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                         ; 3590 (1)          ; 186 (0)      ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                             ; work         ;
;    |Button:B1|                               ; 546 (96)          ; 102 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Button:B1                                                                                                   ; work         ;
;       |buttonedge:PushButtonedge0|           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Button:B1|buttonedge:PushButtonedge0                                                                        ; work         ;
;       |buttonedge:PushButtonedge1|           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Button:B1|buttonedge:PushButtonedge1                                                                        ; work         ;
;       |buttonedge:PushButtonedge2|           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Button:B1|buttonedge:PushButtonedge2                                                                        ; work         ;
;       |debounce:PushButton0|                 ; 147 (147)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Button:B1|debounce:PushButton0                                                                              ; work         ;
;       |debounce:PushButton1|                 ; 147 (147)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Button:B1|debounce:PushButton1                                                                              ; work         ;
;       |debounce:PushButton2|                 ; 147 (147)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Button:B1|debounce:PushButton2                                                                              ; work         ;
;    |ClockGenerator:C1|                       ; 458 (458)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ClockGenerator:C1                                                                                           ; work         ;
;    |ControlPanel:Control|                    ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ControlPanel:Control                                                                                        ; work         ;
;    |PWMWave:P1|                              ; 97 (97)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PWMWave:P1                                                                                                  ; work         ;
;    |PWMWave:P2|                              ; 11 (11)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PWMWave:P2                                                                                                  ; work         ;
;    |SinWave:S1|                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SinWave:S1                                                                                                  ; work         ;
;       |SinROM:ROM1|                          ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SinWave:S1|SinROM:ROM1                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component                                                      ; work         ;
;             |altsyncram_th71:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated                       ; work         ;
;    |TriangularWave:T1|                       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|TriangularWave:T1                                                                                           ; work         ;
;       |TriangularROM:ROM1|                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|TriangularWave:T1|TriangularROM:ROM1                                                                        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component                                        ; work         ;
;             |altsyncram_1681:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated         ; work         ;
;    |led_show:L1|                             ; 1857 (45)         ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1                                                                                                 ; work         ;
;       |led_decoder:D1|                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|led_decoder:D1                                                                                  ; work         ;
;       |lpm_divide:Div0|                      ; 242 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_cem:auto_generated|     ; 242 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated                                                   ; work         ;
;             |sign_div_unsign_mlh:divider|    ; 242 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider                       ; work         ;
;                |alt_u_div_e2f:divider|       ; 242 (242)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider ; work         ;
;       |lpm_divide:Div1|                      ; 351 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_pfm:auto_generated|     ; 351 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div1|lpm_divide_pfm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_3nh:divider|    ; 351 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div1|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider                       ; work         ;
;                |alt_u_div_85f:divider|       ; 351 (351)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div1|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider ; work         ;
;       |lpm_divide:Div2|                      ; 295 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_tfm:auto_generated|     ; 295 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div2|lpm_divide_tfm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_7nh:divider|    ; 295 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider                       ; work         ;
;                |alt_u_div_g5f:divider|       ; 295 (295)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider ; work         ;
;       |lpm_divide:Div3|                      ; 195 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div3                                                                                 ; work         ;
;          |lpm_divide_2gm:auto_generated|     ; 195 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div3|lpm_divide_2gm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_cnh:divider|    ; 195 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div3|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider                       ; work         ;
;                |alt_u_div_n5f:divider|       ; 195 (195)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div3|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_n5f:divider ; work         ;
;       |lpm_divide:Div4|                      ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div4                                                                                 ; work         ;
;          |lpm_divide_qfm:auto_generated|     ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div4|lpm_divide_qfm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_4nh:divider|    ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div4|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider                       ; work         ;
;                |alt_u_div_a5f:divider|       ; 62 (62)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Div4|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider ; work         ;
;       |lpm_divide:Mod0|                      ; 247 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_f6m:auto_generated|     ; 247 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_mlh:divider|    ; 247 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider                       ; work         ;
;                |alt_u_div_e2f:divider|       ; 247 (247)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider ; work         ;
;       |lpm_divide:Mod1|                      ; 206 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_f6m:auto_generated|     ; 206 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_mlh:divider|    ; 206 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider                       ; work         ;
;                |alt_u_div_e2f:divider|       ; 206 (206)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider ; work         ;
;       |lpm_divide:Mod2|                      ; 118 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod2                                                                                 ; work         ;
;          |lpm_divide_f6m:auto_generated|     ; 118 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_mlh:divider|    ; 118 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider                       ; work         ;
;                |alt_u_div_e2f:divider|       ; 118 (118)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider ; work         ;
;       |lpm_divide:Mod3|                      ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod3                                                                                 ; work         ;
;          |lpm_divide_f6m:auto_generated|     ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_mlh:divider|    ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider                       ; work         ;
;                |alt_u_div_e2f:divider|       ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider ; work         ;
;       |lpm_divide:Mod4|                      ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod4                                                                                 ; work         ;
;          |lpm_divide_f6m:auto_generated|     ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod4|lpm_divide_f6m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_mlh:divider|    ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod4|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider                       ; work         ;
;                |alt_u_div_e2f:divider|       ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_show:L1|lpm_divide:Mod4|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider ; work         ;
;    |lpm_divide:Div0|                         ; 583 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_divide:Div0                                                                                             ; work         ;
;       |lpm_divide_hem:auto_generated|        ; 583 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_divide:Div0|lpm_divide_hem:auto_generated                                                               ; work         ;
;          |sign_div_unsign_rlh:divider|       ; 583 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider                                   ; work         ;
;             |alt_u_div_o2f:divider|          ; 583 (583)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider             ; work         ;
;    |phase:phaseControler|                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|phase:phaseControler                                                                                        ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Button:B1|PWMDuty[31]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[30]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[29]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[28]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[27]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[26]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[25]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[24]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[23]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[22]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[21]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[20]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[19]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[18]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[17]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[16]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[15]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[14]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[13]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[12]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[11]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[10]                               ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[9]                                ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[8]                                ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[7]                                ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[6]                                ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[5]                                ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[4]                                ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[3]                                ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[2]                                ; Button:B1|WideOr9             ; yes                    ;
; Button:B1|PWMDuty[1]                                ; Button:B1|WideOr9             ; yes                    ;
; phase:phaseControler|phase[30]                      ; phase:phaseControler|WideNor0 ; yes                    ;
; phase:phaseControler|phase[31]                      ; phase:phaseControler|WideNor0 ; yes                    ;
; ClockGenerator:C1|Step[7]                           ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[8]                           ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[9]                           ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[10]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[0]                           ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[1]                           ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[2]                           ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[3]                           ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[4]                           ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[5]                           ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[6]                           ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[11]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[12]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[13]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[14]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[15]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[16]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[17]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[18]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[19]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[20]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[21]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[22]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[23]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[24]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[25]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[26]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[27]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[28]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[29]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; ClockGenerator:C1|Step[30]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; Button:B1|Phasesub                                  ; Button:B1|Phasesub            ; yes                    ;
; Button:B1|Phaseadd                                  ; Button:B1|Phaseadd            ; yes                    ;
; ClockGenerator:C1|Step[31]                          ; ClockGenerator:C1|WideOr0     ; yes                    ;
; Button:B1|Switchadd                                 ; Button:B1|Switchadd           ; yes                    ;
; Button:B1|SwitchMicrosub                            ; Button:B1|SwitchMicrosub      ; yes                    ;
; Button:B1|SwitchNanosub                             ; Button:B1|SwitchNanosub       ; yes                    ;
; Button:B1|SwitchNanoadd                             ; Button:B1|SwitchNanoadd       ; yes                    ;
; Button:B1|SwitchMicroadd                            ; Button:B1|SwitchMicroadd      ; yes                    ;
; Button:B1|Switchsub                                 ; Button:B1|Switchsub           ; yes                    ;
; Number of user-specified and inferred latches = 73  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; PWMWave:P2|PWMout[1..15]                ; Merged with PWMWave:P2|PWMout[0]            ;
; PWMWave:P1|PWMout[1..15]                ; Merged with PWMWave:P1|PWMout[0]            ;
; PWMWave:P2|SynthesisedPhase[0]          ; Merged with PWMWave:P1|SynthesisedPhase[0]  ;
; PWMWave:P2|SynthesisedPhase[1]          ; Merged with PWMWave:P1|SynthesisedPhase[1]  ;
; PWMWave:P2|SynthesisedPhase[2]          ; Merged with PWMWave:P1|SynthesisedPhase[2]  ;
; PWMWave:P2|SynthesisedPhase[3]          ; Merged with PWMWave:P1|SynthesisedPhase[3]  ;
; PWMWave:P2|SynthesisedPhase[4]          ; Merged with PWMWave:P1|SynthesisedPhase[4]  ;
; PWMWave:P2|SynthesisedPhase[5]          ; Merged with PWMWave:P1|SynthesisedPhase[5]  ;
; PWMWave:P2|SynthesisedPhase[6]          ; Merged with PWMWave:P1|SynthesisedPhase[6]  ;
; PWMWave:P2|SynthesisedPhase[7]          ; Merged with PWMWave:P1|SynthesisedPhase[7]  ;
; PWMWave:P2|SynthesisedPhase[8]          ; Merged with PWMWave:P1|SynthesisedPhase[8]  ;
; PWMWave:P2|SynthesisedPhase[9]          ; Merged with PWMWave:P1|SynthesisedPhase[9]  ;
; PWMWave:P2|SynthesisedPhase[10]         ; Merged with PWMWave:P1|SynthesisedPhase[10] ;
; PWMWave:P2|SynthesisedPhase[11]         ; Merged with PWMWave:P1|SynthesisedPhase[11] ;
; PWMWave:P2|SynthesisedPhase[12]         ; Merged with PWMWave:P1|SynthesisedPhase[12] ;
; PWMWave:P2|SynthesisedPhase[13]         ; Merged with PWMWave:P1|SynthesisedPhase[13] ;
; PWMWave:P2|SynthesisedPhase[14]         ; Merged with PWMWave:P1|SynthesisedPhase[14] ;
; PWMWave:P2|SynthesisedPhase[15]         ; Merged with PWMWave:P1|SynthesisedPhase[15] ;
; PWMWave:P2|SynthesisedPhase[16]         ; Merged with PWMWave:P1|SynthesisedPhase[16] ;
; PWMWave:P2|SynthesisedPhase[17]         ; Merged with PWMWave:P1|SynthesisedPhase[17] ;
; PWMWave:P2|SynthesisedPhase[18]         ; Merged with PWMWave:P1|SynthesisedPhase[18] ;
; PWMWave:P2|SynthesisedPhase[19]         ; Merged with PWMWave:P1|SynthesisedPhase[19] ;
; PWMWave:P2|SynthesisedPhase[20]         ; Merged with PWMWave:P1|SynthesisedPhase[20] ;
; SinWave:S1|SynthesisedPhase[20]         ; Merged with PWMWave:P1|SynthesisedPhase[20] ;
; PWMWave:P2|SynthesisedPhase[21]         ; Merged with PWMWave:P1|SynthesisedPhase[21] ;
; SinWave:S1|SynthesisedPhase[21]         ; Merged with PWMWave:P1|SynthesisedPhase[21] ;
; TriangularWave:T1|SynthesisedPhase[21]  ; Merged with PWMWave:P1|SynthesisedPhase[21] ;
; PWMWave:P2|SynthesisedPhase[22]         ; Merged with PWMWave:P1|SynthesisedPhase[22] ;
; SinWave:S1|SynthesisedPhase[22]         ; Merged with PWMWave:P1|SynthesisedPhase[22] ;
; TriangularWave:T1|SynthesisedPhase[22]  ; Merged with PWMWave:P1|SynthesisedPhase[22] ;
; PWMWave:P2|SynthesisedPhase[23]         ; Merged with PWMWave:P1|SynthesisedPhase[23] ;
; SinWave:S1|SynthesisedPhase[23]         ; Merged with PWMWave:P1|SynthesisedPhase[23] ;
; TriangularWave:T1|SynthesisedPhase[23]  ; Merged with PWMWave:P1|SynthesisedPhase[23] ;
; PWMWave:P2|SynthesisedPhase[24]         ; Merged with PWMWave:P1|SynthesisedPhase[24] ;
; SinWave:S1|SynthesisedPhase[24]         ; Merged with PWMWave:P1|SynthesisedPhase[24] ;
; TriangularWave:T1|SynthesisedPhase[24]  ; Merged with PWMWave:P1|SynthesisedPhase[24] ;
; PWMWave:P2|SynthesisedPhase[25]         ; Merged with PWMWave:P1|SynthesisedPhase[25] ;
; SinWave:S1|SynthesisedPhase[25]         ; Merged with PWMWave:P1|SynthesisedPhase[25] ;
; TriangularWave:T1|SynthesisedPhase[25]  ; Merged with PWMWave:P1|SynthesisedPhase[25] ;
; PWMWave:P2|SynthesisedPhase[26]         ; Merged with PWMWave:P1|SynthesisedPhase[26] ;
; SinWave:S1|SynthesisedPhase[26]         ; Merged with PWMWave:P1|SynthesisedPhase[26] ;
; TriangularWave:T1|SynthesisedPhase[26]  ; Merged with PWMWave:P1|SynthesisedPhase[26] ;
; PWMWave:P2|SynthesisedPhase[27]         ; Merged with PWMWave:P1|SynthesisedPhase[27] ;
; SinWave:S1|SynthesisedPhase[27]         ; Merged with PWMWave:P1|SynthesisedPhase[27] ;
; TriangularWave:T1|SynthesisedPhase[27]  ; Merged with PWMWave:P1|SynthesisedPhase[27] ;
; PWMWave:P2|SynthesisedPhase[28]         ; Merged with PWMWave:P1|SynthesisedPhase[28] ;
; SinWave:S1|SynthesisedPhase[28]         ; Merged with PWMWave:P1|SynthesisedPhase[28] ;
; TriangularWave:T1|SynthesisedPhase[28]  ; Merged with PWMWave:P1|SynthesisedPhase[28] ;
; PWMWave:P2|SynthesisedPhase[29]         ; Merged with PWMWave:P1|SynthesisedPhase[29] ;
; SinWave:S1|SynthesisedPhase[29]         ; Merged with PWMWave:P1|SynthesisedPhase[29] ;
; TriangularWave:T1|SynthesisedPhase[29]  ; Merged with PWMWave:P1|SynthesisedPhase[29] ;
; PWMWave:P2|SynthesisedPhase[30]         ; Merged with PWMWave:P1|SynthesisedPhase[30] ;
; SinWave:S1|SynthesisedPhase[30]         ; Merged with PWMWave:P1|SynthesisedPhase[30] ;
; TriangularWave:T1|SynthesisedPhase[30]  ; Merged with PWMWave:P1|SynthesisedPhase[30] ;
; PWMWave:P2|SynthesisedPhase[31]         ; Merged with PWMWave:P1|SynthesisedPhase[31] ;
; SinWave:S1|SynthesisedPhase[31]         ; Merged with PWMWave:P1|SynthesisedPhase[31] ;
; TriangularWave:T1|SynthesisedPhase[31]  ; Merged with PWMWave:P1|SynthesisedPhase[31] ;
; PWMWave:P2|address[0]                   ; Merged with PWMWave:P1|address[0]           ;
; SinWave:S1|address[0]                   ; Merged with PWMWave:P1|address[0]           ;
; TriangularWave:T1|address[0]            ; Merged with PWMWave:P1|address[0]           ;
; PWMWave:P2|address[1]                   ; Merged with PWMWave:P1|address[1]           ;
; SinWave:S1|address[1]                   ; Merged with PWMWave:P1|address[1]           ;
; TriangularWave:T1|address[1]            ; Merged with PWMWave:P1|address[1]           ;
; PWMWave:P2|address[2]                   ; Merged with PWMWave:P1|address[2]           ;
; SinWave:S1|address[2]                   ; Merged with PWMWave:P1|address[2]           ;
; TriangularWave:T1|address[2]            ; Merged with PWMWave:P1|address[2]           ;
; PWMWave:P2|address[3]                   ; Merged with PWMWave:P1|address[3]           ;
; SinWave:S1|address[3]                   ; Merged with PWMWave:P1|address[3]           ;
; TriangularWave:T1|address[3]            ; Merged with PWMWave:P1|address[3]           ;
; PWMWave:P2|address[4]                   ; Merged with PWMWave:P1|address[4]           ;
; SinWave:S1|address[4]                   ; Merged with PWMWave:P1|address[4]           ;
; TriangularWave:T1|address[4]            ; Merged with PWMWave:P1|address[4]           ;
; PWMWave:P2|address[5]                   ; Merged with PWMWave:P1|address[5]           ;
; SinWave:S1|address[5]                   ; Merged with PWMWave:P1|address[5]           ;
; TriangularWave:T1|address[5]            ; Merged with PWMWave:P1|address[5]           ;
; PWMWave:P2|address[6]                   ; Merged with PWMWave:P1|address[6]           ;
; SinWave:S1|address[6]                   ; Merged with PWMWave:P1|address[6]           ;
; TriangularWave:T1|address[6]            ; Merged with PWMWave:P1|address[6]           ;
; PWMWave:P2|address[7]                   ; Merged with PWMWave:P1|address[7]           ;
; SinWave:S1|address[7]                   ; Merged with PWMWave:P1|address[7]           ;
; TriangularWave:T1|address[7]            ; Merged with PWMWave:P1|address[7]           ;
; PWMWave:P2|address[8]                   ; Merged with PWMWave:P1|address[8]           ;
; SinWave:S1|address[8]                   ; Merged with PWMWave:P1|address[8]           ;
; TriangularWave:T1|address[8]            ; Merged with PWMWave:P1|address[8]           ;
; PWMWave:P2|address[9]                   ; Merged with PWMWave:P1|address[9]           ;
; SinWave:S1|address[9]                   ; Merged with PWMWave:P1|address[9]           ;
; TriangularWave:T1|address[9]            ; Merged with PWMWave:P1|address[9]           ;
; PWMWave:P2|address[10]                  ; Merged with PWMWave:P1|address[10]          ;
; SinWave:S1|address[10]                  ; Merged with PWMWave:P1|address[10]          ;
; TriangularWave:T1|address[10]           ; Merged with PWMWave:P1|address[10]          ;
; PWMWave:P2|address[11]                  ; Merged with PWMWave:P1|address[11]          ;
; SinWave:S1|address[11]                  ; Merged with PWMWave:P1|address[11]          ;
; TriangularWave:T1|address[11]           ; Merged with PWMWave:P1|address[11]          ;
; PWMWave:P2|address[12]                  ; Merged with PWMWave:P1|address[12]          ;
; SinWave:S1|address[12]                  ; Merged with PWMWave:P1|address[12]          ;
; TriangularWave:T1|address[12]           ; Merged with PWMWave:P1|address[12]          ;
; PWMWave:P2|address[13]                  ; Merged with PWMWave:P1|address[13]          ;
; SinWave:S1|address[13]                  ; Merged with PWMWave:P1|address[13]          ;
; TriangularWave:T1|address[13]           ; Merged with PWMWave:P1|address[13]          ;
; PWMWave:P2|address[14]                  ; Merged with PWMWave:P1|address[14]          ;
; SinWave:S1|address[14]                  ; Merged with PWMWave:P1|address[14]          ;
; TriangularWave:T1|address[14]           ; Merged with PWMWave:P1|address[14]          ;
; PWMWave:P2|address[15]                  ; Merged with PWMWave:P1|address[15]          ;
; SinWave:S1|address[15]                  ; Merged with PWMWave:P1|address[15]          ;
; TriangularWave:T1|address[15]           ; Merged with PWMWave:P1|address[15]          ;
; PWMWave:P2|address[16]                  ; Merged with PWMWave:P1|address[16]          ;
; SinWave:S1|address[16]                  ; Merged with PWMWave:P1|address[16]          ;
; TriangularWave:T1|address[16]           ; Merged with PWMWave:P1|address[16]          ;
; PWMWave:P2|address[17]                  ; Merged with PWMWave:P1|address[17]          ;
; SinWave:S1|address[17]                  ; Merged with PWMWave:P1|address[17]          ;
; TriangularWave:T1|address[17]           ; Merged with PWMWave:P1|address[17]          ;
; PWMWave:P2|address[18]                  ; Merged with PWMWave:P1|address[18]          ;
; SinWave:S1|address[18]                  ; Merged with PWMWave:P1|address[18]          ;
; TriangularWave:T1|address[18]           ; Merged with PWMWave:P1|address[18]          ;
; PWMWave:P2|address[19]                  ; Merged with PWMWave:P1|address[19]          ;
; SinWave:S1|address[19]                  ; Merged with PWMWave:P1|address[19]          ;
; TriangularWave:T1|address[19]           ; Merged with PWMWave:P1|address[19]          ;
; PWMWave:P2|address[20]                  ; Merged with PWMWave:P1|address[20]          ;
; SinWave:S1|address[20]                  ; Merged with PWMWave:P1|address[20]          ;
; TriangularWave:T1|address[20]           ; Merged with PWMWave:P1|address[20]          ;
; PWMWave:P2|address[21]                  ; Merged with PWMWave:P1|address[21]          ;
; SinWave:S1|address[21]                  ; Merged with PWMWave:P1|address[21]          ;
; TriangularWave:T1|address[21]           ; Merged with PWMWave:P1|address[21]          ;
; PWMWave:P2|address[22]                  ; Merged with PWMWave:P1|address[22]          ;
; SinWave:S1|address[22]                  ; Merged with PWMWave:P1|address[22]          ;
; TriangularWave:T1|address[22]           ; Merged with PWMWave:P1|address[22]          ;
; PWMWave:P2|address[23]                  ; Merged with PWMWave:P1|address[23]          ;
; SinWave:S1|address[23]                  ; Merged with PWMWave:P1|address[23]          ;
; TriangularWave:T1|address[23]           ; Merged with PWMWave:P1|address[23]          ;
; PWMWave:P2|address[24]                  ; Merged with PWMWave:P1|address[24]          ;
; SinWave:S1|address[24]                  ; Merged with PWMWave:P1|address[24]          ;
; TriangularWave:T1|address[24]           ; Merged with PWMWave:P1|address[24]          ;
; PWMWave:P2|address[25]                  ; Merged with PWMWave:P1|address[25]          ;
; SinWave:S1|address[25]                  ; Merged with PWMWave:P1|address[25]          ;
; TriangularWave:T1|address[25]           ; Merged with PWMWave:P1|address[25]          ;
; PWMWave:P2|address[26]                  ; Merged with PWMWave:P1|address[26]          ;
; SinWave:S1|address[26]                  ; Merged with PWMWave:P1|address[26]          ;
; TriangularWave:T1|address[26]           ; Merged with PWMWave:P1|address[26]          ;
; PWMWave:P2|address[27]                  ; Merged with PWMWave:P1|address[27]          ;
; SinWave:S1|address[27]                  ; Merged with PWMWave:P1|address[27]          ;
; TriangularWave:T1|address[27]           ; Merged with PWMWave:P1|address[27]          ;
; PWMWave:P2|address[28]                  ; Merged with PWMWave:P1|address[28]          ;
; SinWave:S1|address[28]                  ; Merged with PWMWave:P1|address[28]          ;
; TriangularWave:T1|address[28]           ; Merged with PWMWave:P1|address[28]          ;
; PWMWave:P2|address[29]                  ; Merged with PWMWave:P1|address[29]          ;
; SinWave:S1|address[29]                  ; Merged with PWMWave:P1|address[29]          ;
; TriangularWave:T1|address[29]           ; Merged with PWMWave:P1|address[29]          ;
; PWMWave:P2|address[30]                  ; Merged with PWMWave:P1|address[30]          ;
; SinWave:S1|address[30]                  ; Merged with PWMWave:P1|address[30]          ;
; TriangularWave:T1|address[30]           ; Merged with PWMWave:P1|address[30]          ;
; PWMWave:P2|address[31]                  ; Merged with PWMWave:P1|address[31]          ;
; SinWave:S1|address[31]                  ; Merged with PWMWave:P1|address[31]          ;
; TriangularWave:T1|address[31]           ; Merged with PWMWave:P1|address[31]          ;
; led_show:L1|counter[18..23]             ; Lost fanout                                 ;
; Total Number of Removed Registers = 187 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |top|Button:B1|debounce:PushButton0|cnt[12] ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |top|Button:B1|debounce:PushButton1|cnt[0]  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |top|Button:B1|debounce:PushButton2|cnt[20] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|Button:B1|debounce:PushButton0|cnt[4]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|Button:B1|debounce:PushButton1|cnt[4]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|Button:B1|debounce:PushButton2|cnt[2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|ControlPanel:Control|Mux4              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|led_show:L1|Mux0                       ;
; 12:1               ; 32 bits   ; 256 LEs       ; 224 LEs              ; 32 LEs                 ; No         ; |top|ClockGenerator:C1|Selector21           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; SineTable.mif        ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_th71      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; TriangularTable.mif  ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_1681      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_hem ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_cem ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_f6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                            ;
; LPM_WIDTHD             ; 14             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_tfm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_f6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_f6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                            ;
; LPM_WIDTHD             ; 17             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_2gm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Mod4 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_f6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                            ;
; LPM_WIDTHD             ; 10             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_pfm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_f6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Div4 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                            ;
; LPM_WIDTHD             ; 20             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_qfm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_show:L1|lpm_divide:Mod5 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_f6m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                       ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; File                                          ; Location           ; Library ; Checksum                         ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc         ; Quartus II Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal130.inc        ; Quartus II Install ; work    ; 6fc5170a475a9c6f00c3fd7627b30d31 ;
; libraries/megafunctions/altdpram.inc          ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altram.inc            ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc            ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus II Install ; work    ; 2d180e92194c1b32bb16b4887ae417e4 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus II Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus II Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; Button.v                                      ; Project Directory  ; work    ; eefa8c02c84a96e4acc6f0a2ef98fd03 ;
; buttonedge.v                                  ; Project Directory  ; work    ; cc91971d30b67634381a5a4758ec4a85 ;
; ClockGenerator.v                              ; Project Directory  ; work    ; 0bf523b6424622ccff8850d8ed5caff1 ;
; ControlPanel.v                                ; Project Directory  ; work    ; b77715331ddb527c433eb5031bd1bc23 ;
; db/altsyncram_1681.tdf                        ; Project Directory  ; work    ; 12caaca11b0f2ac2cb9f1f88b3b20440 ;
; db/altsyncram_th71.tdf                        ; Project Directory  ; work    ; f439e92a321e26546025b1d590ccaac1 ;
; debounce.v                                    ; Project Directory  ; work    ; 668a70e199726719adf26cf5916d7d80 ;
; led_decoder.v                                 ; Project Directory  ; work    ; 3a3e5b96684d02b0c0ba47694dc478cf ;
; led_show.v                                    ; Project Directory  ; work    ; 7963aee4bfe03885ccd6096ec1c502f8 ;
; phase.v                                       ; Project Directory  ; work    ; ba70052c02e8054b60e64ac5028d1bab ;
; PWMWave.v                                     ; Project Directory  ; work    ; b3885989d124e2ad1dce640691bc3d84 ;
; sinetable.mif                                 ; Project Directory  ; work    ; 279962eeab1b4aa7ca2f764c4eb16326 ;
; SinROM.v                                      ; Project Directory  ; work    ; 3707bf811f83d64491b760e05cdbb71e ;
; SinWave.v                                     ; Project Directory  ; work    ; 97c1421936946d5d6072cfe29d0e10aa ;
; top.v                                         ; Project Directory  ; work    ; 9899f19fd0e78a54c78ef98c1e18d62e ;
; TriangularROM.v                               ; Project Directory  ; work    ; 4ecc1f8b259d8e6176f5c1203fe0a9e6 ;
; triangulartable.mif                           ; Project Directory  ; work    ; 62de3d3ea96820ba11d2a0f14d8bd5d5 ;
; TriangularWave.v                              ; Project Directory  ; work    ; 4a80595828ce651346450c55f9b7bfe9 ;
+-----------------------------------------------+--------------------+---------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 16                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 16                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 52991                                                                 ; Untyped        ;
; sld_node_crc_loword                             ; 10215                                                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                     ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                   ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                  ; String         ;
; sld_state_bits                                  ; 11                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                  ; String         ;
; sld_inversion_mask_length                       ; 69                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------+
; Port Connectivity Checks: "PWMWave:P2"           ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; PWMDuty[30..0] ; Input ; Info     ; Stuck at GND ;
; PWMDuty[31]    ; Input ; Info     ; Stuck at VCC ;
+----------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 16                  ; 16               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:08     ;
; sld_hub:auto_hub ; 00:00:08     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sun Jun 30 10:29:45 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DirectDigitalSynthesizer -c DirectDigitalSynthesizer
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce
Info (12021): Found 1 design units, including 1 entities, in source file button.v
    Info (12023): Found entity 1: Button
Info (12021): Found 1 design units, including 1 entities, in source file phase.v
    Info (12023): Found entity 1: phase
Info (12021): Found 1 design units, including 1 entities, in source file triangularwave.v
    Info (12023): Found entity 1: TriangularWave
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file sinwave.v
    Info (12023): Found entity 1: SinWave
Info (12021): Found 1 design units, including 1 entities, in source file pwmwave.v
    Info (12023): Found entity 1: PWMWave
Info (12021): Found 1 design units, including 1 entities, in source file controlpanel.v
    Info (12023): Found entity 1: ControlPanel
Info (12021): Found 1 design units, including 1 entities, in source file clockgenerator.v
    Info (12023): Found entity 1: ClockGenerator
Info (12021): Found 1 design units, including 1 entities, in source file sinrom.v
    Info (12023): Found entity 1: SinROM
Info (12021): Found 1 design units, including 1 entities, in source file triangularrom.v
    Info (12023): Found entity 1: TriangularROM
Info (12021): Found 0 design units, including 0 entities, in source file display.v
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(21): truncated value with size 32 to match size of target (21)
Warning (12125): Using design file led_show.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: led_show
Info (12128): Elaborating entity "led_show" for hierarchy "led_show:L1"
Warning (10235): Verilog HDL Always Construct warning at led_show.v(46): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at led_show.v(46): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at led_show.v(48): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at led_show.v(48): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at led_show.v(52): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at led_show.v(52): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at led_show.v(54): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at led_show.v(54): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at led_show.v(56): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at led_show.v(56): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at led_show.v(58): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at led_show.v(58): truncated value with size 32 to match size of target (4)
Warning (12125): Using design file led_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: led_decoder
Info (12128): Elaborating entity "led_decoder" for hierarchy "led_show:L1|led_decoder:D1"
Info (12128): Elaborating entity "Button" for hierarchy "Button:B1"
Warning (10240): Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable "PWMDuty", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable "SwitchNanoadd", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable "SwitchNanosub", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable "SwitchMicroadd", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable "SwitchMicrosub", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable "Switchadd", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable "Switchsub", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable "Phaseadd", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Button.v(44): inferring latch(es) for variable "Phasesub", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Phasesub" at Button.v(50)
Info (10041): Inferred latch for "Phaseadd" at Button.v(50)
Info (10041): Inferred latch for "Switchsub" at Button.v(50)
Info (10041): Inferred latch for "Switchadd" at Button.v(50)
Info (10041): Inferred latch for "SwitchMicrosub" at Button.v(50)
Info (10041): Inferred latch for "SwitchMicroadd" at Button.v(50)
Info (10041): Inferred latch for "SwitchNanosub" at Button.v(50)
Info (10041): Inferred latch for "SwitchNanoadd" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[0]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[1]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[2]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[3]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[4]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[5]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[6]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[7]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[8]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[9]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[10]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[11]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[12]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[13]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[14]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[15]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[16]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[17]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[18]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[19]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[20]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[21]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[22]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[23]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[24]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[25]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[26]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[27]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[28]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[29]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[30]" at Button.v(50)
Info (10041): Inferred latch for "PWMDuty[31]" at Button.v(50)
Info (12128): Elaborating entity "debounce" for hierarchy "Button:B1|debounce:PushButton0"
Warning (12125): Using design file buttonedge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: buttonedge
Info (12128): Elaborating entity "buttonedge" for hierarchy "Button:B1|buttonedge:PushButtonedge0"
Info (12128): Elaborating entity "ClockGenerator" for hierarchy "ClockGenerator:C1"
Warning (10646): Verilog HDL Event Control warning at ClockGenerator.v(17): posedge or negedge of vector "Step" depends solely on its least-significant bit
Warning (10240): Verilog HDL Always Construct warning at ClockGenerator.v(15): inferring latch(es) for variable "Step", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Step[0]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[1]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[2]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[3]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[4]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[5]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[6]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[7]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[8]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[9]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[10]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[11]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[12]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[13]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[14]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[15]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[16]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[17]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[18]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[19]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[20]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[21]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[22]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[23]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[24]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[25]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[26]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[27]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[28]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[29]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[30]" at ClockGenerator.v(25)
Info (10041): Inferred latch for "Step[31]" at ClockGenerator.v(25)
Info (12128): Elaborating entity "phase" for hierarchy "phase:phaseControler"
Info (10264): Verilog HDL Case Statement information at phase.v(15): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at phase.v(7): inferring latch(es) for variable "phase", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "phase[0]" at phase.v(7)
Info (10041): Inferred latch for "phase[1]" at phase.v(7)
Info (10041): Inferred latch for "phase[2]" at phase.v(7)
Info (10041): Inferred latch for "phase[3]" at phase.v(7)
Info (10041): Inferred latch for "phase[4]" at phase.v(7)
Info (10041): Inferred latch for "phase[5]" at phase.v(7)
Info (10041): Inferred latch for "phase[6]" at phase.v(7)
Info (10041): Inferred latch for "phase[7]" at phase.v(7)
Info (10041): Inferred latch for "phase[8]" at phase.v(7)
Info (10041): Inferred latch for "phase[9]" at phase.v(7)
Info (10041): Inferred latch for "phase[10]" at phase.v(7)
Info (10041): Inferred latch for "phase[11]" at phase.v(7)
Info (10041): Inferred latch for "phase[12]" at phase.v(7)
Info (10041): Inferred latch for "phase[13]" at phase.v(7)
Info (10041): Inferred latch for "phase[14]" at phase.v(7)
Info (10041): Inferred latch for "phase[15]" at phase.v(7)
Info (10041): Inferred latch for "phase[16]" at phase.v(7)
Info (10041): Inferred latch for "phase[17]" at phase.v(7)
Info (10041): Inferred latch for "phase[18]" at phase.v(7)
Info (10041): Inferred latch for "phase[19]" at phase.v(7)
Info (10041): Inferred latch for "phase[20]" at phase.v(7)
Info (10041): Inferred latch for "phase[21]" at phase.v(7)
Info (10041): Inferred latch for "phase[22]" at phase.v(7)
Info (10041): Inferred latch for "phase[23]" at phase.v(7)
Info (10041): Inferred latch for "phase[24]" at phase.v(7)
Info (10041): Inferred latch for "phase[25]" at phase.v(7)
Info (10041): Inferred latch for "phase[26]" at phase.v(7)
Info (10041): Inferred latch for "phase[27]" at phase.v(7)
Info (10041): Inferred latch for "phase[28]" at phase.v(7)
Info (10041): Inferred latch for "phase[29]" at phase.v(7)
Info (10041): Inferred latch for "phase[30]" at phase.v(7)
Info (10041): Inferred latch for "phase[31]" at phase.v(7)
Info (12128): Elaborating entity "SinWave" for hierarchy "SinWave:S1"
Info (12128): Elaborating entity "SinROM" for hierarchy "SinWave:S1|SinROM:ROM1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SineTable.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_th71.tdf
    Info (12023): Found entity 1: altsyncram_th71
Info (12128): Elaborating entity "altsyncram_th71" for hierarchy "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated"
Info (12128): Elaborating entity "TriangularWave" for hierarchy "TriangularWave:T1"
Info (12128): Elaborating entity "TriangularROM" for hierarchy "TriangularWave:T1|TriangularROM:ROM1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "TriangularTable.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1681.tdf
    Info (12023): Found entity 1: altsyncram_1681
Info (12128): Elaborating entity "altsyncram_1681" for hierarchy "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated"
Info (12128): Elaborating entity "PWMWave" for hierarchy "PWMWave:P1"
Info (12128): Elaborating entity "ControlPanel" for hierarchy "ControlPanel:Control"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sp14.tdf
    Info (12023): Found entity 1: altsyncram_sp14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf
    Info (12023): Found entity 1: cntr_tbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 2 design partitions require synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
    Info (12217): Partition "sld_hub:auto_hub" requires synthesis because there were changes made to the parameters on the partition's root instance
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Info (281037): Using 4 processors to synthesize 2 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sun Jun 30 10:29:55 2019
Info: Command: quartus_map --parallel=1 --helper=0 --partition=Top DirectDigitalSynthesizer -c DirectDigitalSynthesizer
Info (278001): Inferred 12 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_show:L1|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_show:L1|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_show:L1|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_show:L1|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_show:L1|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_show:L1|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_show:L1|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_show:L1|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_show:L1|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_show:L1|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "led_show:L1|Mod5"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0"
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf
    Info (12023): Found entity 1: lpm_divide_hem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "led_show:L1|lpm_divide:Div0"
Info (12133): Instantiated megafunction "led_show:L1|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cem.tdf
    Info (12023): Found entity 1: lpm_divide_cem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf
    Info (12023): Found entity 1: alt_u_div_e2f
Info (12130): Elaborated megafunction instantiation "led_show:L1|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "led_show:L1|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_f6m.tdf
    Info (12023): Found entity 1: lpm_divide_f6m
Info (12130): Elaborated megafunction instantiation "led_show:L1|lpm_divide:Div2"
Info (12133): Instantiated megafunction "led_show:L1|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tfm.tdf
    Info (12023): Found entity 1: lpm_divide_tfm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf
    Info (12023): Found entity 1: alt_u_div_g5f
Info (12130): Elaborated megafunction instantiation "led_show:L1|lpm_divide:Div3"
Info (12133): Instantiated megafunction "led_show:L1|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2gm.tdf
    Info (12023): Found entity 1: lpm_divide_2gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_n5f.tdf
    Info (12023): Found entity 1: alt_u_div_n5f
Info (12130): Elaborated megafunction instantiation "led_show:L1|lpm_divide:Div1"
Info (12133): Instantiated megafunction "led_show:L1|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pfm.tdf
    Info (12023): Found entity 1: lpm_divide_pfm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf
    Info (12023): Found entity 1: alt_u_div_85f
Info (12130): Elaborated megafunction instantiation "led_show:L1|lpm_divide:Div4"
Info (12133): Instantiated megafunction "led_show:L1|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qfm.tdf
    Info (12023): Found entity 1: lpm_divide_qfm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_4nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a5f.tdf
    Info (12023): Found entity 1: alt_u_div_a5f
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13012): Latch phase:phaseControler|phase[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|Phasesub
Warning (13012): Latch ClockGenerator:C1|Step[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch ClockGenerator:C1|Step[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch Button:B1|Phasesub has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect
Warning (13012): Latch Button:B1|Phaseadd has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect
Warning (13012): Latch ClockGenerator:C1|Step[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Button:B1|SwitchMicroadd
Warning (13012): Latch Button:B1|Switchadd has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect
Warning (13012): Latch Button:B1|SwitchMicrosub has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect
Warning (13012): Latch Button:B1|SwitchNanosub has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect
Warning (13012): Latch Button:B1|SwitchNanoadd has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect
Warning (13012): Latch Button:B1|SwitchMicroadd has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect
Warning (13012): Latch Button:B1|Switchsub has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FreqPhaseSelect
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led_numseg[0]" is stuck at VCC
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div1|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[2]~16"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div1|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[1]~18"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div1|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div1|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div1|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_11_result_int[0]~22"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div1|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_12_result_int[0]~22"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div1|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_13_result_int[0]~22"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div1|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_14_result_int[0]~22"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div1|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_15_result_int[0]~22"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div1|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_16_result_int[0]~22"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div1|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_17_result_int[0]~22"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_20_result_int[0]~0"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_15_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod2|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_19_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div4|lpm_divide_qfm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_a5f:divider|add_sub_19_result_int[5]~30"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[0]~8"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_15_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_19_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_20_result_int[0]~0"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_15_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod1|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_19_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[3]~22"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[2]~24"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[1]~26"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_13_result_int[0]~28"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_14_result_int[0]~30"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_15_result_int[0]~30"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider|add_sub_16_result_int[0]~30"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_20_result_int[0]~0"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[0]~8"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_15_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod0|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_19_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div3|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_n5f:divider|add_sub_16_result_int[4]~26"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div3|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_n5f:divider|add_sub_16_result_int[3]~28"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div3|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_n5f:divider|add_sub_16_result_int[2]~30"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Div3|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_n5f:divider|add_sub_16_result_int[1]~32"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod4|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_20_result_int[0]~0"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod4|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_19_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "led_show:L1|lpm_divide:Mod3|lpm_divide_f6m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_19_result_int[0]~10"
Info (21057): Implemented 3666 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 3590 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 4626 megabytes
    Info: Processing ended: Sun Jun 30 10:30:03 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sun Jun 30 10:29:55 2019
Info: Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub DirectDigitalSynthesizer -c DirectDigitalSynthesizer
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (21057): Implemented 201 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 145 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4592 megabytes
    Info: Processing ended: Sun Jun 30 10:29:56 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02
Info (281038): Finished parallel synthesis of all partitions
Info (144001): Generated suppressed messages file C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 114 warnings
    Info: Peak virtual memory: 4675 megabytes
    Info: Processing ended: Sun Jun 30 10:30:04 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/m1899/Desktop/DDSProject/output_files/DirectDigitalSynthesizer.map.smsg.


