// Seed: 3890643260
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    output wire id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output tri1 id_7,
    output wor id_8,
    input tri1 id_9,
    output uwire id_10
    , id_13,
    output wire id_11
);
  assign id_8 = 1 == id_1 + -1;
  logic id_14;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input uwire id_2
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_11 = 0;
endmodule
