{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618115593595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618115593610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 11 13:33:13 2021 " "Processing started: Sun Apr 11 13:33:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618115593610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618115593610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off intro2 -c intro2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off intro2 -c intro2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618115593610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618115594479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618115594480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/17.1/kadai1.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/17.1/kadai1.v" { { "Info" "ISGN_ENTITY_NAME" "1 kadai1 " "Found entity 1: kadai1" {  } { { "../../kadai1.v" "" { Text "C:/intelFPGA_lite/17.1/kadai1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618115606936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618115606936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intro2.v 1 1 " "Found 1 design units, including 1 entities, in source file intro2.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro2 " "Found entity 1: intro2" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618115606947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618115606947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "intro2 " "Elaborating entity \"intro2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618115607006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 intro2.v(6) " "Verilog HDL assignment warning at intro2.v(6): truncated value with size 4 to match size of target (1)" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618115607025 "|intro2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 intro2.v(7) " "Verilog HDL assignment warning at intro2.v(7): truncated value with size 4 to match size of target (1)" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618115607025 "|intro2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 intro2.v(8) " "Verilog HDL assignment warning at intro2.v(8): truncated value with size 4 to match size of target (1)" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618115607026 "|intro2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 intro2.v(9) " "Verilog HDL assignment warning at intro2.v(9): truncated value with size 4 to match size of target (1)" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618115607026 "|intro2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 intro2.v(10) " "Verilog HDL assignment warning at intro2.v(10): truncated value with size 4 to match size of target (1)" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618115607026 "|intro2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 intro2.v(11) " "Verilog HDL assignment warning at intro2.v(11): truncated value with size 4 to match size of target (1)" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618115607026 "|intro2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 intro2.v(12) " "Verilog HDL assignment warning at intro2.v(12): truncated value with size 2 to match size of target (1)" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618115607026 "|intro2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 intro2.v(17) " "Verilog HDL assignment warning at intro2.v(17): truncated value with size 4 to match size of target (1)" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618115607026 "|intro2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 intro2.v(26) " "Verilog HDL assignment warning at intro2.v(26): truncated value with size 4 to match size of target (1)" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618115607026 "|intro2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 intro2.v(36) " "Verilog HDL assignment warning at intro2.v(36): truncated value with size 4 to match size of target (1)" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618115607026 "|intro2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 intro2.v(60) " "Verilog HDL assignment warning at intro2.v(60): truncated value with size 32 to match size of target (1)" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618115607026 "|intro2"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "intro1.v(7) " "Verilog HDL information at intro1.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "intro1.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro1.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1618115607055 ""}
{ "Warning" "WSGN_SEARCH_FILE" "intro1.v 1 1 " "Using design file intro1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 intro1 " "Found entity 1: intro1" {  } { { "intro1.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618115607058 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618115607058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro1 intro1:intro1_ins0 " "Elaborating entity \"intro1\" for hierarchy \"intro1:intro1_ins0\"" {  } { { "intro2.v" "intro1_ins0" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618115607059 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "se intro1.v(9) " "Verilog HDL Always Construct warning at intro1.v(9): variable \"se\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "intro1.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro1.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618115607062 "|intro2|intro1:intro1_ins0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 intro1.v(9) " "Verilog HDL assignment warning at intro1.v(9): truncated value with size 8 to match size of target (4)" {  } { { "intro1.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro1.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618115607062 "|intro2|intro1:intro1_ins0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "se\[3..0\] 0 intro1.v(3) " "Net \"se\[3..0\]\" at intro1.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "intro1.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro1.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618115607062 "|intro2|intro1:intro1_ins0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "se\[7..4\] intro1.v(3) " "Output port \"se\[7..4\]\" at intro1.v(3) has no driver" {  } { { "intro1.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro1.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618115607062 "|intro2|intro1:intro1_ins0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1618115607628 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sela2\[0\] GND " "Pin \"sela2\[0\]\" is stuck at GND" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618115607651 "|intro2|sela2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sela2\[1\] GND " "Pin \"sela2\[1\]\" is stuck at GND" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618115607651 "|intro2|sela2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sela2\[2\] GND " "Pin \"sela2\[2\]\" is stuck at GND" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618115607651 "|intro2|sela2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sela2\[3\] GND " "Pin \"sela2\[3\]\" is stuck at GND" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618115607651 "|intro2|sela2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[0\] GND " "Pin \"out2\[0\]\" is stuck at GND" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618115607651 "|intro2|out2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[4\] VCC " "Pin \"out2\[4\]\" is stuck at VCC" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618115607651 "|intro2|out2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[5\] VCC " "Pin \"out2\[5\]\" is stuck at VCC" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618115607651 "|intro2|out2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[7\] GND " "Pin \"out2\[7\]\" is stuck at GND" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618115607651 "|intro2|out2[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618115607651 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618115607750 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/output_files/intro2/output_files/intro2.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/output_files/intro2/output_files/intro2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618115608225 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618115608426 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618115608426 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "intro2.v" "" { Text "C:/intelFPGA_lite/17.1/output_files/intro2/intro2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618115608589 "|intro2|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1618115608589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618115608591 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618115608591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618115608591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618115608591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618115608618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 11 13:33:28 2021 " "Processing ended: Sun Apr 11 13:33:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618115608618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618115608618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618115608618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618115608618 ""}
