// Seed: 3145431748
module module_0 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3
    , id_5
);
  logic [1 'h0 : "" ~^  -1] id_6;
  ;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd19
) (
    output logic id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    input uwire id_4,
    output logic id_5,
    input supply0 id_6,
    output wire _id_7,
    output tri id_8,
    output tri0 id_9,
    output logic id_10
);
  nand primCall (id_9, id_1, id_6, id_4, id_2, id_3);
  module_0 modCall_1 (
      id_6,
      id_2,
      id_4,
      id_9
  );
  logic [id_7 : -1] id_12;
  initial begin : LABEL_0
    id_5 = -1;
    id_0  <= id_6;
    id_10 <= -1;
  end
endmodule
