-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Fri May 26 13:40:25 2023
-- Host        : .-System running 64-bit Ubuntu 18.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/./Documents/RFSoC_Vivado/TESTBED_TWC23_./IP_REPO/udp_stack_64b_1.0/src/eth_10g_0_1/eth_10g_0_sim_netlist.vhdl
-- Design      : eth_10g_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu28dr-ffvg1517-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_eth_phy_10g_rx_ber_mon is
  port (
    phy_rx_high_ber : out STD_LOGIC;
    \time_count_reg_reg[49]_0\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    rxheader_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ber_count_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_eth_phy_10g_rx_ber_mon : entity is "eth_phy_10g_rx_ber_mon";
end eth_10g_0_eth_phy_10g_rx_ber_mon;

architecture STRUCTURE of eth_10g_0_eth_phy_10g_rx_ber_mon is
  signal ber_count_next : STD_LOGIC;
  signal ber_count_reg_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 62 downto 1 );
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^phy_rx_high_ber\ : STD_LOGIC;
  signal rx_high_ber_reg_i_10_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_11_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_12_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_13_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_14_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_15_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_16_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_17_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_18_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_19_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_1_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_3_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_4_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_5_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_6_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_7_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_8_n_0 : STD_LOGIC;
  signal rx_high_ber_reg_i_9_n_0 : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__3_n_4\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__3_n_5\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__3_n_6\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__3_n_7\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__4_n_4\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__4_n_5\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__4_n_6\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__4_n_7\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__5_n_4\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__5_n_5\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__5_n_6\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__5_n_7\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__6_n_4\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__6_n_5\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__6_n_6\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry__6_n_7\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \time_count_next0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal time_count_reg : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \time_count_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_count_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[58]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[62]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \^time_count_reg_reg[49]_0\ : STD_LOGIC;
  signal \NLW_time_count_next0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_time_count_next0_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ber_count_reg[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ber_count_reg[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ber_count_reg[3]_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of rx_high_ber_reg_i_17 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of rx_high_ber_reg_i_3 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \time_count_reg[0]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \time_count_reg[10]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \time_count_reg[11]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \time_count_reg[12]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \time_count_reg[13]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \time_count_reg[14]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \time_count_reg[15]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \time_count_reg[16]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \time_count_reg[17]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \time_count_reg[18]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \time_count_reg[19]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \time_count_reg[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \time_count_reg[20]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \time_count_reg[21]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \time_count_reg[22]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \time_count_reg[23]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \time_count_reg[24]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \time_count_reg[25]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \time_count_reg[26]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \time_count_reg[27]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \time_count_reg[28]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \time_count_reg[29]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \time_count_reg[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \time_count_reg[30]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \time_count_reg[31]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \time_count_reg[32]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \time_count_reg[33]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \time_count_reg[34]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \time_count_reg[35]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \time_count_reg[36]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \time_count_reg[37]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \time_count_reg[38]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \time_count_reg[39]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \time_count_reg[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \time_count_reg[40]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \time_count_reg[41]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \time_count_reg[42]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \time_count_reg[43]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \time_count_reg[44]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \time_count_reg[45]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \time_count_reg[46]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \time_count_reg[47]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \time_count_reg[48]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \time_count_reg[49]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \time_count_reg[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \time_count_reg[50]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \time_count_reg[51]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \time_count_reg[52]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \time_count_reg[53]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \time_count_reg[54]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \time_count_reg[55]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \time_count_reg[56]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \time_count_reg[57]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \time_count_reg[58]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \time_count_reg[59]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \time_count_reg[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \time_count_reg[60]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \time_count_reg[61]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \time_count_reg[62]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \time_count_reg[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \time_count_reg[7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \time_count_reg[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \time_count_reg[9]_i_1\ : label is "soft_lutpair59";
begin
  phy_rx_high_ber <= \^phy_rx_high_ber\;
  \time_count_reg_reg[49]_0\ <= \^time_count_reg_reg[49]_0\;
\ber_count_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ber_count_reg_reg(0),
      O => \p_0_in__0__0\(0)
    );
\ber_count_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ber_count_reg_reg(0),
      I1 => ber_count_reg_reg(1),
      O => \p_0_in__0__0\(1)
    );
\ber_count_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => ber_count_reg_reg(2),
      I1 => ber_count_reg_reg(0),
      I2 => ber_count_reg_reg(1),
      O => \p_0_in__0__0\(2)
    );
\ber_count_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000000007FFF"
    )
        port map (
      I0 => ber_count_reg_reg(3),
      I1 => ber_count_reg_reg(1),
      I2 => ber_count_reg_reg(0),
      I3 => ber_count_reg_reg(2),
      I4 => rxheader_out(1),
      I5 => rxheader_out(0),
      O => ber_count_next
    );
\ber_count_reg[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => ber_count_reg_reg(3),
      I1 => ber_count_reg_reg(1),
      I2 => ber_count_reg_reg(0),
      I3 => ber_count_reg_reg(2),
      O => \p_0_in__0__0\(3)
    );
\ber_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => ber_count_next,
      D => \p_0_in__0__0\(0),
      Q => ber_count_reg_reg(0),
      R => \ber_count_reg_reg[0]_0\(0)
    );
\ber_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => ber_count_next,
      D => \p_0_in__0__0\(1),
      Q => ber_count_reg_reg(1),
      R => \ber_count_reg_reg[0]_0\(0)
    );
\ber_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => ber_count_next,
      D => \p_0_in__0__0\(2),
      Q => ber_count_reg_reg(2),
      R => \ber_count_reg_reg[0]_0\(0)
    );
\ber_count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => ber_count_next,
      D => \p_0_in__0__0\(3),
      Q => ber_count_reg_reg(3),
      R => \ber_count_reg_reg[0]_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(16),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(15),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(14),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(13),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(12),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(11),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(10),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(9),
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(24),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(23),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(22),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(21),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(20),
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(19),
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(18),
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(17),
      O => \i__carry__1_i_8_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(32),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(31),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(30),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(29),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(28),
      O => \i__carry__2_i_5_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(27),
      O => \i__carry__2_i_6_n_0\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(26),
      O => \i__carry__2_i_7_n_0\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(25),
      O => \i__carry__2_i_8_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(40),
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(39),
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(38),
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(37),
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__3_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(36),
      O => \i__carry__3_i_5_n_0\
    );
\i__carry__3_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(35),
      O => \i__carry__3_i_6_n_0\
    );
\i__carry__3_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(34),
      O => \i__carry__3_i_7_n_0\
    );
\i__carry__3_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(33),
      O => \i__carry__3_i_8_n_0\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(48),
      O => \i__carry__4_i_1_n_0\
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(47),
      O => \i__carry__4_i_2_n_0\
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(46),
      O => \i__carry__4_i_3_n_0\
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(45),
      O => \i__carry__4_i_4_n_0\
    );
\i__carry__4_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(44),
      O => \i__carry__4_i_5_n_0\
    );
\i__carry__4_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(43),
      O => \i__carry__4_i_6_n_0\
    );
\i__carry__4_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(42),
      O => \i__carry__4_i_7_n_0\
    );
\i__carry__4_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(41),
      O => \i__carry__4_i_8_n_0\
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(56),
      O => \i__carry__5_i_1_n_0\
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(55),
      O => \i__carry__5_i_2_n_0\
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(54),
      O => \i__carry__5_i_3_n_0\
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(53),
      O => \i__carry__5_i_4_n_0\
    );
\i__carry__5_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(52),
      O => \i__carry__5_i_5_n_0\
    );
\i__carry__5_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(51),
      O => \i__carry__5_i_6_n_0\
    );
\i__carry__5_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(50),
      O => \i__carry__5_i_7_n_0\
    );
\i__carry__5_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(49),
      O => \i__carry__5_i_8_n_0\
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(62),
      O => \i__carry__6_i_1_n_0\
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(61),
      O => \i__carry__6_i_2_n_0\
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(60),
      O => \i__carry__6_i_3_n_0\
    );
\i__carry__6_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(59),
      O => \i__carry__6_i_4_n_0\
    );
\i__carry__6_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(58),
      O => \i__carry__6_i_5_n_0\
    );
\i__carry__6_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(57),
      O => \i__carry__6_i_6_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(8),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(7),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(6),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(5),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(4),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(3),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(2),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(1),
      O => \i__carry_i_8_n_0\
    );
rx_high_ber_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000055FF000000C3"
    )
        port map (
      I0 => \^time_count_reg_reg[49]_0\,
      I1 => rxheader_out(1),
      I2 => rxheader_out(0),
      I3 => rx_high_ber_reg_i_3_n_0,
      I4 => Q(0),
      I5 => \^phy_rx_high_ber\,
      O => rx_high_ber_reg_i_1_n_0
    );
rx_high_ber_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg(37),
      I1 => time_count_reg(36),
      I2 => time_count_reg(38),
      I3 => time_count_reg(39),
      O => rx_high_ber_reg_i_10_n_0
    );
rx_high_ber_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_count_reg(42),
      I1 => time_count_reg(43),
      I2 => time_count_reg(41),
      I3 => time_count_reg(40),
      I4 => rx_high_ber_reg_i_18_n_0,
      O => rx_high_ber_reg_i_11_n_0
    );
rx_high_ber_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg(13),
      I1 => time_count_reg(12),
      I2 => time_count_reg(14),
      I3 => time_count_reg(15),
      O => rx_high_ber_reg_i_12_n_0
    );
rx_high_ber_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg(10),
      I1 => time_count_reg(11),
      I2 => time_count_reg(8),
      I3 => time_count_reg(9),
      O => rx_high_ber_reg_i_13_n_0
    );
rx_high_ber_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg(4),
      I1 => time_count_reg(5),
      I2 => time_count_reg(7),
      I3 => time_count_reg(6),
      O => rx_high_ber_reg_i_14_n_0
    );
rx_high_ber_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg(22),
      I1 => time_count_reg(23),
      I2 => time_count_reg(20),
      I3 => time_count_reg(21),
      O => rx_high_ber_reg_i_15_n_0
    );
rx_high_ber_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_count_reg(27),
      I1 => time_count_reg(26),
      I2 => time_count_reg(24),
      I3 => time_count_reg(25),
      I4 => rx_high_ber_reg_i_19_n_0,
      O => rx_high_ber_reg_i_16_n_0
    );
rx_high_ber_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg(0),
      I1 => time_count_reg(62),
      I2 => time_count_reg(61),
      I3 => time_count_reg(60),
      O => rx_high_ber_reg_i_17_n_0
    );
rx_high_ber_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg(46),
      I1 => time_count_reg(47),
      I2 => time_count_reg(44),
      I3 => time_count_reg(45),
      O => rx_high_ber_reg_i_18_n_0
    );
rx_high_ber_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg(28),
      I1 => time_count_reg(29),
      I2 => time_count_reg(31),
      I3 => time_count_reg(30),
      O => rx_high_ber_reg_i_19_n_0
    );
rx_high_ber_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rx_high_ber_reg_i_4_n_0,
      I1 => rx_high_ber_reg_i_5_n_0,
      I2 => rx_high_ber_reg_i_6_n_0,
      I3 => rx_high_ber_reg_i_7_n_0,
      O => \^time_count_reg_reg[49]_0\
    );
rx_high_ber_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ber_count_reg_reg(2),
      I1 => ber_count_reg_reg(0),
      I2 => ber_count_reg_reg(1),
      I3 => ber_count_reg_reg(3),
      O => rx_high_ber_reg_i_3_n_0
    );
rx_high_ber_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rx_high_ber_reg_i_8_n_0,
      I1 => time_count_reg(49),
      I2 => time_count_reg(48),
      I3 => time_count_reg(50),
      I4 => time_count_reg(51),
      I5 => rx_high_ber_reg_i_9_n_0,
      O => rx_high_ber_reg_i_4_n_0
    );
rx_high_ber_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rx_high_ber_reg_i_10_n_0,
      I1 => time_count_reg(34),
      I2 => time_count_reg(35),
      I3 => time_count_reg(32),
      I4 => time_count_reg(33),
      I5 => rx_high_ber_reg_i_11_n_0,
      O => rx_high_ber_reg_i_5_n_0
    );
rx_high_ber_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rx_high_ber_reg_i_12_n_0,
      I1 => rx_high_ber_reg_i_13_n_0,
      I2 => time_count_reg(1),
      I3 => time_count_reg(2),
      I4 => time_count_reg(3),
      I5 => rx_high_ber_reg_i_14_n_0,
      O => rx_high_ber_reg_i_6_n_0
    );
rx_high_ber_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rx_high_ber_reg_i_15_n_0,
      I1 => time_count_reg(16),
      I2 => time_count_reg(17),
      I3 => time_count_reg(19),
      I4 => time_count_reg(18),
      I5 => rx_high_ber_reg_i_16_n_0,
      O => rx_high_ber_reg_i_7_n_0
    );
rx_high_ber_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg(55),
      I1 => time_count_reg(54),
      I2 => time_count_reg(52),
      I3 => time_count_reg(53),
      O => rx_high_ber_reg_i_8_n_0
    );
rx_high_ber_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_count_reg(57),
      I1 => time_count_reg(56),
      I2 => time_count_reg(59),
      I3 => time_count_reg(58),
      I4 => rx_high_ber_reg_i_17_n_0,
      O => rx_high_ber_reg_i_9_n_0
    );
rx_high_ber_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_high_ber_reg_i_1_n_0,
      Q => \^phy_rx_high_ber\,
      R => '0'
    );
\time_count_next0_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => time_count_reg(0),
      CI_TOP => '0',
      CO(7) => \time_count_next0_inferred__0/i__carry_n_0\,
      CO(6) => \time_count_next0_inferred__0/i__carry_n_1\,
      CO(5) => \time_count_next0_inferred__0/i__carry_n_2\,
      CO(4) => \time_count_next0_inferred__0/i__carry_n_3\,
      CO(3) => \time_count_next0_inferred__0/i__carry_n_4\,
      CO(2) => \time_count_next0_inferred__0/i__carry_n_5\,
      CO(1) => \time_count_next0_inferred__0/i__carry_n_6\,
      CO(0) => \time_count_next0_inferred__0/i__carry_n_7\,
      DI(7 downto 0) => time_count_reg(8 downto 1),
      O(7 downto 0) => data0(8 downto 1),
      S(7) => \i__carry_i_1_n_0\,
      S(6) => \i__carry_i_2_n_0\,
      S(5) => \i__carry_i_3_n_0\,
      S(4) => \i__carry_i_4_n_0\,
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\time_count_next0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_count_next0_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \time_count_next0_inferred__0/i__carry__0_n_0\,
      CO(6) => \time_count_next0_inferred__0/i__carry__0_n_1\,
      CO(5) => \time_count_next0_inferred__0/i__carry__0_n_2\,
      CO(4) => \time_count_next0_inferred__0/i__carry__0_n_3\,
      CO(3) => \time_count_next0_inferred__0/i__carry__0_n_4\,
      CO(2) => \time_count_next0_inferred__0/i__carry__0_n_5\,
      CO(1) => \time_count_next0_inferred__0/i__carry__0_n_6\,
      CO(0) => \time_count_next0_inferred__0/i__carry__0_n_7\,
      DI(7 downto 0) => time_count_reg(16 downto 9),
      O(7 downto 0) => data0(16 downto 9),
      S(7) => \i__carry__0_i_1_n_0\,
      S(6) => \i__carry__0_i_2_n_0\,
      S(5) => \i__carry__0_i_3_n_0\,
      S(4) => \i__carry__0_i_4_n_0\,
      S(3) => \i__carry__0_i_5_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\time_count_next0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_count_next0_inferred__0/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \time_count_next0_inferred__0/i__carry__1_n_0\,
      CO(6) => \time_count_next0_inferred__0/i__carry__1_n_1\,
      CO(5) => \time_count_next0_inferred__0/i__carry__1_n_2\,
      CO(4) => \time_count_next0_inferred__0/i__carry__1_n_3\,
      CO(3) => \time_count_next0_inferred__0/i__carry__1_n_4\,
      CO(2) => \time_count_next0_inferred__0/i__carry__1_n_5\,
      CO(1) => \time_count_next0_inferred__0/i__carry__1_n_6\,
      CO(0) => \time_count_next0_inferred__0/i__carry__1_n_7\,
      DI(7 downto 0) => time_count_reg(24 downto 17),
      O(7 downto 0) => data0(24 downto 17),
      S(7) => \i__carry__1_i_1_n_0\,
      S(6) => \i__carry__1_i_2_n_0\,
      S(5) => \i__carry__1_i_3_n_0\,
      S(4) => \i__carry__1_i_4_n_0\,
      S(3) => \i__carry__1_i_5_n_0\,
      S(2) => \i__carry__1_i_6_n_0\,
      S(1) => \i__carry__1_i_7_n_0\,
      S(0) => \i__carry__1_i_8_n_0\
    );
\time_count_next0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_count_next0_inferred__0/i__carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \time_count_next0_inferred__0/i__carry__2_n_0\,
      CO(6) => \time_count_next0_inferred__0/i__carry__2_n_1\,
      CO(5) => \time_count_next0_inferred__0/i__carry__2_n_2\,
      CO(4) => \time_count_next0_inferred__0/i__carry__2_n_3\,
      CO(3) => \time_count_next0_inferred__0/i__carry__2_n_4\,
      CO(2) => \time_count_next0_inferred__0/i__carry__2_n_5\,
      CO(1) => \time_count_next0_inferred__0/i__carry__2_n_6\,
      CO(0) => \time_count_next0_inferred__0/i__carry__2_n_7\,
      DI(7 downto 0) => time_count_reg(32 downto 25),
      O(7 downto 0) => data0(32 downto 25),
      S(7) => \i__carry__2_i_1_n_0\,
      S(6) => \i__carry__2_i_2_n_0\,
      S(5) => \i__carry__2_i_3_n_0\,
      S(4) => \i__carry__2_i_4_n_0\,
      S(3) => \i__carry__2_i_5_n_0\,
      S(2) => \i__carry__2_i_6_n_0\,
      S(1) => \i__carry__2_i_7_n_0\,
      S(0) => \i__carry__2_i_8_n_0\
    );
\time_count_next0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_count_next0_inferred__0/i__carry__2_n_0\,
      CI_TOP => '0',
      CO(7) => \time_count_next0_inferred__0/i__carry__3_n_0\,
      CO(6) => \time_count_next0_inferred__0/i__carry__3_n_1\,
      CO(5) => \time_count_next0_inferred__0/i__carry__3_n_2\,
      CO(4) => \time_count_next0_inferred__0/i__carry__3_n_3\,
      CO(3) => \time_count_next0_inferred__0/i__carry__3_n_4\,
      CO(2) => \time_count_next0_inferred__0/i__carry__3_n_5\,
      CO(1) => \time_count_next0_inferred__0/i__carry__3_n_6\,
      CO(0) => \time_count_next0_inferred__0/i__carry__3_n_7\,
      DI(7 downto 0) => time_count_reg(40 downto 33),
      O(7 downto 0) => data0(40 downto 33),
      S(7) => \i__carry__3_i_1_n_0\,
      S(6) => \i__carry__3_i_2_n_0\,
      S(5) => \i__carry__3_i_3_n_0\,
      S(4) => \i__carry__3_i_4_n_0\,
      S(3) => \i__carry__3_i_5_n_0\,
      S(2) => \i__carry__3_i_6_n_0\,
      S(1) => \i__carry__3_i_7_n_0\,
      S(0) => \i__carry__3_i_8_n_0\
    );
\time_count_next0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_count_next0_inferred__0/i__carry__3_n_0\,
      CI_TOP => '0',
      CO(7) => \time_count_next0_inferred__0/i__carry__4_n_0\,
      CO(6) => \time_count_next0_inferred__0/i__carry__4_n_1\,
      CO(5) => \time_count_next0_inferred__0/i__carry__4_n_2\,
      CO(4) => \time_count_next0_inferred__0/i__carry__4_n_3\,
      CO(3) => \time_count_next0_inferred__0/i__carry__4_n_4\,
      CO(2) => \time_count_next0_inferred__0/i__carry__4_n_5\,
      CO(1) => \time_count_next0_inferred__0/i__carry__4_n_6\,
      CO(0) => \time_count_next0_inferred__0/i__carry__4_n_7\,
      DI(7 downto 0) => time_count_reg(48 downto 41),
      O(7 downto 0) => data0(48 downto 41),
      S(7) => \i__carry__4_i_1_n_0\,
      S(6) => \i__carry__4_i_2_n_0\,
      S(5) => \i__carry__4_i_3_n_0\,
      S(4) => \i__carry__4_i_4_n_0\,
      S(3) => \i__carry__4_i_5_n_0\,
      S(2) => \i__carry__4_i_6_n_0\,
      S(1) => \i__carry__4_i_7_n_0\,
      S(0) => \i__carry__4_i_8_n_0\
    );
\time_count_next0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_count_next0_inferred__0/i__carry__4_n_0\,
      CI_TOP => '0',
      CO(7) => \time_count_next0_inferred__0/i__carry__5_n_0\,
      CO(6) => \time_count_next0_inferred__0/i__carry__5_n_1\,
      CO(5) => \time_count_next0_inferred__0/i__carry__5_n_2\,
      CO(4) => \time_count_next0_inferred__0/i__carry__5_n_3\,
      CO(3) => \time_count_next0_inferred__0/i__carry__5_n_4\,
      CO(2) => \time_count_next0_inferred__0/i__carry__5_n_5\,
      CO(1) => \time_count_next0_inferred__0/i__carry__5_n_6\,
      CO(0) => \time_count_next0_inferred__0/i__carry__5_n_7\,
      DI(7 downto 0) => time_count_reg(56 downto 49),
      O(7 downto 0) => data0(56 downto 49),
      S(7) => \i__carry__5_i_1_n_0\,
      S(6) => \i__carry__5_i_2_n_0\,
      S(5) => \i__carry__5_i_3_n_0\,
      S(4) => \i__carry__5_i_4_n_0\,
      S(3) => \i__carry__5_i_5_n_0\,
      S(2) => \i__carry__5_i_6_n_0\,
      S(1) => \i__carry__5_i_7_n_0\,
      S(0) => \i__carry__5_i_8_n_0\
    );
\time_count_next0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_count_next0_inferred__0/i__carry__5_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_time_count_next0_inferred__0/i__carry__6_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \time_count_next0_inferred__0/i__carry__6_n_3\,
      CO(3) => \time_count_next0_inferred__0/i__carry__6_n_4\,
      CO(2) => \time_count_next0_inferred__0/i__carry__6_n_5\,
      CO(1) => \time_count_next0_inferred__0/i__carry__6_n_6\,
      CO(0) => \time_count_next0_inferred__0/i__carry__6_n_7\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => time_count_reg(61 downto 57),
      O(7 downto 6) => \NLW_time_count_next0_inferred__0/i__carry__6_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => data0(62 downto 57),
      S(7 downto 6) => B"00",
      S(5) => \i__carry__6_i_1_n_0\,
      S(4) => \i__carry__6_i_2_n_0\,
      S(3) => \i__carry__6_i_3_n_0\,
      S(2) => \i__carry__6_i_4_n_0\,
      S(1) => \i__carry__6_i_5_n_0\,
      S(0) => \i__carry__6_i_6_n_0\
    );
\time_count_reg[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg(0),
      O => \time_count_reg[0]_i_1__0_n_0\
    );
\time_count_reg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(10),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[10]_i_1_n_0\
    );
\time_count_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(11),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[11]_i_1_n_0\
    );
\time_count_reg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(12),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[12]_i_1_n_0\
    );
\time_count_reg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(13),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[13]_i_1_n_0\
    );
\time_count_reg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(14),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[14]_i_1_n_0\
    );
\time_count_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(15),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[15]_i_1_n_0\
    );
\time_count_reg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(16),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[16]_i_1_n_0\
    );
\time_count_reg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(17),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[17]_i_1_n_0\
    );
\time_count_reg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(18),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[18]_i_1_n_0\
    );
\time_count_reg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(19),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[19]_i_1_n_0\
    );
\time_count_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(1),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[1]_i_1_n_0\
    );
\time_count_reg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(20),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[20]_i_1_n_0\
    );
\time_count_reg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(21),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[21]_i_1_n_0\
    );
\time_count_reg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(22),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[22]_i_1_n_0\
    );
\time_count_reg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(23),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[23]_i_1_n_0\
    );
\time_count_reg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(24),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[24]_i_1_n_0\
    );
\time_count_reg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(25),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[25]_i_1_n_0\
    );
\time_count_reg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(26),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[26]_i_1_n_0\
    );
\time_count_reg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(27),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[27]_i_1_n_0\
    );
\time_count_reg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(28),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[28]_i_1_n_0\
    );
\time_count_reg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(29),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[29]_i_1_n_0\
    );
\time_count_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(2),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[2]_i_1_n_0\
    );
\time_count_reg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(30),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[30]_i_1_n_0\
    );
\time_count_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(31),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[31]_i_1_n_0\
    );
\time_count_reg[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(32),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[32]_i_1_n_0\
    );
\time_count_reg[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(33),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[33]_i_1_n_0\
    );
\time_count_reg[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(34),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[34]_i_1_n_0\
    );
\time_count_reg[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(35),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[35]_i_1_n_0\
    );
\time_count_reg[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(36),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[36]_i_1_n_0\
    );
\time_count_reg[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(37),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[37]_i_1_n_0\
    );
\time_count_reg[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(38),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[38]_i_1_n_0\
    );
\time_count_reg[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(39),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[39]_i_1_n_0\
    );
\time_count_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(3),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[3]_i_1_n_0\
    );
\time_count_reg[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(40),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[40]_i_1_n_0\
    );
\time_count_reg[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(41),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[41]_i_1_n_0\
    );
\time_count_reg[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(42),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[42]_i_1_n_0\
    );
\time_count_reg[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(43),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[43]_i_1_n_0\
    );
\time_count_reg[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(44),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[44]_i_1_n_0\
    );
\time_count_reg[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(45),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[45]_i_1_n_0\
    );
\time_count_reg[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(46),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[46]_i_1_n_0\
    );
\time_count_reg[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(47),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[47]_i_1_n_0\
    );
\time_count_reg[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(48),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[48]_i_1_n_0\
    );
\time_count_reg[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(49),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[49]_i_1_n_0\
    );
\time_count_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(4),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[4]_i_1_n_0\
    );
\time_count_reg[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(50),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[50]_i_1_n_0\
    );
\time_count_reg[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(51),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[51]_i_1_n_0\
    );
\time_count_reg[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(52),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[52]_i_1_n_0\
    );
\time_count_reg[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(53),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[53]_i_1_n_0\
    );
\time_count_reg[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(54),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[54]_i_1_n_0\
    );
\time_count_reg[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(55),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[55]_i_1_n_0\
    );
\time_count_reg[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(56),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[56]_i_1_n_0\
    );
\time_count_reg[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(57),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[57]_i_1_n_0\
    );
\time_count_reg[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(58),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[58]_i_1_n_0\
    );
\time_count_reg[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(59),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[59]_i_1_n_0\
    );
\time_count_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(5),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[5]_i_1_n_0\
    );
\time_count_reg[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(60),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[60]_i_1_n_0\
    );
\time_count_reg[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(61),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[61]_i_1_n_0\
    );
\time_count_reg[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(62),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[62]_i_1_n_0\
    );
\time_count_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(6),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[6]_i_1_n_0\
    );
\time_count_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(7),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[7]_i_1_n_0\
    );
\time_count_reg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(8),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[8]_i_1_n_0\
    );
\time_count_reg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(9),
      I1 => \^time_count_reg_reg[49]_0\,
      O => \time_count_reg[9]_i_1_n_0\
    );
\time_count_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[0]_i_1__0_n_0\,
      Q => time_count_reg(0),
      S => Q(0)
    );
\time_count_reg_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[10]_i_1_n_0\,
      Q => time_count_reg(10),
      S => Q(0)
    );
\time_count_reg_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[11]_i_1_n_0\,
      Q => time_count_reg(11),
      S => Q(0)
    );
\time_count_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[12]_i_1_n_0\,
      Q => time_count_reg(12),
      R => Q(0)
    );
\time_count_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[13]_i_1_n_0\,
      Q => time_count_reg(13),
      R => Q(0)
    );
\time_count_reg_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[14]_i_1_n_0\,
      Q => time_count_reg(14),
      S => Q(0)
    );
\time_count_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[15]_i_1_n_0\,
      Q => time_count_reg(15),
      R => Q(0)
    );
\time_count_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[16]_i_1_n_0\,
      Q => time_count_reg(16),
      R => Q(0)
    );
\time_count_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[17]_i_1_n_0\,
      Q => time_count_reg(17),
      R => Q(0)
    );
\time_count_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[18]_i_1_n_0\,
      Q => time_count_reg(18),
      R => Q(0)
    );
\time_count_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[19]_i_1_n_0\,
      Q => time_count_reg(19),
      R => Q(0)
    );
\time_count_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[1]_i_1_n_0\,
      Q => time_count_reg(1),
      S => Q(0)
    );
\time_count_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[20]_i_1_n_0\,
      Q => time_count_reg(20),
      R => Q(0)
    );
\time_count_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[21]_i_1_n_0\,
      Q => time_count_reg(21),
      R => Q(0)
    );
\time_count_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[22]_i_1_n_0\,
      Q => time_count_reg(22),
      R => Q(0)
    );
\time_count_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[23]_i_1_n_0\,
      Q => time_count_reg(23),
      R => Q(0)
    );
\time_count_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[24]_i_1_n_0\,
      Q => time_count_reg(24),
      R => Q(0)
    );
\time_count_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[25]_i_1_n_0\,
      Q => time_count_reg(25),
      R => Q(0)
    );
\time_count_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[26]_i_1_n_0\,
      Q => time_count_reg(26),
      R => Q(0)
    );
\time_count_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[27]_i_1_n_0\,
      Q => time_count_reg(27),
      R => Q(0)
    );
\time_count_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[28]_i_1_n_0\,
      Q => time_count_reg(28),
      R => Q(0)
    );
\time_count_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[29]_i_1_n_0\,
      Q => time_count_reg(29),
      R => Q(0)
    );
\time_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[2]_i_1_n_0\,
      Q => time_count_reg(2),
      R => Q(0)
    );
\time_count_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[30]_i_1_n_0\,
      Q => time_count_reg(30),
      R => Q(0)
    );
\time_count_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[31]_i_1_n_0\,
      Q => time_count_reg(31),
      R => Q(0)
    );
\time_count_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[32]_i_1_n_0\,
      Q => time_count_reg(32),
      R => Q(0)
    );
\time_count_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[33]_i_1_n_0\,
      Q => time_count_reg(33),
      R => Q(0)
    );
\time_count_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[34]_i_1_n_0\,
      Q => time_count_reg(34),
      R => Q(0)
    );
\time_count_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[35]_i_1_n_0\,
      Q => time_count_reg(35),
      R => Q(0)
    );
\time_count_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[36]_i_1_n_0\,
      Q => time_count_reg(36),
      R => Q(0)
    );
\time_count_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[37]_i_1_n_0\,
      Q => time_count_reg(37),
      R => Q(0)
    );
\time_count_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[38]_i_1_n_0\,
      Q => time_count_reg(38),
      R => Q(0)
    );
\time_count_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[39]_i_1_n_0\,
      Q => time_count_reg(39),
      R => Q(0)
    );
\time_count_reg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[3]_i_1_n_0\,
      Q => time_count_reg(3),
      S => Q(0)
    );
\time_count_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[40]_i_1_n_0\,
      Q => time_count_reg(40),
      R => Q(0)
    );
\time_count_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[41]_i_1_n_0\,
      Q => time_count_reg(41),
      R => Q(0)
    );
\time_count_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[42]_i_1_n_0\,
      Q => time_count_reg(42),
      R => Q(0)
    );
\time_count_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[43]_i_1_n_0\,
      Q => time_count_reg(43),
      R => Q(0)
    );
\time_count_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[44]_i_1_n_0\,
      Q => time_count_reg(44),
      R => Q(0)
    );
\time_count_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[45]_i_1_n_0\,
      Q => time_count_reg(45),
      R => Q(0)
    );
\time_count_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[46]_i_1_n_0\,
      Q => time_count_reg(46),
      R => Q(0)
    );
\time_count_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[47]_i_1_n_0\,
      Q => time_count_reg(47),
      R => Q(0)
    );
\time_count_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[48]_i_1_n_0\,
      Q => time_count_reg(48),
      R => Q(0)
    );
\time_count_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[49]_i_1_n_0\,
      Q => time_count_reg(49),
      R => Q(0)
    );
\time_count_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[4]_i_1_n_0\,
      Q => time_count_reg(4),
      R => Q(0)
    );
\time_count_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[50]_i_1_n_0\,
      Q => time_count_reg(50),
      R => Q(0)
    );
\time_count_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[51]_i_1_n_0\,
      Q => time_count_reg(51),
      R => Q(0)
    );
\time_count_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[52]_i_1_n_0\,
      Q => time_count_reg(52),
      R => Q(0)
    );
\time_count_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[53]_i_1_n_0\,
      Q => time_count_reg(53),
      R => Q(0)
    );
\time_count_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[54]_i_1_n_0\,
      Q => time_count_reg(54),
      R => Q(0)
    );
\time_count_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[55]_i_1_n_0\,
      Q => time_count_reg(55),
      R => Q(0)
    );
\time_count_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[56]_i_1_n_0\,
      Q => time_count_reg(56),
      R => Q(0)
    );
\time_count_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[57]_i_1_n_0\,
      Q => time_count_reg(57),
      R => Q(0)
    );
\time_count_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[58]_i_1_n_0\,
      Q => time_count_reg(58),
      R => Q(0)
    );
\time_count_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[59]_i_1_n_0\,
      Q => time_count_reg(59),
      R => Q(0)
    );
\time_count_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[5]_i_1_n_0\,
      Q => time_count_reg(5),
      R => Q(0)
    );
\time_count_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[60]_i_1_n_0\,
      Q => time_count_reg(60),
      R => Q(0)
    );
\time_count_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[61]_i_1_n_0\,
      Q => time_count_reg(61),
      R => Q(0)
    );
\time_count_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[62]_i_1_n_0\,
      Q => time_count_reg(62),
      R => Q(0)
    );
\time_count_reg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[6]_i_1_n_0\,
      Q => time_count_reg(6),
      S => Q(0)
    );
\time_count_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[7]_i_1_n_0\,
      Q => time_count_reg(7),
      R => Q(0)
    );
\time_count_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[8]_i_1_n_0\,
      Q => time_count_reg(8),
      R => Q(0)
    );
\time_count_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg[9]_i_1_n_0\,
      Q => time_count_reg(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_eth_phy_10g_rx_frame_sync is
  port (
    serdes_rx_bitslip_reg_reg_0 : out STD_LOGIC;
    rx_block_lock_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    rxheader_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \block_error_count_reg_reg[9]\ : in STD_LOGIC;
    phy_rx_sequence_error : in STD_LOGIC;
    phy_rx_bad_block : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_eth_phy_10g_rx_frame_sync : entity is "eth_phy_10g_rx_frame_sync";
end eth_10g_0_eth_phy_10g_rx_frame_sync;

architecture STRUCTURE of eth_10g_0_eth_phy_10g_rx_frame_sync is
  signal bitslip_count_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal bitslip_count_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \bitslip_count_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_block_lock_reg_i_1_n_0 : STD_LOGIC;
  signal rx_block_lock_reg_i_2_n_0 : STD_LOGIC;
  signal rx_block_lock_reg_i_3_n_0 : STD_LOGIC;
  signal rx_block_lock_reg_i_4_n_0 : STD_LOGIC;
  signal rx_block_lock_reg_i_5_n_0 : STD_LOGIC;
  signal rx_block_lock_reg_i_6_n_0 : STD_LOGIC;
  signal \^rx_block_lock_reg_reg_0\ : STD_LOGIC;
  signal serdes_rx_bitslip_reg_i_1_n_0 : STD_LOGIC;
  signal serdes_rx_bitslip_reg_i_2_n_0 : STD_LOGIC;
  signal serdes_rx_bitslip_reg_i_3_n_0 : STD_LOGIC;
  signal \^serdes_rx_bitslip_reg_reg_0\ : STD_LOGIC;
  signal \sh_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sh_count_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \sh_count_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \sh_count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sh_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sh_count_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \sh_count_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \sh_count_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \sh_count_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \sh_count_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sh_count_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sh_count_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sh_count_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sh_count_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sh_count_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal sh_invalid_count_next : STD_LOGIC;
  signal sh_invalid_count_reg_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bitslip_count_reg[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \bitslip_count_reg[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \bitslip_count_reg[2]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of rx_block_lock_reg_i_2 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of rx_block_lock_reg_i_3 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of rx_block_lock_reg_i_6 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of serdes_rx_bitslip_reg_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of serdes_rx_bitslip_reg_i_2 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sh_count_reg[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sh_count_reg[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sh_count_reg[4]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sh_invalid_count_reg[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sh_invalid_count_reg[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sh_invalid_count_reg[3]_i_2\ : label is "soft_lutpair85";
begin
  rx_block_lock_reg_reg_0 <= \^rx_block_lock_reg_reg_0\;
  serdes_rx_bitslip_reg_reg_0 <= \^serdes_rx_bitslip_reg_reg_0\;
\bitslip_count_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => bitslip_count_reg(2),
      I1 => bitslip_count_reg(1),
      I2 => bitslip_count_reg(0),
      I3 => \^serdes_rx_bitslip_reg_reg_0\,
      O => bitslip_count_next(0)
    );
\bitslip_count_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3C2"
    )
        port map (
      I0 => bitslip_count_reg(2),
      I1 => bitslip_count_reg(1),
      I2 => bitslip_count_reg(0),
      I3 => \^serdes_rx_bitslip_reg_reg_0\,
      O => bitslip_count_next(1)
    );
\bitslip_count_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_block_lock_reg_i_5_n_0,
      I1 => bitslip_count_reg(2),
      I2 => bitslip_count_reg(1),
      I3 => bitslip_count_reg(0),
      I4 => \^serdes_rx_bitslip_reg_reg_0\,
      O => \bitslip_count_reg[2]_i_1_n_0\
    );
\bitslip_count_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC02"
    )
        port map (
      I0 => \^serdes_rx_bitslip_reg_reg_0\,
      I1 => bitslip_count_reg(0),
      I2 => bitslip_count_reg(1),
      I3 => bitslip_count_reg(2),
      O => bitslip_count_next(2)
    );
\bitslip_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bitslip_count_reg[2]_i_1_n_0\,
      D => bitslip_count_next(0),
      Q => bitslip_count_reg(0),
      R => Q(0)
    );
\bitslip_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bitslip_count_reg[2]_i_1_n_0\,
      D => bitslip_count_next(1),
      Q => bitslip_count_reg(1),
      R => Q(0)
    );
\bitslip_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \bitslip_count_reg[2]_i_1_n_0\,
      D => bitslip_count_next(2),
      Q => bitslip_count_reg(2),
      R => Q(0)
    );
\block_error_count_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^rx_block_lock_reg_reg_0\,
      I1 => \block_error_count_reg_reg[9]\,
      I2 => phy_rx_sequence_error,
      I3 => phy_rx_bad_block,
      O => E(0)
    );
rx_block_lock_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FFFFFF00AA0080"
    )
        port map (
      I0 => rx_block_lock_reg_i_2_n_0,
      I1 => \sh_count_reg_reg_n_0_[5]\,
      I2 => rx_block_lock_reg_i_3_n_0,
      I3 => rx_block_lock_reg_i_4_n_0,
      I4 => rx_block_lock_reg_i_5_n_0,
      I5 => \^rx_block_lock_reg_reg_0\,
      O => rx_block_lock_reg_i_1_n_0
    );
rx_block_lock_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^serdes_rx_bitslip_reg_reg_0\,
      I1 => bitslip_count_reg(0),
      I2 => bitslip_count_reg(1),
      I3 => bitslip_count_reg(2),
      O => rx_block_lock_reg_i_2_n_0
    );
rx_block_lock_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \sh_count_reg_reg_n_0_[4]\,
      I1 => \sh_count_reg_reg_n_0_[3]\,
      I2 => \sh_count_reg_reg_n_0_[0]\,
      I3 => \sh_count_reg_reg_n_0_[1]\,
      I4 => \sh_count_reg_reg_n_0_[2]\,
      O => rx_block_lock_reg_i_3_n_0
    );
rx_block_lock_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFF"
    )
        port map (
      I0 => sh_invalid_count_reg_reg(2),
      I1 => sh_invalid_count_reg_reg(3),
      I2 => sh_invalid_count_reg_reg(0),
      I3 => sh_invalid_count_reg_reg(1),
      I4 => rxheader_out(1),
      I5 => rxheader_out(0),
      O => rx_block_lock_reg_i_4_n_0
    );
rx_block_lock_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5555555"
    )
        port map (
      I0 => \^rx_block_lock_reg_reg_0\,
      I1 => sh_invalid_count_reg_reg(3),
      I2 => sh_invalid_count_reg_reg(2),
      I3 => sh_invalid_count_reg_reg(0),
      I4 => sh_invalid_count_reg_reg(1),
      I5 => rx_block_lock_reg_i_6_n_0,
      O => rx_block_lock_reg_i_5_n_0
    );
rx_block_lock_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rxheader_out(0),
      I1 => rxheader_out(1),
      O => rx_block_lock_reg_i_6_n_0
    );
rx_block_lock_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_block_lock_reg_i_1_n_0,
      Q => \^rx_block_lock_reg_reg_0\,
      R => Q(0)
    );
serdes_rx_bitslip_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000082"
    )
        port map (
      I0 => serdes_rx_bitslip_reg_i_2_n_0,
      I1 => rxheader_out(1),
      I2 => rxheader_out(0),
      I3 => \^serdes_rx_bitslip_reg_reg_0\,
      I4 => serdes_rx_bitslip_reg_i_3_n_0,
      O => serdes_rx_bitslip_reg_i_1_n_0
    );
serdes_rx_bitslip_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => sh_invalid_count_reg_reg(1),
      I1 => sh_invalid_count_reg_reg(0),
      I2 => sh_invalid_count_reg_reg(2),
      I3 => sh_invalid_count_reg_reg(3),
      I4 => \^rx_block_lock_reg_reg_0\,
      O => serdes_rx_bitslip_reg_i_2_n_0
    );
serdes_rx_bitslip_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => bitslip_count_reg(2),
      I1 => bitslip_count_reg(1),
      I2 => bitslip_count_reg(0),
      O => serdes_rx_bitslip_reg_i_3_n_0
    );
serdes_rx_bitslip_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => serdes_rx_bitslip_reg_i_1_n_0,
      Q => \^serdes_rx_bitslip_reg_reg_0\,
      R => Q(0)
    );
\sh_count_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
        port map (
      I0 => \sh_count_reg_reg_n_0_[5]\,
      I1 => rx_block_lock_reg_i_3_n_0,
      I2 => rx_block_lock_reg_i_5_n_0,
      I3 => Q(0),
      I4 => \sh_count_reg_reg_n_0_[0]\,
      O => \sh_count_reg[0]_i_1_n_0\
    );
\sh_count_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000700070000"
    )
        port map (
      I0 => \sh_count_reg_reg_n_0_[5]\,
      I1 => rx_block_lock_reg_i_3_n_0,
      I2 => rx_block_lock_reg_i_5_n_0,
      I3 => Q(0),
      I4 => \sh_count_reg_reg_n_0_[1]\,
      I5 => \sh_count_reg_reg_n_0_[0]\,
      O => \sh_count_reg[1]_i_1_n_0\
    );
\sh_count_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \sh_count_reg_reg_n_0_[2]\,
      I1 => \sh_count_reg_reg_n_0_[0]\,
      I2 => \sh_count_reg_reg_n_0_[1]\,
      O => \sh_count_reg[2]_i_1_n_0\
    );
\sh_count_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \sh_count_reg_reg_n_0_[3]\,
      I1 => \sh_count_reg_reg_n_0_[2]\,
      I2 => \sh_count_reg_reg_n_0_[1]\,
      I3 => \sh_count_reg_reg_n_0_[0]\,
      O => \sh_count_reg[3]_i_1_n_0\
    );
\sh_count_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0100"
    )
        port map (
      I0 => \sh_count_reg[4]_i_2_n_0\,
      I1 => Q(0),
      I2 => rx_block_lock_reg_i_5_n_0,
      I3 => \sh_count_reg[5]_i_2_n_0\,
      I4 => \sh_count_reg_reg_n_0_[4]\,
      O => \sh_count_reg[4]_i_1_n_0\
    );
\sh_count_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \sh_count_reg_reg_n_0_[2]\,
      I1 => \sh_count_reg_reg_n_0_[1]\,
      I2 => \sh_count_reg_reg_n_0_[0]\,
      I3 => \sh_count_reg_reg_n_0_[3]\,
      O => \sh_count_reg[4]_i_2_n_0\
    );
\sh_count_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA80"
    )
        port map (
      I0 => \sh_count_reg[5]_i_2_n_0\,
      I1 => \sh_count_reg_reg_n_0_[5]\,
      I2 => rx_block_lock_reg_i_3_n_0,
      I3 => rx_block_lock_reg_i_5_n_0,
      I4 => Q(0),
      O => \sh_count_reg[5]_i_1_n_0\
    );
\sh_count_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => Q(0),
      I1 => bitslip_count_reg(2),
      I2 => bitslip_count_reg(1),
      I3 => bitslip_count_reg(0),
      I4 => \^serdes_rx_bitslip_reg_reg_0\,
      O => \sh_count_reg[5]_i_2_n_0\
    );
\sh_count_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \sh_count_reg_reg_n_0_[5]\,
      I1 => \sh_count_reg_reg_n_0_[2]\,
      I2 => \sh_count_reg_reg_n_0_[1]\,
      I3 => \sh_count_reg_reg_n_0_[0]\,
      I4 => \sh_count_reg_reg_n_0_[3]\,
      I5 => \sh_count_reg_reg_n_0_[4]\,
      O => \sh_count_reg[5]_i_3_n_0\
    );
\sh_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sh_count_reg[5]_i_2_n_0\,
      D => \sh_count_reg[0]_i_1_n_0\,
      Q => \sh_count_reg_reg_n_0_[0]\,
      R => '0'
    );
\sh_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sh_count_reg[5]_i_2_n_0\,
      D => \sh_count_reg[1]_i_1_n_0\,
      Q => \sh_count_reg_reg_n_0_[1]\,
      R => '0'
    );
\sh_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sh_count_reg[5]_i_2_n_0\,
      D => \sh_count_reg[2]_i_1_n_0\,
      Q => \sh_count_reg_reg_n_0_[2]\,
      R => \sh_count_reg[5]_i_1_n_0\
    );
\sh_count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sh_count_reg[5]_i_2_n_0\,
      D => \sh_count_reg[3]_i_1_n_0\,
      Q => \sh_count_reg_reg_n_0_[3]\,
      R => \sh_count_reg[5]_i_1_n_0\
    );
\sh_count_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \sh_count_reg[4]_i_1_n_0\,
      Q => \sh_count_reg_reg_n_0_[4]\,
      R => '0'
    );
\sh_count_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \sh_count_reg[5]_i_2_n_0\,
      D => \sh_count_reg[5]_i_3_n_0\,
      Q => \sh_count_reg_reg_n_0_[5]\,
      R => \sh_count_reg[5]_i_1_n_0\
    );
\sh_invalid_count_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sh_invalid_count_reg_reg(0),
      O => \p_0_in__0\(0)
    );
\sh_invalid_count_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sh_invalid_count_reg_reg(0),
      I1 => sh_invalid_count_reg_reg(1),
      O => \p_0_in__0\(1)
    );
\sh_invalid_count_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sh_invalid_count_reg_reg(2),
      I1 => sh_invalid_count_reg_reg(0),
      I2 => sh_invalid_count_reg_reg(1),
      O => \p_0_in__0\(2)
    );
\sh_invalid_count_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => bitslip_count_reg(2),
      I1 => bitslip_count_reg(1),
      I2 => bitslip_count_reg(0),
      I3 => \^serdes_rx_bitslip_reg_reg_0\,
      I4 => rxheader_out(1),
      I5 => rxheader_out(0),
      O => sh_invalid_count_next
    );
\sh_invalid_count_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sh_invalid_count_reg_reg(1),
      I1 => sh_invalid_count_reg_reg(0),
      I2 => sh_invalid_count_reg_reg(2),
      I3 => sh_invalid_count_reg_reg(3),
      O => \p_0_in__0\(3)
    );
\sh_invalid_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => sh_invalid_count_next,
      D => \p_0_in__0\(0),
      Q => sh_invalid_count_reg_reg(0),
      R => \sh_count_reg[5]_i_1_n_0\
    );
\sh_invalid_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => sh_invalid_count_next,
      D => \p_0_in__0\(1),
      Q => sh_invalid_count_reg_reg(1),
      R => \sh_count_reg[5]_i_1_n_0\
    );
\sh_invalid_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => sh_invalid_count_next,
      D => \p_0_in__0\(2),
      Q => sh_invalid_count_reg_reg(2),
      R => \sh_count_reg[5]_i_1_n_0\
    );
\sh_invalid_count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => sh_invalid_count_next,
      D => \p_0_in__0\(3),
      Q => sh_invalid_count_reg_reg(3),
      R => \sh_count_reg[5]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_eth_phy_10g_rx_watchdog is
  port (
    gtwiz_reset_rx_datapath_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \block_error_count_reg_reg[7]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    saw_ctrl_sh_reg_reg_0 : in STD_LOGIC;
    \block_error_count_reg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_eth_phy_10g_rx_watchdog : entity is "eth_phy_10g_rx_watchdog";
end eth_10g_0_eth_phy_10g_rx_watchdog;

architecture STRUCTURE of eth_10g_0_eth_phy_10g_rx_watchdog is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \block_error_count_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \block_error_count_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \block_error_count_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal block_error_count_reg_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^block_error_count_reg_reg[7]_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \error_count_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal error_count_reg_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal saw_ctrl_sh_reg : STD_LOGIC;
  signal saw_ctrl_sh_reg_i_1_n_0 : STD_LOGIC;
  signal serdes_rx_reset_req_next : STD_LOGIC;
  signal \time_count_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \time_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \time_count_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \time_count_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \time_count_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \time_count_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \time_count_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \time_count_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \time_count_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \time_count_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \time_count_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \time_count_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \time_count_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \time_count_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \time_count_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \time_count_reg[16]_i_9_n_0\ : STD_LOGIC;
  signal \time_count_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \time_count_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \time_count_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \time_count_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \time_count_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \time_count_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \time_count_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \time_count_reg[24]_i_9_n_0\ : STD_LOGIC;
  signal \time_count_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \time_count_reg[32]_i_3_n_0\ : STD_LOGIC;
  signal \time_count_reg[32]_i_4_n_0\ : STD_LOGIC;
  signal \time_count_reg[32]_i_5_n_0\ : STD_LOGIC;
  signal \time_count_reg[32]_i_6_n_0\ : STD_LOGIC;
  signal \time_count_reg[32]_i_7_n_0\ : STD_LOGIC;
  signal \time_count_reg[32]_i_8_n_0\ : STD_LOGIC;
  signal \time_count_reg[32]_i_9_n_0\ : STD_LOGIC;
  signal \time_count_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \time_count_reg[40]_i_3_n_0\ : STD_LOGIC;
  signal \time_count_reg[40]_i_4_n_0\ : STD_LOGIC;
  signal \time_count_reg[40]_i_5_n_0\ : STD_LOGIC;
  signal \time_count_reg[40]_i_6_n_0\ : STD_LOGIC;
  signal \time_count_reg[40]_i_7_n_0\ : STD_LOGIC;
  signal \time_count_reg[40]_i_8_n_0\ : STD_LOGIC;
  signal \time_count_reg[40]_i_9_n_0\ : STD_LOGIC;
  signal \time_count_reg[48]_i_2_n_0\ : STD_LOGIC;
  signal \time_count_reg[48]_i_3_n_0\ : STD_LOGIC;
  signal \time_count_reg[48]_i_4_n_0\ : STD_LOGIC;
  signal \time_count_reg[48]_i_5_n_0\ : STD_LOGIC;
  signal \time_count_reg[48]_i_6_n_0\ : STD_LOGIC;
  signal \time_count_reg[48]_i_7_n_0\ : STD_LOGIC;
  signal \time_count_reg[48]_i_8_n_0\ : STD_LOGIC;
  signal \time_count_reg[48]_i_9_n_0\ : STD_LOGIC;
  signal \time_count_reg[56]_i_2_n_0\ : STD_LOGIC;
  signal \time_count_reg[56]_i_3_n_0\ : STD_LOGIC;
  signal \time_count_reg[56]_i_4_n_0\ : STD_LOGIC;
  signal \time_count_reg[56]_i_5_n_0\ : STD_LOGIC;
  signal \time_count_reg[56]_i_6_n_0\ : STD_LOGIC;
  signal \time_count_reg[56]_i_7_n_0\ : STD_LOGIC;
  signal \time_count_reg[56]_i_8_n_0\ : STD_LOGIC;
  signal \time_count_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \time_count_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \time_count_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \time_count_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \time_count_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \time_count_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \time_count_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \time_count_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal time_count_reg_reg : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \time_count_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \time_count_reg_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \time_count_reg_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \time_count_reg_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_10\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_11\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_8\ : STD_LOGIC;
  signal \time_count_reg_reg[32]_i_1_n_9\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_10\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_11\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_8\ : STD_LOGIC;
  signal \time_count_reg_reg[40]_i_1_n_9\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_10\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_11\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_8\ : STD_LOGIC;
  signal \time_count_reg_reg[48]_i_1_n_9\ : STD_LOGIC;
  signal \time_count_reg_reg[56]_i_1_n_10\ : STD_LOGIC;
  signal \time_count_reg_reg[56]_i_1_n_11\ : STD_LOGIC;
  signal \time_count_reg_reg[56]_i_1_n_12\ : STD_LOGIC;
  signal \time_count_reg_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \time_count_reg_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \time_count_reg_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \time_count_reg_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \time_count_reg_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \time_count_reg_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \time_count_reg_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \time_count_reg_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \time_count_reg_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \time_count_reg_reg[56]_i_1_n_9\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \time_count_reg_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_time_count_reg_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_time_count_reg_reg[56]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \block_error_count_reg[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \block_error_count_reg[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \block_error_count_reg[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \block_error_count_reg[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \block_error_count_reg[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \block_error_count_reg[6]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \block_error_count_reg[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \block_error_count_reg[8]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \block_error_count_reg[9]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \block_error_count_reg[9]_i_6\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \error_count_reg[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \error_count_reg[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \error_count_reg[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \error_count_reg[3]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \error_count_reg[3]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of serdes_rx_reset_req_reg_i_1 : label is "soft_lutpair92";
begin
  E(0) <= \^e\(0);
  \block_error_count_reg_reg[7]_0\ <= \^block_error_count_reg_reg[7]_0\;
\block_error_count_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => block_error_count_reg_reg(0),
      O => \p_0_in__1\(0)
    );
\block_error_count_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => block_error_count_reg_reg(0),
      I1 => block_error_count_reg_reg(1),
      O => \p_0_in__1\(1)
    );
\block_error_count_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => block_error_count_reg_reg(2),
      I1 => block_error_count_reg_reg(1),
      I2 => block_error_count_reg_reg(0),
      O => \p_0_in__1\(2)
    );
\block_error_count_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => block_error_count_reg_reg(2),
      I1 => block_error_count_reg_reg(1),
      I2 => block_error_count_reg_reg(0),
      I3 => block_error_count_reg_reg(3),
      O => \p_0_in__1\(3)
    );
\block_error_count_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => block_error_count_reg_reg(4),
      I1 => block_error_count_reg_reg(2),
      I2 => block_error_count_reg_reg(1),
      I3 => block_error_count_reg_reg(0),
      I4 => block_error_count_reg_reg(3),
      O => \p_0_in__1\(4)
    );
\block_error_count_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => block_error_count_reg_reg(5),
      I1 => block_error_count_reg_reg(3),
      I2 => block_error_count_reg_reg(0),
      I3 => block_error_count_reg_reg(1),
      I4 => block_error_count_reg_reg(2),
      I5 => block_error_count_reg_reg(4),
      O => \p_0_in__1\(5)
    );
\block_error_count_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => block_error_count_reg_reg(6),
      I1 => \block_error_count_reg[9]_i_4_n_0\,
      O => \p_0_in__1\(6)
    );
\block_error_count_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => block_error_count_reg_reg(7),
      I1 => \block_error_count_reg[9]_i_4_n_0\,
      I2 => block_error_count_reg_reg(6),
      O => \p_0_in__1\(7)
    );
\block_error_count_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => block_error_count_reg_reg(8),
      I1 => block_error_count_reg_reg(6),
      I2 => block_error_count_reg_reg(7),
      I3 => \block_error_count_reg[9]_i_4_n_0\,
      O => \p_0_in__1\(8)
    );
\block_error_count_reg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => block_error_count_reg_reg(9),
      I1 => \block_error_count_reg[9]_i_4_n_0\,
      I2 => block_error_count_reg_reg(7),
      I3 => block_error_count_reg_reg(6),
      I4 => block_error_count_reg_reg(8),
      O => \p_0_in__1\(9)
    );
\block_error_count_reg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \block_error_count_reg[9]_i_5_n_0\,
      I1 => block_error_count_reg_reg(7),
      I2 => block_error_count_reg_reg(6),
      I3 => block_error_count_reg_reg(9),
      I4 => block_error_count_reg_reg(8),
      I5 => \block_error_count_reg[9]_i_6_n_0\,
      O => \^block_error_count_reg_reg[7]_0\
    );
\block_error_count_reg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => block_error_count_reg_reg(5),
      I1 => block_error_count_reg_reg(3),
      I2 => block_error_count_reg_reg(0),
      I3 => block_error_count_reg_reg(1),
      I4 => block_error_count_reg_reg(2),
      I5 => block_error_count_reg_reg(4),
      O => \block_error_count_reg[9]_i_4_n_0\
    );
\block_error_count_reg[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => block_error_count_reg_reg(5),
      I1 => block_error_count_reg_reg(4),
      I2 => block_error_count_reg_reg(3),
      I3 => block_error_count_reg_reg(2),
      O => \block_error_count_reg[9]_i_5_n_0\
    );
\block_error_count_reg[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => block_error_count_reg_reg(0),
      I1 => block_error_count_reg_reg(1),
      O => \block_error_count_reg[9]_i_6_n_0\
    );
\block_error_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \block_error_count_reg_reg[9]_0\(0),
      D => \p_0_in__1\(0),
      Q => block_error_count_reg_reg(0),
      R => SR(0)
    );
\block_error_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \block_error_count_reg_reg[9]_0\(0),
      D => \p_0_in__1\(1),
      Q => block_error_count_reg_reg(1),
      R => SR(0)
    );
\block_error_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \block_error_count_reg_reg[9]_0\(0),
      D => \p_0_in__1\(2),
      Q => block_error_count_reg_reg(2),
      R => SR(0)
    );
\block_error_count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \block_error_count_reg_reg[9]_0\(0),
      D => \p_0_in__1\(3),
      Q => block_error_count_reg_reg(3),
      R => SR(0)
    );
\block_error_count_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \block_error_count_reg_reg[9]_0\(0),
      D => \p_0_in__1\(4),
      Q => block_error_count_reg_reg(4),
      R => SR(0)
    );
\block_error_count_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \block_error_count_reg_reg[9]_0\(0),
      D => \p_0_in__1\(5),
      Q => block_error_count_reg_reg(5),
      R => SR(0)
    );
\block_error_count_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \block_error_count_reg_reg[9]_0\(0),
      D => \p_0_in__1\(6),
      Q => block_error_count_reg_reg(6),
      R => SR(0)
    );
\block_error_count_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \block_error_count_reg_reg[9]_0\(0),
      D => \p_0_in__1\(7),
      Q => block_error_count_reg_reg(7),
      R => SR(0)
    );
\block_error_count_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \block_error_count_reg_reg[9]_0\(0),
      D => \p_0_in__1\(8),
      Q => block_error_count_reg_reg(8),
      R => SR(0)
    );
\block_error_count_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \block_error_count_reg_reg[9]_0\(0),
      D => \p_0_in__1\(9),
      Q => block_error_count_reg_reg(9),
      R => SR(0)
    );
\error_count_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => error_count_reg_reg(0),
      O => \p_0_in__2\(0)
    );
\error_count_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => error_count_reg_reg(0),
      I1 => error_count_reg_reg(1),
      O => \p_0_in__2\(1)
    );
\error_count_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => error_count_reg_reg(2),
      I1 => error_count_reg_reg(0),
      I2 => error_count_reg_reg(1),
      O => \p_0_in__2\(2)
    );
\error_count_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \error_count_reg[3]_i_4_n_0\,
      I2 => \^block_error_count_reg_reg[7]_0\,
      I3 => saw_ctrl_sh_reg,
      I4 => \^e\(0),
      O => \error_count_reg[3]_i_1_n_0\
    );
\error_count_reg[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_count_reg_reg(1),
      I1 => time_count_reg_reg(12),
      I2 => time_count_reg_reg(20),
      I3 => time_count_reg_reg(46),
      I4 => \error_count_reg[3]_i_18_n_0\,
      O => \error_count_reg[3]_i_10_n_0\
    );
\error_count_reg[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg_reg(43),
      I1 => time_count_reg_reg(3),
      I2 => time_count_reg_reg(34),
      I3 => time_count_reg_reg(15),
      O => \error_count_reg[3]_i_11_n_0\
    );
\error_count_reg[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_count_reg_reg(4),
      I1 => time_count_reg_reg(55),
      I2 => time_count_reg_reg(51),
      I3 => time_count_reg_reg(49),
      I4 => \error_count_reg[3]_i_19_n_0\,
      O => \error_count_reg[3]_i_12_n_0\
    );
\error_count_reg[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg_reg(32),
      I1 => time_count_reg_reg(29),
      I2 => time_count_reg_reg(27),
      I3 => time_count_reg_reg(18),
      O => \error_count_reg[3]_i_13_n_0\
    );
\error_count_reg[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_count_reg_reg(7),
      I1 => time_count_reg_reg(0),
      I2 => time_count_reg_reg(6),
      I3 => time_count_reg_reg(21),
      I4 => \error_count_reg[3]_i_20_n_0\,
      O => \error_count_reg[3]_i_14_n_0\
    );
\error_count_reg[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg_reg(36),
      I1 => time_count_reg_reg(14),
      I2 => time_count_reg_reg(62),
      I3 => time_count_reg_reg(26),
      O => \error_count_reg[3]_i_15_n_0\
    );
\error_count_reg[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg_reg(56),
      I1 => time_count_reg_reg(47),
      I2 => time_count_reg_reg(60),
      I3 => time_count_reg_reg(42),
      O => \error_count_reg[3]_i_16_n_0\
    );
\error_count_reg[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg_reg(61),
      I1 => time_count_reg_reg(40),
      I2 => time_count_reg_reg(44),
      I3 => time_count_reg_reg(31),
      O => \error_count_reg[3]_i_17_n_0\
    );
\error_count_reg[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg_reg(39),
      I1 => time_count_reg_reg(22),
      I2 => time_count_reg_reg(16),
      I3 => time_count_reg_reg(11),
      O => \error_count_reg[3]_i_18_n_0\
    );
\error_count_reg[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg_reg(52),
      I1 => time_count_reg_reg(5),
      I2 => time_count_reg_reg(50),
      I3 => time_count_reg_reg(53),
      O => \error_count_reg[3]_i_19_n_0\
    );
\error_count_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \error_count_reg[3]_i_5_n_0\,
      I1 => \error_count_reg[3]_i_6_n_0\,
      I2 => \error_count_reg[3]_i_7_n_0\,
      I3 => \error_count_reg[3]_i_8_n_0\,
      O => \^e\(0)
    );
\error_count_reg[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg_reg(54),
      I1 => time_count_reg_reg(17),
      I2 => time_count_reg_reg(23),
      I3 => time_count_reg_reg(19),
      O => \error_count_reg[3]_i_20_n_0\
    );
\error_count_reg[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => error_count_reg_reg(3),
      I1 => error_count_reg_reg(1),
      I2 => error_count_reg_reg(0),
      I3 => error_count_reg_reg(2),
      O => \p_0_in__2\(3)
    );
\error_count_reg[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => error_count_reg_reg(2),
      I1 => error_count_reg_reg(0),
      I2 => error_count_reg_reg(1),
      I3 => error_count_reg_reg(3),
      O => \error_count_reg[3]_i_4_n_0\
    );
\error_count_reg[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \error_count_reg[3]_i_9_n_0\,
      I1 => time_count_reg_reg(13),
      I2 => time_count_reg_reg(10),
      I3 => time_count_reg_reg(37),
      I4 => time_count_reg_reg(2),
      I5 => \error_count_reg[3]_i_10_n_0\,
      O => \error_count_reg[3]_i_5_n_0\
    );
\error_count_reg[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \error_count_reg[3]_i_11_n_0\,
      I1 => time_count_reg_reg(33),
      I2 => time_count_reg_reg(28),
      I3 => time_count_reg_reg(59),
      I4 => time_count_reg_reg(35),
      I5 => \error_count_reg[3]_i_12_n_0\,
      O => \error_count_reg[3]_i_6_n_0\
    );
\error_count_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \error_count_reg[3]_i_13_n_0\,
      I1 => time_count_reg_reg(8),
      I2 => time_count_reg_reg(9),
      I3 => time_count_reg_reg(48),
      I4 => time_count_reg_reg(38),
      I5 => \error_count_reg[3]_i_14_n_0\,
      O => \error_count_reg[3]_i_7_n_0\
    );
\error_count_reg[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \error_count_reg[3]_i_15_n_0\,
      I1 => \error_count_reg[3]_i_16_n_0\,
      I2 => \error_count_reg[3]_i_17_n_0\,
      I3 => time_count_reg_reg(30),
      I4 => time_count_reg_reg(45),
      I5 => time_count_reg_reg(41),
      O => \error_count_reg[3]_i_8_n_0\
    );
\error_count_reg[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_count_reg_reg(57),
      I1 => time_count_reg_reg(24),
      I2 => time_count_reg_reg(58),
      I3 => time_count_reg_reg(25),
      O => \error_count_reg[3]_i_9_n_0\
    );
\error_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \p_0_in__2\(0),
      Q => error_count_reg_reg(0),
      R => \error_count_reg[3]_i_1_n_0\
    );
\error_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \p_0_in__2\(1),
      Q => error_count_reg_reg(1),
      R => \error_count_reg[3]_i_1_n_0\
    );
\error_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \p_0_in__2\(2),
      Q => error_count_reg_reg(2),
      R => \error_count_reg[3]_i_1_n_0\
    );
\error_count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \^e\(0),
      D => \p_0_in__2\(3),
      Q => error_count_reg_reg(3),
      R => \error_count_reg[3]_i_1_n_0\
    );
saw_ctrl_sh_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55551000"
    )
        port map (
      I0 => \^e\(0),
      I1 => rxheader_out(0),
      I2 => rxheader_out(1),
      I3 => saw_ctrl_sh_reg_reg_0,
      I4 => saw_ctrl_sh_reg,
      O => saw_ctrl_sh_reg_i_1_n_0
    );
saw_ctrl_sh_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => saw_ctrl_sh_reg_i_1_n_0,
      Q => saw_ctrl_sh_reg,
      R => Q(0)
    );
serdes_rx_reset_req_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^e\(0),
      I1 => error_count_reg_reg(3),
      I2 => error_count_reg_reg(1),
      I3 => error_count_reg_reg(0),
      I4 => error_count_reg_reg(2),
      O => serdes_rx_reset_req_next
    );
serdes_rx_reset_req_reg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => Q(0),
      D => serdes_rx_reset_req_next,
      Q => gtwiz_reset_rx_datapath_in(0)
    );
\time_count_reg[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(0),
      O => \time_count_reg[0]_i_10_n_0\
    );
\time_count_reg[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(7),
      O => \time_count_reg[0]_i_3_n_0\
    );
\time_count_reg[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(6),
      O => \time_count_reg[0]_i_4_n_0\
    );
\time_count_reg[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(5),
      O => \time_count_reg[0]_i_5_n_0\
    );
\time_count_reg[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(4),
      O => \time_count_reg[0]_i_6_n_0\
    );
\time_count_reg[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(3),
      O => \time_count_reg[0]_i_7_n_0\
    );
\time_count_reg[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(2),
      O => \time_count_reg[0]_i_8_n_0\
    );
\time_count_reg[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(1),
      O => \time_count_reg[0]_i_9_n_0\
    );
\time_count_reg[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(23),
      O => \time_count_reg[16]_i_2_n_0\
    );
\time_count_reg[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(22),
      O => \time_count_reg[16]_i_3_n_0\
    );
\time_count_reg[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(21),
      O => \time_count_reg[16]_i_4_n_0\
    );
\time_count_reg[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(20),
      O => \time_count_reg[16]_i_5_n_0\
    );
\time_count_reg[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(19),
      O => \time_count_reg[16]_i_6_n_0\
    );
\time_count_reg[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(18),
      O => \time_count_reg[16]_i_7_n_0\
    );
\time_count_reg[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(17),
      O => \time_count_reg[16]_i_8_n_0\
    );
\time_count_reg[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(16),
      O => \time_count_reg[16]_i_9_n_0\
    );
\time_count_reg[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(31),
      O => \time_count_reg[24]_i_2_n_0\
    );
\time_count_reg[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(30),
      O => \time_count_reg[24]_i_3_n_0\
    );
\time_count_reg[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(29),
      O => \time_count_reg[24]_i_4_n_0\
    );
\time_count_reg[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(28),
      O => \time_count_reg[24]_i_5_n_0\
    );
\time_count_reg[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(27),
      O => \time_count_reg[24]_i_6_n_0\
    );
\time_count_reg[24]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(26),
      O => \time_count_reg[24]_i_7_n_0\
    );
\time_count_reg[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(25),
      O => \time_count_reg[24]_i_8_n_0\
    );
\time_count_reg[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(24),
      O => \time_count_reg[24]_i_9_n_0\
    );
\time_count_reg[32]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(39),
      O => \time_count_reg[32]_i_2_n_0\
    );
\time_count_reg[32]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(38),
      O => \time_count_reg[32]_i_3_n_0\
    );
\time_count_reg[32]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(37),
      O => \time_count_reg[32]_i_4_n_0\
    );
\time_count_reg[32]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(36),
      O => \time_count_reg[32]_i_5_n_0\
    );
\time_count_reg[32]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(35),
      O => \time_count_reg[32]_i_6_n_0\
    );
\time_count_reg[32]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(34),
      O => \time_count_reg[32]_i_7_n_0\
    );
\time_count_reg[32]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(33),
      O => \time_count_reg[32]_i_8_n_0\
    );
\time_count_reg[32]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(32),
      O => \time_count_reg[32]_i_9_n_0\
    );
\time_count_reg[40]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(47),
      O => \time_count_reg[40]_i_2_n_0\
    );
\time_count_reg[40]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(46),
      O => \time_count_reg[40]_i_3_n_0\
    );
\time_count_reg[40]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(45),
      O => \time_count_reg[40]_i_4_n_0\
    );
\time_count_reg[40]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(44),
      O => \time_count_reg[40]_i_5_n_0\
    );
\time_count_reg[40]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(43),
      O => \time_count_reg[40]_i_6_n_0\
    );
\time_count_reg[40]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(42),
      O => \time_count_reg[40]_i_7_n_0\
    );
\time_count_reg[40]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(41),
      O => \time_count_reg[40]_i_8_n_0\
    );
\time_count_reg[40]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(40),
      O => \time_count_reg[40]_i_9_n_0\
    );
\time_count_reg[48]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(55),
      O => \time_count_reg[48]_i_2_n_0\
    );
\time_count_reg[48]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(54),
      O => \time_count_reg[48]_i_3_n_0\
    );
\time_count_reg[48]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(53),
      O => \time_count_reg[48]_i_4_n_0\
    );
\time_count_reg[48]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(52),
      O => \time_count_reg[48]_i_5_n_0\
    );
\time_count_reg[48]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(51),
      O => \time_count_reg[48]_i_6_n_0\
    );
\time_count_reg[48]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(50),
      O => \time_count_reg[48]_i_7_n_0\
    );
\time_count_reg[48]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(49),
      O => \time_count_reg[48]_i_8_n_0\
    );
\time_count_reg[48]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(48),
      O => \time_count_reg[48]_i_9_n_0\
    );
\time_count_reg[56]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(62),
      O => \time_count_reg[56]_i_2_n_0\
    );
\time_count_reg[56]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(61),
      O => \time_count_reg[56]_i_3_n_0\
    );
\time_count_reg[56]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(60),
      O => \time_count_reg[56]_i_4_n_0\
    );
\time_count_reg[56]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(59),
      O => \time_count_reg[56]_i_5_n_0\
    );
\time_count_reg[56]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(58),
      O => \time_count_reg[56]_i_6_n_0\
    );
\time_count_reg[56]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(57),
      O => \time_count_reg[56]_i_7_n_0\
    );
\time_count_reg[56]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(56),
      O => \time_count_reg[56]_i_8_n_0\
    );
\time_count_reg[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(15),
      O => \time_count_reg[8]_i_2_n_0\
    );
\time_count_reg[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(14),
      O => \time_count_reg[8]_i_3_n_0\
    );
\time_count_reg[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(13),
      O => \time_count_reg[8]_i_4_n_0\
    );
\time_count_reg[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(12),
      O => \time_count_reg[8]_i_5_n_0\
    );
\time_count_reg[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(11),
      O => \time_count_reg[8]_i_6_n_0\
    );
\time_count_reg[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(10),
      O => \time_count_reg[8]_i_7_n_0\
    );
\time_count_reg[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(9),
      O => \time_count_reg[8]_i_8_n_0\
    );
\time_count_reg[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_count_reg_reg(8),
      O => \time_count_reg[8]_i_9_n_0\
    );
\time_count_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[0]_i_2_n_15\,
      Q => time_count_reg_reg(0),
      S => SR(0)
    );
\time_count_reg_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \time_count_reg_reg[0]_i_2_n_0\,
      CO(6) => \time_count_reg_reg[0]_i_2_n_1\,
      CO(5) => \time_count_reg_reg[0]_i_2_n_2\,
      CO(4) => \time_count_reg_reg[0]_i_2_n_3\,
      CO(3) => \time_count_reg_reg[0]_i_2_n_4\,
      CO(2) => \time_count_reg_reg[0]_i_2_n_5\,
      CO(1) => \time_count_reg_reg[0]_i_2_n_6\,
      CO(0) => \time_count_reg_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \time_count_reg_reg[0]_i_2_n_8\,
      O(6) => \time_count_reg_reg[0]_i_2_n_9\,
      O(5) => \time_count_reg_reg[0]_i_2_n_10\,
      O(4) => \time_count_reg_reg[0]_i_2_n_11\,
      O(3) => \time_count_reg_reg[0]_i_2_n_12\,
      O(2) => \time_count_reg_reg[0]_i_2_n_13\,
      O(1) => \time_count_reg_reg[0]_i_2_n_14\,
      O(0) => \time_count_reg_reg[0]_i_2_n_15\,
      S(7) => \time_count_reg[0]_i_3_n_0\,
      S(6) => \time_count_reg[0]_i_4_n_0\,
      S(5) => \time_count_reg[0]_i_5_n_0\,
      S(4) => \time_count_reg[0]_i_6_n_0\,
      S(3) => \time_count_reg[0]_i_7_n_0\,
      S(2) => \time_count_reg[0]_i_8_n_0\,
      S(1) => \time_count_reg[0]_i_9_n_0\,
      S(0) => \time_count_reg[0]_i_10_n_0\
    );
\time_count_reg_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[8]_i_1_n_13\,
      Q => time_count_reg_reg(10),
      S => SR(0)
    );
\time_count_reg_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[8]_i_1_n_12\,
      Q => time_count_reg_reg(11),
      S => SR(0)
    );
\time_count_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[8]_i_1_n_11\,
      Q => time_count_reg_reg(12),
      R => SR(0)
    );
\time_count_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[8]_i_1_n_10\,
      Q => time_count_reg_reg(13),
      R => SR(0)
    );
\time_count_reg_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[8]_i_1_n_9\,
      Q => time_count_reg_reg(14),
      S => SR(0)
    );
\time_count_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[8]_i_1_n_8\,
      Q => time_count_reg_reg(15),
      R => SR(0)
    );
\time_count_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[16]_i_1_n_15\,
      Q => time_count_reg_reg(16),
      R => SR(0)
    );
\time_count_reg_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_count_reg_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \time_count_reg_reg[16]_i_1_n_0\,
      CO(6) => \time_count_reg_reg[16]_i_1_n_1\,
      CO(5) => \time_count_reg_reg[16]_i_1_n_2\,
      CO(4) => \time_count_reg_reg[16]_i_1_n_3\,
      CO(3) => \time_count_reg_reg[16]_i_1_n_4\,
      CO(2) => \time_count_reg_reg[16]_i_1_n_5\,
      CO(1) => \time_count_reg_reg[16]_i_1_n_6\,
      CO(0) => \time_count_reg_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \time_count_reg_reg[16]_i_1_n_8\,
      O(6) => \time_count_reg_reg[16]_i_1_n_9\,
      O(5) => \time_count_reg_reg[16]_i_1_n_10\,
      O(4) => \time_count_reg_reg[16]_i_1_n_11\,
      O(3) => \time_count_reg_reg[16]_i_1_n_12\,
      O(2) => \time_count_reg_reg[16]_i_1_n_13\,
      O(1) => \time_count_reg_reg[16]_i_1_n_14\,
      O(0) => \time_count_reg_reg[16]_i_1_n_15\,
      S(7) => \time_count_reg[16]_i_2_n_0\,
      S(6) => \time_count_reg[16]_i_3_n_0\,
      S(5) => \time_count_reg[16]_i_4_n_0\,
      S(4) => \time_count_reg[16]_i_5_n_0\,
      S(3) => \time_count_reg[16]_i_6_n_0\,
      S(2) => \time_count_reg[16]_i_7_n_0\,
      S(1) => \time_count_reg[16]_i_8_n_0\,
      S(0) => \time_count_reg[16]_i_9_n_0\
    );
\time_count_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[16]_i_1_n_14\,
      Q => time_count_reg_reg(17),
      R => SR(0)
    );
\time_count_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[16]_i_1_n_13\,
      Q => time_count_reg_reg(18),
      R => SR(0)
    );
\time_count_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[16]_i_1_n_12\,
      Q => time_count_reg_reg(19),
      R => SR(0)
    );
\time_count_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[0]_i_2_n_14\,
      Q => time_count_reg_reg(1),
      S => SR(0)
    );
\time_count_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[16]_i_1_n_11\,
      Q => time_count_reg_reg(20),
      R => SR(0)
    );
\time_count_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[16]_i_1_n_10\,
      Q => time_count_reg_reg(21),
      R => SR(0)
    );
\time_count_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[16]_i_1_n_9\,
      Q => time_count_reg_reg(22),
      R => SR(0)
    );
\time_count_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[16]_i_1_n_8\,
      Q => time_count_reg_reg(23),
      R => SR(0)
    );
\time_count_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[24]_i_1_n_15\,
      Q => time_count_reg_reg(24),
      R => SR(0)
    );
\time_count_reg_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_count_reg_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \time_count_reg_reg[24]_i_1_n_0\,
      CO(6) => \time_count_reg_reg[24]_i_1_n_1\,
      CO(5) => \time_count_reg_reg[24]_i_1_n_2\,
      CO(4) => \time_count_reg_reg[24]_i_1_n_3\,
      CO(3) => \time_count_reg_reg[24]_i_1_n_4\,
      CO(2) => \time_count_reg_reg[24]_i_1_n_5\,
      CO(1) => \time_count_reg_reg[24]_i_1_n_6\,
      CO(0) => \time_count_reg_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \time_count_reg_reg[24]_i_1_n_8\,
      O(6) => \time_count_reg_reg[24]_i_1_n_9\,
      O(5) => \time_count_reg_reg[24]_i_1_n_10\,
      O(4) => \time_count_reg_reg[24]_i_1_n_11\,
      O(3) => \time_count_reg_reg[24]_i_1_n_12\,
      O(2) => \time_count_reg_reg[24]_i_1_n_13\,
      O(1) => \time_count_reg_reg[24]_i_1_n_14\,
      O(0) => \time_count_reg_reg[24]_i_1_n_15\,
      S(7) => \time_count_reg[24]_i_2_n_0\,
      S(6) => \time_count_reg[24]_i_3_n_0\,
      S(5) => \time_count_reg[24]_i_4_n_0\,
      S(4) => \time_count_reg[24]_i_5_n_0\,
      S(3) => \time_count_reg[24]_i_6_n_0\,
      S(2) => \time_count_reg[24]_i_7_n_0\,
      S(1) => \time_count_reg[24]_i_8_n_0\,
      S(0) => \time_count_reg[24]_i_9_n_0\
    );
\time_count_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[24]_i_1_n_14\,
      Q => time_count_reg_reg(25),
      R => SR(0)
    );
\time_count_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[24]_i_1_n_13\,
      Q => time_count_reg_reg(26),
      R => SR(0)
    );
\time_count_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[24]_i_1_n_12\,
      Q => time_count_reg_reg(27),
      R => SR(0)
    );
\time_count_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[24]_i_1_n_11\,
      Q => time_count_reg_reg(28),
      R => SR(0)
    );
\time_count_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[24]_i_1_n_10\,
      Q => time_count_reg_reg(29),
      R => SR(0)
    );
\time_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[0]_i_2_n_13\,
      Q => time_count_reg_reg(2),
      R => SR(0)
    );
\time_count_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[24]_i_1_n_9\,
      Q => time_count_reg_reg(30),
      R => SR(0)
    );
\time_count_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[24]_i_1_n_8\,
      Q => time_count_reg_reg(31),
      R => SR(0)
    );
\time_count_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[32]_i_1_n_15\,
      Q => time_count_reg_reg(32),
      R => SR(0)
    );
\time_count_reg_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_count_reg_reg[24]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \time_count_reg_reg[32]_i_1_n_0\,
      CO(6) => \time_count_reg_reg[32]_i_1_n_1\,
      CO(5) => \time_count_reg_reg[32]_i_1_n_2\,
      CO(4) => \time_count_reg_reg[32]_i_1_n_3\,
      CO(3) => \time_count_reg_reg[32]_i_1_n_4\,
      CO(2) => \time_count_reg_reg[32]_i_1_n_5\,
      CO(1) => \time_count_reg_reg[32]_i_1_n_6\,
      CO(0) => \time_count_reg_reg[32]_i_1_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \time_count_reg_reg[32]_i_1_n_8\,
      O(6) => \time_count_reg_reg[32]_i_1_n_9\,
      O(5) => \time_count_reg_reg[32]_i_1_n_10\,
      O(4) => \time_count_reg_reg[32]_i_1_n_11\,
      O(3) => \time_count_reg_reg[32]_i_1_n_12\,
      O(2) => \time_count_reg_reg[32]_i_1_n_13\,
      O(1) => \time_count_reg_reg[32]_i_1_n_14\,
      O(0) => \time_count_reg_reg[32]_i_1_n_15\,
      S(7) => \time_count_reg[32]_i_2_n_0\,
      S(6) => \time_count_reg[32]_i_3_n_0\,
      S(5) => \time_count_reg[32]_i_4_n_0\,
      S(4) => \time_count_reg[32]_i_5_n_0\,
      S(3) => \time_count_reg[32]_i_6_n_0\,
      S(2) => \time_count_reg[32]_i_7_n_0\,
      S(1) => \time_count_reg[32]_i_8_n_0\,
      S(0) => \time_count_reg[32]_i_9_n_0\
    );
\time_count_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[32]_i_1_n_14\,
      Q => time_count_reg_reg(33),
      R => SR(0)
    );
\time_count_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[32]_i_1_n_13\,
      Q => time_count_reg_reg(34),
      R => SR(0)
    );
\time_count_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[32]_i_1_n_12\,
      Q => time_count_reg_reg(35),
      R => SR(0)
    );
\time_count_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[32]_i_1_n_11\,
      Q => time_count_reg_reg(36),
      R => SR(0)
    );
\time_count_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[32]_i_1_n_10\,
      Q => time_count_reg_reg(37),
      R => SR(0)
    );
\time_count_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[32]_i_1_n_9\,
      Q => time_count_reg_reg(38),
      R => SR(0)
    );
\time_count_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[32]_i_1_n_8\,
      Q => time_count_reg_reg(39),
      R => SR(0)
    );
\time_count_reg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[0]_i_2_n_12\,
      Q => time_count_reg_reg(3),
      S => SR(0)
    );
\time_count_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[40]_i_1_n_15\,
      Q => time_count_reg_reg(40),
      R => SR(0)
    );
\time_count_reg_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_count_reg_reg[32]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \time_count_reg_reg[40]_i_1_n_0\,
      CO(6) => \time_count_reg_reg[40]_i_1_n_1\,
      CO(5) => \time_count_reg_reg[40]_i_1_n_2\,
      CO(4) => \time_count_reg_reg[40]_i_1_n_3\,
      CO(3) => \time_count_reg_reg[40]_i_1_n_4\,
      CO(2) => \time_count_reg_reg[40]_i_1_n_5\,
      CO(1) => \time_count_reg_reg[40]_i_1_n_6\,
      CO(0) => \time_count_reg_reg[40]_i_1_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \time_count_reg_reg[40]_i_1_n_8\,
      O(6) => \time_count_reg_reg[40]_i_1_n_9\,
      O(5) => \time_count_reg_reg[40]_i_1_n_10\,
      O(4) => \time_count_reg_reg[40]_i_1_n_11\,
      O(3) => \time_count_reg_reg[40]_i_1_n_12\,
      O(2) => \time_count_reg_reg[40]_i_1_n_13\,
      O(1) => \time_count_reg_reg[40]_i_1_n_14\,
      O(0) => \time_count_reg_reg[40]_i_1_n_15\,
      S(7) => \time_count_reg[40]_i_2_n_0\,
      S(6) => \time_count_reg[40]_i_3_n_0\,
      S(5) => \time_count_reg[40]_i_4_n_0\,
      S(4) => \time_count_reg[40]_i_5_n_0\,
      S(3) => \time_count_reg[40]_i_6_n_0\,
      S(2) => \time_count_reg[40]_i_7_n_0\,
      S(1) => \time_count_reg[40]_i_8_n_0\,
      S(0) => \time_count_reg[40]_i_9_n_0\
    );
\time_count_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[40]_i_1_n_14\,
      Q => time_count_reg_reg(41),
      R => SR(0)
    );
\time_count_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[40]_i_1_n_13\,
      Q => time_count_reg_reg(42),
      R => SR(0)
    );
\time_count_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[40]_i_1_n_12\,
      Q => time_count_reg_reg(43),
      R => SR(0)
    );
\time_count_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[40]_i_1_n_11\,
      Q => time_count_reg_reg(44),
      R => SR(0)
    );
\time_count_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[40]_i_1_n_10\,
      Q => time_count_reg_reg(45),
      R => SR(0)
    );
\time_count_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[40]_i_1_n_9\,
      Q => time_count_reg_reg(46),
      R => SR(0)
    );
\time_count_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[40]_i_1_n_8\,
      Q => time_count_reg_reg(47),
      R => SR(0)
    );
\time_count_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[48]_i_1_n_15\,
      Q => time_count_reg_reg(48),
      R => SR(0)
    );
\time_count_reg_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_count_reg_reg[40]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \time_count_reg_reg[48]_i_1_n_0\,
      CO(6) => \time_count_reg_reg[48]_i_1_n_1\,
      CO(5) => \time_count_reg_reg[48]_i_1_n_2\,
      CO(4) => \time_count_reg_reg[48]_i_1_n_3\,
      CO(3) => \time_count_reg_reg[48]_i_1_n_4\,
      CO(2) => \time_count_reg_reg[48]_i_1_n_5\,
      CO(1) => \time_count_reg_reg[48]_i_1_n_6\,
      CO(0) => \time_count_reg_reg[48]_i_1_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \time_count_reg_reg[48]_i_1_n_8\,
      O(6) => \time_count_reg_reg[48]_i_1_n_9\,
      O(5) => \time_count_reg_reg[48]_i_1_n_10\,
      O(4) => \time_count_reg_reg[48]_i_1_n_11\,
      O(3) => \time_count_reg_reg[48]_i_1_n_12\,
      O(2) => \time_count_reg_reg[48]_i_1_n_13\,
      O(1) => \time_count_reg_reg[48]_i_1_n_14\,
      O(0) => \time_count_reg_reg[48]_i_1_n_15\,
      S(7) => \time_count_reg[48]_i_2_n_0\,
      S(6) => \time_count_reg[48]_i_3_n_0\,
      S(5) => \time_count_reg[48]_i_4_n_0\,
      S(4) => \time_count_reg[48]_i_5_n_0\,
      S(3) => \time_count_reg[48]_i_6_n_0\,
      S(2) => \time_count_reg[48]_i_7_n_0\,
      S(1) => \time_count_reg[48]_i_8_n_0\,
      S(0) => \time_count_reg[48]_i_9_n_0\
    );
\time_count_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[48]_i_1_n_14\,
      Q => time_count_reg_reg(49),
      R => SR(0)
    );
\time_count_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[0]_i_2_n_11\,
      Q => time_count_reg_reg(4),
      R => SR(0)
    );
\time_count_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[48]_i_1_n_13\,
      Q => time_count_reg_reg(50),
      R => SR(0)
    );
\time_count_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[48]_i_1_n_12\,
      Q => time_count_reg_reg(51),
      R => SR(0)
    );
\time_count_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[48]_i_1_n_11\,
      Q => time_count_reg_reg(52),
      R => SR(0)
    );
\time_count_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[48]_i_1_n_10\,
      Q => time_count_reg_reg(53),
      R => SR(0)
    );
\time_count_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[48]_i_1_n_9\,
      Q => time_count_reg_reg(54),
      R => SR(0)
    );
\time_count_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[48]_i_1_n_8\,
      Q => time_count_reg_reg(55),
      R => SR(0)
    );
\time_count_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[56]_i_1_n_15\,
      Q => time_count_reg_reg(56),
      R => SR(0)
    );
\time_count_reg_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_count_reg_reg[48]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_time_count_reg_reg[56]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \time_count_reg_reg[56]_i_1_n_2\,
      CO(4) => \time_count_reg_reg[56]_i_1_n_3\,
      CO(3) => \time_count_reg_reg[56]_i_1_n_4\,
      CO(2) => \time_count_reg_reg[56]_i_1_n_5\,
      CO(1) => \time_count_reg_reg[56]_i_1_n_6\,
      CO(0) => \time_count_reg_reg[56]_i_1_n_7\,
      DI(7 downto 0) => B"00111111",
      O(7) => \NLW_time_count_reg_reg[56]_i_1_O_UNCONNECTED\(7),
      O(6) => \time_count_reg_reg[56]_i_1_n_9\,
      O(5) => \time_count_reg_reg[56]_i_1_n_10\,
      O(4) => \time_count_reg_reg[56]_i_1_n_11\,
      O(3) => \time_count_reg_reg[56]_i_1_n_12\,
      O(2) => \time_count_reg_reg[56]_i_1_n_13\,
      O(1) => \time_count_reg_reg[56]_i_1_n_14\,
      O(0) => \time_count_reg_reg[56]_i_1_n_15\,
      S(7) => '0',
      S(6) => \time_count_reg[56]_i_2_n_0\,
      S(5) => \time_count_reg[56]_i_3_n_0\,
      S(4) => \time_count_reg[56]_i_4_n_0\,
      S(3) => \time_count_reg[56]_i_5_n_0\,
      S(2) => \time_count_reg[56]_i_6_n_0\,
      S(1) => \time_count_reg[56]_i_7_n_0\,
      S(0) => \time_count_reg[56]_i_8_n_0\
    );
\time_count_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[56]_i_1_n_14\,
      Q => time_count_reg_reg(57),
      R => SR(0)
    );
\time_count_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[56]_i_1_n_13\,
      Q => time_count_reg_reg(58),
      R => SR(0)
    );
\time_count_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[56]_i_1_n_12\,
      Q => time_count_reg_reg(59),
      R => SR(0)
    );
\time_count_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[0]_i_2_n_10\,
      Q => time_count_reg_reg(5),
      R => SR(0)
    );
\time_count_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[56]_i_1_n_11\,
      Q => time_count_reg_reg(60),
      R => SR(0)
    );
\time_count_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[56]_i_1_n_10\,
      Q => time_count_reg_reg(61),
      R => SR(0)
    );
\time_count_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[56]_i_1_n_9\,
      Q => time_count_reg_reg(62),
      R => SR(0)
    );
\time_count_reg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[0]_i_2_n_9\,
      Q => time_count_reg_reg(6),
      S => SR(0)
    );
\time_count_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[0]_i_2_n_8\,
      Q => time_count_reg_reg(7),
      R => SR(0)
    );
\time_count_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[8]_i_1_n_15\,
      Q => time_count_reg_reg(8),
      R => SR(0)
    );
\time_count_reg_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \time_count_reg_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \time_count_reg_reg[8]_i_1_n_0\,
      CO(6) => \time_count_reg_reg[8]_i_1_n_1\,
      CO(5) => \time_count_reg_reg[8]_i_1_n_2\,
      CO(4) => \time_count_reg_reg[8]_i_1_n_3\,
      CO(3) => \time_count_reg_reg[8]_i_1_n_4\,
      CO(2) => \time_count_reg_reg[8]_i_1_n_5\,
      CO(1) => \time_count_reg_reg[8]_i_1_n_6\,
      CO(0) => \time_count_reg_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \time_count_reg_reg[8]_i_1_n_8\,
      O(6) => \time_count_reg_reg[8]_i_1_n_9\,
      O(5) => \time_count_reg_reg[8]_i_1_n_10\,
      O(4) => \time_count_reg_reg[8]_i_1_n_11\,
      O(3) => \time_count_reg_reg[8]_i_1_n_12\,
      O(2) => \time_count_reg_reg[8]_i_1_n_13\,
      O(1) => \time_count_reg_reg[8]_i_1_n_14\,
      O(0) => \time_count_reg_reg[8]_i_1_n_15\,
      S(7) => \time_count_reg[8]_i_2_n_0\,
      S(6) => \time_count_reg[8]_i_3_n_0\,
      S(5) => \time_count_reg[8]_i_4_n_0\,
      S(4) => \time_count_reg[8]_i_5_n_0\,
      S(3) => \time_count_reg[8]_i_6_n_0\,
      S(2) => \time_count_reg[8]_i_7_n_0\,
      S(1) => \time_count_reg[8]_i_8_n_0\,
      S(0) => \time_count_reg[8]_i_9_n_0\
    );
\time_count_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \time_count_reg_reg[8]_i_1_n_14\,
      Q => time_count_reg_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_eth_phy_10g_tx_if is
  port (
    scrambler_state_reg : out STD_LOGIC_VECTOR ( 11 downto 0 );
    serdes_tx_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    serdes_tx_hdr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    state_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \serdes_tx_hdr_reg_reg[1]_0\ : in STD_LOGIC;
    \serdes_tx_hdr_reg_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_eth_phy_10g_tx_if : entity is "eth_phy_10g_tx_if";
end eth_10g_0_eth_phy_10g_tx_if;

architecture STRUCTURE of eth_10g_0_eth_phy_10g_tx_if is
  signal scrambled_data : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal scrambler_state : STD_LOGIC_VECTOR ( 38 downto 5 );
  signal \^scrambler_state_reg\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal scrambler_state_reg_0 : STD_LOGIC_VECTOR ( 57 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \scrambler_state_reg[38]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \scrambler_state_reg[5]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \scrambler_state_reg[6]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \scrambler_state_reg[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[10]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[11]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[12]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[13]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[14]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[15]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[16]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[17]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[18]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[19]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[24]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[30]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[31]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[32]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[38]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[39]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[40]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[41]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[42]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[43]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[44]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[45]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[46]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[47]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[48]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[49]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[50]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[51]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[52]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[53]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[54]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[55]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[56]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[57]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[5]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[6]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[7]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[8]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \serdes_tx_data_reg[9]_i_1\ : label is "soft_lutpair195";
begin
  scrambler_state_reg(11 downto 0) <= \^scrambler_state_reg\(11 downto 0);
\scrambler_state_reg[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler_state_reg\(5),
      I1 => Q(5),
      I2 => scrambler_state_reg_0(24),
      I3 => scrambler_state_reg_0(44),
      I4 => Q(44),
      O => scrambler_state(38)
    );
\scrambler_state_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(30),
      I1 => Q(11),
      I2 => scrambler_state_reg_0(11),
      O => scrambler_state(5)
    );
\scrambler_state_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(12),
      I1 => Q(12),
      I2 => scrambler_state_reg_0(31),
      O => scrambler_state(6)
    );
\scrambler_state_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(32),
      I1 => Q(13),
      I2 => scrambler_state_reg_0(13),
      O => scrambler_state(7)
    );
\scrambler_state_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(6),
      Q => \^scrambler_state_reg\(0),
      R => '0'
    );
\scrambler_state_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(16),
      Q => scrambler_state_reg_0(10),
      R => '0'
    );
\scrambler_state_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(17),
      Q => scrambler_state_reg_0(11),
      R => '0'
    );
\scrambler_state_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(18),
      Q => scrambler_state_reg_0(12),
      R => '0'
    );
\scrambler_state_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(19),
      Q => scrambler_state_reg_0(13),
      R => '0'
    );
\scrambler_state_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(20),
      Q => scrambler_state_reg_0(14),
      R => '0'
    );
\scrambler_state_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(21),
      Q => scrambler_state_reg_0(15),
      R => '0'
    );
\scrambler_state_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(22),
      Q => scrambler_state_reg_0(16),
      R => '0'
    );
\scrambler_state_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(23),
      Q => scrambler_state_reg_0(17),
      R => '0'
    );
\scrambler_state_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(24),
      Q => scrambler_state_reg_0(18),
      R => '0'
    );
\scrambler_state_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(25),
      Q => scrambler_state_reg_0(19),
      R => '0'
    );
\scrambler_state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(7),
      Q => \^scrambler_state_reg\(1),
      R => '0'
    );
\scrambler_state_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(26),
      Q => scrambler_state_reg_0(20),
      R => '0'
    );
\scrambler_state_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(27),
      Q => scrambler_state_reg_0(21),
      R => '0'
    );
\scrambler_state_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(28),
      Q => scrambler_state_reg_0(22),
      R => '0'
    );
\scrambler_state_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(29),
      Q => scrambler_state_reg_0(23),
      R => '0'
    );
\scrambler_state_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(30),
      Q => scrambler_state_reg_0(24),
      R => '0'
    );
\scrambler_state_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(31),
      Q => scrambler_state_reg_0(25),
      R => '0'
    );
\scrambler_state_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(32),
      Q => scrambler_state_reg_0(26),
      R => '0'
    );
\scrambler_state_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(33),
      Q => scrambler_state_reg_0(27),
      R => '0'
    );
\scrambler_state_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(34),
      Q => scrambler_state_reg_0(28),
      R => '0'
    );
\scrambler_state_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(35),
      Q => scrambler_state_reg_0(29),
      R => '0'
    );
\scrambler_state_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(8),
      Q => \^scrambler_state_reg\(2),
      R => '0'
    );
\scrambler_state_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(36),
      Q => scrambler_state_reg_0(30),
      R => '0'
    );
\scrambler_state_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(37),
      Q => scrambler_state_reg_0(31),
      R => '0'
    );
\scrambler_state_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(38),
      Q => scrambler_state_reg_0(32),
      R => '0'
    );
\scrambler_state_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(39),
      Q => scrambler_state_reg_0(33),
      R => '0'
    );
\scrambler_state_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(40),
      Q => scrambler_state_reg_0(34),
      R => '0'
    );
\scrambler_state_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(41),
      Q => scrambler_state_reg_0(35),
      R => '0'
    );
\scrambler_state_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(42),
      Q => scrambler_state_reg_0(36),
      R => '0'
    );
\scrambler_state_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(43),
      Q => scrambler_state_reg_0(37),
      R => '0'
    );
\scrambler_state_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambler_state(38),
      Q => \^scrambler_state_reg\(6),
      R => '0'
    );
\scrambler_state_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(45),
      Q => \^scrambler_state_reg\(7),
      R => '0'
    );
\scrambler_state_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(9),
      Q => \^scrambler_state_reg\(3),
      R => '0'
    );
\scrambler_state_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(46),
      Q => \^scrambler_state_reg\(8),
      R => '0'
    );
\scrambler_state_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(47),
      Q => \^scrambler_state_reg\(9),
      R => '0'
    );
\scrambler_state_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(48),
      Q => \^scrambler_state_reg\(10),
      R => '0'
    );
\scrambler_state_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(49),
      Q => \^scrambler_state_reg\(11),
      R => '0'
    );
\scrambler_state_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(50),
      Q => scrambler_state_reg_0(44),
      R => '0'
    );
\scrambler_state_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(51),
      Q => scrambler_state_reg_0(45),
      R => '0'
    );
\scrambler_state_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(52),
      Q => scrambler_state_reg_0(46),
      R => '0'
    );
\scrambler_state_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(53),
      Q => scrambler_state_reg_0(47),
      R => '0'
    );
\scrambler_state_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(54),
      Q => scrambler_state_reg_0(48),
      R => '0'
    );
\scrambler_state_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(55),
      Q => scrambler_state_reg_0(49),
      R => '0'
    );
\scrambler_state_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(10),
      Q => \^scrambler_state_reg\(4),
      R => '0'
    );
\scrambler_state_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(56),
      Q => scrambler_state_reg_0(50),
      R => '0'
    );
\scrambler_state_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(57),
      Q => scrambler_state_reg_0(51),
      R => '0'
    );
\scrambler_state_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => state_out(0),
      Q => scrambler_state_reg_0(52),
      R => '0'
    );
\scrambler_state_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => state_out(1),
      Q => scrambler_state_reg_0(53),
      R => '0'
    );
\scrambler_state_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => state_out(2),
      Q => scrambler_state_reg_0(54),
      R => '0'
    );
\scrambler_state_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => state_out(3),
      Q => scrambler_state_reg_0(55),
      R => '0'
    );
\scrambler_state_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => state_out(4),
      Q => scrambler_state_reg_0(56),
      R => '0'
    );
\scrambler_state_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => state_out(5),
      Q => scrambler_state_reg_0(57),
      R => '0'
    );
\scrambler_state_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambler_state(5),
      Q => \^scrambler_state_reg\(5),
      R => '0'
    );
\scrambler_state_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambler_state(6),
      Q => scrambler_state_reg_0(6),
      R => '0'
    );
\scrambler_state_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambler_state(7),
      Q => scrambler_state_reg_0(7),
      R => '0'
    );
\scrambler_state_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(14),
      Q => scrambler_state_reg_0(8),
      R => '0'
    );
\scrambler_state_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(15),
      Q => scrambler_state_reg_0(9),
      R => '0'
    );
\serdes_tx_data_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler_state_reg\(0),
      I1 => scrambler_state_reg_0(19),
      I2 => Q(0),
      O => scrambled_data(0)
    );
\serdes_tx_data_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(10),
      I1 => Q(10),
      I2 => scrambler_state_reg_0(29),
      O => scrambled_data(10)
    );
\serdes_tx_data_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(11),
      I1 => scrambler_state_reg_0(11),
      I2 => scrambler_state_reg_0(30),
      O => scrambled_data(11)
    );
\serdes_tx_data_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(12),
      I1 => scrambler_state_reg_0(31),
      I2 => scrambler_state_reg_0(12),
      O => scrambled_data(12)
    );
\serdes_tx_data_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(13),
      I1 => scrambler_state_reg_0(13),
      I2 => scrambler_state_reg_0(32),
      O => scrambled_data(13)
    );
\serdes_tx_data_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(14),
      I1 => scrambler_state_reg_0(14),
      I2 => scrambler_state_reg_0(33),
      O => scrambled_data(14)
    );
\serdes_tx_data_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(15),
      I1 => Q(15),
      I2 => scrambler_state_reg_0(34),
      O => scrambled_data(15)
    );
\serdes_tx_data_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(16),
      I1 => scrambler_state_reg_0(16),
      I2 => scrambler_state_reg_0(35),
      O => scrambled_data(16)
    );
\serdes_tx_data_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(17),
      I1 => scrambler_state_reg_0(17),
      I2 => scrambler_state_reg_0(36),
      O => scrambled_data(17)
    );
\serdes_tx_data_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(18),
      I1 => scrambler_state_reg_0(18),
      I2 => scrambler_state_reg_0(37),
      O => scrambled_data(18)
    );
\serdes_tx_data_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(19),
      I1 => scrambler_state_reg_0(19),
      I2 => \^scrambler_state_reg\(6),
      O => scrambled_data(19)
    );
\serdes_tx_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(20),
      I1 => Q(1),
      I2 => \^scrambler_state_reg\(1),
      O => scrambled_data(1)
    );
\serdes_tx_data_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(20),
      I1 => \^scrambler_state_reg\(7),
      I2 => Q(20),
      O => scrambled_data(20)
    );
\serdes_tx_data_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(21),
      I1 => Q(21),
      I2 => \^scrambler_state_reg\(8),
      O => scrambled_data(21)
    );
\serdes_tx_data_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(22),
      I1 => Q(22),
      I2 => \^scrambler_state_reg\(9),
      O => scrambled_data(22)
    );
\serdes_tx_data_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(23),
      I1 => Q(23),
      I2 => \^scrambler_state_reg\(10),
      O => scrambled_data(23)
    );
\serdes_tx_data_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(24),
      I1 => Q(24),
      I2 => \^scrambler_state_reg\(11),
      O => scrambled_data(24)
    );
\serdes_tx_data_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(25),
      I1 => scrambler_state_reg_0(44),
      I2 => scrambler_state_reg_0(25),
      O => scrambled_data(25)
    );
\serdes_tx_data_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(26),
      I1 => Q(26),
      I2 => scrambler_state_reg_0(45),
      O => scrambled_data(26)
    );
\serdes_tx_data_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(27),
      I1 => scrambler_state_reg_0(46),
      I2 => scrambler_state_reg_0(27),
      O => scrambled_data(27)
    );
\serdes_tx_data_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(28),
      I1 => scrambler_state_reg_0(28),
      I2 => scrambler_state_reg_0(47),
      O => scrambled_data(28)
    );
\serdes_tx_data_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(29),
      I1 => scrambler_state_reg_0(29),
      I2 => scrambler_state_reg_0(48),
      O => scrambled_data(29)
    );
\serdes_tx_data_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler_state_reg\(2),
      I1 => scrambler_state_reg_0(21),
      I2 => Q(2),
      O => scrambled_data(2)
    );
\serdes_tx_data_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(30),
      I1 => scrambler_state_reg_0(49),
      I2 => scrambler_state_reg_0(30),
      O => scrambled_data(30)
    );
\serdes_tx_data_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(31),
      I1 => scrambler_state_reg_0(31),
      I2 => scrambler_state_reg_0(50),
      O => scrambled_data(31)
    );
\serdes_tx_data_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(32),
      I1 => scrambler_state_reg_0(51),
      I2 => scrambler_state_reg_0(32),
      O => scrambled_data(32)
    );
\serdes_tx_data_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(33),
      I1 => scrambler_state_reg_0(33),
      I2 => scrambler_state_reg_0(52),
      O => scrambled_data(33)
    );
\serdes_tx_data_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(34),
      I1 => scrambler_state_reg_0(53),
      I2 => scrambler_state_reg_0(34),
      O => scrambled_data(34)
    );
\serdes_tx_data_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(35),
      I1 => scrambler_state_reg_0(54),
      I2 => scrambler_state_reg_0(35),
      O => scrambled_data(35)
    );
\serdes_tx_data_reg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(36),
      I1 => scrambler_state_reg_0(36),
      I2 => scrambler_state_reg_0(55),
      O => scrambled_data(36)
    );
\serdes_tx_data_reg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(37),
      I1 => scrambler_state_reg_0(37),
      I2 => scrambler_state_reg_0(56),
      O => scrambled_data(37)
    );
\serdes_tx_data_reg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(38),
      I1 => \^scrambler_state_reg\(6),
      I2 => scrambler_state_reg_0(57),
      O => scrambled_data(38)
    );
\serdes_tx_data_reg[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(0),
      I1 => \^scrambler_state_reg\(7),
      I2 => scrambler_state_reg_0(19),
      I3 => \^scrambler_state_reg\(0),
      I4 => Q(39),
      O => scrambled_data(39)
    );
\serdes_tx_data_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler_state_reg\(3),
      I1 => scrambler_state_reg_0(22),
      I2 => Q(3),
      O => scrambled_data(3)
    );
\serdes_tx_data_reg[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => scrambler_state_reg_0(20),
      I1 => \^scrambler_state_reg\(1),
      I2 => \^scrambler_state_reg\(8),
      I3 => Q(40),
      I4 => Q(1),
      O => scrambled_data(40)
    );
\serdes_tx_data_reg[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(2),
      I1 => Q(41),
      I2 => \^scrambler_state_reg\(2),
      I3 => scrambler_state_reg_0(21),
      I4 => \^scrambler_state_reg\(9),
      O => scrambled_data(41)
    );
\serdes_tx_data_reg[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(42),
      I1 => Q(3),
      I2 => \^scrambler_state_reg\(10),
      I3 => scrambler_state_reg_0(22),
      I4 => \^scrambler_state_reg\(3),
      O => scrambled_data(42)
    );
\serdes_tx_data_reg[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(43),
      I1 => Q(4),
      I2 => scrambler_state_reg_0(23),
      I3 => \^scrambler_state_reg\(11),
      I4 => \^scrambler_state_reg\(4),
      O => scrambled_data(43)
    );
\serdes_tx_data_reg[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(44),
      I1 => scrambler_state_reg_0(44),
      I2 => Q(5),
      I3 => \^scrambler_state_reg\(5),
      I4 => scrambler_state_reg_0(24),
      O => scrambled_data(44)
    );
\serdes_tx_data_reg[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => scrambler_state_reg_0(6),
      I1 => Q(45),
      I2 => scrambler_state_reg_0(45),
      I3 => scrambler_state_reg_0(25),
      I4 => Q(6),
      O => scrambled_data(45)
    );
\serdes_tx_data_reg[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => scrambler_state_reg_0(26),
      I1 => Q(46),
      I2 => scrambler_state_reg_0(46),
      I3 => scrambler_state_reg_0(7),
      I4 => Q(7),
      O => scrambled_data(46)
    );
\serdes_tx_data_reg[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => scrambler_state_reg_0(27),
      I1 => scrambler_state_reg_0(47),
      I2 => Q(47),
      I3 => Q(8),
      I4 => scrambler_state_reg_0(8),
      O => scrambled_data(47)
    );
\serdes_tx_data_reg[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(9),
      I1 => scrambler_state_reg_0(28),
      I2 => scrambler_state_reg_0(48),
      I3 => Q(48),
      I4 => scrambler_state_reg_0(9),
      O => scrambled_data(48)
    );
\serdes_tx_data_reg[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => scrambler_state_reg_0(29),
      I1 => Q(10),
      I2 => scrambler_state_reg_0(10),
      I3 => scrambler_state_reg_0(49),
      I4 => Q(49),
      O => scrambled_data(49)
    );
\serdes_tx_data_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler_state_reg\(4),
      I1 => scrambler_state_reg_0(23),
      I2 => Q(4),
      O => scrambled_data(4)
    );
\serdes_tx_data_reg[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => scrambler_state_reg_0(11),
      I1 => scrambler_state_reg_0(30),
      I2 => scrambler_state_reg_0(50),
      I3 => Q(50),
      I4 => Q(11),
      O => scrambled_data(50)
    );
\serdes_tx_data_reg[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => scrambler_state_reg_0(31),
      I1 => scrambler_state_reg_0(12),
      I2 => Q(51),
      I3 => scrambler_state_reg_0(51),
      I4 => Q(12),
      O => scrambled_data(51)
    );
\serdes_tx_data_reg[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => scrambler_state_reg_0(13),
      I1 => scrambler_state_reg_0(32),
      I2 => Q(52),
      I3 => scrambler_state_reg_0(52),
      I4 => Q(13),
      O => scrambled_data(52)
    );
\serdes_tx_data_reg[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(14),
      I1 => scrambler_state_reg_0(53),
      I2 => Q(53),
      I3 => scrambler_state_reg_0(14),
      I4 => scrambler_state_reg_0(33),
      O => scrambled_data(53)
    );
\serdes_tx_data_reg[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(54),
      I1 => scrambler_state_reg_0(54),
      I2 => scrambler_state_reg_0(15),
      I3 => scrambler_state_reg_0(34),
      I4 => Q(15),
      O => scrambled_data(54)
    );
\serdes_tx_data_reg[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(55),
      I1 => Q(16),
      I2 => scrambler_state_reg_0(55),
      I3 => scrambler_state_reg_0(35),
      I4 => scrambler_state_reg_0(16),
      O => scrambled_data(55)
    );
\serdes_tx_data_reg[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(56),
      I1 => scrambler_state_reg_0(56),
      I2 => Q(17),
      I3 => scrambler_state_reg_0(36),
      I4 => scrambler_state_reg_0(17),
      O => scrambled_data(56)
    );
\serdes_tx_data_reg[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(57),
      I1 => scrambler_state_reg_0(57),
      I2 => Q(18),
      I3 => scrambler_state_reg_0(37),
      I4 => scrambler_state_reg_0(18),
      O => scrambled_data(57)
    );
\serdes_tx_data_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(24),
      I1 => \^scrambler_state_reg\(5),
      I2 => Q(5),
      O => scrambled_data(5)
    );
\serdes_tx_data_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(6),
      I1 => Q(6),
      I2 => scrambler_state_reg_0(25),
      O => scrambled_data(6)
    );
\serdes_tx_data_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(26),
      I1 => Q(7),
      I2 => scrambler_state_reg_0(7),
      O => scrambled_data(7)
    );
\serdes_tx_data_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(27),
      I1 => scrambler_state_reg_0(8),
      I2 => Q(8),
      O => scrambled_data(8)
    );
\serdes_tx_data_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => scrambler_state_reg_0(9),
      I1 => Q(9),
      I2 => scrambler_state_reg_0(28),
      O => scrambled_data(9)
    );
\serdes_tx_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(0),
      Q => serdes_tx_data(63),
      R => '0'
    );
\serdes_tx_data_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(10),
      Q => serdes_tx_data(53),
      R => '0'
    );
\serdes_tx_data_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(11),
      Q => serdes_tx_data(52),
      R => '0'
    );
\serdes_tx_data_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(12),
      Q => serdes_tx_data(51),
      R => '0'
    );
\serdes_tx_data_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(13),
      Q => serdes_tx_data(50),
      R => '0'
    );
\serdes_tx_data_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(14),
      Q => serdes_tx_data(49),
      R => '0'
    );
\serdes_tx_data_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(15),
      Q => serdes_tx_data(48),
      R => '0'
    );
\serdes_tx_data_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(16),
      Q => serdes_tx_data(47),
      R => '0'
    );
\serdes_tx_data_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(17),
      Q => serdes_tx_data(46),
      R => '0'
    );
\serdes_tx_data_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(18),
      Q => serdes_tx_data(45),
      R => '0'
    );
\serdes_tx_data_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(19),
      Q => serdes_tx_data(44),
      R => '0'
    );
\serdes_tx_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(1),
      Q => serdes_tx_data(62),
      R => '0'
    );
\serdes_tx_data_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(20),
      Q => serdes_tx_data(43),
      R => '0'
    );
\serdes_tx_data_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(21),
      Q => serdes_tx_data(42),
      R => '0'
    );
\serdes_tx_data_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(22),
      Q => serdes_tx_data(41),
      R => '0'
    );
\serdes_tx_data_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(23),
      Q => serdes_tx_data(40),
      R => '0'
    );
\serdes_tx_data_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(24),
      Q => serdes_tx_data(39),
      R => '0'
    );
\serdes_tx_data_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(25),
      Q => serdes_tx_data(38),
      R => '0'
    );
\serdes_tx_data_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(26),
      Q => serdes_tx_data(37),
      R => '0'
    );
\serdes_tx_data_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(27),
      Q => serdes_tx_data(36),
      R => '0'
    );
\serdes_tx_data_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(28),
      Q => serdes_tx_data(35),
      R => '0'
    );
\serdes_tx_data_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(29),
      Q => serdes_tx_data(34),
      R => '0'
    );
\serdes_tx_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(2),
      Q => serdes_tx_data(61),
      R => '0'
    );
\serdes_tx_data_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(30),
      Q => serdes_tx_data(33),
      R => '0'
    );
\serdes_tx_data_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(31),
      Q => serdes_tx_data(32),
      R => '0'
    );
\serdes_tx_data_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(32),
      Q => serdes_tx_data(31),
      R => '0'
    );
\serdes_tx_data_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(33),
      Q => serdes_tx_data(30),
      R => '0'
    );
\serdes_tx_data_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(34),
      Q => serdes_tx_data(29),
      R => '0'
    );
\serdes_tx_data_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(35),
      Q => serdes_tx_data(28),
      R => '0'
    );
\serdes_tx_data_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(36),
      Q => serdes_tx_data(27),
      R => '0'
    );
\serdes_tx_data_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(37),
      Q => serdes_tx_data(26),
      R => '0'
    );
\serdes_tx_data_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(38),
      Q => serdes_tx_data(25),
      R => '0'
    );
\serdes_tx_data_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(39),
      Q => serdes_tx_data(24),
      R => '0'
    );
\serdes_tx_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(3),
      Q => serdes_tx_data(60),
      R => '0'
    );
\serdes_tx_data_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(40),
      Q => serdes_tx_data(23),
      R => '0'
    );
\serdes_tx_data_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(41),
      Q => serdes_tx_data(22),
      R => '0'
    );
\serdes_tx_data_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(42),
      Q => serdes_tx_data(21),
      R => '0'
    );
\serdes_tx_data_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(43),
      Q => serdes_tx_data(20),
      R => '0'
    );
\serdes_tx_data_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(44),
      Q => serdes_tx_data(19),
      R => '0'
    );
\serdes_tx_data_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(45),
      Q => serdes_tx_data(18),
      R => '0'
    );
\serdes_tx_data_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(46),
      Q => serdes_tx_data(17),
      R => '0'
    );
\serdes_tx_data_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(47),
      Q => serdes_tx_data(16),
      R => '0'
    );
\serdes_tx_data_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(48),
      Q => serdes_tx_data(15),
      R => '0'
    );
\serdes_tx_data_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(49),
      Q => serdes_tx_data(14),
      R => '0'
    );
\serdes_tx_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(4),
      Q => serdes_tx_data(59),
      R => '0'
    );
\serdes_tx_data_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(50),
      Q => serdes_tx_data(13),
      R => '0'
    );
\serdes_tx_data_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(51),
      Q => serdes_tx_data(12),
      R => '0'
    );
\serdes_tx_data_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(52),
      Q => serdes_tx_data(11),
      R => '0'
    );
\serdes_tx_data_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(53),
      Q => serdes_tx_data(10),
      R => '0'
    );
\serdes_tx_data_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(54),
      Q => serdes_tx_data(9),
      R => '0'
    );
\serdes_tx_data_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(55),
      Q => serdes_tx_data(8),
      R => '0'
    );
\serdes_tx_data_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(56),
      Q => serdes_tx_data(7),
      R => '0'
    );
\serdes_tx_data_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(57),
      Q => serdes_tx_data(6),
      R => '0'
    );
\serdes_tx_data_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => state_out(0),
      Q => serdes_tx_data(5),
      R => '0'
    );
\serdes_tx_data_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => state_out(1),
      Q => serdes_tx_data(4),
      R => '0'
    );
\serdes_tx_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(5),
      Q => serdes_tx_data(58),
      R => '0'
    );
\serdes_tx_data_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => state_out(2),
      Q => serdes_tx_data(3),
      R => '0'
    );
\serdes_tx_data_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => state_out(3),
      Q => serdes_tx_data(2),
      R => '0'
    );
\serdes_tx_data_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => state_out(4),
      Q => serdes_tx_data(1),
      R => '0'
    );
\serdes_tx_data_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => state_out(5),
      Q => serdes_tx_data(0),
      R => '0'
    );
\serdes_tx_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(6),
      Q => serdes_tx_data(57),
      R => '0'
    );
\serdes_tx_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(7),
      Q => serdes_tx_data(56),
      R => '0'
    );
\serdes_tx_data_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(8),
      Q => serdes_tx_data(55),
      R => '0'
    );
\serdes_tx_data_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => scrambled_data(9),
      Q => serdes_tx_data(54),
      R => '0'
    );
\serdes_tx_hdr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \serdes_tx_hdr_reg_reg[1]_1\(0),
      Q => serdes_tx_hdr(1),
      R => '0'
    );
\serdes_tx_hdr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \serdes_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \serdes_tx_hdr_reg_reg[1]_1\(1),
      Q => serdes_tx_hdr(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer is
  port (
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_1 is
  port (
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_1 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_1;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_1 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_10 is
  port (
    plllock_tx_sync : out STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : out STD_LOGIC;
    i_in_out_reg_0 : out STD_LOGIC;
    qpll0lock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_int_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_tx_timer_sat : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg_1 : in STD_LOGIC;
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_10 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_10;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_10 is
  signal gtwiz_reset_tx_done_int : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_i_2_n_0 : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \^plllock_tx_sync\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  plllock_tx_sync <= \^plllock_tx_sync\;
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CFA00000000000"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => \^plllock_tx_sync\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]\,
      O => i_in_out_reg_0
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gtwiz_reset_tx_done_int_i_2_n_0,
      I1 => gtwiz_reset_tx_done_int,
      I2 => gtwiz_reset_tx_done_int_reg_0,
      O => gtwiz_reset_tx_done_int_reg
    );
gtwiz_reset_tx_done_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444F44444"
    )
        port map (
      I0 => Q(0),
      I1 => \^plllock_tx_sync\,
      I2 => sm_reset_tx_timer_sat,
      I3 => gtwiz_reset_tx_done_int_reg_1,
      I4 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I5 => Q(1),
      O => gtwiz_reset_tx_done_int_i_2_n_0
    );
gtwiz_reset_tx_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000404000004040"
    )
        port map (
      I0 => \^plllock_tx_sync\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \FSM_sequential_sm_reset_tx_reg[0]\,
      I4 => Q(0),
      I5 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => gtwiz_reset_tx_done_int
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => qpll0lock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^plllock_tx_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_11 is
  port (
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    sm_reset_rx_cdr_to_sat_reg : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    plllock_rx_sync : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_cdr_to_sat : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_11 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_11;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_11 is
  signal \^gtwiz_reset_rx_cdr_stable_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal sm_reset_rx_cdr_to_clr_i_2_n_0 : STD_LOGIC;
  signal \^sm_reset_rx_cdr_to_sat_reg\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxprogdivreset_out_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_2 : label is "soft_lutpair2";
begin
  gtwiz_reset_rx_cdr_stable_out(0) <= \^gtwiz_reset_rx_cdr_stable_out\(0);
  sm_reset_rx_cdr_to_sat_reg <= \^sm_reset_rx_cdr_to_sat_reg\;
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000AC0C000C0"
    )
        port map (
      I0 => \^sm_reset_rx_cdr_to_sat_reg\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => Q(2),
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_rx_cdr_stable_out\(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^gtwiz_reset_rx_cdr_stable_out\(0),
      O => \^sm_reset_rx_cdr_to_sat_reg\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF0800AAAA"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_clr_i_2_n_0,
      I1 => sm_reset_rx_cdr_to_clr_reg,
      I2 => Q(2),
      I3 => plllock_rx_sync,
      I4 => Q(0),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EF"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^gtwiz_reset_rx_cdr_stable_out\(0),
      I2 => Q(2),
      I3 => Q(1),
      O => sm_reset_rx_cdr_to_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_2 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_2;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_2 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_3 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_3 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_3;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_3 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_4 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_4;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_4 is
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA55F5EE55EE"
    )
        port map (
      I0 => Q(2),
      I1 => gtwiz_reset_rx_pll_and_datapath_dly,
      I2 => \FSM_sequential_sm_reset_rx_reg[0]\,
      I3 => Q(1),
      I4 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I5 => Q(0),
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF8F8F000F"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      I2 => Q(2),
      I3 => gtwiz_reset_rx_pll_and_datapath_dly,
      I4 => Q(1),
      I5 => Q(0),
      O => D(1)
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000000E"
    )
        port map (
      I0 => gtwiz_reset_rx_pll_and_datapath_dly,
      I1 => gtwiz_reset_rx_datapath_dly,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => i_in_out_reg_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_5 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_tx_reg[0]\ : in STD_LOGIC;
    gtwiz_reset_tx_pll_and_datapath_dly : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_5 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_5;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_5 is
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_sm_reset_tx_reg[0]\,
      I2 => gtwiz_reset_tx_datapath_dly,
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_6 is
  port (
    gtwiz_reset_tx_pll_and_datapath_dly : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_6 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_6;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_6 is
  signal \^gtwiz_reset_tx_pll_and_datapath_dly\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair1";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_pll_and_datapath_dly <= \^gtwiz_reset_tx_pll_and_datapath_dly\;
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F1E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF1"
    )
        port map (
      I0 => Q(2),
      I1 => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      I2 => Q(1),
      I3 => Q(0),
      O => D(1)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_tx_pll_and_datapath_dly\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_7 is
  port (
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_timer_clr_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gtye4.rxuserrdy_int\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_2\ : in STD_LOGIC;
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_7 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_7;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_7 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I2 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => E(0)
    );
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2023202000000000"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_2\,
      I4 => sm_reset_rx_pll_timer_sat,
      I5 => Q(0),
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAF00000800"
    )
        port map (
      I0 => Q(2),
      I1 => sm_reset_rx_timer_clr_i_2_n_0,
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gtye4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCEFFE0CCCE00E"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => sm_reset_rx_timer_clr_reg,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => sm_reset_rx_timer_clr_reg_0,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_8 is
  port (
    gtwiz_reset_userclk_tx_active_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    i_in_out_reg_0 : out STD_LOGIC;
    gtwiz_userclk_tx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    plllock_tx_sync : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    sm_reset_tx_pll_timer_sat : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_8 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_8;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_8 is
  signal \^gtwiz_reset_userclk_tx_active_sync\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_userclk_tx_active_sync <= \^gtwiz_reset_userclk_tx_active_sync\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000088888888"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]\,
      I1 => \^gtwiz_reset_userclk_tx_active_sync\,
      I2 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      I4 => sm_reset_tx_pll_timer_sat,
      I5 => Q(0),
      O => i_in_out_reg_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_userclk_tx_active_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gtwiz_reset_userclk_tx_active_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEB282B"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A0C0F0F000F0"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => \^gtwiz_reset_userclk_tx_active_sync\,
      I2 => sm_reset_tx_timer_clr_reg_0,
      I3 => Q(0),
      I4 => plllock_tx_sync,
      I5 => Q(2),
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_9 is
  port (
    plllock_rx_sync : out STD_LOGIC;
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    qpll0lock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_rx_done_int_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_9 : entity is "gtwizard_ultrascale_v1_7_6_bit_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_9;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_9 is
  signal gtwiz_reset_rx_done_int : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \^plllock_rx_sync\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  plllock_rx_sync <= \^plllock_rx_sync\;
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC0FFFFAAC00000"
    )
        port map (
      I0 => \^plllock_rx_sync\,
      I1 => gtwiz_reset_rx_done_int_reg,
      I2 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I3 => Q(0),
      I4 => gtwiz_reset_rx_done_int,
      I5 => gtwiz_reset_rx_done_int_reg_0,
      O => i_in_out_reg_0
    );
gtwiz_reset_rx_done_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C40000040400000"
    )
        port map (
      I0 => \^plllock_rx_sync\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I4 => Q(1),
      I5 => gtwiz_reset_rx_done_int_reg,
      O => gtwiz_reset_rx_done_int
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => qpll0lock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^plllock_rx_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000F5FF5555"
    )
        port map (
      I0 => Q(1),
      I1 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I2 => \^plllock_rx_sync\,
      I3 => Q(0),
      I4 => gtwiz_reset_rx_done_int_reg,
      I5 => Q(2),
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_userclk_rx is
  port (
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_userclk_rx : entity is "gtwizard_ultrascale_v1_7_6_gtwiz_userclk_rx";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_userclk_rx;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_userclk_rx is
  signal \<const1>\ : STD_LOGIC;
  signal \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta\ : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta\ : signal is "true";
  signal \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync\ : STD_LOGIC;
  attribute async_reg of \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync\ : signal is "true";
  signal \^gtwiz_userclk_rx_usrclk2_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\ : label is "MLO";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg\ : label is "yes";
begin
  \^lopt\ <= lopt_1;
  \^lopt_1\ <= lopt_2;
  gtwiz_userclk_rx_active_out(0) <= \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \^gtwiz_userclk_rx_usrclk2_out\(0);
  lopt <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => rxoutclk_out(0),
      O => \^gtwiz_userclk_rx_usrclk2_out\(0)
    );
\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk2_out\(0),
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in(0),
      D => '1',
      Q => \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta\
    );
\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk2_out\(0),
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in(0),
      D => \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta\,
      Q => \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_userclk_tx is
  port (
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_userclk_tx : entity is "gtwizard_ultrascale_v1_7_6_gtwiz_userclk_tx";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_userclk_tx;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_userclk_tx is
  signal \<const1>\ : STD_LOGIC;
  signal \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta\ : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta\ : signal is "true";
  signal \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync\ : STD_LOGIC;
  attribute async_reg of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync\ : signal is "true";
  signal \^gtwiz_userclk_tx_usrclk2_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\ : label is "MLO";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg\ : label is "yes";
begin
  \^lopt\ <= lopt_1;
  \^lopt_1\ <= lopt_2;
  gtwiz_userclk_tx_active_out(0) <= \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \^gtwiz_userclk_tx_usrclk2_out\(0);
  lopt <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => \^gtwiz_userclk_tx_usrclk2_out\(0)
    );
\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_tx_usrclk2_out\(0),
      CE => '1',
      CLR => gtwiz_userclk_tx_reset_in(0),
      D => '1',
      Q => \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta\
    );
\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_tx_usrclk2_out\(0),
      CE => '1',
      CLR => gtwiz_userclk_tx_reset_in(0),
      D => \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta\,
      Q => \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_channel is
  port (
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.gtpowergood_int\ : out STD_LOGIC;
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    gtrxreset_out_reg : out STD_LOGIC;
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.gtrxreset_int\ : in STD_LOGIC;
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.gttxreset_ch_int\ : in STD_LOGIC;
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.rxprogdivreset_int\ : in STD_LOGIC;
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.rxuserrdy_int\ : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    xcvr_txn : in STD_LOGIC;
    \gen_gtwizard_gtye4.txpmareset_ch_int\ : in STD_LOGIC;
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.txprogdivreset_int\ : in STD_LOGIC;
    xcvr_txn_0 : in STD_LOGIC;
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userclk_tx_usrclk2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXRATE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_channel : entity is "gtwizard_ultrascale_v1_7_6_gtye4_channel";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_channel;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_channel is
  signal \^gen_gtwizard_gtye4.gtpowergood_int\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \^lopt_1\ <= lopt_3;
  \gen_gtwizard_gtye4.gtpowergood_int\ <= \^gen_gtwizard_gtye4.gtpowergood_int\;
  lopt_1 <= \xlnx_opt_\;
  lopt_2 <= \xlnx_opt__1\;
  lopt_4 <= \xlnx_opt__2\;
  lopt_5 <= \xlnx_opt__3\;
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^rxoutclk_out\(0),
      CLR => txheader_in(2),
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => \^lopt_1\,
      CESYNC => \xlnx_opt__2\,
      CLK => \^txoutclk_out\(0),
      CLR => txheader_in(2),
      CLRSYNC => \xlnx_opt__3\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gtye4.gtpowergood_int\,
      O => gtrxreset_out_reg
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTYE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"0000",
      ADAPT_CFG1 => X"FB1C",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0000000000",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"4040",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0001000011000000",
      CKCAL1_CFG_2 => B"0010000000001000",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0001000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 20,
      CLK_COR_MIN_LAT => 18,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"002B",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 2,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYESCAN_VP_RANGE => 0,
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"10001",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => 4,
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => 5,
      LPBK_IND_CTRL1 => 5,
      LPBK_IND_CTRL2 => 5,
      LPBK_RG_CTRL => 2,
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_64B_DYN_CLKSW_DIS => "FALSE",
      PCIE_BUFG_DIV_CTRL => X"3500",
      PCIE_GEN4_64BIT_INT_EN => "FALSE",
      PCIE_PLL_SEL_MODE_GEN12 => B"10",
      PCIE_PLL_SEL_MODE_GEN3 => B"10",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"2CA4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => X"0000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 1,
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RTX_BUF_CML_CTRL => B"011",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "FALSE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0269",
      RXCDR_CFG2_GEN2 => B"10" & X"69",
      RXCDR_CFG2_GEN3 => X"0269",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"0000",
      RXCDR_LOCK_CFG3 => X"0000",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0000",
      RXCKCAL1_I_LOOP_RST_CFG => X"0000",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0000",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0000",
      RXCKCAL2_D_LOOP_RST_CFG => X"0000",
      RXCKCAL2_S_LOOP_RST_CFG => X"0000",
      RXCKCAL2_X_LOOP_RST_CFG => X"0000",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A082",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"8000",
      RXDFE_KH_CFG1 => X"FE00",
      RXDFE_KH_CFG2 => X"0200",
      RXDFE_KH_CFG3 => X"4101",
      RXDFE_OS_CFG0 => X"2000",
      RXDFE_OS_CFG1 => X"8000",
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 3,
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"F800",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"A002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => X"0102",
      RXPI_CFG1 => B"0000000001010100",
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"12B0",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE_PWR_SAVING => '0',
      RX_CTLE_RES_CTRL => B"0000",
      RX_DATA_WIDTH => 64,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"111",
      RX_DFELPM_CFG0 => 10,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 3,
      RX_DFE_KL_LPM_KH_CFG1 => 2,
      RX_DFE_KL_LPM_KL_CFG0 => B"11",
      RX_DFE_KL_LPM_KL_CFG1 => 2,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_SUM_RCAL_B => 0,
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"10",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_I2V_FILTER_EN => '1',
      RX_INT_DATAWIDTH => 2,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"002F",
      RX_PROGDIV_CFG => 33.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DEGEN_AVTT_OVERITE => 1,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_PWR_SAVING => 0,
      RX_SUM_RES_CTRL => B"0000",
      RX_SUM_VCMTUNE => B"1001",
      RX_SUM_VCM_BIAS_TUNE_EN => '1',
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"10",
      RX_VREG_CTRL => B"010",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"01",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '1',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TERM_RCAL_CFG => B"100001000000010",
      TERM_RCAL_OVRD => B"001",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRV_FREQBAND => 0,
      TXFE_CFG0 => B"0000001111000010",
      TXFE_CFG1 => B"0110110000000000",
      TXFE_CFG2 => B"0110110000000000",
      TXFE_CFG3 => B"0110110000000000",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "TRUE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000E",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"0000001100000000",
      TXPI_CFG1 => B"0001000000000000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPM => '0',
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSWBST_BST => 1,
      TXSWBST_EN => 0,
      TXSWBST_MAG => 4,
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 64,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 2,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011000",
      TX_MARGIN_FULL_1 => B"1010111",
      TX_MARGIN_FULL_2 => B"1010101",
      TX_MARGIN_FULL_3 => B"1010011",
      TX_MARGIN_FULL_4 => B"1010001",
      TX_MARGIN_LOW_0 => B"1001100",
      TX_MARGIN_LOW_1 => B"1001011",
      TX_MARGIN_LOW_2 => B"1001000",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0020",
      TX_PHICAL_CFG1 => X"0040",
      TX_PI_BIASSET => 1,
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0000",
      TX_PMA_RSV1 => X"0000",
      TX_PROGCLK_SEL => "PREPI",
      TX_PROGDIV_CFG => 33.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 5,
      TX_SAMPLE_PERIOD => B"111",
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"011",
      TX_VREG_PDB => '1',
      TX_VREG_VREFSEL => B"10",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => bufgtce_out(0),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(2 downto 0),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(8 downto 0),
      BUFGTRESET => bufgtreset_out(0),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(2 downto 0),
      CDRSTEPDIR => cdrstepdir_in(0),
      CDRSTEPSQ => cdrstepsq_in(0),
      CDRSTEPSX => cdrstepsx_in(0),
      CFGRESET => cfgreset_in(0),
      CLKRSVD0 => clkrsvd0_in(0),
      CLKRSVD1 => clkrsvd1_in(0),
      CPLLFBCLKLOST => cpllfbclklost_out(0),
      CPLLFREQLOCK => cpllfreqlock_in(0),
      CPLLLOCK => cplllock_out(0),
      CPLLLOCKDETCLK => cplllockdetclk_in(0),
      CPLLLOCKEN => cplllocken_in(0),
      CPLLPD => cpllpd_in(0),
      CPLLREFCLKLOST => cpllrefclklost_out(0),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(2 downto 0),
      CPLLRESET => cpllreset_in(0),
      DMONFIFORESET => dmonfiforeset_in(0),
      DMONITORCLK => dmonitorclk_in(0),
      DMONITOROUT(15 downto 0) => dmonitorout_out(15 downto 0),
      DMONITOROUTCLK => dmonitoroutclk_out(0),
      DRPADDR(9 downto 0) => drpaddr_in(9 downto 0),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => drpdo_out(15 downto 0),
      DRPEN => drpen_in(0),
      DRPRDY => drprdy_out(0),
      DRPRST => drprst_in(0),
      DRPWE => drpwe_in(0),
      EYESCANDATAERROR => eyescandataerror_out(0),
      EYESCANRESET => eyescanreset_in(0),
      EYESCANTRIGGER => eyescantrigger_in(0),
      FREQOS => freqos_in(0),
      GTGREFCLK => gtgrefclk_in(0),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(0),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(0),
      GTPOWERGOOD => \^gen_gtwizard_gtye4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => gtrefclk1_in(0),
      GTREFCLKMONITOR => gtrefclkmonitor_out(0),
      GTRSVD(15 downto 0) => gtrsvd_in(15 downto 0),
      GTRXRESET => \gen_gtwizard_gtye4.gtrxreset_int\,
      GTRXRESETSEL => gtrxresetsel_in(0),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(0),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(0),
      GTTXRESET => \gen_gtwizard_gtye4.gttxreset_ch_int\,
      GTTXRESETSEL => gttxresetsel_in(0),
      GTYRXN => gtyrxn_in(0),
      GTYRXP => gtyrxp_in(0),
      GTYTXN => gtytxn_out(0),
      GTYTXP => gtytxp_out(0),
      INCPCTRL => incpctrl_in(0),
      LOOPBACK(2 downto 0) => loopback_in(2 downto 0),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(0),
      PCIERATEGEN3 => pcierategen3_out(0),
      PCIERATEIDLE => pcierateidle_out(0),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      PCIERSTIDLE => pcierstidle_in(0),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(0),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(0),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(0),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(0),
      PCIEUSERRATEDONE => pcieuserratedone_in(0),
      PCIEUSERRATESTART => pcieuserratestart_out(0),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(15 downto 0),
      PCSRSVDOUT(15 downto 0) => pcsrsvdout_out(15 downto 0),
      PHYSTATUS => phystatus_out(0),
      PINRSRVDAS(15 downto 0) => pinrsrvdas_out(15 downto 0),
      POWERPRESENT => powerpresent_out(0),
      QPLL0CLK => qpll0outclk_out(0),
      QPLL0FREQLOCK => qpll0freqlock_in(0),
      QPLL0REFCLK => qpll0outrefclk_out(0),
      QPLL1CLK => qpll1outclk_out(0),
      QPLL1FREQLOCK => qpll1freqlock_in(0),
      QPLL1REFCLK => qpll1outrefclk_out(0),
      RESETEXCEPTION => resetexception_out(0),
      RESETOVRD => resetovrd_in(0),
      RX8B10BEN => rx8b10ben_in(0),
      RXAFECFOKEN => rxafecfoken_in(0),
      RXBUFRESET => rxbufreset_in(0),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => rxbyteisaligned_out(0),
      RXBYTEREALIGN => rxbyterealign_out(0),
      RXCDRFREQRESET => rxcdrfreqreset_in(0),
      RXCDRHOLD => rxcdrhold_in(0),
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => rxcdrphdone_out(0),
      RXCDRRESET => rxcdrreset_in(0),
      RXCHANBONDSEQ => rxchanbondseq_out(0),
      RXCHANISALIGNED => rxchanisaligned_out(0),
      RXCHANREALIGN => rxchanrealign_out(0),
      RXCHBONDEN => rxchbonden_in(0),
      RXCHBONDI(4 downto 0) => rxchbondi_in(4 downto 0),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(2 downto 0),
      RXCHBONDMASTER => rxchbondmaster_in(0),
      RXCHBONDO(4 downto 0) => rxchbondo_out(4 downto 0),
      RXCHBONDSLAVE => rxchbondslave_in(0),
      RXCKCALDONE => rxckcaldone_out(0),
      RXCKCALRESET => rxckcalreset_in(0),
      RXCKCALSTART(6 downto 0) => rxckcalstart_in(6 downto 0),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => rxcominitdet_out(0),
      RXCOMMADET => rxcommadet_out(0),
      RXCOMMADETEN => rxcommadeten_in(0),
      RXCOMSASDET => rxcomsasdet_out(0),
      RXCOMWAKEDET => rxcomwakedet_out(0),
      RXCTRL0(15 downto 0) => rxctrl0_out(15 downto 0),
      RXCTRL1(15 downto 0) => rxctrl1_out(15 downto 0),
      RXCTRL2(7 downto 0) => rxctrl2_out(7 downto 0),
      RXCTRL3(7 downto 0) => rxctrl3_out(7 downto 0),
      RXDATA(127 downto 0) => rxdata_out(127 downto 0),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(1 downto 0),
      RXDFEAGCHOLD => rxdfeagchold_in(0),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(0),
      RXDFECFOKFCNUM(3 downto 0) => rxdfecfokfcnum_in(3 downto 0),
      RXDFECFOKFEN => rxdfecfokfen_in(0),
      RXDFECFOKFPULSE => rxdfecfokfpulse_in(0),
      RXDFECFOKHOLD => rxdfecfokhold_in(0),
      RXDFECFOKOVREN => rxdfecfokovren_in(0),
      RXDFEKHHOLD => rxdfekhhold_in(0),
      RXDFEKHOVRDEN => rxdfekhovrden_in(0),
      RXDFELFHOLD => rxdfelfhold_in(0),
      RXDFELFOVRDEN => rxdfelfovrden_in(0),
      RXDFELPMRESET => rxdfelpmreset_in(0),
      RXDFETAP10HOLD => rxdfetap10hold_in(0),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(0),
      RXDFETAP11HOLD => rxdfetap11hold_in(0),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(0),
      RXDFETAP12HOLD => rxdfetap12hold_in(0),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(0),
      RXDFETAP13HOLD => rxdfetap13hold_in(0),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(0),
      RXDFETAP14HOLD => rxdfetap14hold_in(0),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(0),
      RXDFETAP15HOLD => rxdfetap15hold_in(0),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(0),
      RXDFETAP2HOLD => rxdfetap2hold_in(0),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(0),
      RXDFETAP3HOLD => rxdfetap3hold_in(0),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(0),
      RXDFETAP4HOLD => rxdfetap4hold_in(0),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(0),
      RXDFETAP5HOLD => rxdfetap5hold_in(0),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(0),
      RXDFETAP6HOLD => rxdfetap6hold_in(0),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(0),
      RXDFETAP7HOLD => rxdfetap7hold_in(0),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(0),
      RXDFETAP8HOLD => rxdfetap8hold_in(0),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(0),
      RXDFETAP9HOLD => rxdfetap9hold_in(0),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(0),
      RXDFEUTHOLD => rxdfeuthold_in(0),
      RXDFEUTOVRDEN => rxdfeutovrden_in(0),
      RXDFEVPHOLD => rxdfevphold_in(0),
      RXDFEVPOVRDEN => rxdfevpovrden_in(0),
      RXDFEXYDEN => rxdfexyden_in(0),
      RXDLYBYPASS => rxdlybypass_in(0),
      RXDLYEN => rxdlyen_in(0),
      RXDLYOVRDEN => rxdlyovrden_in(0),
      RXDLYSRESET => rxdlysreset_in(0),
      RXDLYSRESETDONE => rxdlysresetdone_out(0),
      RXELECIDLE => rxelecidle_out(0),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(1 downto 0),
      RXEQTRAINING => rxeqtraining_in(0),
      RXGEARBOXSLIP => rxgearboxslip_in(0),
      RXHEADER(5 downto 0) => rxheader_out(5 downto 0),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(1 downto 0),
      RXLATCLK => rxlatclk_in(0),
      RXLFPSTRESETDET => rxlfpstresetdet_out(0),
      RXLFPSU2LPEXITDET => rxlfpsu2lpexitdet_out(0),
      RXLFPSU3WAKEDET => rxlfpsu3wakedet_out(0),
      RXLPMEN => rxlpmen_in(0),
      RXLPMGCHOLD => rxlpmgchold_in(0),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(0),
      RXLPMHFHOLD => rxlpmhfhold_in(0),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(0),
      RXLPMLFHOLD => rxlpmlfhold_in(0),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(0),
      RXLPMOSHOLD => rxlpmoshold_in(0),
      RXLPMOSOVRDEN => rxlpmosovrden_in(0),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(7 downto 0) => rxmonitorout_out(7 downto 0),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(1 downto 0),
      RXOOBRESET => rxoobreset_in(0),
      RXOSCALRESET => rxoscalreset_in(0),
      RXOSHOLD => rxoshold_in(0),
      RXOSINTDONE => rxosintdone_out(0),
      RXOSINTSTARTED => rxosintstarted_out(0),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(0),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(0),
      RXOSOVRDEN => rxosovrden_in(0),
      RXOUTCLK => \^rxoutclk_out\(0),
      RXOUTCLKFABRIC => rxoutclkfabric_out(0),
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(2 downto 0),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(0),
      RXPCSRESET => rxpcsreset_in(0),
      RXPD(1 downto 0) => rxpd_in(1 downto 0),
      RXPHALIGN => rxphalign_in(0),
      RXPHALIGNDONE => rxphaligndone_out(0),
      RXPHALIGNEN => rxphalignen_in(0),
      RXPHALIGNERR => rxphalignerr_out(0),
      RXPHDLYPD => rxphdlypd_in(0),
      RXPHDLYRESET => rxphdlyreset_in(0),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(1 downto 0),
      RXPMARESET => rxpmareset_in(0),
      RXPMARESETDONE => rxpmaresetdone_out(0),
      RXPOLARITY => rxpolarity_in(0),
      RXPRBSCNTRESET => rxprbscntreset_in(0),
      RXPRBSERR => rxprbserr_out(0),
      RXPRBSLOCKED => rxprbslocked_out(0),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(3 downto 0),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(0),
      RXPROGDIVRESET => \gen_gtwizard_gtye4.rxprogdivreset_int\,
      RXRATE(2 downto 0) => rxrate_in(2 downto 0),
      RXRATEDONE => rxratedone_out(0),
      RXRATEMODE => rxratemode_in(0),
      RXRECCLKOUT => rxrecclkout_out(0),
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => rxslide_in(0),
      RXSLIDERDY => rxsliderdy_out(0),
      RXSLIPDONE => rxslipdone_out(0),
      RXSLIPOUTCLK => rxslipoutclk_in(0),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(0),
      RXSLIPPMA => rxslippma_in(0),
      RXSLIPPMARDY => rxslippmardy_out(0),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(1 downto 0),
      RXSTATUS(2 downto 0) => rxstatus_out(2 downto 0),
      RXSYNCALLIN => rxsyncallin_in(0),
      RXSYNCDONE => rxsyncdone_out(0),
      RXSYNCIN => rxsyncin_in(0),
      RXSYNCMODE => rxsyncmode_in(0),
      RXSYNCOUT => rxsyncout_out(0),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(1 downto 0),
      RXTERMINATION => rxtermination_in(0),
      RXUSERRDY => \gen_gtwizard_gtye4.rxuserrdy_int\,
      RXUSRCLK => gtwiz_userclk_rx_usrclk2_out(0),
      RXUSRCLK2 => gtwiz_userclk_rx_usrclk2_out(0),
      RXVALID => rxvalid_out(0),
      SIGVALIDCLK => sigvalidclk_in(0),
      TSTIN(19 downto 0) => tstin_in(19 downto 0),
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      TX8B10BEN => tx8b10ben_in(0),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(1 downto 0),
      TXCOMFINISH => txcomfinish_out(0),
      TXCOMINIT => txcominit_in(0),
      TXCOMSAS => txcomsas_in(0),
      TXCOMWAKE => txcomwake_in(0),
      TXCTRL0(15 downto 0) => txctrl0_in(15 downto 0),
      TXCTRL1(15 downto 0) => txctrl1_in(15 downto 0),
      TXCTRL2(7 downto 0) => txctrl2_in(7 downto 0),
      TXDATA(127 downto 64) => B"0000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      TXDCCDONE => txdccdone_out(0),
      TXDCCFORCESTART => txdccforcestart_in(0),
      TXDCCRESET => txdccreset_in(0),
      TXDEEMPH(1 downto 0) => txdeemph_in(1 downto 0),
      TXDETECTRX => txdetectrx_in(0),
      TXDIFFCTRL(4 downto 0) => txdiffctrl_in(4 downto 0),
      TXDLYBYPASS => txdlybypass_in(0),
      TXDLYEN => txdlyen_in(0),
      TXDLYHOLD => txdlyhold_in(0),
      TXDLYOVRDEN => txdlyovrden_in(0),
      TXDLYSRESET => txdlysreset_in(0),
      TXDLYSRESETDONE => txdlysresetdone_out(0),
      TXDLYUPDOWN => txdlyupdown_in(0),
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => txheader_in(5 downto 0),
      TXINHIBIT => txinhibit_in(0),
      TXLATCLK => txlatclk_in(0),
      TXLFPSTRESET => txlfpstreset_in(0),
      TXLFPSU2LPEXIT => txlfpsu2lpexit_in(0),
      TXLFPSU3WAKE => txlfpsu3wake_in(0),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(6 downto 0),
      TXMARGIN(2 downto 0) => txmargin_in(2 downto 0),
      TXMUXDCDEXHOLD => txmuxdcdexhold_in(0),
      TXMUXDCDORWREN => txmuxdcdorwren_in(0),
      TXONESZEROS => txoneszeros_in(0),
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => txoutclkfabric_out(0),
      TXOUTCLKPCS => txoutclkpcs_out(0),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(2 downto 0),
      TXPCSRESET => txpcsreset_in(0),
      TXPD(1 downto 0) => txpd_in(1 downto 0),
      TXPDELECIDLEMODE => txpdelecidlemode_in(0),
      TXPHALIGN => txphalign_in(0),
      TXPHALIGNDONE => txphaligndone_out(0),
      TXPHALIGNEN => txphalignen_in(0),
      TXPHDLYPD => txphdlypd_in(0),
      TXPHDLYRESET => txphdlyreset_in(0),
      TXPHDLYTSTCLK => txphdlytstclk_in(0),
      TXPHINIT => txphinit_in(0),
      TXPHINITDONE => txphinitdone_out(0),
      TXPHOVRDEN => txphovrden_in(0),
      TXPIPPMEN => txpippmen_in(0),
      TXPIPPMOVRDEN => txpippmovrden_in(0),
      TXPIPPMPD => txpippmpd_in(0),
      TXPIPPMSEL => txpippmsel_in(0),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(4 downto 0),
      TXPISOPD => xcvr_txn,
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(1 downto 0),
      TXPMARESET => \gen_gtwizard_gtye4.txpmareset_ch_int\,
      TXPMARESETDONE => txpmaresetdone_out(0),
      TXPOLARITY => txpolarity_in(0),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(4 downto 0),
      TXPRBSFORCEERR => txprbsforceerr_in(0),
      TXPRBSSEL(3 downto 0) => txprbssel_in(3 downto 0),
      TXPRECURSOR(4 downto 0) => txprecursor_in(4 downto 0),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(0),
      TXPROGDIVRESET => \gen_gtwizard_gtye4.txprogdivreset_int\,
      TXRATE(2 downto 0) => TXRATE(2 downto 0),
      TXRATEDONE => txratedone_out(0),
      TXRATEMODE => xcvr_txn_0,
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => txsequence_in(6 downto 0),
      TXSWING => txswing_in(0),
      TXSYNCALLIN => txsyncallin_in(0),
      TXSYNCDONE => txsyncdone_out(0),
      TXSYNCIN => txsyncin_in(0),
      TXSYNCMODE => txsyncmode_in(0),
      TXSYNCOUT => txsyncout_out(0),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(1 downto 0),
      TXUSERRDY => \gen_gtwizard_gtye4.txuserrdy_int\,
      TXUSRCLK => gtwiz_userclk_tx_usrclk2_out(0),
      TXUSRCLK2 => gtwiz_userclk_tx_usrclk2_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_common is
  port (
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst_in0 : out STD_LOGIC;
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_common : entity is "gtwizard_ultrascale_v1_7_6_gtye4_common";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_common;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_common is
  signal \^qpll0lock_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gtye4_common_gen.GTYE4_COMMON_PRIM_INST\ : label is "PRIMITIVE";
begin
  qpll0lock_out(0) <= \^qpll0lock_out\(0);
\gtye4_common_gen.GTYE4_COMMON_PRIM_INST\: unisim.vcomponents.GTYE4_COMMON
    generic map(
      AEN_QPLL0_FBDIV => '1',
      AEN_QPLL1_FBDIV => '1',
      AEN_SDM0TOGGLE => '0',
      AEN_SDM1TOGGLE => '0',
      A_SDM0TOGGLE => '0',
      A_SDM1DATA_HIGH => B"000000000",
      A_SDM1DATA_LOW => B"0000000000000000",
      A_SDM1TOGGLE => '0',
      BIAS_CFG0 => X"0000",
      BIAS_CFG1 => X"0000",
      BIAS_CFG2 => X"0524",
      BIAS_CFG3 => X"0041",
      BIAS_CFG4 => X"0010",
      BIAS_CFG_RSVD => X"0000",
      COMMON_CFG0 => X"0000",
      COMMON_CFG1 => X"0000",
      POR_CFG => X"0000",
      PPF0_CFG => X"0600",
      PPF1_CFG => X"0600",
      QPLL0CLKOUT_RATE => "HALF",
      QPLL0_CFG0 => X"331C",
      QPLL0_CFG1 => X"D038",
      QPLL0_CFG1_G3 => X"D038",
      QPLL0_CFG2 => X"0FC0",
      QPLL0_CFG2_G3 => X"0FC0",
      QPLL0_CFG3 => X"0120",
      QPLL0_CFG4 => X"0002",
      QPLL0_CP => B"0011111111",
      QPLL0_CP_G3 => B"0000001111",
      QPLL0_FBDIV => 66,
      QPLL0_FBDIV_G3 => 160,
      QPLL0_INIT_CFG0 => X"02B2",
      QPLL0_INIT_CFG1 => X"00",
      QPLL0_LOCK_CFG => X"25E8",
      QPLL0_LOCK_CFG_G3 => X"25E8",
      QPLL0_LPF => B"1000111111",
      QPLL0_LPF_G3 => B"0111010101",
      QPLL0_PCI_EN => '0',
      QPLL0_RATE_SW_USE_DRP => '1',
      QPLL0_REFCLK_DIV => 1,
      QPLL0_SDM_CFG0 => X"0080",
      QPLL0_SDM_CFG1 => X"0000",
      QPLL0_SDM_CFG2 => X"0000",
      QPLL1CLKOUT_RATE => "HALF",
      QPLL1_CFG0 => X"331C",
      QPLL1_CFG1 => X"D038",
      QPLL1_CFG1_G3 => X"D038",
      QPLL1_CFG2 => X"0FC3",
      QPLL1_CFG2_G3 => X"0FC3",
      QPLL1_CFG3 => X"0120",
      QPLL1_CFG4 => X"0002",
      QPLL1_CP => B"0011111111",
      QPLL1_CP_G3 => B"0001111111",
      QPLL1_FBDIV => 66,
      QPLL1_FBDIV_G3 => 80,
      QPLL1_INIT_CFG0 => X"02B2",
      QPLL1_INIT_CFG1 => X"00",
      QPLL1_LOCK_CFG => X"25E8",
      QPLL1_LOCK_CFG_G3 => X"25E8",
      QPLL1_LPF => B"1000011111",
      QPLL1_LPF_G3 => B"0111010100",
      QPLL1_PCI_EN => '0',
      QPLL1_RATE_SW_USE_DRP => '1',
      QPLL1_REFCLK_DIV => 1,
      QPLL1_SDM_CFG0 => X"0080",
      QPLL1_SDM_CFG1 => X"0000",
      QPLL1_SDM_CFG2 => X"0000",
      RSVD_ATTR0 => X"0000",
      RSVD_ATTR1 => X"0000",
      RSVD_ATTR2 => X"0000",
      RSVD_ATTR3 => X"0000",
      RXRECCLKOUT0_SEL => B"00",
      RXRECCLKOUT1_SEL => B"00",
      SARC_ENB => '0',
      SARC_SEL => '0',
      SDM0INITSEED0_0 => B"0000000100010001",
      SDM0INITSEED0_1 => B"000010001",
      SDM1INITSEED0_0 => B"0000000100010001",
      SDM1INITSEED0_1 => B"000010001",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RESET_SPEEDUP => "TRUE",
      UB_CFG0 => X"0000",
      UB_CFG1 => X"0000",
      UB_CFG2 => X"0000",
      UB_CFG3 => X"0000",
      UB_CFG4 => X"0000",
      UB_CFG5 => X"0400",
      UB_CFG6 => X"0000"
    )
        port map (
      BGBYPASSB => bgbypassb_in(0),
      BGMONITORENB => bgmonitorenb_in(0),
      BGPDB => bgpdb_in(0),
      BGRCALOVRD(4 downto 0) => bgrcalovrd_in(4 downto 0),
      BGRCALOVRDENB => bgrcalovrdenb_in(0),
      DRPADDR(15 downto 0) => drpaddr_common_in(15 downto 0),
      DRPCLK => drpclk_common_in(0),
      DRPDI(15 downto 0) => drpdi_common_in(15 downto 0),
      DRPDO(15 downto 0) => drpdo_common_out(15 downto 0),
      DRPEN => drpen_common_in(0),
      DRPRDY => drprdy_common_out(0),
      DRPWE => drpwe_common_in(0),
      GTGREFCLK0 => gtgrefclk0_in(0),
      GTGREFCLK1 => gtgrefclk1_in(0),
      GTNORTHREFCLK00 => gtnorthrefclk00_in(0),
      GTNORTHREFCLK01 => gtnorthrefclk01_in(0),
      GTNORTHREFCLK10 => gtnorthrefclk10_in(0),
      GTNORTHREFCLK11 => gtnorthrefclk11_in(0),
      GTREFCLK00 => gtrefclk00_in(0),
      GTREFCLK01 => gtrefclk01_in(0),
      GTREFCLK10 => gtrefclk10_in(0),
      GTREFCLK11 => gtrefclk11_in(0),
      GTSOUTHREFCLK00 => gtsouthrefclk00_in(0),
      GTSOUTHREFCLK01 => gtsouthrefclk01_in(0),
      GTSOUTHREFCLK10 => gtsouthrefclk10_in(0),
      GTSOUTHREFCLK11 => gtsouthrefclk11_in(0),
      PCIERATEQPLL0(2 downto 0) => pcierateqpll0_in(2 downto 0),
      PCIERATEQPLL1(2 downto 0) => pcierateqpll1_in(2 downto 0),
      PMARSVD0(7 downto 0) => pmarsvd0_in(7 downto 0),
      PMARSVD1(7 downto 0) => pmarsvd1_in(7 downto 0),
      PMARSVDOUT0(7 downto 0) => pmarsvdout0_out(7 downto 0),
      PMARSVDOUT1(7 downto 0) => pmarsvdout1_out(7 downto 0),
      QPLL0CLKRSVD0 => qpll0clkrsvd0_in(0),
      QPLL0CLKRSVD1 => qpll0clkrsvd1_in(0),
      QPLL0FBCLKLOST => qpll0fbclklost_out(0),
      QPLL0FBDIV(7 downto 0) => qpll0fbdiv_in(7 downto 0),
      QPLL0LOCK => \^qpll0lock_out\(0),
      QPLL0LOCKDETCLK => qpll0lockdetclk_in(0),
      QPLL0LOCKEN => qpll0locken_in(0),
      QPLL0OUTCLK => qpll0outclk_out(0),
      QPLL0OUTREFCLK => qpll0outrefclk_out(0),
      QPLL0PD => qpll0pd_in(0),
      QPLL0REFCLKLOST => qpll0refclklost_out(0),
      QPLL0REFCLKSEL(2 downto 0) => qpll0refclksel_in(2 downto 0),
      QPLL0RESET => gtwiz_reset_qpll0reset_out(0),
      QPLL1CLKRSVD0 => qpll1clkrsvd0_in(0),
      QPLL1CLKRSVD1 => qpll1clkrsvd1_in(0),
      QPLL1FBCLKLOST => qpll1fbclklost_out(0),
      QPLL1FBDIV(7 downto 0) => qpll1fbdiv_in(7 downto 0),
      QPLL1LOCK => qpll1lock_out(0),
      QPLL1LOCKDETCLK => qpll1lockdetclk_in(0),
      QPLL1LOCKEN => qpll1locken_in(0),
      QPLL1OUTCLK => qpll1outclk_out(0),
      QPLL1OUTREFCLK => qpll1outrefclk_out(0),
      QPLL1PD => qpll1pd_in(0),
      QPLL1REFCLKLOST => qpll1refclklost_out(0),
      QPLL1REFCLKSEL(2 downto 0) => qpll1refclksel_in(2 downto 0),
      QPLL1RESET => qpll1reset_in(0),
      QPLLDMONITOR0(7 downto 0) => qplldmonitor0_out(7 downto 0),
      QPLLDMONITOR1(7 downto 0) => qplldmonitor1_out(7 downto 0),
      QPLLRSVD1(7 downto 0) => qpllrsvd1_in(7 downto 0),
      QPLLRSVD2(4 downto 0) => qpllrsvd2_in(4 downto 0),
      QPLLRSVD3(4 downto 0) => qpllrsvd3_in(4 downto 0),
      QPLLRSVD4(7 downto 0) => qpllrsvd4_in(7 downto 0),
      RCALENB => rcalenb_in(0),
      REFCLKOUTMONITOR0 => refclkoutmonitor0_out(0),
      REFCLKOUTMONITOR1 => refclkoutmonitor1_out(0),
      RXRECCLK0SEL(1 downto 0) => rxrecclk0sel_out(1 downto 0),
      RXRECCLK1SEL(1 downto 0) => rxrecclk1sel_out(1 downto 0),
      SDM0DATA(24 downto 0) => sdm0data_in(24 downto 0),
      SDM0FINALOUT(3 downto 0) => sdm0finalout_out(3 downto 0),
      SDM0RESET => sdm0reset_in(0),
      SDM0TESTDATA(14 downto 0) => sdm0testdata_out(14 downto 0),
      SDM0TOGGLE => sdm0toggle_in(0),
      SDM0WIDTH(1 downto 0) => sdm0width_in(1 downto 0),
      SDM1DATA(24 downto 0) => sdm1data_in(24 downto 0),
      SDM1FINALOUT(3 downto 0) => sdm1finalout_out(3 downto 0),
      SDM1RESET => sdm1reset_in(0),
      SDM1TESTDATA(14 downto 0) => sdm1testdata_out(14 downto 0),
      SDM1TOGGLE => sdm1toggle_in(0),
      SDM1WIDTH(1 downto 0) => sdm1width_in(1 downto 0),
      UBCFGSTREAMEN => ubcfgstreamen_in(0),
      UBDADDR(15 downto 0) => ubdaddr_out(15 downto 0),
      UBDEN => ubden_out(0),
      UBDI(15 downto 0) => ubdi_out(15 downto 0),
      UBDO(15 downto 0) => ubdo_in(15 downto 0),
      UBDRDY => ubdrdy_in(0),
      UBDWE => ubdwe_out(0),
      UBENABLE => ubenable_in(0),
      UBGPI(1 downto 0) => ubgpi_in(1 downto 0),
      UBINTR(1 downto 0) => ubintr_in(1 downto 0),
      UBIOLMBRST => ubiolmbrst_in(0),
      UBMBRST => ubmbrst_in(0),
      UBMDMCAPTURE => ubmdmcapture_in(0),
      UBMDMDBGRST => ubmdmdbgrst_in(0),
      UBMDMDBGUPDATE => ubmdmdbgupdate_in(0),
      UBMDMREGEN(3 downto 0) => ubmdmregen_in(3 downto 0),
      UBMDMSHIFT => ubmdmshift_in(0),
      UBMDMSYSRST => ubmdmsysrst_in(0),
      UBMDMTCK => ubmdmtck_in(0),
      UBMDMTDI => ubmdmtdi_in(0),
      UBMDMTDO => ubmdmtdo_out(0),
      UBRSVDOUT => ubrsvdout_out(0),
      UBTXUART => ubtxuart_out(0)
    );
\rst_in_meta_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^qpll0lock_out\(0),
      O => rst_in0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    \gen_powergood_delay.pwr_on_fsm_reg_0\ : out STD_LOGIC;
    \gen_powergood_delay.pwr_on_fsm_reg_1\ : out STD_LOGIC;
    TXRATE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gtye4.txpmareset_ch_int\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\ : in STD_LOGIC;
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_delay_powergood : entity is "gtwizard_ultrascale_v1_7_6_gtye4_delay_powergood";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_delay_powergood;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_delay_powergood is
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  signal \gen_powergood_delay.pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "NO";
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_powergood_delay.wait_cnt[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gen_powergood_delay.wait_cnt[2]_i_2\ : label is "soft_lutpair0";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt_reg_n_0_[3]\,
      O => \gen_powergood_delay.pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\,
      D => \gen_powergood_delay.pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.pwr_on_fsm\
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt_reg_n_0_[0]\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_powergood_delay.wait_cnt_reg_n_0_[0]\,
      I1 => \gen_powergood_delay.wait_cnt_reg_n_0_[1]\,
      O => p_2_in(1)
    );
\gen_powergood_delay.wait_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[2]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gen_powergood_delay.wait_cnt_reg_n_0_[0]\,
      I1 => \gen_powergood_delay.wait_cnt_reg_n_0_[1]\,
      I2 => \gen_powergood_delay.wait_cnt_reg_n_0_[2]\,
      O => p_2_in(2)
    );
\gen_powergood_delay.wait_cnt[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[3]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6AAA"
    )
        port map (
      I0 => \gen_powergood_delay.wait_cnt_reg_n_0_[3]\,
      I1 => \gen_powergood_delay.wait_cnt_reg_n_0_[2]\,
      I2 => \gen_powergood_delay.wait_cnt_reg_n_0_[0]\,
      I3 => \gen_powergood_delay.wait_cnt_reg_n_0_[1]\,
      I4 => \gen_powergood_delay.pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[3]_i_2_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      Q => \gen_powergood_delay.wait_cnt_reg_n_0_[0]\,
      R => \gen_powergood_delay.wait_cnt[3]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_2_in(1),
      Q => \gen_powergood_delay.wait_cnt_reg_n_0_[1]\,
      R => \gen_powergood_delay.wait_cnt[2]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_2_in(2),
      Q => \gen_powergood_delay.wait_cnt_reg_n_0_[2]\,
      R => \gen_powergood_delay.wait_cnt[2]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \gen_powergood_delay.wait_cnt[3]_i_2_n_0\,
      Q => \gen_powergood_delay.wait_cnt_reg_n_0_[3]\,
      R => \gen_powergood_delay.wait_cnt[3]_i_1_n_0\
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => txpisopd_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => \gen_powergood_delay.pwr_on_fsm_reg_0\
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => txpmareset_in(0),
      O => \gen_gtwizard_gtye4.txpmareset_ch_int\
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => txratemode_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => \gen_powergood_delay.pwr_on_fsm_reg_1\
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => txrate_in(2),
      O => TXRATE(2)
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => txrate_in(1),
      O => TXRATE(1)
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => txrate_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => TXRATE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer : entity is "gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk2_out(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk2_out(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk2_out(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk2_out(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk2_out(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer_18 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer_18 : entity is "gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer_18;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer_18 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_tx_usrclk2_out(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_tx_usrclk2_out(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_tx_usrclk2_out(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_tx_usrclk2_out(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_tx_usrclk2_out(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_all_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_12 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_1\ : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rxprogdivreset_out_reg : in STD_LOGIC;
    \gen_gtwizard_gtye4.rxprogdivreset_int\ : in STD_LOGIC;
    plllock_rx_sync : in STD_LOGIC;
    gtrxreset_out_reg : in STD_LOGIC;
    \gen_gtwizard_gtye4.gtrxreset_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_12 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_12;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_12 is
  signal gtrxreset_out_i_2_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gtrxreset_out_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of pllreset_rx_out_i_1 : label is "soft_lutpair3";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF44884488"
    )
        port map (
      I0 => Q(1),
      I1 => gtrxreset_out_i_2_n_0,
      I2 => plllock_rx_sync,
      I3 => Q(0),
      I4 => gtrxreset_out_reg,
      I5 => \gen_gtwizard_gtye4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_1\
    );
gtrxreset_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gtwiz_reset_rx_any_sync\,
      I1 => Q(2),
      O => gtrxreset_out_i_2_n_0
    );
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \^gtwiz_reset_rx_any_sync\,
      I3 => Q(0),
      I4 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => gtwiz_reset_rx_pll_and_datapath_in(0),
      I3 => rst_in_out_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00120012"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => rxprogdivreset_out_reg,
      I5 => \gen_gtwizard_gtye4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_13 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_13 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_13;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_13 is
  signal rst_in0_2 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_2
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_2,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_2,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_2,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_2,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_14 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_14 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_14;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_14 is
  signal p_0_in_1 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_pll_and_datapath_in(0),
      O => p_0_in_1
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => p_0_in_1,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => p_0_in_1,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => p_0_in_1,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => p_0_in_1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => p_0_in_1,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_15 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC;
    plllock_tx_sync : in STD_LOGIC;
    gttxreset_out_reg : in STD_LOGIC;
    \gen_gtwizard_gtye4.gttxreset_int\ : in STD_LOGIC;
    txuserrdy_out_reg : in STD_LOGIC;
    gtwiz_reset_userclk_tx_active_sync : in STD_LOGIC;
    \gen_gtwizard_gtye4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_15 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_15;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_15 is
  signal gttxreset_out_i_2_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_any : STD_LOGIC;
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  signal txuserrdy_out_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of pllreset_tx_out_i_1 : label is "soft_lutpair4";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of txuserrdy_out_i_2 : label is "soft_lutpair4";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF44884488"
    )
        port map (
      I0 => Q(1),
      I1 => gttxreset_out_i_2_n_0,
      I2 => plllock_tx_sync,
      I3 => Q(0),
      I4 => gttxreset_out_reg,
      I5 => \gen_gtwizard_gtye4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]_0\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gtwiz_reset_tx_any_sync\,
      I1 => Q(2),
      O => gttxreset_out_i_2_n_0
    );
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \^gtwiz_reset_tx_any_sync\,
      I3 => Q(0),
      I4 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gtwiz_reset_tx_datapath_in(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_in(0),
      I2 => rst_in_out_reg_0,
      O => gtwiz_reset_tx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_any,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync3
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD55DD5588008C00"
    )
        port map (
      I0 => txuserrdy_out_i_2_n_0,
      I1 => txuserrdy_out_reg,
      I2 => Q(0),
      I3 => gtwiz_reset_userclk_tx_active_sync,
      I4 => \^gtwiz_reset_tx_any_sync\,
      I5 => \gen_gtwizard_gtye4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
txuserrdy_out_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => Q(2),
      I1 => \^gtwiz_reset_tx_any_sync\,
      I2 => Q(1),
      I3 => Q(0),
      O => txuserrdy_out_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_16 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_16 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_16;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_16 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_17 is
  port (
    in0 : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_17 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_17;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_17 is
  signal p_1_in_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_tx_pll_and_datapath_in(0),
      O => p_1_in_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => p_1_in_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => p_1_in_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => p_1_in_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => p_1_in_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => p_1_in_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_19 is
  port (
    \gen_gtwizard_gtye4.txprogdivreset_int\ : out STD_LOGIC;
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_19 : entity is "gtwizard_ultrascale_v1_7_6_reset_synchronizer";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_19;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_19 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => \gen_gtwizard_gtye4.txprogdivreset_int\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_lfsr is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 57 downto 0 );
    gtwiz_userdata_rx_out : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_lfsr : entity is "lfsr";
end eth_10g_0_lfsr;

architecture STRUCTURE of eth_10g_0_lfsr is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[10]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[11]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[12]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[13]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[14]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[15]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[16]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[17]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[18]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[19]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[20]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[21]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[22]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[23]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[24]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[39]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[40]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[41]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[42]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[43]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[44]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[45]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[46]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[47]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[48]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[49]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[50]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[51]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[52]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[53]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[54]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[55]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[56]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[57]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[58]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[59]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[60]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[61]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[62]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[63]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[7]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[8]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \encoded_rx_data_reg[9]_i_1\ : label is "soft_lutpair35";
begin
\encoded_rx_data_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(19),
      I1 => Q(0),
      I2 => gtwiz_userdata_rx_out(63),
      O => D(0)
    );
\encoded_rx_data_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(10),
      I1 => gtwiz_userdata_rx_out(53),
      I2 => Q(29),
      O => D(10)
    );
\encoded_rx_data_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(11),
      I1 => gtwiz_userdata_rx_out(52),
      I2 => Q(30),
      O => D(11)
    );
\encoded_rx_data_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(12),
      I1 => gtwiz_userdata_rx_out(51),
      I2 => Q(31),
      O => D(12)
    );
\encoded_rx_data_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(13),
      I1 => gtwiz_userdata_rx_out(50),
      I2 => Q(32),
      O => D(13)
    );
\encoded_rx_data_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(14),
      I1 => gtwiz_userdata_rx_out(49),
      I2 => Q(33),
      O => D(14)
    );
\encoded_rx_data_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(15),
      I1 => gtwiz_userdata_rx_out(48),
      I2 => Q(34),
      O => D(15)
    );
\encoded_rx_data_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(16),
      I1 => gtwiz_userdata_rx_out(47),
      I2 => Q(35),
      O => D(16)
    );
\encoded_rx_data_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(17),
      I1 => gtwiz_userdata_rx_out(46),
      I2 => Q(36),
      O => D(17)
    );
\encoded_rx_data_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(18),
      I1 => gtwiz_userdata_rx_out(45),
      I2 => Q(37),
      O => D(18)
    );
\encoded_rx_data_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(19),
      I1 => gtwiz_userdata_rx_out(44),
      I2 => Q(38),
      O => D(19)
    );
\encoded_rx_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(1),
      I1 => gtwiz_userdata_rx_out(62),
      I2 => Q(20),
      O => D(1)
    );
\encoded_rx_data_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(20),
      I1 => gtwiz_userdata_rx_out(43),
      I2 => Q(39),
      O => D(20)
    );
\encoded_rx_data_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(21),
      I1 => gtwiz_userdata_rx_out(42),
      I2 => Q(40),
      O => D(21)
    );
\encoded_rx_data_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(22),
      I1 => gtwiz_userdata_rx_out(41),
      I2 => Q(41),
      O => D(22)
    );
\encoded_rx_data_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(23),
      I1 => gtwiz_userdata_rx_out(40),
      I2 => Q(42),
      O => D(23)
    );
\encoded_rx_data_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(24),
      I1 => gtwiz_userdata_rx_out(39),
      I2 => Q(43),
      O => D(24)
    );
\encoded_rx_data_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(25),
      I1 => gtwiz_userdata_rx_out(38),
      I2 => Q(44),
      O => D(25)
    );
\encoded_rx_data_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(26),
      I1 => gtwiz_userdata_rx_out(37),
      I2 => Q(45),
      O => D(26)
    );
\encoded_rx_data_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(27),
      I1 => gtwiz_userdata_rx_out(36),
      I2 => Q(46),
      O => D(27)
    );
\encoded_rx_data_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(28),
      I1 => gtwiz_userdata_rx_out(35),
      I2 => Q(47),
      O => D(28)
    );
\encoded_rx_data_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(29),
      I1 => gtwiz_userdata_rx_out(34),
      I2 => Q(48),
      O => D(29)
    );
\encoded_rx_data_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(2),
      I1 => gtwiz_userdata_rx_out(61),
      I2 => Q(21),
      O => D(2)
    );
\encoded_rx_data_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(30),
      I1 => gtwiz_userdata_rx_out(33),
      I2 => Q(49),
      O => D(30)
    );
\encoded_rx_data_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(31),
      I1 => gtwiz_userdata_rx_out(32),
      I2 => Q(50),
      O => D(31)
    );
\encoded_rx_data_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(32),
      I1 => gtwiz_userdata_rx_out(31),
      I2 => Q(51),
      O => D(32)
    );
\encoded_rx_data_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(33),
      I1 => gtwiz_userdata_rx_out(30),
      I2 => Q(52),
      O => D(33)
    );
\encoded_rx_data_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(34),
      I1 => gtwiz_userdata_rx_out(29),
      I2 => Q(53),
      O => D(34)
    );
\encoded_rx_data_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(35),
      I1 => gtwiz_userdata_rx_out(28),
      I2 => Q(54),
      O => D(35)
    );
\encoded_rx_data_reg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(36),
      I1 => gtwiz_userdata_rx_out(27),
      I2 => Q(55),
      O => D(36)
    );
\encoded_rx_data_reg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(37),
      I1 => gtwiz_userdata_rx_out(26),
      I2 => Q(56),
      O => D(37)
    );
\encoded_rx_data_reg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(38),
      I1 => gtwiz_userdata_rx_out(25),
      I2 => Q(57),
      O => D(38)
    );
\encoded_rx_data_reg[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(39),
      I1 => gtwiz_userdata_rx_out(24),
      I2 => gtwiz_userdata_rx_out(63),
      O => D(39)
    );
\encoded_rx_data_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(3),
      I1 => gtwiz_userdata_rx_out(60),
      I2 => Q(22),
      O => D(3)
    );
\encoded_rx_data_reg[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(40),
      I1 => gtwiz_userdata_rx_out(23),
      I2 => gtwiz_userdata_rx_out(62),
      O => D(40)
    );
\encoded_rx_data_reg[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(41),
      I1 => gtwiz_userdata_rx_out(22),
      I2 => gtwiz_userdata_rx_out(61),
      O => D(41)
    );
\encoded_rx_data_reg[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(42),
      I1 => gtwiz_userdata_rx_out(21),
      I2 => gtwiz_userdata_rx_out(60),
      O => D(42)
    );
\encoded_rx_data_reg[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(43),
      I1 => gtwiz_userdata_rx_out(20),
      I2 => gtwiz_userdata_rx_out(59),
      O => D(43)
    );
\encoded_rx_data_reg[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(44),
      I1 => gtwiz_userdata_rx_out(19),
      I2 => gtwiz_userdata_rx_out(58),
      O => D(44)
    );
\encoded_rx_data_reg[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(45),
      I1 => gtwiz_userdata_rx_out(18),
      I2 => gtwiz_userdata_rx_out(57),
      O => D(45)
    );
\encoded_rx_data_reg[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(46),
      I1 => gtwiz_userdata_rx_out(17),
      I2 => gtwiz_userdata_rx_out(56),
      O => D(46)
    );
\encoded_rx_data_reg[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(47),
      I1 => gtwiz_userdata_rx_out(16),
      I2 => gtwiz_userdata_rx_out(55),
      O => D(47)
    );
\encoded_rx_data_reg[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(48),
      I1 => gtwiz_userdata_rx_out(15),
      I2 => gtwiz_userdata_rx_out(54),
      O => D(48)
    );
\encoded_rx_data_reg[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(49),
      I1 => gtwiz_userdata_rx_out(14),
      I2 => gtwiz_userdata_rx_out(53),
      O => D(49)
    );
\encoded_rx_data_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(4),
      I1 => gtwiz_userdata_rx_out(59),
      I2 => Q(23),
      O => D(4)
    );
\encoded_rx_data_reg[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(50),
      I1 => gtwiz_userdata_rx_out(13),
      I2 => gtwiz_userdata_rx_out(52),
      O => D(50)
    );
\encoded_rx_data_reg[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(51),
      I1 => gtwiz_userdata_rx_out(12),
      I2 => gtwiz_userdata_rx_out(51),
      O => D(51)
    );
\encoded_rx_data_reg[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(52),
      I1 => gtwiz_userdata_rx_out(11),
      I2 => gtwiz_userdata_rx_out(50),
      O => D(52)
    );
\encoded_rx_data_reg[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(53),
      I1 => gtwiz_userdata_rx_out(10),
      I2 => gtwiz_userdata_rx_out(49),
      O => D(53)
    );
\encoded_rx_data_reg[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(54),
      I1 => gtwiz_userdata_rx_out(9),
      I2 => gtwiz_userdata_rx_out(48),
      O => D(54)
    );
\encoded_rx_data_reg[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(55),
      I1 => gtwiz_userdata_rx_out(8),
      I2 => gtwiz_userdata_rx_out(47),
      O => D(55)
    );
\encoded_rx_data_reg[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(56),
      I1 => gtwiz_userdata_rx_out(7),
      I2 => gtwiz_userdata_rx_out(46),
      O => D(56)
    );
\encoded_rx_data_reg[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(57),
      I1 => gtwiz_userdata_rx_out(6),
      I2 => gtwiz_userdata_rx_out(45),
      O => D(57)
    );
\encoded_rx_data_reg[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gtwiz_userdata_rx_out(63),
      I1 => gtwiz_userdata_rx_out(5),
      I2 => gtwiz_userdata_rx_out(44),
      O => D(58)
    );
\encoded_rx_data_reg[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gtwiz_userdata_rx_out(62),
      I1 => gtwiz_userdata_rx_out(4),
      I2 => gtwiz_userdata_rx_out(43),
      O => D(59)
    );
\encoded_rx_data_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(5),
      I1 => gtwiz_userdata_rx_out(58),
      I2 => Q(24),
      O => D(5)
    );
\encoded_rx_data_reg[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gtwiz_userdata_rx_out(61),
      I1 => gtwiz_userdata_rx_out(3),
      I2 => gtwiz_userdata_rx_out(42),
      O => D(60)
    );
\encoded_rx_data_reg[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gtwiz_userdata_rx_out(60),
      I1 => gtwiz_userdata_rx_out(2),
      I2 => gtwiz_userdata_rx_out(41),
      O => D(61)
    );
\encoded_rx_data_reg[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gtwiz_userdata_rx_out(59),
      I1 => gtwiz_userdata_rx_out(1),
      I2 => gtwiz_userdata_rx_out(40),
      O => D(62)
    );
\encoded_rx_data_reg[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gtwiz_userdata_rx_out(39),
      I1 => gtwiz_userdata_rx_out(58),
      I2 => gtwiz_userdata_rx_out(0),
      O => D(63)
    );
\encoded_rx_data_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(6),
      I1 => gtwiz_userdata_rx_out(57),
      I2 => Q(25),
      O => D(6)
    );
\encoded_rx_data_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(7),
      I1 => gtwiz_userdata_rx_out(56),
      I2 => Q(26),
      O => D(7)
    );
\encoded_rx_data_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(8),
      I1 => gtwiz_userdata_rx_out(55),
      I2 => Q(27),
      O => D(8)
    );
\encoded_rx_data_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(9),
      I1 => gtwiz_userdata_rx_out(54),
      I2 => Q(28),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_sync_reset is
  port (
    \sync_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ber_count_reg_reg[0]\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    gtwiz_reset_rx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_sync_reset : entity is "sync_reset";
end eth_10g_0_sync_reset;

architecture STRUCTURE of eth_10g_0_sync_reset is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sync_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sync_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sync_reg_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ber_count_reg[3]_i_1\ : label is "soft_lutpair300";
  attribute SRL_STYLE : string;
  attribute SRL_STYLE of \sync_reg_reg[0]\ : label is "register";
  attribute SRL_STYLE of \sync_reg_reg[1]\ : label is "register";
  attribute SRL_STYLE of \sync_reg_reg[2]\ : label is "register";
  attribute SRL_STYLE of \sync_reg_reg[3]\ : label is "register";
  attribute SOFT_HLUTNM of \time_count_reg[0]_i_1\ : label is "soft_lutpair300";
begin
  Q(0) <= \^q\(0);
\ber_count_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ber_count_reg_reg[0]\,
      O => \sync_reg_reg[3]_0\(0)
    );
\sync_reg[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gtwiz_reset_rx_done_out(0),
      O => \sync_reg[3]_i_1__0_n_0\
    );
\sync_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk2_out(0),
      CE => '1',
      D => '0',
      PRE => \sync_reg[3]_i_1__0_n_0\,
      Q => \sync_reg_reg_n_0_[0]\
    );
\sync_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk2_out(0),
      CE => '1',
      D => \sync_reg_reg_n_0_[0]\,
      PRE => \sync_reg[3]_i_1__0_n_0\,
      Q => \sync_reg_reg_n_0_[1]\
    );
\sync_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk2_out(0),
      CE => '1',
      D => \sync_reg_reg_n_0_[1]\,
      PRE => \sync_reg[3]_i_1__0_n_0\,
      Q => \sync_reg_reg_n_0_[2]\
    );
\sync_reg_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk2_out(0),
      CE => '1',
      D => \sync_reg_reg_n_0_[2]\,
      PRE => \sync_reg[3]_i_1__0_n_0\,
      Q => \^q\(0)
    );
\time_count_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_sync_reset_0 is
  port (
    phy_tx_rst : out STD_LOGIC;
    gtwiz_reset_tx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_sync_reset_0 : entity is "sync_reset";
end eth_10g_0_sync_reset_0;

architecture STRUCTURE of eth_10g_0_sync_reset_0 is
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal rst0 : STD_LOGIC;
  attribute SRL_STYLE : string;
  attribute SRL_STYLE of \sync_reg_reg[0]\ : label is "register";
  attribute SRL_STYLE of \sync_reg_reg[1]\ : label is "register";
  attribute SRL_STYLE of \sync_reg_reg[2]\ : label is "register";
  attribute SRL_STYLE of \sync_reg_reg[3]\ : label is "register";
begin
\sync_reg[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gtwiz_reset_tx_done_out(0),
      O => rst0
    );
\sync_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_tx_usrclk2_out(0),
      CE => '1',
      D => '0',
      PRE => rst0,
      Q => \p_0_in__3\(1)
    );
\sync_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_tx_usrclk2_out(0),
      CE => '1',
      D => \p_0_in__3\(1),
      PRE => rst0,
      Q => \p_0_in__3\(2)
    );
\sync_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_tx_usrclk2_out(0),
      CE => '1',
      D => \p_0_in__3\(2),
      PRE => rst0,
      Q => \p_0_in__3\(3)
    );
\sync_reg_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_tx_usrclk2_out(0),
      CE => '1',
      D => \p_0_in__3\(3),
      PRE => rst0,
      Q => phy_tx_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_xgmii_baser_dec_64 is
  port (
    phy_rx_bad_block : out STD_LOGIC;
    frame_reg : out STD_LOGIC;
    phy_rx_sequence_error : out STD_LOGIC;
    phy_xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    phy_xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_bad_block_reg_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    frame_reg_reg_0 : in STD_LOGIC;
    rx_sequence_error_reg_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \xgmii_rxc_reg_reg[7]_0\ : in STD_LOGIC;
    \xgmii_rxc_reg_reg[6]_0\ : in STD_LOGIC;
    \xgmii_rxc_reg_reg[5]_0\ : in STD_LOGIC;
    \xgmii_rxc_reg_reg[4]_0\ : in STD_LOGIC;
    \xgmii_rxc_reg_reg[3]_0\ : in STD_LOGIC;
    \xgmii_rxc_reg_reg[2]_0\ : in STD_LOGIC;
    \xgmii_rxc_reg_reg[1]_0\ : in STD_LOGIC;
    \xgmii_rxc_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_xgmii_baser_dec_64 : entity is "xgmii_baser_dec_64";
end eth_10g_0_xgmii_baser_dec_64;

architecture STRUCTURE of eth_10g_0_xgmii_baser_dec_64 is
begin
frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => frame_reg_reg_0,
      Q => frame_reg,
      R => Q(0)
    );
rx_bad_block_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_bad_block_reg_reg_0,
      Q => phy_rx_bad_block,
      R => SR(0)
    );
rx_sequence_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_sequence_error_reg_reg_0,
      Q => phy_rx_sequence_error,
      R => '0'
    );
\xgmii_rxc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \xgmii_rxc_reg_reg[0]_0\,
      Q => phy_xgmii_rxc(0),
      R => SR(0)
    );
\xgmii_rxc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \xgmii_rxc_reg_reg[1]_0\,
      Q => phy_xgmii_rxc(1),
      R => SR(0)
    );
\xgmii_rxc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \xgmii_rxc_reg_reg[2]_0\,
      Q => phy_xgmii_rxc(2),
      R => SR(0)
    );
\xgmii_rxc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \xgmii_rxc_reg_reg[3]_0\,
      Q => phy_xgmii_rxc(3),
      R => SR(0)
    );
\xgmii_rxc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \xgmii_rxc_reg_reg[4]_0\,
      Q => phy_xgmii_rxc(4),
      R => SR(0)
    );
\xgmii_rxc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \xgmii_rxc_reg_reg[5]_0\,
      Q => phy_xgmii_rxc(5),
      R => SR(0)
    );
\xgmii_rxc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \xgmii_rxc_reg_reg[6]_0\,
      Q => phy_xgmii_rxc(6),
      R => SR(0)
    );
\xgmii_rxc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \xgmii_rxc_reg_reg[7]_0\,
      Q => phy_xgmii_rxc(7),
      R => SR(0)
    );
\xgmii_rxd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => phy_xgmii_rxd(0),
      R => '0'
    );
\xgmii_rxd_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(10),
      Q => phy_xgmii_rxd(10),
      R => '0'
    );
\xgmii_rxd_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(11),
      Q => phy_xgmii_rxd(11),
      R => '0'
    );
\xgmii_rxd_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(12),
      Q => phy_xgmii_rxd(12),
      R => '0'
    );
\xgmii_rxd_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(13),
      Q => phy_xgmii_rxd(13),
      R => '0'
    );
\xgmii_rxd_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(14),
      Q => phy_xgmii_rxd(14),
      R => '0'
    );
\xgmii_rxd_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(15),
      Q => phy_xgmii_rxd(15),
      R => '0'
    );
\xgmii_rxd_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(16),
      Q => phy_xgmii_rxd(16),
      R => '0'
    );
\xgmii_rxd_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(17),
      Q => phy_xgmii_rxd(17),
      R => '0'
    );
\xgmii_rxd_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(18),
      Q => phy_xgmii_rxd(18),
      R => '0'
    );
\xgmii_rxd_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(19),
      Q => phy_xgmii_rxd(19),
      R => '0'
    );
\xgmii_rxd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => phy_xgmii_rxd(1),
      R => '0'
    );
\xgmii_rxd_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(20),
      Q => phy_xgmii_rxd(20),
      R => '0'
    );
\xgmii_rxd_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(21),
      Q => phy_xgmii_rxd(21),
      R => '0'
    );
\xgmii_rxd_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(22),
      Q => phy_xgmii_rxd(22),
      R => '0'
    );
\xgmii_rxd_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(23),
      Q => phy_xgmii_rxd(23),
      R => '0'
    );
\xgmii_rxd_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(24),
      Q => phy_xgmii_rxd(24),
      R => '0'
    );
\xgmii_rxd_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(25),
      Q => phy_xgmii_rxd(25),
      R => '0'
    );
\xgmii_rxd_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(26),
      Q => phy_xgmii_rxd(26),
      R => '0'
    );
\xgmii_rxd_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(27),
      Q => phy_xgmii_rxd(27),
      R => '0'
    );
\xgmii_rxd_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(28),
      Q => phy_xgmii_rxd(28),
      R => '0'
    );
\xgmii_rxd_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(29),
      Q => phy_xgmii_rxd(29),
      R => '0'
    );
\xgmii_rxd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => phy_xgmii_rxd(2),
      R => '0'
    );
\xgmii_rxd_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(30),
      Q => phy_xgmii_rxd(30),
      R => '0'
    );
\xgmii_rxd_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(31),
      Q => phy_xgmii_rxd(31),
      R => '0'
    );
\xgmii_rxd_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(32),
      Q => phy_xgmii_rxd(32),
      R => '0'
    );
\xgmii_rxd_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(33),
      Q => phy_xgmii_rxd(33),
      R => '0'
    );
\xgmii_rxd_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(34),
      Q => phy_xgmii_rxd(34),
      R => '0'
    );
\xgmii_rxd_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(35),
      Q => phy_xgmii_rxd(35),
      R => '0'
    );
\xgmii_rxd_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(36),
      Q => phy_xgmii_rxd(36),
      R => '0'
    );
\xgmii_rxd_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(37),
      Q => phy_xgmii_rxd(37),
      R => '0'
    );
\xgmii_rxd_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(38),
      Q => phy_xgmii_rxd(38),
      R => '0'
    );
\xgmii_rxd_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(39),
      Q => phy_xgmii_rxd(39),
      R => '0'
    );
\xgmii_rxd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => phy_xgmii_rxd(3),
      R => '0'
    );
\xgmii_rxd_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(40),
      Q => phy_xgmii_rxd(40),
      R => '0'
    );
\xgmii_rxd_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(41),
      Q => phy_xgmii_rxd(41),
      R => '0'
    );
\xgmii_rxd_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(42),
      Q => phy_xgmii_rxd(42),
      R => '0'
    );
\xgmii_rxd_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(43),
      Q => phy_xgmii_rxd(43),
      R => '0'
    );
\xgmii_rxd_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(44),
      Q => phy_xgmii_rxd(44),
      R => '0'
    );
\xgmii_rxd_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(45),
      Q => phy_xgmii_rxd(45),
      R => '0'
    );
\xgmii_rxd_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(46),
      Q => phy_xgmii_rxd(46),
      R => '0'
    );
\xgmii_rxd_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(47),
      Q => phy_xgmii_rxd(47),
      R => '0'
    );
\xgmii_rxd_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(48),
      Q => phy_xgmii_rxd(48),
      R => '0'
    );
\xgmii_rxd_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(49),
      Q => phy_xgmii_rxd(49),
      R => '0'
    );
\xgmii_rxd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => phy_xgmii_rxd(4),
      R => '0'
    );
\xgmii_rxd_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(50),
      Q => phy_xgmii_rxd(50),
      R => '0'
    );
\xgmii_rxd_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(51),
      Q => phy_xgmii_rxd(51),
      R => '0'
    );
\xgmii_rxd_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(52),
      Q => phy_xgmii_rxd(52),
      R => '0'
    );
\xgmii_rxd_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(53),
      Q => phy_xgmii_rxd(53),
      R => '0'
    );
\xgmii_rxd_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(54),
      Q => phy_xgmii_rxd(54),
      R => '0'
    );
\xgmii_rxd_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(55),
      Q => phy_xgmii_rxd(55),
      R => '0'
    );
\xgmii_rxd_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(56),
      Q => phy_xgmii_rxd(56),
      R => '0'
    );
\xgmii_rxd_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(57),
      Q => phy_xgmii_rxd(57),
      R => '0'
    );
\xgmii_rxd_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(58),
      Q => phy_xgmii_rxd(58),
      R => '0'
    );
\xgmii_rxd_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(59),
      Q => phy_xgmii_rxd(59),
      R => '0'
    );
\xgmii_rxd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => phy_xgmii_rxd(5),
      R => '0'
    );
\xgmii_rxd_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(60),
      Q => phy_xgmii_rxd(60),
      R => '0'
    );
\xgmii_rxd_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(61),
      Q => phy_xgmii_rxd(61),
      R => '0'
    );
\xgmii_rxd_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(62),
      Q => phy_xgmii_rxd(62),
      R => '0'
    );
\xgmii_rxd_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(63),
      Q => phy_xgmii_rxd(63),
      R => '0'
    );
\xgmii_rxd_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => phy_xgmii_rxd(6),
      R => '0'
    );
\xgmii_rxd_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => phy_xgmii_rxd(7),
      R => '0'
    );
\xgmii_rxd_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => phy_xgmii_rxd(8),
      R => '0'
    );
\xgmii_rxd_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(9),
      Q => phy_xgmii_rxd(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_xgmii_baser_enc_64 is
  port (
    state_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \encoded_tx_data_reg_reg[57]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    encoded_tx_hdr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_tx_bad_block : out STD_LOGIC;
    phy_xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    scrambler_state_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \encoded_tx_hdr_reg_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_xgmii_baser_enc_64 : entity is "xgmii_baser_enc_64";
end eth_10g_0_xgmii_baser_enc_64;

architecture STRUCTURE of eth_10g_0_xgmii_baser_enc_64 is
  signal encoded_tx_data : STD_LOGIC_VECTOR ( 63 downto 58 );
  signal \encoded_tx_data_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[32]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[32]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[32]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[33]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[33]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[33]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[33]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[33]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[33]_i_7_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[33]_i_8_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[33]_i_9_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[34]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[34]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[35]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[35]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[35]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[35]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[35]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[35]_i_7_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[35]_i_8_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[35]_i_9_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[36]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[36]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[36]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[37]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[37]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[37]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[37]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[38]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[38]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[38]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[38]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[39]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[39]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[39]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[39]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[39]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[39]_i_7_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[39]_i_8_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[40]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[40]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[40]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[40]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[40]_i_7_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[41]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[42]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[42]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[42]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[42]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[43]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[43]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[44]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[45]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[45]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[46]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[46]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[46]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[47]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[47]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[47]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[47]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[47]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[47]_i_7_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[48]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[49]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[49]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[49]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[49]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[49]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[50]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[50]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[51]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[51]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[51]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[52]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[52]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[52]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[52]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[53]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[53]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[54]_i_10_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[54]_i_11_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[54]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[54]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[54]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[54]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[54]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[54]_i_7_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[54]_i_8_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[54]_i_9_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[55]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[55]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[56]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[56]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[56]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[56]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[56]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[56]_i_7_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[57]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[58]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[58]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[58]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[58]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[59]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[59]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[59]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[59]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[60]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[61]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[61]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[61]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[61]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[61]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[62]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[62]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[63]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[63]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[63]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[63]_i_5_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[63]_i_6_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[63]_i_7_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[63]_i_8_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[63]_i_9_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \encoded_tx_data_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \^encoded_tx_data_reg_reg[57]_0\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \encoded_tx_hdr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \encoded_tx_hdr_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \encoded_tx_hdr_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal tx_bad_block_reg0 : STD_LOGIC;
  signal tx_bad_block_reg_i_10_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_11_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_12_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_13_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_14_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_15_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_16_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_17_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_18_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_19_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_1_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_20_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_21_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_22_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_23_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_24_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_25_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_26_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_27_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_28_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_29_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_2_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_30_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_31_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_32_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_33_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_34_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_35_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_36_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_37_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_38_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_39_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_40_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_41_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_42_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_43_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_44_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_45_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_46_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_47_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_48_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_49_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_4_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_50_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_51_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_52_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_53_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_54_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_55_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_56_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_57_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_58_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_59_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_5_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_60_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_61_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_62_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_63_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_64_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_65_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_66_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_67_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_68_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_69_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_6_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_70_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_71_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_72_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_73_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_74_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_75_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_7_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_8_n_0 : STD_LOGIC;
  signal tx_bad_block_reg_i_9_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[0]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[10]_i_3\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[10]_i_4\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[11]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[12]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[12]_i_6\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[12]_i_7\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[14]_i_3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[14]_i_5\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[15]_i_3\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[16]_i_3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[17]_i_3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[17]_i_5\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[18]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[18]_i_3\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[18]_i_5\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[19]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[19]_i_3\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[19]_i_7\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[19]_i_8\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[20]_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[21]_i_4\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[21]_i_5\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[21]_i_6\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[21]_i_7\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[22]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[23]_i_3\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[23]_i_5\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[24]_i_3\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[24]_i_4\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[24]_i_6\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[24]_i_7\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[25]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[26]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[26]_i_6\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[27]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[28]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[28]_i_3\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[28]_i_6\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[29]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[29]_i_3\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[2]_i_3\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[2]_i_4\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[30]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[30]_i_3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[31]_i_5\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[32]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[32]_i_4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[32]_i_5\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[33]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[33]_i_3\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[33]_i_5\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[33]_i_6\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[33]_i_9\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[35]_i_5\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[35]_i_6\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[35]_i_8\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[35]_i_9\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[36]_i_3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[36]_i_4\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[37]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[37]_i_3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[38]_i_2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[38]_i_5\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[39]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[39]_i_3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[39]_i_4\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[39]_i_6\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[39]_i_7\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[3]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[3]_i_3\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[40]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[40]_i_3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[40]_i_4\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[40]_i_7\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[42]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[42]_i_4\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[42]_i_5\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[43]_i_2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[43]_i_3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[45]_i_3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[46]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[46]_i_3\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[47]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[47]_i_3\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[47]_i_7\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[49]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[49]_i_4\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[49]_i_5\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[49]_i_6\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[4]_i_3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[4]_i_5\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[50]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[50]_i_3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[51]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[51]_i_4\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[52]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[52]_i_3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[53]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[54]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[54]_i_3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[54]_i_9\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[55]_i_3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[56]_i_4\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[56]_i_5\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[56]_i_6\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[56]_i_7\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[57]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[58]_i_4\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[59]_i_3\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[59]_i_4\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[5]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[5]_i_3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[5]_i_5\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[5]_i_9\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[60]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[61]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[61]_i_5\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[61]_i_6\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[63]_i_5\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[63]_i_7\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[63]_i_8\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[63]_i_9\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[6]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[6]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[7]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[7]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[7]_i_4\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[8]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \encoded_tx_data_reg[9]_i_4\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \encoded_tx_hdr_reg[1]_i_2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \encoded_tx_hdr_reg[1]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_12 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_13 : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_2 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_24 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_28 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_29 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_30 : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_31 : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_37 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_38 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_39 : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_40 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_41 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_42 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_43 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_44 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_45 : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_46 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_47 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_48 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_49 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_5 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_50 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_53 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_54 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_55 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_56 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_57 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_58 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_59 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_6 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_60 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_61 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_62 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_63 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_64 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_65 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_66 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_68 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_69 : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_70 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_71 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_73 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_74 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of tx_bad_block_reg_i_75 : label is "soft_lutpair247";
begin
  \encoded_tx_data_reg_reg[57]_0\(57 downto 0) <= \^encoded_tx_data_reg_reg[57]_0\(57 downto 0);
\encoded_tx_data_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0000FFDFFFDF"
    )
        port map (
      I0 => \encoded_tx_data_reg[24]_i_4_n_0\,
      I1 => \encoded_tx_data_reg[3]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[52]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[0]_i_2_n_0\,
      I4 => phy_xgmii_txd(0),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[0]_i_1_n_0\
    );
\encoded_tx_data_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \encoded_tx_data_reg[7]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[46]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[21]_i_7_n_0\,
      O => \encoded_tx_data_reg[0]_i_2_n_0\
    );
\encoded_tx_data_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0DDD0D0D0DD"
    )
        port map (
      I0 => \encoded_tx_data_reg[10]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[10]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[24]_i_4_n_0\,
      I3 => \encoded_tx_data_reg[10]_i_4_n_0\,
      I4 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I5 => phy_xgmii_txd(10),
      O => \encoded_tx_data_reg[10]_i_1_n_0\
    );
\encoded_tx_data_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0D0D0D"
    )
        port map (
      I0 => \encoded_tx_data_reg[30]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[2]_i_4_n_0\,
      I2 => phy_xgmii_txd(2),
      I3 => \encoded_tx_data_reg[10]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I5 => \encoded_tx_data_reg[12]_i_6_n_0\,
      O => \encoded_tx_data_reg[10]_i_2_n_0\
    );
\encoded_tx_data_reg[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I2 => phy_xgmii_txd(10),
      O => \encoded_tx_data_reg[10]_i_3_n_0\
    );
\encoded_tx_data_reg[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004089"
    )
        port map (
      I0 => phy_xgmii_txd(3),
      I1 => phy_xgmii_txd(5),
      I2 => phy_xgmii_txd(6),
      I3 => phy_xgmii_txd(7),
      I4 => \encoded_tx_data_reg[10]_i_5_n_0\,
      O => \encoded_tx_data_reg[10]_i_4_n_0\
    );
\encoded_tx_data_reg[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDBFFFFDB"
    )
        port map (
      I0 => phy_xgmii_txd(1),
      I1 => phy_xgmii_txd(3),
      I2 => phy_xgmii_txd(0),
      I3 => phy_xgmii_txd(4),
      I4 => phy_xgmii_txd(5),
      I5 => \encoded_tx_data_reg[14]_i_5_n_0\,
      O => \encoded_tx_data_reg[10]_i_5_n_0\
    );
\encoded_tx_data_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000BB0BBB00"
    )
        port map (
      I0 => \encoded_tx_data_reg[11]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I3 => \encoded_tx_data_reg[11]_i_3_n_0\,
      I4 => phy_xgmii_txd(11),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[11]_i_1_n_0\
    );
\encoded_tx_data_reg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A02AAAAA"
    )
        port map (
      I0 => \encoded_tx_data_reg[12]_i_4_n_0\,
      I1 => phy_xgmii_txd(7),
      I2 => phy_xgmii_txd(6),
      I3 => phy_xgmii_txd(5),
      I4 => \encoded_tx_data_reg[12]_i_5_n_0\,
      O => \encoded_tx_data_reg[11]_i_2_n_0\
    );
\encoded_tx_data_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0DDD0D0"
    )
        port map (
      I0 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[11]_i_2_n_0\,
      I2 => phy_xgmii_txd(3),
      I3 => \encoded_tx_data_reg[2]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[30]_i_2_n_0\,
      I5 => \encoded_tx_data_reg[12]_i_6_n_0\,
      O => \encoded_tx_data_reg[11]_i_3_n_0\
    );
\encoded_tx_data_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B0BBB0B0"
    )
        port map (
      I0 => \encoded_tx_data_reg[12]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[12]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I4 => phy_xgmii_txd(12),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[12]_i_1_n_0\
    );
\encoded_tx_data_reg[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A2AA2"
    )
        port map (
      I0 => \encoded_tx_data_reg[12]_i_4_n_0\,
      I1 => \encoded_tx_data_reg[12]_i_5_n_0\,
      I2 => phy_xgmii_txd(6),
      I3 => phy_xgmii_txd(7),
      I4 => phy_xgmii_txd(5),
      O => \encoded_tx_data_reg[12]_i_2_n_0\
    );
\encoded_tx_data_reg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0DDD0D0"
    )
        port map (
      I0 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[12]_i_2_n_0\,
      I2 => phy_xgmii_txd(4),
      I3 => \encoded_tx_data_reg[2]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[30]_i_2_n_0\,
      I5 => \encoded_tx_data_reg[12]_i_6_n_0\,
      O => \encoded_tx_data_reg[12]_i_3_n_0\
    );
\encoded_tx_data_reg[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => phy_xgmii_txd(7),
      I1 => phy_xgmii_txd(1),
      I2 => \encoded_tx_data_reg[12]_i_7_n_0\,
      I3 => phy_xgmii_txd(3),
      I4 => phy_xgmii_txd(4),
      I5 => \encoded_tx_data_reg[14]_i_5_n_0\,
      O => \encoded_tx_data_reg[12]_i_4_n_0\
    );
\encoded_tx_data_reg[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => phy_xgmii_txd(0),
      I1 => phy_xgmii_txd(3),
      I2 => phy_xgmii_txd(1),
      I3 => phy_xgmii_txd(4),
      I4 => phy_xgmii_txc(0),
      I5 => phy_xgmii_txd(2),
      O => \encoded_tx_data_reg[12]_i_5_n_0\
    );
\encoded_tx_data_reg[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \encoded_tx_data_reg[21]_i_7_n_0\,
      I1 => \encoded_tx_data_reg[46]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I3 => \encoded_tx_data_reg[3]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[5]_i_2_n_0\,
      O => \encoded_tx_data_reg[12]_i_6_n_0\
    );
\encoded_tx_data_reg[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_xgmii_txd(5),
      I1 => phy_xgmii_txd(6),
      O => \encoded_tx_data_reg[12]_i_7_n_0\
    );
\encoded_tx_data_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAABFBBAFAA"
    )
        port map (
      I0 => \encoded_tx_data_reg[13]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[15]_i_3_n_0\,
      I3 => phy_xgmii_txd(5),
      I4 => phy_xgmii_txd(13),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[13]_i_1_n_0\
    );
\encoded_tx_data_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BAAA"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[21]_i_7_n_0\,
      I2 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I3 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[14]_i_3_n_0\,
      I5 => \encoded_tx_data_reg[13]_i_3_n_0\,
      O => \encoded_tx_data_reg[13]_i_2_n_0\
    );
\encoded_tx_data_reg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FF3FFFFFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(5),
      I1 => phy_xgmii_txd(3),
      I2 => phy_xgmii_txd(7),
      I3 => phy_xgmii_txd(6),
      I4 => \encoded_tx_data_reg[14]_i_5_n_0\,
      I5 => phy_xgmii_txd(4),
      O => \encoded_tx_data_reg[13]_i_3_n_0\
    );
\encoded_tx_data_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAABFBBAFAA"
    )
        port map (
      I0 => \encoded_tx_data_reg[14]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[15]_i_3_n_0\,
      I3 => phy_xgmii_txd(6),
      I4 => phy_xgmii_txd(14),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[14]_i_1_n_0\
    );
\encoded_tx_data_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BAAA"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[21]_i_7_n_0\,
      I2 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I3 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[14]_i_3_n_0\,
      I5 => \encoded_tx_data_reg[14]_i_4_n_0\,
      O => \encoded_tx_data_reg[14]_i_2_n_0\
    );
\encoded_tx_data_reg[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => phy_xgmii_txd(0),
      I1 => phy_xgmii_txd(3),
      I2 => phy_xgmii_txd(1),
      O => \encoded_tx_data_reg[14]_i_3_n_0\
    );
\encoded_tx_data_reg[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDFDFFFDFFFFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(4),
      I1 => \encoded_tx_data_reg[14]_i_5_n_0\,
      I2 => phy_xgmii_txd(6),
      I3 => phy_xgmii_txd(5),
      I4 => phy_xgmii_txd(7),
      I5 => phy_xgmii_txd(3),
      O => \encoded_tx_data_reg[14]_i_4_n_0\
    );
\encoded_tx_data_reg[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => phy_xgmii_txc(0),
      I1 => phy_xgmii_txd(2),
      O => \encoded_tx_data_reg[14]_i_5_n_0\
    );
\encoded_tx_data_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBBAFAAAFAA"
    )
        port map (
      I0 => \encoded_tx_data_reg[15]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[15]_i_3_n_0\,
      I3 => phy_xgmii_txd(7),
      I4 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I5 => phy_xgmii_txd(15),
      O => \encoded_tx_data_reg[15]_i_1_n_0\
    );
\encoded_tx_data_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D004D004D000000"
    )
        port map (
      I0 => phy_xgmii_txd(14),
      I1 => phy_xgmii_txd(13),
      I2 => phy_xgmii_txd(15),
      I3 => \encoded_tx_data_reg[19]_i_5_n_0\,
      I4 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I5 => \encoded_tx_data_reg[56]_i_3_n_0\,
      O => \encoded_tx_data_reg[15]_i_2_n_0\
    );
\encoded_tx_data_reg[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \encoded_tx_data_reg[30]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[2]_i_4_n_0\,
      O => \encoded_tx_data_reg[15]_i_3_n_0\
    );
\encoded_tx_data_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF700F400F400"
    )
        port map (
      I0 => \encoded_tx_data_reg[16]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[16]_i_3_n_0\,
      I4 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I5 => phy_xgmii_txd(16),
      O => \encoded_tx_data_reg[16]_i_1_n_0\
    );
\encoded_tx_data_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC44FC44FC44FF55"
    )
        port map (
      I0 => \encoded_tx_data_reg[21]_i_7_n_0\,
      I1 => \encoded_tx_data_reg[28]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[16]_i_4_n_0\,
      I4 => phy_xgmii_txd(8),
      I5 => \encoded_tx_data_reg[23]_i_5_n_0\,
      O => \encoded_tx_data_reg[16]_i_2_n_0\
    );
\encoded_tx_data_reg[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => \encoded_tx_data_reg[5]_i_4_n_0\,
      I1 => \encoded_tx_data_reg[5]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[16]_i_4_n_0\,
      I3 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[16]_i_3_n_0\
    );
\encoded_tx_data_reg[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028000009"
    )
        port map (
      I0 => phy_xgmii_txd(12),
      I1 => phy_xgmii_txd(11),
      I2 => phy_xgmii_txd(14),
      I3 => phy_xgmii_txd(13),
      I4 => phy_xgmii_txd(15),
      I5 => \encoded_tx_data_reg[17]_i_5_n_0\,
      O => \encoded_tx_data_reg[16]_i_4_n_0\
    );
\encoded_tx_data_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF700F400F400"
    )
        port map (
      I0 => \encoded_tx_data_reg[17]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[17]_i_3_n_0\,
      I4 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I5 => phy_xgmii_txd(17),
      O => \encoded_tx_data_reg[17]_i_1_n_0\
    );
\encoded_tx_data_reg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC44FC44FC44FF55"
    )
        port map (
      I0 => \encoded_tx_data_reg[21]_i_7_n_0\,
      I1 => \encoded_tx_data_reg[28]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[17]_i_4_n_0\,
      I4 => phy_xgmii_txd(9),
      I5 => \encoded_tx_data_reg[23]_i_5_n_0\,
      O => \encoded_tx_data_reg[17]_i_2_n_0\
    );
\encoded_tx_data_reg[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => \encoded_tx_data_reg[5]_i_4_n_0\,
      I1 => \encoded_tx_data_reg[5]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[17]_i_4_n_0\,
      I3 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[17]_i_3_n_0\
    );
\encoded_tx_data_reg[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100000040000001"
    )
        port map (
      I0 => \encoded_tx_data_reg[17]_i_5_n_0\,
      I1 => phy_xgmii_txd(15),
      I2 => phy_xgmii_txd(14),
      I3 => phy_xgmii_txd(12),
      I4 => phy_xgmii_txd(13),
      I5 => phy_xgmii_txd(11),
      O => \encoded_tx_data_reg[17]_i_4_n_0\
    );
\encoded_tx_data_reg[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FF7FF"
    )
        port map (
      I0 => phy_xgmii_txd(10),
      I1 => phy_xgmii_txc(1),
      I2 => phy_xgmii_txd(8),
      I3 => phy_xgmii_txd(11),
      I4 => phy_xgmii_txd(9),
      O => \encoded_tx_data_reg[17]_i_5_n_0\
    );
\encoded_tx_data_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0DDDD00D000D0"
    )
        port map (
      I0 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I1 => phy_xgmii_txd(18),
      I2 => \encoded_tx_data_reg[18]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[24]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[18]_i_3_n_0\,
      I5 => \encoded_tx_data_reg[18]_i_4_n_0\,
      O => \encoded_tx_data_reg[18]_i_1_n_0\
    );
\encoded_tx_data_reg[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F57F"
    )
        port map (
      I0 => \encoded_tx_data_reg[19]_i_5_n_0\,
      I1 => phy_xgmii_txd(15),
      I2 => phy_xgmii_txd(14),
      I3 => phy_xgmii_txd(13),
      I4 => \encoded_tx_data_reg[19]_i_6_n_0\,
      O => \encoded_tx_data_reg[18]_i_2_n_0\
    );
\encoded_tx_data_reg[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I2 => phy_xgmii_txd(18),
      O => \encoded_tx_data_reg[18]_i_3_n_0\
    );
\encoded_tx_data_reg[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF110101FFFFFFFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[28]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[18]_i_5_n_0\,
      I2 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[21]_i_7_n_0\,
      I4 => \encoded_tx_data_reg[18]_i_2_n_0\,
      I5 => \encoded_tx_data_reg[31]_i_4_n_0\,
      O => \encoded_tx_data_reg[18]_i_4_n_0\
    );
\encoded_tx_data_reg[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \encoded_tx_data_reg[49]_i_4_n_0\,
      I1 => \encoded_tx_data_reg[63]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[2]_i_3_n_0\,
      I3 => phy_xgmii_txd(10),
      O => \encoded_tx_data_reg[18]_i_5_n_0\
    );
\encoded_tx_data_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0DDDD00D000D0"
    )
        port map (
      I0 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I1 => phy_xgmii_txd(19),
      I2 => \encoded_tx_data_reg[19]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[24]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[19]_i_3_n_0\,
      I5 => \encoded_tx_data_reg[19]_i_4_n_0\,
      O => \encoded_tx_data_reg[19]_i_1_n_0\
    );
\encoded_tx_data_reg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF7D"
    )
        port map (
      I0 => \encoded_tx_data_reg[19]_i_5_n_0\,
      I1 => phy_xgmii_txd(13),
      I2 => phy_xgmii_txd(14),
      I3 => phy_xgmii_txd(15),
      I4 => \encoded_tx_data_reg[19]_i_6_n_0\,
      O => \encoded_tx_data_reg[19]_i_2_n_0\
    );
\encoded_tx_data_reg[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I2 => phy_xgmii_txd(19),
      O => \encoded_tx_data_reg[19]_i_3_n_0\
    );
\encoded_tx_data_reg[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF110101FFFFFFFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[28]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[19]_i_7_n_0\,
      I2 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[21]_i_7_n_0\,
      I4 => \encoded_tx_data_reg[19]_i_2_n_0\,
      I5 => \encoded_tx_data_reg[31]_i_4_n_0\,
      O => \encoded_tx_data_reg[19]_i_4_n_0\
    );
\encoded_tx_data_reg[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => phy_xgmii_txd(12),
      I1 => phy_xgmii_txc(1),
      I2 => phy_xgmii_txd(10),
      I3 => phy_xgmii_txd(8),
      I4 => phy_xgmii_txd(11),
      I5 => phy_xgmii_txd(9),
      O => \encoded_tx_data_reg[19]_i_5_n_0\
    );
\encoded_tx_data_reg[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => phy_xgmii_txc(1),
      I1 => phy_xgmii_txd(10),
      I2 => phy_xgmii_txd(12),
      I3 => phy_xgmii_txd(9),
      I4 => phy_xgmii_txd(15),
      I5 => \encoded_tx_data_reg[19]_i_8_n_0\,
      O => \encoded_tx_data_reg[19]_i_6_n_0\
    );
\encoded_tx_data_reg[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
        port map (
      I0 => phy_xgmii_txd(11),
      I1 => \encoded_tx_data_reg[49]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[63]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[2]_i_3_n_0\,
      O => \encoded_tx_data_reg[19]_i_7_n_0\
    );
\encoded_tx_data_reg[19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => phy_xgmii_txd(11),
      I1 => phy_xgmii_txd(14),
      I2 => phy_xgmii_txd(13),
      O => \encoded_tx_data_reg[19]_i_8_n_0\
    );
\encoded_tx_data_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F111"
    )
        port map (
      I0 => \encoded_tx_data_reg[1]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[5]_i_4_n_0\,
      I2 => phy_xgmii_txd(1),
      I3 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[1]_i_1_n_0\
    );
\encoded_tx_data_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \encoded_tx_data_reg[3]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I2 => \encoded_tx_data_reg[7]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[4]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[54]_i_5_n_0\,
      O => \encoded_tx_data_reg[1]_i_2_n_0\
    );
\encoded_tx_data_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000074747444"
    )
        port map (
      I0 => \encoded_tx_data_reg[20]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[20]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I4 => phy_xgmii_txd(20),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[20]_i_1_n_0\
    );
\encoded_tx_data_reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEFFFEFFEFFFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[21]_i_4_n_0\,
      I1 => \encoded_tx_data_reg[21]_i_5_n_0\,
      I2 => phy_xgmii_txd(14),
      I3 => phy_xgmii_txd(15),
      I4 => phy_xgmii_txd(11),
      I5 => phy_xgmii_txd(13),
      O => \encoded_tx_data_reg[20]_i_2_n_0\
    );
\encoded_tx_data_reg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF0C0EFFFFFFFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[20]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[28]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[20]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[21]_i_7_n_0\,
      I5 => \encoded_tx_data_reg[31]_i_4_n_0\,
      O => \encoded_tx_data_reg[20]_i_3_n_0\
    );
\encoded_tx_data_reg[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => phy_xgmii_txd(12),
      I1 => \encoded_tx_data_reg[49]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[63]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[2]_i_3_n_0\,
      O => \encoded_tx_data_reg[20]_i_4_n_0\
    );
\encoded_tx_data_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000074747444"
    )
        port map (
      I0 => \encoded_tx_data_reg[21]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[21]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I4 => phy_xgmii_txd(21),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[21]_i_1_n_0\
    );
\encoded_tx_data_reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBBFBFFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[21]_i_4_n_0\,
      I1 => phy_xgmii_txd(11),
      I2 => phy_xgmii_txd(15),
      I3 => phy_xgmii_txd(13),
      I4 => phy_xgmii_txd(14),
      I5 => \encoded_tx_data_reg[21]_i_5_n_0\,
      O => \encoded_tx_data_reg[21]_i_2_n_0\
    );
\encoded_tx_data_reg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF0C0EFFFFFFFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[21]_i_6_n_0\,
      I2 => \encoded_tx_data_reg[28]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[21]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[21]_i_7_n_0\,
      I5 => \encoded_tx_data_reg[31]_i_4_n_0\,
      O => \encoded_tx_data_reg[21]_i_3_n_0\
    );
\encoded_tx_data_reg[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => phy_xgmii_txd(9),
      I1 => phy_xgmii_txd(11),
      I2 => phy_xgmii_txd(8),
      O => \encoded_tx_data_reg[21]_i_4_n_0\
    );
\encoded_tx_data_reg[21]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => phy_xgmii_txd(10),
      I1 => phy_xgmii_txc(1),
      I2 => phy_xgmii_txd(12),
      O => \encoded_tx_data_reg[21]_i_5_n_0\
    );
\encoded_tx_data_reg[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => phy_xgmii_txd(13),
      I1 => \encoded_tx_data_reg[49]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[63]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[2]_i_3_n_0\,
      O => \encoded_tx_data_reg[21]_i_6_n_0\
    );
\encoded_tx_data_reg[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I1 => phy_xgmii_txd(1),
      I2 => phy_xgmii_txd(2),
      I3 => \encoded_tx_data_reg[39]_i_8_n_0\,
      O => \encoded_tx_data_reg[21]_i_7_n_0\
    );
\encoded_tx_data_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F4F4"
    )
        port map (
      I0 => \encoded_tx_data_reg[22]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[23]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[22]_i_3_n_0\,
      I3 => phy_xgmii_txd(22),
      I4 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[22]_i_1_n_0\
    );
\encoded_tx_data_reg[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAE"
    )
        port map (
      I0 => \encoded_tx_data_reg[26]_i_5_n_0\,
      I1 => phy_xgmii_txd(22),
      I2 => phy_xgmii_txd(21),
      I3 => phy_xgmii_txd(23),
      O => \encoded_tx_data_reg[22]_i_2_n_0\
    );
\encoded_tx_data_reg[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444F44"
    )
        port map (
      I0 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I1 => phy_xgmii_txd(22),
      I2 => \encoded_tx_data_reg[28]_i_3_n_0\,
      I3 => phy_xgmii_txd(14),
      I4 => \encoded_tx_data_reg[23]_i_5_n_0\,
      O => \encoded_tx_data_reg[22]_i_3_n_0\
    );
\encoded_tx_data_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB000B0"
    )
        port map (
      I0 => \encoded_tx_data_reg[23]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[23]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[23]_i_4_n_0\,
      I3 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I4 => phy_xgmii_txd(23),
      O => \encoded_tx_data_reg[23]_i_1_n_0\
    );
\encoded_tx_data_reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF67FFFFE"
    )
        port map (
      I0 => phy_xgmii_txd(21),
      I1 => phy_xgmii_txd(23),
      I2 => phy_xgmii_txd(22),
      I3 => phy_xgmii_txd(19),
      I4 => phy_xgmii_txd(20),
      I5 => \encoded_tx_data_reg[24]_i_7_n_0\,
      O => \encoded_tx_data_reg[23]_i_2_n_0\
    );
\encoded_tx_data_reg[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[28]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[35]_i_3_n_0\,
      O => \encoded_tx_data_reg[23]_i_3_n_0\
    );
\encoded_tx_data_reg[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I1 => phy_xgmii_txd(23),
      I2 => phy_xgmii_txd(15),
      I3 => \encoded_tx_data_reg[28]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[23]_i_5_n_0\,
      O => \encoded_tx_data_reg[23]_i_4_n_0\
    );
\encoded_tx_data_reg[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \encoded_tx_data_reg[2]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[63]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[49]_i_4_n_0\,
      O => \encoded_tx_data_reg[23]_i_5_n_0\
    );
\encoded_tx_data_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0D0D0DDD0DD"
    )
        port map (
      I0 => \encoded_tx_data_reg[24]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[24]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[24]_i_4_n_0\,
      I3 => \encoded_tx_data_reg[24]_i_5_n_0\,
      I4 => phy_xgmii_txd(24),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[24]_i_1_n_0\
    );
\encoded_tx_data_reg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8FFFFF8FFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[24]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I3 => \encoded_tx_data_reg[30]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[7]_i_2_n_0\,
      I5 => \encoded_tx_data_reg[24]_i_6_n_0\,
      O => \encoded_tx_data_reg[24]_i_2_n_0\
    );
\encoded_tx_data_reg[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I2 => phy_xgmii_txd(24),
      O => \encoded_tx_data_reg[24]_i_3_n_0\
    );
\encoded_tx_data_reg[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \encoded_tx_data_reg[5]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[5]_i_4_n_0\,
      O => \encoded_tx_data_reg[24]_i_4_n_0\
    );
\encoded_tx_data_reg[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100000040000001"
    )
        port map (
      I0 => \encoded_tx_data_reg[24]_i_7_n_0\,
      I1 => phy_xgmii_txd(23),
      I2 => phy_xgmii_txd(22),
      I3 => phy_xgmii_txd(20),
      I4 => phy_xgmii_txd(21),
      I5 => phy_xgmii_txd(19),
      O => \encoded_tx_data_reg[24]_i_5_n_0\
    );
\encoded_tx_data_reg[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55535550"
    )
        port map (
      I0 => \encoded_tx_data_reg[24]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[4]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[21]_i_7_n_0\,
      I3 => \encoded_tx_data_reg[7]_i_3_n_0\,
      I4 => phy_xgmii_txd(16),
      O => \encoded_tx_data_reg[24]_i_6_n_0\
    );
\encoded_tx_data_reg[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FF7FF"
    )
        port map (
      I0 => phy_xgmii_txd(18),
      I1 => phy_xgmii_txc(2),
      I2 => phy_xgmii_txd(16),
      I3 => phy_xgmii_txd(19),
      I4 => phy_xgmii_txd(17),
      O => \encoded_tx_data_reg[24]_i_7_n_0\
    );
\encoded_tx_data_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F70407F4F70404"
    )
        port map (
      I0 => \encoded_tx_data_reg[25]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I2 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I3 => \encoded_tx_data_reg[25]_i_3_n_0\,
      I4 => phy_xgmii_txd(25),
      I5 => \encoded_tx_data_reg[31]_i_4_n_0\,
      O => \encoded_tx_data_reg[25]_i_1_n_0\
    );
\encoded_tx_data_reg[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAABABA"
    )
        port map (
      I0 => \encoded_tx_data_reg[26]_i_4_n_0\,
      I1 => \encoded_tx_data_reg[26]_i_5_n_0\,
      I2 => phy_xgmii_txd(21),
      I3 => phy_xgmii_txd(23),
      I4 => phy_xgmii_txd(22),
      O => \encoded_tx_data_reg[25]_i_2_n_0\
    );
\encoded_tx_data_reg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00EECCEF00EFCF"
    )
        port map (
      I0 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[7]_i_2_n_0\,
      I2 => phy_xgmii_txd(17),
      I3 => \encoded_tx_data_reg[25]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[28]_i_3_n_0\,
      I5 => \encoded_tx_data_reg[30]_i_2_n_0\,
      O => \encoded_tx_data_reg[25]_i_3_n_0\
    );
\encoded_tx_data_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F70407F4F70404"
    )
        port map (
      I0 => \encoded_tx_data_reg[26]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I2 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I3 => \encoded_tx_data_reg[26]_i_3_n_0\,
      I4 => phy_xgmii_txd(26),
      I5 => \encoded_tx_data_reg[31]_i_4_n_0\,
      O => \encoded_tx_data_reg[26]_i_1_n_0\
    );
\encoded_tx_data_reg[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBAAAAB"
    )
        port map (
      I0 => \encoded_tx_data_reg[26]_i_4_n_0\,
      I1 => \encoded_tx_data_reg[26]_i_5_n_0\,
      I2 => phy_xgmii_txd(21),
      I3 => phy_xgmii_txd(23),
      I4 => phy_xgmii_txd(22),
      O => \encoded_tx_data_reg[26]_i_2_n_0\
    );
\encoded_tx_data_reg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF88CF88CF88CFCF"
    )
        port map (
      I0 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[26]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[28]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[7]_i_2_n_0\,
      I4 => phy_xgmii_txd(18),
      I5 => \encoded_tx_data_reg[30]_i_2_n_0\,
      O => \encoded_tx_data_reg[26]_i_3_n_0\
    );
\encoded_tx_data_reg[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => phy_xgmii_txc(2),
      I1 => phy_xgmii_txd(18),
      I2 => phy_xgmii_txd(20),
      I3 => phy_xgmii_txd(17),
      I4 => phy_xgmii_txd(23),
      I5 => \encoded_tx_data_reg[26]_i_6_n_0\,
      O => \encoded_tx_data_reg[26]_i_4_n_0\
    );
\encoded_tx_data_reg[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(20),
      I1 => phy_xgmii_txc(2),
      I2 => phy_xgmii_txd(18),
      I3 => phy_xgmii_txd(16),
      I4 => phy_xgmii_txd(19),
      I5 => phy_xgmii_txd(17),
      O => \encoded_tx_data_reg[26]_i_5_n_0\
    );
\encoded_tx_data_reg[26]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => phy_xgmii_txd(19),
      I1 => phy_xgmii_txd(22),
      I2 => phy_xgmii_txd(21),
      O => \encoded_tx_data_reg[26]_i_6_n_0\
    );
\encoded_tx_data_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFBAFFBA"
    )
        port map (
      I0 => \encoded_tx_data_reg[27]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[30]_i_2_n_0\,
      I2 => phy_xgmii_txd(19),
      I3 => \encoded_tx_data_reg[27]_i_3_n_0\,
      I4 => phy_xgmii_txd(27),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[27]_i_1_n_0\
    );
\encoded_tx_data_reg[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \encoded_tx_data_reg[28]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[27]_i_4_n_0\,
      O => \encoded_tx_data_reg[27]_i_2_n_0\
    );
\encoded_tx_data_reg[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \encoded_tx_data_reg[7]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[27]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I4 => phy_xgmii_txd(27),
      O => \encoded_tx_data_reg[27]_i_3_n_0\
    );
\encoded_tx_data_reg[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEFFFEFFEFFFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[28]_i_6_n_0\,
      I1 => \encoded_tx_data_reg[28]_i_5_n_0\,
      I2 => phy_xgmii_txd(22),
      I3 => phy_xgmii_txd(23),
      I4 => phy_xgmii_txd(19),
      I5 => phy_xgmii_txd(21),
      O => \encoded_tx_data_reg[27]_i_4_n_0\
    );
\encoded_tx_data_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000BFBBAFAA"
    )
        port map (
      I0 => \encoded_tx_data_reg[28]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[30]_i_2_n_0\,
      I3 => phy_xgmii_txd(20),
      I4 => phy_xgmii_txd(28),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[28]_i_1_n_0\
    );
\encoded_tx_data_reg[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[28]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[28]_i_4_n_0\,
      O => \encoded_tx_data_reg[28]_i_2_n_0\
    );
\encoded_tx_data_reg[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \encoded_tx_data_reg[7]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[21]_i_7_n_0\,
      O => \encoded_tx_data_reg[28]_i_3_n_0\
    );
\encoded_tx_data_reg[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFEFFFEFFFFFFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[28]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[28]_i_6_n_0\,
      I2 => phy_xgmii_txd(21),
      I3 => phy_xgmii_txd(22),
      I4 => phy_xgmii_txd(19),
      I5 => phy_xgmii_txd(23),
      O => \encoded_tx_data_reg[28]_i_4_n_0\
    );
\encoded_tx_data_reg[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => phy_xgmii_txd(18),
      I1 => phy_xgmii_txc(2),
      I2 => phy_xgmii_txd(20),
      O => \encoded_tx_data_reg[28]_i_5_n_0\
    );
\encoded_tx_data_reg[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => phy_xgmii_txd(17),
      I1 => phy_xgmii_txd(19),
      I2 => phy_xgmii_txd(16),
      O => \encoded_tx_data_reg[28]_i_6_n_0\
    );
\encoded_tx_data_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F022F2F0F0FFFF"
    )
        port map (
      I0 => phy_xgmii_txd(21),
      I1 => \encoded_tx_data_reg[30]_i_2_n_0\,
      I2 => phy_xgmii_txd(29),
      I3 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I4 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I5 => \encoded_tx_data_reg[29]_i_2_n_0\,
      O => \encoded_tx_data_reg[29]_i_1_n_0\
    );
\encoded_tx_data_reg[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[7]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[29]_i_3_n_0\,
      O => \encoded_tx_data_reg[29]_i_2_n_0\
    );
\encoded_tx_data_reg[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAE"
    )
        port map (
      I0 => \encoded_tx_data_reg[33]_i_8_n_0\,
      I1 => phy_xgmii_txd(30),
      I2 => phy_xgmii_txd(29),
      I3 => phy_xgmii_txd(31),
      O => \encoded_tx_data_reg[29]_i_3_n_0\
    );
\encoded_tx_data_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I1 => phy_xgmii_txd(2),
      I2 => \encoded_tx_data_reg[2]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[2]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[2]_i_4_n_0\,
      I5 => \encoded_tx_data_reg[5]_i_3_n_0\,
      O => \encoded_tx_data_reg[2]_i_1_n_0\
    );
\encoded_tx_data_reg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \encoded_tx_data_reg[46]_i_4_n_0\,
      I1 => \encoded_tx_data_reg[39]_i_5_n_0\,
      O => \encoded_tx_data_reg[2]_i_2_n_0\
    );
\encoded_tx_data_reg[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_bad_block_reg_i_4_n_0,
      I1 => tx_bad_block_reg_i_14_n_0,
      O => \encoded_tx_data_reg[2]_i_3_n_0\
    );
\encoded_tx_data_reg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \encoded_tx_data_reg[4]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[7]_i_3_n_0\,
      O => \encoded_tx_data_reg[2]_i_4_n_0\
    );
\encoded_tx_data_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000EE00E000"
    )
        port map (
      I0 => phy_xgmii_txd(22),
      I1 => \encoded_tx_data_reg[30]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I3 => \encoded_tx_data_reg[30]_i_3_n_0\,
      I4 => phy_xgmii_txd(30),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[30]_i_1_n_0\
    );
\encoded_tx_data_reg[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => tx_bad_block_reg_i_14_n_0,
      I1 => tx_bad_block_reg_i_15_n_0,
      I2 => \encoded_tx_data_reg[52]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[54]_i_5_n_0\,
      O => \encoded_tx_data_reg[30]_i_2_n_0\
    );
\encoded_tx_data_reg[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \encoded_tx_data_reg[30]_i_4_n_0\,
      I1 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[7]_i_2_n_0\,
      O => \encoded_tx_data_reg[30]_i_3_n_0\
    );
\encoded_tx_data_reg[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD7FFFFF6"
    )
        port map (
      I0 => phy_xgmii_txd(28),
      I1 => phy_xgmii_txd(27),
      I2 => phy_xgmii_txd(30),
      I3 => phy_xgmii_txd(29),
      I4 => phy_xgmii_txd(31),
      I5 => \encoded_tx_data_reg[31]_i_5_n_0\,
      O => \encoded_tx_data_reg[30]_i_4_n_0\
    );
\encoded_tx_data_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8BB0000B8B8"
    )
        port map (
      I0 => \encoded_tx_data_reg[31]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[31]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I4 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I5 => phy_xgmii_txd(31),
      O => \encoded_tx_data_reg[31]_i_1_n_0\
    );
\encoded_tx_data_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFDDFFFFFFFFFFFE"
    )
        port map (
      I0 => phy_xgmii_txd(27),
      I1 => \encoded_tx_data_reg[31]_i_5_n_0\,
      I2 => phy_xgmii_txd(30),
      I3 => phy_xgmii_txd(31),
      I4 => phy_xgmii_txd(29),
      I5 => phy_xgmii_txd(28),
      O => \encoded_tx_data_reg[31]_i_2_n_0\
    );
\encoded_tx_data_reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00AB00AB000000"
    )
        port map (
      I0 => \encoded_tx_data_reg[31]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[7]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I4 => phy_xgmii_txd(23),
      I5 => \encoded_tx_data_reg[30]_i_2_n_0\,
      O => \encoded_tx_data_reg[31]_i_3_n_0\
    );
\encoded_tx_data_reg[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \encoded_tx_data_reg[5]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[3]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I3 => \encoded_tx_data_reg[46]_i_4_n_0\,
      O => \encoded_tx_data_reg[31]_i_4_n_0\
    );
\encoded_tx_data_reg[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDFFFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(27),
      I1 => phy_xgmii_txd(25),
      I2 => phy_xgmii_txd(24),
      I3 => phy_xgmii_txd(26),
      I4 => phy_xgmii_txc(3),
      O => \encoded_tx_data_reg[31]_i_5_n_0\
    );
\encoded_tx_data_reg[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEF23222322"
    )
        port map (
      I0 => \encoded_tx_data_reg[32]_i_2_n_0\,
      I1 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I2 => \encoded_tx_data_reg[33]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[32]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I5 => phy_xgmii_txd(32),
      O => \encoded_tx_data_reg[32]_i_1_n_0\
    );
\encoded_tx_data_reg[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[32]_i_4_n_0\,
      O => \encoded_tx_data_reg[32]_i_2_n_0\
    );
\encoded_tx_data_reg[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005454FF54"
    )
        port map (
      I0 => tx_bad_block_reg_i_16_n_0,
      I1 => \encoded_tx_data_reg[6]_i_2_n_0\,
      I2 => phy_xgmii_txd(24),
      I3 => \encoded_tx_data_reg[7]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[32]_i_4_n_0\,
      I5 => \encoded_tx_data_reg[32]_i_5_n_0\,
      O => \encoded_tx_data_reg[32]_i_3_n_0\
    );
\encoded_tx_data_reg[32]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAABABA"
    )
        port map (
      I0 => \encoded_tx_data_reg[33]_i_7_n_0\,
      I1 => \encoded_tx_data_reg[33]_i_8_n_0\,
      I2 => phy_xgmii_txd(29),
      I3 => phy_xgmii_txd(31),
      I4 => phy_xgmii_txd(30),
      O => \encoded_tx_data_reg[32]_i_4_n_0\
    );
\encoded_tx_data_reg[32]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[46]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[32]_i_4_n_0\,
      O => \encoded_tx_data_reg[32]_i_5_n_0\
    );
\encoded_tx_data_reg[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEF23222322"
    )
        port map (
      I0 => \encoded_tx_data_reg[33]_i_2_n_0\,
      I1 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I2 => \encoded_tx_data_reg[33]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[33]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I5 => phy_xgmii_txd(33),
      O => \encoded_tx_data_reg[33]_i_1_n_0\
    );
\encoded_tx_data_reg[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[33]_i_5_n_0\,
      O => \encoded_tx_data_reg[33]_i_2_n_0\
    );
\encoded_tx_data_reg[33]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \encoded_tx_data_reg[3]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[5]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[35]_i_3_n_0\,
      O => \encoded_tx_data_reg[33]_i_3_n_0\
    );
\encoded_tx_data_reg[33]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005454FF54"
    )
        port map (
      I0 => tx_bad_block_reg_i_16_n_0,
      I1 => \encoded_tx_data_reg[6]_i_2_n_0\,
      I2 => phy_xgmii_txd(25),
      I3 => \encoded_tx_data_reg[7]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[33]_i_5_n_0\,
      I5 => \encoded_tx_data_reg[33]_i_6_n_0\,
      O => \encoded_tx_data_reg[33]_i_4_n_0\
    );
\encoded_tx_data_reg[33]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBAAAAB"
    )
        port map (
      I0 => \encoded_tx_data_reg[33]_i_7_n_0\,
      I1 => \encoded_tx_data_reg[33]_i_8_n_0\,
      I2 => phy_xgmii_txd(29),
      I3 => phy_xgmii_txd(31),
      I4 => phy_xgmii_txd(30),
      O => \encoded_tx_data_reg[33]_i_5_n_0\
    );
\encoded_tx_data_reg[33]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[33]_i_5_n_0\,
      I2 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I3 => \encoded_tx_data_reg[46]_i_4_n_0\,
      O => \encoded_tx_data_reg[33]_i_6_n_0\
    );
\encoded_tx_data_reg[33]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => phy_xgmii_txd(30),
      I1 => phy_xgmii_txd(28),
      I2 => phy_xgmii_txd(25),
      I3 => phy_xgmii_txd(31),
      I4 => \encoded_tx_data_reg[33]_i_9_n_0\,
      I5 => tx_bad_block_reg_i_45_n_0,
      O => \encoded_tx_data_reg[33]_i_7_n_0\
    );
\encoded_tx_data_reg[33]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(24),
      I1 => phy_xgmii_txd(27),
      I2 => phy_xgmii_txd(25),
      I3 => phy_xgmii_txd(28),
      I4 => phy_xgmii_txc(3),
      I5 => phy_xgmii_txd(26),
      O => \encoded_tx_data_reg[33]_i_8_n_0\
    );
\encoded_tx_data_reg[33]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phy_xgmii_txd(27),
      I1 => phy_xgmii_txd(29),
      O => \encoded_tx_data_reg[33]_i_9_n_0\
    );
\encoded_tx_data_reg[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF4FFF44"
    )
        port map (
      I0 => \encoded_tx_data_reg[34]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I3 => \encoded_tx_data_reg[34]_i_3_n_0\,
      I4 => phy_xgmii_txd(34),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[34]_i_1_n_0\
    );
\encoded_tx_data_reg[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEFFFEFFEFFFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[35]_i_6_n_0\,
      I2 => phy_xgmii_txd(30),
      I3 => phy_xgmii_txd(31),
      I4 => phy_xgmii_txd(27),
      I5 => phy_xgmii_txd(29),
      O => \encoded_tx_data_reg[34]_i_2_n_0\
    );
\encoded_tx_data_reg[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03000300BBBAABAA"
    )
        port map (
      I0 => \encoded_tx_data_reg[7]_i_2_n_0\,
      I1 => tx_bad_block_reg_i_16_n_0,
      I2 => \encoded_tx_data_reg[6]_i_2_n_0\,
      I3 => phy_xgmii_txd(26),
      I4 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I5 => \encoded_tx_data_reg[34]_i_2_n_0\,
      O => \encoded_tx_data_reg[34]_i_3_n_0\
    );
\encoded_tx_data_reg[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF8FFF88"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I3 => \encoded_tx_data_reg[35]_i_4_n_0\,
      I4 => phy_xgmii_txd(35),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[35]_i_1_n_0\
    );
\encoded_tx_data_reg[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014404000"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_5_n_0\,
      I1 => phy_xgmii_txd(27),
      I2 => phy_xgmii_txd(31),
      I3 => phy_xgmii_txd(29),
      I4 => phy_xgmii_txd(30),
      I5 => \encoded_tx_data_reg[35]_i_6_n_0\,
      O => \encoded_tx_data_reg[35]_i_2_n_0\
    );
\encoded_tx_data_reg[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_7_n_0\,
      I1 => phy_xgmii_txc(3),
      I2 => phy_xgmii_txc(2),
      I3 => phy_xgmii_txc(1),
      I4 => \encoded_tx_data_reg[35]_i_8_n_0\,
      I5 => \encoded_tx_data_reg[5]_i_3_n_0\,
      O => \encoded_tx_data_reg[35]_i_3_n_0\
    );
\encoded_tx_data_reg[35]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[7]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[35]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[6]_i_2_n_0\,
      I4 => phy_xgmii_txd(27),
      O => \encoded_tx_data_reg[35]_i_4_n_0\
    );
\encoded_tx_data_reg[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E7"
    )
        port map (
      I0 => phy_xgmii_txd(24),
      I1 => phy_xgmii_txd(25),
      I2 => phy_xgmii_txd(27),
      O => \encoded_tx_data_reg[35]_i_5_n_0\
    );
\encoded_tx_data_reg[35]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => phy_xgmii_txd(26),
      I1 => phy_xgmii_txc(3),
      I2 => phy_xgmii_txd(28),
      O => \encoded_tx_data_reg[35]_i_6_n_0\
    );
\encoded_tx_data_reg[35]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_9_n_0\,
      I1 => phy_xgmii_txd(34),
      I2 => phy_xgmii_txd(39),
      I3 => phy_xgmii_txd(38),
      I4 => phy_xgmii_txd(36),
      I5 => phy_xgmii_txd(37),
      O => \encoded_tx_data_reg[35]_i_7_n_0\
    );
\encoded_tx_data_reg[35]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => phy_xgmii_txc(5),
      I1 => phy_xgmii_txc(0),
      I2 => phy_xgmii_txc(7),
      I3 => phy_xgmii_txc(6),
      I4 => phy_xgmii_txc(4),
      O => \encoded_tx_data_reg[35]_i_8_n_0\
    );
\encoded_tx_data_reg[35]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => phy_xgmii_txd(33),
      I1 => phy_xgmii_txd(35),
      I2 => phy_xgmii_txd(32),
      O => \encoded_tx_data_reg[35]_i_9_n_0\
    );
\encoded_tx_data_reg[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCA0FCA0FCA0B0A0"
    )
        port map (
      I0 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I1 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I2 => phy_xgmii_txd(36),
      I3 => \encoded_tx_data_reg[39]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[36]_i_2_n_0\,
      I5 => \encoded_tx_data_reg[36]_i_3_n_0\,
      O => \encoded_tx_data_reg[36]_i_1_n_0\
    );
\encoded_tx_data_reg[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phy_xgmii_txd(28),
      I1 => \encoded_tx_data_reg[6]_i_2_n_0\,
      O => \encoded_tx_data_reg[36]_i_2_n_0\
    );
\encoded_tx_data_reg[36]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \encoded_tx_data_reg[54]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[4]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[0]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[36]_i_4_n_0\,
      O => \encoded_tx_data_reg[36]_i_3_n_0\
    );
\encoded_tx_data_reg[36]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF5D"
    )
        port map (
      I0 => \encoded_tx_data_reg[40]_i_6_n_0\,
      I1 => phy_xgmii_txd(38),
      I2 => phy_xgmii_txd(37),
      I3 => phy_xgmii_txd(39),
      O => \encoded_tx_data_reg[36]_i_4_n_0\
    );
\encoded_tx_data_reg[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0008000C0008"
    )
        port map (
      I0 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[39]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[37]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[37]_i_3_n_0\,
      I4 => phy_xgmii_txd(37),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[37]_i_1_n_0\
    );
\encoded_tx_data_reg[37]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phy_xgmii_txd(29),
      I1 => \encoded_tx_data_reg[6]_i_2_n_0\,
      O => \encoded_tx_data_reg[37]_i_2_n_0\
    );
\encoded_tx_data_reg[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \encoded_tx_data_reg[54]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[4]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[0]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[37]_i_4_n_0\,
      O => \encoded_tx_data_reg[37]_i_3_n_0\
    );
\encoded_tx_data_reg[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7FEFFFFFFFFFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(37),
      I1 => phy_xgmii_txd(38),
      I2 => phy_xgmii_txd(35),
      I3 => phy_xgmii_txd(36),
      I4 => \encoded_tx_data_reg[37]_i_5_n_0\,
      I5 => phy_xgmii_txd(34),
      O => \encoded_tx_data_reg[37]_i_4_n_0\
    );
\encoded_tx_data_reg[37]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400000000002400"
    )
        port map (
      I0 => phy_xgmii_txd(33),
      I1 => phy_xgmii_txd(35),
      I2 => phy_xgmii_txd(32),
      I3 => phy_xgmii_txc(4),
      I4 => phy_xgmii_txd(39),
      I5 => phy_xgmii_txd(37),
      O => \encoded_tx_data_reg[37]_i_5_n_0\
    );
\encoded_tx_data_reg[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAA03000000"
    )
        port map (
      I0 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I1 => \encoded_tx_data_reg[38]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[38]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[39]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I5 => phy_xgmii_txd(38),
      O => \encoded_tx_data_reg[38]_i_1_n_0\
    );
\encoded_tx_data_reg[38]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phy_xgmii_txd(30),
      I1 => \encoded_tx_data_reg[6]_i_2_n_0\,
      O => \encoded_tx_data_reg[38]_i_2_n_0\
    );
\encoded_tx_data_reg[38]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \encoded_tx_data_reg[54]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[4]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[0]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[38]_i_4_n_0\,
      O => \encoded_tx_data_reg[38]_i_3_n_0\
    );
\encoded_tx_data_reg[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBF76"
    )
        port map (
      I0 => phy_xgmii_txd(35),
      I1 => phy_xgmii_txd(37),
      I2 => phy_xgmii_txd(38),
      I3 => phy_xgmii_txd(39),
      I4 => \encoded_tx_data_reg[38]_i_5_n_0\,
      I5 => \encoded_tx_data_reg[42]_i_5_n_0\,
      O => \encoded_tx_data_reg[38]_i_4_n_0\
    );
\encoded_tx_data_reg[38]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FFF"
    )
        port map (
      I0 => phy_xgmii_txd(37),
      I1 => phy_xgmii_txd(36),
      I2 => phy_xgmii_txc(4),
      I3 => phy_xgmii_txd(34),
      O => \encoded_tx_data_reg[38]_i_5_n_0\
    );
\encoded_tx_data_reg[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAA03000000"
    )
        port map (
      I0 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I1 => \encoded_tx_data_reg[39]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[39]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[39]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I5 => phy_xgmii_txd(39),
      O => \encoded_tx_data_reg[39]_i_1_n_0\
    );
\encoded_tx_data_reg[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \encoded_tx_data_reg[54]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[4]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[0]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[39]_i_6_n_0\,
      O => \encoded_tx_data_reg[39]_i_2_n_0\
    );
\encoded_tx_data_reg[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phy_xgmii_txd(31),
      I1 => \encoded_tx_data_reg[6]_i_2_n_0\,
      O => \encoded_tx_data_reg[39]_i_3_n_0\
    );
\encoded_tx_data_reg[39]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \encoded_tx_data_reg[3]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[5]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[5]_i_4_n_0\,
      I3 => \encoded_tx_data_reg[5]_i_3_n_0\,
      O => \encoded_tx_data_reg[39]_i_4_n_0\
    );
\encoded_tx_data_reg[39]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => tx_bad_block_reg_i_12_n_0,
      I1 => phy_xgmii_txc(4),
      I2 => \encoded_tx_data_reg[39]_i_7_n_0\,
      I3 => phy_xgmii_txd(1),
      I4 => phy_xgmii_txd(2),
      I5 => \encoded_tx_data_reg[39]_i_8_n_0\,
      O => \encoded_tx_data_reg[39]_i_5_n_0\
    );
\encoded_tx_data_reg[39]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A22AAAA"
    )
        port map (
      I0 => \encoded_tx_data_reg[40]_i_5_n_0\,
      I1 => phy_xgmii_txd(37),
      I2 => phy_xgmii_txd(39),
      I3 => phy_xgmii_txd(38),
      I4 => \encoded_tx_data_reg[40]_i_6_n_0\,
      O => \encoded_tx_data_reg[39]_i_6_n_0\
    );
\encoded_tx_data_reg[39]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => phy_xgmii_txc(6),
      I1 => phy_xgmii_txc(7),
      I2 => phy_xgmii_txc(0),
      I3 => phy_xgmii_txc(5),
      O => \encoded_tx_data_reg[39]_i_7_n_0\
    );
\encoded_tx_data_reg[39]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(0),
      I1 => phy_xgmii_txd(5),
      I2 => phy_xgmii_txd(3),
      I3 => phy_xgmii_txd(6),
      I4 => phy_xgmii_txd(4),
      I5 => phy_xgmii_txd(7),
      O => \encoded_tx_data_reg[39]_i_8_n_0\
    );
\encoded_tx_data_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001101"
    )
        port map (
      I0 => \encoded_tx_data_reg[5]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[5]_i_3_n_0\,
      I2 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I3 => phy_xgmii_txd(3),
      I4 => \encoded_tx_data_reg[3]_i_2_n_0\,
      I5 => \encoded_tx_data_reg[3]_i_3_n_0\,
      O => \encoded_tx_data_reg[3]_i_1_n_0\
    );
\encoded_tx_data_reg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_7_n_0\,
      I1 => \encoded_tx_data_reg[5]_i_7_n_0\,
      I2 => \encoded_tx_data_reg[35]_i_8_n_0\,
      O => \encoded_tx_data_reg[3]_i_2_n_0\
    );
\encoded_tx_data_reg[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \encoded_tx_data_reg[21]_i_7_n_0\,
      I1 => \encoded_tx_data_reg[2]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[54]_i_5_n_0\,
      O => \encoded_tx_data_reg[3]_i_3_n_0\
    );
\encoded_tx_data_reg[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222E222E2E2EEEE"
    )
        port map (
      I0 => phy_xgmii_txd(40),
      I1 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I2 => \encoded_tx_data_reg[40]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[54]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[40]_i_3_n_0\,
      I5 => \encoded_tx_data_reg[40]_i_4_n_0\,
      O => \encoded_tx_data_reg[40]_i_1_n_0\
    );
\encoded_tx_data_reg[40]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A228AAAA"
    )
        port map (
      I0 => \encoded_tx_data_reg[40]_i_5_n_0\,
      I1 => phy_xgmii_txd(38),
      I2 => phy_xgmii_txd(39),
      I3 => phy_xgmii_txd(37),
      I4 => \encoded_tx_data_reg[40]_i_6_n_0\,
      O => \encoded_tx_data_reg[40]_i_2_n_0\
    );
\encoded_tx_data_reg[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[0]_i_2_n_0\,
      O => \encoded_tx_data_reg[40]_i_3_n_0\
    );
\encoded_tx_data_reg[40]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \encoded_tx_data_reg[47]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[49]_i_4_n_0\,
      I2 => phy_xgmii_txd(32),
      O => \encoded_tx_data_reg[40]_i_4_n_0\
    );
\encoded_tx_data_reg[40]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => phy_xgmii_txd(35),
      I1 => phy_xgmii_txd(36),
      I2 => phy_xgmii_txd(37),
      I3 => phy_xgmii_txd(38),
      I4 => \encoded_tx_data_reg[40]_i_7_n_0\,
      O => \encoded_tx_data_reg[40]_i_5_n_0\
    );
\encoded_tx_data_reg[40]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => phy_xgmii_txd(32),
      I1 => phy_xgmii_txd(35),
      I2 => phy_xgmii_txd(33),
      I3 => phy_xgmii_txd(36),
      I4 => phy_xgmii_txc(4),
      I5 => phy_xgmii_txd(34),
      O => \encoded_tx_data_reg[40]_i_6_n_0\
    );
\encoded_tx_data_reg[40]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => phy_xgmii_txd(34),
      I1 => phy_xgmii_txc(4),
      I2 => phy_xgmii_txd(33),
      I3 => phy_xgmii_txd(39),
      O => \encoded_tx_data_reg[40]_i_7_n_0\
    );
\encoded_tx_data_reg[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F20000"
    )
        port map (
      I0 => phy_xgmii_txd(33),
      I1 => \encoded_tx_data_reg[47]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[42]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[41]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(41),
      O => \encoded_tx_data_reg[41]_i_1_n_0\
    );
\encoded_tx_data_reg[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF9FF3"
    )
        port map (
      I0 => phy_xgmii_txd(37),
      I1 => phy_xgmii_txd(35),
      I2 => phy_xgmii_txd(38),
      I3 => phy_xgmii_txd(39),
      I4 => \encoded_tx_data_reg[42]_i_4_n_0\,
      I5 => \encoded_tx_data_reg[42]_i_5_n_0\,
      O => \encoded_tx_data_reg[41]_i_2_n_0\
    );
\encoded_tx_data_reg[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \encoded_tx_data_reg[42]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[42]_i_3_n_0\,
      I2 => phy_xgmii_txd(34),
      I3 => \encoded_tx_data_reg[47]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(42),
      O => \encoded_tx_data_reg[42]_i_1_n_0\
    );
\encoded_tx_data_reg[42]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \encoded_tx_data_reg[54]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[4]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[0]_i_2_n_0\,
      O => \encoded_tx_data_reg[42]_i_2_n_0\
    );
\encoded_tx_data_reg[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF977F"
    )
        port map (
      I0 => phy_xgmii_txd(37),
      I1 => phy_xgmii_txd(38),
      I2 => phy_xgmii_txd(39),
      I3 => phy_xgmii_txd(35),
      I4 => \encoded_tx_data_reg[42]_i_4_n_0\,
      I5 => \encoded_tx_data_reg[42]_i_5_n_0\,
      O => \encoded_tx_data_reg[42]_i_3_n_0\
    );
\encoded_tx_data_reg[42]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => phy_xgmii_txd(34),
      I1 => phy_xgmii_txc(4),
      I2 => phy_xgmii_txd(36),
      O => \encoded_tx_data_reg[42]_i_4_n_0\
    );
\encoded_tx_data_reg[42]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => phy_xgmii_txd(32),
      I1 => phy_xgmii_txd(35),
      I2 => phy_xgmii_txd(33),
      O => \encoded_tx_data_reg[42]_i_5_n_0\
    );
\encoded_tx_data_reg[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EEE2E2E"
    )
        port map (
      I0 => phy_xgmii_txd(43),
      I1 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I2 => \encoded_tx_data_reg[43]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[43]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[49]_i_2_n_0\,
      O => \encoded_tx_data_reg[43]_i_1_n_0\
    );
\encoded_tx_data_reg[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \encoded_tx_data_reg[47]_i_3_n_0\,
      I1 => phy_xgmii_txd(35),
      I2 => \encoded_tx_data_reg[46]_i_4_n_0\,
      O => \encoded_tx_data_reg[43]_i_2_n_0\
    );
\encoded_tx_data_reg[43]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF5D"
    )
        port map (
      I0 => \encoded_tx_data_reg[47]_i_5_n_0\,
      I1 => phy_xgmii_txd(47),
      I2 => phy_xgmii_txd(45),
      I3 => phy_xgmii_txd(46),
      O => \encoded_tx_data_reg[43]_i_3_n_0\
    );
\encoded_tx_data_reg[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0FFFFDDD00000"
    )
        port map (
      I0 => \encoded_tx_data_reg[49]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[44]_i_2_n_0\,
      I2 => phy_xgmii_txd(36),
      I3 => \encoded_tx_data_reg[47]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(44),
      O => \encoded_tx_data_reg[44]_i_1_n_0\
    );
\encoded_tx_data_reg[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFBEFFFFFE"
    )
        port map (
      I0 => \encoded_tx_data_reg[45]_i_3_n_0\,
      I1 => phy_xgmii_txd(45),
      I2 => phy_xgmii_txd(47),
      I3 => phy_xgmii_txd(44),
      I4 => phy_xgmii_txd(43),
      I5 => phy_xgmii_txd(46),
      O => \encoded_tx_data_reg[44]_i_2_n_0\
    );
\encoded_tx_data_reg[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2EEE2EEE2E2222"
    )
        port map (
      I0 => phy_xgmii_txd(45),
      I1 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I2 => \encoded_tx_data_reg[49]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[45]_i_2_n_0\,
      I4 => phy_xgmii_txd(37),
      I5 => \encoded_tx_data_reg[47]_i_3_n_0\,
      O => \encoded_tx_data_reg[45]_i_1_n_0\
    );
\encoded_tx_data_reg[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFFFFBFFFFFFE"
    )
        port map (
      I0 => \encoded_tx_data_reg[45]_i_3_n_0\,
      I1 => phy_xgmii_txd(47),
      I2 => phy_xgmii_txd(46),
      I3 => phy_xgmii_txd(44),
      I4 => phy_xgmii_txd(45),
      I5 => phy_xgmii_txd(43),
      O => \encoded_tx_data_reg[45]_i_2_n_0\
    );
\encoded_tx_data_reg[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FF7FF"
    )
        port map (
      I0 => phy_xgmii_txd(42),
      I1 => phy_xgmii_txc(5),
      I2 => phy_xgmii_txd(40),
      I3 => phy_xgmii_txd(43),
      I4 => phy_xgmii_txd(41),
      O => \encoded_tx_data_reg[45]_i_3_n_0\
    );
\encoded_tx_data_reg[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE2E2222"
    )
        port map (
      I0 => phy_xgmii_txd(46),
      I1 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I2 => \encoded_tx_data_reg[49]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[46]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[46]_i_3_n_0\,
      O => \encoded_tx_data_reg[46]_i_1_n_0\
    );
\encoded_tx_data_reg[46]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A02AAAAA"
    )
        port map (
      I0 => \encoded_tx_data_reg[47]_i_4_n_0\,
      I1 => phy_xgmii_txd(47),
      I2 => phy_xgmii_txd(46),
      I3 => phy_xgmii_txd(45),
      I4 => \encoded_tx_data_reg[47]_i_5_n_0\,
      O => \encoded_tx_data_reg[46]_i_2_n_0\
    );
\encoded_tx_data_reg[46]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \encoded_tx_data_reg[47]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[46]_i_4_n_0\,
      I2 => phy_xgmii_txd(38),
      O => \encoded_tx_data_reg[46]_i_3_n_0\
    );
\encoded_tx_data_reg[46]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \encoded_tx_data_reg[5]_i_7_n_0\,
      I1 => phy_xgmii_txc(0),
      I2 => phy_xgmii_txc(5),
      I3 => phy_xgmii_txc(4),
      I4 => phy_xgmii_txc(6),
      I5 => phy_xgmii_txc(7),
      O => \encoded_tx_data_reg[46]_i_4_n_0\
    );
\encoded_tx_data_reg[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2EEE2EEE2E2222"
    )
        port map (
      I0 => phy_xgmii_txd(47),
      I1 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I2 => \encoded_tx_data_reg[49]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[47]_i_2_n_0\,
      I4 => phy_xgmii_txd(39),
      I5 => \encoded_tx_data_reg[47]_i_3_n_0\,
      O => \encoded_tx_data_reg[47]_i_1_n_0\
    );
\encoded_tx_data_reg[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A28AAAA"
    )
        port map (
      I0 => \encoded_tx_data_reg[47]_i_4_n_0\,
      I1 => phy_xgmii_txd(45),
      I2 => phy_xgmii_txd(46),
      I3 => phy_xgmii_txd(47),
      I4 => \encoded_tx_data_reg[47]_i_5_n_0\,
      O => \encoded_tx_data_reg[47]_i_2_n_0\
    );
\encoded_tx_data_reg[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \encoded_tx_data_reg[63]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[2]_i_3_n_0\,
      O => \encoded_tx_data_reg[47]_i_3_n_0\
    );
\encoded_tx_data_reg[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(43),
      I1 => phy_xgmii_txd(44),
      I2 => \encoded_tx_data_reg[47]_i_6_n_0\,
      I3 => phy_xgmii_txd(47),
      I4 => phy_xgmii_txd(41),
      I5 => \encoded_tx_data_reg[47]_i_7_n_0\,
      O => \encoded_tx_data_reg[47]_i_4_n_0\
    );
\encoded_tx_data_reg[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => phy_xgmii_txd(44),
      I1 => phy_xgmii_txc(5),
      I2 => phy_xgmii_txd(42),
      I3 => phy_xgmii_txd(40),
      I4 => phy_xgmii_txd(43),
      I5 => phy_xgmii_txd(41),
      O => \encoded_tx_data_reg[47]_i_5_n_0\
    );
\encoded_tx_data_reg[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_xgmii_txd(45),
      I1 => phy_xgmii_txd(46),
      O => \encoded_tx_data_reg[47]_i_6_n_0\
    );
\encoded_tx_data_reg[47]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => phy_xgmii_txc(5),
      I1 => phy_xgmii_txd(42),
      O => \encoded_tx_data_reg[47]_i_7_n_0\
    );
\encoded_tx_data_reg[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F20000"
    )
        port map (
      I0 => \encoded_tx_data_reg[49]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[48]_i_2_n_0\,
      I2 => phy_xgmii_txd(40),
      I3 => \encoded_tx_data_reg[52]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(48),
      O => \encoded_tx_data_reg[48]_i_1_n_0\
    );
\encoded_tx_data_reg[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFEFFFFFEEFFFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[49]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[49]_i_6_n_0\,
      I2 => phy_xgmii_txd(45),
      I3 => phy_xgmii_txd(46),
      I4 => phy_xgmii_txd(43),
      I5 => phy_xgmii_txd(47),
      O => \encoded_tx_data_reg[48]_i_2_n_0\
    );
\encoded_tx_data_reg[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F20000"
    )
        port map (
      I0 => \encoded_tx_data_reg[49]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[49]_i_3_n_0\,
      I2 => phy_xgmii_txd(41),
      I3 => \encoded_tx_data_reg[52]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(49),
      O => \encoded_tx_data_reg[49]_i_1_n_0\
    );
\encoded_tx_data_reg[49]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \encoded_tx_data_reg[49]_i_4_n_0\,
      I1 => \encoded_tx_data_reg[0]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[56]_i_3_n_0\,
      O => \encoded_tx_data_reg[49]_i_2_n_0\
    );
\encoded_tx_data_reg[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFEFFFEFFFFFFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[49]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[49]_i_6_n_0\,
      I2 => phy_xgmii_txd(43),
      I3 => phy_xgmii_txd(47),
      I4 => phy_xgmii_txd(45),
      I5 => phy_xgmii_txd(46),
      O => \encoded_tx_data_reg[49]_i_3_n_0\
    );
\encoded_tx_data_reg[49]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tx_bad_block_reg_i_15_n_0,
      I1 => \encoded_tx_data_reg[4]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[54]_i_5_n_0\,
      O => \encoded_tx_data_reg[49]_i_4_n_0\
    );
\encoded_tx_data_reg[49]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => phy_xgmii_txd(41),
      I1 => phy_xgmii_txd(43),
      I2 => phy_xgmii_txd(40),
      O => \encoded_tx_data_reg[49]_i_5_n_0\
    );
\encoded_tx_data_reg[49]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => phy_xgmii_txd(42),
      I1 => phy_xgmii_txc(5),
      I2 => phy_xgmii_txd(44),
      O => \encoded_tx_data_reg[49]_i_6_n_0\
    );
\encoded_tx_data_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \encoded_tx_data_reg[5]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[4]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[4]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[4]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[5]_i_4_n_0\,
      I5 => \encoded_tx_data_reg[4]_i_5_n_0\,
      O => \encoded_tx_data_reg[4]_i_1_n_0\
    );
\encoded_tx_data_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \encoded_tx_data_reg[4]_i_6_n_0\,
      I1 => phy_xgmii_txc(1),
      I2 => \encoded_tx_data_reg[4]_i_7_n_0\,
      I3 => phy_xgmii_txd(18),
      I4 => phy_xgmii_txc(2),
      I5 => phy_xgmii_txd(20),
      O => \encoded_tx_data_reg[4]_i_2_n_0\
    );
\encoded_tx_data_reg[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \encoded_tx_data_reg[21]_i_7_n_0\,
      I1 => \encoded_tx_data_reg[46]_i_4_n_0\,
      O => \encoded_tx_data_reg[4]_i_3_n_0\
    );
\encoded_tx_data_reg[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_bad_block_reg_i_4_n_0,
      I1 => tx_bad_block_reg_i_15_n_0,
      O => \encoded_tx_data_reg[4]_i_4_n_0\
    );
\encoded_tx_data_reg[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I1 => phy_xgmii_txd(4),
      O => \encoded_tx_data_reg[4]_i_5_n_0\
    );
\encoded_tx_data_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => phy_xgmii_txc(0),
      I1 => phy_xgmii_txc(6),
      I2 => phy_xgmii_txc(7),
      I3 => phy_xgmii_txc(4),
      I4 => phy_xgmii_txc(5),
      I5 => phy_xgmii_txc(3),
      O => \encoded_tx_data_reg[4]_i_6_n_0\
    );
\encoded_tx_data_reg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(16),
      I1 => phy_xgmii_txd(17),
      I2 => phy_xgmii_txd(21),
      I3 => phy_xgmii_txd(22),
      I4 => phy_xgmii_txd(19),
      I5 => phy_xgmii_txd(23),
      O => \encoded_tx_data_reg[4]_i_7_n_0\
    );
\encoded_tx_data_reg[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => tx_bad_block_reg_i_5_n_0,
      I1 => \encoded_tx_data_reg[50]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[50]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(50),
      O => \encoded_tx_data_reg[50]_i_1_n_0\
    );
\encoded_tx_data_reg[50]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8EFF"
    )
        port map (
      I0 => phy_xgmii_txd(55),
      I1 => phy_xgmii_txd(54),
      I2 => phy_xgmii_txd(53),
      I3 => \encoded_tx_data_reg[54]_i_6_n_0\,
      O => \encoded_tx_data_reg[50]_i_2_n_0\
    );
\encoded_tx_data_reg[50]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phy_xgmii_txd(42),
      I1 => \encoded_tx_data_reg[52]_i_3_n_0\,
      O => \encoded_tx_data_reg[50]_i_3_n_0\
    );
\encoded_tx_data_reg[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F111F111F10000"
    )
        port map (
      I0 => \encoded_tx_data_reg[54]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[51]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[52]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[51]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(51),
      O => \encoded_tx_data_reg[51]_i_1_n_0\
    );
\encoded_tx_data_reg[51]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \encoded_tx_data_reg[6]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[52]_i_3_n_0\,
      I3 => phy_xgmii_txd(43),
      O => \encoded_tx_data_reg[51]_i_2_n_0\
    );
\encoded_tx_data_reg[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800800"
    )
        port map (
      I0 => phy_xgmii_txc(6),
      I1 => phy_xgmii_txd(50),
      I2 => phy_xgmii_txd(48),
      I3 => phy_xgmii_txd(51),
      I4 => phy_xgmii_txd(49),
      I5 => \encoded_tx_data_reg[51]_i_4_n_0\,
      O => \encoded_tx_data_reg[51]_i_3_n_0\
    );
\encoded_tx_data_reg[51]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF6FFE"
    )
        port map (
      I0 => phy_xgmii_txd(55),
      I1 => phy_xgmii_txd(53),
      I2 => phy_xgmii_txd(51),
      I3 => phy_xgmii_txd(52),
      I4 => phy_xgmii_txd(54),
      O => \encoded_tx_data_reg[51]_i_4_n_0\
    );
\encoded_tx_data_reg[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F111F111F10000"
    )
        port map (
      I0 => \encoded_tx_data_reg[54]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[52]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[52]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[52]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(52),
      O => \encoded_tx_data_reg[52]_i_1_n_0\
    );
\encoded_tx_data_reg[52]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \encoded_tx_data_reg[6]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[52]_i_3_n_0\,
      I3 => phy_xgmii_txd(44),
      O => \encoded_tx_data_reg[52]_i_2_n_0\
    );
\encoded_tx_data_reg[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \encoded_tx_data_reg[63]_i_2_n_0\,
      I1 => tx_bad_block_reg_i_4_n_0,
      O => \encoded_tx_data_reg[52]_i_3_n_0\
    );
\encoded_tx_data_reg[52]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4089000000000000"
    )
        port map (
      I0 => phy_xgmii_txd(51),
      I1 => phy_xgmii_txd(53),
      I2 => phy_xgmii_txd(54),
      I3 => phy_xgmii_txd(55),
      I4 => \encoded_tx_data_reg[52]_i_5_n_0\,
      I5 => phy_xgmii_txc(6),
      O => \encoded_tx_data_reg[52]_i_4_n_0\
    );
\encoded_tx_data_reg[52]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400000000002400"
    )
        port map (
      I0 => phy_xgmii_txd(49),
      I1 => phy_xgmii_txd(51),
      I2 => phy_xgmii_txd(48),
      I3 => phy_xgmii_txd(50),
      I4 => phy_xgmii_txd(53),
      I5 => phy_xgmii_txd(52),
      O => \encoded_tx_data_reg[52]_i_5_n_0\
    );
\encoded_tx_data_reg[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1F100"
    )
        port map (
      I0 => \encoded_tx_data_reg[54]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[53]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[53]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I4 => phy_xgmii_txd(53),
      O => \encoded_tx_data_reg[53]_i_1_n_0\
    );
\encoded_tx_data_reg[53]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \encoded_tx_data_reg[6]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[52]_i_3_n_0\,
      I3 => phy_xgmii_txd(45),
      O => \encoded_tx_data_reg[53]_i_2_n_0\
    );
\encoded_tx_data_reg[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A22AAA2A"
    )
        port map (
      I0 => \encoded_tx_data_reg[52]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[54]_i_6_n_0\,
      I2 => phy_xgmii_txd(53),
      I3 => phy_xgmii_txd(54),
      I4 => phy_xgmii_txd(55),
      I5 => \encoded_tx_data_reg[54]_i_7_n_0\,
      O => \encoded_tx_data_reg[53]_i_3_n_0\
    );
\encoded_tx_data_reg[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F2F200"
    )
        port map (
      I0 => \encoded_tx_data_reg[54]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[54]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[54]_i_4_n_0\,
      I3 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I4 => phy_xgmii_txd(54),
      O => \encoded_tx_data_reg[54]_i_1_n_0\
    );
\encoded_tx_data_reg[54]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phy_xgmii_txd(51),
      I1 => phy_xgmii_txd(53),
      O => \encoded_tx_data_reg[54]_i_10_n_0\
    );
\encoded_tx_data_reg[54]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => phy_xgmii_txc(6),
      I1 => phy_xgmii_txd(50),
      O => \encoded_tx_data_reg[54]_i_11_n_0\
    );
\encoded_tx_data_reg[54]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => \encoded_tx_data_reg[6]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I2 => phy_xgmii_txd(46),
      I3 => \encoded_tx_data_reg[52]_i_3_n_0\,
      O => \encoded_tx_data_reg[54]_i_2_n_0\
    );
\encoded_tx_data_reg[54]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \encoded_tx_data_reg[54]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[4]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[0]_i_2_n_0\,
      O => \encoded_tx_data_reg[54]_i_3_n_0\
    );
\encoded_tx_data_reg[54]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2AA2AA2"
    )
        port map (
      I0 => \encoded_tx_data_reg[52]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[54]_i_6_n_0\,
      I2 => phy_xgmii_txd(55),
      I3 => phy_xgmii_txd(54),
      I4 => phy_xgmii_txd(53),
      I5 => \encoded_tx_data_reg[54]_i_7_n_0\,
      O => \encoded_tx_data_reg[54]_i_4_n_0\
    );
\encoded_tx_data_reg[54]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \encoded_tx_data_reg[4]_i_6_n_0\,
      I1 => phy_xgmii_txc(1),
      I2 => \encoded_tx_data_reg[54]_i_8_n_0\,
      I3 => phy_xgmii_txd(25),
      I4 => phy_xgmii_txd(31),
      I5 => \encoded_tx_data_reg[54]_i_9_n_0\,
      O => \encoded_tx_data_reg[54]_i_5_n_0\
    );
\encoded_tx_data_reg[54]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => phy_xgmii_txd(48),
      I1 => phy_xgmii_txd(51),
      I2 => phy_xgmii_txd(49),
      I3 => phy_xgmii_txd(52),
      I4 => phy_xgmii_txc(6),
      I5 => phy_xgmii_txd(50),
      O => \encoded_tx_data_reg[54]_i_6_n_0\
    );
\encoded_tx_data_reg[54]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => phy_xgmii_txd(52),
      I1 => phy_xgmii_txd(49),
      I2 => phy_xgmii_txd(55),
      I3 => phy_xgmii_txd(54),
      I4 => \encoded_tx_data_reg[54]_i_10_n_0\,
      I5 => \encoded_tx_data_reg[54]_i_11_n_0\,
      O => \encoded_tx_data_reg[54]_i_7_n_0\
    );
\encoded_tx_data_reg[54]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => phy_xgmii_txd(28),
      I1 => phy_xgmii_txd(26),
      I2 => phy_xgmii_txd(27),
      I3 => phy_xgmii_txd(24),
      I4 => phy_xgmii_txc(2),
      O => \encoded_tx_data_reg[54]_i_8_n_0\
    );
\encoded_tx_data_reg[54]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => phy_xgmii_txd(29),
      I1 => phy_xgmii_txd(30),
      O => \encoded_tx_data_reg[54]_i_9_n_0\
    );
\encoded_tx_data_reg[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => tx_bad_block_reg_i_5_n_0,
      I1 => \encoded_tx_data_reg[55]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[55]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(55),
      O => \encoded_tx_data_reg[55]_i_1_n_0\
    );
\encoded_tx_data_reg[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF9FF3"
    )
        port map (
      I0 => phy_xgmii_txd(53),
      I1 => phy_xgmii_txd(51),
      I2 => phy_xgmii_txd(54),
      I3 => phy_xgmii_txd(55),
      I4 => \encoded_tx_data_reg[56]_i_6_n_0\,
      I5 => \encoded_tx_data_reg[56]_i_5_n_0\,
      O => \encoded_tx_data_reg[55]_i_2_n_0\
    );
\encoded_tx_data_reg[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phy_xgmii_txd(47),
      I1 => \encoded_tx_data_reg[52]_i_3_n_0\,
      O => \encoded_tx_data_reg[55]_i_3_n_0\
    );
\encoded_tx_data_reg[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF54FFFFFF540000"
    )
        port map (
      I0 => \encoded_tx_data_reg[56]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I2 => tx_bad_block_reg_i_5_n_0,
      I3 => \encoded_tx_data_reg[56]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(56),
      O => \encoded_tx_data_reg[56]_i_1_n_0\
    );
\encoded_tx_data_reg[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFEFFFEFFFFFFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[56]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[56]_i_6_n_0\,
      I2 => phy_xgmii_txd(53),
      I3 => phy_xgmii_txd(54),
      I4 => phy_xgmii_txd(51),
      I5 => phy_xgmii_txd(55),
      O => \encoded_tx_data_reg[56]_i_2_n_0\
    );
\encoded_tx_data_reg[56]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => phy_xgmii_txc(1),
      I1 => phy_xgmii_txc(2),
      I2 => phy_xgmii_txc(3),
      I3 => \encoded_tx_data_reg[56]_i_7_n_0\,
      O => \encoded_tx_data_reg[56]_i_3_n_0\
    );
\encoded_tx_data_reg[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phy_xgmii_txd(48),
      I1 => \encoded_tx_data_reg[63]_i_2_n_0\,
      O => \encoded_tx_data_reg[56]_i_4_n_0\
    );
\encoded_tx_data_reg[56]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => phy_xgmii_txd(48),
      I1 => phy_xgmii_txd(51),
      I2 => phy_xgmii_txd(49),
      O => \encoded_tx_data_reg[56]_i_5_n_0\
    );
\encoded_tx_data_reg[56]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => phy_xgmii_txd(50),
      I1 => phy_xgmii_txc(6),
      I2 => phy_xgmii_txd(52),
      O => \encoded_tx_data_reg[56]_i_6_n_0\
    );
\encoded_tx_data_reg[56]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => phy_xgmii_txc(7),
      I1 => phy_xgmii_txc(6),
      I2 => phy_xgmii_txc(4),
      I3 => phy_xgmii_txc(5),
      I4 => phy_xgmii_txc(0),
      O => \encoded_tx_data_reg[56]_i_7_n_0\
    );
\encoded_tx_data_reg[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F20000"
    )
        port map (
      I0 => phy_xgmii_txd(49),
      I1 => \encoded_tx_data_reg[63]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[63]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[57]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(57),
      O => \encoded_tx_data_reg[57]_i_1_n_0\
    );
\encoded_tx_data_reg[57]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8EFF"
    )
        port map (
      I0 => phy_xgmii_txd(62),
      I1 => phy_xgmii_txd(63),
      I2 => phy_xgmii_txd(61),
      I3 => \encoded_tx_data_reg[61]_i_4_n_0\,
      O => \encoded_tx_data_reg[57]_i_2_n_0\
    );
\encoded_tx_data_reg[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEEFFFF0EEE0000"
    )
        port map (
      I0 => \encoded_tx_data_reg[63]_i_2_n_0\,
      I1 => phy_xgmii_txd(50),
      I2 => \encoded_tx_data_reg[63]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[58]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(58),
      O => \encoded_tx_data_reg[58]_i_1_n_0\
    );
\encoded_tx_data_reg[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EDA100000000"
    )
        port map (
      I0 => phy_xgmii_txd(59),
      I1 => phy_xgmii_txd(61),
      I2 => phy_xgmii_txd(60),
      I3 => phy_xgmii_txd(62),
      I4 => \encoded_tx_data_reg[63]_i_9_n_0\,
      I5 => \encoded_tx_data_reg[58]_i_3_n_0\,
      O => \encoded_tx_data_reg[58]_i_2_n_0\
    );
\encoded_tx_data_reg[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909000000000000"
    )
        port map (
      I0 => phy_xgmii_txd(61),
      I1 => phy_xgmii_txd(63),
      I2 => phy_xgmii_txd(62),
      I3 => \encoded_tx_data_reg[58]_i_4_n_0\,
      I4 => phy_xgmii_txc(7),
      I5 => phy_xgmii_txd(58),
      O => \encoded_tx_data_reg[58]_i_3_n_0\
    );
\encoded_tx_data_reg[58]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phy_xgmii_txd(60),
      I1 => phy_xgmii_txd(59),
      O => \encoded_tx_data_reg[58]_i_4_n_0\
    );
\encoded_tx_data_reg[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CFFFFF00450000"
    )
        port map (
      I0 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I1 => \encoded_tx_data_reg[59]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[63]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[59]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[59]_i_4_n_0\,
      I5 => phy_xgmii_txd(59),
      O => \encoded_tx_data_reg[59]_i_1_n_0\
    );
\encoded_tx_data_reg[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF76FFFFFFFFFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(59),
      I1 => phy_xgmii_txd(61),
      I2 => phy_xgmii_txd(62),
      I3 => phy_xgmii_txd(63),
      I4 => \encoded_tx_data_reg[59]_i_5_n_0\,
      I5 => phy_xgmii_txc(7),
      O => \encoded_tx_data_reg[59]_i_2_n_0\
    );
\encoded_tx_data_reg[59]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phy_xgmii_txd(51),
      I1 => \encoded_tx_data_reg[63]_i_2_n_0\,
      O => \encoded_tx_data_reg[59]_i_3_n_0\
    );
\encoded_tx_data_reg[59]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \encoded_tx_data_reg[3]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[5]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I3 => \encoded_tx_data_reg[35]_i_3_n_0\,
      O => \encoded_tx_data_reg[59]_i_4_n_0\
    );
\encoded_tx_data_reg[59]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4200000000004200"
    )
        port map (
      I0 => phy_xgmii_txd(59),
      I1 => phy_xgmii_txd(57),
      I2 => phy_xgmii_txd(56),
      I3 => phy_xgmii_txd(58),
      I4 => phy_xgmii_txd(61),
      I5 => phy_xgmii_txd(60),
      O => \encoded_tx_data_reg[59]_i_5_n_0\
    );
\encoded_tx_data_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => \encoded_tx_data_reg[5]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[5]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[5]_i_4_n_0\,
      I3 => \encoded_tx_data_reg[5]_i_5_n_0\,
      I4 => phy_xgmii_txd(5),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[5]_i_1_n_0\
    );
\encoded_tx_data_reg[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \encoded_tx_data_reg[5]_i_6_n_0\,
      I1 => \encoded_tx_data_reg[5]_i_7_n_0\,
      I2 => \encoded_tx_data_reg[35]_i_8_n_0\,
      O => \encoded_tx_data_reg[5]_i_2_n_0\
    );
\encoded_tx_data_reg[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \encoded_tx_data_reg[5]_i_6_n_0\,
      I1 => phy_xgmii_txc(3),
      I2 => phy_xgmii_txc(2),
      I3 => phy_xgmii_txc(1),
      I4 => \encoded_tx_data_reg[35]_i_8_n_0\,
      O => \encoded_tx_data_reg[5]_i_3_n_0\
    );
\encoded_tx_data_reg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_7_n_0\,
      I1 => phy_xgmii_txc(3),
      I2 => phy_xgmii_txc(2),
      I3 => phy_xgmii_txc(1),
      I4 => \encoded_tx_data_reg[35]_i_8_n_0\,
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[5]_i_4_n_0\
    );
\encoded_tx_data_reg[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[54]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[4]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[52]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[39]_i_5_n_0\,
      O => \encoded_tx_data_reg[5]_i_5_n_0\
    );
\encoded_tx_data_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => phy_xgmii_txd(37),
      I1 => phy_xgmii_txd(38),
      I2 => phy_xgmii_txd(39),
      I3 => phy_xgmii_txd(33),
      I4 => phy_xgmii_txd(34),
      I5 => \encoded_tx_data_reg[5]_i_8_n_0\,
      O => \encoded_tx_data_reg[5]_i_6_n_0\
    );
\encoded_tx_data_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_bad_block_reg_i_12_n_0,
      I1 => \encoded_tx_data_reg[5]_i_9_n_0\,
      I2 => phy_xgmii_txd(7),
      I3 => phy_xgmii_txd(4),
      I4 => phy_xgmii_txd(3),
      I5 => phy_xgmii_txd(2),
      O => \encoded_tx_data_reg[5]_i_7_n_0\
    );
\encoded_tx_data_reg[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => phy_xgmii_txd(36),
      I1 => phy_xgmii_txd(35),
      I2 => phy_xgmii_txd(32),
      O => \encoded_tx_data_reg[5]_i_8_n_0\
    );
\encoded_tx_data_reg[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => phy_xgmii_txd(6),
      I1 => phy_xgmii_txd(5),
      I2 => phy_xgmii_txd(1),
      I3 => phy_xgmii_txd(0),
      O => \encoded_tx_data_reg[5]_i_9_n_0\
    );
\encoded_tx_data_reg[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEEFFFF0EEE0000"
    )
        port map (
      I0 => \encoded_tx_data_reg[63]_i_2_n_0\,
      I1 => phy_xgmii_txd(52),
      I2 => \encoded_tx_data_reg[63]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[60]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(60),
      O => \encoded_tx_data_reg[60]_i_1_n_0\
    );
\encoded_tx_data_reg[60]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A00FFFF"
    )
        port map (
      I0 => phy_xgmii_txd(61),
      I1 => phy_xgmii_txd(63),
      I2 => phy_xgmii_txd(62),
      I3 => \encoded_tx_data_reg[61]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[61]_i_3_n_0\,
      O => \encoded_tx_data_reg[60]_i_2_n_0\
    );
\encoded_tx_data_reg[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0FFFFBBB00000"
    )
        port map (
      I0 => \encoded_tx_data_reg[61]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[63]_i_3_n_0\,
      I2 => phy_xgmii_txd(53),
      I3 => \encoded_tx_data_reg[63]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(61),
      O => \encoded_tx_data_reg[61]_i_1_n_0\
    );
\encoded_tx_data_reg[61]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A28AAAA"
    )
        port map (
      I0 => \encoded_tx_data_reg[61]_i_3_n_0\,
      I1 => phy_xgmii_txd(61),
      I2 => phy_xgmii_txd(62),
      I3 => phy_xgmii_txd(63),
      I4 => \encoded_tx_data_reg[61]_i_4_n_0\,
      O => \encoded_tx_data_reg[61]_i_2_n_0\
    );
\encoded_tx_data_reg[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(60),
      I1 => phy_xgmii_txd(57),
      I2 => phy_xgmii_txd(63),
      I3 => phy_xgmii_txd(62),
      I4 => \encoded_tx_data_reg[61]_i_5_n_0\,
      I5 => \encoded_tx_data_reg[61]_i_6_n_0\,
      O => \encoded_tx_data_reg[61]_i_3_n_0\
    );
\encoded_tx_data_reg[61]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => phy_xgmii_txc(7),
      I1 => phy_xgmii_txd(60),
      I2 => phy_xgmii_txd(58),
      I3 => phy_xgmii_txd(56),
      I4 => phy_xgmii_txd(59),
      I5 => phy_xgmii_txd(57),
      O => \encoded_tx_data_reg[61]_i_4_n_0\
    );
\encoded_tx_data_reg[61]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phy_xgmii_txd(59),
      I1 => phy_xgmii_txd(61),
      O => \encoded_tx_data_reg[61]_i_5_n_0\
    );
\encoded_tx_data_reg[61]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => phy_xgmii_txc(7),
      I1 => phy_xgmii_txd(58),
      O => \encoded_tx_data_reg[61]_i_6_n_0\
    );
\encoded_tx_data_reg[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F20000"
    )
        port map (
      I0 => phy_xgmii_txd(54),
      I1 => \encoded_tx_data_reg[63]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[63]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[62]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(62),
      O => \encoded_tx_data_reg[62]_i_1_n_0\
    );
\encoded_tx_data_reg[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9FF3FFFF"
    )
        port map (
      I0 => phy_xgmii_txd(61),
      I1 => phy_xgmii_txd(59),
      I2 => phy_xgmii_txd(62),
      I3 => phy_xgmii_txd(63),
      I4 => \encoded_tx_data_reg[63]_i_8_n_0\,
      I5 => \encoded_tx_data_reg[63]_i_9_n_0\,
      O => \encoded_tx_data_reg[62]_i_2_n_0\
    );
\encoded_tx_data_reg[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F20000"
    )
        port map (
      I0 => phy_xgmii_txd(55),
      I1 => \encoded_tx_data_reg[63]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[63]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[63]_i_4_n_0\,
      I4 => \encoded_tx_data_reg[63]_i_5_n_0\,
      I5 => phy_xgmii_txd(63),
      O => \encoded_tx_data_reg[63]_i_1_n_0\
    );
\encoded_tx_data_reg[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \encoded_tx_data_reg[63]_i_6_n_0\,
      I1 => tx_bad_block_reg_i_12_n_0,
      I2 => \encoded_tx_data_reg[63]_i_7_n_0\,
      I3 => phy_xgmii_txd(62),
      I4 => phy_xgmii_txd(61),
      I5 => phy_xgmii_txd(59),
      O => \encoded_tx_data_reg[63]_i_2_n_0\
    );
\encoded_tx_data_reg[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tx_bad_block_reg_i_14_n_0,
      I1 => tx_bad_block_reg_i_15_n_0,
      I2 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I3 => tx_bad_block_reg_i_16_n_0,
      I4 => \encoded_tx_data_reg[4]_i_3_n_0\,
      I5 => tx_bad_block_reg_i_4_n_0,
      O => \encoded_tx_data_reg[63]_i_3_n_0\
    );
\encoded_tx_data_reg[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF977FFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(61),
      I1 => phy_xgmii_txd(62),
      I2 => phy_xgmii_txd(63),
      I3 => phy_xgmii_txd(59),
      I4 => \encoded_tx_data_reg[63]_i_8_n_0\,
      I5 => \encoded_tx_data_reg[63]_i_9_n_0\,
      O => \encoded_tx_data_reg[63]_i_4_n_0\
    );
\encoded_tx_data_reg[63]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \encoded_tx_data_reg[3]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[5]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[39]_i_5_n_0\,
      I4 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[63]_i_5_n_0\
    );
\encoded_tx_data_reg[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => phy_xgmii_txd(60),
      I1 => phy_xgmii_txc(7),
      I2 => phy_xgmii_txc(6),
      I3 => phy_xgmii_txd(57),
      I4 => phy_xgmii_txc(4),
      I5 => phy_xgmii_txc(5),
      O => \encoded_tx_data_reg[63]_i_6_n_0\
    );
\encoded_tx_data_reg[63]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => phy_xgmii_txd(63),
      I1 => phy_xgmii_txc(0),
      I2 => phy_xgmii_txd(56),
      I3 => phy_xgmii_txd(58),
      O => \encoded_tx_data_reg[63]_i_7_n_0\
    );
\encoded_tx_data_reg[63]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => phy_xgmii_txd(58),
      I1 => phy_xgmii_txd(60),
      I2 => phy_xgmii_txc(7),
      O => \encoded_tx_data_reg[63]_i_8_n_0\
    );
\encoded_tx_data_reg[63]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E7"
    )
        port map (
      I0 => phy_xgmii_txd(56),
      I1 => phy_xgmii_txd(57),
      I2 => phy_xgmii_txd(59),
      O => \encoded_tx_data_reg[63]_i_9_n_0\
    );
\encoded_tx_data_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I1 => \encoded_tx_data_reg[6]_i_2_n_0\,
      I2 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I3 => phy_xgmii_txd(6),
      O => \encoded_tx_data_reg[6]_i_1_n_0\
    );
\encoded_tx_data_reg[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => tx_bad_block_reg_i_14_n_0,
      I1 => tx_bad_block_reg_i_15_n_0,
      I2 => \encoded_tx_data_reg[52]_i_3_n_0\,
      O => \encoded_tx_data_reg[6]_i_2_n_0\
    );
\encoded_tx_data_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => \encoded_tx_data_reg[7]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[30]_i_2_n_0\,
      I2 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I3 => phy_xgmii_txd(7),
      O => \encoded_tx_data_reg[7]_i_1_n_0\
    );
\encoded_tx_data_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \encoded_tx_data_reg[4]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[21]_i_7_n_0\,
      I2 => \encoded_tx_data_reg[7]_i_3_n_0\,
      O => \encoded_tx_data_reg[7]_i_2_n_0\
    );
\encoded_tx_data_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \encoded_tx_data_reg[4]_i_6_n_0\,
      I1 => \encoded_tx_data_reg[21]_i_5_n_0\,
      I2 => \encoded_tx_data_reg[7]_i_4_n_0\,
      I3 => phy_xgmii_txd(11),
      I4 => phy_xgmii_txd(14),
      I5 => phy_xgmii_txd(13),
      O => \encoded_tx_data_reg[7]_i_3_n_0\
    );
\encoded_tx_data_reg[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => phy_xgmii_txd(15),
      I1 => phy_xgmii_txd(9),
      I2 => phy_xgmii_txd(8),
      I3 => phy_xgmii_txc(2),
      O => \encoded_tx_data_reg[7]_i_4_n_0\
    );
\encoded_tx_data_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBBBB8B8BBB8"
    )
        port map (
      I0 => phy_xgmii_txd(8),
      I1 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      I2 => \encoded_tx_data_reg[8]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[8]_i_3_n_0\,
      I5 => \encoded_tx_data_reg[35]_i_3_n_0\,
      O => \encoded_tx_data_reg[8]_i_1_n_0\
    );
\encoded_tx_data_reg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4444"
    )
        port map (
      I0 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I1 => phy_xgmii_txd(8),
      I2 => \encoded_tx_data_reg[30]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[2]_i_4_n_0\,
      I4 => phy_xgmii_txd(0),
      O => \encoded_tx_data_reg[8]_i_2_n_0\
    );
\encoded_tx_data_reg[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF5D"
    )
        port map (
      I0 => \encoded_tx_data_reg[12]_i_5_n_0\,
      I1 => phy_xgmii_txd(6),
      I2 => phy_xgmii_txd(5),
      I3 => phy_xgmii_txd(7),
      O => \encoded_tx_data_reg[8]_i_3_n_0\
    );
\encoded_tx_data_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCCC0EEE0EEE0"
    )
        port map (
      I0 => \encoded_tx_data_reg[9]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[24]_i_4_n_0\,
      I2 => \encoded_tx_data_reg[9]_i_3_n_0\,
      I3 => \encoded_tx_data_reg[9]_i_4_n_0\,
      I4 => phy_xgmii_txd(9),
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => \encoded_tx_data_reg[9]_i_1_n_0\
    );
\encoded_tx_data_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFFFFFE"
    )
        port map (
      I0 => phy_xgmii_txd(4),
      I1 => \encoded_tx_data_reg[14]_i_3_n_0\,
      I2 => \encoded_tx_data_reg[9]_i_5_n_0\,
      I3 => phy_xgmii_txd(6),
      I4 => phy_xgmii_txd(5),
      I5 => phy_xgmii_txd(3),
      O => \encoded_tx_data_reg[9]_i_2_n_0\
    );
\encoded_tx_data_reg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F200F2"
    )
        port map (
      I0 => \encoded_tx_data_reg[30]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[2]_i_4_n_0\,
      I2 => phy_xgmii_txd(1),
      I3 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I4 => \encoded_tx_data_reg[9]_i_2_n_0\,
      I5 => \encoded_tx_data_reg[12]_i_6_n_0\,
      O => \encoded_tx_data_reg[9]_i_3_n_0\
    );
\encoded_tx_data_reg[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \encoded_tx_data_reg[35]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[31]_i_4_n_0\,
      I2 => phy_xgmii_txd(9),
      O => \encoded_tx_data_reg[9]_i_4_n_0\
    );
\encoded_tx_data_reg[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F666FFFFFFFFFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(7),
      I1 => phy_xgmii_txd(5),
      I2 => phy_xgmii_txd(3),
      I3 => phy_xgmii_txd(6),
      I4 => phy_xgmii_txc(0),
      I5 => phy_xgmii_txd(2),
      O => \encoded_tx_data_reg[9]_i_5_n_0\
    );
\encoded_tx_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[0]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(0),
      R => '0'
    );
\encoded_tx_data_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[10]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(10),
      R => '0'
    );
\encoded_tx_data_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[11]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(11),
      R => '0'
    );
\encoded_tx_data_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[12]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(12),
      R => '0'
    );
\encoded_tx_data_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[13]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(13),
      R => '0'
    );
\encoded_tx_data_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[14]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(14),
      R => '0'
    );
\encoded_tx_data_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[15]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(15),
      R => '0'
    );
\encoded_tx_data_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[16]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(16),
      R => '0'
    );
\encoded_tx_data_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[17]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(17),
      R => '0'
    );
\encoded_tx_data_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[18]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(18),
      R => '0'
    );
\encoded_tx_data_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[19]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(19),
      R => '0'
    );
\encoded_tx_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[1]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(1),
      R => '0'
    );
\encoded_tx_data_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[20]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(20),
      R => '0'
    );
\encoded_tx_data_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[21]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(21),
      R => '0'
    );
\encoded_tx_data_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[22]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(22),
      R => '0'
    );
\encoded_tx_data_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[23]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(23),
      R => '0'
    );
\encoded_tx_data_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[24]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(24),
      R => '0'
    );
\encoded_tx_data_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[25]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(25),
      R => '0'
    );
\encoded_tx_data_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[26]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(26),
      R => '0'
    );
\encoded_tx_data_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[27]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(27),
      R => '0'
    );
\encoded_tx_data_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[28]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(28),
      R => '0'
    );
\encoded_tx_data_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[29]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(29),
      R => '0'
    );
\encoded_tx_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[2]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(2),
      R => '0'
    );
\encoded_tx_data_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[30]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(30),
      R => '0'
    );
\encoded_tx_data_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[31]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(31),
      R => '0'
    );
\encoded_tx_data_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[32]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(32),
      R => '0'
    );
\encoded_tx_data_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[33]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(33),
      R => '0'
    );
\encoded_tx_data_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[34]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(34),
      R => '0'
    );
\encoded_tx_data_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[35]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(35),
      R => '0'
    );
\encoded_tx_data_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[36]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(36),
      R => '0'
    );
\encoded_tx_data_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[37]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(37),
      R => '0'
    );
\encoded_tx_data_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[38]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(38),
      R => '0'
    );
\encoded_tx_data_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[39]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(39),
      R => '0'
    );
\encoded_tx_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[3]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(3),
      R => '0'
    );
\encoded_tx_data_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[40]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(40),
      R => '0'
    );
\encoded_tx_data_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[41]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(41),
      R => '0'
    );
\encoded_tx_data_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[42]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(42),
      R => '0'
    );
\encoded_tx_data_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[43]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(43),
      R => '0'
    );
\encoded_tx_data_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[44]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(44),
      R => '0'
    );
\encoded_tx_data_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[45]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(45),
      R => '0'
    );
\encoded_tx_data_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[46]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(46),
      R => '0'
    );
\encoded_tx_data_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[47]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(47),
      R => '0'
    );
\encoded_tx_data_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[48]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(48),
      R => '0'
    );
\encoded_tx_data_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[49]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(49),
      R => '0'
    );
\encoded_tx_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[4]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(4),
      R => '0'
    );
\encoded_tx_data_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[50]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(50),
      R => '0'
    );
\encoded_tx_data_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[51]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(51),
      R => '0'
    );
\encoded_tx_data_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[52]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(52),
      R => '0'
    );
\encoded_tx_data_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[53]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(53),
      R => '0'
    );
\encoded_tx_data_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[54]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(54),
      R => '0'
    );
\encoded_tx_data_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[55]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(55),
      R => '0'
    );
\encoded_tx_data_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[56]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(56),
      R => '0'
    );
\encoded_tx_data_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[57]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(57),
      R => '0'
    );
\encoded_tx_data_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[58]_i_1_n_0\,
      Q => encoded_tx_data(58),
      R => '0'
    );
\encoded_tx_data_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[59]_i_1_n_0\,
      Q => encoded_tx_data(59),
      R => '0'
    );
\encoded_tx_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[5]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(5),
      R => '0'
    );
\encoded_tx_data_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[60]_i_1_n_0\,
      Q => encoded_tx_data(60),
      R => '0'
    );
\encoded_tx_data_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[61]_i_1_n_0\,
      Q => encoded_tx_data(61),
      R => '0'
    );
\encoded_tx_data_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[62]_i_1_n_0\,
      Q => encoded_tx_data(62),
      R => '0'
    );
\encoded_tx_data_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[63]_i_1_n_0\,
      Q => encoded_tx_data(63),
      R => '0'
    );
\encoded_tx_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[6]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(6),
      R => '0'
    );
\encoded_tx_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[7]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(7),
      R => '0'
    );
\encoded_tx_data_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[8]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(8),
      R => '0'
    );
\encoded_tx_data_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => \encoded_tx_data_reg[9]_i_1_n_0\,
      Q => \^encoded_tx_data_reg_reg[57]_0\(9),
      R => '0'
    );
\encoded_tx_hdr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => phy_xgmii_txc(3),
      I1 => phy_xgmii_txc(2),
      I2 => phy_xgmii_txc(1),
      I3 => \encoded_tx_hdr_reg[1]_i_2_n_0\,
      I4 => phy_xgmii_txc(0),
      I5 => \encoded_tx_hdr_reg[1]_i_3_n_0\,
      O => \encoded_tx_hdr_reg[1]_i_1_n_0\
    );
\encoded_tx_hdr_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_xgmii_txc(7),
      I1 => phy_xgmii_txc(6),
      O => \encoded_tx_hdr_reg[1]_i_2_n_0\
    );
\encoded_tx_hdr_reg[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => phy_xgmii_txc(4),
      I1 => phy_xgmii_txc(5),
      O => \encoded_tx_hdr_reg[1]_i_3_n_0\
    );
\encoded_tx_hdr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => '1',
      Q => encoded_tx_hdr(0),
      R => \encoded_tx_hdr_reg[1]_i_1_n_0\
    );
\encoded_tx_hdr_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => '0',
      Q => encoded_tx_hdr(1),
      S => \encoded_tx_hdr_reg[1]_i_1_n_0\
    );
\serdes_tx_data_reg[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^encoded_tx_data_reg_reg[57]_0\(19),
      I1 => scrambler_state_reg(0),
      I2 => \^encoded_tx_data_reg_reg[57]_0\(0),
      I3 => scrambler_state_reg(6),
      I4 => encoded_tx_data(58),
      O => state_out(0)
    );
\serdes_tx_data_reg[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => encoded_tx_data(59),
      I1 => scrambler_state_reg(1),
      I2 => \^encoded_tx_data_reg_reg[57]_0\(1),
      I3 => \^encoded_tx_data_reg_reg[57]_0\(20),
      I4 => scrambler_state_reg(7),
      O => state_out(1)
    );
\serdes_tx_data_reg[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => encoded_tx_data(60),
      I1 => scrambler_state_reg(2),
      I2 => \^encoded_tx_data_reg_reg[57]_0\(2),
      I3 => scrambler_state_reg(8),
      I4 => \^encoded_tx_data_reg_reg[57]_0\(21),
      O => state_out(2)
    );
\serdes_tx_data_reg[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => encoded_tx_data(61),
      I1 => scrambler_state_reg(3),
      I2 => \^encoded_tx_data_reg_reg[57]_0\(3),
      I3 => scrambler_state_reg(9),
      I4 => \^encoded_tx_data_reg_reg[57]_0\(22),
      O => state_out(3)
    );
\serdes_tx_data_reg[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => encoded_tx_data(62),
      I1 => scrambler_state_reg(4),
      I2 => \^encoded_tx_data_reg_reg[57]_0\(4),
      I3 => scrambler_state_reg(10),
      I4 => \^encoded_tx_data_reg_reg[57]_0\(23),
      O => state_out(4)
    );
\serdes_tx_data_reg[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => encoded_tx_data(63),
      I1 => \^encoded_tx_data_reg_reg[57]_0\(5),
      I2 => scrambler_state_reg(5),
      I3 => scrambler_state_reg(11),
      I4 => \^encoded_tx_data_reg_reg[57]_0\(24),
      O => state_out(5)
    );
tx_bad_block_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888A8888"
    )
        port map (
      I0 => tx_bad_block_reg_i_2_n_0,
      I1 => tx_bad_block_reg0,
      I2 => tx_bad_block_reg_i_4_n_0,
      I3 => tx_bad_block_reg_i_5_n_0,
      I4 => tx_bad_block_reg_i_6_n_0,
      I5 => \encoded_tx_hdr_reg[1]_i_1_n_0\,
      O => tx_bad_block_reg_i_1_n_0
    );
tx_bad_block_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => tx_bad_block_reg_i_24_n_0,
      I1 => tx_bad_block_reg_i_25_n_0,
      I2 => tx_bad_block_reg_i_26_n_0,
      I3 => tx_bad_block_reg_i_20_n_0,
      I4 => tx_bad_block_reg_i_27_n_0,
      I5 => tx_bad_block_reg_i_19_n_0,
      O => tx_bad_block_reg_i_10_n_0
    );
tx_bad_block_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => phy_xgmii_txd(51),
      I1 => phy_xgmii_txd(55),
      I2 => phy_xgmii_txd(53),
      I3 => phy_xgmii_txd(54),
      I4 => phy_xgmii_txc(5),
      I5 => phy_xgmii_txc(4),
      O => tx_bad_block_reg_i_11_n_0
    );
tx_bad_block_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => phy_xgmii_txc(3),
      I1 => phy_xgmii_txc(2),
      I2 => phy_xgmii_txc(1),
      O => tx_bad_block_reg_i_12_n_0
    );
tx_bad_block_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => phy_xgmii_txd(52),
      I1 => phy_xgmii_txd(50),
      I2 => phy_xgmii_txd(48),
      I3 => phy_xgmii_txd(49),
      O => tx_bad_block_reg_i_13_n_0
    );
tx_bad_block_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => tx_bad_block_reg_i_28_n_0,
      I1 => \encoded_tx_data_reg[49]_i_6_n_0\,
      I2 => tx_bad_block_reg_i_29_n_0,
      I3 => tx_bad_block_reg_i_30_n_0,
      I4 => phy_xgmii_txd(40),
      I5 => phy_xgmii_txd(43),
      O => tx_bad_block_reg_i_14_n_0
    );
tx_bad_block_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => tx_bad_block_reg_i_31_n_0,
      I1 => tx_bad_block_reg_i_32_n_0,
      I2 => tx_bad_block_reg_i_12_n_0,
      I3 => phy_xgmii_txd(39),
      I4 => phy_xgmii_txd(34),
      O => tx_bad_block_reg_i_15_n_0
    );
tx_bad_block_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \encoded_tx_data_reg[54]_i_5_n_0\,
      I1 => \encoded_tx_data_reg[2]_i_4_n_0\,
      O => tx_bad_block_reg_i_16_n_0
    );
tx_bad_block_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => tx_bad_block_reg_i_33_n_0,
      I1 => tx_bad_block_reg_i_34_n_0,
      I2 => tx_bad_block_reg_i_23_n_0,
      I3 => tx_bad_block_reg_i_35_n_0,
      I4 => tx_bad_block_reg_i_36_n_0,
      I5 => tx_bad_block_reg_i_37_n_0,
      O => tx_bad_block_reg_i_17_n_0
    );
tx_bad_block_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_bad_block_reg_i_20_n_0,
      I1 => tx_bad_block_reg_i_26_n_0,
      I2 => tx_bad_block_reg_i_25_n_0,
      I3 => tx_bad_block_reg_i_24_n_0,
      O => tx_bad_block_reg_i_18_n_0
    );
tx_bad_block_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => tx_bad_block_reg_i_38_n_0,
      I1 => tx_bad_block_reg_i_39_n_0,
      I2 => tx_bad_block_reg_i_40_n_0,
      I3 => tx_bad_block_reg_i_41_n_0,
      I4 => tx_bad_block_reg_i_42_n_0,
      I5 => tx_bad_block_reg_i_43_n_0,
      O => tx_bad_block_reg_i_19_n_0
    );
tx_bad_block_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \encoded_tx_data_reg[3]_i_2_n_0\,
      I1 => \encoded_tx_data_reg[5]_i_2_n_0\,
      I2 => \encoded_tx_data_reg[63]_i_2_n_0\,
      I3 => \encoded_tx_data_reg[39]_i_5_n_0\,
      O => tx_bad_block_reg_i_2_n_0
    );
tx_bad_block_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tx_bad_block_reg_i_44_n_0,
      I1 => tx_bad_block_reg_i_45_n_0,
      I2 => tx_bad_block_reg_i_46_n_0,
      I3 => tx_bad_block_reg_i_47_n_0,
      I4 => tx_bad_block_reg_i_48_n_0,
      I5 => tx_bad_block_reg_i_49_n_0,
      O => tx_bad_block_reg_i_20_n_0
    );
tx_bad_block_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => tx_bad_block_reg_i_23_n_0,
      I1 => tx_bad_block_reg_i_50_n_0,
      I2 => tx_bad_block_reg_i_51_n_0,
      I3 => tx_bad_block_reg_i_52_n_0,
      I4 => tx_bad_block_reg_i_33_n_0,
      O => tx_bad_block_reg_i_21_n_0
    );
tx_bad_block_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_bad_block_reg_i_14_n_0,
      I1 => tx_bad_block_reg_i_33_n_0,
      O => tx_bad_block_reg_i_22_n_0
    );
tx_bad_block_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000008A"
    )
        port map (
      I0 => tx_bad_block_reg_i_53_n_0,
      I1 => phy_xgmii_txd(61),
      I2 => tx_bad_block_reg_i_54_n_0,
      I3 => tx_bad_block_reg_i_55_n_0,
      I4 => tx_bad_block_reg_i_56_n_0,
      I5 => tx_bad_block_reg_i_57_n_0,
      O => tx_bad_block_reg_i_23_n_0
    );
tx_bad_block_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2AA0"
    )
        port map (
      I0 => phy_xgmii_txd(17),
      I1 => phy_xgmii_txd(22),
      I2 => phy_xgmii_txd(21),
      I3 => phy_xgmii_txd(23),
      I4 => phy_xgmii_txd(19),
      O => tx_bad_block_reg_i_24_n_0
    );
tx_bad_block_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F6F0F66"
    )
        port map (
      I0 => phy_xgmii_txd(23),
      I1 => phy_xgmii_txd(22),
      I2 => phy_xgmii_txd(20),
      I3 => phy_xgmii_txd(21),
      I4 => phy_xgmii_txd(19),
      I5 => tx_bad_block_reg_i_58_n_0,
      O => tx_bad_block_reg_i_25_n_0
    );
tx_bad_block_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFCDFFFDDDD"
    )
        port map (
      I0 => phy_xgmii_txd(17),
      I1 => tx_bad_block_reg_i_59_n_0,
      I2 => phy_xgmii_txd(16),
      I3 => phy_xgmii_txd(21),
      I4 => phy_xgmii_txd(20),
      I5 => phy_xgmii_txd(19),
      O => tx_bad_block_reg_i_26_n_0
    );
tx_bad_block_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tx_bad_block_reg_i_60_n_0,
      I1 => tx_bad_block_reg_i_61_n_0,
      I2 => tx_bad_block_reg_i_62_n_0,
      I3 => tx_bad_block_reg_i_63_n_0,
      I4 => tx_bad_block_reg_i_64_n_0,
      O => tx_bad_block_reg_i_27_n_0
    );
tx_bad_block_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => phy_xgmii_txc(4),
      I1 => phy_xgmii_txc(1),
      I2 => phy_xgmii_txc(2),
      I3 => phy_xgmii_txc(3),
      O => tx_bad_block_reg_i_28_n_0
    );
tx_bad_block_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => phy_xgmii_txd(46),
      I1 => phy_xgmii_txd(45),
      I2 => phy_xgmii_txd(47),
      I3 => phy_xgmii_txd(41),
      O => tx_bad_block_reg_i_29_n_0
    );
tx_bad_block_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000044744474"
    )
        port map (
      I0 => tx_bad_block_reg_i_7_n_0,
      I1 => \encoded_tx_data_reg[0]_i_2_n_0\,
      I2 => tx_bad_block_reg_i_8_n_0,
      I3 => tx_bad_block_reg_i_9_n_0,
      I4 => tx_bad_block_reg_i_10_n_0,
      I5 => \encoded_tx_data_reg[35]_i_3_n_0\,
      O => tx_bad_block_reg0
    );
tx_bad_block_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => phy_xgmii_txc(0),
      I1 => phy_xgmii_txc(6),
      I2 => phy_xgmii_txc(7),
      O => tx_bad_block_reg_i_30_n_0
    );
tx_bad_block_reg_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => phy_xgmii_txc(5),
      I1 => phy_xgmii_txc(4),
      I2 => phy_xgmii_txc(7),
      I3 => phy_xgmii_txc(6),
      I4 => phy_xgmii_txc(0),
      O => tx_bad_block_reg_i_31_n_0
    );
tx_bad_block_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(32),
      I1 => phy_xgmii_txd(35),
      I2 => phy_xgmii_txd(36),
      I3 => phy_xgmii_txd(37),
      I4 => phy_xgmii_txd(38),
      I5 => phy_xgmii_txd(33),
      O => tx_bad_block_reg_i_32_n_0
    );
tx_bad_block_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DDD5"
    )
        port map (
      I0 => phy_xgmii_txd(49),
      I1 => tx_bad_block_reg_i_65_n_0,
      I2 => \encoded_tx_data_reg[54]_i_10_n_0\,
      I3 => tx_bad_block_reg_i_66_n_0,
      I4 => tx_bad_block_reg_i_67_n_0,
      I5 => tx_bad_block_reg_i_68_n_0,
      O => tx_bad_block_reg_i_33_n_0
    );
tx_bad_block_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tx_bad_block_reg_i_50_n_0,
      I1 => tx_bad_block_reg_i_69_n_0,
      I2 => tx_bad_block_reg_i_70_n_0,
      I3 => \encoded_tx_data_reg[47]_i_7_n_0\,
      I4 => tx_bad_block_reg_i_71_n_0,
      I5 => tx_bad_block_reg_i_72_n_0,
      O => tx_bad_block_reg_i_34_n_0
    );
tx_bad_block_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444FFF4FFF4444"
    )
        port map (
      I0 => tx_bad_block_reg_i_73_n_0,
      I1 => phy_xgmii_txd(39),
      I2 => phy_xgmii_txd(37),
      I3 => phy_xgmii_txd(32),
      I4 => phy_xgmii_txd(35),
      I5 => phy_xgmii_txd(36),
      O => tx_bad_block_reg_i_35_n_0
    );
tx_bad_block_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF444F4FF"
    )
        port map (
      I0 => phy_xgmii_txd(37),
      I1 => tx_bad_block_reg_i_74_n_0,
      I2 => phy_xgmii_txd(32),
      I3 => phy_xgmii_txd(35),
      I4 => phy_xgmii_txd(33),
      I5 => tx_bad_block_reg_i_75_n_0,
      O => tx_bad_block_reg_i_36_n_0
    );
tx_bad_block_reg_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2AA0"
    )
        port map (
      I0 => phy_xgmii_txd(33),
      I1 => phy_xgmii_txd(38),
      I2 => phy_xgmii_txd(37),
      I3 => phy_xgmii_txd(39),
      I4 => phy_xgmii_txd(35),
      O => tx_bad_block_reg_i_37_n_0
    );
tx_bad_block_reg_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A011FFFF"
    )
        port map (
      I0 => phy_xgmii_txd(15),
      I1 => phy_xgmii_txd(11),
      I2 => phy_xgmii_txd(14),
      I3 => phy_xgmii_txd(13),
      I4 => phy_xgmii_txd(9),
      O => tx_bad_block_reg_i_38_n_0
    );
tx_bad_block_reg_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => phy_xgmii_txd(14),
      I1 => phy_xgmii_txd(15),
      I2 => phy_xgmii_txd(13),
      O => tx_bad_block_reg_i_39_n_0
    );
tx_bad_block_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => tx_bad_block_reg_i_11_n_0,
      I1 => tx_bad_block_reg_i_12_n_0,
      I2 => tx_bad_block_reg_i_13_n_0,
      I3 => phy_xgmii_txc(0),
      I4 => phy_xgmii_txc(6),
      I5 => phy_xgmii_txc(7),
      O => tx_bad_block_reg_i_4_n_0
    );
tx_bad_block_reg_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777FFF7"
    )
        port map (
      I0 => phy_xgmii_txd(10),
      I1 => phy_xgmii_txc(1),
      I2 => phy_xgmii_txd(11),
      I3 => phy_xgmii_txd(13),
      I4 => phy_xgmii_txd(12),
      O => tx_bad_block_reg_i_40_n_0
    );
tx_bad_block_reg_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => phy_xgmii_txd(8),
      I1 => phy_xgmii_txd(11),
      I2 => phy_xgmii_txd(9),
      O => tx_bad_block_reg_i_41_n_0
    );
tx_bad_block_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => phy_xgmii_txd(11),
      I1 => phy_xgmii_txd(12),
      I2 => phy_xgmii_txd(8),
      I3 => phy_xgmii_txd(13),
      O => tx_bad_block_reg_i_42_n_0
    );
tx_bad_block_reg_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => phy_xgmii_txd(14),
      I1 => phy_xgmii_txd(13),
      I2 => phy_xgmii_txd(15),
      I3 => phy_xgmii_txd(9),
      O => tx_bad_block_reg_i_43_n_0
    );
tx_bad_block_reg_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => phy_xgmii_txd(24),
      I1 => phy_xgmii_txd(27),
      I2 => phy_xgmii_txd(25),
      O => tx_bad_block_reg_i_44_n_0
    );
tx_bad_block_reg_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => phy_xgmii_txc(3),
      I1 => phy_xgmii_txd(26),
      O => tx_bad_block_reg_i_45_n_0
    );
tx_bad_block_reg_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => phy_xgmii_txd(25),
      I1 => phy_xgmii_txd(31),
      I2 => phy_xgmii_txd(30),
      I3 => phy_xgmii_txd(29),
      O => tx_bad_block_reg_i_46_n_0
    );
tx_bad_block_reg_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => phy_xgmii_txd(30),
      I1 => phy_xgmii_txd(31),
      I2 => phy_xgmii_txd(29),
      O => tx_bad_block_reg_i_47_n_0
    );
tx_bad_block_reg_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F7A"
    )
        port map (
      I0 => phy_xgmii_txd(29),
      I1 => phy_xgmii_txd(24),
      I2 => phy_xgmii_txd(28),
      I3 => phy_xgmii_txd(27),
      O => tx_bad_block_reg_i_48_n_0
    );
tx_bad_block_reg_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2AA0"
    )
        port map (
      I0 => phy_xgmii_txd(25),
      I1 => phy_xgmii_txd(30),
      I2 => phy_xgmii_txd(29),
      I3 => phy_xgmii_txd(31),
      I4 => phy_xgmii_txd(27),
      O => tx_bad_block_reg_i_49_n_0
    );
tx_bad_block_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_bad_block_reg_i_14_n_0,
      I1 => tx_bad_block_reg_i_15_n_0,
      I2 => tx_bad_block_reg_i_16_n_0,
      I3 => \encoded_tx_data_reg[4]_i_3_n_0\,
      O => tx_bad_block_reg_i_5_n_0
    );
tx_bad_block_reg_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2AA0"
    )
        port map (
      I0 => phy_xgmii_txd(41),
      I1 => phy_xgmii_txd(46),
      I2 => phy_xgmii_txd(45),
      I3 => phy_xgmii_txd(47),
      I4 => phy_xgmii_txd(43),
      O => tx_bad_block_reg_i_50_n_0
    );
tx_bad_block_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F6F0F66"
    )
        port map (
      I0 => phy_xgmii_txd(47),
      I1 => phy_xgmii_txd(46),
      I2 => phy_xgmii_txd(44),
      I3 => phy_xgmii_txd(45),
      I4 => phy_xgmii_txd(43),
      I5 => \encoded_tx_data_reg[47]_i_7_n_0\,
      O => tx_bad_block_reg_i_51_n_0
    );
tx_bad_block_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF04CF0FF"
    )
        port map (
      I0 => phy_xgmii_txd(45),
      I1 => phy_xgmii_txd(44),
      I2 => phy_xgmii_txd(40),
      I3 => phy_xgmii_txd(43),
      I4 => phy_xgmii_txd(41),
      I5 => tx_bad_block_reg_i_29_n_0,
      O => tx_bad_block_reg_i_52_n_0
    );
tx_bad_block_reg_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8803FFFF"
    )
        port map (
      I0 => phy_xgmii_txd(62),
      I1 => phy_xgmii_txd(61),
      I2 => phy_xgmii_txd(59),
      I3 => phy_xgmii_txd(63),
      I4 => phy_xgmii_txd(57),
      O => tx_bad_block_reg_i_53_n_0
    );
tx_bad_block_reg_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phy_xgmii_txd(63),
      I1 => phy_xgmii_txd(62),
      O => tx_bad_block_reg_i_54_n_0
    );
tx_bad_block_reg_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F777F"
    )
        port map (
      I0 => phy_xgmii_txd(58),
      I1 => phy_xgmii_txc(7),
      I2 => phy_xgmii_txd(57),
      I3 => phy_xgmii_txd(59),
      I4 => phy_xgmii_txd(56),
      O => tx_bad_block_reg_i_55_n_0
    );
tx_bad_block_reg_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => phy_xgmii_txd(57),
      I1 => phy_xgmii_txd(63),
      I2 => phy_xgmii_txd(62),
      I3 => phy_xgmii_txd(61),
      O => tx_bad_block_reg_i_56_n_0
    );
tx_bad_block_reg_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F7A"
    )
        port map (
      I0 => phy_xgmii_txd(61),
      I1 => phy_xgmii_txd(56),
      I2 => phy_xgmii_txd(60),
      I3 => phy_xgmii_txd(59),
      O => tx_bad_block_reg_i_57_n_0
    );
tx_bad_block_reg_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => phy_xgmii_txc(2),
      I1 => phy_xgmii_txd(18),
      O => tx_bad_block_reg_i_58_n_0
    );
tx_bad_block_reg_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => phy_xgmii_txd(17),
      I1 => phy_xgmii_txd(23),
      I2 => phy_xgmii_txd(22),
      I3 => phy_xgmii_txd(21),
      O => tx_bad_block_reg_i_59_n_0
    );
tx_bad_block_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \encoded_tx_data_reg[56]_i_3_n_0\,
      I1 => \encoded_tx_data_reg[35]_i_3_n_0\,
      O => tx_bad_block_reg_i_6_n_0
    );
tx_bad_block_reg_i_60: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => phy_xgmii_txd(0),
      I1 => phy_xgmii_txd(3),
      I2 => phy_xgmii_txd(1),
      O => tx_bad_block_reg_i_60_n_0
    );
tx_bad_block_reg_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => phy_xgmii_txd(2),
      I1 => phy_xgmii_txc(0),
      I2 => phy_xgmii_txd(4),
      I3 => phy_xgmii_txd(5),
      O => tx_bad_block_reg_i_61_n_0
    );
tx_bad_block_reg_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => phy_xgmii_txd(6),
      I1 => phy_xgmii_txd(5),
      I2 => phy_xgmii_txd(7),
      I3 => phy_xgmii_txd(1),
      O => tx_bad_block_reg_i_62_n_0
    );
tx_bad_block_reg_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0666"
    )
        port map (
      I0 => phy_xgmii_txd(4),
      I1 => phy_xgmii_txd(3),
      I2 => phy_xgmii_txd(0),
      I3 => phy_xgmii_txd(5),
      O => tx_bad_block_reg_i_63_n_0
    );
tx_bad_block_reg_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFE003C"
    )
        port map (
      I0 => phy_xgmii_txd(3),
      I1 => phy_xgmii_txd(6),
      I2 => phy_xgmii_txd(7),
      I3 => phy_xgmii_txd(5),
      I4 => phy_xgmii_txd(1),
      O => tx_bad_block_reg_i_64_n_0
    );
tx_bad_block_reg_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => phy_xgmii_txd(55),
      I1 => phy_xgmii_txd(53),
      O => tx_bad_block_reg_i_65_n_0
    );
tx_bad_block_reg_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => phy_xgmii_txd(53),
      I1 => phy_xgmii_txd(54),
      O => tx_bad_block_reg_i_66_n_0
    );
tx_bad_block_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1292FFFFFFFFFFFF"
    )
        port map (
      I0 => phy_xgmii_txd(54),
      I1 => phy_xgmii_txd(53),
      I2 => phy_xgmii_txd(55),
      I3 => phy_xgmii_txd(49),
      I4 => phy_xgmii_txc(6),
      I5 => phy_xgmii_txd(50),
      O => tx_bad_block_reg_i_67_n_0
    );
tx_bad_block_reg_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF3FFD3D"
    )
        port map (
      I0 => phy_xgmii_txd(49),
      I1 => phy_xgmii_txd(51),
      I2 => phy_xgmii_txd(52),
      I3 => phy_xgmii_txd(48),
      I4 => phy_xgmii_txd(53),
      O => tx_bad_block_reg_i_68_n_0
    );
tx_bad_block_reg_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => phy_xgmii_txd(46),
      I1 => phy_xgmii_txd(47),
      I2 => phy_xgmii_txd(45),
      O => tx_bad_block_reg_i_69_n_0
    );
tx_bad_block_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8088"
    )
        port map (
      I0 => tx_bad_block_reg_i_17_n_0,
      I1 => tx_bad_block_reg_i_18_n_0,
      I2 => tx_bad_block_reg_i_19_n_0,
      I3 => \encoded_tx_data_reg[21]_i_7_n_0\,
      I4 => \encoded_tx_data_reg[46]_i_4_n_0\,
      O => tx_bad_block_reg_i_7_n_0
    );
tx_bad_block_reg_i_70: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => phy_xgmii_txd(44),
      I1 => phy_xgmii_txd(45),
      I2 => phy_xgmii_txd(43),
      O => tx_bad_block_reg_i_70_n_0
    );
tx_bad_block_reg_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => phy_xgmii_txd(43),
      I1 => phy_xgmii_txd(44),
      I2 => phy_xgmii_txd(40),
      I3 => phy_xgmii_txd(45),
      O => tx_bad_block_reg_i_71_n_0
    );
tx_bad_block_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FF008000FF"
    )
        port map (
      I0 => phy_xgmii_txd(47),
      I1 => phy_xgmii_txd(45),
      I2 => phy_xgmii_txd(46),
      I3 => phy_xgmii_txd(41),
      I4 => phy_xgmii_txd(43),
      I5 => phy_xgmii_txd(40),
      O => tx_bad_block_reg_i_72_n_0
    );
tx_bad_block_reg_i_73: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => phy_xgmii_txd(33),
      I1 => phy_xgmii_txd(38),
      I2 => phy_xgmii_txd(37),
      O => tx_bad_block_reg_i_73_n_0
    );
tx_bad_block_reg_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phy_xgmii_txd(39),
      I1 => phy_xgmii_txd(38),
      O => tx_bad_block_reg_i_74_n_0
    );
tx_bad_block_reg_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => phy_xgmii_txd(34),
      I1 => phy_xgmii_txc(4),
      I2 => phy_xgmii_txd(36),
      I3 => phy_xgmii_txd(37),
      O => tx_bad_block_reg_i_75_n_0
    );
tx_bad_block_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA03FFFFFFF3FFFF"
    )
        port map (
      I0 => tx_bad_block_reg_i_20_n_0,
      I1 => tx_bad_block_reg_i_21_n_0,
      I2 => \encoded_tx_data_reg[54]_i_5_n_0\,
      I3 => \encoded_tx_data_reg[4]_i_2_n_0\,
      I4 => \encoded_tx_data_reg[49]_i_4_n_0\,
      I5 => tx_bad_block_reg_i_17_n_0,
      O => tx_bad_block_reg_i_8_n_0
    );
tx_bad_block_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000202"
    )
        port map (
      I0 => tx_bad_block_reg_i_17_n_0,
      I1 => tx_bad_block_reg_i_10_n_0,
      I2 => tx_bad_block_reg_i_22_n_0,
      I3 => tx_bad_block_reg_i_23_n_0,
      I4 => \encoded_tx_data_reg[2]_i_3_n_0\,
      I5 => \encoded_tx_data_reg[49]_i_4_n_0\,
      O => tx_bad_block_reg_i_9_n_0
    );
tx_bad_block_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \encoded_tx_hdr_reg_reg[1]_0\,
      CE => '1',
      D => tx_bad_block_reg_i_1_n_0,
      Q => phy_tx_bad_block,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_eth_phy_10g_rx_if is
  port (
    gtwiz_reset_rx_datapath_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    serdes_rx_bitslip_reg_reg : out STD_LOGIC;
    rx_block_lock_reg_reg : out STD_LOGIC;
    phy_rx_high_ber : out STD_LOGIC;
    \encoded_rx_data_reg_reg[6]_0\ : out STD_LOGIC;
    \encoded_rx_hdr_reg_reg[1]_0\ : out STD_LOGIC;
    \encoded_rx_hdr_reg_reg[1]_1\ : out STD_LOGIC;
    \encoded_rx_data_reg_reg[4]_0\ : out STD_LOGIC;
    \encoded_rx_data_reg_reg[2]_0\ : out STD_LOGIC;
    \encoded_rx_data_reg_reg[7]_0\ : out STD_LOGIC;
    \encoded_rx_data_reg_reg[5]_0\ : out STD_LOGIC;
    \encoded_rx_data_reg_reg[2]_1\ : out STD_LOGIC;
    \encoded_rx_data_reg_reg[6]_1\ : out STD_LOGIC;
    \time_count_reg_reg[49]\ : out STD_LOGIC;
    \time_count_reg_reg[13]\ : out STD_LOGIC;
    \encoded_rx_data_reg_reg[7]_1\ : out STD_LOGIC;
    \encoded_rx_hdr_reg_reg[1]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \encoded_rx_hdr_reg_reg[1]_3\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rx_sequence_error : in STD_LOGIC;
    phy_rx_bad_block : in STD_LOGIC;
    frame_reg : in STD_LOGIC;
    gtwiz_userdata_rx_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \ber_count_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_eth_phy_10g_rx_if : entity is "eth_phy_10g_rx_if";
end eth_10g_0_eth_phy_10g_rx_if;

architecture STRUCTURE of eth_10g_0_eth_phy_10g_rx_if is
  signal block_error_count_next : STD_LOGIC;
  signal descrambled_rx_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal encoded_rx_data : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal \encoded_rx_data_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[40]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[41]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[42]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[43]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[44]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[45]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[46]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[47]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[48]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[49]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[50]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[51]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[52]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[53]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[54]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[55]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[56]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[57]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[58]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[59]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[60]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[61]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[62]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[63]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \encoded_rx_data_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal encoded_rx_hdr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^encoded_rx_hdr_reg_reg[1]_3\ : STD_LOGIC;
  signal eth_phy_10g_rx_watchdog_inst_n_1 : STD_LOGIC;
  signal frame_reg_i_2_n_0 : STD_LOGIC;
  signal frame_reg_i_3_n_0 : STD_LOGIC;
  signal frame_reg_i_4_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_10_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_11_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_12_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_13_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_14_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_15_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_16_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_17_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_18_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_19_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_20_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_21_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_22_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_23_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_24_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_25_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_26_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_27_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_28_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_29_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_2_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_30_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_31_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_32_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_33_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_34_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_35_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_36_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_37_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_38_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_39_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_3_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_40_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_41_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_42_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_43_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_44_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_45_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_46_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_47_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_48_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_49_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_4_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_5_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_6_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_7_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_8_n_0 : STD_LOGIC;
  signal rx_bad_block_reg_i_9_n_0 : STD_LOGIC;
  signal \^rx_block_lock_reg_reg\ : STD_LOGIC;
  signal rx_sequence_error_reg_i_2_n_0 : STD_LOGIC;
  signal rx_sequence_error_reg_i_3_n_0 : STD_LOGIC;
  signal rx_sequence_error_reg_i_4_n_0 : STD_LOGIC;
  signal scrambler_state_reg : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \xgmii_rxc_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxc_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxc_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxc_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxc_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxc_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxc_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxc_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxc_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxc_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxc_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxc_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxc_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxc_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxc_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[24]_i_10_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[24]_i_11_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[24]_i_12_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[24]_i_9_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[32]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[32]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[32]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[32]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[32]_i_8_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[33]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[33]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[33]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[33]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[33]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[33]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[33]_i_8_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[33]_i_9_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[34]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[34]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[34]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[34]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[35]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[35]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[35]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[35]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[35]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[36]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[36]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[36]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[36]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[36]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[36]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[36]_i_8_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[36]_i_9_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[37]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[37]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[37]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[37]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[38]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[38]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[38]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[38]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[38]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[38]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[39]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[39]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[39]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[39]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[39]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[39]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[40]_i_10_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[40]_i_11_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[40]_i_12_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[40]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[40]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[40]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[40]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[40]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[40]_i_8_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[40]_i_9_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[41]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[41]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[41]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[41]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[41]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[41]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[41]_i_8_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[42]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[42]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[42]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[42]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[43]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[43]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[43]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[43]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[43]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[44]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[44]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[44]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[44]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[44]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[45]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[45]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[45]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[45]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[45]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[46]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[46]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[47]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[47]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[47]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[47]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[47]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[48]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[48]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[48]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[48]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[48]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[48]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[48]_i_8_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[49]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[49]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[49]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[49]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[49]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[49]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[50]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[50]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[50]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[50]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[51]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[51]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[51]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[51]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[52]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[52]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[52]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[52]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[52]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[52]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[53]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[53]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[53]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[53]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[54]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[54]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[54]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[54]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[55]_i_10_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[55]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[55]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[55]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[55]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[55]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[55]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[55]_i_8_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[55]_i_9_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[56]_i_10_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[56]_i_11_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[56]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[56]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[56]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[56]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[56]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[56]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[56]_i_8_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[56]_i_9_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[57]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[57]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[57]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[57]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[57]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[59]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[59]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[60]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[60]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[60]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[60]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[60]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[60]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[60]_i_8_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[61]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[61]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[61]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[62]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[62]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[62]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[63]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[63]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[63]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[63]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[63]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \xgmii_rxd_reg_reg[32]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_10 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_16 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_17 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_18 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_21 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_22 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_24 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_25 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_26 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_28 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_29 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_30 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_32 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_33 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_35 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_38 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_39 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_42 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_43 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_44 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_45 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_46 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_47 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_48 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_49 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of rx_bad_block_reg_i_5 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of rx_sequence_error_reg_i_1 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of rx_sequence_error_reg_i_3 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \xgmii_rxc_reg[0]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \xgmii_rxc_reg[0]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \xgmii_rxc_reg[0]_i_4\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \xgmii_rxc_reg[1]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \xgmii_rxc_reg[1]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \xgmii_rxc_reg[1]_i_4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \xgmii_rxc_reg[2]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \xgmii_rxc_reg[4]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \xgmii_rxc_reg[4]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \xgmii_rxc_reg[6]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \xgmii_rxc_reg[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \xgmii_rxc_reg[7]_i_4\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[0]_i_12\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[0]_i_9\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[11]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[11]_i_4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[12]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[12]_i_5\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[12]_i_7\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[13]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[13]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[13]_i_5\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[14]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[15]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[15]_i_3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[16]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[16]_i_5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[16]_i_6\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[16]_i_8\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[17]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[17]_i_4\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[18]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[18]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[1]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[1]_i_6\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[21]_i_4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[22]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[22]_i_5\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[22]_i_6\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[23]_i_4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[24]_i_10\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[24]_i_11\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[24]_i_12\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[24]_i_7\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[24]_i_8\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[24]_i_9\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[25]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[25]_i_4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[25]_i_6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[26]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[26]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[27]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[28]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[29]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[2]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[30]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[30]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[31]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[32]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[33]_i_4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[33]_i_5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[33]_i_7\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[34]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[34]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[34]_i_5\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[35]_i_4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[35]_i_5\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[35]_i_6\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[36]_i_4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[36]_i_6\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[36]_i_8\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[36]_i_9\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[37]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[37]_i_5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[38]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[38]_i_6\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[38]_i_7\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[39]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[39]_i_3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[39]_i_6\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[3]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[3]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[40]_i_10\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[40]_i_12\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[40]_i_5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[40]_i_9\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[41]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[41]_i_4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[41]_i_5\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[41]_i_8\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[42]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[42]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[42]_i_4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[43]_i_3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[43]_i_4\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[43]_i_6\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[44]_i_5\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[44]_i_6\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[45]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[45]_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[45]_i_5\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[45]_i_6\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[47]_i_6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[48]_i_8\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[49]_i_5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[49]_i_7\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[4]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[4]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[50]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[50]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[51]_i_5\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[52]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[52]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[52]_i_6\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[52]_i_7\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[53]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[53]_i_5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[54]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[54]_i_5\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[55]_i_10\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[55]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[55]_i_4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[55]_i_6\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[56]_i_4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[56]_i_5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[56]_i_6\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[56]_i_7\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[57]_i_3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[57]_i_6\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[5]_i_4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[60]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[60]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[60]_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[60]_i_6\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[60]_i_8\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[61]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[61]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[63]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[63]_i_4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[6]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[8]_i_12\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[8]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[8]_i_7\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[8]_i_8\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[8]_i_9\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \xgmii_rxd_reg[9]_i_3\ : label is "soft_lutpair144";
begin
  \encoded_rx_hdr_reg_reg[1]_3\ <= \^encoded_rx_hdr_reg_reg[1]_3\;
  rx_block_lock_reg_reg <= \^rx_block_lock_reg_reg\;
descrambler_inst: entity work.eth_10g_0_lfsr
     port map (
      D(63 downto 0) => descrambled_rx_data(63 downto 0),
      Q(57 downto 0) => scrambler_state_reg(57 downto 0),
      gtwiz_userdata_rx_out(63 downto 0) => gtwiz_userdata_rx_out(63 downto 0)
    );
\encoded_rx_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(0),
      Q => \encoded_rx_data_reg_reg_n_0_[0]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(10),
      Q => sel0(2),
      R => '0'
    );
\encoded_rx_data_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(11),
      Q => sel0(3),
      R => '0'
    );
\encoded_rx_data_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(12),
      Q => sel0(4),
      R => '0'
    );
\encoded_rx_data_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(13),
      Q => sel0(5),
      R => '0'
    );
\encoded_rx_data_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(14),
      Q => sel0(6),
      R => '0'
    );
\encoded_rx_data_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(15),
      Q => \encoded_rx_data_reg_reg_n_0_[15]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(16),
      Q => \encoded_rx_data_reg_reg_n_0_[16]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(17),
      Q => \encoded_rx_data_reg_reg_n_0_[17]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(18),
      Q => \encoded_rx_data_reg_reg_n_0_[18]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(19),
      Q => \encoded_rx_data_reg_reg_n_0_[19]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(1),
      Q => \encoded_rx_data_reg_reg_n_0_[1]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(20),
      Q => \encoded_rx_data_reg_reg_n_0_[20]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(21),
      Q => \encoded_rx_data_reg_reg_n_0_[21]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(22),
      Q => \encoded_rx_data_reg_reg_n_0_[22]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(23),
      Q => \encoded_rx_data_reg_reg_n_0_[23]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(24),
      Q => \encoded_rx_data_reg_reg_n_0_[24]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(25),
      Q => \encoded_rx_data_reg_reg_n_0_[25]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(26),
      Q => \encoded_rx_data_reg_reg_n_0_[26]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(27),
      Q => \encoded_rx_data_reg_reg_n_0_[27]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(28),
      Q => \encoded_rx_data_reg_reg_n_0_[28]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(29),
      Q => \encoded_rx_data_reg_reg_n_0_[29]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(2),
      Q => \encoded_rx_data_reg_reg_n_0_[2]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(30),
      Q => \encoded_rx_data_reg_reg_n_0_[30]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(31),
      Q => \encoded_rx_data_reg_reg_n_0_[31]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(32),
      Q => encoded_rx_data(32),
      R => '0'
    );
\encoded_rx_data_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(33),
      Q => encoded_rx_data(33),
      R => '0'
    );
\encoded_rx_data_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(34),
      Q => encoded_rx_data(34),
      R => '0'
    );
\encoded_rx_data_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(35),
      Q => encoded_rx_data(35),
      R => '0'
    );
\encoded_rx_data_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(36),
      Q => encoded_rx_data(36),
      R => '0'
    );
\encoded_rx_data_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(37),
      Q => encoded_rx_data(37),
      R => '0'
    );
\encoded_rx_data_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(38),
      Q => encoded_rx_data(38),
      R => '0'
    );
\encoded_rx_data_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(39),
      Q => encoded_rx_data(39),
      R => '0'
    );
\encoded_rx_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(3),
      Q => \encoded_rx_data_reg_reg_n_0_[3]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(40),
      Q => \encoded_rx_data_reg_reg_n_0_[40]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(41),
      Q => \encoded_rx_data_reg_reg_n_0_[41]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(42),
      Q => \encoded_rx_data_reg_reg_n_0_[42]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(43),
      Q => \encoded_rx_data_reg_reg_n_0_[43]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(44),
      Q => \encoded_rx_data_reg_reg_n_0_[44]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(45),
      Q => \encoded_rx_data_reg_reg_n_0_[45]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(46),
      Q => \encoded_rx_data_reg_reg_n_0_[46]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(47),
      Q => \encoded_rx_data_reg_reg_n_0_[47]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(48),
      Q => \encoded_rx_data_reg_reg_n_0_[48]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(49),
      Q => \encoded_rx_data_reg_reg_n_0_[49]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(4),
      Q => \encoded_rx_data_reg_reg_n_0_[4]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(50),
      Q => \encoded_rx_data_reg_reg_n_0_[50]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(51),
      Q => \encoded_rx_data_reg_reg_n_0_[51]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(52),
      Q => \encoded_rx_data_reg_reg_n_0_[52]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(53),
      Q => \encoded_rx_data_reg_reg_n_0_[53]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(54),
      Q => \encoded_rx_data_reg_reg_n_0_[54]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(55),
      Q => \encoded_rx_data_reg_reg_n_0_[55]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(56),
      Q => \encoded_rx_data_reg_reg_n_0_[56]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(57),
      Q => \encoded_rx_data_reg_reg_n_0_[57]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(58),
      Q => \encoded_rx_data_reg_reg_n_0_[58]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(59),
      Q => \encoded_rx_data_reg_reg_n_0_[59]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(5),
      Q => \encoded_rx_data_reg_reg_n_0_[5]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(60),
      Q => \encoded_rx_data_reg_reg_n_0_[60]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(61),
      Q => \encoded_rx_data_reg_reg_n_0_[61]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(62),
      Q => \encoded_rx_data_reg_reg_n_0_[62]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(63),
      Q => \encoded_rx_data_reg_reg_n_0_[63]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(6),
      Q => \encoded_rx_data_reg_reg_n_0_[6]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(7),
      Q => \encoded_rx_data_reg_reg_n_0_[7]\,
      R => '0'
    );
\encoded_rx_data_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(8),
      Q => sel0(0),
      R => '0'
    );
\encoded_rx_data_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => descrambled_rx_data(9),
      Q => sel0(1),
      R => '0'
    );
\encoded_rx_hdr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxheader_out(1),
      Q => encoded_rx_hdr(0),
      R => '0'
    );
\encoded_rx_hdr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxheader_out(0),
      Q => encoded_rx_hdr(1),
      R => '0'
    );
eth_phy_10g_rx_ber_mon_inst: entity work.eth_10g_0_eth_phy_10g_rx_ber_mon
     port map (
      CLK => CLK,
      Q(0) => Q(0),
      \ber_count_reg_reg[0]_0\(0) => \ber_count_reg_reg[0]\(0),
      phy_rx_high_ber => phy_rx_high_ber,
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      \time_count_reg_reg[49]_0\ => \time_count_reg_reg[49]\
    );
eth_phy_10g_rx_frame_sync_inst: entity work.eth_10g_0_eth_phy_10g_rx_frame_sync
     port map (
      CLK => CLK,
      E(0) => block_error_count_next,
      Q(0) => Q(0),
      \block_error_count_reg_reg[9]\ => eth_phy_10g_rx_watchdog_inst_n_1,
      phy_rx_bad_block => phy_rx_bad_block,
      phy_rx_sequence_error => phy_rx_sequence_error,
      rx_block_lock_reg_reg_0 => \^rx_block_lock_reg_reg\,
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      serdes_rx_bitslip_reg_reg_0 => serdes_rx_bitslip_reg_reg
    );
eth_phy_10g_rx_watchdog_inst: entity work.eth_10g_0_eth_phy_10g_rx_watchdog
     port map (
      CLK => CLK,
      E(0) => \time_count_reg_reg[13]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \block_error_count_reg_reg[7]_0\ => eth_phy_10g_rx_watchdog_inst_n_1,
      \block_error_count_reg_reg[9]_0\(0) => block_error_count_next,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      saw_ctrl_sh_reg_reg_0 => \^rx_block_lock_reg_reg\
    );
frame_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => encoded_rx_hdr(1),
      I2 => encoded_rx_hdr(0),
      I3 => frame_reg_i_2_n_0,
      I4 => frame_reg,
      O => \encoded_rx_data_reg_reg[7]_1\
    );
frame_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFBFFFFBEFBC33F"
    )
        port map (
      I0 => frame_reg_i_3_n_0,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I5 => frame_reg_i_4_n_0,
      O => frame_reg_i_2_n_0
    );
frame_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFBDDEEFFFFBF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[1]\,
      O => frame_reg_i_3_n_0
    );
frame_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFDB9FBD97FFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[3]\,
      O => frame_reg_i_4_n_0
    );
rx_bad_block_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => rx_bad_block_reg_i_2_n_0,
      I1 => rx_bad_block_reg_i_3_n_0,
      I2 => rx_bad_block_reg_i_4_n_0,
      I3 => rx_bad_block_reg_i_5_n_0,
      I4 => rx_bad_block_reg_i_6_n_0,
      I5 => \xgmii_rxc_reg[6]_i_2_n_0\,
      O => \encoded_rx_data_reg_reg[4]_0\
    );
rx_bad_block_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => rx_bad_block_reg_i_10_n_0
    );
rx_bad_block_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF10"
    )
        port map (
      I0 => rx_bad_block_reg_i_22_n_0,
      I1 => rx_bad_block_reg_i_24_n_0,
      I2 => rx_bad_block_reg_i_23_n_0,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => rx_bad_block_reg_i_11_n_0
    );
rx_bad_block_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => encoded_rx_data(37),
      I3 => encoded_rx_data(36),
      I4 => encoded_rx_data(38),
      I5 => encoded_rx_data(39),
      O => rx_bad_block_reg_i_12_n_0
    );
rx_bad_block_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A202"
    )
        port map (
      I0 => rx_bad_block_reg_i_23_n_0,
      I1 => rx_bad_block_reg_i_25_n_0,
      I2 => rx_bad_block_reg_i_26_n_0,
      I3 => sel0(2),
      I4 => rx_bad_block_reg_i_27_n_0,
      I5 => rx_bad_block_reg_i_22_n_0,
      O => rx_bad_block_reg_i_13_n_0
    );
rx_bad_block_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"530053F0"
    )
        port map (
      I0 => rx_bad_block_reg_i_20_n_0,
      I1 => \xgmii_rxd_reg[38]_i_7_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => rx_bad_block_reg_i_23_n_0,
      O => rx_bad_block_reg_i_14_n_0
    );
rx_bad_block_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020020002200"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => rx_bad_block_reg_i_28_n_0,
      I5 => rx_bad_block_reg_i_29_n_0,
      O => rx_bad_block_reg_i_15_n_0
    );
rx_bad_block_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => rx_bad_block_reg_i_16_n_0
    );
rx_bad_block_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[47]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[46]\,
      O => rx_bad_block_reg_i_17_n_0
    );
rx_bad_block_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[47]\,
      O => rx_bad_block_reg_i_18_n_0
    );
rx_bad_block_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEF77FF77FEFFE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[43]\,
      I1 => rx_bad_block_reg_i_30_n_0,
      I2 => \encoded_rx_data_reg_reg_n_0_[47]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[46]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[44]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[45]\,
      O => rx_bad_block_reg_i_19_n_0
    );
rx_bad_block_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000060000600660"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \xgmii_rxd_reg[28]_i_3_n_0\,
      I5 => rx_bad_block_reg_i_7_n_0,
      O => rx_bad_block_reg_i_2_n_0
    );
rx_bad_block_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004540"
    )
        port map (
      I0 => rx_bad_block_reg_i_31_n_0,
      I1 => \encoded_rx_data_reg_reg_n_0_[59]\,
      I2 => rx_bad_block_reg_i_32_n_0,
      I3 => rx_bad_block_reg_i_33_n_0,
      I4 => rx_bad_block_reg_i_34_n_0,
      I5 => rx_bad_block_reg_i_35_n_0,
      O => rx_bad_block_reg_i_20_n_0
    );
rx_bad_block_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBBBBEA"
    )
        port map (
      I0 => rx_bad_block_reg_i_36_n_0,
      I1 => encoded_rx_data(38),
      I2 => encoded_rx_data(39),
      I3 => \encoded_rx_data_reg_reg_n_0_[41]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[40]\,
      O => rx_bad_block_reg_i_21_n_0
    );
rx_bad_block_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC338"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[18]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[19]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[20]\,
      I4 => rx_bad_block_reg_i_37_n_0,
      O => rx_bad_block_reg_i_22_n_0
    );
rx_bad_block_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D900"
    )
        port map (
      I0 => rx_bad_block_reg_i_38_n_0,
      I1 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I2 => rx_bad_block_reg_i_39_n_0,
      I3 => rx_bad_block_reg_i_40_n_0,
      I4 => rx_bad_block_reg_i_41_n_0,
      I5 => rx_bad_block_reg_i_42_n_0,
      O => rx_bad_block_reg_i_23_n_0
    );
rx_bad_block_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC338"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(4),
      I3 => sel0(5),
      I4 => rx_bad_block_reg_i_27_n_0,
      O => rx_bad_block_reg_i_24_n_0
    );
rx_bad_block_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(4),
      I2 => sel0(3),
      O => rx_bad_block_reg_i_25_n_0
    );
rx_bad_block_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(4),
      O => rx_bad_block_reg_i_26_n_0
    );
rx_bad_block_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEF77FF77FEFFE"
    )
        port map (
      I0 => sel0(0),
      I1 => rx_bad_block_reg_i_43_n_0,
      I2 => sel0(4),
      I3 => sel0(3),
      I4 => sel0(1),
      I5 => sel0(2),
      O => rx_bad_block_reg_i_27_n_0
    );
rx_bad_block_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AA0A02A"
    )
        port map (
      I0 => rx_bad_block_reg_i_40_n_0,
      I1 => encoded_rx_data(32),
      I2 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I3 => encoded_rx_data(33),
      I4 => encoded_rx_data(34),
      O => rx_bad_block_reg_i_28_n_0
    );
rx_bad_block_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005AA7"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[59]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[60]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I4 => rx_bad_block_reg_i_31_n_0,
      O => rx_bad_block_reg_i_29_n_0
    );
rx_bad_block_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555545445555"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => rx_bad_block_reg_i_8_n_0,
      I2 => rx_bad_block_reg_i_9_n_0,
      I3 => rx_bad_block_reg_i_10_n_0,
      I4 => rx_bad_block_reg_i_11_n_0,
      I5 => rx_bad_block_reg_i_12_n_0,
      O => rx_bad_block_reg_i_3_n_0
    );
rx_bad_block_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[49]\,
      O => rx_bad_block_reg_i_30_n_0
    );
rx_bad_block_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEF77FF77FEFFE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[57]\,
      I1 => rx_bad_block_reg_i_44_n_0,
      I2 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[60]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[58]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[59]\,
      O => rx_bad_block_reg_i_31_n_0
    );
rx_bad_block_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[61]\,
      O => rx_bad_block_reg_i_32_n_0
    );
rx_bad_block_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[60]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[59]\,
      O => rx_bad_block_reg_i_33_n_0
    );
rx_bad_block_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEF77FF77FEFFE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[50]\,
      I1 => rx_bad_block_reg_i_45_n_0,
      I2 => \encoded_rx_data_reg_reg_n_0_[54]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[53]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[51]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[52]\,
      O => rx_bad_block_reg_i_34_n_0
    );
rx_bad_block_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C338"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[53]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[52]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[55]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[54]\,
      O => rx_bad_block_reg_i_35_n_0
    );
rx_bad_block_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEF77FF77FEFFE"
    )
        port map (
      I0 => encoded_rx_data(36),
      I1 => rx_bad_block_reg_i_46_n_0,
      I2 => encoded_rx_data(39),
      I3 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I4 => encoded_rx_data(37),
      I5 => encoded_rx_data(38),
      O => rx_bad_block_reg_i_36_n_0
    );
rx_bad_block_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEF77FF77FEFFE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[15]\,
      I1 => rx_bad_block_reg_i_47_n_0,
      I2 => \encoded_rx_data_reg_reg_n_0_[19]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[18]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[16]\,
      O => rx_bad_block_reg_i_37_n_0
    );
rx_bad_block_reg_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => encoded_rx_data(34),
      I1 => encoded_rx_data(33),
      O => rx_bad_block_reg_i_38_n_0
    );
rx_bad_block_reg_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => encoded_rx_data(32),
      I1 => encoded_rx_data(33),
      O => rx_bad_block_reg_i_39_n_0
    );
rx_bad_block_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800880008"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => rx_bad_block_reg_i_13_n_0,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I5 => rx_bad_block_reg_i_7_n_0,
      O => rx_bad_block_reg_i_4_n_0
    );
rx_bad_block_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001088008801001"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[29]\,
      I1 => rx_bad_block_reg_i_48_n_0,
      I2 => encoded_rx_data(33),
      I3 => encoded_rx_data(32),
      I4 => \encoded_rx_data_reg_reg_n_0_[30]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[31]\,
      O => rx_bad_block_reg_i_40_n_0
    );
rx_bad_block_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEF77FF77FEFFE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[22]\,
      I1 => rx_bad_block_reg_i_49_n_0,
      I2 => \encoded_rx_data_reg_reg_n_0_[25]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[26]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[23]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[24]\,
      O => rx_bad_block_reg_i_41_n_0
    );
rx_bad_block_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9686"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[26]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[27]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[25]\,
      O => rx_bad_block_reg_i_42_n_0
    );
rx_bad_block_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(5),
      O => rx_bad_block_reg_i_43_n_0
    );
rx_bad_block_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[63]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[62]\,
      O => rx_bad_block_reg_i_44_n_0
    );
rx_bad_block_reg_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[56]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[55]\,
      O => rx_bad_block_reg_i_45_n_0
    );
rx_bad_block_reg_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[42]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[41]\,
      O => rx_bad_block_reg_i_46_n_0
    );
rx_bad_block_reg_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[21]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[20]\,
      O => rx_bad_block_reg_i_47_n_0
    );
rx_bad_block_reg_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => encoded_rx_data(35),
      I1 => encoded_rx_data(34),
      O => rx_bad_block_reg_i_48_n_0
    );
rx_bad_block_reg_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[28]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[27]\,
      O => rx_bad_block_reg_i_49_n_0
    );
rx_bad_block_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => rx_bad_block_reg_i_14_n_0,
      I3 => rx_bad_block_reg_i_15_n_0,
      I4 => \xgmii_rxd_reg[57]_i_2_n_0\,
      O => rx_bad_block_reg_i_5_n_0
    );
rx_bad_block_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000113300001FFF"
    )
        port map (
      I0 => rx_bad_block_reg_i_13_n_0,
      I1 => \xgmii_rxd_reg[17]_i_4_n_0\,
      I2 => \xgmii_rxd_reg[28]_i_3_n_0\,
      I3 => rx_bad_block_reg_i_7_n_0,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I5 => rx_bad_block_reg_i_16_n_0,
      O => rx_bad_block_reg_i_6_n_0
    );
rx_bad_block_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000D10000"
    )
        port map (
      I0 => rx_bad_block_reg_i_17_n_0,
      I1 => rx_bad_block_reg_i_18_n_0,
      I2 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I3 => rx_bad_block_reg_i_19_n_0,
      I4 => rx_bad_block_reg_i_20_n_0,
      I5 => rx_bad_block_reg_i_21_n_0,
      O => rx_bad_block_reg_i_7_n_0
    );
rx_bad_block_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100010101010"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => rx_bad_block_reg_i_21_n_0,
      I4 => rx_bad_block_reg_i_22_n_0,
      I5 => rx_bad_block_reg_i_23_n_0,
      O => rx_bad_block_reg_i_8_n_0
    );
rx_bad_block_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220200202222002"
    )
        port map (
      I0 => rx_bad_block_reg_i_20_n_0,
      I1 => rx_bad_block_reg_i_19_n_0,
      I2 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[47]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[46]\,
      O => rx_bad_block_reg_i_9_n_0
    );
rx_sequence_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => rx_sequence_error_reg_i_2_n_0,
      O => \encoded_rx_hdr_reg_reg[1]_2\
    );
rx_sequence_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7314FFFF7FD7FF"
    )
        port map (
      I0 => rx_sequence_error_reg_i_3_n_0,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => frame_reg,
      I5 => rx_sequence_error_reg_i_4_n_0,
      O => rx_sequence_error_reg_i_2_n_0
    );
rx_sequence_error_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I1 => frame_reg_i_4_n_0,
      O => rx_sequence_error_reg_i_3_n_0
    );
rx_sequence_error_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I1 => frame_reg_i_3_n_0,
      O => rx_sequence_error_reg_i_4_n_0
    );
\scrambler_state_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(57),
      Q => scrambler_state_reg(0),
      R => '0'
    );
\scrambler_state_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(47),
      Q => scrambler_state_reg(10),
      R => '0'
    );
\scrambler_state_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(46),
      Q => scrambler_state_reg(11),
      R => '0'
    );
\scrambler_state_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(45),
      Q => scrambler_state_reg(12),
      R => '0'
    );
\scrambler_state_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(44),
      Q => scrambler_state_reg(13),
      R => '0'
    );
\scrambler_state_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(43),
      Q => scrambler_state_reg(14),
      R => '0'
    );
\scrambler_state_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(42),
      Q => scrambler_state_reg(15),
      R => '0'
    );
\scrambler_state_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(41),
      Q => scrambler_state_reg(16),
      R => '0'
    );
\scrambler_state_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(40),
      Q => scrambler_state_reg(17),
      R => '0'
    );
\scrambler_state_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(39),
      Q => scrambler_state_reg(18),
      R => '0'
    );
\scrambler_state_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(38),
      Q => scrambler_state_reg(19),
      R => '0'
    );
\scrambler_state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(56),
      Q => scrambler_state_reg(1),
      R => '0'
    );
\scrambler_state_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(37),
      Q => scrambler_state_reg(20),
      R => '0'
    );
\scrambler_state_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(36),
      Q => scrambler_state_reg(21),
      R => '0'
    );
\scrambler_state_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(35),
      Q => scrambler_state_reg(22),
      R => '0'
    );
\scrambler_state_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(34),
      Q => scrambler_state_reg(23),
      R => '0'
    );
\scrambler_state_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(33),
      Q => scrambler_state_reg(24),
      R => '0'
    );
\scrambler_state_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(32),
      Q => scrambler_state_reg(25),
      R => '0'
    );
\scrambler_state_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(31),
      Q => scrambler_state_reg(26),
      R => '0'
    );
\scrambler_state_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(30),
      Q => scrambler_state_reg(27),
      R => '0'
    );
\scrambler_state_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(29),
      Q => scrambler_state_reg(28),
      R => '0'
    );
\scrambler_state_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(28),
      Q => scrambler_state_reg(29),
      R => '0'
    );
\scrambler_state_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(55),
      Q => scrambler_state_reg(2),
      R => '0'
    );
\scrambler_state_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(27),
      Q => scrambler_state_reg(30),
      R => '0'
    );
\scrambler_state_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(26),
      Q => scrambler_state_reg(31),
      R => '0'
    );
\scrambler_state_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(25),
      Q => scrambler_state_reg(32),
      R => '0'
    );
\scrambler_state_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(24),
      Q => scrambler_state_reg(33),
      R => '0'
    );
\scrambler_state_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(23),
      Q => scrambler_state_reg(34),
      R => '0'
    );
\scrambler_state_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(22),
      Q => scrambler_state_reg(35),
      R => '0'
    );
\scrambler_state_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(21),
      Q => scrambler_state_reg(36),
      R => '0'
    );
\scrambler_state_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(20),
      Q => scrambler_state_reg(37),
      R => '0'
    );
\scrambler_state_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(19),
      Q => scrambler_state_reg(38),
      R => '0'
    );
\scrambler_state_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(18),
      Q => scrambler_state_reg(39),
      R => '0'
    );
\scrambler_state_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(54),
      Q => scrambler_state_reg(3),
      R => '0'
    );
\scrambler_state_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(17),
      Q => scrambler_state_reg(40),
      R => '0'
    );
\scrambler_state_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(16),
      Q => scrambler_state_reg(41),
      R => '0'
    );
\scrambler_state_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(15),
      Q => scrambler_state_reg(42),
      R => '0'
    );
\scrambler_state_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(14),
      Q => scrambler_state_reg(43),
      R => '0'
    );
\scrambler_state_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(13),
      Q => scrambler_state_reg(44),
      R => '0'
    );
\scrambler_state_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(12),
      Q => scrambler_state_reg(45),
      R => '0'
    );
\scrambler_state_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(11),
      Q => scrambler_state_reg(46),
      R => '0'
    );
\scrambler_state_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(10),
      Q => scrambler_state_reg(47),
      R => '0'
    );
\scrambler_state_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(9),
      Q => scrambler_state_reg(48),
      R => '0'
    );
\scrambler_state_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(8),
      Q => scrambler_state_reg(49),
      R => '0'
    );
\scrambler_state_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(53),
      Q => scrambler_state_reg(4),
      R => '0'
    );
\scrambler_state_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(7),
      Q => scrambler_state_reg(50),
      R => '0'
    );
\scrambler_state_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(6),
      Q => scrambler_state_reg(51),
      R => '0'
    );
\scrambler_state_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(5),
      Q => scrambler_state_reg(52),
      R => '0'
    );
\scrambler_state_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(4),
      Q => scrambler_state_reg(53),
      R => '0'
    );
\scrambler_state_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(3),
      Q => scrambler_state_reg(54),
      R => '0'
    );
\scrambler_state_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(2),
      Q => scrambler_state_reg(55),
      R => '0'
    );
\scrambler_state_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(1),
      Q => scrambler_state_reg(56),
      R => '0'
    );
\scrambler_state_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(0),
      Q => scrambler_state_reg(57),
      R => '0'
    );
\scrambler_state_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(52),
      Q => scrambler_state_reg(5),
      R => '0'
    );
\scrambler_state_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(51),
      Q => scrambler_state_reg(6),
      R => '0'
    );
\scrambler_state_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(50),
      Q => scrambler_state_reg(7),
      R => '0'
    );
\scrambler_state_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(49),
      Q => scrambler_state_reg(8),
      R => '0'
    );
\scrambler_state_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_userdata_rx_out(48),
      Q => scrambler_state_reg(9),
      R => '0'
    );
\xgmii_rxc_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFFFFFFFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \xgmii_rxc_reg[0]_i_2_n_0\,
      I2 => \xgmii_rxc_reg[0]_i_3_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \xgmii_rxc_reg[0]_i_4_n_0\,
      I5 => \xgmii_rxc_reg[6]_i_2_n_0\,
      O => \encoded_rx_data_reg_reg[5]_0\
    );
\xgmii_rxc_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxc_reg[0]_i_2_n_0\
    );
\xgmii_rxc_reg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[2]\,
      O => \xgmii_rxc_reg[0]_i_3_n_0\
    );
\xgmii_rxc_reg[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EDBBDEF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxc_reg[0]_i_4_n_0\
    );
\xgmii_rxc_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \xgmii_rxc_reg[1]_i_2_n_0\,
      I1 => \xgmii_rxd_reg[2]_i_3_n_0\,
      I2 => \xgmii_rxc_reg[1]_i_3_n_0\,
      I3 => \xgmii_rxc_reg[1]_i_4_n_0\,
      I4 => encoded_rx_hdr(1),
      I5 => encoded_rx_hdr(0),
      O => \encoded_rx_hdr_reg_reg[1]_0\
    );
\xgmii_rxc_reg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69A6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxc_reg[1]_i_2_n_0\
    );
\xgmii_rxc_reg[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[2]\,
      O => \xgmii_rxc_reg[1]_i_3_n_0\
    );
\xgmii_rxc_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"67999FFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxc_reg[1]_i_4_n_0\
    );
\xgmii_rxc_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \xgmii_rxc_reg[2]_i_2_n_0\,
      I1 => \xgmii_rxc_reg[2]_i_3_n_0\,
      I2 => encoded_rx_hdr(1),
      I3 => encoded_rx_hdr(0),
      O => \encoded_rx_hdr_reg_reg[1]_1\
    );
\xgmii_rxc_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFDFEB7EFFBFFDF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxc_reg[2]_i_2_n_0\
    );
\xgmii_rxc_reg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CF7CBFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxc_reg[2]_i_3_n_0\
    );
\xgmii_rxc_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF7F77FFFFFFFFF"
    )
        port map (
      I0 => \xgmii_rxc_reg[3]_i_2_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I5 => \xgmii_rxc_reg[6]_i_2_n_0\,
      O => \encoded_rx_data_reg_reg[6]_1\
    );
\xgmii_rxc_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000021010020480"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[1]\,
      O => \xgmii_rxc_reg[3]_i_2_n_0\
    );
\xgmii_rxc_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF7F77FFFFFFFFF"
    )
        port map (
      I0 => \xgmii_rxc_reg[4]_i_2_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I5 => \xgmii_rxc_reg[6]_i_2_n_0\,
      O => \encoded_rx_data_reg_reg[6]_0\
    );
\xgmii_rxc_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009420"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \xgmii_rxc_reg[4]_i_3_n_0\,
      O => \xgmii_rxc_reg[4]_i_2_n_0\
    );
\xgmii_rxc_reg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FF5F6F6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[1]\,
      O => \xgmii_rxc_reg[4]_i_3_n_0\
    );
\xgmii_rxc_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69DEFFFFFFFFFFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \xgmii_rxd_reg[42]_i_3_n_0\,
      I5 => \xgmii_rxc_reg[6]_i_2_n_0\,
      O => \encoded_rx_data_reg_reg[2]_0\
    );
\xgmii_rxc_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEEFFFFFFFF"
    )
        port map (
      I0 => \xgmii_rxd_reg[50]_i_3_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \xgmii_rxd_reg[50]_i_2_n_0\,
      I5 => \xgmii_rxc_reg[6]_i_2_n_0\,
      O => \encoded_rx_data_reg_reg[7]_0\
    );
\xgmii_rxc_reg[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => encoded_rx_hdr(0),
      I1 => encoded_rx_hdr(1),
      O => \xgmii_rxc_reg[6]_i_2_n_0\
    );
\xgmii_rxc_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      O => \^encoded_rx_hdr_reg_reg[1]_3\
    );
\xgmii_rxc_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEBBBFFFFFFFF"
    )
        port map (
      I0 => \xgmii_rxc_reg[7]_i_3_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => encoded_rx_hdr(1),
      I5 => encoded_rx_hdr(0),
      O => \encoded_rx_data_reg_reg[2]_1\
    );
\xgmii_rxc_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFEEFFFFFFFFF"
    )
        port map (
      I0 => \xgmii_rxc_reg[7]_i_4_n_0\,
      I1 => \xgmii_rxc_reg[0]_i_3_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I3 => \xgmii_rxc_reg[7]_i_5_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I5 => \xgmii_rxd_reg[60]_i_2_n_0\,
      O => \xgmii_rxc_reg[7]_i_3_n_0\
    );
\xgmii_rxc_reg[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxc_reg[7]_i_4_n_0\
    );
\xgmii_rxc_reg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxc_reg[7]_i_5_n_0\
    );
\xgmii_rxd_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CC4700"
    )
        port map (
      I0 => \xgmii_rxd_reg[0]_i_2_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I2 => \xgmii_rxd_reg[0]_i_3_n_0\,
      I3 => encoded_rx_hdr(0),
      I4 => encoded_rx_hdr(1),
      O => D(0)
    );
\xgmii_rxd_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001004040"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[2]\,
      O => \xgmii_rxd_reg[0]_i_10_n_0\
    );
\xgmii_rxd_reg[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF6F"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(6),
      I2 => \xgmii_rxd_reg[17]_i_3_n_0\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sel0(2),
      O => \xgmii_rxd_reg[0]_i_11_n_0\
    );
\xgmii_rxd_reg[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => sel0(0),
      O => \xgmii_rxd_reg[0]_i_12_n_0\
    );
\xgmii_rxd_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFF1FF111FF1F"
    )
        port map (
      I0 => \xgmii_rxd_reg[0]_i_4_n_0\,
      I1 => \xgmii_rxd_reg[0]_i_5_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \xgmii_rxd_reg[0]_i_6_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[0]_i_2_n_0\
    );
\xgmii_rxd_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEE222EEE"
    )
        port map (
      I0 => \xgmii_rxd_reg[0]_i_6_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => sel0(0),
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I5 => \xgmii_rxd_reg[0]_i_7_n_0\,
      O => \xgmii_rxd_reg[0]_i_3_n_0\
    );
\xgmii_rxd_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEFAAAAAAAA"
    )
        port map (
      I0 => \xgmii_rxd_reg[0]_i_8_n_0\,
      I1 => sel0(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \xgmii_rxd_reg[0]_i_9_n_0\,
      I5 => \xgmii_rxd_reg[0]_i_10_n_0\,
      O => \xgmii_rxd_reg[0]_i_4_n_0\
    );
\xgmii_rxd_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[0]_i_5_n_0\
    );
\xgmii_rxd_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFE0000BFFEBFFE"
    )
        port map (
      I0 => \xgmii_rxd_reg[0]_i_11_n_0\,
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => sel0(4),
      I4 => \xgmii_rxd_reg[0]_i_12_n_0\,
      I5 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[0]_i_6_n_0\
    );
\xgmii_rxd_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7FDBFFBDFFFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[3]\,
      O => \xgmii_rxd_reg[0]_i_7_n_0\
    );
\xgmii_rxd_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000040000400040"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[0]_i_8_n_0\
    );
\xgmii_rxd_reg[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[0]_i_9_n_0\
    );
\xgmii_rxd_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => sel0(2),
      I3 => \xgmii_rxd_reg[10]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[18]_i_3_n_0\,
      O => D(10)
    );
\xgmii_rxd_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8D8FFDDFFFFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[18]\,
      I2 => sel0(2),
      I3 => \xgmii_rxd_reg[36]_i_4_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[10]_i_2_n_0\
    );
\xgmii_rxd_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => sel0(3),
      I3 => \xgmii_rxd_reg[11]_i_2_n_0\,
      O => D(11)
    );
\xgmii_rxd_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3000000F3F3F2F2"
    )
        port map (
      I0 => \xgmii_rxd_reg[11]_i_3_n_0\,
      I1 => \xgmii_rxd_reg[11]_i_4_n_0\,
      I2 => \xgmii_rxd_reg[12]_i_3_n_0\,
      I3 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I4 => \xgmii_rxd_reg[11]_i_5_n_0\,
      I5 => \xgmii_rxd_reg[12]_i_2_n_0\,
      O => \xgmii_rxd_reg[11]_i_2_n_0\
    );
\xgmii_rxd_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2002"
    )
        port map (
      I0 => \xgmii_rxd_reg[12]_i_5_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[15]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[16]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[11]_i_3_n_0\
    );
\xgmii_rxd_reg[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2C0FF"
    )
        port map (
      I0 => sel0(3),
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[19]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[11]_i_4_n_0\
    );
\xgmii_rxd_reg[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[16]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[15]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[19]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[18]\,
      I5 => \xgmii_rxd_reg[11]_i_6_n_0\,
      O => \xgmii_rxd_reg[11]_i_5_n_0\
    );
\xgmii_rxd_reg[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[21]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[20]\,
      O => \xgmii_rxd_reg[11]_i_6_n_0\
    );
\xgmii_rxd_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FD00FD00FDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => sel0(4),
      I3 => \xgmii_rxd_reg[12]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[12]_i_3_n_0\,
      I5 => \xgmii_rxd_reg[12]_i_4_n_0\,
      O => D(12)
    );
\xgmii_rxd_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FF7DFFFF"
    )
        port map (
      I0 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[16]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[15]\,
      I4 => \xgmii_rxd_reg[12]_i_5_n_0\,
      I5 => \xgmii_rxd_reg[17]_i_4_n_0\,
      O => \xgmii_rxd_reg[12]_i_2_n_0\
    );
\xgmii_rxd_reg[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[12]_i_3_n_0\
    );
\xgmii_rxd_reg[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FC202000FCECEC"
    )
        port map (
      I0 => \xgmii_rxd_reg[12]_i_6_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[20]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I5 => sel0(4),
      O => \xgmii_rxd_reg[12]_i_4_n_0\
    );
\xgmii_rxd_reg[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[19]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[18]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[20]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[21]\,
      O => \xgmii_rxd_reg[12]_i_5_n_0\
    );
\xgmii_rxd_reg[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000900000000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[16]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[15]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[21]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[20]\,
      I5 => \xgmii_rxd_reg[12]_i_7_n_0\,
      O => \xgmii_rxd_reg[12]_i_6_n_0\
    );
\xgmii_rxd_reg[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[18]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[19]\,
      O => \xgmii_rxd_reg[12]_i_7_n_0\
    );
\xgmii_rxd_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => sel0(5),
      I3 => \xgmii_rxd_reg[13]_i_2_n_0\,
      O => D(13)
    );
\xgmii_rxd_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F10000000000"
    )
        port map (
      I0 => \xgmii_rxd_reg[17]_i_3_n_0\,
      I1 => \xgmii_rxd_reg[13]_i_3_n_0\,
      I2 => \xgmii_rxd_reg[12]_i_3_n_0\,
      I3 => \xgmii_rxd_reg[17]_i_4_n_0\,
      I4 => \xgmii_rxd_reg[13]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[60]_i_5_n_0\,
      O => \xgmii_rxd_reg[13]_i_2_n_0\
    );
\xgmii_rxd_reg[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2C0FF"
    )
        port map (
      I0 => sel0(5),
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[21]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[13]_i_3_n_0\
    );
\xgmii_rxd_reg[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00408404"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[15]\,
      I1 => \xgmii_rxd_reg[13]_i_5_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[18]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[16]\,
      O => \xgmii_rxd_reg[13]_i_4_n_0\
    );
\xgmii_rxd_reg[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202011"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[20]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[19]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[21]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[18]\,
      O => \xgmii_rxd_reg[13]_i_5_n_0\
    );
\xgmii_rxd_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => sel0(6),
      I3 => \xgmii_rxd_reg[14]_i_2_n_0\,
      O => D(14)
    );
\xgmii_rxd_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F10000000000"
    )
        port map (
      I0 => \xgmii_rxd_reg[17]_i_3_n_0\,
      I1 => \xgmii_rxd_reg[14]_i_3_n_0\,
      I2 => \xgmii_rxd_reg[12]_i_3_n_0\,
      I3 => \xgmii_rxd_reg[17]_i_4_n_0\,
      I4 => \xgmii_rxd_reg[14]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[60]_i_5_n_0\,
      O => \xgmii_rxd_reg[14]_i_2_n_0\
    );
\xgmii_rxd_reg[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2C0FF"
    )
        port map (
      I0 => sel0(6),
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[22]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[14]_i_3_n_0\
    );
\xgmii_rxd_reg[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000001004005"
    )
        port map (
      I0 => \xgmii_rxd_reg[14]_i_5_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[21]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[19]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[20]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[18]\,
      O => \xgmii_rxd_reg[14]_i_4_n_0\
    );
\xgmii_rxd_reg[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE75A7E"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[15]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[19]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[18]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[16]\,
      O => \xgmii_rxd_reg[14]_i_5_n_0\
    );
\xgmii_rxd_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[15]\,
      I3 => \xgmii_rxd_reg[15]_i_2_n_0\,
      O => D(15)
    );
\xgmii_rxd_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300F1000000"
    )
        port map (
      I0 => \xgmii_rxd_reg[17]_i_3_n_0\,
      I1 => \xgmii_rxd_reg[15]_i_3_n_0\,
      I2 => \xgmii_rxd_reg[12]_i_3_n_0\,
      I3 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I4 => \xgmii_rxd_reg[17]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[15]_i_4_n_0\,
      O => \xgmii_rxd_reg[15]_i_2_n_0\
    );
\xgmii_rxd_reg[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2C0FF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[15]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[23]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[15]_i_3_n_0\
    );
\xgmii_rxd_reg[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \xgmii_rxd_reg[15]_i_5_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[16]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[15]\,
      O => \xgmii_rxd_reg[15]_i_4_n_0\
    );
\xgmii_rxd_reg[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004100000000481"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[21]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[16]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[18]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[19]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[20]\,
      O => \xgmii_rxd_reg[15]_i_5_n_0\
    );
\xgmii_rxd_reg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A30"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[16]\,
      I1 => \xgmii_rxd_reg[16]_i_2_n_0\,
      I2 => encoded_rx_hdr(0),
      I3 => encoded_rx_hdr(1),
      O => D(16)
    );
\xgmii_rxd_reg[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0EEEE"
    )
        port map (
      I0 => \xgmii_rxd_reg[16]_i_3_n_0\,
      I1 => \xgmii_rxd_reg[56]_i_10_n_0\,
      I2 => \xgmii_rxd_reg[16]_i_4_n_0\,
      I3 => \xgmii_rxd_reg[24]_i_4_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[0]\,
      O => \xgmii_rxd_reg[16]_i_2_n_0\
    );
\xgmii_rxd_reg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F111F111F1FFF1"
    )
        port map (
      I0 => \xgmii_rxd_reg[40]_i_4_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I2 => \xgmii_rxd_reg[16]_i_5_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \xgmii_rxd_reg[16]_i_6_n_0\,
      I5 => \xgmii_rxd_reg[33]_i_5_n_0\,
      O => \xgmii_rxd_reg[16]_i_3_n_0\
    );
\xgmii_rxd_reg[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777FCFCCCFFF3F3"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \xgmii_rxd_reg[16]_i_7_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[16]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[16]_i_4_n_0\
    );
\xgmii_rxd_reg[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FFA"
    )
        port map (
      I0 => \xgmii_rxd_reg[16]_i_7_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[16]_i_5_n_0\
    );
\xgmii_rxd_reg[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[16]\,
      O => \xgmii_rxd_reg[16]_i_6_n_0\
    );
\xgmii_rxd_reg[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7E"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[27]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[25]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[26]\,
      I3 => \xgmii_rxd_reg[16]_i_8_n_0\,
      O => \xgmii_rxd_reg[16]_i_7_n_0\
    );
\xgmii_rxd_reg[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[27]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[28]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[22]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[23]\,
      O => \xgmii_rxd_reg[16]_i_8_n_0\
    );
\xgmii_rxd_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0DDD0DDDD"
    )
        port map (
      I0 => \^encoded_rx_hdr_reg_reg[1]_3\,
      I1 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I2 => \xgmii_rxd_reg[17]_i_2_n_0\,
      I3 => \xgmii_rxd_reg[17]_i_3_n_0\,
      I4 => \xgmii_rxd_reg[17]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[17]_i_5_n_0\,
      O => D(17)
    );
\xgmii_rxd_reg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5DDD555"
    )
        port map (
      I0 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I1 => \xgmii_rxd_reg[22]_i_3_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[25]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[17]\,
      O => \xgmii_rxd_reg[17]_i_2_n_0\
    );
\xgmii_rxd_reg[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[17]_i_3_n_0\
    );
\xgmii_rxd_reg[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[17]_i_4_n_0\
    );
\xgmii_rxd_reg[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011001100100"
    )
        port map (
      I0 => \xgmii_rxd_reg[25]_i_4_n_0\,
      I1 => \xgmii_rxd_reg[17]_i_6_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[25]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[26]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[27]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[28]\,
      O => \xgmii_rxd_reg[17]_i_5_n_0\
    );
\xgmii_rxd_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFED77BBDD"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[23]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[26]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[25]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[27]\,
      I5 => \xgmii_rxd_reg[17]_i_7_n_0\,
      O => \xgmii_rxd_reg[17]_i_6_n_0\
    );
\xgmii_rxd_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090FFFFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[28]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[27]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[26]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[23]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[22]\,
      O => \xgmii_rxd_reg[17]_i_7_n_0\
    );
\xgmii_rxd_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[18]\,
      I3 => \xgmii_rxd_reg[18]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[18]_i_3_n_0\,
      O => D(18)
    );
\xgmii_rxd_reg[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFBEAAE"
    )
        port map (
      I0 => \xgmii_rxd_reg[18]_i_4_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[3]\,
      O => \xgmii_rxd_reg[18]_i_2_n_0\
    );
\xgmii_rxd_reg[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009669"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \xgmii_rxd_reg[55]_i_9_n_0\,
      O => \xgmii_rxd_reg[18]_i_3_n_0\
    );
\xgmii_rxd_reg[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBBFFBB03BB33BB"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[18]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[26]\,
      O => \xgmii_rxd_reg[18]_i_4_n_0\
    );
\xgmii_rxd_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[19]\,
      I3 => \xgmii_rxd_reg[19]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[60]_i_5_n_0\,
      O => D(19)
    );
\xgmii_rxd_reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B800FF0000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[27]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[19]\,
      I3 => \xgmii_rxd_reg[19]_i_3_n_0\,
      I4 => \xgmii_rxd_reg[20]_i_3_n_0\,
      I5 => \xgmii_rxd_reg[22]_i_3_n_0\,
      O => \xgmii_rxd_reg[19]_i_2_n_0\
    );
\xgmii_rxd_reg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \xgmii_rxd_reg[20]_i_4_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[25]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[26]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[28]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[27]\,
      O => \xgmii_rxd_reg[19]_i_3_n_0\
    );
\xgmii_rxd_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFDFDFDFDFDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I3 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I4 => \xgmii_rxd_reg[1]_i_2_n_0\,
      I5 => \xgmii_rxd_reg[1]_i_3_n_0\,
      O => D(1)
    );
\xgmii_rxd_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333F0AFFAAFF"
    )
        port map (
      I0 => \xgmii_rxd_reg[28]_i_3_n_0\,
      I1 => sel0(1),
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[1]_i_2_n_0\
    );
\xgmii_rxd_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \xgmii_rxd_reg[1]_i_4_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[1]_i_3_n_0\
    );
\xgmii_rxd_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000006F8"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(5),
      I2 => sel0(4),
      I3 => sel0(3),
      I4 => \xgmii_rxd_reg[1]_i_5_n_0\,
      I5 => \xgmii_rxd_reg[1]_i_6_n_0\,
      O => \xgmii_rxd_reg[1]_i_4_n_0\
    );
\xgmii_rxd_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF82828282FFFFFF"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(2),
      I4 => sel0(1),
      I5 => sel0(0),
      O => \xgmii_rxd_reg[1]_i_5_n_0\
    );
\xgmii_rxd_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DED6B7BF"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(2),
      I2 => sel0(4),
      I3 => sel0(3),
      I4 => sel0(1),
      O => \xgmii_rxd_reg[1]_i_6_n_0\
    );
\xgmii_rxd_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[20]\,
      I3 => \xgmii_rxd_reg[20]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[60]_i_5_n_0\,
      O => D(20)
    );
\xgmii_rxd_reg[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[28]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[20]\,
      I3 => \xgmii_rxd_reg[22]_i_3_n_0\,
      I4 => \xgmii_rxd_reg[20]_i_3_n_0\,
      O => \xgmii_rxd_reg[20]_i_2_n_0\
    );
\xgmii_rxd_reg[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[28]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[27]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[26]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[25]\,
      I4 => \xgmii_rxd_reg[20]_i_4_n_0\,
      O => \xgmii_rxd_reg[20]_i_3_n_0\
    );
\xgmii_rxd_reg[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F60000F6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[23]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[22]\,
      O => \xgmii_rxd_reg[20]_i_4_n_0\
    );
\xgmii_rxd_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[21]\,
      I3 => \xgmii_rxd_reg[21]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[60]_i_5_n_0\,
      O => D(21)
    );
\xgmii_rxd_reg[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[29]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[21]\,
      I3 => \xgmii_rxd_reg[22]_i_3_n_0\,
      I4 => \xgmii_rxd_reg[21]_i_3_n_0\,
      O => \xgmii_rxd_reg[21]_i_2_n_0\
    );
\xgmii_rxd_reg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFEBE"
    )
        port map (
      I0 => \xgmii_rxd_reg[22]_i_5_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[23]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[25]\,
      I4 => \xgmii_rxd_reg[21]_i_4_n_0\,
      I5 => \encoded_rx_data_reg_reg_n_0_[22]\,
      O => \xgmii_rxd_reg[21]_i_3_n_0\
    );
\xgmii_rxd_reg[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFF7C"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[28]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[27]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[26]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[25]\,
      O => \xgmii_rxd_reg[21]_i_4_n_0\
    );
\xgmii_rxd_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0DDD0DDD0D0"
    )
        port map (
      I0 => \^encoded_rx_hdr_reg_reg[1]_3\,
      I1 => \encoded_rx_data_reg_reg_n_0_[22]\,
      I2 => \xgmii_rxd_reg[22]_i_2_n_0\,
      I3 => \xgmii_rxd_reg[22]_i_3_n_0\,
      I4 => \xgmii_rxd_reg[22]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[22]_i_5_n_0\,
      O => D(22)
    );
\xgmii_rxd_reg[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5DDD555"
    )
        port map (
      I0 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I1 => \xgmii_rxd_reg[22]_i_3_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[30]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[22]\,
      O => \xgmii_rxd_reg[22]_i_2_n_0\
    );
\xgmii_rxd_reg[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[22]_i_3_n_0\
    );
\xgmii_rxd_reg[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFBFEFFFFEFFE"
    )
        port map (
      I0 => \xgmii_rxd_reg[22]_i_6_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[28]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[27]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[26]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[25]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[24]\,
      O => \xgmii_rxd_reg[22]_i_4_n_0\
    );
\xgmii_rxd_reg[22]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[22]_i_5_n_0\
    );
\xgmii_rxd_reg[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDB667E"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[22]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[26]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[25]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[23]\,
      O => \xgmii_rxd_reg[22]_i_6_n_0\
    );
\xgmii_rxd_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFDFDFDFDFDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[23]\,
      I3 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I4 => \xgmii_rxd_reg[23]_i_2_n_0\,
      I5 => \xgmii_rxd_reg[23]_i_3_n_0\,
      O => D(23)
    );
\xgmii_rxd_reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335533553FFFFFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[23]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[23]_i_2_n_0\
    );
\xgmii_rxd_reg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAABABABABABAA"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \xgmii_rxd_reg[23]_i_4_n_0\,
      I2 => \xgmii_rxd_reg[23]_i_5_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[23]_i_3_n_0\
    );
\xgmii_rxd_reg[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[22]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[23]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[24]\,
      O => \xgmii_rxd_reg[23]_i_4_n_0\
    );
\xgmii_rxd_reg[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBEFFFFFFFFB7E"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[28]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[23]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[25]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[26]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[27]\,
      O => \xgmii_rxd_reg[23]_i_5_n_0\
    );
\xgmii_rxd_reg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A30"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I1 => \xgmii_rxd_reg[24]_i_2_n_0\,
      I2 => encoded_rx_hdr(0),
      I3 => encoded_rx_hdr(1),
      O => D(24)
    );
\xgmii_rxd_reg[24]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[24]_i_10_n_0\
    );
\xgmii_rxd_reg[24]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000080"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[3]\,
      O => \xgmii_rxd_reg[24]_i_11_n_0\
    );
\xgmii_rxd_reg[24]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => encoded_rx_data(34),
      I1 => encoded_rx_data(35),
      I2 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[29]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[30]\,
      O => \xgmii_rxd_reg[24]_i_12_n_0\
    );
\xgmii_rxd_reg[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE0EFEF"
    )
        port map (
      I0 => \xgmii_rxd_reg[24]_i_3_n_0\,
      I1 => \xgmii_rxd_reg[24]_i_4_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I3 => \xgmii_rxd_reg[24]_i_5_n_0\,
      I4 => \xgmii_rxd_reg[24]_i_6_n_0\,
      O => \xgmii_rxd_reg[24]_i_2_n_0\
    );
\xgmii_rxd_reg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777FCFCCCFFF3F3"
    )
        port map (
      I0 => encoded_rx_data(32),
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \xgmii_rxd_reg[24]_i_7_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[24]_i_3_n_0\
    );
\xgmii_rxd_reg[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFEFBDFFDBFEFF7"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[1]\,
      O => \xgmii_rxd_reg[24]_i_4_n_0\
    );
\xgmii_rxd_reg[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFF77773333FCFC"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[24]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \xgmii_rxd_reg[24]_i_7_n_0\,
      I3 => encoded_rx_data(32),
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[24]_i_5_n_0\
    );
\xgmii_rxd_reg[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5555C0CC5555"
    )
        port map (
      I0 => \xgmii_rxd_reg[24]_i_8_n_0\,
      I1 => \xgmii_rxd_reg[24]_i_9_n_0\,
      I2 => \xgmii_rxd_reg[24]_i_10_n_0\,
      I3 => \xgmii_rxd_reg[24]_i_7_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I5 => \xgmii_rxd_reg[24]_i_11_n_0\,
      O => \xgmii_rxd_reg[24]_i_6_n_0\
    );
\xgmii_rxd_reg[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFE"
    )
        port map (
      I0 => \xgmii_rxd_reg[24]_i_12_n_0\,
      I1 => encoded_rx_data(33),
      I2 => encoded_rx_data(32),
      I3 => encoded_rx_data(34),
      O => \xgmii_rxd_reg[24]_i_7_n_0\
    );
\xgmii_rxd_reg[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFF7DFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[3]\,
      O => \xgmii_rxd_reg[24]_i_8_n_0\
    );
\xgmii_rxd_reg[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000240"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[2]\,
      O => \xgmii_rxd_reg[24]_i_9_n_0\
    );
\xgmii_rxd_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0DDD0DDD0D0"
    )
        port map (
      I0 => \^encoded_rx_hdr_reg_reg[1]_3\,
      I1 => \encoded_rx_data_reg_reg_n_0_[25]\,
      I2 => \xgmii_rxd_reg[25]_i_2_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \xgmii_rxd_reg[25]_i_3_n_0\,
      I5 => \xgmii_rxd_reg[25]_i_4_n_0\,
      O => D(25)
    );
\xgmii_rxd_reg[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD55555"
    )
        port map (
      I0 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I1 => encoded_rx_data(33),
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[25]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[25]_i_2_n_0\
    );
\xgmii_rxd_reg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA99B"
    )
        port map (
      I0 => encoded_rx_data(32),
      I1 => encoded_rx_data(33),
      I2 => encoded_rx_data(34),
      I3 => encoded_rx_data(35),
      I4 => \xgmii_rxd_reg[25]_i_5_n_0\,
      I5 => \xgmii_rxd_reg[25]_i_6_n_0\,
      O => \xgmii_rxd_reg[25]_i_3_n_0\
    );
\xgmii_rxd_reg[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[25]_i_4_n_0\
    );
\xgmii_rxd_reg[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF95FAFF5"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[30]\,
      I1 => encoded_rx_data(32),
      I2 => encoded_rx_data(33),
      I3 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I4 => encoded_rx_data(34),
      I5 => \xgmii_rxd_reg[25]_i_7_n_0\,
      O => \xgmii_rxd_reg[25]_i_5_n_0\
    );
\xgmii_rxd_reg[25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[25]_i_6_n_0\
    );
\xgmii_rxd_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090FFFFFF"
    )
        port map (
      I0 => encoded_rx_data(35),
      I1 => encoded_rx_data(34),
      I2 => encoded_rx_data(33),
      I3 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[30]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[29]\,
      O => \xgmii_rxd_reg[25]_i_7_n_0\
    );
\xgmii_rxd_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFAAAAF7FF"
    )
        port map (
      I0 => encoded_rx_hdr(0),
      I1 => \xgmii_rxd_reg[26]_i_2_n_0\,
      I2 => \xgmii_rxd_reg[26]_i_3_n_0\,
      I3 => \xgmii_rxd_reg[26]_i_4_n_0\,
      I4 => encoded_rx_hdr(1),
      I5 => \encoded_rx_data_reg_reg_n_0_[26]\,
      O => D(26)
    );
\xgmii_rxd_reg[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82141482"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[26]_i_2_n_0\
    );
\xgmii_rxd_reg[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF966F9"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[26]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => encoded_rx_data(34),
      O => \xgmii_rxd_reg[26]_i_3_n_0\
    );
\xgmii_rxd_reg[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8228"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[0]\,
      O => \xgmii_rxd_reg[26]_i_4_n_0\
    );
\xgmii_rxd_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FD00FD00FDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[27]\,
      I3 => \xgmii_rxd_reg[27]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[27]_i_3_n_0\,
      I5 => \xgmii_rxd_reg[27]_i_4_n_0\,
      O => D(27)
    );
\xgmii_rxd_reg[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD55555"
    )
        port map (
      I0 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I1 => encoded_rx_data(35),
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[27]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[27]_i_2_n_0\
    );
\xgmii_rxd_reg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAABAAAAAAAA"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \xgmii_rxd_reg[30]_i_3_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[30]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[29]\,
      I5 => \xgmii_rxd_reg[28]_i_3_n_0\,
      O => \xgmii_rxd_reg[27]_i_3_n_0\
    );
\xgmii_rxd_reg[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \xgmii_rxd_reg[28]_i_4_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I2 => encoded_rx_data(32),
      I3 => encoded_rx_data(33),
      I4 => encoded_rx_data(35),
      I5 => encoded_rx_data(34),
      O => \xgmii_rxd_reg[27]_i_4_n_0\
    );
\xgmii_rxd_reg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[28]\,
      I3 => \xgmii_rxd_reg[28]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[60]_i_5_n_0\,
      O => D(28)
    );
\xgmii_rxd_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF00077777777"
    )
        port map (
      I0 => \xgmii_rxd_reg[28]_i_3_n_0\,
      I1 => \xgmii_rxd_reg[28]_i_4_n_0\,
      I2 => encoded_rx_data(36),
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[28]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[28]_i_2_n_0\
    );
\xgmii_rxd_reg[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => encoded_rx_data(33),
      I1 => encoded_rx_data(32),
      I2 => encoded_rx_data(34),
      I3 => encoded_rx_data(35),
      O => \xgmii_rxd_reg[28]_i_3_n_0\
    );
\xgmii_rxd_reg[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007E00007E"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[30]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[29]\,
      O => \xgmii_rxd_reg[28]_i_4_n_0\
    );
\xgmii_rxd_reg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[29]\,
      I3 => \xgmii_rxd_reg[29]_i_2_n_0\,
      O => D(29)
    );
\xgmii_rxd_reg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222EEE2E00000000"
    )
        port map (
      I0 => \xgmii_rxd_reg[29]_i_3_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[29]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => encoded_rx_data(37),
      I5 => \xgmii_rxd_reg[60]_i_5_n_0\,
      O => \xgmii_rxd_reg[29]_i_2_n_0\
    );
\xgmii_rxd_reg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040002500"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[30]\,
      I1 => encoded_rx_data(32),
      I2 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I3 => \xgmii_rxd_reg[29]_i_4_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[29]\,
      I5 => \xgmii_rxd_reg[30]_i_3_n_0\,
      O => \xgmii_rxd_reg[29]_i_3_n_0\
    );
\xgmii_rxd_reg[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006011"
    )
        port map (
      I0 => encoded_rx_data(32),
      I1 => encoded_rx_data(35),
      I2 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I3 => encoded_rx_data(34),
      I4 => encoded_rx_data(33),
      O => \xgmii_rxd_reg[29]_i_4_n_0\
    );
\xgmii_rxd_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFFFAFFFACF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \xgmii_rxd_reg[2]_i_2_n_0\,
      I2 => encoded_rx_hdr(0),
      I3 => encoded_rx_hdr(1),
      I4 => \xgmii_rxd_reg[2]_i_3_n_0\,
      I5 => \xgmii_rxd_reg[2]_i_4_n_0\,
      O => D(2)
    );
\xgmii_rxd_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF8F9FFF68F9F77"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[0]\,
      O => \xgmii_rxd_reg[2]_i_2_n_0\
    );
\xgmii_rxd_reg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A96"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[2]\,
      O => \xgmii_rxd_reg[2]_i_3_n_0\
    );
\xgmii_rxd_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DAEFDFEFEFDFEFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => sel0(2),
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[2]_i_4_n_0\
    );
\xgmii_rxd_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D0DDD0DD"
    )
        port map (
      I0 => \^encoded_rx_hdr_reg_reg[1]_3\,
      I1 => \encoded_rx_data_reg_reg_n_0_[30]\,
      I2 => \xgmii_rxd_reg[30]_i_2_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \xgmii_rxd_reg[30]_i_3_n_0\,
      I5 => \xgmii_rxd_reg[30]_i_4_n_0\,
      O => D(30)
    );
\xgmii_rxd_reg[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD55555"
    )
        port map (
      I0 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I1 => encoded_rx_data(38),
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[30]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[30]_i_2_n_0\
    );
\xgmii_rxd_reg[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[30]_i_3_n_0\
    );
\xgmii_rxd_reg[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000001004005"
    )
        port map (
      I0 => \xgmii_rxd_reg[30]_i_5_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I2 => encoded_rx_data(35),
      I3 => encoded_rx_data(33),
      I4 => encoded_rx_data(34),
      I5 => encoded_rx_data(32),
      O => \xgmii_rxd_reg[30]_i_4_n_0\
    );
\xgmii_rxd_reg[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE75A7E"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[29]\,
      I1 => encoded_rx_data(33),
      I2 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I3 => encoded_rx_data(32),
      I4 => \encoded_rx_data_reg_reg_n_0_[30]\,
      O => \xgmii_rxd_reg[30]_i_5_n_0\
    );
\xgmii_rxd_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFDFDFDFDFDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I3 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I4 => \xgmii_rxd_reg[31]_i_2_n_0\,
      I5 => \xgmii_rxd_reg[31]_i_3_n_0\,
      O => D(31)
    );
\xgmii_rxd_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => encoded_rx_data(39),
      O => \xgmii_rxd_reg[31]_i_2_n_0\
    );
\xgmii_rxd_reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABABAAABAAAAABA"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \xgmii_rxd_reg[30]_i_3_n_0\,
      I2 => \xgmii_rxd_reg[31]_i_4_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[30]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[29]\,
      O => \xgmii_rxd_reg[31]_i_3_n_0\
    );
\xgmii_rxd_reg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004100000000481"
    )
        port map (
      I0 => encoded_rx_data(35),
      I1 => \encoded_rx_data_reg_reg_n_0_[30]\,
      I2 => encoded_rx_data(32),
      I3 => \encoded_rx_data_reg_reg_n_0_[31]\,
      I4 => encoded_rx_data(33),
      I5 => encoded_rx_data(34),
      O => \xgmii_rxd_reg[31]_i_4_n_0\
    );
\xgmii_rxd_reg[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA303F0000"
    )
        port map (
      I0 => encoded_rx_data(32),
      I1 => \xgmii_rxd_reg[32]_i_2_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I3 => \xgmii_rxd_reg[32]_i_3_n_0\,
      I4 => encoded_rx_hdr(0),
      I5 => encoded_rx_hdr(1),
      O => D(32)
    );
\xgmii_rxd_reg[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEFFEBFEFEFFEB"
    )
        port map (
      I0 => \xgmii_rxd_reg[32]_i_4_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \xgmii_rxd_reg[32]_i_5_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[40]\,
      O => \xgmii_rxd_reg[32]_i_2_n_0\
    );
\xgmii_rxd_reg[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFBFEBBE"
    )
        port map (
      I0 => \xgmii_rxd_reg_reg[32]_i_6_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \xgmii_rxd_reg[32]_i_5_n_0\,
      O => \xgmii_rxd_reg[32]_i_3_n_0\
    );
\xgmii_rxd_reg[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFEFDFFFFDFEFF7"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[3]\,
      O => \xgmii_rxd_reg[32]_i_4_n_0\
    );
\xgmii_rxd_reg[32]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFE"
    )
        port map (
      I0 => \xgmii_rxd_reg[35]_i_6_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[42]\,
      I2 => encoded_rx_data(39),
      I3 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[41]\,
      O => \xgmii_rxd_reg[32]_i_5_n_0\
    );
\xgmii_rxd_reg[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFDDFFFF77FFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => encoded_rx_data(32),
      I3 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[32]_i_7_n_0\
    );
\xgmii_rxd_reg[32]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFF5FFFFF7AFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[2]\,
      O => \xgmii_rxd_reg[32]_i_8_n_0\
    );
\xgmii_rxd_reg[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0DDD0DDD0D0"
    )
        port map (
      I0 => \^encoded_rx_hdr_reg_reg[1]_3\,
      I1 => encoded_rx_data(33),
      I2 => \xgmii_rxd_reg[33]_i_2_n_0\,
      I3 => \xgmii_rxd_reg[33]_i_3_n_0\,
      I4 => \xgmii_rxd_reg[33]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[33]_i_5_n_0\,
      O => D(33)
    );
\xgmii_rxd_reg[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAFFFFFFFF"
    )
        port map (
      I0 => \xgmii_rxd_reg[33]_i_6_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[41]\,
      I4 => \xgmii_rxd_reg[33]_i_7_n_0\,
      I5 => \xgmii_rxd_reg[60]_i_5_n_0\,
      O => \xgmii_rxd_reg[33]_i_2_n_0\
    );
\xgmii_rxd_reg[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000F68"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[41]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[42]\,
      I2 => encoded_rx_data(39),
      I3 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I4 => \xgmii_rxd_reg[33]_i_8_n_0\,
      I5 => \xgmii_rxd_reg[33]_i_9_n_0\,
      O => \xgmii_rxd_reg[33]_i_3_n_0\
    );
\xgmii_rxd_reg[33]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[33]_i_4_n_0\
    );
\xgmii_rxd_reg[33]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[33]_i_5_n_0\
    );
\xgmii_rxd_reg[33]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5505101051510505"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \xgmii_rxd_reg[38]_i_7_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => encoded_rx_data(33),
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[33]_i_6_n_0\
    );
\xgmii_rxd_reg[33]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[33]_i_7_n_0\
    );
\xgmii_rxd_reg[33]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090FFFFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[42]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[41]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I3 => encoded_rx_data(38),
      I4 => encoded_rx_data(37),
      I5 => encoded_rx_data(36),
      O => \xgmii_rxd_reg[33]_i_8_n_0\
    );
\xgmii_rxd_reg[33]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD5AA7FF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[41]\,
      I1 => encoded_rx_data(39),
      I2 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I3 => encoded_rx_data(38),
      I4 => encoded_rx_data(37),
      O => \xgmii_rxd_reg[33]_i_9_n_0\
    );
\xgmii_rxd_reg[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDAAFD"
    )
        port map (
      I0 => encoded_rx_hdr(0),
      I1 => \xgmii_rxd_reg[34]_i_2_n_0\,
      I2 => \xgmii_rxd_reg[34]_i_3_n_0\,
      I3 => encoded_rx_hdr(1),
      I4 => encoded_rx_data(34),
      O => D(34)
    );
\xgmii_rxd_reg[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EDEE7D7"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[0]\,
      O => \xgmii_rxd_reg[34]_i_2_n_0\
    );
\xgmii_rxd_reg[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4BB4"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I4 => \xgmii_rxd_reg[34]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[34]_i_5_n_0\,
      O => \xgmii_rxd_reg[34]_i_3_n_0\
    );
\xgmii_rxd_reg[34]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0A0E0E"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => encoded_rx_data(34),
      I2 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[42]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[34]_i_4_n_0\
    );
\xgmii_rxd_reg[34]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7565DFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[34]_i_5_n_0\
    );
\xgmii_rxd_reg[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => encoded_rx_data(35),
      I3 => \xgmii_rxd_reg[36]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[35]_i_2_n_0\,
      O => D(35)
    );
\xgmii_rxd_reg[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CECE000E"
    )
        port map (
      I0 => \xgmii_rxd_reg[39]_i_3_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \xgmii_rxd_reg[35]_i_3_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \xgmii_rxd_reg[35]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[35]_i_5_n_0\,
      O => \xgmii_rxd_reg[35]_i_2_n_0\
    );
\xgmii_rxd_reg[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \xgmii_rxd_reg[36]_i_7_n_0\,
      I1 => \xgmii_rxd_reg[35]_i_6_n_0\,
      I2 => encoded_rx_data(39),
      I3 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[41]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[42]\,
      O => \xgmii_rxd_reg[35]_i_3_n_0\
    );
\xgmii_rxd_reg[35]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => encoded_rx_data(35),
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[35]_i_4_n_0\
    );
\xgmii_rxd_reg[35]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1220000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[43]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[35]_i_5_n_0\
    );
\xgmii_rxd_reg[35]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => encoded_rx_data(37),
      I1 => encoded_rx_data(36),
      I2 => encoded_rx_data(38),
      O => \xgmii_rxd_reg[35]_i_6_n_0\
    );
\xgmii_rxd_reg[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => encoded_rx_data(36),
      I3 => \xgmii_rxd_reg[36]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[36]_i_3_n_0\,
      O => D(36)
    );
\xgmii_rxd_reg[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFD77D"
    )
        port map (
      I0 => \xgmii_rxc_reg[6]_i_2_n_0\,
      I1 => \xgmii_rxd_reg[36]_i_4_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \xgmii_rxc_reg[1]_i_3_n_0\,
      I5 => \xgmii_rxd_reg[36]_i_5_n_0\,
      O => \xgmii_rxd_reg[36]_i_2_n_0\
    );
\xgmii_rxd_reg[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0E0C0E0000000E"
    )
        port map (
      I0 => \xgmii_rxd_reg[39]_i_3_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \xgmii_rxd_reg[36]_i_6_n_0\,
      I3 => \xgmii_rxd_reg[36]_i_7_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \xgmii_rxd_reg[36]_i_8_n_0\,
      O => \xgmii_rxd_reg[36]_i_3_n_0\
    );
\xgmii_rxd_reg[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[36]_i_4_n_0\
    );
\xgmii_rxd_reg[36]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF9B4BFF96FFFF4"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[1]\,
      O => \xgmii_rxd_reg[36]_i_5_n_0\
    );
\xgmii_rxd_reg[36]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1220000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[44]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[36]_i_6_n_0\
    );
\xgmii_rxd_reg[36]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF6FF"
    )
        port map (
      I0 => encoded_rx_data(38),
      I1 => encoded_rx_data(37),
      I2 => encoded_rx_data(36),
      I3 => \xgmii_rxd_reg[36]_i_9_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[42]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[41]\,
      O => \xgmii_rxd_reg[36]_i_7_n_0\
    );
\xgmii_rxd_reg[36]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => encoded_rx_data(36),
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[36]_i_8_n_0\
    );
\xgmii_rxd_reg[36]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I1 => encoded_rx_data(39),
      O => \xgmii_rxd_reg[36]_i_9_n_0\
    );
\xgmii_rxd_reg[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FDFDFDFDFDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => encoded_rx_data(37),
      I3 => \xgmii_rxd_reg[37]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I5 => \xgmii_rxd_reg[37]_i_3_n_0\,
      O => D(37)
    );
\xgmii_rxd_reg[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFF0333AB000000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I5 => \xgmii_rxd_reg[37]_i_4_n_0\,
      O => \xgmii_rxd_reg[37]_i_2_n_0\
    );
\xgmii_rxd_reg[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAEFEFAEAEFAFA"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \xgmii_rxd_reg[38]_i_7_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => encoded_rx_data(37),
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[37]_i_3_n_0\
    );
\xgmii_rxd_reg[37]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FCFFFF"
    )
        port map (
      I0 => encoded_rx_data(39),
      I1 => encoded_rx_data(36),
      I2 => encoded_rx_data(37),
      I3 => encoded_rx_data(38),
      I4 => \xgmii_rxd_reg[37]_i_5_n_0\,
      O => \xgmii_rxd_reg[37]_i_4_n_0\
    );
\xgmii_rxd_reg[37]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080803"
    )
        port map (
      I0 => encoded_rx_data(38),
      I1 => \encoded_rx_data_reg_reg_n_0_[41]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[42]\,
      I4 => encoded_rx_data(39),
      O => \xgmii_rxd_reg[37]_i_5_n_0\
    );
\xgmii_rxd_reg[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD0D00DDDDDDDD"
    )
        port map (
      I0 => \^encoded_rx_hdr_reg_reg[1]_3\,
      I1 => encoded_rx_data(38),
      I2 => \xgmii_rxd_reg[38]_i_2_n_0\,
      I3 => \xgmii_rxd_reg[38]_i_3_n_0\,
      I4 => \xgmii_rxd_reg[38]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[38]_i_5_n_0\,
      O => D(38)
    );
\xgmii_rxd_reg[38]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EA"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[38]_i_2_n_0\
    );
\xgmii_rxd_reg[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFEFFBFFA"
    )
        port map (
      I0 => \xgmii_rxd_reg[38]_i_6_n_0\,
      I1 => encoded_rx_data(38),
      I2 => \encoded_rx_data_reg_reg_n_0_[42]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[41]\,
      I5 => encoded_rx_data(39),
      O => \xgmii_rxd_reg[38]_i_3_n_0\
    );
\xgmii_rxd_reg[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D5D5555555D5"
    )
        port map (
      I0 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[46]\,
      O => \xgmii_rxd_reg[38]_i_4_n_0\
    );
\xgmii_rxd_reg[38]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAEBEAFEBEFEBE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \xgmii_rxd_reg[38]_i_7_n_0\,
      I4 => encoded_rx_data(38),
      I5 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[38]_i_5_n_0\
    );
\xgmii_rxd_reg[38]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDB667E"
    )
        port map (
      I0 => encoded_rx_data(36),
      I1 => encoded_rx_data(38),
      I2 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I3 => encoded_rx_data(39),
      I4 => encoded_rx_data(37),
      O => \xgmii_rxd_reg[38]_i_6_n_0\
    );
\xgmii_rxd_reg[38]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => encoded_rx_data(39),
      I1 => encoded_rx_data(38),
      I2 => encoded_rx_data(36),
      I3 => encoded_rx_data(37),
      O => \xgmii_rxd_reg[38]_i_7_n_0\
    );
\xgmii_rxd_reg[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => encoded_rx_data(39),
      I3 => \xgmii_rxd_reg[39]_i_2_n_0\,
      O => D(39)
    );
\xgmii_rxd_reg[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0E0C0E0000000E"
    )
        port map (
      I0 => \xgmii_rxd_reg[39]_i_3_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \xgmii_rxd_reg[39]_i_4_n_0\,
      I3 => \xgmii_rxd_reg[39]_i_5_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \xgmii_rxd_reg[39]_i_6_n_0\,
      O => \xgmii_rxd_reg[39]_i_2_n_0\
    );
\xgmii_rxd_reg[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[39]_i_3_n_0\
    );
\xgmii_rxd_reg[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEEAEEAAAEAEA"
    )
        port map (
      I0 => \xgmii_rxd_reg[36]_i_2_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[47]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[39]_i_4_n_0\
    );
\xgmii_rxd_reg[39]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF96"
    )
        port map (
      I0 => encoded_rx_data(38),
      I1 => encoded_rx_data(37),
      I2 => encoded_rx_data(36),
      I3 => \xgmii_rxd_reg[39]_i_7_n_0\,
      O => \xgmii_rxd_reg[39]_i_5_n_0\
    );
\xgmii_rxd_reg[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => encoded_rx_data(39),
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[39]_i_6_n_0\
    );
\xgmii_rxd_reg[39]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBEFFFFFFFFB7E"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[42]\,
      I1 => encoded_rx_data(37),
      I2 => encoded_rx_data(39),
      I3 => encoded_rx_data(38),
      I4 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[41]\,
      O => \xgmii_rxd_reg[39]_i_7_n_0\
    );
\xgmii_rxd_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I3 => \xgmii_rxd_reg[3]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[7]_i_3_n_0\,
      O => D(3)
    );
\xgmii_rxd_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3F300A2"
    )
        port map (
      I0 => \xgmii_rxd_reg[3]_i_3_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => sel0(3),
      I3 => \xgmii_rxd_reg[3]_i_4_n_0\,
      I4 => \xgmii_rxd_reg[4]_i_3_n_0\,
      O => \xgmii_rxd_reg[3]_i_2_n_0\
    );
\xgmii_rxd_reg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(6),
      I3 => sel0(5),
      I4 => sel0(4),
      O => \xgmii_rxd_reg[3]_i_3_n_0\
    );
\xgmii_rxd_reg[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => sel0(6),
      O => \xgmii_rxd_reg[3]_i_4_n_0\
    );
\xgmii_rxd_reg[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAF300"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I1 => \xgmii_rxd_reg[40]_i_2_n_0\,
      I2 => \xgmii_rxd_reg[40]_i_3_n_0\,
      I3 => encoded_rx_hdr(0),
      I4 => encoded_rx_hdr(1),
      O => D(40)
    );
\xgmii_rxd_reg[40]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8001FFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[2]\,
      O => \xgmii_rxd_reg[40]_i_10_n_0\
    );
\xgmii_rxd_reg[40]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFF0FFF0F5FFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[40]_i_11_n_0\
    );
\xgmii_rxd_reg[40]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      O => \xgmii_rxd_reg[40]_i_12_n_0\
    );
\xgmii_rxd_reg[40]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF07"
    )
        port map (
      I0 => \xgmii_rxd_reg[40]_i_4_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \xgmii_rxd_reg[40]_i_5_n_0\,
      I3 => \xgmii_rxd_reg[40]_i_6_n_0\,
      O => \xgmii_rxd_reg[40]_i_2_n_0\
    );
\xgmii_rxd_reg[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF4F"
    )
        port map (
      I0 => \xgmii_rxd_reg[56]_i_4_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I2 => \xgmii_rxd_reg[56]_i_6_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I4 => \xgmii_rxd_reg[40]_i_7_n_0\,
      I5 => \xgmii_rxd_reg[40]_i_8_n_0\,
      O => \xgmii_rxd_reg[40]_i_3_n_0\
    );
\xgmii_rxd_reg[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1008824000008000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[1]\,
      O => \xgmii_rxd_reg[40]_i_4_n_0\
    );
\xgmii_rxd_reg[40]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200002"
    )
        port map (
      I0 => \xgmii_rxd_reg[40]_i_9_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[44]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[47]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[49]\,
      O => \xgmii_rxd_reg[40]_i_5_n_0\
    );
\xgmii_rxd_reg[40]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEFFEFFEEFFE"
    )
        port map (
      I0 => \xgmii_rxd_reg[56]_i_10_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[40]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[40]_i_6_n_0\
    );
\xgmii_rxd_reg[40]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4F4F4F4FF"
    )
        port map (
      I0 => \xgmii_rxd_reg[40]_i_10_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I2 => \xgmii_rxd_reg[40]_i_11_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \xgmii_rxd_reg[40]_i_5_n_0\,
      O => \xgmii_rxd_reg[40]_i_7_n_0\
    );
\xgmii_rxd_reg[40]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA28AAAAAAA8AAA"
    )
        port map (
      I0 => \xgmii_rxd_reg[40]_i_12_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I5 => \xgmii_rxd_reg[40]_i_5_n_0\,
      O => \xgmii_rxd_reg[40]_i_8_n_0\
    );
\xgmii_rxd_reg[40]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020003"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[47]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[43]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[46]\,
      O => \xgmii_rxd_reg[40]_i_9_n_0\
    );
\xgmii_rxd_reg[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[41]\,
      I3 => \xgmii_rxd_reg[41]_i_2_n_0\,
      O => D(41)
    );
\xgmii_rxd_reg[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F20000000000"
    )
        port map (
      I0 => \xgmii_rxd_reg[41]_i_3_n_0\,
      I1 => \xgmii_rxd_reg[41]_i_4_n_0\,
      I2 => \xgmii_rxd_reg[41]_i_5_n_0\,
      I3 => \xgmii_rxd_reg[55]_i_4_n_0\,
      I4 => \xgmii_rxd_reg[41]_i_6_n_0\,
      I5 => \xgmii_rxd_reg[60]_i_5_n_0\,
      O => \xgmii_rxd_reg[41]_i_2_n_0\
    );
\xgmii_rxd_reg[41]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[41]_i_3_n_0\
    );
\xgmii_rxd_reg[41]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[49]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[41]_i_4_n_0\
    );
\xgmii_rxd_reg[41]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000557C"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[41]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[41]_i_5_n_0\
    );
\xgmii_rxd_reg[41]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000006F8"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[49]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[47]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[46]\,
      I4 => \xgmii_rxd_reg[41]_i_7_n_0\,
      I5 => \xgmii_rxd_reg[41]_i_8_n_0\,
      O => \xgmii_rxd_reg[41]_i_6_n_0\
    );
\xgmii_rxd_reg[41]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090FFFFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[49]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[47]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[44]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[43]\,
      O => \xgmii_rxd_reg[41]_i_7_n_0\
    );
\xgmii_rxd_reg[41]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DED6B7BF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[47]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[46]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[44]\,
      O => \xgmii_rxd_reg[41]_i_8_n_0\
    );
\xgmii_rxd_reg[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[42]\,
      I3 => \xgmii_rxd_reg[42]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[42]_i_3_n_0\,
      O => D(42)
    );
\xgmii_rxd_reg[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFF7FBB7FB"
    )
        port map (
      I0 => \xgmii_rxd_reg[42]_i_4_n_0\,
      I1 => \xgmii_rxc_reg[6]_i_2_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[50]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[42]\,
      O => \xgmii_rxd_reg[42]_i_2_n_0\
    );
\xgmii_rxd_reg[42]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF40"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \xgmii_rxd_reg[42]_i_5_n_0\,
      O => \xgmii_rxd_reg[42]_i_3_n_0\
    );
\xgmii_rxd_reg[42]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      O => \xgmii_rxd_reg[42]_i_4_n_0\
    );
\xgmii_rxd_reg[42]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFBFFDDFD67BEFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[1]\,
      O => \xgmii_rxd_reg[42]_i_5_n_0\
    );
\xgmii_rxd_reg[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[43]\,
      I3 => \xgmii_rxd_reg[43]_i_2_n_0\,
      O => D(43)
    );
\xgmii_rxd_reg[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA00FA000000F200"
    )
        port map (
      I0 => \xgmii_rxd_reg[44]_i_6_n_0\,
      I1 => \xgmii_rxd_reg[44]_i_5_n_0\,
      I2 => \xgmii_rxd_reg[43]_i_3_n_0\,
      I3 => \xgmii_rxd_reg[47]_i_5_n_0\,
      I4 => \xgmii_rxd_reg[43]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[43]_i_5_n_0\,
      O => \xgmii_rxd_reg[43]_i_2_n_0\
    );
\xgmii_rxd_reg[43]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[43]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[51]\,
      O => \xgmii_rxd_reg[43]_i_3_n_0\
    );
\xgmii_rxd_reg[43]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006222"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[43]\,
      I4 => \xgmii_rxd_reg[44]_i_4_n_0\,
      O => \xgmii_rxd_reg[43]_i_4_n_0\
    );
\xgmii_rxd_reg[43]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[44]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[43]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[47]\,
      I3 => \xgmii_rxd_reg[43]_i_6_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[46]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[45]\,
      O => \xgmii_rxd_reg[43]_i_5_n_0\
    );
\xgmii_rxd_reg[43]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[49]\,
      O => \xgmii_rxd_reg[43]_i_6_n_0\
    );
\xgmii_rxd_reg[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[44]\,
      I3 => \xgmii_rxd_reg[44]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[44]_i_3_n_0\,
      O => D(44)
    );
\xgmii_rxd_reg[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75557D5D55555D5D"
    )
        port map (
      I0 => \xgmii_rxd_reg[47]_i_5_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \xgmii_rxd_reg[44]_i_4_n_0\,
      I5 => \encoded_rx_data_reg_reg_n_0_[44]\,
      O => \xgmii_rxd_reg[44]_i_2_n_0\
    );
\xgmii_rxd_reg[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[52]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[44]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \xgmii_rxd_reg[44]_i_5_n_0\,
      I5 => \xgmii_rxd_reg[44]_i_6_n_0\,
      O => \xgmii_rxd_reg[44]_i_3_n_0\
    );
\xgmii_rxd_reg[44]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \xgmii_rxd_reg[47]_i_6_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[43]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[49]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[46]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[47]\,
      O => \xgmii_rxd_reg[44]_i_4_n_0\
    );
\xgmii_rxd_reg[44]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C7"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \xgmii_rxd_reg[44]_i_4_n_0\,
      O => \xgmii_rxd_reg[44]_i_5_n_0\
    );
\xgmii_rxd_reg[44]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F54"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[44]_i_6_n_0\
    );
\xgmii_rxd_reg[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FDFDFDFDFDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I3 => \xgmii_rxd_reg[45]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[47]_i_5_n_0\,
      I5 => \xgmii_rxd_reg[45]_i_3_n_0\,
      O => D(45)
    );
\xgmii_rxd_reg[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00803380"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \xgmii_rxd_reg[45]_i_4_n_0\,
      O => \xgmii_rxd_reg[45]_i_2_n_0\
    );
\xgmii_rxd_reg[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAFAABFFEAFEA"
    )
        port map (
      I0 => \xgmii_rxd_reg[45]_i_5_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \xgmii_rxd_reg[45]_i_4_n_0\,
      I5 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[45]_i_3_n_0\
    );
\xgmii_rxd_reg[45]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00408404"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[43]\,
      I1 => \xgmii_rxd_reg[45]_i_6_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[46]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[44]\,
      O => \xgmii_rxd_reg[45]_i_4_n_0\
    );
\xgmii_rxd_reg[45]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[53]\,
      O => \xgmii_rxd_reg[45]_i_5_n_0\
    );
\xgmii_rxd_reg[45]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202011"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[47]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[49]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[46]\,
      O => \xgmii_rxd_reg[45]_i_6_n_0\
    );
\xgmii_rxd_reg[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DDD0DDDDDDDD"
    )
        port map (
      I0 => \^encoded_rx_hdr_reg_reg[1]_3\,
      I1 => \encoded_rx_data_reg_reg_n_0_[46]\,
      I2 => \xgmii_rxd_reg[46]_i_2_n_0\,
      I3 => \xgmii_rxd_reg[47]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[46]_i_3_n_0\,
      I5 => \xgmii_rxd_reg[47]_i_5_n_0\,
      O => D(46)
    );
\xgmii_rxd_reg[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFBFFEFFFFDFE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[44]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[49]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[46]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[47]\,
      O => \xgmii_rxd_reg[46]_i_2_n_0\
    );
\xgmii_rxd_reg[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005540F0005540"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[46]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[54]\,
      O => \xgmii_rxd_reg[46]_i_3_n_0\
    );
\xgmii_rxd_reg[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DDD0DDDDDDDD"
    )
        port map (
      I0 => \^encoded_rx_hdr_reg_reg[1]_3\,
      I1 => \encoded_rx_data_reg_reg_n_0_[47]\,
      I2 => \xgmii_rxd_reg[47]_i_2_n_0\,
      I3 => \xgmii_rxd_reg[47]_i_3_n_0\,
      I4 => \xgmii_rxd_reg[47]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[47]_i_5_n_0\,
      O => D(47)
    );
\xgmii_rxd_reg[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF66FFFFF666F66F"
    )
        port map (
      I0 => \xgmii_rxd_reg[47]_i_6_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[43]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[47]_i_2_n_0\
    );
\xgmii_rxd_reg[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFDFFFFF7FFDE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[44]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[49]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[47]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[46]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[48]\,
      O => \xgmii_rxd_reg[47]_i_3_n_0\
    );
\xgmii_rxd_reg[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500333300003000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[55]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[47]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[47]_i_4_n_0\
    );
\xgmii_rxd_reg[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004044004404040"
    )
        port map (
      I0 => \xgmii_rxd_reg[60]_i_7_n_0\,
      I1 => \xgmii_rxc_reg[6]_i_2_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[2]\,
      O => \xgmii_rxd_reg[47]_i_5_n_0\
    );
\xgmii_rxd_reg[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[45]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[44]\,
      O => \xgmii_rxd_reg[47]_i_6_n_0\
    );
\xgmii_rxd_reg[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03A003A003A000A0"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I1 => \xgmii_rxd_reg[48]_i_2_n_0\,
      I2 => encoded_rx_hdr(1),
      I3 => encoded_rx_hdr(0),
      I4 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I5 => \xgmii_rxd_reg[48]_i_3_n_0\,
      O => D(48)
    );
\xgmii_rxd_reg[48]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => \xgmii_rxd_reg[48]_i_4_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I3 => \xgmii_rxd_reg[48]_i_5_n_0\,
      I4 => \xgmii_rxd_reg[48]_i_6_n_0\,
      O => \xgmii_rxd_reg[48]_i_2_n_0\
    );
\xgmii_rxd_reg[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0510100100101001"
    )
        port map (
      I0 => \xgmii_rxd_reg[56]_i_10_n_0\,
      I1 => \xgmii_rxd_reg[48]_i_7_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[48]\,
      O => \xgmii_rxd_reg[48]_i_3_n_0\
    );
\xgmii_rxd_reg[48]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DDFFDDF0DDF0DD"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I1 => \xgmii_rxd_reg[56]_i_4_n_0\,
      I2 => \xgmii_rxd_reg[56]_i_6_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \xgmii_rxd_reg[48]_i_7_n_0\,
      O => \xgmii_rxd_reg[48]_i_4_n_0\
    );
\xgmii_rxd_reg[48]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000002002000008"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[48]_i_5_n_0\
    );
\xgmii_rxd_reg[48]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E3EE3EFFEFEE3EF"
    )
        port map (
      I0 => \xgmii_rxd_reg[48]_i_7_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[48]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[56]\,
      O => \xgmii_rxd_reg[48]_i_6_n_0\
    );
\xgmii_rxd_reg[48]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFE"
    )
        port map (
      I0 => \xgmii_rxd_reg[48]_i_8_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[54]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[55]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[53]\,
      O => \xgmii_rxd_reg[48]_i_7_n_0\
    );
\xgmii_rxd_reg[48]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[55]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[56]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[52]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[50]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[51]\,
      O => \xgmii_rxd_reg[48]_i_8_n_0\
    );
\xgmii_rxd_reg[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FAA7F"
    )
        port map (
      I0 => encoded_rx_hdr(0),
      I1 => \xgmii_rxd_reg[49]_i_2_n_0\,
      I2 => \xgmii_rxd_reg[49]_i_3_n_0\,
      I3 => encoded_rx_hdr(1),
      I4 => \encoded_rx_data_reg_reg_n_0_[49]\,
      O => D(49)
    );
\xgmii_rxd_reg[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFEA"
    )
        port map (
      I0 => \xgmii_rxd_reg[49]_i_4_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \xgmii_rxd_reg[60]_i_7_n_0\,
      I5 => \xgmii_rxc_reg[1]_i_3_n_0\,
      O => \xgmii_rxd_reg[49]_i_2_n_0\
    );
\xgmii_rxd_reg[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BBB8BBB8B88"
    )
        port map (
      I0 => \xgmii_rxd_reg[49]_i_5_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[49]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[49]_i_3_n_0\
    );
\xgmii_rxd_reg[49]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000006F8"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[56]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[55]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[54]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[53]\,
      I4 => \xgmii_rxd_reg[49]_i_6_n_0\,
      I5 => \xgmii_rxd_reg[49]_i_7_n_0\,
      O => \xgmii_rxd_reg[49]_i_4_n_0\
    );
\xgmii_rxd_reg[49]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AEAEAEA"
    )
        port map (
      I0 => \xgmii_rxd_reg[49]_i_4_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[57]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[49]_i_5_n_0\
    );
\xgmii_rxd_reg[49]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090FFFFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[56]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[55]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[54]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[52]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[51]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[50]\,
      O => \xgmii_rxd_reg[49]_i_6_n_0\
    );
\xgmii_rxd_reg[49]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD669BFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[55]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[54]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[53]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[52]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[51]\,
      O => \xgmii_rxd_reg[49]_i_7_n_0\
    );
\xgmii_rxd_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DD0DDDDDDDDD"
    )
        port map (
      I0 => \^encoded_rx_hdr_reg_reg[1]_3\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => sel0(4),
      I4 => \xgmii_rxd_reg[4]_i_2_n_0\,
      I5 => \xgmii_rxd_reg[7]_i_3_n_0\,
      O => D(4)
    );
\xgmii_rxd_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(5),
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \xgmii_rxd_reg[4]_i_3_n_0\,
      O => \xgmii_rxd_reg[4]_i_2_n_0\
    );
\xgmii_rxd_reg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[4]_i_3_n_0\
    );
\xgmii_rxd_reg[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFD00"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[50]\,
      I3 => \xgmii_rxd_reg[50]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[50]_i_3_n_0\,
      I5 => \xgmii_rxd_reg[50]_i_4_n_0\,
      O => D(50)
    );
\xgmii_rxd_reg[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4AB5"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I4 => \xgmii_rxd_reg[50]_i_5_n_0\,
      O => \xgmii_rxd_reg[50]_i_2_n_0\
    );
\xgmii_rxd_reg[50]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[3]\,
      O => \xgmii_rxd_reg[50]_i_3_n_0\
    );
\xgmii_rxd_reg[50]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[58]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \xgmii_rxc_reg[6]_i_2_n_0\,
      I5 => \encoded_rx_data_reg_reg_n_0_[50]\,
      O => \xgmii_rxd_reg[50]_i_4_n_0\
    );
\xgmii_rxd_reg[50]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFC3FFF3FFDFBF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[50]_i_5_n_0\
    );
\xgmii_rxd_reg[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FDFD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[51]\,
      I3 => \xgmii_rxd_reg[51]_i_2_n_0\,
      I4 => \xgmii_rxd_reg[55]_i_5_n_0\,
      O => D(51)
    );
\xgmii_rxd_reg[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222232F2"
    )
        port map (
      I0 => \xgmii_rxd_reg[55]_i_6_n_0\,
      I1 => \xgmii_rxd_reg[51]_i_3_n_0\,
      I2 => \xgmii_rxd_reg[51]_i_4_n_0\,
      I3 => \xgmii_rxd_reg[55]_i_4_n_0\,
      I4 => \xgmii_rxd_reg[52]_i_5_n_0\,
      O => \xgmii_rxd_reg[51]_i_2_n_0\
    );
\xgmii_rxd_reg[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43030C0C43FF0CFC"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[59]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[51]\,
      O => \xgmii_rxd_reg[51]_i_3_n_0\
    );
\xgmii_rxd_reg[51]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[52]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[54]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[53]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[56]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[55]\,
      I5 => \xgmii_rxd_reg[51]_i_5_n_0\,
      O => \xgmii_rxd_reg[51]_i_4_n_0\
    );
\xgmii_rxd_reg[51]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[50]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[51]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[52]\,
      O => \xgmii_rxd_reg[51]_i_5_n_0\
    );
\xgmii_rxd_reg[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0DDDDDDDD"
    )
        port map (
      I0 => \^encoded_rx_hdr_reg_reg[1]_3\,
      I1 => \encoded_rx_data_reg_reg_n_0_[52]\,
      I2 => \xgmii_rxd_reg[52]_i_2_n_0\,
      I3 => \xgmii_rxd_reg[52]_i_3_n_0\,
      I4 => \xgmii_rxd_reg[52]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[55]_i_5_n_0\,
      O => D(52)
    );
\xgmii_rxd_reg[52]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \xgmii_rxd_reg[52]_i_5_n_0\,
      O => \xgmii_rxd_reg[52]_i_2_n_0\
    );
\xgmii_rxd_reg[52]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54555554"
    )
        port map (
      I0 => \xgmii_rxd_reg[55]_i_4_n_0\,
      I1 => \xgmii_rxd_reg[52]_i_6_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[50]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[51]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[52]\,
      O => \xgmii_rxd_reg[52]_i_3_n_0\
    );
\xgmii_rxd_reg[52]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0537C53705CC05CC"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[52]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[60]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[52]_i_4_n_0\
    );
\xgmii_rxd_reg[52]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000900"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[52]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[51]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[50]\,
      I3 => \xgmii_rxd_reg[52]_i_7_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[56]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[55]\,
      O => \xgmii_rxd_reg[52]_i_5_n_0\
    );
\xgmii_rxd_reg[52]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[55]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[56]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[54]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[53]\,
      O => \xgmii_rxd_reg[52]_i_6_n_0\
    );
\xgmii_rxd_reg[52]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[53]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[54]\,
      O => \xgmii_rxd_reg[52]_i_7_n_0\
    );
\xgmii_rxd_reg[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A222AAAAA2A2A"
    )
        port map (
      I0 => \xgmii_rxd_reg[53]_i_2_n_0\,
      I1 => \xgmii_rxd_reg[55]_i_5_n_0\,
      I2 => \xgmii_rxd_reg[53]_i_3_n_0\,
      I3 => \xgmii_rxd_reg[55]_i_4_n_0\,
      I4 => \xgmii_rxd_reg[55]_i_6_n_0\,
      I5 => \xgmii_rxd_reg[53]_i_4_n_0\,
      O => D(53)
    );
\xgmii_rxd_reg[53]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[53]\,
      I1 => encoded_rx_hdr(0),
      I2 => encoded_rx_hdr(1),
      O => \xgmii_rxd_reg[53]_i_2_n_0\
    );
\xgmii_rxd_reg[53]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00104101"
    )
        port map (
      I0 => \xgmii_rxd_reg[53]_i_5_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[50]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[52]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[53]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[51]\,
      O => \xgmii_rxd_reg[53]_i_3_n_0\
    );
\xgmii_rxd_reg[53]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0537C53705CC05CC"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[53]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[53]_i_4_n_0\
    );
\xgmii_rxd_reg[53]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFDFFC"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[52]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[54]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[55]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[56]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[53]\,
      O => \xgmii_rxd_reg[53]_i_5_n_0\
    );
\xgmii_rxd_reg[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA02AAAAAA22AA"
    )
        port map (
      I0 => \xgmii_rxd_reg[54]_i_2_n_0\,
      I1 => \xgmii_rxd_reg[54]_i_3_n_0\,
      I2 => \xgmii_rxd_reg[55]_i_4_n_0\,
      I3 => \xgmii_rxd_reg[55]_i_5_n_0\,
      I4 => \xgmii_rxd_reg[55]_i_6_n_0\,
      I5 => \xgmii_rxd_reg[54]_i_4_n_0\,
      O => D(54)
    );
\xgmii_rxd_reg[54]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[54]\,
      I1 => encoded_rx_hdr(0),
      I2 => encoded_rx_hdr(1),
      O => \xgmii_rxd_reg[54]_i_2_n_0\
    );
\xgmii_rxd_reg[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100001400011"
    )
        port map (
      I0 => \xgmii_rxd_reg[54]_i_5_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[56]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[52]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[55]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[54]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[53]\,
      O => \xgmii_rxd_reg[54]_i_3_n_0\
    );
\xgmii_rxd_reg[54]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0537C53705CC05CC"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[54]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[54]_i_4_n_0\
    );
\xgmii_rxd_reg[54]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE75A7E"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[50]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[54]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[52]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[53]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[51]\,
      O => \xgmii_rxd_reg[54]_i_5_n_0\
    );
\xgmii_rxd_reg[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA02AAAAAA22AA"
    )
        port map (
      I0 => \xgmii_rxd_reg[55]_i_2_n_0\,
      I1 => \xgmii_rxd_reg[55]_i_3_n_0\,
      I2 => \xgmii_rxd_reg[55]_i_4_n_0\,
      I3 => \xgmii_rxd_reg[55]_i_5_n_0\,
      I4 => \xgmii_rxd_reg[55]_i_6_n_0\,
      I5 => \xgmii_rxd_reg[55]_i_7_n_0\,
      O => D(55)
    );
\xgmii_rxd_reg[55]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[55]_i_10_n_0\
    );
\xgmii_rxd_reg[55]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[55]\,
      I1 => encoded_rx_hdr(0),
      I2 => encoded_rx_hdr(1),
      O => \xgmii_rxd_reg[55]_i_2_n_0\
    );
\xgmii_rxd_reg[55]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \xgmii_rxd_reg[55]_i_8_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[52]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[51]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[50]\,
      O => \xgmii_rxd_reg[55]_i_3_n_0\
    );
\xgmii_rxd_reg[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[55]_i_4_n_0\
    );
\xgmii_rxd_reg[55]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000600060C00"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I2 => \xgmii_rxd_reg[55]_i_9_n_0\,
      I3 => \xgmii_rxd_reg[55]_i_10_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[3]\,
      O => \xgmii_rxd_reg[55]_i_5_n_0\
    );
\xgmii_rxd_reg[55]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[55]_i_6_n_0\
    );
\xgmii_rxd_reg[55]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0537C53705CC05CC"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[55]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[63]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[55]_i_7_n_0\
    );
\xgmii_rxd_reg[55]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001004010080001"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[56]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[53]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[55]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[54]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[51]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[52]\,
      O => \xgmii_rxd_reg[55]_i_8_n_0\
    );
\xgmii_rxd_reg[55]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6996FFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \xgmii_rxc_reg[6]_i_2_n_0\,
      I5 => \xgmii_rxc_reg[1]_i_3_n_0\,
      O => \xgmii_rxd_reg[55]_i_9_n_0\
    );
\xgmii_rxd_reg[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA303F0000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[56]\,
      I1 => \xgmii_rxd_reg[56]_i_2_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I3 => \xgmii_rxd_reg[56]_i_3_n_0\,
      I4 => encoded_rx_hdr(0),
      I5 => encoded_rx_hdr(1),
      O => D(56)
    );
\xgmii_rxd_reg[56]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7FDBFFBDF7FFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[3]\,
      O => \xgmii_rxd_reg[56]_i_10_n_0\
    );
\xgmii_rxd_reg[56]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[63]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[59]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[57]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[58]\,
      O => \xgmii_rxd_reg[56]_i_11_n_0\
    );
\xgmii_rxd_reg[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFE0EE"
    )
        port map (
      I0 => \xgmii_rxd_reg[56]_i_4_n_0\,
      I1 => \xgmii_rxd_reg[56]_i_5_n_0\,
      I2 => \xgmii_rxd_reg[56]_i_6_n_0\,
      I3 => \xgmii_rxd_reg[56]_i_7_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I5 => \xgmii_rxd_reg[56]_i_8_n_0\,
      O => \xgmii_rxd_reg[56]_i_2_n_0\
    );
\xgmii_rxd_reg[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF7777DD"
    )
        port map (
      I0 => \xgmii_rxd_reg[56]_i_9_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[56]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I5 => \xgmii_rxd_reg[56]_i_10_n_0\,
      O => \xgmii_rxd_reg[56]_i_3_n_0\
    );
\xgmii_rxd_reg[56]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDBFFFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[2]\,
      O => \xgmii_rxd_reg[56]_i_4_n_0\
    );
\xgmii_rxd_reg[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[56]\,
      O => \xgmii_rxd_reg[56]_i_5_n_0\
    );
\xgmii_rxd_reg[56]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFBF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[3]\,
      O => \xgmii_rxd_reg[56]_i_6_n_0\
    );
\xgmii_rxd_reg[56]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \xgmii_rxd_reg[56]_i_9_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[56]_i_7_n_0\
    );
\xgmii_rxd_reg[56]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282280080802800"
    )
        port map (
      I0 => \xgmii_rxd_reg[48]_i_5_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \xgmii_rxd_reg[56]_i_9_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[56]\,
      O => \xgmii_rxd_reg[56]_i_8_n_0\
    );
\xgmii_rxd_reg[56]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0081"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[60]\,
      I3 => \xgmii_rxd_reg[56]_i_11_n_0\,
      O => \xgmii_rxd_reg[56]_i_9_n_0\
    );
\xgmii_rxd_reg[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBCBCBFFFFCFCF"
    )
        port map (
      I0 => \xgmii_rxd_reg[57]_i_2_n_0\,
      I1 => encoded_rx_hdr(0),
      I2 => encoded_rx_hdr(1),
      I3 => \xgmii_rxd_reg[60]_i_2_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[57]\,
      I5 => \xgmii_rxd_reg[57]_i_3_n_0\,
      O => D(57)
    );
\xgmii_rxd_reg[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBBEEBEBBEEBBF"
    )
        port map (
      I0 => \xgmii_rxd_reg[60]_i_7_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[0]\,
      O => \xgmii_rxd_reg[57]_i_2_n_0\
    );
\xgmii_rxd_reg[57]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAFEFA"
    )
        port map (
      I0 => \xgmii_rxd_reg[57]_i_4_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[57]_i_3_n_0\
    );
\xgmii_rxd_reg[57]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000006F8"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[63]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[60]\,
      I4 => \xgmii_rxd_reg[57]_i_5_n_0\,
      I5 => \xgmii_rxd_reg[57]_i_6_n_0\,
      O => \xgmii_rxd_reg[57]_i_4_n_0\
    );
\xgmii_rxd_reg[57]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF82828282FFFFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[63]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[59]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[58]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[57]\,
      O => \xgmii_rxd_reg[57]_i_5_n_0\
    );
\xgmii_rxd_reg[57]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD669BFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[60]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[59]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[58]\,
      O => \xgmii_rxd_reg[57]_i_6_n_0\
    );
\xgmii_rxd_reg[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBFBFB"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[58]\,
      I1 => encoded_rx_hdr(1),
      I2 => encoded_rx_hdr(0),
      I3 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I4 => \xgmii_rxd_reg[60]_i_2_n_0\,
      O => D(58)
    );
\xgmii_rxd_reg[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEE2CEEEEEEEE"
    )
        port map (
      I0 => \xgmii_rxd_reg[59]_i_2_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[59]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[58]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[57]\,
      I4 => \xgmii_rxd_reg[59]_i_3_n_0\,
      I5 => \xgmii_rxd_reg[60]_i_5_n_0\,
      O => D(59)
    );
\xgmii_rxd_reg[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F7FFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I5 => \^encoded_rx_hdr_reg_reg[1]_3\,
      O => \xgmii_rxd_reg[59]_i_2_n_0\
    );
\xgmii_rxd_reg[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFEE"
    )
        port map (
      I0 => \xgmii_rxd_reg[60]_i_6_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[60]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[59]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[63]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[61]\,
      O => \xgmii_rxd_reg[59]_i_3_n_0\
    );
\xgmii_rxd_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0D0D0DDDDDDDD"
    )
        port map (
      I0 => \^encoded_rx_hdr_reg_reg[1]_3\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \xgmii_rxd_reg[6]_i_2_n_0\,
      I3 => sel0(5),
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I5 => \xgmii_rxd_reg[5]_i_2_n_0\,
      O => D(5)
    );
\xgmii_rxd_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFF0AEEE0000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \xgmii_rxd_reg[28]_i_3_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I5 => \xgmii_rxd_reg[5]_i_3_n_0\,
      O => \xgmii_rxd_reg[5]_i_2_n_0\
    );
\xgmii_rxd_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEABAAFAAAAAAAA"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => sel0(3),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \xgmii_rxd_reg[5]_i_4_n_0\,
      O => \xgmii_rxd_reg[5]_i_3_n_0\
    );
\xgmii_rxd_reg[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202011"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(6),
      I4 => sel0(3),
      O => \xgmii_rxd_reg[5]_i_4_n_0\
    );
\xgmii_rxd_reg[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F100F3F3F3F3"
    )
        port map (
      I0 => \xgmii_rxd_reg[60]_i_2_n_0\,
      I1 => \^encoded_rx_hdr_reg_reg[1]_3\,
      I2 => \encoded_rx_data_reg_reg_n_0_[60]\,
      I3 => \xgmii_rxd_reg[60]_i_3_n_0\,
      I4 => \xgmii_rxd_reg[60]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[60]_i_5_n_0\,
      O => D(60)
    );
\xgmii_rxd_reg[60]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[60]_i_2_n_0\
    );
\xgmii_rxd_reg[60]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[57]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[58]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[59]\,
      O => \xgmii_rxd_reg[60]_i_3_n_0\
    );
\xgmii_rxd_reg[60]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[60]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[63]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I4 => \xgmii_rxd_reg[60]_i_6_n_0\,
      O => \xgmii_rxd_reg[60]_i_4_n_0\
    );
\xgmii_rxd_reg[60]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002022002202002"
    )
        port map (
      I0 => \xgmii_rxc_reg[6]_i_2_n_0\,
      I1 => \xgmii_rxd_reg[60]_i_7_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[2]\,
      O => \xgmii_rxd_reg[60]_i_5_n_0\
    );
\xgmii_rxd_reg[60]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80EB"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[60]_i_6_n_0\
    );
\xgmii_rxd_reg[60]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDEFFB7F7FFBEFFD"
    )
        port map (
      I0 => \xgmii_rxd_reg[55]_i_10_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I5 => \xgmii_rxd_reg[60]_i_8_n_0\,
      O => \xgmii_rxd_reg[60]_i_7_n_0\
    );
\xgmii_rxd_reg[60]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[60]_i_8_n_0\
    );
\xgmii_rxd_reg[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I3 => \xgmii_rxd_reg[61]_i_2_n_0\,
      O => D(61)
    );
\xgmii_rxd_reg[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F3110000000000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I1 => \xgmii_rxd_reg[63]_i_3_n_0\,
      I2 => \xgmii_rxd_reg[63]_i_4_n_0\,
      I3 => \xgmii_rxd_reg[55]_i_4_n_0\,
      I4 => \xgmii_rxd_reg[61]_i_3_n_0\,
      I5 => \xgmii_rxd_reg[60]_i_5_n_0\,
      O => \xgmii_rxd_reg[61]_i_2_n_0\
    );
\xgmii_rxd_reg[61]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00104101"
    )
        port map (
      I0 => \xgmii_rxd_reg[61]_i_4_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[57]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[59]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[60]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[58]\,
      O => \xgmii_rxd_reg[61]_i_3_n_0\
    );
\xgmii_rxd_reg[61]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFDFEE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[59]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[63]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[60]\,
      O => \xgmii_rxd_reg[61]_i_4_n_0\
    );
\xgmii_rxd_reg[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I3 => \xgmii_rxd_reg[62]_i_2_n_0\,
      O => D(62)
    );
\xgmii_rxd_reg[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F100F30011000000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I1 => \xgmii_rxd_reg[63]_i_3_n_0\,
      I2 => \xgmii_rxd_reg[63]_i_4_n_0\,
      I3 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I4 => \xgmii_rxd_reg[55]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[62]_i_3_n_0\,
      O => \xgmii_rxd_reg[62]_i_2_n_0\
    );
\xgmii_rxd_reg[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000001004005"
    )
        port map (
      I0 => \xgmii_rxd_reg[62]_i_4_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[59]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[63]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[60]\,
      O => \xgmii_rxd_reg[62]_i_3_n_0\
    );
\xgmii_rxd_reg[62]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE75A7E"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[57]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[59]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[60]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[58]\,
      O => \xgmii_rxd_reg[62]_i_4_n_0\
    );
\xgmii_rxd_reg[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[63]\,
      I3 => \xgmii_rxd_reg[63]_i_2_n_0\,
      O => D(63)
    );
\xgmii_rxd_reg[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F100F30011000000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[63]\,
      I1 => \xgmii_rxd_reg[63]_i_3_n_0\,
      I2 => \xgmii_rxd_reg[63]_i_4_n_0\,
      I3 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I4 => \xgmii_rxd_reg[55]_i_4_n_0\,
      I5 => \xgmii_rxd_reg[63]_i_5_n_0\,
      O => \xgmii_rxd_reg[63]_i_2_n_0\
    );
\xgmii_rxd_reg[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      O => \xgmii_rxd_reg[63]_i_3_n_0\
    );
\xgmii_rxd_reg[63]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      O => \xgmii_rxd_reg[63]_i_4_n_0\
    );
\xgmii_rxd_reg[63]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[59]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[58]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[57]\,
      I3 => \xgmii_rxd_reg[63]_i_6_n_0\,
      O => \xgmii_rxd_reg[63]_i_5_n_0\
    );
\xgmii_rxd_reg[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFBFEFF7FFFE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[63]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[60]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[62]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[61]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[58]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[59]\,
      O => \xgmii_rxd_reg[63]_i_6_n_0\
    );
\xgmii_rxd_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD000DDDDDDDD"
    )
        port map (
      I0 => \^encoded_rx_hdr_reg_reg[1]_3\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => sel0(6),
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \xgmii_rxd_reg[6]_i_2_n_0\,
      I5 => \xgmii_rxd_reg[6]_i_3_n_0\,
      O => D(6)
    );
\xgmii_rxd_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6897FFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I4 => \xgmii_rxd_reg[18]_i_3_n_0\,
      O => \xgmii_rxd_reg[6]_i_2_n_0\
    );
\xgmii_rxd_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCCCCEEE0EEE0"
    )
        port map (
      I0 => \xgmii_rxd_reg[6]_i_4_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \xgmii_rxd_reg[28]_i_3_n_0\,
      I5 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[6]_i_3_n_0\
    );
\xgmii_rxd_reg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000184005"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(4),
      I3 => sel0(6),
      I4 => sel0(5),
      I5 => \xgmii_rxd_reg[6]_i_5_n_0\,
      O => \xgmii_rxd_reg[6]_i_4_n_0\
    );
\xgmii_rxd_reg[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE75A7E"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => sel0(1),
      O => \xgmii_rxd_reg[6]_i_5_n_0\
    );
\xgmii_rxd_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DDF000FFDDFFDD"
    )
        port map (
      I0 => encoded_rx_hdr(1),
      I1 => encoded_rx_hdr(0),
      I2 => \encoded_rx_data_reg_reg_n_0_[15]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I4 => \xgmii_rxd_reg[7]_i_2_n_0\,
      I5 => \xgmii_rxd_reg[7]_i_3_n_0\,
      O => D(7)
    );
\xgmii_rxd_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEFEFFE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \xgmii_rxd_reg[7]_i_4_n_0\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => sel0(2),
      O => \xgmii_rxd_reg[7]_i_2_n_0\
    );
\xgmii_rxd_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000966A9660"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I5 => \xgmii_rxd_reg[7]_i_5_n_0\,
      O => \xgmii_rxd_reg[7]_i_3_n_0\
    );
\xgmii_rxd_reg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFBFEFF7FFFE"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => sel0(4),
      I4 => sel0(1),
      I5 => sel0(2),
      O => \xgmii_rxd_reg[7]_i_4_n_0\
    );
\xgmii_rxd_reg[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBFBFBFBBFBFFB"
    )
        port map (
      I0 => \xgmii_rxd_reg[2]_i_2_n_0\,
      I1 => \xgmii_rxc_reg[6]_i_2_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[3]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[2]\,
      O => \xgmii_rxd_reg[7]_i_5_n_0\
    );
\xgmii_rxd_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAFF030000"
    )
        port map (
      I0 => sel0(0),
      I1 => \xgmii_rxd_reg[8]_i_2_n_0\,
      I2 => \xgmii_rxd_reg[8]_i_3_n_0\,
      I3 => \xgmii_rxd_reg[8]_i_4_n_0\,
      I4 => encoded_rx_hdr(0),
      I5 => encoded_rx_hdr(1),
      O => D(8)
    );
\xgmii_rxd_reg[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001004004001000"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[3]\,
      O => \xgmii_rxd_reg[8]_i_10_n_0\
    );
\xgmii_rxd_reg[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000088"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[2]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[1]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[3]\,
      O => \xgmii_rxd_reg[8]_i_11_n_0\
    );
\xgmii_rxd_reg[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDBF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[3]\,
      O => \xgmii_rxd_reg[8]_i_12_n_0\
    );
\xgmii_rxd_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C34C7FCFFF4C7F"
    )
        port map (
      I0 => sel0(0),
      I1 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I3 => \xgmii_rxd_reg[8]_i_5_n_0\,
      I4 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[16]\,
      O => \xgmii_rxd_reg[8]_i_2_n_0\
    );
\xgmii_rxd_reg[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I1 => \xgmii_rxd_reg[56]_i_10_n_0\,
      O => \xgmii_rxd_reg[8]_i_3_n_0\
    );
\xgmii_rxd_reg[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888088808880800"
    )
        port map (
      I0 => \xgmii_rxd_reg[8]_i_6_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[0]\,
      I2 => \xgmii_rxd_reg[8]_i_7_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \xgmii_rxd_reg[33]_i_5_n_0\,
      I5 => \xgmii_rxd_reg[8]_i_8_n_0\,
      O => \xgmii_rxd_reg[8]_i_4_n_0\
    );
\xgmii_rxd_reg[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000001"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \xgmii_rxd_reg[8]_i_9_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[18]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[20]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[19]\,
      O => \xgmii_rxd_reg[8]_i_5_n_0\
    );
\xgmii_rxd_reg[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEEEAFFFFEEEA"
    )
        port map (
      I0 => \xgmii_rxd_reg[8]_i_10_n_0\,
      I1 => \xgmii_rxd_reg[8]_i_11_n_0\,
      I2 => \xgmii_rxd_reg[8]_i_5_n_0\,
      I3 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I4 => \xgmii_rxd_reg[40]_i_12_n_0\,
      I5 => \xgmii_rxd_reg[8]_i_12_n_0\,
      O => \xgmii_rxd_reg[8]_i_6_n_0\
    );
\xgmii_rxd_reg[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5373"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I1 => \xgmii_rxd_reg[8]_i_5_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[16]\,
      O => \xgmii_rxd_reg[8]_i_7_n_0\
    );
\xgmii_rxd_reg[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => sel0(0),
      O => \xgmii_rxd_reg[8]_i_8_n_0\
    );
\xgmii_rxd_reg[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFE"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[15]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[21]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[20]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[16]\,
      O => \xgmii_rxd_reg[8]_i_9_n_0\
    );
\xgmii_rxd_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0DDDDDDD0"
    )
        port map (
      I0 => \^encoded_rx_hdr_reg_reg[1]_3\,
      I1 => sel0(1),
      I2 => \xgmii_rxd_reg[9]_i_2_n_0\,
      I3 => \xgmii_rxd_reg[9]_i_3_n_0\,
      I4 => \xgmii_rxd_reg[17]_i_3_n_0\,
      I5 => \xgmii_rxd_reg[9]_i_4_n_0\,
      O => D(9)
    );
\xgmii_rxd_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5DFD5D5D55555"
    )
        port map (
      I0 => \xgmii_rxd_reg[60]_i_5_n_0\,
      I1 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[7]\,
      I3 => sel0(1),
      I4 => \encoded_rx_data_reg_reg_n_0_[5]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[6]\,
      O => \xgmii_rxd_reg[9]_i_2_n_0\
    );
\xgmii_rxd_reg[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[4]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[6]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[5]\,
      O => \xgmii_rxd_reg[9]_i_3_n_0\
    );
\xgmii_rxd_reg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101011001100100"
    )
        port map (
      I0 => \xgmii_rxd_reg[25]_i_4_n_0\,
      I1 => \xgmii_rxd_reg[9]_i_5_n_0\,
      I2 => \encoded_rx_data_reg_reg_n_0_[18]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[19]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[20]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[21]\,
      O => \xgmii_rxd_reg[9]_i_4_n_0\
    );
\xgmii_rxd_reg[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF95FAFF5"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[16]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[18]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[19]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[20]\,
      I5 => \xgmii_rxd_reg[9]_i_6_n_0\,
      O => \xgmii_rxd_reg[9]_i_5_n_0\
    );
\xgmii_rxd_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF82828282FFFFFF"
    )
        port map (
      I0 => \encoded_rx_data_reg_reg_n_0_[19]\,
      I1 => \encoded_rx_data_reg_reg_n_0_[21]\,
      I2 => \encoded_rx_data_reg_reg_n_0_[20]\,
      I3 => \encoded_rx_data_reg_reg_n_0_[16]\,
      I4 => \encoded_rx_data_reg_reg_n_0_[17]\,
      I5 => \encoded_rx_data_reg_reg_n_0_[15]\,
      O => \xgmii_rxd_reg[9]_i_6_n_0\
    );
\xgmii_rxd_reg_reg[32]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \xgmii_rxd_reg[32]_i_7_n_0\,
      I1 => \xgmii_rxd_reg[32]_i_8_n_0\,
      O => \xgmii_rxd_reg_reg[32]_i_6_n_0\,
      S => \encoded_rx_data_reg_reg_n_0_[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_eth_phy_10g_tx is
  port (
    phy_tx_bad_block : out STD_LOGIC;
    serdes_tx_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    serdes_tx_hdr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \encoded_tx_hdr_reg_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_eth_phy_10g_tx : entity is "eth_phy_10g_tx";
end eth_10g_0_eth_phy_10g_tx;

architecture STRUCTURE of eth_10g_0_eth_phy_10g_tx is
  signal encoded_tx_data : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal encoded_tx_hdr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal scrambled_data : STD_LOGIC_VECTOR ( 63 downto 58 );
  signal scrambler_state_reg : STD_LOGIC_VECTOR ( 43 downto 0 );
begin
eth_phy_10g_tx_if_inst: entity work.eth_10g_0_eth_phy_10g_tx_if
     port map (
      Q(57 downto 0) => encoded_tx_data(57 downto 0),
      scrambler_state_reg(11 downto 6) => scrambler_state_reg(43 downto 38),
      scrambler_state_reg(5 downto 0) => scrambler_state_reg(5 downto 0),
      serdes_tx_data(63 downto 0) => serdes_tx_data(63 downto 0),
      serdes_tx_hdr(1 downto 0) => serdes_tx_hdr(1 downto 0),
      \serdes_tx_hdr_reg_reg[1]_0\ => \encoded_tx_hdr_reg_reg[1]\,
      \serdes_tx_hdr_reg_reg[1]_1\(1 downto 0) => encoded_tx_hdr(1 downto 0),
      state_out(5 downto 0) => scrambled_data(63 downto 58)
    );
xgmii_baser_enc_inst: entity work.eth_10g_0_xgmii_baser_enc_64
     port map (
      \encoded_tx_data_reg_reg[57]_0\(57 downto 0) => encoded_tx_data(57 downto 0),
      encoded_tx_hdr(1 downto 0) => encoded_tx_hdr(1 downto 0),
      \encoded_tx_hdr_reg_reg[1]_0\ => \encoded_tx_hdr_reg_reg[1]\,
      phy_tx_bad_block => phy_tx_bad_block,
      phy_xgmii_txc(7 downto 0) => phy_xgmii_txc(7 downto 0),
      phy_xgmii_txd(63 downto 0) => phy_xgmii_txd(63 downto 0),
      scrambler_state_reg(11 downto 6) => scrambler_state_reg(43 downto 38),
      scrambler_state_reg(5 downto 0) => scrambler_state_reg(5 downto 0),
      state_out(5 downto 0) => scrambled_data(63 downto 58)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_0_gtye4_channel_wrapper is
  port (
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.gtpowergood_int\ : out STD_LOGIC;
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    gtrxreset_out_reg : out STD_LOGIC;
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.gtrxreset_int\ : in STD_LOGIC;
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.gttxreset_ch_int\ : in STD_LOGIC;
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.rxprogdivreset_int\ : in STD_LOGIC;
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.rxuserrdy_int\ : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    xcvr_txn : in STD_LOGIC;
    \gen_gtwizard_gtye4.txpmareset_ch_int\ : in STD_LOGIC;
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.txprogdivreset_int\ : in STD_LOGIC;
    xcvr_txn_0 : in STD_LOGIC;
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userclk_tx_usrclk2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXRATE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_0_gtye4_channel_wrapper : entity is "gtwizard_ultrascale_0_gtye4_channel_wrapper";
end eth_10g_0_gtwizard_ultrascale_0_gtye4_channel_wrapper;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_0_gtye4_channel_wrapper is
begin
channel_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_channel
     port map (
      TXRATE(2 downto 0) => TXRATE(2 downto 0),
      bufgtce_out(0) => bufgtce_out(0),
      bufgtcemask_out(2 downto 0) => bufgtcemask_out(2 downto 0),
      bufgtdiv_out(8 downto 0) => bufgtdiv_out(8 downto 0),
      bufgtreset_out(0) => bufgtreset_out(0),
      bufgtrstmask_out(2 downto 0) => bufgtrstmask_out(2 downto 0),
      cdrstepdir_in(0) => cdrstepdir_in(0),
      cdrstepsq_in(0) => cdrstepsq_in(0),
      cdrstepsx_in(0) => cdrstepsx_in(0),
      cfgreset_in(0) => cfgreset_in(0),
      clkrsvd0_in(0) => clkrsvd0_in(0),
      clkrsvd1_in(0) => clkrsvd1_in(0),
      cpllfbclklost_out(0) => cpllfbclklost_out(0),
      cpllfreqlock_in(0) => cpllfreqlock_in(0),
      cplllock_out(0) => cplllock_out(0),
      cplllockdetclk_in(0) => cplllockdetclk_in(0),
      cplllocken_in(0) => cplllocken_in(0),
      cpllpd_in(0) => cpllpd_in(0),
      cpllrefclklost_out(0) => cpllrefclklost_out(0),
      cpllrefclksel_in(2 downto 0) => cpllrefclksel_in(2 downto 0),
      cpllreset_in(0) => cpllreset_in(0),
      dmonfiforeset_in(0) => dmonfiforeset_in(0),
      dmonitorclk_in(0) => dmonitorclk_in(0),
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      dmonitoroutclk_out(0) => dmonitoroutclk_out(0),
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in(0) => drprst_in(0),
      drpwe_in(0) => drpwe_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      freqos_in(0) => freqos_in(0),
      \gen_gtwizard_gtye4.gtpowergood_int\ => \gen_gtwizard_gtye4.gtpowergood_int\,
      \gen_gtwizard_gtye4.gtrxreset_int\ => \gen_gtwizard_gtye4.gtrxreset_int\,
      \gen_gtwizard_gtye4.gttxreset_ch_int\ => \gen_gtwizard_gtye4.gttxreset_ch_int\,
      \gen_gtwizard_gtye4.rxprogdivreset_int\ => \gen_gtwizard_gtye4.rxprogdivreset_int\,
      \gen_gtwizard_gtye4.rxuserrdy_int\ => \gen_gtwizard_gtye4.rxuserrdy_int\,
      \gen_gtwizard_gtye4.txpmareset_ch_int\ => \gen_gtwizard_gtye4.txpmareset_ch_int\,
      \gen_gtwizard_gtye4.txprogdivreset_int\ => \gen_gtwizard_gtye4.txprogdivreset_int\,
      \gen_gtwizard_gtye4.txuserrdy_int\ => \gen_gtwizard_gtye4.txuserrdy_int\,
      gtgrefclk_in(0) => gtgrefclk_in(0),
      gtnorthrefclk0_in(0) => gtnorthrefclk0_in(0),
      gtnorthrefclk1_in(0) => gtnorthrefclk1_in(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk1_in(0) => gtrefclk1_in(0),
      gtrefclkmonitor_out(0) => gtrefclkmonitor_out(0),
      gtrsvd_in(15 downto 0) => gtrsvd_in(15 downto 0),
      gtrxreset_out_reg => gtrxreset_out_reg,
      gtrxresetsel_in(0) => gtrxresetsel_in(0),
      gtsouthrefclk0_in(0) => gtsouthrefclk0_in(0),
      gtsouthrefclk1_in(0) => gtsouthrefclk1_in(0),
      gttxresetsel_in(0) => gttxresetsel_in(0),
      gtwiz_userclk_rx_usrclk2_out(0) => gtwiz_userclk_rx_usrclk2_out(0),
      gtwiz_userclk_tx_usrclk2_out(0) => gtwiz_userclk_tx_usrclk2_out(0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      gtyrxn_in(0) => gtyrxn_in(0),
      gtyrxp_in(0) => gtyrxp_in(0),
      gtytxn_out(0) => gtytxn_out(0),
      gtytxp_out(0) => gtytxp_out(0),
      incpctrl_in(0) => incpctrl_in(0),
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pcieeqrxeqadaptdone_in(0) => pcieeqrxeqadaptdone_in(0),
      pcierategen3_out(0) => pcierategen3_out(0),
      pcierateidle_out(0) => pcierateidle_out(0),
      pcierateqpllpd_out(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      pcierstidle_in(0) => pcierstidle_in(0),
      pciersttxsyncstart_in(0) => pciersttxsyncstart_in(0),
      pciesynctxsyncdone_out(0) => pciesynctxsyncdone_out(0),
      pcieusergen3rdy_out(0) => pcieusergen3rdy_out(0),
      pcieuserphystatusrst_out(0) => pcieuserphystatusrst_out(0),
      pcieuserratedone_in(0) => pcieuserratedone_in(0),
      pcieuserratestart_out(0) => pcieuserratestart_out(0),
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      pcsrsvdout_out(15 downto 0) => pcsrsvdout_out(15 downto 0),
      phystatus_out(0) => phystatus_out(0),
      pinrsrvdas_out(15 downto 0) => pinrsrvdas_out(15 downto 0),
      powerpresent_out(0) => powerpresent_out(0),
      qpll0freqlock_in(0) => qpll0freqlock_in(0),
      qpll0outclk_out(0) => qpll0outclk_out(0),
      qpll0outrefclk_out(0) => qpll0outrefclk_out(0),
      qpll1freqlock_in(0) => qpll1freqlock_in(0),
      qpll1outclk_out(0) => qpll1outclk_out(0),
      qpll1outrefclk_out(0) => qpll1outrefclk_out(0),
      resetexception_out(0) => resetexception_out(0),
      resetovrd_in(0) => resetovrd_in(0),
      rx8b10ben_in(0) => rx8b10ben_in(0),
      rxafecfoken_in(0) => rxafecfoken_in(0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxbyteisaligned_out(0) => rxbyteisaligned_out(0),
      rxbyterealign_out(0) => rxbyterealign_out(0),
      rxcdrfreqreset_in(0) => rxcdrfreqreset_in(0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(0) => rxcdrphdone_out(0),
      rxcdrreset_in(0) => rxcdrreset_in(0),
      rxchanbondseq_out(0) => rxchanbondseq_out(0),
      rxchanisaligned_out(0) => rxchanisaligned_out(0),
      rxchanrealign_out(0) => rxchanrealign_out(0),
      rxchbonden_in(0) => rxchbonden_in(0),
      rxchbondi_in(4 downto 0) => rxchbondi_in(4 downto 0),
      rxchbondlevel_in(2 downto 0) => rxchbondlevel_in(2 downto 0),
      rxchbondmaster_in(0) => rxchbondmaster_in(0),
      rxchbondo_out(4 downto 0) => rxchbondo_out(4 downto 0),
      rxchbondslave_in(0) => rxchbondslave_in(0),
      rxckcaldone_out(0) => rxckcaldone_out(0),
      rxckcalreset_in(0) => rxckcalreset_in(0),
      rxckcalstart_in(6 downto 0) => rxckcalstart_in(6 downto 0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => rxcominitdet_out(0),
      rxcommadet_out(0) => rxcommadet_out(0),
      rxcommadeten_in(0) => rxcommadeten_in(0),
      rxcomsasdet_out(0) => rxcomsasdet_out(0),
      rxcomwakedet_out(0) => rxcomwakedet_out(0),
      rxctrl0_out(15 downto 0) => rxctrl0_out(15 downto 0),
      rxctrl1_out(15 downto 0) => rxctrl1_out(15 downto 0),
      rxctrl2_out(7 downto 0) => rxctrl2_out(7 downto 0),
      rxctrl3_out(7 downto 0) => rxctrl3_out(7 downto 0),
      rxdata_out(127 downto 0) => rxdata_out(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      rxdatavalid_out(1 downto 0) => rxdatavalid_out(1 downto 0),
      rxdfeagchold_in(0) => rxdfeagchold_in(0),
      rxdfeagcovrden_in(0) => rxdfeagcovrden_in(0),
      rxdfecfokfcnum_in(3 downto 0) => rxdfecfokfcnum_in(3 downto 0),
      rxdfecfokfen_in(0) => rxdfecfokfen_in(0),
      rxdfecfokfpulse_in(0) => rxdfecfokfpulse_in(0),
      rxdfecfokhold_in(0) => rxdfecfokhold_in(0),
      rxdfecfokovren_in(0) => rxdfecfokovren_in(0),
      rxdfekhhold_in(0) => rxdfekhhold_in(0),
      rxdfekhovrden_in(0) => rxdfekhovrden_in(0),
      rxdfelfhold_in(0) => rxdfelfhold_in(0),
      rxdfelfovrden_in(0) => rxdfelfovrden_in(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxdfetap10hold_in(0) => rxdfetap10hold_in(0),
      rxdfetap10ovrden_in(0) => rxdfetap10ovrden_in(0),
      rxdfetap11hold_in(0) => rxdfetap11hold_in(0),
      rxdfetap11ovrden_in(0) => rxdfetap11ovrden_in(0),
      rxdfetap12hold_in(0) => rxdfetap12hold_in(0),
      rxdfetap12ovrden_in(0) => rxdfetap12ovrden_in(0),
      rxdfetap13hold_in(0) => rxdfetap13hold_in(0),
      rxdfetap13ovrden_in(0) => rxdfetap13ovrden_in(0),
      rxdfetap14hold_in(0) => rxdfetap14hold_in(0),
      rxdfetap14ovrden_in(0) => rxdfetap14ovrden_in(0),
      rxdfetap15hold_in(0) => rxdfetap15hold_in(0),
      rxdfetap15ovrden_in(0) => rxdfetap15ovrden_in(0),
      rxdfetap2hold_in(0) => rxdfetap2hold_in(0),
      rxdfetap2ovrden_in(0) => rxdfetap2ovrden_in(0),
      rxdfetap3hold_in(0) => rxdfetap3hold_in(0),
      rxdfetap3ovrden_in(0) => rxdfetap3ovrden_in(0),
      rxdfetap4hold_in(0) => rxdfetap4hold_in(0),
      rxdfetap4ovrden_in(0) => rxdfetap4ovrden_in(0),
      rxdfetap5hold_in(0) => rxdfetap5hold_in(0),
      rxdfetap5ovrden_in(0) => rxdfetap5ovrden_in(0),
      rxdfetap6hold_in(0) => rxdfetap6hold_in(0),
      rxdfetap6ovrden_in(0) => rxdfetap6ovrden_in(0),
      rxdfetap7hold_in(0) => rxdfetap7hold_in(0),
      rxdfetap7ovrden_in(0) => rxdfetap7ovrden_in(0),
      rxdfetap8hold_in(0) => rxdfetap8hold_in(0),
      rxdfetap8ovrden_in(0) => rxdfetap8ovrden_in(0),
      rxdfetap9hold_in(0) => rxdfetap9hold_in(0),
      rxdfetap9ovrden_in(0) => rxdfetap9ovrden_in(0),
      rxdfeuthold_in(0) => rxdfeuthold_in(0),
      rxdfeutovrden_in(0) => rxdfeutovrden_in(0),
      rxdfevphold_in(0) => rxdfevphold_in(0),
      rxdfevpovrden_in(0) => rxdfevpovrden_in(0),
      rxdfexyden_in(0) => rxdfexyden_in(0),
      rxdlybypass_in(0) => rxdlybypass_in(0),
      rxdlyen_in(0) => rxdlyen_in(0),
      rxdlyovrden_in(0) => rxdlyovrden_in(0),
      rxdlysreset_in(0) => rxdlysreset_in(0),
      rxdlysresetdone_out(0) => rxdlysresetdone_out(0),
      rxelecidle_out(0) => rxelecidle_out(0),
      rxelecidlemode_in(1 downto 0) => rxelecidlemode_in(1 downto 0),
      rxeqtraining_in(0) => rxeqtraining_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 0) => rxheader_out(5 downto 0),
      rxheadervalid_out(1 downto 0) => rxheadervalid_out(1 downto 0),
      rxlatclk_in(0) => rxlatclk_in(0),
      rxlfpstresetdet_out(0) => rxlfpstresetdet_out(0),
      rxlfpsu2lpexitdet_out(0) => rxlfpsu2lpexitdet_out(0),
      rxlfpsu3wakedet_out(0) => rxlfpsu3wakedet_out(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxlpmgchold_in(0) => rxlpmgchold_in(0),
      rxlpmgcovrden_in(0) => rxlpmgcovrden_in(0),
      rxlpmhfhold_in(0) => rxlpmhfhold_in(0),
      rxlpmhfovrden_in(0) => rxlpmhfovrden_in(0),
      rxlpmlfhold_in(0) => rxlpmlfhold_in(0),
      rxlpmlfklovrden_in(0) => rxlpmlfklovrden_in(0),
      rxlpmoshold_in(0) => rxlpmoshold_in(0),
      rxlpmosovrden_in(0) => rxlpmosovrden_in(0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => rxmonitorout_out(7 downto 0),
      rxmonitorsel_in(1 downto 0) => rxmonitorsel_in(1 downto 0),
      rxoobreset_in(0) => rxoobreset_in(0),
      rxoscalreset_in(0) => rxoscalreset_in(0),
      rxoshold_in(0) => rxoshold_in(0),
      rxosintdone_out(0) => rxosintdone_out(0),
      rxosintstarted_out(0) => rxosintstarted_out(0),
      rxosintstrobedone_out(0) => rxosintstrobedone_out(0),
      rxosintstrobestarted_out(0) => rxosintstrobestarted_out(0),
      rxosovrden_in(0) => rxosovrden_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => rxoutclkfabric_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxoutclksel_in(2 downto 0) => rxoutclksel_in(2 downto 0),
      rxpcommaalignen_in(0) => rxpcommaalignen_in(0),
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpd_in(1 downto 0) => rxpd_in(1 downto 0),
      rxphalign_in(0) => rxphalign_in(0),
      rxphaligndone_out(0) => rxphaligndone_out(0),
      rxphalignen_in(0) => rxphalignen_in(0),
      rxphalignerr_out(0) => rxphalignerr_out(0),
      rxphdlypd_in(0) => rxphdlypd_in(0),
      rxphdlyreset_in(0) => rxphdlyreset_in(0),
      rxpllclksel_in(1 downto 0) => rxpllclksel_in(1 downto 0),
      rxpmareset_in(0) => rxpmareset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbslocked_out(0) => rxprbslocked_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxprgdivresetdone_out(0) => rxprgdivresetdone_out(0),
      rxrate_in(2 downto 0) => rxrate_in(2 downto 0),
      rxratedone_out(0) => rxratedone_out(0),
      rxratemode_in(0) => rxratemode_in(0),
      rxrecclkout_out(0) => rxrecclkout_out(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxslide_in(0) => rxslide_in(0),
      rxsliderdy_out(0) => rxsliderdy_out(0),
      rxslipdone_out(0) => rxslipdone_out(0),
      rxslipoutclk_in(0) => rxslipoutclk_in(0),
      rxslipoutclkrdy_out(0) => rxslipoutclkrdy_out(0),
      rxslippma_in(0) => rxslippma_in(0),
      rxslippmardy_out(0) => rxslippmardy_out(0),
      rxstartofseq_out(1 downto 0) => rxstartofseq_out(1 downto 0),
      rxstatus_out(2 downto 0) => rxstatus_out(2 downto 0),
      rxsyncallin_in(0) => rxsyncallin_in(0),
      rxsyncdone_out(0) => rxsyncdone_out(0),
      rxsyncin_in(0) => rxsyncin_in(0),
      rxsyncmode_in(0) => rxsyncmode_in(0),
      rxsyncout_out(0) => rxsyncout_out(0),
      rxsysclksel_in(1 downto 0) => rxsysclksel_in(1 downto 0),
      rxtermination_in(0) => rxtermination_in(0),
      rxvalid_out(0) => rxvalid_out(0),
      sigvalidclk_in(0) => sigvalidclk_in(0),
      tstin_in(19 downto 0) => tstin_in(19 downto 0),
      tx8b10bbypass_in(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      tx8b10ben_in(0) => tx8b10ben_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txcomfinish_out(0) => txcomfinish_out(0),
      txcominit_in(0) => txcominit_in(0),
      txcomsas_in(0) => txcomsas_in(0),
      txcomwake_in(0) => txcomwake_in(0),
      txctrl0_in(15 downto 0) => txctrl0_in(15 downto 0),
      txctrl1_in(15 downto 0) => txctrl1_in(15 downto 0),
      txctrl2_in(7 downto 0) => txctrl2_in(7 downto 0),
      txdataextendrsvd_in(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      txdccdone_out(0) => txdccdone_out(0),
      txdccforcestart_in(0) => txdccforcestart_in(0),
      txdccreset_in(0) => txdccreset_in(0),
      txdeemph_in(1 downto 0) => txdeemph_in(1 downto 0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txdlybypass_in(0) => txdlybypass_in(0),
      txdlyen_in(0) => txdlyen_in(0),
      txdlyhold_in(0) => txdlyhold_in(0),
      txdlyovrden_in(0) => txdlyovrden_in(0),
      txdlysreset_in(0) => txdlysreset_in(0),
      txdlysresetdone_out(0) => txdlysresetdone_out(0),
      txdlyupdown_in(0) => txdlyupdown_in(0),
      txelecidle_in(0) => txelecidle_in(0),
      txheader_in(5 downto 0) => txheader_in(5 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txlatclk_in(0) => txlatclk_in(0),
      txlfpstreset_in(0) => txlfpstreset_in(0),
      txlfpsu2lpexit_in(0) => txlfpsu2lpexit_in(0),
      txlfpsu3wake_in(0) => txlfpsu3wake_in(0),
      txmaincursor_in(6 downto 0) => txmaincursor_in(6 downto 0),
      txmargin_in(2 downto 0) => txmargin_in(2 downto 0),
      txmuxdcdexhold_in(0) => txmuxdcdexhold_in(0),
      txmuxdcdorwren_in(0) => txmuxdcdorwren_in(0),
      txoneszeros_in(0) => txoneszeros_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => txoutclkfabric_out(0),
      txoutclkpcs_out(0) => txoutclkpcs_out(0),
      txoutclksel_in(2 downto 0) => txoutclksel_in(2 downto 0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpd_in(1 downto 0) => txpd_in(1 downto 0),
      txpdelecidlemode_in(0) => txpdelecidlemode_in(0),
      txphalign_in(0) => txphalign_in(0),
      txphaligndone_out(0) => txphaligndone_out(0),
      txphalignen_in(0) => txphalignen_in(0),
      txphdlypd_in(0) => txphdlypd_in(0),
      txphdlyreset_in(0) => txphdlyreset_in(0),
      txphdlytstclk_in(0) => txphdlytstclk_in(0),
      txphinit_in(0) => txphinit_in(0),
      txphinitdone_out(0) => txphinitdone_out(0),
      txphovrden_in(0) => txphovrden_in(0),
      txpippmen_in(0) => txpippmen_in(0),
      txpippmovrden_in(0) => txpippmovrden_in(0),
      txpippmpd_in(0) => txpippmpd_in(0),
      txpippmsel_in(0) => txpippmsel_in(0),
      txpippmstepsize_in(4 downto 0) => txpippmstepsize_in(4 downto 0),
      txpllclksel_in(1 downto 0) => txpllclksel_in(1 downto 0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txprgdivresetdone_out(0) => txprgdivresetdone_out(0),
      txratedone_out(0) => txratedone_out(0),
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txswing_in(0) => txswing_in(0),
      txsyncallin_in(0) => txsyncallin_in(0),
      txsyncdone_out(0) => txsyncdone_out(0),
      txsyncin_in(0) => txsyncin_in(0),
      txsyncmode_in(0) => txsyncmode_in(0),
      txsyncout_out(0) => txsyncout_out(0),
      txsysclksel_in(1 downto 0) => txsysclksel_in(1 downto 0),
      xcvr_txn => xcvr_txn,
      xcvr_txn_0 => xcvr_txn_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_0_gtye4_common_wrapper is
  port (
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst_in0 : out STD_LOGIC;
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_0_gtye4_common_wrapper : entity is "gtwizard_ultrascale_0_gtye4_common_wrapper";
end eth_10g_0_gtwizard_ultrascale_0_gtye4_common_wrapper;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_0_gtye4_common_wrapper is
begin
common_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_common
     port map (
      bgbypassb_in(0) => bgbypassb_in(0),
      bgmonitorenb_in(0) => bgmonitorenb_in(0),
      bgpdb_in(0) => bgpdb_in(0),
      bgrcalovrd_in(4 downto 0) => bgrcalovrd_in(4 downto 0),
      bgrcalovrdenb_in(0) => bgrcalovrdenb_in(0),
      drpaddr_common_in(15 downto 0) => drpaddr_common_in(15 downto 0),
      drpclk_common_in(0) => drpclk_common_in(0),
      drpdi_common_in(15 downto 0) => drpdi_common_in(15 downto 0),
      drpdo_common_out(15 downto 0) => drpdo_common_out(15 downto 0),
      drpen_common_in(0) => drpen_common_in(0),
      drprdy_common_out(0) => drprdy_common_out(0),
      drpwe_common_in(0) => drpwe_common_in(0),
      gtgrefclk0_in(0) => gtgrefclk0_in(0),
      gtgrefclk1_in(0) => gtgrefclk1_in(0),
      gtnorthrefclk00_in(0) => gtnorthrefclk00_in(0),
      gtnorthrefclk01_in(0) => gtnorthrefclk01_in(0),
      gtnorthrefclk10_in(0) => gtnorthrefclk10_in(0),
      gtnorthrefclk11_in(0) => gtnorthrefclk11_in(0),
      gtrefclk00_in(0) => gtrefclk00_in(0),
      gtrefclk01_in(0) => gtrefclk01_in(0),
      gtrefclk10_in(0) => gtrefclk10_in(0),
      gtrefclk11_in(0) => gtrefclk11_in(0),
      gtsouthrefclk00_in(0) => gtsouthrefclk00_in(0),
      gtsouthrefclk01_in(0) => gtsouthrefclk01_in(0),
      gtsouthrefclk10_in(0) => gtsouthrefclk10_in(0),
      gtsouthrefclk11_in(0) => gtsouthrefclk11_in(0),
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll0reset_out(0),
      pcierateqpll0_in(2 downto 0) => pcierateqpll0_in(2 downto 0),
      pcierateqpll1_in(2 downto 0) => pcierateqpll1_in(2 downto 0),
      pmarsvd0_in(7 downto 0) => pmarsvd0_in(7 downto 0),
      pmarsvd1_in(7 downto 0) => pmarsvd1_in(7 downto 0),
      pmarsvdout0_out(7 downto 0) => pmarsvdout0_out(7 downto 0),
      pmarsvdout1_out(7 downto 0) => pmarsvdout1_out(7 downto 0),
      qpll0clkrsvd0_in(0) => qpll0clkrsvd0_in(0),
      qpll0clkrsvd1_in(0) => qpll0clkrsvd1_in(0),
      qpll0fbclklost_out(0) => qpll0fbclklost_out(0),
      qpll0fbdiv_in(7 downto 0) => qpll0fbdiv_in(7 downto 0),
      qpll0lock_out(0) => qpll0lock_out(0),
      qpll0lockdetclk_in(0) => qpll0lockdetclk_in(0),
      qpll0locken_in(0) => qpll0locken_in(0),
      qpll0outclk_out(0) => qpll0outclk_out(0),
      qpll0outrefclk_out(0) => qpll0outrefclk_out(0),
      qpll0pd_in(0) => qpll0pd_in(0),
      qpll0refclklost_out(0) => qpll0refclklost_out(0),
      qpll0refclksel_in(2 downto 0) => qpll0refclksel_in(2 downto 0),
      qpll1clkrsvd0_in(0) => qpll1clkrsvd0_in(0),
      qpll1clkrsvd1_in(0) => qpll1clkrsvd1_in(0),
      qpll1fbclklost_out(0) => qpll1fbclklost_out(0),
      qpll1fbdiv_in(7 downto 0) => qpll1fbdiv_in(7 downto 0),
      qpll1lock_out(0) => qpll1lock_out(0),
      qpll1lockdetclk_in(0) => qpll1lockdetclk_in(0),
      qpll1locken_in(0) => qpll1locken_in(0),
      qpll1outclk_out(0) => qpll1outclk_out(0),
      qpll1outrefclk_out(0) => qpll1outrefclk_out(0),
      qpll1pd_in(0) => qpll1pd_in(0),
      qpll1refclklost_out(0) => qpll1refclklost_out(0),
      qpll1refclksel_in(2 downto 0) => qpll1refclksel_in(2 downto 0),
      qpll1reset_in(0) => qpll1reset_in(0),
      qplldmonitor0_out(7 downto 0) => qplldmonitor0_out(7 downto 0),
      qplldmonitor1_out(7 downto 0) => qplldmonitor1_out(7 downto 0),
      qpllrsvd1_in(7 downto 0) => qpllrsvd1_in(7 downto 0),
      qpllrsvd2_in(4 downto 0) => qpllrsvd2_in(4 downto 0),
      qpllrsvd3_in(4 downto 0) => qpllrsvd3_in(4 downto 0),
      qpllrsvd4_in(7 downto 0) => qpllrsvd4_in(7 downto 0),
      rcalenb_in(0) => rcalenb_in(0),
      refclkoutmonitor0_out(0) => refclkoutmonitor0_out(0),
      refclkoutmonitor1_out(0) => refclkoutmonitor1_out(0),
      rst_in0 => rst_in0,
      rxrecclk0sel_out(1 downto 0) => rxrecclk0sel_out(1 downto 0),
      rxrecclk1sel_out(1 downto 0) => rxrecclk1sel_out(1 downto 0),
      sdm0data_in(24 downto 0) => sdm0data_in(24 downto 0),
      sdm0finalout_out(3 downto 0) => sdm0finalout_out(3 downto 0),
      sdm0reset_in(0) => sdm0reset_in(0),
      sdm0testdata_out(14 downto 0) => sdm0testdata_out(14 downto 0),
      sdm0toggle_in(0) => sdm0toggle_in(0),
      sdm0width_in(1 downto 0) => sdm0width_in(1 downto 0),
      sdm1data_in(24 downto 0) => sdm1data_in(24 downto 0),
      sdm1finalout_out(3 downto 0) => sdm1finalout_out(3 downto 0),
      sdm1reset_in(0) => sdm1reset_in(0),
      sdm1testdata_out(14 downto 0) => sdm1testdata_out(14 downto 0),
      sdm1toggle_in(0) => sdm1toggle_in(0),
      sdm1width_in(1 downto 0) => sdm1width_in(1 downto 0),
      ubcfgstreamen_in(0) => ubcfgstreamen_in(0),
      ubdaddr_out(15 downto 0) => ubdaddr_out(15 downto 0),
      ubden_out(0) => ubden_out(0),
      ubdi_out(15 downto 0) => ubdi_out(15 downto 0),
      ubdo_in(15 downto 0) => ubdo_in(15 downto 0),
      ubdrdy_in(0) => ubdrdy_in(0),
      ubdwe_out(0) => ubdwe_out(0),
      ubenable_in(0) => ubenable_in(0),
      ubgpi_in(1 downto 0) => ubgpi_in(1 downto 0),
      ubintr_in(1 downto 0) => ubintr_in(1 downto 0),
      ubiolmbrst_in(0) => ubiolmbrst_in(0),
      ubmbrst_in(0) => ubmbrst_in(0),
      ubmdmcapture_in(0) => ubmdmcapture_in(0),
      ubmdmdbgrst_in(0) => ubmdmdbgrst_in(0),
      ubmdmdbgupdate_in(0) => ubmdmdbgupdate_in(0),
      ubmdmregen_in(3 downto 0) => ubmdmregen_in(3 downto 0),
      ubmdmshift_in(0) => ubmdmshift_in(0),
      ubmdmsysrst_in(0) => ubmdmsysrst_in(0),
      ubmdmtck_in(0) => ubmdmtck_in(0),
      ubmdmtdi_in(0) => ubmdmtdi_in(0),
      ubmdmtdo_out(0) => ubmdmtdo_out(0),
      ubrsvdout_out(0) => ubrsvdout_out(0),
      ubtxuart_out(0) => ubtxuart_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_reset is
  port (
    \gen_gtwizard_gtye4.txprogdivreset_int\ : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gtye4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gtye4.gtrxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gtye4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gtye4.gttxreset_ch_int\ : out STD_LOGIC;
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    gtwiz_userclk_tx_usrclk2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.gtpowergood_int\ : in STD_LOGIC;
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_reset : entity is "gtwizard_ultrascale_v1_7_6_gtwiz_reset";
end eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_reset;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_tx[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_3 : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gtye4.gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gtye4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gtye4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gtye4.txuserrdy_int\ : STD_LOGIC;
  signal gttxreset_out_i_3_n_0 : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal plllock_rx_sync : STD_LOGIC;
  signal plllock_tx_sync : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_2 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_3 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_2 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_ctr0_n_0 : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal sm_reset_rx_cdr_to_clr_i_3_n_0 : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_2_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_3_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_4_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_5_n_0 : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_6_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[7]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_5_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_2_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_rx_timer_ctr0_n_0 : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[7]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_5_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_2_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal txuserrdy_out_i_3_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair21";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[2]_i_6\ : label is "soft_lutpair13";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[2]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[2]_i_3\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gttxreset_out_i_3 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_pll_and_datapath_int_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_sat_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of sm_reset_tx_pll_timer_clr_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of txuserrdy_out_i_3 : label is "soft_lutpair16";
begin
  \gen_gtwizard_gtye4.gtrxreset_int\ <= \^gen_gtwizard_gtye4.gtrxreset_int\;
  \gen_gtwizard_gtye4.rxprogdivreset_int\ <= \^gen_gtwizard_gtye4.rxprogdivreset_int\;
  \gen_gtwizard_gtye4.rxuserrdy_int\ <= \^gen_gtwizard_gtye4.rxuserrdy_int\;
  \gen_gtwizard_gtye4.txuserrdy_int\ <= \^gen_gtwizard_gtye4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \FSM_sequential_sm_reset_all[0]_i_1_n_0\
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \FSM_sequential_sm_reset_all[1]_i_1_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \FSM_sequential_sm_reset_all[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \FSM_sequential_sm_reset_all[0]_i_1_n_0\,
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \FSM_sequential_sm_reset_all[1]_i_1_n_0\,
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \FSM_sequential_sm_reset_all[2]_i_2_n_0\,
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_rx_timer_sat,
      I1 => sm_reset_rx_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFD8888DDDD8888"
    )
        port map (
      I0 => sm_reset_rx(1),
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => sm_reset_rx_timer_clr_reg_n_0,
      I4 => sm_reset_rx(2),
      I5 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sm_reset_rx(0),
      I1 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_rx[2]_i_6_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      D => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1,
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      D => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_0,
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \FSM_sequential_sm_reset_tx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_tx(1),
      I1 => sm_reset_tx(2),
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0,
      D => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2,
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0,
      D => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1,
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0,
      D => \FSM_sequential_sm_reset_tx[2]_i_2_n_0\,
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_2
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_3
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_4
     port map (
      D(1) => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_0,
      D(0) => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[0]\ => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => \FSM_sequential_sm_reset_rx[2]_i_6_n_0\,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      i_in_out_reg_0 => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_5
     port map (
      E(0) => bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(0) => sm_reset_tx(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_pll_and_datapath_dly => gtwiz_reset_tx_pll_and_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_6
     port map (
      D(1) => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1,
      D(0) => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_pll_and_datapath_dly => gtwiz_reset_tx_pll_and_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_7
     port map (
      E(0) => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => bit_synchronizer_rxcdrlock_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]_2\ => sm_reset_rx_pll_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      \gen_gtwizard_gtye4.rxuserrdy_int\ => \^gen_gtwizard_gtye4.rxuserrdy_int\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat,
      sm_reset_rx_timer_clr_reg => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_timer_clr_reg_0 => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_8
     port map (
      \FSM_sequential_sm_reset_tx_reg[0]\ => txuserrdy_out_i_3_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_userclk_tx_active_sync => gtwiz_reset_userclk_tx_active_sync,
      gtwiz_userclk_tx_active_out(0) => gtwiz_userclk_tx_active_out(0),
      i_in_out_reg_0 => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      plllock_tx_sync => plllock_tx_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => gttxreset_out_i_3_n_0
    );
bit_synchronizer_plllock_rx_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_9
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_done_int_reg => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\,
      gtwiz_reset_rx_done_int_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      plllock_rx_sync => plllock_rx_sync,
      qpll0lock_out(0) => qpll0lock_out(0)
    );
bit_synchronizer_plllock_tx_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_10
     port map (
      \FSM_sequential_sm_reset_tx_reg[0]\ => gttxreset_out_i_3_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_done_int_reg => bit_synchronizer_plllock_tx_inst_n_1,
      gtwiz_reset_tx_done_int_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      gtwiz_reset_tx_done_int_reg_1 => sm_reset_tx_timer_clr_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_2,
      plllock_tx_sync => plllock_tx_sync,
      qpll0lock_out(0) => qpll0lock_out(0),
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_11
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_rxcdrlock_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      plllock_rx_sync => plllock_rx_sync,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => sm_reset_rx_cdr_to_clr_i_3_n_0,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_cdr_to_sat_reg => bit_synchronizer_rxcdrlock_inst_n_3
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_3,
      Q => \^gen_gtwizard_gtye4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => gttxreset_out_i_3_n_0
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_2,
      Q => \gen_gtwizard_gtye4.gttxreset_int\,
      R => '0'
    );
\gtwiz_reset_qpll0reset_out[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      I1 => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => gtwiz_reset_qpll0reset_out(0)
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_1,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_1,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gtye4.gttxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gtye4.gtpowergood_int\,
      O => \gen_gtwizard_gtye4.gttxreset_ch_int\
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer
     port map (
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0)
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_12
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_1\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      \gen_gtwizard_gtye4.gtrxreset_int\ => \^gen_gtwizard_gtye4.gtrxreset_int\,
      \gen_gtwizard_gtye4.rxprogdivreset_int\ => \^gen_gtwizard_gtye4.rxprogdivreset_int\,
      gtrxreset_out_reg => \FSM_sequential_sm_reset_rx[1]_i_2_n_0\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      plllock_rx_sync => plllock_rx_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      rxprogdivreset_out_reg => bit_synchronizer_rxcdrlock_inst_n_3
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_13
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_14
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_15
     port map (
      \FSM_sequential_sm_reset_tx_reg[0]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_3,
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[1]_0\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      \gen_gtwizard_gtye4.gttxreset_int\ => \gen_gtwizard_gtye4.gttxreset_int\,
      \gen_gtwizard_gtye4.txuserrdy_int\ => \^gen_gtwizard_gtye4.txuserrdy_int\,
      gttxreset_out_reg => gttxreset_out_i_3_n_0,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_reset_userclk_tx_active_sync => gtwiz_reset_userclk_tx_active_sync,
      plllock_tx_sync => plllock_tx_sync,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      txuserrdy_out_reg => txuserrdy_out_i_3_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_16
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_17
     port map (
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_userclk_rx_usrclk2_out(0) => gtwiz_userclk_rx_usrclk2_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_rx_done_int_reg_n_0
    );
reset_synchronizer_tx_done_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_inv_synchronizer_18
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_tx_usrclk2_out(0) => gtwiz_userclk_tx_usrclk2_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0
    );
reset_synchronizer_txprogdivreset_inst: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_reset_synchronizer_19
     port map (
      \gen_gtwizard_gtye4.txprogdivreset_int\ => \gen_gtwizard_gtye4.txprogdivreset_int\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      rst_in0 => rst_in0
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_2,
      Q => \^gen_gtwizard_gtye4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q => \^gen_gtwizard_gtye4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
sm_reset_all_timer_ctr0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => sm_reset_all_timer_ctr0_n_0
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sm_reset_all_timer_ctr0_n_0,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sm_reset_all_timer_ctr0_n_0,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sm_reset_all_timer_ctr0_n_0,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx(1),
      O => sm_reset_rx_cdr_to_clr_i_3_n_0
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      I1 => sm_reset_rx_cdr_to_ctr_reg(1),
      I2 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I3 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(18),
      I1 => sm_reset_rx_cdr_to_ctr_reg(19),
      I2 => sm_reset_rx_cdr_to_ctr_reg(17),
      I3 => sm_reset_rx_cdr_to_ctr_reg(16),
      I4 => sm_reset_rx_cdr_to_ctr_reg(15),
      I5 => sm_reset_rx_cdr_to_ctr_reg(14),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(25),
      I2 => sm_reset_rx_cdr_to_ctr_reg(22),
      I3 => sm_reset_rx_cdr_to_ctr_reg(23),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(20),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(12),
      I1 => sm_reset_rx_cdr_to_ctr_reg(13),
      I2 => sm_reset_rx_cdr_to_ctr_reg(10),
      I3 => sm_reset_rx_cdr_to_ctr_reg(11),
      I4 => sm_reset_rx_cdr_to_ctr_reg(9),
      I5 => sm_reset_rx_cdr_to_ctr_reg(8),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(6),
      I1 => sm_reset_rx_cdr_to_ctr_reg(7),
      I2 => sm_reset_rx_cdr_to_ctr_reg(5),
      I3 => sm_reset_rx_cdr_to_ctr_reg(4),
      I4 => sm_reset_rx_cdr_to_ctr_reg(3),
      I5 => sm_reset_rx_cdr_to_ctr_reg(2),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => sm_reset_rx_cdr_to_sat_i_2_n_0,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat_i_3_n_0,
      I1 => sm_reset_rx_cdr_to_sat_i_4_n_0,
      I2 => sm_reset_rx_cdr_to_sat_i_5_n_0,
      I3 => sm_reset_rx_cdr_to_sat_i_6_n_0,
      I4 => sm_reset_rx_cdr_to_ctr_reg(0),
      I5 => sm_reset_rx_cdr_to_ctr_reg(1),
      O => sm_reset_rx_cdr_to_sat_i_2_n_0
    );
sm_reset_rx_cdr_to_sat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(5),
      I1 => sm_reset_rx_cdr_to_ctr_reg(4),
      I2 => sm_reset_rx_cdr_to_ctr_reg(2),
      I3 => sm_reset_rx_cdr_to_ctr_reg(3),
      I4 => sm_reset_rx_cdr_to_ctr_reg(7),
      I5 => sm_reset_rx_cdr_to_ctr_reg(6),
      O => sm_reset_rx_cdr_to_sat_i_3_n_0
    );
sm_reset_rx_cdr_to_sat_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(22),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(20),
      I3 => sm_reset_rx_cdr_to_ctr_reg(21),
      I4 => sm_reset_rx_cdr_to_ctr_reg(25),
      I5 => sm_reset_rx_cdr_to_ctr_reg(24),
      O => sm_reset_rx_cdr_to_sat_i_4_n_0
    );
sm_reset_rx_cdr_to_sat_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(17),
      I1 => sm_reset_rx_cdr_to_ctr_reg(16),
      I2 => sm_reset_rx_cdr_to_ctr_reg(14),
      I3 => sm_reset_rx_cdr_to_ctr_reg(15),
      I4 => sm_reset_rx_cdr_to_ctr_reg(19),
      I5 => sm_reset_rx_cdr_to_ctr_reg(18),
      O => sm_reset_rx_cdr_to_sat_i_5_n_0
    );
sm_reset_rx_cdr_to_sat_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(10),
      I1 => sm_reset_rx_cdr_to_ctr_reg(11),
      I2 => sm_reset_rx_cdr_to_ctr_reg(8),
      I3 => sm_reset_rx_cdr_to_ctr_reg(9),
      I4 => sm_reset_rx_cdr_to_ctr_reg(13),
      I5 => sm_reset_rx_cdr_to_ctr_reg(12),
      O => sm_reset_rx_cdr_to_sat_i_6_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__1\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__1\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__1\(2)
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__1\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__1\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(4),
      I1 => sm_reset_rx_pll_timer_ctr_reg(2),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(1),
      I4 => sm_reset_rx_pll_timer_ctr_reg(3),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__1\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => \sm_reset_rx_pll_timer_ctr[7]_i_2_n_0\,
      I3 => sm_reset_rx_pll_timer_ctr_reg(4),
      I4 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__1\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => sm_reset_rx_pll_timer_ctr_reg(4),
      I2 => \sm_reset_rx_pll_timer_ctr[7]_i_2_n_0\,
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(5),
      I5 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__1\(7)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \sm_reset_rx_pll_timer_ctr[7]_i_2_n_0\
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_5_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__1\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(7),
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(9),
      I4 => sm_reset_rx_pll_timer_ctr_reg(8),
      I5 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => \sm_reset_rx_pll_timer_ctr[9]_i_5_n_0\,
      I3 => sm_reset_rx_pll_timer_ctr_reg(7),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__1\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(4),
      I1 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(4),
      I1 => sm_reset_rx_pll_timer_ctr_reg(2),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(1),
      I4 => sm_reset_rx_pll_timer_ctr_reg(3),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_5_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__1\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx_pll_timer_sat_i_2_n_0,
      I2 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I3 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => sm_reset_rx_pll_timer_ctr_reg(7),
      I2 => sm_reset_rx_pll_timer_ctr_reg(4),
      I3 => sm_reset_rx_pll_timer_ctr_reg(5),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      I5 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => sm_reset_rx_pll_timer_sat_i_2_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
sm_reset_rx_timer_ctr0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => sm_reset_rx_timer_ctr0_n_0
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sm_reset_rx_timer_ctr0_n_0,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sm_reset_rx_timer_ctr0_n_0,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sm_reset_rx_timer_ctr0_n_0,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF1101"
    )
        port map (
      I0 => sm_reset_tx(1),
      I1 => sm_reset_tx(2),
      I2 => sm_reset_tx(0),
      I3 => sm_reset_tx_pll_timer_sat,
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__0\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__0\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__0\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__0\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__0\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(4),
      I1 => sm_reset_tx_pll_timer_ctr_reg(2),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(1),
      I4 => sm_reset_tx_pll_timer_ctr_reg(3),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__0\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => \sm_reset_tx_pll_timer_ctr[7]_i_2_n_0\,
      I3 => sm_reset_tx_pll_timer_ctr_reg(4),
      I4 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__0\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => sm_reset_tx_pll_timer_ctr_reg(4),
      I2 => \sm_reset_tx_pll_timer_ctr[7]_i_2_n_0\,
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(5),
      I5 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__0\(7)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \sm_reset_tx_pll_timer_ctr[7]_i_2_n_0\
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_5_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__0\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(7),
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(9),
      I4 => sm_reset_tx_pll_timer_ctr_reg(8),
      I5 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => \sm_reset_tx_pll_timer_ctr[9]_i_5_n_0\,
      I3 => sm_reset_tx_pll_timer_ctr_reg(7),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__0\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(4),
      I1 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(4),
      I1 => sm_reset_tx_pll_timer_ctr_reg(2),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(1),
      I4 => sm_reset_tx_pll_timer_ctr_reg(3),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_5_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(2),
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => sel,
      D => \p_0_in__0\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx_pll_timer_sat_i_2_n_0,
      I2 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I3 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => sm_reset_tx_pll_timer_ctr_reg(7),
      I2 => sm_reset_tx_pll_timer_ctr_reg(4),
      I3 => sm_reset_tx_pll_timer_ctr_reg(5),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      I5 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => sm_reset_tx_pll_timer_sat_i_2_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
sm_reset_tx_timer_ctr0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => p_1_in(0)
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => p_1_in(1)
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => p_1_in(2)
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => p_0_in,
      D => p_1_in(0),
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => p_0_in,
      D => p_1_in(1),
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => p_0_in,
      D => p_1_in(2),
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sm_reset_tx(1),
      I1 => sm_reset_tx(2),
      I2 => sm_reset_tx_timer_clr_reg_n_0,
      I3 => sm_reset_tx_timer_sat,
      O => txuserrdy_out_i_3_n_0
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_reset_clk_freerun_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_3,
      Q => \^gen_gtwizard_gtye4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_eth_phy_10g_rx is
  port (
    gtwiz_reset_rx_datapath_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_rx_bad_block : out STD_LOGIC;
    serdes_rx_bitslip_reg_reg : out STD_LOGIC;
    rx_block_lock_reg_reg : out STD_LOGIC;
    phy_rx_high_ber : out STD_LOGIC;
    phy_rx_sequence_error : out STD_LOGIC;
    \time_count_reg_reg[49]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    phy_xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_userdata_rx_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \ber_count_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_eth_phy_10g_rx : entity is "eth_phy_10g_rx";
end eth_10g_0_eth_phy_10g_rx;

architecture STRUCTURE of eth_10g_0_eth_phy_10g_rx is
  signal eth_phy_10g_rx_if_inst_n_10 : STD_LOGIC;
  signal eth_phy_10g_rx_if_inst_n_11 : STD_LOGIC;
  signal eth_phy_10g_rx_if_inst_n_12 : STD_LOGIC;
  signal eth_phy_10g_rx_if_inst_n_15 : STD_LOGIC;
  signal eth_phy_10g_rx_if_inst_n_16 : STD_LOGIC;
  signal eth_phy_10g_rx_if_inst_n_4 : STD_LOGIC;
  signal eth_phy_10g_rx_if_inst_n_5 : STD_LOGIC;
  signal eth_phy_10g_rx_if_inst_n_6 : STD_LOGIC;
  signal eth_phy_10g_rx_if_inst_n_7 : STD_LOGIC;
  signal eth_phy_10g_rx_if_inst_n_8 : STD_LOGIC;
  signal eth_phy_10g_rx_if_inst_n_81 : STD_LOGIC;
  signal eth_phy_10g_rx_if_inst_n_9 : STD_LOGIC;
  signal frame_reg : STD_LOGIC;
  signal \^phy_rx_bad_block\ : STD_LOGIC;
  signal \^phy_rx_sequence_error\ : STD_LOGIC;
  signal xgmii_rxd_next : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  phy_rx_bad_block <= \^phy_rx_bad_block\;
  phy_rx_sequence_error <= \^phy_rx_sequence_error\;
eth_phy_10g_rx_if_inst: entity work.eth_10g_0_eth_phy_10g_rx_if
     port map (
      CLK => CLK,
      D(63 downto 0) => xgmii_rxd_next(63 downto 0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      \ber_count_reg_reg[0]\(0) => \ber_count_reg_reg[0]\(0),
      \encoded_rx_data_reg_reg[2]_0\ => eth_phy_10g_rx_if_inst_n_8,
      \encoded_rx_data_reg_reg[2]_1\ => eth_phy_10g_rx_if_inst_n_11,
      \encoded_rx_data_reg_reg[4]_0\ => eth_phy_10g_rx_if_inst_n_7,
      \encoded_rx_data_reg_reg[5]_0\ => eth_phy_10g_rx_if_inst_n_10,
      \encoded_rx_data_reg_reg[6]_0\ => eth_phy_10g_rx_if_inst_n_4,
      \encoded_rx_data_reg_reg[6]_1\ => eth_phy_10g_rx_if_inst_n_12,
      \encoded_rx_data_reg_reg[7]_0\ => eth_phy_10g_rx_if_inst_n_9,
      \encoded_rx_data_reg_reg[7]_1\ => eth_phy_10g_rx_if_inst_n_15,
      \encoded_rx_hdr_reg_reg[1]_0\ => eth_phy_10g_rx_if_inst_n_5,
      \encoded_rx_hdr_reg_reg[1]_1\ => eth_phy_10g_rx_if_inst_n_6,
      \encoded_rx_hdr_reg_reg[1]_2\ => eth_phy_10g_rx_if_inst_n_16,
      \encoded_rx_hdr_reg_reg[1]_3\ => eth_phy_10g_rx_if_inst_n_81,
      frame_reg => frame_reg,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_userdata_rx_out(63 downto 0) => gtwiz_userdata_rx_out(63 downto 0),
      phy_rx_bad_block => \^phy_rx_bad_block\,
      phy_rx_high_ber => phy_rx_high_ber,
      phy_rx_sequence_error => \^phy_rx_sequence_error\,
      rx_block_lock_reg_reg => rx_block_lock_reg_reg,
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      serdes_rx_bitslip_reg_reg => serdes_rx_bitslip_reg_reg,
      \time_count_reg_reg[13]\ => E(0),
      \time_count_reg_reg[49]\ => \time_count_reg_reg[49]\
    );
xgmii_baser_dec_inst: entity work.eth_10g_0_xgmii_baser_dec_64
     port map (
      CLK => CLK,
      D(63 downto 0) => xgmii_rxd_next(63 downto 0),
      Q(0) => Q(0),
      SR(0) => eth_phy_10g_rx_if_inst_n_81,
      frame_reg => frame_reg,
      frame_reg_reg_0 => eth_phy_10g_rx_if_inst_n_15,
      phy_rx_bad_block => \^phy_rx_bad_block\,
      phy_rx_sequence_error => \^phy_rx_sequence_error\,
      phy_xgmii_rxc(7 downto 0) => phy_xgmii_rxc(7 downto 0),
      phy_xgmii_rxd(63 downto 0) => phy_xgmii_rxd(63 downto 0),
      rx_bad_block_reg_reg_0 => eth_phy_10g_rx_if_inst_n_7,
      rx_sequence_error_reg_reg_0 => eth_phy_10g_rx_if_inst_n_16,
      \xgmii_rxc_reg_reg[0]_0\ => eth_phy_10g_rx_if_inst_n_10,
      \xgmii_rxc_reg_reg[1]_0\ => eth_phy_10g_rx_if_inst_n_5,
      \xgmii_rxc_reg_reg[2]_0\ => eth_phy_10g_rx_if_inst_n_6,
      \xgmii_rxc_reg_reg[3]_0\ => eth_phy_10g_rx_if_inst_n_12,
      \xgmii_rxc_reg_reg[4]_0\ => eth_phy_10g_rx_if_inst_n_4,
      \xgmii_rxc_reg_reg[5]_0\ => eth_phy_10g_rx_if_inst_n_8,
      \xgmii_rxc_reg_reg[6]_0\ => eth_phy_10g_rx_if_inst_n_9,
      \xgmii_rxc_reg_reg[7]_0\ => eth_phy_10g_rx_if_inst_n_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_0_gtwizard_gtye4 is
  port (
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_0_gtwizard_gtye4 : entity is "gtwizard_ultrascale_0_gtwizard_gtye4";
end eth_10g_0_gtwizard_ultrascale_0_gtwizard_gtye4;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_gtye4 is
  signal \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_377\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_2\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.gttxreset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.txpmareset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gtye4.txrate_ch_int\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \gen_gtwizard_gtye4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_reset_qpll0reset_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_rx_active_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_rx_usrclk2_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_tx_active_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_tx_usrclk2_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \^qpll0lock_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll0outclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll0outrefclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll1outclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll1outrefclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_in0 : STD_LOGIC;
  signal \^rxcdrlock_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxresetdone_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclkpcs_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txresetdone_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  gtwiz_reset_qpll0reset_out(0) <= \^gtwiz_reset_qpll0reset_out\(0);
  gtwiz_userclk_rx_active_out(0) <= \^gtwiz_userclk_rx_active_out\(0);
  gtwiz_userclk_rx_usrclk2_out(0) <= \^gtwiz_userclk_rx_usrclk2_out\(0);
  gtwiz_userclk_tx_active_out(0) <= \^gtwiz_userclk_tx_active_out\(0);
  gtwiz_userclk_tx_usrclk2_out(0) <= \^gtwiz_userclk_tx_usrclk2_out\(0);
  qpll0lock_out(0) <= \^qpll0lock_out\(0);
  qpll0outclk_out(0) <= \^qpll0outclk_out\(0);
  qpll0outrefclk_out(0) <= \^qpll0outrefclk_out\(0);
  qpll1outclk_out(0) <= \^qpll1outclk_out\(0);
  qpll1outrefclk_out(0) <= \^qpll1outrefclk_out\(0);
  rxcdrlock_out(0) <= \^rxcdrlock_out\(0);
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  rxresetdone_out(0) <= \^rxresetdone_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
  txoutclkpcs_out(0) <= \^txoutclkpcs_out\(0);
  txresetdone_out(0) <= \^txresetdone_out\(0);
\gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst\: entity work.eth_10g_0_gtwizard_ultrascale_0_gtye4_channel_wrapper
     port map (
      TXRATE(2 downto 1) => \gen_gtwizard_gtye4.txrate_ch_int\(2 downto 1),
      TXRATE(0) => \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5\,
      bufgtce_out(0) => bufgtce_out(0),
      bufgtcemask_out(2 downto 0) => bufgtcemask_out(2 downto 0),
      bufgtdiv_out(8 downto 0) => bufgtdiv_out(8 downto 0),
      bufgtreset_out(0) => bufgtreset_out(0),
      bufgtrstmask_out(2 downto 0) => bufgtrstmask_out(2 downto 0),
      cdrstepdir_in(0) => cdrstepdir_in(0),
      cdrstepsq_in(0) => cdrstepsq_in(0),
      cdrstepsx_in(0) => cdrstepsx_in(0),
      cfgreset_in(0) => cfgreset_in(0),
      clkrsvd0_in(0) => clkrsvd0_in(0),
      clkrsvd1_in(0) => clkrsvd1_in(0),
      cpllfbclklost_out(0) => cpllfbclklost_out(0),
      cpllfreqlock_in(0) => cpllfreqlock_in(0),
      cplllock_out(0) => cplllock_out(0),
      cplllockdetclk_in(0) => cplllockdetclk_in(0),
      cplllocken_in(0) => cplllocken_in(0),
      cpllpd_in(0) => cpllpd_in(0),
      cpllrefclklost_out(0) => cpllrefclklost_out(0),
      cpllrefclksel_in(2 downto 0) => cpllrefclksel_in(2 downto 0),
      cpllreset_in(0) => cpllreset_in(0),
      dmonfiforeset_in(0) => dmonfiforeset_in(0),
      dmonitorclk_in(0) => dmonitorclk_in(0),
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      dmonitoroutclk_out(0) => dmonitoroutclk_out(0),
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in(0) => drprst_in(0),
      drpwe_in(0) => drpwe_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      freqos_in(0) => freqos_in(0),
      \gen_gtwizard_gtye4.gtpowergood_int\ => \gen_gtwizard_gtye4.gtpowergood_int\,
      \gen_gtwizard_gtye4.gtrxreset_int\ => \gen_gtwizard_gtye4.gtrxreset_int\,
      \gen_gtwizard_gtye4.gttxreset_ch_int\ => \gen_gtwizard_gtye4.gttxreset_ch_int\,
      \gen_gtwizard_gtye4.rxprogdivreset_int\ => \gen_gtwizard_gtye4.rxprogdivreset_int\,
      \gen_gtwizard_gtye4.rxuserrdy_int\ => \gen_gtwizard_gtye4.rxuserrdy_int\,
      \gen_gtwizard_gtye4.txpmareset_ch_int\ => \gen_gtwizard_gtye4.txpmareset_ch_int\,
      \gen_gtwizard_gtye4.txprogdivreset_int\ => \gen_gtwizard_gtye4.txprogdivreset_int\,
      \gen_gtwizard_gtye4.txuserrdy_int\ => \gen_gtwizard_gtye4.txuserrdy_int\,
      gtgrefclk_in(0) => gtgrefclk_in(0),
      gtnorthrefclk0_in(0) => gtnorthrefclk0_in(0),
      gtnorthrefclk1_in(0) => gtnorthrefclk1_in(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk1_in(0) => gtrefclk1_in(0),
      gtrefclkmonitor_out(0) => gtrefclkmonitor_out(0),
      gtrsvd_in(15 downto 0) => gtrsvd_in(15 downto 0),
      gtrxreset_out_reg => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_377\,
      gtrxresetsel_in(0) => gtrxresetsel_in(0),
      gtsouthrefclk0_in(0) => gtsouthrefclk0_in(0),
      gtsouthrefclk1_in(0) => gtsouthrefclk1_in(0),
      gttxresetsel_in(0) => gttxresetsel_in(0),
      gtwiz_userclk_rx_usrclk2_out(0) => \^gtwiz_userclk_rx_usrclk2_out\(0),
      gtwiz_userclk_tx_usrclk2_out(0) => \^gtwiz_userclk_tx_usrclk2_out\(0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      gtyrxn_in(0) => gtyrxn_in(0),
      gtyrxp_in(0) => gtyrxp_in(0),
      gtytxn_out(0) => gtytxn_out(0),
      gtytxp_out(0) => gtytxp_out(0),
      incpctrl_in(0) => incpctrl_in(0),
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pcieeqrxeqadaptdone_in(0) => pcieeqrxeqadaptdone_in(0),
      pcierategen3_out(0) => pcierategen3_out(0),
      pcierateidle_out(0) => pcierateidle_out(0),
      pcierateqpllpd_out(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      pcierstidle_in(0) => pcierstidle_in(0),
      pciersttxsyncstart_in(0) => pciersttxsyncstart_in(0),
      pciesynctxsyncdone_out(0) => pciesynctxsyncdone_out(0),
      pcieusergen3rdy_out(0) => pcieusergen3rdy_out(0),
      pcieuserphystatusrst_out(0) => pcieuserphystatusrst_out(0),
      pcieuserratedone_in(0) => pcieuserratedone_in(0),
      pcieuserratestart_out(0) => pcieuserratestart_out(0),
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      pcsrsvdout_out(15 downto 0) => pcsrsvdout_out(15 downto 0),
      phystatus_out(0) => phystatus_out(0),
      pinrsrvdas_out(15 downto 0) => pinrsrvdas_out(15 downto 0),
      powerpresent_out(0) => powerpresent_out(0),
      qpll0freqlock_in(0) => qpll0freqlock_in(0),
      qpll0outclk_out(0) => \^qpll0outclk_out\(0),
      qpll0outrefclk_out(0) => \^qpll0outrefclk_out\(0),
      qpll1freqlock_in(0) => qpll1freqlock_in(0),
      qpll1outclk_out(0) => \^qpll1outclk_out\(0),
      qpll1outrefclk_out(0) => \^qpll1outrefclk_out\(0),
      resetexception_out(0) => resetexception_out(0),
      resetovrd_in(0) => resetovrd_in(0),
      rx8b10ben_in(0) => rx8b10ben_in(0),
      rxafecfoken_in(0) => rxafecfoken_in(0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxbyteisaligned_out(0) => rxbyteisaligned_out(0),
      rxbyterealign_out(0) => rxbyterealign_out(0),
      rxcdrfreqreset_in(0) => rxcdrfreqreset_in(0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => \^rxcdrlock_out\(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(0) => rxcdrphdone_out(0),
      rxcdrreset_in(0) => rxcdrreset_in(0),
      rxchanbondseq_out(0) => rxchanbondseq_out(0),
      rxchanisaligned_out(0) => rxchanisaligned_out(0),
      rxchanrealign_out(0) => rxchanrealign_out(0),
      rxchbonden_in(0) => rxchbonden_in(0),
      rxchbondi_in(4 downto 0) => rxchbondi_in(4 downto 0),
      rxchbondlevel_in(2 downto 0) => rxchbondlevel_in(2 downto 0),
      rxchbondmaster_in(0) => rxchbondmaster_in(0),
      rxchbondo_out(4 downto 0) => rxchbondo_out(4 downto 0),
      rxchbondslave_in(0) => rxchbondslave_in(0),
      rxckcaldone_out(0) => rxckcaldone_out(0),
      rxckcalreset_in(0) => rxckcalreset_in(0),
      rxckcalstart_in(6 downto 0) => rxckcalstart_in(6 downto 0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => rxcominitdet_out(0),
      rxcommadet_out(0) => rxcommadet_out(0),
      rxcommadeten_in(0) => rxcommadeten_in(0),
      rxcomsasdet_out(0) => rxcomsasdet_out(0),
      rxcomwakedet_out(0) => rxcomwakedet_out(0),
      rxctrl0_out(15 downto 0) => rxctrl0_out(15 downto 0),
      rxctrl1_out(15 downto 0) => rxctrl1_out(15 downto 0),
      rxctrl2_out(7 downto 0) => rxctrl2_out(7 downto 0),
      rxctrl3_out(7 downto 0) => rxctrl3_out(7 downto 0),
      rxdata_out(127 downto 0) => rxdata_out(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      rxdatavalid_out(1 downto 0) => rxdatavalid_out(1 downto 0),
      rxdfeagchold_in(0) => rxdfeagchold_in(0),
      rxdfeagcovrden_in(0) => rxdfeagcovrden_in(0),
      rxdfecfokfcnum_in(3 downto 0) => rxdfecfokfcnum_in(3 downto 0),
      rxdfecfokfen_in(0) => rxdfecfokfen_in(0),
      rxdfecfokfpulse_in(0) => rxdfecfokfpulse_in(0),
      rxdfecfokhold_in(0) => rxdfecfokhold_in(0),
      rxdfecfokovren_in(0) => rxdfecfokovren_in(0),
      rxdfekhhold_in(0) => rxdfekhhold_in(0),
      rxdfekhovrden_in(0) => rxdfekhovrden_in(0),
      rxdfelfhold_in(0) => rxdfelfhold_in(0),
      rxdfelfovrden_in(0) => rxdfelfovrden_in(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxdfetap10hold_in(0) => rxdfetap10hold_in(0),
      rxdfetap10ovrden_in(0) => rxdfetap10ovrden_in(0),
      rxdfetap11hold_in(0) => rxdfetap11hold_in(0),
      rxdfetap11ovrden_in(0) => rxdfetap11ovrden_in(0),
      rxdfetap12hold_in(0) => rxdfetap12hold_in(0),
      rxdfetap12ovrden_in(0) => rxdfetap12ovrden_in(0),
      rxdfetap13hold_in(0) => rxdfetap13hold_in(0),
      rxdfetap13ovrden_in(0) => rxdfetap13ovrden_in(0),
      rxdfetap14hold_in(0) => rxdfetap14hold_in(0),
      rxdfetap14ovrden_in(0) => rxdfetap14ovrden_in(0),
      rxdfetap15hold_in(0) => rxdfetap15hold_in(0),
      rxdfetap15ovrden_in(0) => rxdfetap15ovrden_in(0),
      rxdfetap2hold_in(0) => rxdfetap2hold_in(0),
      rxdfetap2ovrden_in(0) => rxdfetap2ovrden_in(0),
      rxdfetap3hold_in(0) => rxdfetap3hold_in(0),
      rxdfetap3ovrden_in(0) => rxdfetap3ovrden_in(0),
      rxdfetap4hold_in(0) => rxdfetap4hold_in(0),
      rxdfetap4ovrden_in(0) => rxdfetap4ovrden_in(0),
      rxdfetap5hold_in(0) => rxdfetap5hold_in(0),
      rxdfetap5ovrden_in(0) => rxdfetap5ovrden_in(0),
      rxdfetap6hold_in(0) => rxdfetap6hold_in(0),
      rxdfetap6ovrden_in(0) => rxdfetap6ovrden_in(0),
      rxdfetap7hold_in(0) => rxdfetap7hold_in(0),
      rxdfetap7ovrden_in(0) => rxdfetap7ovrden_in(0),
      rxdfetap8hold_in(0) => rxdfetap8hold_in(0),
      rxdfetap8ovrden_in(0) => rxdfetap8ovrden_in(0),
      rxdfetap9hold_in(0) => rxdfetap9hold_in(0),
      rxdfetap9ovrden_in(0) => rxdfetap9ovrden_in(0),
      rxdfeuthold_in(0) => rxdfeuthold_in(0),
      rxdfeutovrden_in(0) => rxdfeutovrden_in(0),
      rxdfevphold_in(0) => rxdfevphold_in(0),
      rxdfevpovrden_in(0) => rxdfevpovrden_in(0),
      rxdfexyden_in(0) => rxdfexyden_in(0),
      rxdlybypass_in(0) => rxdlybypass_in(0),
      rxdlyen_in(0) => rxdlyen_in(0),
      rxdlyovrden_in(0) => rxdlyovrden_in(0),
      rxdlysreset_in(0) => rxdlysreset_in(0),
      rxdlysresetdone_out(0) => rxdlysresetdone_out(0),
      rxelecidle_out(0) => rxelecidle_out(0),
      rxelecidlemode_in(1 downto 0) => rxelecidlemode_in(1 downto 0),
      rxeqtraining_in(0) => rxeqtraining_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 0) => rxheader_out(5 downto 0),
      rxheadervalid_out(1 downto 0) => rxheadervalid_out(1 downto 0),
      rxlatclk_in(0) => rxlatclk_in(0),
      rxlfpstresetdet_out(0) => rxlfpstresetdet_out(0),
      rxlfpsu2lpexitdet_out(0) => rxlfpsu2lpexitdet_out(0),
      rxlfpsu3wakedet_out(0) => rxlfpsu3wakedet_out(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxlpmgchold_in(0) => rxlpmgchold_in(0),
      rxlpmgcovrden_in(0) => rxlpmgcovrden_in(0),
      rxlpmhfhold_in(0) => rxlpmhfhold_in(0),
      rxlpmhfovrden_in(0) => rxlpmhfovrden_in(0),
      rxlpmlfhold_in(0) => rxlpmlfhold_in(0),
      rxlpmlfklovrden_in(0) => rxlpmlfklovrden_in(0),
      rxlpmoshold_in(0) => rxlpmoshold_in(0),
      rxlpmosovrden_in(0) => rxlpmosovrden_in(0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => rxmonitorout_out(7 downto 0),
      rxmonitorsel_in(1 downto 0) => rxmonitorsel_in(1 downto 0),
      rxoobreset_in(0) => rxoobreset_in(0),
      rxoscalreset_in(0) => rxoscalreset_in(0),
      rxoshold_in(0) => rxoshold_in(0),
      rxosintdone_out(0) => rxosintdone_out(0),
      rxosintstarted_out(0) => rxosintstarted_out(0),
      rxosintstrobedone_out(0) => rxosintstrobedone_out(0),
      rxosintstrobestarted_out(0) => rxosintstrobestarted_out(0),
      rxosovrden_in(0) => rxosovrden_in(0),
      rxoutclk_out(0) => \^rxoutclk_out\(0),
      rxoutclkfabric_out(0) => rxoutclkfabric_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxoutclksel_in(2 downto 0) => rxoutclksel_in(2 downto 0),
      rxpcommaalignen_in(0) => rxpcommaalignen_in(0),
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpd_in(1 downto 0) => rxpd_in(1 downto 0),
      rxphalign_in(0) => rxphalign_in(0),
      rxphaligndone_out(0) => rxphaligndone_out(0),
      rxphalignen_in(0) => rxphalignen_in(0),
      rxphalignerr_out(0) => rxphalignerr_out(0),
      rxphdlypd_in(0) => rxphdlypd_in(0),
      rxphdlyreset_in(0) => rxphdlyreset_in(0),
      rxpllclksel_in(1 downto 0) => rxpllclksel_in(1 downto 0),
      rxpmareset_in(0) => rxpmareset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbslocked_out(0) => rxprbslocked_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxprgdivresetdone_out(0) => rxprgdivresetdone_out(0),
      rxrate_in(2 downto 0) => rxrate_in(2 downto 0),
      rxratedone_out(0) => rxratedone_out(0),
      rxratemode_in(0) => rxratemode_in(0),
      rxrecclkout_out(0) => rxrecclkout_out(0),
      rxresetdone_out(0) => \^rxresetdone_out\(0),
      rxslide_in(0) => rxslide_in(0),
      rxsliderdy_out(0) => rxsliderdy_out(0),
      rxslipdone_out(0) => rxslipdone_out(0),
      rxslipoutclk_in(0) => rxslipoutclk_in(0),
      rxslipoutclkrdy_out(0) => rxslipoutclkrdy_out(0),
      rxslippma_in(0) => rxslippma_in(0),
      rxslippmardy_out(0) => rxslippmardy_out(0),
      rxstartofseq_out(1 downto 0) => rxstartofseq_out(1 downto 0),
      rxstatus_out(2 downto 0) => rxstatus_out(2 downto 0),
      rxsyncallin_in(0) => rxsyncallin_in(0),
      rxsyncdone_out(0) => rxsyncdone_out(0),
      rxsyncin_in(0) => rxsyncin_in(0),
      rxsyncmode_in(0) => rxsyncmode_in(0),
      rxsyncout_out(0) => rxsyncout_out(0),
      rxsysclksel_in(1 downto 0) => rxsysclksel_in(1 downto 0),
      rxtermination_in(0) => rxtermination_in(0),
      rxvalid_out(0) => rxvalid_out(0),
      sigvalidclk_in(0) => sigvalidclk_in(0),
      tstin_in(19 downto 0) => tstin_in(19 downto 0),
      tx8b10bbypass_in(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      tx8b10ben_in(0) => tx8b10ben_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txcomfinish_out(0) => txcomfinish_out(0),
      txcominit_in(0) => txcominit_in(0),
      txcomsas_in(0) => txcomsas_in(0),
      txcomwake_in(0) => txcomwake_in(0),
      txctrl0_in(15 downto 0) => txctrl0_in(15 downto 0),
      txctrl1_in(15 downto 0) => txctrl1_in(15 downto 0),
      txctrl2_in(7 downto 0) => txctrl2_in(7 downto 0),
      txdataextendrsvd_in(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      txdccdone_out(0) => txdccdone_out(0),
      txdccforcestart_in(0) => txdccforcestart_in(0),
      txdccreset_in(0) => txdccreset_in(0),
      txdeemph_in(1 downto 0) => txdeemph_in(1 downto 0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txdlybypass_in(0) => txdlybypass_in(0),
      txdlyen_in(0) => txdlyen_in(0),
      txdlyhold_in(0) => txdlyhold_in(0),
      txdlyovrden_in(0) => txdlyovrden_in(0),
      txdlysreset_in(0) => txdlysreset_in(0),
      txdlysresetdone_out(0) => txdlysresetdone_out(0),
      txdlyupdown_in(0) => txdlyupdown_in(0),
      txelecidle_in(0) => txelecidle_in(0),
      txheader_in(5 downto 0) => txheader_in(5 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txlatclk_in(0) => txlatclk_in(0),
      txlfpstreset_in(0) => txlfpstreset_in(0),
      txlfpsu2lpexit_in(0) => txlfpsu2lpexit_in(0),
      txlfpsu3wake_in(0) => txlfpsu3wake_in(0),
      txmaincursor_in(6 downto 0) => txmaincursor_in(6 downto 0),
      txmargin_in(2 downto 0) => txmargin_in(2 downto 0),
      txmuxdcdexhold_in(0) => txmuxdcdexhold_in(0),
      txmuxdcdorwren_in(0) => txmuxdcdorwren_in(0),
      txoneszeros_in(0) => txoneszeros_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txoutclkfabric_out(0) => txoutclkfabric_out(0),
      txoutclkpcs_out(0) => \^txoutclkpcs_out\(0),
      txoutclksel_in(2 downto 0) => txoutclksel_in(2 downto 0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpd_in(1 downto 0) => txpd_in(1 downto 0),
      txpdelecidlemode_in(0) => txpdelecidlemode_in(0),
      txphalign_in(0) => txphalign_in(0),
      txphaligndone_out(0) => txphaligndone_out(0),
      txphalignen_in(0) => txphalignen_in(0),
      txphdlypd_in(0) => txphdlypd_in(0),
      txphdlyreset_in(0) => txphdlyreset_in(0),
      txphdlytstclk_in(0) => txphdlytstclk_in(0),
      txphinit_in(0) => txphinit_in(0),
      txphinitdone_out(0) => txphinitdone_out(0),
      txphovrden_in(0) => txphovrden_in(0),
      txpippmen_in(0) => txpippmen_in(0),
      txpippmovrden_in(0) => txpippmovrden_in(0),
      txpippmpd_in(0) => txpippmpd_in(0),
      txpippmsel_in(0) => txpippmsel_in(0),
      txpippmstepsize_in(4 downto 0) => txpippmstepsize_in(4 downto 0),
      txpllclksel_in(1 downto 0) => txpllclksel_in(1 downto 0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txprgdivresetdone_out(0) => txprgdivresetdone_out(0),
      txratedone_out(0) => txratedone_out(0),
      txresetdone_out(0) => \^txresetdone_out\(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txswing_in(0) => txswing_in(0),
      txsyncallin_in(0) => txsyncallin_in(0),
      txsyncdone_out(0) => txsyncdone_out(0),
      txsyncin_in(0) => txsyncin_in(0),
      txsyncmode_in(0) => txsyncmode_in(0),
      txsyncout_out(0) => txsyncout_out(0),
      txsysclksel_in(1 downto 0) => txsysclksel_in(1 downto 0),
      xcvr_txn => \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      xcvr_txn_0 => \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_2\
    );
\gen_gtwizard_gtye4.gen_common.gen_common_container[1].gen_enabled_common.gtye4_common_wrapper_inst\: entity work.eth_10g_0_gtwizard_ultrascale_0_gtye4_common_wrapper
     port map (
      bgbypassb_in(0) => bgbypassb_in(0),
      bgmonitorenb_in(0) => bgmonitorenb_in(0),
      bgpdb_in(0) => bgpdb_in(0),
      bgrcalovrd_in(4 downto 0) => bgrcalovrd_in(4 downto 0),
      bgrcalovrdenb_in(0) => bgrcalovrdenb_in(0),
      drpaddr_common_in(15 downto 0) => drpaddr_common_in(15 downto 0),
      drpclk_common_in(0) => drpclk_common_in(0),
      drpdi_common_in(15 downto 0) => drpdi_common_in(15 downto 0),
      drpdo_common_out(15 downto 0) => drpdo_common_out(15 downto 0),
      drpen_common_in(0) => drpen_common_in(0),
      drprdy_common_out(0) => drprdy_common_out(0),
      drpwe_common_in(0) => drpwe_common_in(0),
      gtgrefclk0_in(0) => gtgrefclk0_in(0),
      gtgrefclk1_in(0) => gtgrefclk1_in(0),
      gtnorthrefclk00_in(0) => gtnorthrefclk00_in(0),
      gtnorthrefclk01_in(0) => gtnorthrefclk01_in(0),
      gtnorthrefclk10_in(0) => gtnorthrefclk10_in(0),
      gtnorthrefclk11_in(0) => gtnorthrefclk11_in(0),
      gtrefclk00_in(0) => gtrefclk00_in(0),
      gtrefclk01_in(0) => gtrefclk01_in(0),
      gtrefclk10_in(0) => gtrefclk10_in(0),
      gtrefclk11_in(0) => gtrefclk11_in(0),
      gtsouthrefclk00_in(0) => gtsouthrefclk00_in(0),
      gtsouthrefclk01_in(0) => gtsouthrefclk01_in(0),
      gtsouthrefclk10_in(0) => gtsouthrefclk10_in(0),
      gtsouthrefclk11_in(0) => gtsouthrefclk11_in(0),
      gtwiz_reset_qpll0reset_out(0) => \^gtwiz_reset_qpll0reset_out\(0),
      pcierateqpll0_in(2 downto 0) => pcierateqpll0_in(2 downto 0),
      pcierateqpll1_in(2 downto 0) => pcierateqpll1_in(2 downto 0),
      pmarsvd0_in(7 downto 0) => pmarsvd0_in(7 downto 0),
      pmarsvd1_in(7 downto 0) => pmarsvd1_in(7 downto 0),
      pmarsvdout0_out(7 downto 0) => pmarsvdout0_out(7 downto 0),
      pmarsvdout1_out(7 downto 0) => pmarsvdout1_out(7 downto 0),
      qpll0clkrsvd0_in(0) => qpll0clkrsvd0_in(0),
      qpll0clkrsvd1_in(0) => qpll0clkrsvd1_in(0),
      qpll0fbclklost_out(0) => qpll0fbclklost_out(0),
      qpll0fbdiv_in(7 downto 0) => qpll0fbdiv_in(7 downto 0),
      qpll0lock_out(0) => \^qpll0lock_out\(0),
      qpll0lockdetclk_in(0) => qpll0lockdetclk_in(0),
      qpll0locken_in(0) => qpll0locken_in(0),
      qpll0outclk_out(0) => \^qpll0outclk_out\(0),
      qpll0outrefclk_out(0) => \^qpll0outrefclk_out\(0),
      qpll0pd_in(0) => qpll0pd_in(0),
      qpll0refclklost_out(0) => qpll0refclklost_out(0),
      qpll0refclksel_in(2 downto 0) => qpll0refclksel_in(2 downto 0),
      qpll1clkrsvd0_in(0) => qpll1clkrsvd0_in(0),
      qpll1clkrsvd1_in(0) => qpll1clkrsvd1_in(0),
      qpll1fbclklost_out(0) => qpll1fbclklost_out(0),
      qpll1fbdiv_in(7 downto 0) => qpll1fbdiv_in(7 downto 0),
      qpll1lock_out(0) => qpll1lock_out(0),
      qpll1lockdetclk_in(0) => qpll1lockdetclk_in(0),
      qpll1locken_in(0) => qpll1locken_in(0),
      qpll1outclk_out(0) => \^qpll1outclk_out\(0),
      qpll1outrefclk_out(0) => \^qpll1outrefclk_out\(0),
      qpll1pd_in(0) => qpll1pd_in(0),
      qpll1refclklost_out(0) => qpll1refclklost_out(0),
      qpll1refclksel_in(2 downto 0) => qpll1refclksel_in(2 downto 0),
      qpll1reset_in(0) => qpll1reset_in(0),
      qplldmonitor0_out(7 downto 0) => qplldmonitor0_out(7 downto 0),
      qplldmonitor1_out(7 downto 0) => qplldmonitor1_out(7 downto 0),
      qpllrsvd1_in(7 downto 0) => qpllrsvd1_in(7 downto 0),
      qpllrsvd2_in(4 downto 0) => qpllrsvd2_in(4 downto 0),
      qpllrsvd3_in(4 downto 0) => qpllrsvd3_in(4 downto 0),
      qpllrsvd4_in(7 downto 0) => qpllrsvd4_in(7 downto 0),
      rcalenb_in(0) => rcalenb_in(0),
      refclkoutmonitor0_out(0) => refclkoutmonitor0_out(0),
      refclkoutmonitor1_out(0) => refclkoutmonitor1_out(0),
      rst_in0 => rst_in0,
      rxrecclk0sel_out(1 downto 0) => rxrecclk0sel_out(1 downto 0),
      rxrecclk1sel_out(1 downto 0) => rxrecclk1sel_out(1 downto 0),
      sdm0data_in(24 downto 0) => sdm0data_in(24 downto 0),
      sdm0finalout_out(3 downto 0) => sdm0finalout_out(3 downto 0),
      sdm0reset_in(0) => sdm0reset_in(0),
      sdm0testdata_out(14 downto 0) => sdm0testdata_out(14 downto 0),
      sdm0toggle_in(0) => sdm0toggle_in(0),
      sdm0width_in(1 downto 0) => sdm0width_in(1 downto 0),
      sdm1data_in(24 downto 0) => sdm1data_in(24 downto 0),
      sdm1finalout_out(3 downto 0) => sdm1finalout_out(3 downto 0),
      sdm1reset_in(0) => sdm1reset_in(0),
      sdm1testdata_out(14 downto 0) => sdm1testdata_out(14 downto 0),
      sdm1toggle_in(0) => sdm1toggle_in(0),
      sdm1width_in(1 downto 0) => sdm1width_in(1 downto 0),
      ubcfgstreamen_in(0) => ubcfgstreamen_in(0),
      ubdaddr_out(15 downto 0) => ubdaddr_out(15 downto 0),
      ubden_out(0) => ubden_out(0),
      ubdi_out(15 downto 0) => ubdi_out(15 downto 0),
      ubdo_in(15 downto 0) => ubdo_in(15 downto 0),
      ubdrdy_in(0) => ubdrdy_in(0),
      ubdwe_out(0) => ubdwe_out(0),
      ubenable_in(0) => ubenable_in(0),
      ubgpi_in(1 downto 0) => ubgpi_in(1 downto 0),
      ubintr_in(1 downto 0) => ubintr_in(1 downto 0),
      ubiolmbrst_in(0) => ubiolmbrst_in(0),
      ubmbrst_in(0) => ubmbrst_in(0),
      ubmdmcapture_in(0) => ubmdmcapture_in(0),
      ubmdmdbgrst_in(0) => ubmdmdbgrst_in(0),
      ubmdmdbgupdate_in(0) => ubmdmdbgupdate_in(0),
      ubmdmregen_in(3 downto 0) => ubmdmregen_in(3 downto 0),
      ubmdmshift_in(0) => ubmdmshift_in(0),
      ubmdmsysrst_in(0) => ubmdmsysrst_in(0),
      ubmdmtck_in(0) => ubmdmtck_in(0),
      ubmdmtdi_in(0) => ubmdmtdi_in(0),
      ubmdmtdo_out(0) => ubmdmtdo_out(0),
      ubrsvdout_out(0) => ubrsvdout_out(0),
      ubtxuart_out(0) => ubtxuart_out(0)
    );
\gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_gtye4_delay_powergood
     port map (
      CLK => \^txoutclkpcs_out\(0),
      TXRATE(2 downto 1) => \gen_gtwizard_gtye4.txrate_ch_int\(2 downto 1),
      TXRATE(0) => \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5\,
      \gen_gtwizard_gtye4.txpmareset_ch_int\ => \gen_gtwizard_gtye4.txpmareset_ch_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0\ => \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst_n_377\,
      \gen_powergood_delay.pwr_on_fsm_reg_0\ => \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      \gen_powergood_delay.pwr_on_fsm_reg_1\ => \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_2\,
      \out\ => \^gtpowergood_out\(0),
      txpisopd_in(0) => txpisopd_in(0),
      txpmareset_in(0) => txpmareset_in(0),
      txrate_in(2 downto 0) => txrate_in(2 downto 0),
      txratemode_in(0) => txratemode_in(0)
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer
     port map (
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      rxresetdone_out(0) => \^rxresetdone_out\(0)
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_bit_synchronizer_1
     port map (
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      txresetdone_out(0) => \^txresetdone_out\(0)
    );
\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_reset
     port map (
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gtye4.gtpowergood_int\ => \gen_gtwizard_gtye4.gtpowergood_int\,
      \gen_gtwizard_gtye4.gtrxreset_int\ => \gen_gtwizard_gtye4.gtrxreset_int\,
      \gen_gtwizard_gtye4.gttxreset_ch_int\ => \gen_gtwizard_gtye4.gttxreset_ch_int\,
      \gen_gtwizard_gtye4.rxprogdivreset_int\ => \gen_gtwizard_gtye4.rxprogdivreset_int\,
      \gen_gtwizard_gtye4.rxuserrdy_int\ => \gen_gtwizard_gtye4.rxuserrdy_int\,
      \gen_gtwizard_gtye4.txprogdivreset_int\ => \gen_gtwizard_gtye4.txprogdivreset_int\,
      \gen_gtwizard_gtye4.txuserrdy_int\ => \gen_gtwizard_gtye4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_qpll0reset_out(0) => \^gtwiz_reset_qpll0reset_out\(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_userclk_rx_active_out(0) => \^gtwiz_userclk_rx_active_out\(0),
      gtwiz_userclk_rx_usrclk2_out(0) => \^gtwiz_userclk_rx_usrclk2_out\(0),
      gtwiz_userclk_tx_active_out(0) => \^gtwiz_userclk_tx_active_out\(0),
      gtwiz_userclk_tx_usrclk2_out(0) => \^gtwiz_userclk_tx_usrclk2_out\(0),
      qpll0lock_out(0) => \^qpll0lock_out\(0),
      rst_in0 => rst_in0,
      rxcdrlock_out(0) => \^rxcdrlock_out\(0)
    );
\gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst\: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_userclk_rx
     port map (
      gtwiz_userclk_rx_active_out(0) => \^gtwiz_userclk_rx_active_out\(0),
      gtwiz_userclk_rx_reset_in(0) => gtwiz_userclk_rx_reset_in(0),
      gtwiz_userclk_rx_usrclk2_out(0) => \^gtwiz_userclk_rx_usrclk2_out\(0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      rxoutclk_out(0) => \^rxoutclk_out\(0)
    );
\gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst\: entity work.eth_10g_0_gtwizard_ultrascale_v1_7_6_gtwiz_userclk_tx
     port map (
      gtwiz_userclk_tx_active_out(0) => \^gtwiz_userclk_tx_active_out\(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userclk_tx_usrclk2_out(0) => \^gtwiz_userclk_tx_usrclk2_out\(0),
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      txoutclk_out(0) => \^txoutclk_out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_eth_phy_10g is
  port (
    gtwiz_reset_rx_datapath_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_rx_bad_block : out STD_LOGIC;
    gt_rxgearboxslip : out STD_LOGIC;
    rx_block_lock_reg_reg : out STD_LOGIC;
    phy_rx_high_ber : out STD_LOGIC;
    phy_rx_sequence_error : out STD_LOGIC;
    \time_count_reg_reg[49]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    phy_xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    phy_xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_tx_bad_block : out STD_LOGIC;
    serdes_tx_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    serdes_tx_hdr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxheader_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_userdata_rx_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \ber_count_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \encoded_tx_hdr_reg_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_eth_phy_10g : entity is "eth_phy_10g";
end eth_10g_0_eth_phy_10g;

architecture STRUCTURE of eth_10g_0_eth_phy_10g is
begin
eth_phy_10g_rx_inst: entity work.eth_10g_0_eth_phy_10g_rx
     port map (
      CLK => CLK,
      E(0) => p_0_in,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \ber_count_reg_reg[0]\(0) => \ber_count_reg_reg[0]\(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_userdata_rx_out(63 downto 0) => gtwiz_userdata_rx_out(63 downto 0),
      phy_rx_bad_block => phy_rx_bad_block,
      phy_rx_high_ber => phy_rx_high_ber,
      phy_rx_sequence_error => phy_rx_sequence_error,
      phy_xgmii_rxc(7 downto 0) => phy_xgmii_rxc(7 downto 0),
      phy_xgmii_rxd(63 downto 0) => phy_xgmii_rxd(63 downto 0),
      rx_block_lock_reg_reg => rx_block_lock_reg_reg,
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      serdes_rx_bitslip_reg_reg => gt_rxgearboxslip,
      \time_count_reg_reg[49]\ => \time_count_reg_reg[49]\
    );
eth_phy_10g_tx_inst: entity work.eth_10g_0_eth_phy_10g_tx
     port map (
      \encoded_tx_hdr_reg_reg[1]\ => \encoded_tx_hdr_reg_reg[1]\,
      phy_tx_bad_block => phy_tx_bad_block,
      phy_xgmii_txc(7 downto 0) => phy_xgmii_txc(7 downto 0),
      phy_xgmii_txd(63 downto 0) => phy_xgmii_txd(63 downto 0),
      serdes_tx_data(63 downto 0) => serdes_tx_data(63 downto 0),
      serdes_tx_hdr(1 downto 0) => serdes_tx_hdr(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_0_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "2578.125000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "125.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 67;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 3;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 4;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 64;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "10.312500";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 4;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "156.250000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 4;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 64;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "156.250000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "156.250000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "156.250000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 4;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 64;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "10.312500";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 4;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "156.250000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 64;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "156.250000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "156.250000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top : entity is "gtwizard_ultrascale_0_gtwizard_top";
end eth_10g_0_gtwizard_ultrascale_0_gtwizard_top;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_0_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^gtwiz_userclk_rx_usrclk2_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_tx_usrclk2_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll1reset_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxdata_out\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^qpll1reset_in\(0) <= qpll1reset_in(0);
  gthtxn_out(0) <= \<const0>\;
  gthtxp_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll1reset_out(0) <= \^qpll1reset_in\(0);
  gtwiz_userclk_rx_srcclk_out(0) <= \^rxoutclk_out\(0);
  gtwiz_userclk_rx_usrclk2_out(0) <= \^gtwiz_userclk_rx_usrclk2_out\(0);
  gtwiz_userclk_rx_usrclk_out(0) <= \^gtwiz_userclk_rx_usrclk2_out\(0);
  gtwiz_userclk_tx_srcclk_out(0) <= \^txoutclk_out\(0);
  gtwiz_userclk_tx_usrclk2_out(0) <= \^gtwiz_userclk_tx_usrclk2_out\(0);
  gtwiz_userclk_tx_usrclk_out(0) <= \^gtwiz_userclk_tx_usrclk2_out\(0);
  gtwiz_userdata_rx_out(63 downto 0) <= \^rxdata_out\(63 downto 0);
  rxdata_out(127 downto 0) <= \^rxdata_out\(127 downto 0);
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  rxqpisenn_out(0) <= \<const0>\;
  rxqpisenp_out(0) <= \<const0>\;
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txoutclk_out(0) <= \^txoutclk_out\(0);
  txqpisenn_out(0) <= \<const0>\;
  txqpisenp_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst\: entity work.eth_10g_0_gtwizard_ultrascale_0_gtwizard_gtye4
     port map (
      bgbypassb_in(0) => bgbypassb_in(0),
      bgmonitorenb_in(0) => bgmonitorenb_in(0),
      bgpdb_in(0) => bgpdb_in(0),
      bgrcalovrd_in(4 downto 0) => bgrcalovrd_in(4 downto 0),
      bgrcalovrdenb_in(0) => bgrcalovrdenb_in(0),
      bufgtce_out(0) => bufgtce_out(0),
      bufgtcemask_out(2 downto 0) => bufgtcemask_out(2 downto 0),
      bufgtdiv_out(8 downto 0) => bufgtdiv_out(8 downto 0),
      bufgtreset_out(0) => bufgtreset_out(0),
      bufgtrstmask_out(2 downto 0) => bufgtrstmask_out(2 downto 0),
      cdrstepdir_in(0) => cdrstepdir_in(0),
      cdrstepsq_in(0) => cdrstepsq_in(0),
      cdrstepsx_in(0) => cdrstepsx_in(0),
      cfgreset_in(0) => cfgreset_in(0),
      clkrsvd0_in(0) => clkrsvd0_in(0),
      clkrsvd1_in(0) => clkrsvd1_in(0),
      cpllfbclklost_out(0) => cpllfbclklost_out(0),
      cpllfreqlock_in(0) => cpllfreqlock_in(0),
      cplllock_out(0) => cplllock_out(0),
      cplllockdetclk_in(0) => cplllockdetclk_in(0),
      cplllocken_in(0) => cplllocken_in(0),
      cpllpd_in(0) => cpllpd_in(0),
      cpllrefclklost_out(0) => cpllrefclklost_out(0),
      cpllrefclksel_in(2 downto 0) => cpllrefclksel_in(2 downto 0),
      cpllreset_in(0) => cpllreset_in(0),
      dmonfiforeset_in(0) => dmonfiforeset_in(0),
      dmonitorclk_in(0) => dmonitorclk_in(0),
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      dmonitoroutclk_out(0) => dmonitoroutclk_out(0),
      drpaddr_common_in(15 downto 0) => drpaddr_common_in(15 downto 0),
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_common_in(0) => drpclk_common_in(0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => drpdi_common_in(15 downto 0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_common_out(15 downto 0) => drpdo_common_out(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_common_in(0) => drpen_common_in(0),
      drpen_in(0) => drpen_in(0),
      drprdy_common_out(0) => drprdy_common_out(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in(0) => drprst_in(0),
      drpwe_common_in(0) => drpwe_common_in(0),
      drpwe_in(0) => drpwe_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      freqos_in(0) => freqos_in(0),
      gtgrefclk0_in(0) => gtgrefclk0_in(0),
      gtgrefclk1_in(0) => gtgrefclk1_in(0),
      gtgrefclk_in(0) => gtgrefclk_in(0),
      gtnorthrefclk00_in(0) => gtnorthrefclk00_in(0),
      gtnorthrefclk01_in(0) => gtnorthrefclk01_in(0),
      gtnorthrefclk0_in(0) => gtnorthrefclk0_in(0),
      gtnorthrefclk10_in(0) => gtnorthrefclk10_in(0),
      gtnorthrefclk11_in(0) => gtnorthrefclk11_in(0),
      gtnorthrefclk1_in(0) => gtnorthrefclk1_in(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => gtrefclk00_in(0),
      gtrefclk01_in(0) => gtrefclk01_in(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => gtrefclk10_in(0),
      gtrefclk11_in(0) => gtrefclk11_in(0),
      gtrefclk1_in(0) => gtrefclk1_in(0),
      gtrefclkmonitor_out(0) => gtrefclkmonitor_out(0),
      gtrsvd_in(15 downto 0) => gtrsvd_in(15 downto 0),
      gtrxresetsel_in(0) => gtrxresetsel_in(0),
      gtsouthrefclk00_in(0) => gtsouthrefclk00_in(0),
      gtsouthrefclk01_in(0) => gtsouthrefclk01_in(0),
      gtsouthrefclk0_in(0) => gtsouthrefclk0_in(0),
      gtsouthrefclk10_in(0) => gtsouthrefclk10_in(0),
      gtsouthrefclk11_in(0) => gtsouthrefclk11_in(0),
      gtsouthrefclk1_in(0) => gtsouthrefclk1_in(0),
      gttxresetsel_in(0) => gttxresetsel_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_qpll0reset_out(0) => gtwiz_reset_qpll0reset_out(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      gtwiz_userclk_rx_reset_in(0) => gtwiz_userclk_rx_reset_in(0),
      gtwiz_userclk_rx_usrclk2_out(0) => \^gtwiz_userclk_rx_usrclk2_out\(0),
      gtwiz_userclk_tx_active_out(0) => gtwiz_userclk_tx_active_out(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userclk_tx_usrclk2_out(0) => \^gtwiz_userclk_tx_usrclk2_out\(0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      gtyrxn_in(0) => gtyrxn_in(0),
      gtyrxp_in(0) => gtyrxp_in(0),
      gtytxn_out(0) => gtytxn_out(0),
      gtytxp_out(0) => gtytxp_out(0),
      incpctrl_in(0) => incpctrl_in(0),
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      pcieeqrxeqadaptdone_in(0) => pcieeqrxeqadaptdone_in(0),
      pcierategen3_out(0) => pcierategen3_out(0),
      pcierateidle_out(0) => pcierateidle_out(0),
      pcierateqpll0_in(2 downto 0) => pcierateqpll0_in(2 downto 0),
      pcierateqpll1_in(2 downto 0) => pcierateqpll1_in(2 downto 0),
      pcierateqpllpd_out(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      pcierstidle_in(0) => pcierstidle_in(0),
      pciersttxsyncstart_in(0) => pciersttxsyncstart_in(0),
      pciesynctxsyncdone_out(0) => pciesynctxsyncdone_out(0),
      pcieusergen3rdy_out(0) => pcieusergen3rdy_out(0),
      pcieuserphystatusrst_out(0) => pcieuserphystatusrst_out(0),
      pcieuserratedone_in(0) => pcieuserratedone_in(0),
      pcieuserratestart_out(0) => pcieuserratestart_out(0),
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      pcsrsvdout_out(15 downto 0) => pcsrsvdout_out(15 downto 0),
      phystatus_out(0) => phystatus_out(0),
      pinrsrvdas_out(15 downto 0) => pinrsrvdas_out(15 downto 0),
      pmarsvd0_in(7 downto 0) => pmarsvd0_in(7 downto 0),
      pmarsvd1_in(7 downto 0) => pmarsvd1_in(7 downto 0),
      pmarsvdout0_out(7 downto 0) => pmarsvdout0_out(7 downto 0),
      pmarsvdout1_out(7 downto 0) => pmarsvdout1_out(7 downto 0),
      powerpresent_out(0) => powerpresent_out(0),
      qpll0clkrsvd0_in(0) => qpll0clkrsvd0_in(0),
      qpll0clkrsvd1_in(0) => qpll0clkrsvd1_in(0),
      qpll0fbclklost_out(0) => qpll0fbclklost_out(0),
      qpll0fbdiv_in(7 downto 0) => qpll0fbdiv_in(7 downto 0),
      qpll0freqlock_in(0) => qpll0freqlock_in(0),
      qpll0lock_out(0) => qpll0lock_out(0),
      qpll0lockdetclk_in(0) => qpll0lockdetclk_in(0),
      qpll0locken_in(0) => qpll0locken_in(0),
      qpll0outclk_out(0) => qpll0outclk_out(0),
      qpll0outrefclk_out(0) => qpll0outrefclk_out(0),
      qpll0pd_in(0) => qpll0pd_in(0),
      qpll0refclklost_out(0) => qpll0refclklost_out(0),
      qpll0refclksel_in(2 downto 0) => qpll0refclksel_in(2 downto 0),
      qpll1clkrsvd0_in(0) => qpll1clkrsvd0_in(0),
      qpll1clkrsvd1_in(0) => qpll1clkrsvd1_in(0),
      qpll1fbclklost_out(0) => qpll1fbclklost_out(0),
      qpll1fbdiv_in(7 downto 0) => qpll1fbdiv_in(7 downto 0),
      qpll1freqlock_in(0) => qpll1freqlock_in(0),
      qpll1lock_out(0) => qpll1lock_out(0),
      qpll1lockdetclk_in(0) => qpll1lockdetclk_in(0),
      qpll1locken_in(0) => qpll1locken_in(0),
      qpll1outclk_out(0) => qpll1outclk_out(0),
      qpll1outrefclk_out(0) => qpll1outrefclk_out(0),
      qpll1pd_in(0) => qpll1pd_in(0),
      qpll1refclklost_out(0) => qpll1refclklost_out(0),
      qpll1refclksel_in(2 downto 0) => qpll1refclksel_in(2 downto 0),
      qpll1reset_in(0) => \^qpll1reset_in\(0),
      qplldmonitor0_out(7 downto 0) => qplldmonitor0_out(7 downto 0),
      qplldmonitor1_out(7 downto 0) => qplldmonitor1_out(7 downto 0),
      qpllrsvd1_in(7 downto 0) => qpllrsvd1_in(7 downto 0),
      qpllrsvd2_in(4 downto 0) => qpllrsvd2_in(4 downto 0),
      qpllrsvd3_in(4 downto 0) => qpllrsvd3_in(4 downto 0),
      qpllrsvd4_in(7 downto 0) => qpllrsvd4_in(7 downto 0),
      rcalenb_in(0) => rcalenb_in(0),
      refclkoutmonitor0_out(0) => refclkoutmonitor0_out(0),
      refclkoutmonitor1_out(0) => refclkoutmonitor1_out(0),
      resetexception_out(0) => resetexception_out(0),
      resetovrd_in(0) => resetovrd_in(0),
      rx8b10ben_in(0) => rx8b10ben_in(0),
      rxafecfoken_in(0) => rxafecfoken_in(0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxbyteisaligned_out(0) => rxbyteisaligned_out(0),
      rxbyterealign_out(0) => rxbyterealign_out(0),
      rxcdrfreqreset_in(0) => rxcdrfreqreset_in(0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(0) => rxcdrphdone_out(0),
      rxcdrreset_in(0) => rxcdrreset_in(0),
      rxchanbondseq_out(0) => rxchanbondseq_out(0),
      rxchanisaligned_out(0) => rxchanisaligned_out(0),
      rxchanrealign_out(0) => rxchanrealign_out(0),
      rxchbonden_in(0) => rxchbonden_in(0),
      rxchbondi_in(4 downto 0) => rxchbondi_in(4 downto 0),
      rxchbondlevel_in(2 downto 0) => rxchbondlevel_in(2 downto 0),
      rxchbondmaster_in(0) => rxchbondmaster_in(0),
      rxchbondo_out(4 downto 0) => rxchbondo_out(4 downto 0),
      rxchbondslave_in(0) => rxchbondslave_in(0),
      rxckcaldone_out(0) => rxckcaldone_out(0),
      rxckcalreset_in(0) => rxckcalreset_in(0),
      rxckcalstart_in(6 downto 0) => rxckcalstart_in(6 downto 0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => rxcominitdet_out(0),
      rxcommadet_out(0) => rxcommadet_out(0),
      rxcommadeten_in(0) => rxcommadeten_in(0),
      rxcomsasdet_out(0) => rxcomsasdet_out(0),
      rxcomwakedet_out(0) => rxcomwakedet_out(0),
      rxctrl0_out(15 downto 0) => rxctrl0_out(15 downto 0),
      rxctrl1_out(15 downto 0) => rxctrl1_out(15 downto 0),
      rxctrl2_out(7 downto 0) => rxctrl2_out(7 downto 0),
      rxctrl3_out(7 downto 0) => rxctrl3_out(7 downto 0),
      rxdata_out(127 downto 0) => \^rxdata_out\(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      rxdatavalid_out(1 downto 0) => rxdatavalid_out(1 downto 0),
      rxdfeagchold_in(0) => rxdfeagchold_in(0),
      rxdfeagcovrden_in(0) => rxdfeagcovrden_in(0),
      rxdfecfokfcnum_in(3 downto 0) => rxdfecfokfcnum_in(3 downto 0),
      rxdfecfokfen_in(0) => rxdfecfokfen_in(0),
      rxdfecfokfpulse_in(0) => rxdfecfokfpulse_in(0),
      rxdfecfokhold_in(0) => rxdfecfokhold_in(0),
      rxdfecfokovren_in(0) => rxdfecfokovren_in(0),
      rxdfekhhold_in(0) => rxdfekhhold_in(0),
      rxdfekhovrden_in(0) => rxdfekhovrden_in(0),
      rxdfelfhold_in(0) => rxdfelfhold_in(0),
      rxdfelfovrden_in(0) => rxdfelfovrden_in(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxdfetap10hold_in(0) => rxdfetap10hold_in(0),
      rxdfetap10ovrden_in(0) => rxdfetap10ovrden_in(0),
      rxdfetap11hold_in(0) => rxdfetap11hold_in(0),
      rxdfetap11ovrden_in(0) => rxdfetap11ovrden_in(0),
      rxdfetap12hold_in(0) => rxdfetap12hold_in(0),
      rxdfetap12ovrden_in(0) => rxdfetap12ovrden_in(0),
      rxdfetap13hold_in(0) => rxdfetap13hold_in(0),
      rxdfetap13ovrden_in(0) => rxdfetap13ovrden_in(0),
      rxdfetap14hold_in(0) => rxdfetap14hold_in(0),
      rxdfetap14ovrden_in(0) => rxdfetap14ovrden_in(0),
      rxdfetap15hold_in(0) => rxdfetap15hold_in(0),
      rxdfetap15ovrden_in(0) => rxdfetap15ovrden_in(0),
      rxdfetap2hold_in(0) => rxdfetap2hold_in(0),
      rxdfetap2ovrden_in(0) => rxdfetap2ovrden_in(0),
      rxdfetap3hold_in(0) => rxdfetap3hold_in(0),
      rxdfetap3ovrden_in(0) => rxdfetap3ovrden_in(0),
      rxdfetap4hold_in(0) => rxdfetap4hold_in(0),
      rxdfetap4ovrden_in(0) => rxdfetap4ovrden_in(0),
      rxdfetap5hold_in(0) => rxdfetap5hold_in(0),
      rxdfetap5ovrden_in(0) => rxdfetap5ovrden_in(0),
      rxdfetap6hold_in(0) => rxdfetap6hold_in(0),
      rxdfetap6ovrden_in(0) => rxdfetap6ovrden_in(0),
      rxdfetap7hold_in(0) => rxdfetap7hold_in(0),
      rxdfetap7ovrden_in(0) => rxdfetap7ovrden_in(0),
      rxdfetap8hold_in(0) => rxdfetap8hold_in(0),
      rxdfetap8ovrden_in(0) => rxdfetap8ovrden_in(0),
      rxdfetap9hold_in(0) => rxdfetap9hold_in(0),
      rxdfetap9ovrden_in(0) => rxdfetap9ovrden_in(0),
      rxdfeuthold_in(0) => rxdfeuthold_in(0),
      rxdfeutovrden_in(0) => rxdfeutovrden_in(0),
      rxdfevphold_in(0) => rxdfevphold_in(0),
      rxdfevpovrden_in(0) => rxdfevpovrden_in(0),
      rxdfexyden_in(0) => rxdfexyden_in(0),
      rxdlybypass_in(0) => rxdlybypass_in(0),
      rxdlyen_in(0) => rxdlyen_in(0),
      rxdlyovrden_in(0) => rxdlyovrden_in(0),
      rxdlysreset_in(0) => rxdlysreset_in(0),
      rxdlysresetdone_out(0) => rxdlysresetdone_out(0),
      rxelecidle_out(0) => rxelecidle_out(0),
      rxelecidlemode_in(1 downto 0) => rxelecidlemode_in(1 downto 0),
      rxeqtraining_in(0) => rxeqtraining_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 0) => rxheader_out(5 downto 0),
      rxheadervalid_out(1 downto 0) => rxheadervalid_out(1 downto 0),
      rxlatclk_in(0) => rxlatclk_in(0),
      rxlfpstresetdet_out(0) => rxlfpstresetdet_out(0),
      rxlfpsu2lpexitdet_out(0) => rxlfpsu2lpexitdet_out(0),
      rxlfpsu3wakedet_out(0) => rxlfpsu3wakedet_out(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxlpmgchold_in(0) => rxlpmgchold_in(0),
      rxlpmgcovrden_in(0) => rxlpmgcovrden_in(0),
      rxlpmhfhold_in(0) => rxlpmhfhold_in(0),
      rxlpmhfovrden_in(0) => rxlpmhfovrden_in(0),
      rxlpmlfhold_in(0) => rxlpmlfhold_in(0),
      rxlpmlfklovrden_in(0) => rxlpmlfklovrden_in(0),
      rxlpmoshold_in(0) => rxlpmoshold_in(0),
      rxlpmosovrden_in(0) => rxlpmosovrden_in(0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => rxmonitorout_out(7 downto 0),
      rxmonitorsel_in(1 downto 0) => rxmonitorsel_in(1 downto 0),
      rxoobreset_in(0) => rxoobreset_in(0),
      rxoscalreset_in(0) => rxoscalreset_in(0),
      rxoshold_in(0) => rxoshold_in(0),
      rxosintdone_out(0) => rxosintdone_out(0),
      rxosintstarted_out(0) => rxosintstarted_out(0),
      rxosintstrobedone_out(0) => rxosintstrobedone_out(0),
      rxosintstrobestarted_out(0) => rxosintstrobestarted_out(0),
      rxosovrden_in(0) => rxosovrden_in(0),
      rxoutclk_out(0) => \^rxoutclk_out\(0),
      rxoutclkfabric_out(0) => rxoutclkfabric_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxoutclksel_in(2 downto 0) => rxoutclksel_in(2 downto 0),
      rxpcommaalignen_in(0) => rxpcommaalignen_in(0),
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpd_in(1 downto 0) => rxpd_in(1 downto 0),
      rxphalign_in(0) => rxphalign_in(0),
      rxphaligndone_out(0) => rxphaligndone_out(0),
      rxphalignen_in(0) => rxphalignen_in(0),
      rxphalignerr_out(0) => rxphalignerr_out(0),
      rxphdlypd_in(0) => rxphdlypd_in(0),
      rxphdlyreset_in(0) => rxphdlyreset_in(0),
      rxpllclksel_in(1 downto 0) => rxpllclksel_in(1 downto 0),
      rxpmareset_in(0) => rxpmareset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbslocked_out(0) => rxprbslocked_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxprgdivresetdone_out(0) => rxprgdivresetdone_out(0),
      rxrate_in(2 downto 0) => rxrate_in(2 downto 0),
      rxratedone_out(0) => rxratedone_out(0),
      rxratemode_in(0) => rxratemode_in(0),
      rxrecclk0sel_out(1 downto 0) => rxrecclk0sel_out(1 downto 0),
      rxrecclk1sel_out(1 downto 0) => rxrecclk1sel_out(1 downto 0),
      rxrecclkout_out(0) => rxrecclkout_out(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxslide_in(0) => rxslide_in(0),
      rxsliderdy_out(0) => rxsliderdy_out(0),
      rxslipdone_out(0) => rxslipdone_out(0),
      rxslipoutclk_in(0) => rxslipoutclk_in(0),
      rxslipoutclkrdy_out(0) => rxslipoutclkrdy_out(0),
      rxslippma_in(0) => rxslippma_in(0),
      rxslippmardy_out(0) => rxslippmardy_out(0),
      rxstartofseq_out(1 downto 0) => rxstartofseq_out(1 downto 0),
      rxstatus_out(2 downto 0) => rxstatus_out(2 downto 0),
      rxsyncallin_in(0) => rxsyncallin_in(0),
      rxsyncdone_out(0) => rxsyncdone_out(0),
      rxsyncin_in(0) => rxsyncin_in(0),
      rxsyncmode_in(0) => rxsyncmode_in(0),
      rxsyncout_out(0) => rxsyncout_out(0),
      rxsysclksel_in(1 downto 0) => rxsysclksel_in(1 downto 0),
      rxtermination_in(0) => rxtermination_in(0),
      rxvalid_out(0) => rxvalid_out(0),
      sdm0data_in(24 downto 0) => sdm0data_in(24 downto 0),
      sdm0finalout_out(3 downto 0) => sdm0finalout_out(3 downto 0),
      sdm0reset_in(0) => sdm0reset_in(0),
      sdm0testdata_out(14 downto 0) => sdm0testdata_out(14 downto 0),
      sdm0toggle_in(0) => sdm0toggle_in(0),
      sdm0width_in(1 downto 0) => sdm0width_in(1 downto 0),
      sdm1data_in(24 downto 0) => sdm1data_in(24 downto 0),
      sdm1finalout_out(3 downto 0) => sdm1finalout_out(3 downto 0),
      sdm1reset_in(0) => sdm1reset_in(0),
      sdm1testdata_out(14 downto 0) => sdm1testdata_out(14 downto 0),
      sdm1toggle_in(0) => sdm1toggle_in(0),
      sdm1width_in(1 downto 0) => sdm1width_in(1 downto 0),
      sigvalidclk_in(0) => sigvalidclk_in(0),
      tstin_in(19 downto 0) => tstin_in(19 downto 0),
      tx8b10bbypass_in(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      tx8b10ben_in(0) => tx8b10ben_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txcomfinish_out(0) => txcomfinish_out(0),
      txcominit_in(0) => txcominit_in(0),
      txcomsas_in(0) => txcomsas_in(0),
      txcomwake_in(0) => txcomwake_in(0),
      txctrl0_in(15 downto 0) => txctrl0_in(15 downto 0),
      txctrl1_in(15 downto 0) => txctrl1_in(15 downto 0),
      txctrl2_in(7 downto 0) => txctrl2_in(7 downto 0),
      txdataextendrsvd_in(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      txdccdone_out(0) => txdccdone_out(0),
      txdccforcestart_in(0) => txdccforcestart_in(0),
      txdccreset_in(0) => txdccreset_in(0),
      txdeemph_in(1 downto 0) => txdeemph_in(1 downto 0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txdlybypass_in(0) => txdlybypass_in(0),
      txdlyen_in(0) => txdlyen_in(0),
      txdlyhold_in(0) => txdlyhold_in(0),
      txdlyovrden_in(0) => txdlyovrden_in(0),
      txdlysreset_in(0) => txdlysreset_in(0),
      txdlysresetdone_out(0) => txdlysresetdone_out(0),
      txdlyupdown_in(0) => txdlyupdown_in(0),
      txelecidle_in(0) => txelecidle_in(0),
      txheader_in(5 downto 0) => txheader_in(5 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txlatclk_in(0) => txlatclk_in(0),
      txlfpstreset_in(0) => txlfpstreset_in(0),
      txlfpsu2lpexit_in(0) => txlfpsu2lpexit_in(0),
      txlfpsu3wake_in(0) => txlfpsu3wake_in(0),
      txmaincursor_in(6 downto 0) => txmaincursor_in(6 downto 0),
      txmargin_in(2 downto 0) => txmargin_in(2 downto 0),
      txmuxdcdexhold_in(0) => txmuxdcdexhold_in(0),
      txmuxdcdorwren_in(0) => txmuxdcdorwren_in(0),
      txoneszeros_in(0) => txoneszeros_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txoutclkfabric_out(0) => txoutclkfabric_out(0),
      txoutclkpcs_out(0) => txoutclkpcs_out(0),
      txoutclksel_in(2 downto 0) => txoutclksel_in(2 downto 0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpd_in(1 downto 0) => txpd_in(1 downto 0),
      txpdelecidlemode_in(0) => txpdelecidlemode_in(0),
      txphalign_in(0) => txphalign_in(0),
      txphaligndone_out(0) => txphaligndone_out(0),
      txphalignen_in(0) => txphalignen_in(0),
      txphdlypd_in(0) => txphdlypd_in(0),
      txphdlyreset_in(0) => txphdlyreset_in(0),
      txphdlytstclk_in(0) => txphdlytstclk_in(0),
      txphinit_in(0) => txphinit_in(0),
      txphinitdone_out(0) => txphinitdone_out(0),
      txphovrden_in(0) => txphovrden_in(0),
      txpippmen_in(0) => txpippmen_in(0),
      txpippmovrden_in(0) => txpippmovrden_in(0),
      txpippmpd_in(0) => txpippmpd_in(0),
      txpippmsel_in(0) => txpippmsel_in(0),
      txpippmstepsize_in(4 downto 0) => txpippmstepsize_in(4 downto 0),
      txpisopd_in(0) => txpisopd_in(0),
      txpllclksel_in(1 downto 0) => txpllclksel_in(1 downto 0),
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txprgdivresetdone_out(0) => txprgdivresetdone_out(0),
      txrate_in(2 downto 0) => txrate_in(2 downto 0),
      txratedone_out(0) => txratedone_out(0),
      txratemode_in(0) => txratemode_in(0),
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txswing_in(0) => txswing_in(0),
      txsyncallin_in(0) => txsyncallin_in(0),
      txsyncdone_out(0) => txsyncdone_out(0),
      txsyncin_in(0) => txsyncin_in(0),
      txsyncmode_in(0) => txsyncmode_in(0),
      txsyncout_out(0) => txsyncout_out(0),
      txsysclksel_in(1 downto 0) => txsysclksel_in(1 downto 0),
      ubcfgstreamen_in(0) => ubcfgstreamen_in(0),
      ubdaddr_out(15 downto 0) => ubdaddr_out(15 downto 0),
      ubden_out(0) => ubden_out(0),
      ubdi_out(15 downto 0) => ubdi_out(15 downto 0),
      ubdo_in(15 downto 0) => ubdo_in(15 downto 0),
      ubdrdy_in(0) => ubdrdy_in(0),
      ubdwe_out(0) => ubdwe_out(0),
      ubenable_in(0) => ubenable_in(0),
      ubgpi_in(1 downto 0) => ubgpi_in(1 downto 0),
      ubintr_in(1 downto 0) => ubintr_in(1 downto 0),
      ubiolmbrst_in(0) => ubiolmbrst_in(0),
      ubmbrst_in(0) => ubmbrst_in(0),
      ubmdmcapture_in(0) => ubmdmcapture_in(0),
      ubmdmdbgrst_in(0) => ubmdmdbgrst_in(0),
      ubmdmdbgupdate_in(0) => ubmdmdbgupdate_in(0),
      ubmdmregen_in(3 downto 0) => ubmdmregen_in(3 downto 0),
      ubmdmshift_in(0) => ubmdmshift_in(0),
      ubmdmsysrst_in(0) => ubmdmsysrst_in(0),
      ubmdmtck_in(0) => ubmdmtck_in(0),
      ubmdmtdi_in(0) => ubmdmtdi_in(0),
      ubmdmtdo_out(0) => ubmdmtdo_out(0),
      ubrsvdout_out(0) => ubrsvdout_out(0),
      ubtxuart_out(0) => ubtxuart_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_gtwizard_ultrascale_0 is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of eth_10g_0_gtwizard_ultrascale_0 : entity is "gtwizard_ultrascale_0,gtwizard_ultrascale_0_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of eth_10g_0_gtwizard_ultrascale_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_gtwizard_ultrascale_0 : entity is "gtwizard_ultrascale_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of eth_10g_0_gtwizard_ultrascale_0 : entity is "gtwizard_ultrascale_0_gtwizard_top,Vivado 2019.1";
end eth_10g_0_gtwizard_ultrascale_0;

architecture STRUCTURE of eth_10g_0_gtwizard_ultrascale_0 is
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gthtxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gthtxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxclkcorcnt_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2578.125000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "125.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 67;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 3;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 0;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 0;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 4;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 64;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "10.312500";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 4;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 4;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 0;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 64;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "156.250000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 4;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 64;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "10.312500";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 4;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 0;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 64;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
inst: entity work.eth_10g_0_gtwizard_ultrascale_0_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"10000",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => NLW_inst_cplllock_out_UNCONNECTED(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '0',
      cpllpd_in(0) => '1',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '1',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => NLW_inst_dmonitorout_out_UNCONNECTED(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_common_in(0) => '0',
      drpclk_in(0) => '0',
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => NLW_inst_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => '0',
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => NLW_inst_drprdy_out_UNCONNECTED(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => '0',
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => NLW_inst_eyescandataerror_out_UNCONNECTED(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => '0',
      gthrxp_in(0) => '0',
      gthtxn_out(0) => NLW_inst_gthtxn_out_UNCONNECTED(0),
      gthtxp_out(0) => NLW_inst_gthtxp_out_UNCONNECTED(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => gtrefclk00_in(0),
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => '0',
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => gtwiz_reset_clk_freerun_in(0),
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => gtwiz_reset_rx_cdr_stable_out(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => gtwiz_reset_tx_pll_and_datapath_in(0),
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      gtwiz_userclk_rx_reset_in(0) => gtwiz_userclk_rx_reset_in(0),
      gtwiz_userclk_rx_srcclk_out(0) => gtwiz_userclk_rx_srcclk_out(0),
      gtwiz_userclk_rx_usrclk2_out(0) => gtwiz_userclk_rx_usrclk2_out(0),
      gtwiz_userclk_rx_usrclk_out(0) => gtwiz_userclk_rx_usrclk_out(0),
      gtwiz_userclk_tx_active_in(0) => '0',
      gtwiz_userclk_tx_active_out(0) => gtwiz_userclk_tx_active_out(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userclk_tx_srcclk_out(0) => gtwiz_userclk_tx_srcclk_out(0),
      gtwiz_userclk_tx_usrclk2_out(0) => gtwiz_userclk_tx_usrclk2_out(0),
      gtwiz_userclk_tx_usrclk_out(0) => gtwiz_userclk_tx_usrclk_out(0),
      gtwiz_userdata_rx_out(63 downto 0) => gtwiz_userdata_rx_out(63 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      gtyrxn_in(0) => gtyrxn_in(0),
      gtyrxp_in(0) => gtyrxp_in(0),
      gtytxn_out(0) => gtytxn_out(0),
      gtytxp_out(0) => gtytxp_out(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => B"000",
      looprsvd_in(0) => '0',
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => qpll0lock_out(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '1',
      qpll0outclk_out(0) => qpll0outclk_out(0),
      qpll0outrefclk_out(0) => qpll0outrefclk_out(0),
      qpll0pd_in(0) => '0',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '0',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => '0',
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2 downto 0) => NLW_inst_rxbufstatus_out_UNCONNECTED(2 downto 0),
      rxbyteisaligned_out(0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_inst_rxbyterealign_out_UNCONNECTED(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => '0',
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => '0',
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => NLW_inst_rxclkcorcnt_out_UNCONNECTED(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => NLW_inst_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '0',
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 0) => NLW_inst_rxctrl0_out_UNCONNECTED(15 downto 0),
      rxctrl1_out(15 downto 0) => NLW_inst_rxctrl1_out_UNCONNECTED(15 downto 0),
      rxctrl2_out(7 downto 0) => NLW_inst_rxctrl2_out_UNCONNECTED(7 downto 0),
      rxctrl3_out(7 downto 0) => NLW_inst_rxctrl3_out_UNCONNECTED(7 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1 downto 0) => rxdatavalid_out(1 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(0) => '0',
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => '0',
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => '0',
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '1',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 0) => rxheader_out(5 downto 0),
      rxheadervalid_out(1 downto 0) => rxheadervalid_out(1 downto 0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => '0',
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => '0',
      rxmonitorout_out(7 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(7 downto 0),
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => NLW_inst_rxoutclk_out_UNCONNECTED(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"101",
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1 downto 0) => B"00",
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '1',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"11",
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_inst_rxprbserr_out_UNCONNECTED(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxprgdivresetdone_out(0) => rxprgdivresetdone_out(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => NLW_inst_rxratedone_out_UNCONNECTED(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => NLW_inst_rxresetdone_out_UNCONNECTED(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => rxstartofseq_out(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"10",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => '0',
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(0) => '0',
      tcongpo_out(0) => NLW_inst_tcongpo_out_UNCONNECTED(0),
      tconpowerup_in(0) => '0',
      tconreset_in(0) => '0',
      tconrsvdin1_in(0) => '0',
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => '0',
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1 downto 0) => NLW_inst_txbufstatus_out_UNCONNECTED(1 downto 0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 0) => B"0000000000000000",
      txctrl1_in(15 downto 0) => B"0000000000000000",
      txctrl2_in(7 downto 0) => B"00000000",
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => B"11000",
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => '0',
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 0) => txheader_in(5 downto 0),
      txinhibit_in(0) => '0',
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"1010000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => NLW_inst_txoutclk_out_UNCONNECTED(0),
      txoutclkfabric_out(0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(0),
      txoutclksel_in(2 downto 0) => B"101",
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '1',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"11",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => txprgdivresetdone_out(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => NLW_inst_txresetdone_out_UNCONNECTED(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"10",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0',
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(15 downto 0) => NLW_inst_ubdaddr_out_UNCONNECTED(15 downto 0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(15 downto 0) => NLW_inst_ubdi_out_UNCONNECTED(15 downto 0),
      ubdo_in(15 downto 0) => B"0000000000000000",
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(1 downto 0) => B"00",
      ubintr_in(1 downto 0) => B"00",
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(3 downto 0) => B"0000",
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0_eth_10g_v1_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_tx_clk : out STD_LOGIC;
    phy_rx_clk : out STD_LOGIC;
    xcvr_qpll0lock_out : out STD_LOGIC;
    xcvr_qpll0outclk_out : out STD_LOGIC;
    xcvr_qpll0outrefclk_out : out STD_LOGIC;
    xcvr_gtpowergood_out : out STD_LOGIC;
    xcvr_txn : out STD_LOGIC;
    xcvr_txp : out STD_LOGIC;
    phy_xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    phy_xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_rx_bad_block : out STD_LOGIC;
    rx_block_lock_reg_reg : out STD_LOGIC;
    phy_rx_sequence_error : out STD_LOGIC;
    phy_rx_high_ber : out STD_LOGIC;
    phy_tx_bad_block : out STD_LOGIC;
    phy_tx_rst : out STD_LOGIC;
    phy_xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xcvr_ctrl_clk : in STD_LOGIC;
    xcvr_ctrl_rst : in STD_LOGIC;
    xcvr_gtrefclk00_in : in STD_LOGIC;
    xcvr_rxn : in STD_LOGIC;
    xcvr_rxp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eth_10g_0_eth_10g_v1_0 : entity is "eth_10g_v1_0";
end eth_10g_0_eth_10g_v1_0;

architecture STRUCTURE of eth_10g_0_eth_10g_v1_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/block_error_count_reg\ : STD_LOGIC;
  signal \eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/p_0_in\ : STD_LOGIC;
  signal gt_reset_rx_done : STD_LOGIC;
  signal gt_reset_tx_done : STD_LOGIC;
  signal gt_rxdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal gt_rxgearboxslip : STD_LOGIC;
  signal gt_rxheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt_txdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal gt_txheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal phy_inst_n_6 : STD_LOGIC;
  signal \^phy_rx_clk\ : STD_LOGIC;
  signal phy_rx_reset_req : STD_LOGIC;
  signal \^phy_tx_clk\ : STD_LOGIC;
  signal rx_reset_sync_inst_n_0 : STD_LOGIC;
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_gtwiz_userclk_rx_active_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_gtwiz_userclk_tx_active_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_rxdatavalid_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_rxheader_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_rxheadervalid_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_rxpmaresetdone_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_rxprgdivresetdone_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_rxstartofseq_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_txpmaresetdone_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xcvr.eth_xcvr_gt_full_inst_txprgdivresetdone_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \xcvr.eth_xcvr_gt_full_inst\ : label is "gtwizard_ultrascale_0,gtwizard_ultrascale_0_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \xcvr.eth_xcvr_gt_full_inst\ : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \xcvr.eth_xcvr_gt_full_inst\ : label is "gtwizard_ultrascale_0_gtwizard_top,Vivado 2019.1";
begin
  Q(0) <= \^q\(0);
  phy_rx_clk <= \^phy_rx_clk\;
  phy_tx_clk <= \^phy_tx_clk\;
phy_inst: entity work.eth_10g_0_eth_phy_10g
     port map (
      CLK => \^phy_rx_clk\,
      Q(0) => \^q\(0),
      SR(0) => \eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/block_error_count_reg\,
      \ber_count_reg_reg[0]\(0) => rx_reset_sync_inst_n_0,
      \encoded_tx_hdr_reg_reg[1]\ => \^phy_tx_clk\,
      gt_rxgearboxslip => gt_rxgearboxslip,
      gtwiz_reset_rx_datapath_in(0) => phy_rx_reset_req,
      gtwiz_userdata_rx_out(63 downto 0) => gt_rxdata(63 downto 0),
      p_0_in => \eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/p_0_in\,
      phy_rx_bad_block => phy_rx_bad_block,
      phy_rx_high_ber => phy_rx_high_ber,
      phy_rx_sequence_error => phy_rx_sequence_error,
      phy_tx_bad_block => phy_tx_bad_block,
      phy_xgmii_rxc(7 downto 0) => phy_xgmii_rxc(7 downto 0),
      phy_xgmii_rxd(63 downto 0) => phy_xgmii_rxd(63 downto 0),
      phy_xgmii_txc(7 downto 0) => phy_xgmii_txc(7 downto 0),
      phy_xgmii_txd(63 downto 0) => phy_xgmii_txd(63 downto 0),
      rx_block_lock_reg_reg => rx_block_lock_reg_reg,
      rxheader_out(1 downto 0) => gt_rxheader(1 downto 0),
      serdes_tx_data(63 downto 0) => gt_txdata(63 downto 0),
      serdes_tx_hdr(1 downto 0) => gt_txheader(1 downto 0),
      \time_count_reg_reg[49]\ => phy_inst_n_6
    );
rx_reset_sync_inst: entity work.eth_10g_0_sync_reset
     port map (
      Q(0) => \^q\(0),
      SR(0) => \eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/block_error_count_reg\,
      \ber_count_reg_reg[0]\ => phy_inst_n_6,
      gtwiz_reset_rx_done_out(0) => gt_reset_rx_done,
      gtwiz_userclk_rx_usrclk2_out(0) => \^phy_rx_clk\,
      p_0_in => \eth_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/p_0_in\,
      \sync_reg_reg[3]_0\(0) => rx_reset_sync_inst_n_0
    );
tx_reset_sync_inst: entity work.eth_10g_0_sync_reset_0
     port map (
      gtwiz_reset_tx_done_out(0) => gt_reset_tx_done,
      gtwiz_userclk_tx_usrclk2_out(0) => \^phy_tx_clk\,
      phy_tx_rst => phy_tx_rst
    );
\xcvr.eth_xcvr_gt_full_inst\: entity work.eth_10g_0_gtwizard_ultrascale_0
     port map (
      gtpowergood_out(0) => xcvr_gtpowergood_out,
      gtrefclk00_in(0) => xcvr_gtrefclk00_in,
      gtwiz_reset_all_in(0) => xcvr_ctrl_rst,
      gtwiz_reset_clk_freerun_in(0) => xcvr_ctrl_clk,
      gtwiz_reset_rx_cdr_stable_out(0) => \NLW_xcvr.eth_xcvr_gt_full_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED\(0),
      gtwiz_reset_rx_datapath_in(0) => phy_rx_reset_req,
      gtwiz_reset_rx_done_out(0) => gt_reset_rx_done,
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gt_reset_tx_done,
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_out(0) => \NLW_xcvr.eth_xcvr_gt_full_inst_gtwiz_userclk_rx_active_out_UNCONNECTED\(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => \NLW_xcvr.eth_xcvr_gt_full_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED\(0),
      gtwiz_userclk_rx_usrclk2_out(0) => \^phy_rx_clk\,
      gtwiz_userclk_rx_usrclk_out(0) => \NLW_xcvr.eth_xcvr_gt_full_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED\(0),
      gtwiz_userclk_tx_active_out(0) => \NLW_xcvr.eth_xcvr_gt_full_inst_gtwiz_userclk_tx_active_out_UNCONNECTED\(0),
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userclk_tx_srcclk_out(0) => \NLW_xcvr.eth_xcvr_gt_full_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED\(0),
      gtwiz_userclk_tx_usrclk2_out(0) => \^phy_tx_clk\,
      gtwiz_userclk_tx_usrclk_out(0) => \NLW_xcvr.eth_xcvr_gt_full_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED\(0),
      gtwiz_userdata_rx_out(63 downto 0) => gt_rxdata(63 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gt_txdata(63 downto 0),
      gtyrxn_in(0) => xcvr_rxn,
      gtyrxp_in(0) => xcvr_rxp,
      gtytxn_out(0) => xcvr_txn,
      gtytxp_out(0) => xcvr_txp,
      qpll0lock_out(0) => xcvr_qpll0lock_out,
      qpll0outclk_out(0) => xcvr_qpll0outclk_out,
      qpll0outrefclk_out(0) => xcvr_qpll0outrefclk_out,
      rxdatavalid_out(1 downto 0) => \NLW_xcvr.eth_xcvr_gt_full_inst_rxdatavalid_out_UNCONNECTED\(1 downto 0),
      rxgearboxslip_in(0) => gt_rxgearboxslip,
      rxheader_out(5 downto 2) => \NLW_xcvr.eth_xcvr_gt_full_inst_rxheader_out_UNCONNECTED\(5 downto 2),
      rxheader_out(1 downto 0) => gt_rxheader(1 downto 0),
      rxheadervalid_out(1 downto 0) => \NLW_xcvr.eth_xcvr_gt_full_inst_rxheadervalid_out_UNCONNECTED\(1 downto 0),
      rxpmaresetdone_out(0) => \NLW_xcvr.eth_xcvr_gt_full_inst_rxpmaresetdone_out_UNCONNECTED\(0),
      rxprgdivresetdone_out(0) => \NLW_xcvr.eth_xcvr_gt_full_inst_rxprgdivresetdone_out_UNCONNECTED\(0),
      rxstartofseq_out(1 downto 0) => \NLW_xcvr.eth_xcvr_gt_full_inst_rxstartofseq_out_UNCONNECTED\(1 downto 0),
      txheader_in(5 downto 2) => B"0000",
      txheader_in(1 downto 0) => gt_txheader(1 downto 0),
      txpmaresetdone_out(0) => \NLW_xcvr.eth_xcvr_gt_full_inst_txpmaresetdone_out_UNCONNECTED\(0),
      txprgdivresetdone_out(0) => \NLW_xcvr.eth_xcvr_gt_full_inst_txprgdivresetdone_out_UNCONNECTED\(0),
      txsequence_in(6 downto 0) => B"0000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eth_10g_0 is
  port (
    xcvr_ctrl_clk : in STD_LOGIC;
    xcvr_ctrl_rst : in STD_LOGIC;
    xcvr_gtpowergood_out : out STD_LOGIC;
    xcvr_gtrefclk00_in : in STD_LOGIC;
    xcvr_qpll0lock_out : out STD_LOGIC;
    xcvr_qpll0outclk_out : out STD_LOGIC;
    xcvr_qpll0outrefclk_out : out STD_LOGIC;
    xcvr_qpll0lock_in : in STD_LOGIC;
    xcvr_qpll0reset_out : out STD_LOGIC;
    xcvr_qpll0clk_in : in STD_LOGIC;
    xcvr_qpll0refclk_in : in STD_LOGIC;
    xcvr_txp : out STD_LOGIC;
    xcvr_txn : out STD_LOGIC;
    xcvr_rxp : in STD_LOGIC;
    xcvr_rxn : in STD_LOGIC;
    phy_tx_clk : out STD_LOGIC;
    phy_tx_rst : out STD_LOGIC;
    phy_xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    phy_xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_rx_clk : out STD_LOGIC;
    phy_rx_rst : out STD_LOGIC;
    phy_xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    phy_xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_tx_bad_block : out STD_LOGIC;
    phy_rx_error_count : out STD_LOGIC_VECTOR ( 6 downto 0 );
    phy_rx_bad_block : out STD_LOGIC;
    phy_rx_sequence_error : out STD_LOGIC;
    phy_rx_block_lock : out STD_LOGIC;
    phy_rx_high_ber : out STD_LOGIC;
    phy_tx_prbs31_enable : in STD_LOGIC;
    phy_rx_prbs31_enable : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of eth_10g_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of eth_10g_0 : entity is "eth_10g_0,eth_10g_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of eth_10g_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of eth_10g_0 : entity is "eth_10g_v1_0,Vivado 2019.1";
end eth_10g_0;

architecture STRUCTURE of eth_10g_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of phy_rx_clk : signal is "xilinx.com:signal:clock:1.0 phy_rx_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of phy_rx_clk : signal is "XIL_INTERFACENAME phy_rx_clk, ASSOCIATED_RESET phy_rx_rst, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of phy_rx_rst : signal is "xilinx.com:signal:reset:1.0 phy_rx_rst RST";
  attribute X_INTERFACE_PARAMETER of phy_rx_rst : signal is "XIL_INTERFACENAME phy_rx_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of phy_tx_clk : signal is "xilinx.com:signal:clock:1.0 phy_tx_clk CLK";
  attribute X_INTERFACE_PARAMETER of phy_tx_clk : signal is "XIL_INTERFACENAME phy_tx_clk, ASSOCIATED_RESET phy_tx_rst, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of phy_tx_rst : signal is "xilinx.com:signal:reset:1.0 phy_tx_rst RST";
  attribute X_INTERFACE_PARAMETER of phy_tx_rst : signal is "XIL_INTERFACENAME phy_tx_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of xcvr_ctrl_clk : signal is "xilinx.com:signal:clock:1.0 xcvr_ctrl_clk CLK";
  attribute X_INTERFACE_PARAMETER of xcvr_ctrl_clk : signal is "XIL_INTERFACENAME xcvr_ctrl_clk, ASSOCIATED_RESET xcvr_ctrl_rst, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of xcvr_ctrl_rst : signal is "xilinx.com:signal:reset:1.0 xcvr_ctrl_rst RST";
  attribute X_INTERFACE_PARAMETER of xcvr_ctrl_rst : signal is "XIL_INTERFACENAME xcvr_ctrl_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  phy_rx_error_count(6) <= \<const0>\;
  phy_rx_error_count(5) <= \<const0>\;
  phy_rx_error_count(4) <= \<const0>\;
  phy_rx_error_count(3) <= \<const0>\;
  phy_rx_error_count(2) <= \<const0>\;
  phy_rx_error_count(1) <= \<const0>\;
  phy_rx_error_count(0) <= \<const0>\;
  xcvr_qpll0reset_out <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.eth_10g_0_eth_10g_v1_0
     port map (
      Q(0) => phy_rx_rst,
      phy_rx_bad_block => phy_rx_bad_block,
      phy_rx_clk => phy_rx_clk,
      phy_rx_high_ber => phy_rx_high_ber,
      phy_rx_sequence_error => phy_rx_sequence_error,
      phy_tx_bad_block => phy_tx_bad_block,
      phy_tx_clk => phy_tx_clk,
      phy_tx_rst => phy_tx_rst,
      phy_xgmii_rxc(7 downto 0) => phy_xgmii_rxc(7 downto 0),
      phy_xgmii_rxd(63 downto 0) => phy_xgmii_rxd(63 downto 0),
      phy_xgmii_txc(7 downto 0) => phy_xgmii_txc(7 downto 0),
      phy_xgmii_txd(63 downto 0) => phy_xgmii_txd(63 downto 0),
      rx_block_lock_reg_reg => phy_rx_block_lock,
      xcvr_ctrl_clk => xcvr_ctrl_clk,
      xcvr_ctrl_rst => xcvr_ctrl_rst,
      xcvr_gtpowergood_out => xcvr_gtpowergood_out,
      xcvr_gtrefclk00_in => xcvr_gtrefclk00_in,
      xcvr_qpll0lock_out => xcvr_qpll0lock_out,
      xcvr_qpll0outclk_out => xcvr_qpll0outclk_out,
      xcvr_qpll0outrefclk_out => xcvr_qpll0outrefclk_out,
      xcvr_rxn => xcvr_rxn,
      xcvr_rxp => xcvr_rxp,
      xcvr_txn => xcvr_txn,
      xcvr_txp => xcvr_txp
    );
end STRUCTURE;
