
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/pa.fromNetlist.tcl
# create_project -name cpu_project -dir "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/planAhead_run_4" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/main.ucf' to fileset 'constrs_1'
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design main.ngc ...
WARNING:NetListWriters:298 - No output is written to main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus cpu_instance/DataA<11 : 0> on block main
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/EX_MEM_DataS_in<12 : 0> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/EX_MEM_DataS_out<15 : 0> on
   block main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus cpu_instance/ID_EX_Immediate_out<15 : 0>
   on block main is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file main.edif ...
ngc2edif: Total memory usage is 86472 kilobytes

Parsing EDIF File [./planAhead_run_4/cpu_project.data/cache/main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/cpu_project.data/cache/main_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'main' is not ideal for floorplanning, since the cellview 'main' defined in file 'main.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/Tsinghua/Autumn2018/computer/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/main.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'started_debug' [D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/main.ucf:141]
Finished Parsing UCF File [D:/Tsinghua/Autumn2018/computer/PipelinedMIPS16e/cpu_project/main.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 9e798b51
link_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 528.438 ; gain = 73.879
startgroup
set_property package_pin C7 [get_ports started]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Nov 30 23:20:27 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
