# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../aes_test.srcs/sim_1/imports/verilog/AESL_automem_RoundKey.v" \
"../../../../aes_test.srcs/sim_1/imports/verilog/AESL_automem_state.v" \
"../../../../aes_test.srcs/sources_1/imports/verilog/AddRoundKey.v" \
"../../../../aes_test.srcs/sources_1/imports/verilog/Cipher.v" \
"../../../../aes_test.srcs/sources_1/imports/verilog/SubBytes.v" \
"../../../../aes_test.srcs/sources_1/imports/verilog/SubBytes_sbox.v" \
"../../../../aes_test.srcs/sources_1/imports/tiny-AES-c/Cipher.autotb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
