module top_module(
    output reg one = 1'b1);
endmodule
