Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sat Dec  9 06:36:22 2017
| Host         : DESKTOP-777TLCU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -warn_on_violation -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 182 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: xvga1/vsync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 460 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.577        0.000                      0                   68        0.133        0.000                      0                   68        3.000        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK65/inst/clk_in1    {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK65/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.577        0.000                      0                   68        0.133        0.000                      0                   68        7.192        0.000                       0                    39  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK65/inst/clk_in1
  To Clock:  CLK65/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK65/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK65/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.641ns  (logic 10.149ns (69.317%)  route 4.492ns (30.683%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.634     1.636    xvga1/bbstub_clk_out1
    SLICE_X11Y101        FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456     2.092 r  xvga1/vcount_reg[1]/Q
                         net (fo=12, routed)          0.580     2.672    xvga1/vcount_reg[9]_0[1]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.796 r  xvga1/pixel4_carry_i_3/O
                         net (fo=1, routed)           0.000     2.796    gm/ball/S[1]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.346 r  gm/ball/pixel4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    gm/ball/pixel4_carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.460 r  gm/ball/pixel4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.460    gm/ball/pixel4_carry__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.794 r  gm/ball/pixel4_carry__1/O[1]
                         net (fo=4, routed)           0.698     4.492    gm/ball/pixel4_carry__1_n_6
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.707 r  gm/ball/pixel3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.709    gm/ball/pixel3__0_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.227 r  gm/ball/pixel3__1/P[0]
                         net (fo=2, routed)           0.861    11.088    gm/ball/pixel3__1_n_105
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124    11.212 r  gm/ball/pixel3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.212    gm/ball/pixel3_carry_i_3_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.745 r  gm/ball/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.745    gm/ball/pixel3_carry_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  gm/ball/pixel3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    gm/ball/pixel3_carry__0_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.185 r  gm/ball/pixel3_carry__1/O[1]
                         net (fo=1, routed)           0.678    12.863    gm/ball/pixel3_carry__1_n_6
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.306    13.169 r  gm/ball/pixel2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.169    gm/ball/pixel2_carry__5_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.719 r  gm/ball/pixel2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.719    gm/ball/pixel2_carry__5_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.053 f  gm/ball/pixel2_carry__6/O[1]
                         net (fo=1, routed)           0.960    15.013    gm/ball/pixel2[29]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.303    15.316 r  gm/ball/rgb[10]_i_5/O
                         net (fo=1, routed)           0.154    15.470    gm/ball/rgb[10]_i_5_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.594 r  gm/ball/rgb[10]_i_3/O
                         net (fo=7, routed)           0.560    16.153    xvga1/hcount_reg[6]_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I5_O)        0.124    16.277 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    16.277    xvga1_n_25
    SLICE_X14Y95         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.521    16.909    CLK65MHZ
    SLICE_X14Y95         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism             -0.001    16.908    
                         clock uncertainty           -0.132    16.776    
    SLICE_X14Y95         FDRE (Setup_fdre_C_D)        0.079    16.855    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         16.855    
                         arrival time                         -16.277    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.632ns  (logic 10.149ns (69.360%)  route 4.483ns (30.640%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.634     1.636    xvga1/bbstub_clk_out1
    SLICE_X11Y101        FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456     2.092 r  xvga1/vcount_reg[1]/Q
                         net (fo=12, routed)          0.580     2.672    xvga1/vcount_reg[9]_0[1]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.796 r  xvga1/pixel4_carry_i_3/O
                         net (fo=1, routed)           0.000     2.796    gm/ball/S[1]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.346 r  gm/ball/pixel4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    gm/ball/pixel4_carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.460 r  gm/ball/pixel4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.460    gm/ball/pixel4_carry__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.794 r  gm/ball/pixel4_carry__1/O[1]
                         net (fo=4, routed)           0.698     4.492    gm/ball/pixel4_carry__1_n_6
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.707 r  gm/ball/pixel3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.709    gm/ball/pixel3__0_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.227 r  gm/ball/pixel3__1/P[0]
                         net (fo=2, routed)           0.861    11.088    gm/ball/pixel3__1_n_105
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124    11.212 r  gm/ball/pixel3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.212    gm/ball/pixel3_carry_i_3_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.745 r  gm/ball/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.745    gm/ball/pixel3_carry_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  gm/ball/pixel3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    gm/ball/pixel3_carry__0_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.185 r  gm/ball/pixel3_carry__1/O[1]
                         net (fo=1, routed)           0.678    12.863    gm/ball/pixel3_carry__1_n_6
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.306    13.169 r  gm/ball/pixel2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.169    gm/ball/pixel2_carry__5_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.719 r  gm/ball/pixel2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.719    gm/ball/pixel2_carry__5_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.053 f  gm/ball/pixel2_carry__6/O[1]
                         net (fo=1, routed)           0.960    15.013    gm/ball/pixel2[29]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.303    15.316 r  gm/ball/rgb[10]_i_5/O
                         net (fo=1, routed)           0.154    15.470    gm/ball/rgb[10]_i_5_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.594 r  gm/ball/rgb[10]_i_3/O
                         net (fo=7, routed)           0.551    16.144    xvga1/hcount_reg[6]_0
    SLICE_X14Y95         LUT5 (Prop_lut5_I4_O)        0.124    16.268 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    16.268    xvga1_n_24
    SLICE_X14Y95         FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.521    16.909    CLK65MHZ
    SLICE_X14Y95         FDRE                                         r  rgb_reg[10]/C
                         clock pessimism             -0.001    16.908    
                         clock uncertainty           -0.132    16.776    
    SLICE_X14Y95         FDRE (Setup_fdre_C_D)        0.079    16.855    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         16.855    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.528ns  (logic 10.149ns (69.861%)  route 4.379ns (30.139%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.634     1.636    xvga1/bbstub_clk_out1
    SLICE_X11Y101        FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456     2.092 r  xvga1/vcount_reg[1]/Q
                         net (fo=12, routed)          0.580     2.672    xvga1/vcount_reg[9]_0[1]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.796 r  xvga1/pixel4_carry_i_3/O
                         net (fo=1, routed)           0.000     2.796    gm/ball/S[1]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.346 r  gm/ball/pixel4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    gm/ball/pixel4_carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.460 r  gm/ball/pixel4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.460    gm/ball/pixel4_carry__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.794 r  gm/ball/pixel4_carry__1/O[1]
                         net (fo=4, routed)           0.698     4.492    gm/ball/pixel4_carry__1_n_6
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.707 r  gm/ball/pixel3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.709    gm/ball/pixel3__0_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.227 r  gm/ball/pixel3__1/P[0]
                         net (fo=2, routed)           0.861    11.088    gm/ball/pixel3__1_n_105
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124    11.212 r  gm/ball/pixel3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.212    gm/ball/pixel3_carry_i_3_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.745 r  gm/ball/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.745    gm/ball/pixel3_carry_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  gm/ball/pixel3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    gm/ball/pixel3_carry__0_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.185 r  gm/ball/pixel3_carry__1/O[1]
                         net (fo=1, routed)           0.678    12.863    gm/ball/pixel3_carry__1_n_6
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.306    13.169 r  gm/ball/pixel2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.169    gm/ball/pixel2_carry__5_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.719 r  gm/ball/pixel2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.719    gm/ball/pixel2_carry__5_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.053 f  gm/ball/pixel2_carry__6/O[1]
                         net (fo=1, routed)           0.960    15.013    gm/ball/pixel2[29]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.303    15.316 r  gm/ball/rgb[10]_i_5/O
                         net (fo=1, routed)           0.154    15.470    gm/ball/rgb[10]_i_5_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.594 r  gm/ball/rgb[10]_i_3/O
                         net (fo=7, routed)           0.446    16.040    xvga1/hcount_reg[6]_0
    SLICE_X15Y94         LUT3 (Prop_lut3_I2_O)        0.124    16.164 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    16.164    xvga1_n_34
    SLICE_X15Y94         FDRE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.521    16.909    CLK65MHZ
    SLICE_X15Y94         FDRE                                         r  rgb_reg[0]/C
                         clock pessimism             -0.001    16.908    
                         clock uncertainty           -0.132    16.776    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.031    16.807    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         16.807    
                         arrival time                         -16.164    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.527ns  (logic 10.149ns (69.865%)  route 4.378ns (30.135%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.634     1.636    xvga1/bbstub_clk_out1
    SLICE_X11Y101        FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456     2.092 r  xvga1/vcount_reg[1]/Q
                         net (fo=12, routed)          0.580     2.672    xvga1/vcount_reg[9]_0[1]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.796 r  xvga1/pixel4_carry_i_3/O
                         net (fo=1, routed)           0.000     2.796    gm/ball/S[1]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.346 r  gm/ball/pixel4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    gm/ball/pixel4_carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.460 r  gm/ball/pixel4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.460    gm/ball/pixel4_carry__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.794 r  gm/ball/pixel4_carry__1/O[1]
                         net (fo=4, routed)           0.698     4.492    gm/ball/pixel4_carry__1_n_6
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.707 r  gm/ball/pixel3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.709    gm/ball/pixel3__0_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.227 r  gm/ball/pixel3__1/P[0]
                         net (fo=2, routed)           0.861    11.088    gm/ball/pixel3__1_n_105
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124    11.212 r  gm/ball/pixel3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.212    gm/ball/pixel3_carry_i_3_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.745 r  gm/ball/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.745    gm/ball/pixel3_carry_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  gm/ball/pixel3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    gm/ball/pixel3_carry__0_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.185 r  gm/ball/pixel3_carry__1/O[1]
                         net (fo=1, routed)           0.678    12.863    gm/ball/pixel3_carry__1_n_6
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.306    13.169 r  gm/ball/pixel2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.169    gm/ball/pixel2_carry__5_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.719 r  gm/ball/pixel2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.719    gm/ball/pixel2_carry__5_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.053 f  gm/ball/pixel2_carry__6/O[1]
                         net (fo=1, routed)           0.960    15.013    gm/ball/pixel2[29]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.303    15.316 r  gm/ball/rgb[10]_i_5/O
                         net (fo=1, routed)           0.154    15.470    gm/ball/rgb[10]_i_5_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.594 r  gm/ball/rgb[10]_i_3/O
                         net (fo=7, routed)           0.445    16.039    xvga1/hcount_reg[6]_0
    SLICE_X15Y94         LUT3 (Prop_lut3_I2_O)        0.124    16.163 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    16.163    xvga1_n_32
    SLICE_X15Y94         FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.521    16.909    CLK65MHZ
    SLICE_X15Y94         FDRE                                         r  rgb_reg[2]/C
                         clock pessimism             -0.001    16.908    
                         clock uncertainty           -0.132    16.776    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.032    16.808    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         16.808    
                         arrival time                         -16.163    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.524ns  (logic 10.145ns (69.852%)  route 4.379ns (30.148%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.634     1.636    xvga1/bbstub_clk_out1
    SLICE_X11Y101        FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456     2.092 r  xvga1/vcount_reg[1]/Q
                         net (fo=12, routed)          0.580     2.672    xvga1/vcount_reg[9]_0[1]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.796 r  xvga1/pixel4_carry_i_3/O
                         net (fo=1, routed)           0.000     2.796    gm/ball/S[1]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.346 r  gm/ball/pixel4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    gm/ball/pixel4_carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.460 r  gm/ball/pixel4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.460    gm/ball/pixel4_carry__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.794 r  gm/ball/pixel4_carry__1/O[1]
                         net (fo=4, routed)           0.698     4.492    gm/ball/pixel4_carry__1_n_6
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.707 r  gm/ball/pixel3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.709    gm/ball/pixel3__0_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.227 r  gm/ball/pixel3__1/P[0]
                         net (fo=2, routed)           0.861    11.088    gm/ball/pixel3__1_n_105
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124    11.212 r  gm/ball/pixel3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.212    gm/ball/pixel3_carry_i_3_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.745 r  gm/ball/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.745    gm/ball/pixel3_carry_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  gm/ball/pixel3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    gm/ball/pixel3_carry__0_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.185 r  gm/ball/pixel3_carry__1/O[1]
                         net (fo=1, routed)           0.678    12.863    gm/ball/pixel3_carry__1_n_6
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.306    13.169 r  gm/ball/pixel2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.169    gm/ball/pixel2_carry__5_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.719 r  gm/ball/pixel2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.719    gm/ball/pixel2_carry__5_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.053 f  gm/ball/pixel2_carry__6/O[1]
                         net (fo=1, routed)           0.960    15.013    gm/ball/pixel2[29]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.303    15.316 r  gm/ball/rgb[10]_i_5/O
                         net (fo=1, routed)           0.154    15.470    gm/ball/rgb[10]_i_5_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.594 r  gm/ball/rgb[10]_i_3/O
                         net (fo=7, routed)           0.446    16.040    xvga1/hcount_reg[6]_0
    SLICE_X15Y94         LUT4 (Prop_lut4_I3_O)        0.120    16.160 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    16.160    xvga1_n_26
    SLICE_X15Y94         FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.521    16.909    CLK65MHZ
    SLICE_X15Y94         FDRE                                         r  rgb_reg[8]/C
                         clock pessimism             -0.001    16.908    
                         clock uncertainty           -0.132    16.776    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.075    16.851    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         16.851    
                         arrival time                         -16.160    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.520ns  (logic 10.142ns (69.851%)  route 4.378ns (30.149%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.634     1.636    xvga1/bbstub_clk_out1
    SLICE_X11Y101        FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456     2.092 r  xvga1/vcount_reg[1]/Q
                         net (fo=12, routed)          0.580     2.672    xvga1/vcount_reg[9]_0[1]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.796 r  xvga1/pixel4_carry_i_3/O
                         net (fo=1, routed)           0.000     2.796    gm/ball/S[1]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.346 r  gm/ball/pixel4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    gm/ball/pixel4_carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.460 r  gm/ball/pixel4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.460    gm/ball/pixel4_carry__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.794 r  gm/ball/pixel4_carry__1/O[1]
                         net (fo=4, routed)           0.698     4.492    gm/ball/pixel4_carry__1_n_6
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.707 r  gm/ball/pixel3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.709    gm/ball/pixel3__0_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.227 r  gm/ball/pixel3__1/P[0]
                         net (fo=2, routed)           0.861    11.088    gm/ball/pixel3__1_n_105
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124    11.212 r  gm/ball/pixel3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.212    gm/ball/pixel3_carry_i_3_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.745 r  gm/ball/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.745    gm/ball/pixel3_carry_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  gm/ball/pixel3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    gm/ball/pixel3_carry__0_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.185 r  gm/ball/pixel3_carry__1/O[1]
                         net (fo=1, routed)           0.678    12.863    gm/ball/pixel3_carry__1_n_6
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.306    13.169 r  gm/ball/pixel2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.169    gm/ball/pixel2_carry__5_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.719 r  gm/ball/pixel2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.719    gm/ball/pixel2_carry__5_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.053 f  gm/ball/pixel2_carry__6/O[1]
                         net (fo=1, routed)           0.960    15.013    gm/ball/pixel2[29]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.303    15.316 r  gm/ball/rgb[10]_i_5/O
                         net (fo=1, routed)           0.154    15.470    gm/ball/rgb[10]_i_5_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.594 r  gm/ball/rgb[10]_i_3/O
                         net (fo=7, routed)           0.445    16.039    xvga1/hcount_reg[6]_0
    SLICE_X15Y94         LUT3 (Prop_lut3_I2_O)        0.117    16.156 r  xvga1/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    16.156    xvga1_n_28
    SLICE_X15Y94         FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.521    16.909    CLK65MHZ
    SLICE_X15Y94         FDRE                                         r  rgb_reg[6]/C
                         clock pessimism             -0.001    16.908    
                         clock uncertainty           -0.132    16.776    
    SLICE_X15Y94         FDRE (Setup_fdre_C_D)        0.075    16.851    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         16.851    
                         arrival time                         -16.156    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.470ns  (logic 10.149ns (70.139%)  route 4.321ns (29.861%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 16.909 - 15.385 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.634     1.636    xvga1/bbstub_clk_out1
    SLICE_X11Y101        FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456     2.092 r  xvga1/vcount_reg[1]/Q
                         net (fo=12, routed)          0.580     2.672    xvga1/vcount_reg[9]_0[1]
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.796 r  xvga1/pixel4_carry_i_3/O
                         net (fo=1, routed)           0.000     2.796    gm/ball/S[1]
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.346 r  gm/ball/pixel4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.346    gm/ball/pixel4_carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.460 r  gm/ball/pixel4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.460    gm/ball/pixel4_carry__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.794 r  gm/ball/pixel4_carry__1/O[1]
                         net (fo=4, routed)           0.698     4.492    gm/ball/pixel4_carry__1_n_6
    DSP48_X0Y41          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     8.707 r  gm/ball/pixel3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.709    gm/ball/pixel3__0_n_106
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.227 r  gm/ball/pixel3__1/P[0]
                         net (fo=2, routed)           0.861    11.088    gm/ball/pixel3__1_n_105
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124    11.212 r  gm/ball/pixel3_carry_i_3/O
                         net (fo=1, routed)           0.000    11.212    gm/ball/pixel3_carry_i_3_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.745 r  gm/ball/pixel3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.745    gm/ball/pixel3_carry_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.862 r  gm/ball/pixel3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    gm/ball/pixel3_carry__0_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.185 r  gm/ball/pixel3_carry__1/O[1]
                         net (fo=1, routed)           0.678    12.863    gm/ball/pixel3_carry__1_n_6
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.306    13.169 r  gm/ball/pixel2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.169    gm/ball/pixel2_carry__5_i_3_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.719 r  gm/ball/pixel2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.719    gm/ball/pixel2_carry__5_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.053 f  gm/ball/pixel2_carry__6/O[1]
                         net (fo=1, routed)           0.960    15.013    gm/ball/pixel2[29]
    SLICE_X15Y95         LUT6 (Prop_lut6_I1_O)        0.303    15.316 r  gm/ball/rgb[10]_i_5/O
                         net (fo=1, routed)           0.154    15.470    gm/ball/rgb[10]_i_5_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.594 r  gm/ball/rgb[10]_i_3/O
                         net (fo=7, routed)           0.388    15.982    xvga1/hcount_reg[6]_0
    SLICE_X14Y95         LUT3 (Prop_lut3_I2_O)        0.124    16.106 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    16.106    xvga1_n_31
    SLICE_X14Y95         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.521    16.909    CLK65MHZ
    SLICE_X14Y95         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism             -0.001    16.908    
                         clock uncertainty           -0.132    16.776    
    SLICE_X14Y95         FDRE (Setup_fdre_C_D)        0.077    16.853    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         16.853    
                         arrival time                         -16.106    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             9.776ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.320ns (24.564%)  route 4.054ns (75.436%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 16.899 - 15.385 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.643     1.645    xvga1/bbstub_clk_out1
    SLICE_X11Y90         FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.419     2.064 f  xvga1/hcount_reg[1]/Q
                         net (fo=12, routed)          1.192     3.256    xvga1/Q[1]
    SLICE_X14Y94         LUT6 (Prop_lut6_I1_O)        0.299     3.555 r  xvga1/hcount[10]_i_3/O
                         net (fo=1, routed)           0.452     4.007    xvga1/hcount[10]_i_3_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I5_O)        0.124     4.131 f  xvga1/hcount[10]_i_1/O
                         net (fo=24, routed)          1.681     5.812    xvga1/hreset
    SLICE_X9Y101         LUT4 (Prop_lut4_I2_O)        0.152     5.964 f  xvga1/vsync_i_3/O
                         net (fo=1, routed)           0.729     6.693    xvga1/vsyncon__11
    SLICE_X9Y100         LUT6 (Prop_lut6_I5_O)        0.326     7.019 r  xvga1/vsync_i_1/O
                         net (fo=1, routed)           0.000     7.019    xvga1/vsync_i_1_n_0
    SLICE_X9Y100         FDRE                                         r  xvga1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.512    16.899    xvga1/bbstub_clk_out1
    SLICE_X9Y100         FDRE                                         r  xvga1/vsync_reg/C
                         clock pessimism             -0.001    16.898    
                         clock uncertainty           -0.132    16.766    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)        0.029    16.795    xvga1/vsync_reg
  -------------------------------------------------------------------
                         required time                         16.795    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                  9.776    

Slack (MET) :             9.901ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.966ns (20.570%)  route 3.730ns (79.430%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 16.899 - 15.385 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.643     1.645    xvga1/bbstub_clk_out1
    SLICE_X11Y90         FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  xvga1/hcount_reg[1]/Q
                         net (fo=12, routed)          1.192     3.256    xvga1/Q[1]
    SLICE_X14Y94         LUT6 (Prop_lut6_I1_O)        0.299     3.555 f  xvga1/hcount[10]_i_3/O
                         net (fo=1, routed)           0.452     4.007    xvga1/hcount[10]_i_3_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I5_O)        0.124     4.131 r  xvga1/hcount[10]_i_1/O
                         net (fo=24, routed)          1.298     5.429    xvga1/hreset
    SLICE_X10Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.553 r  xvga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.788     6.341    xvga1/vcount0
    SLICE_X12Y100        FDRE                                         r  xvga1/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.512    16.899    xvga1/bbstub_clk_out1
    SLICE_X12Y100        FDRE                                         r  xvga1/vcount_reg[7]/C
                         clock pessimism             -0.001    16.898    
                         clock uncertainty           -0.132    16.766    
    SLICE_X12Y100        FDRE (Setup_fdre_C_R)       -0.524    16.242    xvga1/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         16.242    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  9.901    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.966ns (20.969%)  route 3.641ns (79.031%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 16.899 - 15.385 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.809     1.809    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.643     1.645    xvga1/bbstub_clk_out1
    SLICE_X11Y90         FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.419     2.064 r  xvga1/hcount_reg[1]/Q
                         net (fo=12, routed)          1.192     3.256    xvga1/Q[1]
    SLICE_X14Y94         LUT6 (Prop_lut6_I1_O)        0.299     3.555 f  xvga1/hcount[10]_i_3/O
                         net (fo=1, routed)           0.452     4.007    xvga1/hcount[10]_i_3_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I5_O)        0.124     4.131 r  xvga1/hcount[10]_i_1/O
                         net (fo=24, routed)          1.298     5.429    xvga1/hreset
    SLICE_X10Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.553 r  xvga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.699     6.252    xvga1/vcount0
    SLICE_X13Y101        FDRE                                         r  xvga1/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.683    17.068    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          1.512    16.899    xvga1/bbstub_clk_out1
    SLICE_X13Y101        FDRE                                         r  xvga1/vcount_reg[6]/C
                         clock pessimism             -0.001    16.898    
                         clock uncertainty           -0.132    16.766    
    SLICE_X13Y101        FDRE (Setup_fdre_C_R)       -0.429    16.337    xvga1/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         16.337    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                 10.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xvga1/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.573     0.575    xvga1/bbstub_clk_out1
    SLICE_X11Y95         FDRE                                         r  xvga1/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  xvga1/hsync_reg/Q
                         net (fo=2, routed)           0.067     0.783    hsync
    SLICE_X11Y95         FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.844     0.846    CLK65MHZ
    SLICE_X11Y95         FDRE                                         r  hs_reg/C
                         clock pessimism             -0.271     0.575    
    SLICE_X11Y95         FDRE (Hold_fdre_C_D)         0.075     0.650    hs_reg
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.821%)  route 0.169ns (47.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.572     0.574    xvga1/bbstub_clk_out1
    SLICE_X11Y101        FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141     0.715 r  xvga1/vcount_reg[1]/Q
                         net (fo=12, routed)          0.169     0.884    xvga1/vcount_reg[9]_0[1]
    SLICE_X10Y101        LUT5 (Prop_lut5_I2_O)        0.048     0.932 r  xvga1/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.932    xvga1/p_0_in__0[4]
    SLICE_X10Y101        FDRE                                         r  xvga1/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.843     0.845    xvga1/bbstub_clk_out1
    SLICE_X10Y101        FDRE                                         r  xvga1/vcount_reg[4]/C
                         clock pessimism             -0.258     0.587    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.131     0.718    xvga1/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.422%)  route 0.169ns (47.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.572     0.574    xvga1/bbstub_clk_out1
    SLICE_X11Y101        FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141     0.715 r  xvga1/vcount_reg[1]/Q
                         net (fo=12, routed)          0.169     0.884    xvga1/vcount_reg[9]_0[1]
    SLICE_X10Y101        LUT4 (Prop_lut4_I0_O)        0.045     0.929 r  xvga1/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.929    xvga1/p_0_in__0[3]
    SLICE_X10Y101        FDRE                                         r  xvga1/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.843     0.845    xvga1/bbstub_clk_out1
    SLICE_X10Y101        FDRE                                         r  xvga1/vcount_reg[3]/C
                         clock pessimism             -0.258     0.587    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.120     0.707    xvga1/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.780%)  route 0.188ns (50.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.572     0.574    xvga1/bbstub_clk_out1
    SLICE_X11Y101        FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141     0.715 r  xvga1/vcount_reg[2]/Q
                         net (fo=11, routed)          0.188     0.902    xvga1/vcount_reg[9]_0[2]
    SLICE_X10Y101        LUT6 (Prop_lut6_I3_O)        0.045     0.947 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.947    xvga1/p_0_in__0[5]
    SLICE_X10Y101        FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.843     0.845    xvga1/bbstub_clk_out1
    SLICE_X10Y101        FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism             -0.258     0.587    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.121     0.708    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.585%)  route 0.118ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.573     0.575    xvga1/bbstub_clk_out1
    SLICE_X14Y93         FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.148     0.723 r  xvga1/hcount_reg[4]/Q
                         net (fo=11, routed)          0.118     0.841    xvga1/Q[4]
    SLICE_X14Y93         LUT6 (Prop_lut6_I4_O)        0.098     0.939 r  xvga1/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.939    xvga1/p_0_in[5]
    SLICE_X14Y93         FDRE                                         r  xvga1/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.844     0.846    xvga1/bbstub_clk_out1
    SLICE_X14Y93         FDRE                                         r  xvga1/hcount_reg[5]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.121     0.696    xvga1/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.608%)  route 0.163ns (43.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.572     0.574    xvga1/bbstub_clk_out1
    SLICE_X12Y100        FDRE                                         r  xvga1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164     0.738 r  xvga1/vcount_reg[7]/Q
                         net (fo=12, routed)          0.163     0.900    xvga1/vcount_reg[9]_0[7]
    SLICE_X13Y101        LUT5 (Prop_lut5_I0_O)        0.048     0.948 r  xvga1/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.948    xvga1/p_0_in__0[9]
    SLICE_X13Y101        FDRE                                         r  xvga1/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.843     0.845    xvga1/bbstub_clk_out1
    SLICE_X13Y101        FDRE                                         r  xvga1/vcount_reg[9]/C
                         clock pessimism             -0.255     0.590    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.107     0.697    xvga1/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.417%)  route 0.436ns (67.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.572     0.574    xvga1/bbstub_clk_out1
    SLICE_X12Y100        FDRE                                         r  xvga1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164     0.738 r  xvga1/vcount_reg[7]/Q
                         net (fo=12, routed)          0.436     1.173    xvga1/vcount_reg[9]_0[7]
    SLICE_X14Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.218 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000     1.218    xvga1_n_25
    SLICE_X14Y95         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.844     0.846    CLK65MHZ
    SLICE_X14Y95         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.000     0.846    
    SLICE_X14Y95         FDRE (Hold_fdre_C_D)         0.121     0.967    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.573     0.575    xvga1/bbstub_clk_out1
    SLICE_X10Y94         FDRE                                         r  xvga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.164     0.739 r  xvga1/hcount_reg[2]/Q
                         net (fo=12, routed)          0.187     0.926    xvga1/Q[2]
    SLICE_X10Y94         LUT3 (Prop_lut3_I2_O)        0.043     0.969 r  xvga1/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.969    xvga1/hcount[2]_i_1_n_0
    SLICE_X10Y94         FDRE                                         r  xvga1/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.844     0.846    xvga1/bbstub_clk_out1
    SLICE_X10Y94         FDRE                                         r  xvga1/hcount_reg[2]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.133     0.708    xvga1/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.573     0.575    xvga1/bbstub_clk_out1
    SLICE_X12Y94         FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.164     0.739 r  xvga1/hcount_reg[7]/Q
                         net (fo=14, routed)          0.186     0.925    xvga1/Q[7]
    SLICE_X12Y94         LUT5 (Prop_lut5_I0_O)        0.043     0.968 r  xvga1/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.968    xvga1/p_0_in[9]
    SLICE_X12Y94         FDRE                                         r  xvga1/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.844     0.846    xvga1/bbstub_clk_out1
    SLICE_X12Y94         FDRE                                         r  xvga1/hcount_reg[9]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.131     0.706    xvga1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.258%)  route 0.163ns (43.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.624     0.624    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.572     0.574    xvga1/bbstub_clk_out1
    SLICE_X12Y100        FDRE                                         r  xvga1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164     0.738 r  xvga1/vcount_reg[7]/Q
                         net (fo=12, routed)          0.163     0.900    xvga1/vcount_reg[9]_0[7]
    SLICE_X13Y101        LUT4 (Prop_lut4_I2_O)        0.045     0.945 r  xvga1/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.945    xvga1/p_0_in__0[8]
    SLICE_X13Y101        FDRE                                         r  xvga1/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.898     0.898    CLK65/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  CLK65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    CLK65/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  CLK65/inst/clkout1_buf/O
                         net (fo=37, routed)          0.843     0.845    xvga1/bbstub_clk_out1
    SLICE_X13Y101        FDRE                                         r  xvga1/vcount_reg[8]/C
                         clock pessimism             -0.255     0.590    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.091     0.681    xvga1/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { CLK65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    CLK65/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y95     hs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X15Y94     rgb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X14Y95     rgb_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X15Y97     rgb_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X15Y95     rgb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X15Y94     rgb_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X14Y95     rgb_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X15Y95     rgb_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y102     vs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y102     vs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y101    xvga1/vcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y101    xvga1/vcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y101    xvga1/vcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y101    xvga1/vcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y101    xvga1/vcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y101    xvga1/vcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y101    xvga1/vcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y101    xvga1/vcount_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y95     hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y94     rgb_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y95     rgb_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y97     rgb_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y95     rgb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y94     rgb_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y95     rgb_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y95     rgb_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y96     rgb_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y94     rgb_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    CLK65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  CLK65/inst/mmcm_adv_inst/CLKFBOUT



