# Reading D:/intelFPGA_lite/modelsim_ase/tcl/vsim/pref.tcl
# do lab9_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib lab9_soc
# ** Warning: (vlib-34) Library already exists at "lab9_soc".
# vmap lab9_soc lab9_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab9_soc lab9_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis {D:/ECE385/lab9/lab9_soc/synthesis/lab9_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:20 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis" D:/ECE385/lab9/lab9_soc/synthesis/lab9_soc.v 
# -- Compiling module lab9_soc
# 
# Top level modules:
# 	lab9_soc
# End time: 02:01:22 on Apr 02,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:22 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 02:01:22 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:22 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 02:01:22 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:22 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v 
# -- Compiling module lab9_soc_mm_interconnect_0
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0
# End time: 02:01:22 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:22 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab9_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0_avalon_st_adapter
# End time: 02:01:23 on Apr 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:23 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 02:01:23 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:23 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_timer_0.v 
# -- Compiling module lab9_soc_timer_0
# 
# Top level modules:
# 	lab9_soc_timer_0
# End time: 02:01:23 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:23 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v 
# -- Compiling module lab9_soc_sysid_qsys_0
# 
# Top level modules:
# 	lab9_soc_sysid_qsys_0
# End time: 02:01:23 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:23 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v 
# -- Compiling module lab9_soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab9_soc_sdram_pll_stdsync_sv6
# -- Compiling module lab9_soc_sdram_pll_altpll_lqa2
# -- Compiling module lab9_soc_sdram_pll
# 
# Top level modules:
# 	lab9_soc_sdram_pll
# End time: 02:01:23 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:23 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_sdram.v 
# -- Compiling module lab9_soc_sdram_input_efifo_module
# -- Compiling module lab9_soc_sdram
# 
# Top level modules:
# 	lab9_soc_sdram
# End time: 02:01:23 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:23 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v 
# -- Compiling module lab9_soc_otg_hpi_data
# 
# Top level modules:
# 	lab9_soc_otg_hpi_data
# End time: 02:01:23 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:23 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v 
# -- Compiling module lab9_soc_otg_hpi_cs
# 
# Top level modules:
# 	lab9_soc_otg_hpi_cs
# End time: 02:01:24 on Apr 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:24 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v 
# -- Compiling module lab9_soc_otg_hpi_address
# 
# Top level modules:
# 	lab9_soc_otg_hpi_address
# End time: 02:01:24 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:24 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v 
# -- Compiling module lab9_soc_onchip_memory2_0
# 
# Top level modules:
# 	lab9_soc_onchip_memory2_0
# End time: 02:01:24 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:24 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v 
# -- Compiling module lab9_soc_nios2_gen2_0
# 
# Top level modules:
# 	lab9_soc_nios2_gen2_0
# End time: 02:01:24 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:24 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v 
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module lab9_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	lab9_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	lab9_soc_nios2_gen2_0_cpu
# End time: 02:01:24 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:24 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 02:01:24 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:24 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	lab9_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 02:01:24 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:25 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 02:01:25 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:25 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module lab9_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	lab9_soc_nios2_gen2_0_cpu_test_bench
# End time: 02:01:25 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_led.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:25 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_led.v 
# -- Compiling module lab9_soc_led
# 
# Top level modules:
# 	lab9_soc_led
# End time: 02:01:25 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:25 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_keycode.v 
# -- Compiling module lab9_soc_keycode
# 
# Top level modules:
# 	lab9_soc_keycode
# End time: 02:01:25 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:25 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v 
# -- Compiling module lab9_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab9_soc_jtag_uart_0_scfifo_w
# -- Compiling module lab9_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab9_soc_jtag_uart_0_scfifo_r
# -- Compiling module lab9_soc_jtag_uart_0
# 
# Top level modules:
# 	lab9_soc_jtag_uart_0
# End time: 02:01:25 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab9 {D:/ECE385/lab9/SubBytes.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:25 on Apr 02,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab9" D:/ECE385/lab9/SubBytes.sv 
# -- Compiling module SubBytes
# -- Compiling module InvSubBytes
# 
# Top level modules:
# 	SubBytes
# 	InvSubBytes
# End time: 02:01:25 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab9 {D:/ECE385/lab9/lab9_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:25 on Apr 02,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab9" D:/ECE385/lab9/lab9_top.sv 
# -- Compiling module lab9_top
# 
# Top level modules:
# 	lab9_top
# End time: 02:01:25 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab9 {D:/ECE385/lab9/InvShiftRows.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:26 on Apr 02,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab9" D:/ECE385/lab9/InvShiftRows.sv 
# -- Compiling module InvShiftRows
# 
# Top level modules:
# 	InvShiftRows
# End time: 02:01:26 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab9 {D:/ECE385/lab9/InvMixColumns.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:26 on Apr 02,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab9" D:/ECE385/lab9/InvMixColumns.sv 
# -- Compiling module InvMixColumns
# -- Compiling package InvMixColumns_sv_unit
# -- Compiling module GF_Mul_9
# -- Compiling module GF_Mul_b
# -- Compiling module GF_Mul_d
# -- Compiling module GF_Mul_e
# 
# Top level modules:
# 	InvMixColumns
# End time: 02:01:26 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab9 {D:/ECE385/lab9/hexdriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:26 on Apr 02,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab9" D:/ECE385/lab9/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 02:01:26 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab9 {D:/ECE385/lab9/AES.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:26 on Apr 02,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab9" D:/ECE385/lab9/AES.sv 
# -- Compiling module AES
# -- Compiling module roundkeyact
# -- Compiling module invsubact
# -- Compiling module state
# -- Compiling module ff
# 
# Top level modules:
# 	AES
# End time: 02:01:26 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab9 {D:/ECE385/lab9/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:26 on Apr 02,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab9" D:/ECE385/lab9/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:01:26 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab9 {D:/ECE385/lab9/KeyExpansion.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:26 on Apr 02,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab9" D:/ECE385/lab9/KeyExpansion.sv 
# -- Compiling module KeyExpansion
# -- Compiling module KeyExpansionOne
# 
# Top level modules:
# 	KeyExpansion
# End time: 02:01:26 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:26 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv 
# -- Compiling module lab9_soc_irq_mapper
# 
# Top level modules:
# 	lab9_soc_irq_mapper
# End time: 02:01:26 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:26 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 02:01:26 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:26 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 02:01:26 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:26 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 02:01:27 on Apr 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:27 on Apr 02,2019
# vlog -reportprogress 300 -vlog01compat -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 02:01:27 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:27 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module lab9_soc_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0_rsp_mux_001
# End time: 02:01:27 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:27 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 02:01:27 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:27 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module lab9_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0_rsp_mux
# End time: 02:01:27 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:27 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module lab9_soc_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0_rsp_demux_002
# End time: 02:01:27 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:27 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module lab9_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0_rsp_demux
# End time: 02:01:27 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:27 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module lab9_soc_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0_cmd_mux_002
# End time: 02:01:27 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:27 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module lab9_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0_cmd_mux
# End time: 02:01:27 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:28 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module lab9_soc_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0_cmd_demux_001
# End time: 02:01:28 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:28 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module lab9_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0_cmd_demux
# End time: 02:01:28 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:28 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv 
# -- Compiling module lab9_soc_mm_interconnect_0_router_004_default_decode
# -- Compiling module lab9_soc_mm_interconnect_0_router_004
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0_router_004
# End time: 02:01:28 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:28 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module lab9_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module lab9_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0_router_002
# End time: 02:01:28 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:28 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv 
# -- Compiling module lab9_soc_mm_interconnect_0_router_001_default_decode
# -- Compiling module lab9_soc_mm_interconnect_0_router_001
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0_router_001
# End time: 02:01:28 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:28 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv 
# -- Compiling module lab9_soc_mm_interconnect_0_router_default_decode
# -- Compiling module lab9_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	lab9_soc_mm_interconnect_0_router
# End time: 02:01:28 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:28 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 02:01:28 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:29 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 02:01:29 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:29 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 02:01:29 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:29 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 02:01:29 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:29 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 02:01:29 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab9_soc +incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules {D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:29 on Apr 02,2019
# vlog -reportprogress 300 -sv -work lab9_soc "+incdir+D:/ECE385/lab9/lab9_soc/synthesis/submodules" D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv 
# -- Compiling module avalon_aes_interface
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv(90): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv(91): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv(93): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv(94): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv(95): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv(96): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv(97): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv(98): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv(99): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv(100): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv(101): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/ECE385/lab9/lab9_soc/synthesis/submodules/avalon_aes_interface.sv(102): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	avalon_aes_interface
# End time: 02:01:29 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
# 
# vlog -sv -work work +incdir+D:/ECE385/lab9 {D:/ECE385/lab9/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:01:29 on Apr 02,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab9" D:/ECE385/lab9/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:01:29 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab9_soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab9_soc -voptargs=""+acc"" testbench 
# Start time: 02:01:30 on Apr 02,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.AES
# Loading work.KeyExpansion
# Loading work.KeyExpansionOne
# Loading work.SubBytes
# Loading work.state
# Loading work.ff
# Loading work.InvShiftRows
# Loading work.invsubact
# Loading work.InvSubBytes
# Loading work.roundkeyact
# Loading work.InvMixColumns
# Loading work.InvMixColumns_sv_unit
# Loading work.GF_Mul_9
# Loading work.GF_Mul_b
# Loading work.GF_Mul_d
# Loading work.GF_Mul_e
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
do wave.do
# ** Error: (vish-4014) No objects found matching '/testbench/encrypt/state0/present'.
# Executing ONERROR command at macro ./wave.do line 10
# ** Error: (vish-4014) No objects found matching '/testbench/encrypt/in_state'.
# Executing ONERROR command at macro ./wave.do line 11
# ** Error: (vish-4014) No objects found matching '/testbench/encrypt/key_s'.
# Executing ONERROR command at macro ./wave.do line 12
# ** Error: (vish-4014) No objects found matching '/testbench/encrypt/out_state'.
# Executing ONERROR command at macro ./wave.do line 13
# ** Error: (vish-4014) No objects found matching '/testbench/encrypt/count'.
# Executing ONERROR command at macro ./wave.do line 14
# ** Error: (vish-4014) No objects found matching '/testbench/encrypt/state0/counter/out'.
# Executing ONERROR command at macro ./wave.do line 15
# ** Error: (vish-4014) No objects found matching '/testbench/encrypt/selec_f'.
# Executing ONERROR command at macro ./wave.do line 16
add wave -position end  sim:/testbench/aes/AES_DONE
restart -f
run 2000ns
# End time: 02:02:43 on Apr 02,2019, Elapsed time: 0:01:13
# Errors: 21, Warnings: 0
