
Regler 2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00004350  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80006400  80006400  00006800  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000118  80006600  80006600  00006a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000004  00000004  80006718  00006c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000001b0  00000008  8000671c  00006c08  2**2
                  ALLOC
  7 .comment      00000030  00000000  00000000  00006c08  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000a50  00000000  00000000  00006c38  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 0000191c  00000000  00000000  00007688  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00013cff  00000000  00000000  00008fa4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000270e  00000000  00000000  0001cca3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000b3c4  00000000  00000000  0001f3b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001eec  00000000  00000000  0002a778  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004bcb  00000000  00000000  0002c664  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000033e0  00000000  00000000  0003122f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 01045ea6  00000000  00000000  0003460f  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  00003000  00003000  00000400  2**0
                  ALLOC
 18 .debug_ranges 000009e0  00000000  00000000  0107a4b8  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf c2 e0 	sub	pc,pc,-15648

Disassembly of section .text:

80002004 <flashcdw_set_wait_state>:
80002004:	eb cd 40 80 	pushm	r7,lr
	return (AVR32_FLASHCDW.fcr & AVR32_FLASHCDW_FCR_FWS_MASK) >> AVR32_FLASHCDW_FCR_FWS_OFFSET;
}


void flashcdw_set_wait_state(unsigned int wait_state)
{
80002008:	1a 97       	mov	r7,sp
8000200a:	20 2d       	sub	sp,8
8000200c:	ef 4c ff f8 	st.w	r7[-8],r12
	u_avr32_flashcdw_fcr_t u_avr32_flashcdw_fcr = {AVR32_FLASHCDW.fcr};
80002010:	fe 68 14 00 	mov	r8,-125952
80002014:	70 08       	ld.w	r8,r8[0x0]
80002016:	30 09       	mov	r9,0
80002018:	ef 49 ff fc 	st.w	r7[-4],r9
8000201c:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcr.FCR.fws = wait_state;
80002020:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002024:	5c 58       	castu.b	r8
80002026:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000202a:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000202e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002032:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80002036:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_FLASHCDW.fcr = u_avr32_flashcdw_fcr.fcr;
8000203a:	fe 68 14 00 	mov	r8,-125952
8000203e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002042:	91 09       	st.w	r8[0x0],r9
}
80002044:	2f ed       	sub	sp,-8
80002046:	e3 cd 80 80 	ldm	sp++,r7,pc
8000204a:	d7 03       	nop

8000204c <flashcdw_set_flash_waitstate_and_readmode>:


void flashcdw_set_flash_waitstate_and_readmode(unsigned long cpu_f_hz)
{
8000204c:	eb cd 40 80 	pushm	r7,lr
80002050:	1a 97       	mov	r7,sp
80002052:	20 1d       	sub	sp,4
80002054:	ef 4c ff fc 	st.w	r7[-4],r12
	if (cpu_f_hz > AVR32_FLASHCDW_FWS_0_MAX_FREQ) { // > 15MHz
80002058:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000205c:	e0 69 e1 c0 	mov	r9,57792
80002060:	ea 19 00 e4 	orh	r9,0xe4
80002064:	12 38       	cp.w	r8,r9
80002066:	e0 88 00 1b 	brls	8000209c <flashcdw_set_flash_waitstate_and_readmode+0x50>
		if (cpu_f_hz <= AVR32_FLASHCDW_FWS_1_MAX_FREQ) { // <= 30MHz
8000206a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000206e:	e0 69 c3 80 	mov	r9,50048
80002072:	ea 19 01 c9 	orh	r9,0x1c9
80002076:	12 38       	cp.w	r8,r9
80002078:	e0 8b 00 0a 	brhi	8000208c <flashcdw_set_flash_waitstate_and_readmode+0x40>
			// Set a wait-state, disable the high-speed read mode.
			flashcdw_set_wait_state(1);
8000207c:	30 1c       	mov	r12,1
8000207e:	f0 1f 00 0d 	mcall	800020b0 <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
80002082:	3f fb       	mov	r11,-1
80002084:	31 1c       	mov	r12,17
80002086:	f0 1f 00 0c 	mcall	800020b4 <flashcdw_set_flash_waitstate_and_readmode+0x68>
8000208a:	c1 08       	rjmp	800020aa <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		} else {
			// Set a wait-state, enable the high-speed read mode.
			flashcdw_set_wait_state(1);
8000208c:	30 1c       	mov	r12,1
8000208e:	f0 1f 00 09 	mcall	800020b0 <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSEN, -1);
80002092:	3f fb       	mov	r11,-1
80002094:	31 0c       	mov	r12,16
80002096:	f0 1f 00 08 	mcall	800020b4 <flashcdw_set_flash_waitstate_and_readmode+0x68>
8000209a:	c0 88       	rjmp	800020aa <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		}
	} else { // <= 15MHz
		// No wait-state, disable the high-speed read mode
		flashcdw_set_wait_state(0);
8000209c:	30 0c       	mov	r12,0
8000209e:	f0 1f 00 05 	mcall	800020b0 <flashcdw_set_flash_waitstate_and_readmode+0x64>
		flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
800020a2:	3f fb       	mov	r11,-1
800020a4:	31 1c       	mov	r12,17
800020a6:	f0 1f 00 04 	mcall	800020b4 <flashcdw_set_flash_waitstate_and_readmode+0x68>
	}
}
800020aa:	2f fd       	sub	sp,-4
800020ac:	e3 cd 80 80 	ldm	sp++,r7,pc
800020b0:	80 00       	ld.sh	r0,r0[0x0]
800020b2:	20 04       	sub	r4,0
800020b4:	80 00       	ld.sh	r0,r0[0x0]
800020b6:	21 04       	sub	r4,16

800020b8 <flashcdw_is_ready>:
 */
//! @{


bool flashcdw_is_ready(void)
{
800020b8:	eb cd 40 80 	pushm	r7,lr
800020bc:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_FRDY_MASK) != 0);
800020be:	fe 68 14 00 	mov	r8,-125952
800020c2:	70 28       	ld.w	r8,r8[0x8]
800020c4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800020c8:	5c 58       	castu.b	r8
}
800020ca:	10 9c       	mov	r12,r8
800020cc:	e3 cd 80 80 	ldm	sp++,r7,pc

800020d0 <flashcdw_default_wait_until_ready>:


void flashcdw_default_wait_until_ready(void)
{
800020d0:	eb cd 40 80 	pushm	r7,lr
800020d4:	1a 97       	mov	r7,sp
	while (!flashcdw_is_ready());
800020d6:	f0 1f 00 05 	mcall	800020e8 <flashcdw_default_wait_until_ready+0x18>
800020da:	18 98       	mov	r8,r12
800020dc:	ec 18 00 01 	eorl	r8,0x1
800020e0:	5c 58       	castu.b	r8
800020e2:	cf a1       	brne	800020d6 <flashcdw_default_wait_until_ready+0x6>
}
800020e4:	e3 cd 80 80 	ldm	sp++,r7,pc
800020e8:	80 00       	ld.sh	r0,r0[0x0]
800020ea:	20 b8       	sub	r8,11

800020ec <flashcdw_get_error_status>:
 *          Flash Status Register (FSR). This function is therefore not part of
 *          the driver's API which instead presents \ref flashcdw_is_lock_error
 *          and \ref flashcdw_is_programming_error.
 */
static unsigned int flashcdw_get_error_status(void)
{
800020ec:	eb cd 40 80 	pushm	r7,lr
800020f0:	1a 97       	mov	r7,sp
	return AVR32_FLASHCDW.fsr & (AVR32_FLASHCDW_FSR_LOCKE_MASK |
800020f2:	fe 68 14 00 	mov	r8,-125952
800020f6:	70 28       	ld.w	r8,r8[0x8]
800020f8:	e2 18 00 0c 	andl	r8,0xc,COH
			AVR32_FLASHCDW_FSR_PROGE_MASK);
}
800020fc:	10 9c       	mov	r12,r8
800020fe:	e3 cd 80 80 	ldm	sp++,r7,pc
80002102:	d7 03       	nop

80002104 <flashcdw_issue_command>:
	return (AVR32_FLASHCDW.fcmd & AVR32_FLASHCDW_FCMD_PAGEN_MASK) >> AVR32_FLASHCDW_FCMD_PAGEN_OFFSET;
}


void flashcdw_issue_command(unsigned int command, int page_number)
{
80002104:	eb cd 40 80 	pushm	r7,lr
80002108:	1a 97       	mov	r7,sp
8000210a:	20 3d       	sub	sp,12
8000210c:	ef 4c ff f8 	st.w	r7[-8],r12
80002110:	ef 4b ff f4 	st.w	r7[-12],r11
	u_avr32_flashcdw_fcmd_t u_avr32_flashcdw_fcmd;

	flashcdw_wait_until_ready();
80002114:	49 b8       	lddpc	r8,80002180 <flashcdw_issue_command+0x7c>
80002116:	70 08       	ld.w	r8,r8[0x0]
80002118:	5d 18       	icall	r8
	u_avr32_flashcdw_fcmd.fcmd = AVR32_FLASHCDW.fcmd;
8000211a:	fe 68 14 00 	mov	r8,-125952
8000211e:	70 18       	ld.w	r8,r8[0x4]
80002120:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcmd.FCMD.cmd = command;
80002124:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002128:	5c 58       	castu.b	r8
8000212a:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
8000212e:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80002132:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002136:	f1 d9 d0 06 	bfins	r8,r9,0x0,0x6
8000213a:	ef 48 ff fc 	st.w	r7[-4],r8
	if (page_number >= 0) {
8000213e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002142:	58 08       	cp.w	r8,0
80002144:	c0 b5       	brlt	8000215a <flashcdw_issue_command+0x56>
		u_avr32_flashcdw_fcmd.FCMD.pagen = page_number;
80002146:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000214a:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000214e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002152:	f1 d9 d1 10 	bfins	r8,r9,0x8,0x10
80002156:	ef 48 ff fc 	st.w	r7[-4],r8
	}
	u_avr32_flashcdw_fcmd.FCMD.key = AVR32_FLASHCDW_FCMD_KEY_KEY;
8000215a:	3a 58       	mov	r8,-91
8000215c:	ef 68 ff fc 	st.b	r7[-4],r8
	AVR32_FLASHCDW.fcmd = u_avr32_flashcdw_fcmd.fcmd;
80002160:	fe 68 14 00 	mov	r8,-125952
80002164:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002168:	91 19       	st.w	r8[0x4],r9
	flashcdw_error_status = flashcdw_get_error_status();
8000216a:	f0 1f 00 07 	mcall	80002184 <flashcdw_issue_command+0x80>
8000216e:	18 99       	mov	r9,r12
80002170:	48 68       	lddpc	r8,80002188 <flashcdw_issue_command+0x84>
80002172:	91 09       	st.w	r8[0x0],r9
	flashcdw_wait_until_ready();
80002174:	48 38       	lddpc	r8,80002180 <flashcdw_issue_command+0x7c>
80002176:	70 08       	ld.w	r8,r8[0x0]
80002178:	5d 18       	icall	r8
}
8000217a:	2f dd       	sub	sp,-12
8000217c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002180:	00 00       	add	r0,r0
80002182:	00 04       	add	r4,r0
80002184:	80 00       	ld.sh	r0,r0[0x0]
80002186:	20 ec       	sub	r12,14
80002188:	00 00       	add	r0,r0
8000218a:	00 08       	add	r8,r0

8000218c <flashcdw_clear_page_buffer>:
 */
//! @{


void flashcdw_clear_page_buffer(void)
{
8000218c:	eb cd 40 80 	pushm	r7,lr
80002190:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_CPB, -1);
80002192:	3f fb       	mov	r11,-1
80002194:	30 3c       	mov	r12,3
80002196:	f0 1f 00 03 	mcall	800021a0 <flashcdw_clear_page_buffer+0x14>
}
8000219a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000219e:	00 00       	add	r0,r0
800021a0:	80 00       	ld.sh	r0,r0[0x0]
800021a2:	21 04       	sub	r4,16

800021a4 <flashcdw_is_page_erased>:


bool flashcdw_is_page_erased(void)
{
800021a4:	eb cd 40 80 	pushm	r7,lr
800021a8:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_QPRR_MASK) != 0);
800021aa:	fe 68 14 00 	mov	r8,-125952
800021ae:	70 28       	ld.w	r8,r8[0x8]
800021b0:	e2 18 00 20 	andl	r8,0x20,COH
800021b4:	5f 18       	srne	r8
800021b6:	5c 58       	castu.b	r8
}
800021b8:	10 9c       	mov	r12,r8
800021ba:	e3 cd 80 80 	ldm	sp++,r7,pc
800021be:	d7 03       	nop

800021c0 <flashcdw_quick_page_read>:


bool flashcdw_quick_page_read(int page_number)
{
800021c0:	eb cd 40 80 	pushm	r7,lr
800021c4:	1a 97       	mov	r7,sp
800021c6:	20 1d       	sub	sp,4
800021c8:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPR, page_number);
800021cc:	ee fb ff fc 	ld.w	r11,r7[-4]
800021d0:	30 cc       	mov	r12,12
800021d2:	f0 1f 00 05 	mcall	800021e4 <flashcdw_quick_page_read+0x24>
	return flashcdw_is_page_erased();
800021d6:	f0 1f 00 05 	mcall	800021e8 <flashcdw_quick_page_read+0x28>
800021da:	18 98       	mov	r8,r12
}
800021dc:	10 9c       	mov	r12,r8
800021de:	2f fd       	sub	sp,-4
800021e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	21 04       	sub	r4,16
800021e8:	80 00       	ld.sh	r0,r0[0x0]
800021ea:	21 a4       	sub	r4,26

800021ec <flashcdw_erase_page>:


bool flashcdw_erase_page(int page_number, bool check)
{
800021ec:	eb cd 40 80 	pushm	r7,lr
800021f0:	1a 97       	mov	r7,sp
800021f2:	20 4d       	sub	sp,16
800021f4:	ef 4c ff f4 	st.w	r7[-12],r12
800021f8:	16 98       	mov	r8,r11
800021fa:	ef 68 ff f0 	st.b	r7[-16],r8
	bool page_erased = true;
800021fe:	30 18       	mov	r8,1
80002200:	ef 68 ff fb 	st.b	r7[-5],r8

	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EP, page_number);
80002204:	ee fb ff f4 	ld.w	r11,r7[-12]
80002208:	30 2c       	mov	r12,2
8000220a:	f0 1f 00 10 	mcall	80002248 <flashcdw_erase_page+0x5c>

	if (check) {
8000220e:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80002212:	30 08       	mov	r8,0
80002214:	f0 09 18 00 	cp.b	r9,r8
80002218:	c1 20       	breq	8000223c <flashcdw_erase_page+0x50>
		unsigned int error_status = flashcdw_error_status;
8000221a:	48 d8       	lddpc	r8,8000224c <flashcdw_erase_page+0x60>
8000221c:	70 08       	ld.w	r8,r8[0x0]
8000221e:	ef 48 ff fc 	st.w	r7[-4],r8
		page_erased = flashcdw_quick_page_read(-1);
80002222:	3f fc       	mov	r12,-1
80002224:	f0 1f 00 0b 	mcall	80002250 <flashcdw_erase_page+0x64>
80002228:	18 98       	mov	r8,r12
8000222a:	ef 68 ff fb 	st.b	r7[-5],r8
		flashcdw_error_status |= error_status;
8000222e:	48 88       	lddpc	r8,8000224c <flashcdw_erase_page+0x60>
80002230:	70 09       	ld.w	r9,r8[0x0]
80002232:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002236:	10 49       	or	r9,r8
80002238:	48 58       	lddpc	r8,8000224c <flashcdw_erase_page+0x60>
8000223a:	91 09       	st.w	r8[0x0],r9
	}
	return page_erased;
8000223c:	ef 38 ff fb 	ld.ub	r8,r7[-5]
}
80002240:	10 9c       	mov	r12,r8
80002242:	2f cd       	sub	sp,-16
80002244:	e3 cd 80 80 	ldm	sp++,r7,pc
80002248:	80 00       	ld.sh	r0,r0[0x0]
8000224a:	21 04       	sub	r4,16
8000224c:	00 00       	add	r0,r0
8000224e:	00 08       	add	r8,r0
80002250:	80 00       	ld.sh	r0,r0[0x0]
80002252:	21 c0       	sub	r0,28

80002254 <flashcdw_write_page>:
	return all_pages_erased;
}


void flashcdw_write_page(int page_number)
{
80002254:	eb cd 40 80 	pushm	r7,lr
80002258:	1a 97       	mov	r7,sp
8000225a:	20 1d       	sub	sp,4
8000225c:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WP, page_number);
80002260:	ee fb ff fc 	ld.w	r11,r7[-4]
80002264:	30 1c       	mov	r12,1
80002266:	f0 1f 00 03 	mcall	80002270 <flashcdw_write_page+0x1c>
}
8000226a:	2f fd       	sub	sp,-4
8000226c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002270:	80 00       	ld.sh	r0,r0[0x0]
80002272:	21 04       	sub	r4,16

80002274 <flashcdw_quick_user_page_read>:


bool flashcdw_quick_user_page_read(void)
{
80002274:	eb cd 40 80 	pushm	r7,lr
80002278:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPRUP, -1);
8000227a:	3f fb       	mov	r11,-1
8000227c:	30 fc       	mov	r12,15
8000227e:	f0 1f 00 05 	mcall	80002290 <flashcdw_quick_user_page_read+0x1c>
	return flashcdw_is_page_erased();
80002282:	f0 1f 00 05 	mcall	80002294 <flashcdw_quick_user_page_read+0x20>
80002286:	18 98       	mov	r8,r12
}
80002288:	10 9c       	mov	r12,r8
8000228a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000228e:	00 00       	add	r0,r0
80002290:	80 00       	ld.sh	r0,r0[0x0]
80002292:	21 04       	sub	r4,16
80002294:	80 00       	ld.sh	r0,r0[0x0]
80002296:	21 a4       	sub	r4,26

80002298 <flashcdw_erase_user_page>:


bool flashcdw_erase_user_page(bool check)
{
80002298:	eb cd 40 80 	pushm	r7,lr
8000229c:	1a 97       	mov	r7,sp
8000229e:	20 1d       	sub	sp,4
800022a0:	18 98       	mov	r8,r12
800022a2:	ef 68 ff fc 	st.b	r7[-4],r8
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EUP, -1);
800022a6:	3f fb       	mov	r11,-1
800022a8:	30 ec       	mov	r12,14
800022aa:	f0 1f 00 09 	mcall	800022cc <flashcdw_erase_user_page+0x34>
	return (check) ? flashcdw_quick_user_page_read() : true;
800022ae:	ef 39 ff fc 	ld.ub	r9,r7[-4]
800022b2:	30 08       	mov	r8,0
800022b4:	f0 09 18 00 	cp.b	r9,r8
800022b8:	c0 50       	breq	800022c2 <flashcdw_erase_user_page+0x2a>
800022ba:	f0 1f 00 06 	mcall	800022d0 <flashcdw_erase_user_page+0x38>
800022be:	18 98       	mov	r8,r12
800022c0:	c0 28       	rjmp	800022c4 <flashcdw_erase_user_page+0x2c>
800022c2:	30 18       	mov	r8,1
}
800022c4:	10 9c       	mov	r12,r8
800022c6:	2f fd       	sub	sp,-4
800022c8:	e3 cd 80 80 	ldm	sp++,r7,pc
800022cc:	80 00       	ld.sh	r0,r0[0x0]
800022ce:	21 04       	sub	r4,16
800022d0:	80 00       	ld.sh	r0,r0[0x0]
800022d2:	22 74       	sub	r4,39

800022d4 <flashcdw_write_user_page>:


void flashcdw_write_user_page(void)
{
800022d4:	eb cd 40 80 	pushm	r7,lr
800022d8:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WUP, -1);
800022da:	3f fb       	mov	r11,-1
800022dc:	30 dc       	mov	r12,13
800022de:	f0 1f 00 03 	mcall	800022e8 <flashcdw_write_user_page+0x14>
}
800022e2:	e3 cd 80 80 	ldm	sp++,r7,pc
800022e6:	00 00       	add	r0,r0
800022e8:	80 00       	ld.sh	r0,r0[0x0]
800022ea:	21 04       	sub	r4,16

800022ec <flashcdw_memcpy>:
	return dst;
}


volatile void *flashcdw_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
800022ec:	eb cd 40 80 	pushm	r7,lr
800022f0:	1a 97       	mov	r7,sp
800022f2:	20 bd       	sub	sp,44
800022f4:	ef 4c ff e0 	st.w	r7[-32],r12
800022f8:	ef 4b ff dc 	st.w	r7[-36],r11
800022fc:	ef 4a ff d8 	st.w	r7[-40],r10
80002300:	12 98       	mov	r8,r9
80002302:	ef 68 ff d4 	st.b	r7[-44],r8
	uint16_t page_pos;
	Union64 flash_dword;
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
80002306:	30 08       	mov	r8,0
80002308:	ef 48 ff f0 	st.w	r7[-16],r8
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
8000230c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002310:	ef 48 ff f8 	st.w	r7[-8],r8
	const uint8_t* src_buf=(const uint8_t*)src;
80002314:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002318:	ef 48 ff fc 	st.w	r7[-4],r8
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashcdw_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHCDW_USER_PAGE + AVR32_FLASHCDW_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;
8000231c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002320:	e0 69 ff ff 	mov	r9,65535
80002324:	ea 19 80 7f 	orh	r9,0x807f
80002328:	12 38       	cp.w	r8,r9
8000232a:	5f b8       	srhi	r8
8000232c:	ef 68 ff ef 	st.b	r7[-17],r8

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));
80002330:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002334:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002338:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
8000233c:	f2 08 01 08 	sub	r8,r9,r8
80002340:	ef 48 ff f4 	st.w	r7[-12],r8

	while ( nbytes ) {
80002344:	c9 18       	rjmp	80002466 <flashcdw_memcpy+0x17a>
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
80002346:	f0 1f 00 50 	mcall	80002484 <flashcdw_memcpy+0x198>
		error_status |= flashcdw_error_status;
8000234a:	4d 08       	lddpc	r8,80002488 <flashcdw_memcpy+0x19c>
8000234c:	70 08       	ld.w	r8,r8[0x0]
8000234e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002352:	f3 e8 10 08 	or	r8,r9,r8
80002356:	ef 48 ff f0 	st.w	r7[-16],r8

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
8000235a:	30 08       	mov	r8,0
8000235c:	ef 58 ff ec 	st.h	r7[-20],r8
80002360:	c4 b8       	rjmp	800023f6 <flashcdw_memcpy+0x10a>
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
80002362:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002366:	f0 e8 00 00 	ld.d	r8,r8[0]
8000236a:	ee e9 ff e4 	st.d	r7[-28],r8

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
8000236e:	30 08       	mov	r8,0
80002370:	ef 68 ff ee 	st.b	r7[-18],r8
80002374:	c2 d8       	rjmp	800023ce <flashcdw_memcpy+0xe2>
				if ( nbytes && (flash_add == dest_add)) {
80002376:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000237a:	58 08       	cp.w	r8,0
8000237c:	c1 f0       	breq	800023ba <flashcdw_memcpy+0xce>
8000237e:	ee f9 ff f4 	ld.w	r9,r7[-12]
80002382:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002386:	10 39       	cp.w	r9,r8
80002388:	c1 91       	brne	800023ba <flashcdw_memcpy+0xce>
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
8000238a:	ef 39 ff ee 	ld.ub	r9,r7[-18]
8000238e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002392:	11 88       	ld.ub	r8,r8[0x0]
80002394:	ee 09 00 09 	add	r9,r7,r9
80002398:	f3 68 ff e4 	st.b	r9[-28],r8
8000239c:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023a0:	2f f8       	sub	r8,-1
800023a2:	ef 48 ff fc 	st.w	r7[-4],r8
					dest_add++;
800023a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800023aa:	2f f8       	sub	r8,-1
800023ac:	ef 48 ff f8 	st.w	r7[-8],r8
					nbytes--;
800023b0:	ee f8 ff d8 	ld.w	r8,r7[-40]
800023b4:	20 18       	sub	r8,1
800023b6:	ef 48 ff d8 	st.w	r7[-40],r8
				}
				flash_add++;
800023ba:	ee f8 ff f4 	ld.w	r8,r7[-12]
800023be:	2f f8       	sub	r8,-1
800023c0:	ef 48 ff f4 	st.w	r7[-12],r8
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
800023c4:	ef 38 ff ee 	ld.ub	r8,r7[-18]
800023c8:	2f f8       	sub	r8,-1
800023ca:	ef 68 ff ee 	st.b	r7[-18],r8
800023ce:	ef 39 ff ee 	ld.ub	r9,r7[-18]
800023d2:	30 78       	mov	r8,7
800023d4:	f0 09 18 00 	cp.b	r9,r8
800023d8:	fe 98 ff cf 	brls	80002376 <flashcdw_memcpy+0x8a>
				}
				flash_add++;
			}

			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
800023dc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800023e0:	20 88       	sub	r8,8
800023e2:	10 9a       	mov	r10,r8
800023e4:	ee e8 ff e4 	ld.d	r8,r7[-28]
800023e8:	f4 e9 00 00 	st.d	r10[0],r8
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
		error_status |= flashcdw_error_status;

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
800023ec:	ef 08 ff ec 	ld.sh	r8,r7[-20]
800023f0:	2f 88       	sub	r8,-8
800023f2:	ef 58 ff ec 	st.h	r7[-20],r8
800023f6:	ef 09 ff ec 	ld.sh	r9,r7[-20]
800023fa:	e0 68 00 ff 	mov	r8,255
800023fe:	f0 09 19 00 	cp.h	r9,r8
80002402:	fe 98 ff b0 	brls	80002362 <flashcdw_memcpy+0x76>
			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
		}

		// Erase the current page if requested and write it from the page buffer.
		if (erase) {
80002406:	ef 39 ff d4 	ld.ub	r9,r7[-44]
8000240a:	30 08       	mov	r8,0
8000240c:	f0 09 18 00 	cp.b	r9,r8
80002410:	c1 70       	breq	8000243e <flashcdw_memcpy+0x152>
			(b_user_page)? flashcdw_erase_user_page(false) : flashcdw_erase_page(-1, false);
80002412:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002416:	30 08       	mov	r8,0
80002418:	f0 09 18 00 	cp.b	r9,r8
8000241c:	c0 50       	breq	80002426 <flashcdw_memcpy+0x13a>
8000241e:	30 0c       	mov	r12,0
80002420:	f0 1f 00 1b 	mcall	8000248c <flashcdw_memcpy+0x1a0>
80002424:	c0 58       	rjmp	8000242e <flashcdw_memcpy+0x142>
80002426:	30 0b       	mov	r11,0
80002428:	3f fc       	mov	r12,-1
8000242a:	f0 1f 00 1a 	mcall	80002490 <flashcdw_memcpy+0x1a4>
			error_status |= flashcdw_error_status;
8000242e:	49 78       	lddpc	r8,80002488 <flashcdw_memcpy+0x19c>
80002430:	70 08       	ld.w	r8,r8[0x0]
80002432:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002436:	f3 e8 10 08 	or	r8,r9,r8
8000243a:	ef 48 ff f0 	st.w	r7[-16],r8
		}

		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
8000243e:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002442:	30 08       	mov	r8,0
80002444:	f0 09 18 00 	cp.b	r9,r8
80002448:	c0 40       	breq	80002450 <flashcdw_memcpy+0x164>
8000244a:	f0 1f 00 13 	mcall	80002494 <flashcdw_memcpy+0x1a8>
8000244e:	c0 48       	rjmp	80002456 <flashcdw_memcpy+0x16a>
80002450:	3f fc       	mov	r12,-1
80002452:	f0 1f 00 12 	mcall	80002498 <flashcdw_memcpy+0x1ac>
		error_status |= flashcdw_error_status;
80002456:	48 d8       	lddpc	r8,80002488 <flashcdw_memcpy+0x19c>
80002458:	70 08       	ld.w	r8,r8[0x0]
8000245a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000245e:	f3 e8 10 08 	or	r8,r9,r8
80002462:	ef 48 ff f0 	st.w	r7[-16],r8

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));

	while ( nbytes ) {
80002466:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000246a:	58 08       	cp.w	r8,0
8000246c:	fe 91 ff 6d 	brne	80002346 <flashcdw_memcpy+0x5a>
		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
		error_status |= flashcdw_error_status;
	}
	// Update the FLASHC error status.
	flashcdw_error_status = error_status;
80002470:	48 68       	lddpc	r8,80002488 <flashcdw_memcpy+0x19c>
80002472:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002476:	91 09       	st.w	r8[0x0],r9

	// Return the initial destination pointer as the standard memcpy function does.
	return dst;
80002478:	ee f8 ff e0 	ld.w	r8,r7[-32]
}
8000247c:	10 9c       	mov	r12,r8
8000247e:	2f 5d       	sub	sp,-44
80002480:	e3 cd 80 80 	ldm	sp++,r7,pc
80002484:	80 00       	ld.sh	r0,r0[0x0]
80002486:	21 8c       	sub	r12,24
80002488:	00 00       	add	r0,r0
8000248a:	00 08       	add	r8,r0
8000248c:	80 00       	ld.sh	r0,r0[0x0]
8000248e:	22 98       	sub	r8,41
80002490:	80 00       	ld.sh	r0,r0[0x0]
80002492:	21 ec       	sub	r12,30
80002494:	80 00       	ld.sh	r0,r0[0x0]
80002496:	22 d4       	sub	r4,45
80002498:	80 00       	ld.sh	r0,r0[0x0]
8000249a:	22 54       	sub	r4,37

8000249c <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
8000249c:	eb cd 40 80 	pushm	r7,lr
800024a0:	1a 97       	mov	r7,sp
800024a2:	20 4d       	sub	sp,16
800024a4:	ef 4c ff f4 	st.w	r7[-12],r12
800024a8:	ef 4b ff f0 	st.w	r7[-16],r11
	uint32_t status = GPIO_SUCCESS;
800024ac:	30 08       	mov	r8,0
800024ae:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t i;

	for (i = 0; i < size; i++) {
800024b2:	30 08       	mov	r8,0
800024b4:	ef 48 ff fc 	st.w	r7[-4],r8
800024b8:	c1 c8       	rjmp	800024f0 <gpio_enable_module+0x54>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800024ba:	ee f8 ff f4 	ld.w	r8,r7[-12]
800024be:	70 19       	ld.w	r9,r8[0x4]
800024c0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800024c4:	70 08       	ld.w	r8,r8[0x0]
800024c6:	12 9b       	mov	r11,r9
800024c8:	10 9c       	mov	r12,r8
800024ca:	f0 1f 00 10 	mcall	80002508 <gpio_enable_module+0x6c>
800024ce:	18 98       	mov	r8,r12
800024d0:	ee f9 ff f8 	ld.w	r9,r7[-8]
800024d4:	f3 e8 10 08 	or	r8,r9,r8
800024d8:	ef 48 ff f8 	st.w	r7[-8],r8
		gpiomap++;
800024dc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800024e0:	2f 88       	sub	r8,-8
800024e2:	ef 48 ff f4 	st.w	r7[-12],r8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800024e6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800024ea:	2f f8       	sub	r8,-1
800024ec:	ef 48 ff fc 	st.w	r7[-4],r8
800024f0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800024f4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800024f8:	10 39       	cp.w	r9,r8
800024fa:	ce 03       	brcs	800024ba <gpio_enable_module+0x1e>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
800024fc:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
80002500:	10 9c       	mov	r12,r8
80002502:	2f cd       	sub	sp,-16
80002504:	e3 cd 80 80 	ldm	sp++,r7,pc
80002508:	80 00       	ld.sh	r0,r0[0x0]
8000250a:	25 0c       	sub	r12,80

8000250c <gpio_enable_module_pin>:
 * \param function The pin function.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
8000250c:	eb cd 40 80 	pushm	r7,lr
80002510:	1a 97       	mov	r7,sp
80002512:	20 3d       	sub	sp,12
80002514:	ef 4c ff f8 	st.w	r7[-8],r12
80002518:	ef 4b ff f4 	st.w	r7[-12],r11
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000251c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002520:	a5 98       	lsr	r8,0x5
80002522:	a9 78       	lsl	r8,0x9
80002524:	e0 28 d8 00 	sub	r8,55296
80002528:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable the correct function. */
	switch (function) {
8000252c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002530:	58 78       	cp.w	r8,7
80002532:	e0 8b 01 16 	brhi	8000275e <gpio_enable_module_pin+0x252>
80002536:	fe f9 02 4e 	ld.w	r9,pc[590]
8000253a:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000253e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002542:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002546:	30 19       	mov	r9,1
80002548:	f2 08 09 48 	lsl	r8,r9,r8
8000254c:	10 99       	mov	r9,r8
8000254e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002552:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002554:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002558:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000255c:	30 19       	mov	r9,1
8000255e:	f2 08 09 48 	lsl	r8,r9,r8
80002562:	10 99       	mov	r9,r8
80002564:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002568:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000256a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000256e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002572:	30 19       	mov	r9,1
80002574:	f2 08 09 48 	lsl	r8,r9,r8
80002578:	10 99       	mov	r9,r8
8000257a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000257e:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002580:	cf 18       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002582:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002586:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000258a:	30 19       	mov	r9,1
8000258c:	f2 08 09 48 	lsl	r8,r9,r8
80002590:	10 99       	mov	r9,r8
80002592:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002596:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002598:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000259c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025a0:	30 19       	mov	r9,1
800025a2:	f2 08 09 48 	lsl	r8,r9,r8
800025a6:	10 99       	mov	r9,r8
800025a8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800025ac:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800025ae:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025b2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025b6:	30 19       	mov	r9,1
800025b8:	f2 08 09 48 	lsl	r8,r9,r8
800025bc:	10 99       	mov	r9,r8
800025be:	ee f8 ff fc 	ld.w	r8,r7[-4]
800025c2:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800025c4:	cc f8       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800025c6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025ca:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025ce:	30 19       	mov	r9,1
800025d0:	f2 08 09 48 	lsl	r8,r9,r8
800025d4:	10 99       	mov	r9,r8
800025d6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800025da:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800025dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025e0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025e4:	30 19       	mov	r9,1
800025e6:	f2 08 09 48 	lsl	r8,r9,r8
800025ea:	10 99       	mov	r9,r8
800025ec:	ee f8 ff fc 	ld.w	r8,r7[-4]
800025f0:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800025f2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025f6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800025fa:	30 19       	mov	r9,1
800025fc:	f2 08 09 48 	lsl	r8,r9,r8
80002600:	10 99       	mov	r9,r8
80002602:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002606:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002608:	ca d8       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000260a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000260e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002612:	30 19       	mov	r9,1
80002614:	f2 08 09 48 	lsl	r8,r9,r8
80002618:	10 99       	mov	r9,r8
8000261a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000261e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002620:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002624:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002628:	30 19       	mov	r9,1
8000262a:	f2 08 09 48 	lsl	r8,r9,r8
8000262e:	10 99       	mov	r9,r8
80002630:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002634:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002636:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000263a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000263e:	30 19       	mov	r9,1
80002640:	f2 08 09 48 	lsl	r8,r9,r8
80002644:	10 99       	mov	r9,r8
80002646:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000264a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000264c:	c8 b8       	rjmp	80002762 <gpio_enable_module_pin+0x256>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000264e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002652:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002656:	30 19       	mov	r9,1
80002658:	f2 08 09 48 	lsl	r8,r9,r8
8000265c:	10 99       	mov	r9,r8
8000265e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002662:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002664:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002668:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000266c:	30 19       	mov	r9,1
8000266e:	f2 08 09 48 	lsl	r8,r9,r8
80002672:	10 99       	mov	r9,r8
80002674:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002678:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000267a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000267e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002682:	30 19       	mov	r9,1
80002684:	f2 08 09 48 	lsl	r8,r9,r8
80002688:	10 99       	mov	r9,r8
8000268a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000268e:	91 d9       	st.w	r8[0x34],r9
		break;
80002690:	c6 98       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002692:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002696:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000269a:	30 19       	mov	r9,1
8000269c:	f2 08 09 48 	lsl	r8,r9,r8
800026a0:	10 99       	mov	r9,r8
800026a2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800026a6:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800026a8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800026ac:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800026b0:	30 19       	mov	r9,1
800026b2:	f2 08 09 48 	lsl	r8,r9,r8
800026b6:	10 99       	mov	r9,r8
800026b8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800026bc:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800026be:	ee f8 ff f8 	ld.w	r8,r7[-8]
800026c2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800026c6:	30 19       	mov	r9,1
800026c8:	f2 08 09 48 	lsl	r8,r9,r8
800026cc:	10 99       	mov	r9,r8
800026ce:	ee f8 ff fc 	ld.w	r8,r7[-4]
800026d2:	91 d9       	st.w	r8[0x34],r9
		break;
800026d4:	c4 78       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800026d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800026da:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800026de:	30 19       	mov	r9,1
800026e0:	f2 08 09 48 	lsl	r8,r9,r8
800026e4:	10 99       	mov	r9,r8
800026e6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800026ea:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800026ec:	ee f8 ff f8 	ld.w	r8,r7[-8]
800026f0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800026f4:	30 19       	mov	r9,1
800026f6:	f2 08 09 48 	lsl	r8,r9,r8
800026fa:	10 99       	mov	r9,r8
800026fc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002700:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002702:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002706:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000270a:	30 19       	mov	r9,1
8000270c:	f2 08 09 48 	lsl	r8,r9,r8
80002710:	10 99       	mov	r9,r8
80002712:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002716:	91 d9       	st.w	r8[0x34],r9
		break;
80002718:	c2 58       	rjmp	80002762 <gpio_enable_module_pin+0x256>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000271a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000271e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002722:	30 19       	mov	r9,1
80002724:	f2 08 09 48 	lsl	r8,r9,r8
80002728:	10 99       	mov	r9,r8
8000272a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000272e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002730:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002734:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002738:	30 19       	mov	r9,1
8000273a:	f2 08 09 48 	lsl	r8,r9,r8
8000273e:	10 99       	mov	r9,r8
80002740:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002744:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002746:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000274a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000274e:	30 19       	mov	r9,1
80002750:	f2 08 09 48 	lsl	r8,r9,r8
80002754:	10 99       	mov	r9,r8
80002756:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000275a:	91 d9       	st.w	r8[0x34],r9
		break;
8000275c:	c0 38       	rjmp	80002762 <gpio_enable_module_pin+0x256>
#endif

	default:
		return GPIO_INVALID_ARGUMENT;
8000275e:	30 18       	mov	r8,1
80002760:	c0 d8       	rjmp	8000277a <gpio_enable_module_pin+0x26e>
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002762:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002766:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000276a:	30 19       	mov	r9,1
8000276c:	f2 08 09 48 	lsl	r8,r9,r8
80002770:	10 99       	mov	r9,r8
80002772:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002776:	91 29       	st.w	r8[0x8],r9

	return GPIO_SUCCESS;
80002778:	30 08       	mov	r8,0
}
8000277a:	10 9c       	mov	r12,r8
8000277c:	2f dd       	sub	sp,-12
8000277e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002782:	00 00       	add	r0,r0
80002784:	80 00       	ld.sh	r0,r0[0x0]
80002786:	66 00       	ld.w	r0,r3[0x0]

80002788 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80002788:	eb cd 40 80 	pushm	r7,lr
8000278c:	1a 97       	mov	r7,sp
8000278e:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002790:	e1 b8 00 00 	mfsr	r8,0x0
80002794:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80002798:	d3 03       	ssrf	0x10

	return flags;
8000279a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000279e:	10 9c       	mov	r12,r8
800027a0:	2f fd       	sub	sp,-4
800027a2:	e3 cd 80 80 	ldm	sp++,r7,pc

800027a6 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800027a6:	eb cd 40 80 	pushm	r7,lr
800027aa:	1a 97       	mov	r7,sp
800027ac:	20 1d       	sub	sp,4
800027ae:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800027b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800027b6:	e6 18 00 01 	andh	r8,0x1,COH
800027ba:	5f 08       	sreq	r8
800027bc:	5c 58       	castu.b	r8
}
800027be:	10 9c       	mov	r12,r8
800027c0:	2f fd       	sub	sp,-4
800027c2:	e3 cd 80 80 	ldm	sp++,r7,pc
800027c6:	d7 03       	nop

800027c8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
800027c8:	eb cd 40 80 	pushm	r7,lr
800027cc:	1a 97       	mov	r7,sp
800027ce:	20 1d       	sub	sp,4
800027d0:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800027d4:	ee fc ff fc 	ld.w	r12,r7[-4]
800027d8:	f0 1f 00 05 	mcall	800027ec <cpu_irq_restore+0x24>
800027dc:	18 98       	mov	r8,r12
800027de:	58 08       	cp.w	r8,0
800027e0:	c0 20       	breq	800027e4 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
800027e2:	d5 03       	csrf	0x10
   }

	barrier();
}
800027e4:	2f fd       	sub	sp,-4
800027e6:	e3 cd 80 80 	ldm	sp++,r7,pc
800027ea:	00 00       	add	r0,r0
800027ec:	80 00       	ld.sh	r0,r0[0x0]
800027ee:	27 a6       	sub	r6,122

800027f0 <pdca_get_handler>:

#include "compiler.h"
#include "pdca.h"

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
800027f0:	eb cd 40 80 	pushm	r7,lr
800027f4:	1a 97       	mov	r7,sp
800027f6:	20 2d       	sub	sp,8
800027f8:	18 98       	mov	r8,r12
800027fa:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
800027fe:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80002802:	a7 68       	lsl	r8,0x6
80002804:	e0 38 00 00 	sub	r8,65536
80002808:	ef 48 ff fc 	st.w	r7[-4],r8

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
8000280c:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80002810:	30 68       	mov	r8,6
80002812:	f0 09 18 00 	cp.b	r9,r8
80002816:	e0 88 00 04 	brls	8000281e <pdca_get_handler+0x2e>
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
8000281a:	3f f8       	mov	r8,-1
8000281c:	c0 38       	rjmp	80002822 <pdca_get_handler+0x32>
	}

	return pdca_channel;
8000281e:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002822:	10 9c       	mov	r12,r8
80002824:	2f ed       	sub	sp,-8
80002826:	e3 cd 80 80 	ldm	sp++,r7,pc
8000282a:	d7 03       	nop

8000282c <pdca_init_channel>:

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
8000282c:	eb cd 40 80 	pushm	r7,lr
80002830:	1a 97       	mov	r7,sp
80002832:	20 4d       	sub	sp,16
80002834:	18 98       	mov	r8,r12
80002836:	ef 4b ff f0 	st.w	r7[-16],r11
8000283a:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000283e:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002842:	10 9c       	mov	r12,r8
80002844:	f0 1f 00 29 	mcall	800028e8 <pdca_init_channel+0xbc>
80002848:	18 98       	mov	r8,r12
			pdca_ch_number);
8000284a:	ef 48 ff f8 	st.w	r7[-8],r8

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
8000284e:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002852:	10 9c       	mov	r12,r8
80002854:	f0 1f 00 26 	mcall	800028ec <pdca_init_channel+0xc0>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80002858:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000285c:	10 9c       	mov	r12,r8
8000285e:	f0 1f 00 25 	mcall	800028f0 <pdca_init_channel+0xc4>
	
	irqflags_t flags = cpu_irq_save();
80002862:	f0 1f 00 25 	mcall	800028f4 <pdca_init_channel+0xc8>
80002866:	18 98       	mov	r8,r12
80002868:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->mar = (uint32_t)opt->addr;
8000286c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002870:	70 08       	ld.w	r8,r8[0x0]
80002872:	10 99       	mov	r9,r8
80002874:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002878:	91 09       	st.w	r8[0x0],r9
	pdca_channel->tcr = opt->size;
8000287a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000287e:	70 19       	ld.w	r9,r8[0x4]
80002880:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002884:	91 29       	st.w	r8[0x8],r9
	pdca_channel->psr = opt->pid;
80002886:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000288a:	70 49       	ld.w	r9,r8[0x10]
8000288c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002890:	91 19       	st.w	r8[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
80002892:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002896:	70 28       	ld.w	r8,r8[0x8]
80002898:	10 99       	mov	r9,r8
8000289a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000289e:	91 39       	st.w	r8[0xc],r9
	pdca_channel->tcrr = opt->r_size;
800028a0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800028a4:	70 39       	ld.w	r9,r8[0xc]
800028a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028aa:	91 49       	st.w	r8[0x10],r9
	pdca_channel->mr =
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
800028ac:	ee f8 ff f0 	ld.w	r8,r7[-16]
800028b0:	f1 38 00 18 	ld.ub	r8,r8[24]
800028b4:	a3 68       	lsl	r8,0x2
800028b6:	10 99       	mov	r9,r8
800028b8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800028bc:	70 58       	ld.w	r8,r8[0x14]
800028be:	10 49       	or	r9,r8
	pdca_channel->mar = (uint32_t)opt->addr;
	pdca_channel->tcr = opt->size;
	pdca_channel->psr = opt->pid;
	pdca_channel->marr = (uint32_t)opt->r_addr;
	pdca_channel->tcrr = opt->r_size;
	pdca_channel->mr =
800028c0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028c4:	91 69       	st.w	r8[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
800028c6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028ca:	e0 69 01 00 	mov	r9,256
800028ce:	91 59       	st.w	r8[0x14],r9
	pdca_channel->isr;
800028d0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028d4:	70 b8       	ld.w	r8,r8[0x2c]
	
	cpu_irq_restore(flags);
800028d6:	ee fc ff fc 	ld.w	r12,r7[-4]
800028da:	f0 1f 00 08 	mcall	800028f8 <pdca_init_channel+0xcc>

	return PDCA_SUCCESS;
800028de:	30 08       	mov	r8,0
}
800028e0:	10 9c       	mov	r12,r8
800028e2:	2f cd       	sub	sp,-16
800028e4:	e3 cd 80 80 	ldm	sp++,r7,pc
800028e8:	80 00       	ld.sh	r0,r0[0x0]
800028ea:	27 f0       	sub	r0,127
800028ec:	80 00       	ld.sh	r0,r0[0x0]
800028ee:	29 5c       	sub	r12,-107
800028f0:	80 00       	ld.sh	r0,r0[0x0]
800028f2:	29 dc       	sub	r12,-99
800028f4:	80 00       	ld.sh	r0,r0[0x0]
800028f6:	27 88       	sub	r8,120
800028f8:	80 00       	ld.sh	r0,r0[0x0]
800028fa:	27 c8       	sub	r8,124

800028fc <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
800028fc:	eb cd 40 80 	pushm	r7,lr
80002900:	1a 97       	mov	r7,sp
80002902:	20 2d       	sub	sp,8
80002904:	18 98       	mov	r8,r12
80002906:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000290a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000290e:	10 9c       	mov	r12,r8
80002910:	f0 1f 00 06 	mcall	80002928 <pdca_disable+0x2c>
80002914:	18 98       	mov	r8,r12
			pdca_ch_number);
80002916:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
8000291a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000291e:	30 29       	mov	r9,2
80002920:	91 59       	st.w	r8[0x14],r9
}
80002922:	2f ed       	sub	sp,-8
80002924:	e3 cd 80 80 	ldm	sp++,r7,pc
80002928:	80 00       	ld.sh	r0,r0[0x0]
8000292a:	27 f0       	sub	r0,127

8000292c <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
8000292c:	eb cd 40 80 	pushm	r7,lr
80002930:	1a 97       	mov	r7,sp
80002932:	20 2d       	sub	sp,8
80002934:	18 98       	mov	r8,r12
80002936:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000293a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000293e:	10 9c       	mov	r12,r8
80002940:	f0 1f 00 06 	mcall	80002958 <pdca_enable+0x2c>
80002944:	18 98       	mov	r8,r12
			pdca_ch_number);
80002946:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
8000294a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000294e:	30 19       	mov	r9,1
80002950:	91 59       	st.w	r8[0x14],r9
}
80002952:	2f ed       	sub	sp,-8
80002954:	e3 cd 80 80 	ldm	sp++,r7,pc
80002958:	80 00       	ld.sh	r0,r0[0x0]
8000295a:	27 f0       	sub	r0,127

8000295c <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
8000295c:	eb cd 40 80 	pushm	r7,lr
80002960:	1a 97       	mov	r7,sp
80002962:	20 3d       	sub	sp,12
80002964:	18 98       	mov	r8,r12
80002966:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000296a:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000296e:	10 9c       	mov	r12,r8
80002970:	f0 1f 00 0c 	mcall	800029a0 <pdca_disable_interrupt_transfer_complete+0x44>
80002974:	18 98       	mov	r8,r12
			pdca_ch_number);
80002976:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
8000297a:	f0 1f 00 0b 	mcall	800029a4 <pdca_disable_interrupt_transfer_complete+0x48>
8000297e:	18 98       	mov	r8,r12
80002980:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80002984:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002988:	30 29       	mov	r9,2
8000298a:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
8000298c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002990:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
80002992:	ee fc ff fc 	ld.w	r12,r7[-4]
80002996:	f0 1f 00 05 	mcall	800029a8 <pdca_disable_interrupt_transfer_complete+0x4c>
}
8000299a:	2f dd       	sub	sp,-12
8000299c:	e3 cd 80 80 	ldm	sp++,r7,pc
800029a0:	80 00       	ld.sh	r0,r0[0x0]
800029a2:	27 f0       	sub	r0,127
800029a4:	80 00       	ld.sh	r0,r0[0x0]
800029a6:	27 88       	sub	r8,120
800029a8:	80 00       	ld.sh	r0,r0[0x0]
800029aa:	27 c8       	sub	r8,124

800029ac <pdca_enable_interrupt_transfer_complete>:

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
800029ac:	eb cd 40 80 	pushm	r7,lr
800029b0:	1a 97       	mov	r7,sp
800029b2:	20 2d       	sub	sp,8
800029b4:	18 98       	mov	r8,r12
800029b6:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800029ba:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800029be:	10 9c       	mov	r12,r8
800029c0:	f0 1f 00 06 	mcall	800029d8 <pdca_enable_interrupt_transfer_complete+0x2c>
800029c4:	18 98       	mov	r8,r12
			pdca_ch_number);
800029c6:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
800029ca:	ee f8 ff fc 	ld.w	r8,r7[-4]
800029ce:	30 29       	mov	r9,2
800029d0:	91 89       	st.w	r8[0x20],r9
}
800029d2:	2f ed       	sub	sp,-8
800029d4:	e3 cd 80 80 	ldm	sp++,r7,pc
800029d8:	80 00       	ld.sh	r0,r0[0x0]
800029da:	27 f0       	sub	r0,127

800029dc <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
800029dc:	eb cd 40 80 	pushm	r7,lr
800029e0:	1a 97       	mov	r7,sp
800029e2:	20 3d       	sub	sp,12
800029e4:	18 98       	mov	r8,r12
800029e6:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800029ea:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800029ee:	10 9c       	mov	r12,r8
800029f0:	f0 1f 00 0c 	mcall	80002a20 <pdca_disable_interrupt_reload_counter_zero+0x44>
800029f4:	18 98       	mov	r8,r12
			pdca_ch_number);
800029f6:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
800029fa:	f0 1f 00 0b 	mcall	80002a24 <pdca_disable_interrupt_reload_counter_zero+0x48>
800029fe:	18 98       	mov	r8,r12
80002a00:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80002a04:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002a08:	30 19       	mov	r9,1
80002a0a:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
80002a0c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002a10:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
80002a12:	ee fc ff fc 	ld.w	r12,r7[-4]
80002a16:	f0 1f 00 05 	mcall	80002a28 <pdca_disable_interrupt_reload_counter_zero+0x4c>
}
80002a1a:	2f dd       	sub	sp,-12
80002a1c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a20:	80 00       	ld.sh	r0,r0[0x0]
80002a22:	27 f0       	sub	r0,127
80002a24:	80 00       	ld.sh	r0,r0[0x0]
80002a26:	27 88       	sub	r8,120
80002a28:	80 00       	ld.sh	r0,r0[0x0]
80002a2a:	27 c8       	sub	r8,124

80002a2c <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80002a2c:	eb cd 40 80 	pushm	r7,lr
80002a30:	1a 97       	mov	r7,sp
80002a32:	20 1d       	sub	sp,4
80002a34:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80002a38:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002a3c:	e6 18 00 01 	andh	r8,0x1,COH
80002a40:	5f 08       	sreq	r8
80002a42:	5c 58       	castu.b	r8
}
80002a44:	10 9c       	mov	r12,r8
80002a46:	2f fd       	sub	sp,-4
80002a48:	e3 cd 80 80 	ldm	sp++,r7,pc

80002a4c <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80002a4c:	eb cd 40 80 	pushm	r7,lr
80002a50:	1a 97       	mov	r7,sp
80002a52:	20 1d       	sub	sp,4
80002a54:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80002a58:	ee fb ff fc 	ld.w	r11,r7[-4]
80002a5c:	30 1c       	mov	r12,1
80002a5e:	f0 1f 00 03 	mcall	80002a68 <sysclk_enable_hsb_module+0x1c>
}
80002a62:	2f fd       	sub	sp,-4
80002a64:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a68:	80 00       	ld.sh	r0,r0[0x0]
80002a6a:	52 18       	stdsp	sp[0x84],r8

80002a6c <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80002a6c:	eb cd 40 80 	pushm	r7,lr
80002a70:	1a 97       	mov	r7,sp
80002a72:	20 1d       	sub	sp,4
80002a74:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80002a78:	ee fb ff fc 	ld.w	r11,r7[-4]
80002a7c:	30 2c       	mov	r12,2
80002a7e:	f0 1f 00 03 	mcall	80002a88 <sysclk_enable_pba_module+0x1c>
}
80002a82:	2f fd       	sub	sp,-4
80002a84:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a88:	80 00       	ld.sh	r0,r0[0x0]
80002a8a:	52 18       	stdsp	sp[0x84],r8

80002a8c <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80002a8c:	eb cd 40 80 	pushm	r7,lr
80002a90:	1a 97       	mov	r7,sp
80002a92:	20 1d       	sub	sp,4
80002a94:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80002a98:	ee fb ff fc 	ld.w	r11,r7[-4]
80002a9c:	30 3c       	mov	r12,3
80002a9e:	f0 1f 00 03 	mcall	80002aa8 <sysclk_enable_pbb_module+0x1c>
}
80002aa2:	2f fd       	sub	sp,-4
80002aa4:	e3 cd 80 80 	ldm	sp++,r7,pc
80002aa8:	80 00       	ld.sh	r0,r0[0x0]
80002aaa:	52 18       	stdsp	sp[0x84],r8

80002aac <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80002aac:	eb cd 40 80 	pushm	r7,lr
80002ab0:	1a 97       	mov	r7,sp
80002ab2:	20 1d       	sub	sp,4
80002ab4:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80002ab8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002abc:	fe 58 38 00 	cp.w	r8,-51200
80002ac0:	e0 80 00 8a 	breq	80002bd4 <sysclk_enable_peripheral_clock+0x128>
80002ac4:	e0 8b 00 33 	brhi	80002b2a <sysclk_enable_peripheral_clock+0x7e>
80002ac8:	fe 58 14 00 	cp.w	r8,-60416
80002acc:	c6 80       	breq	80002b9c <sysclk_enable_peripheral_clock+0xf0>
80002ace:	e0 8b 00 18 	brhi	80002afe <sysclk_enable_peripheral_clock+0x52>
80002ad2:	fe 48 14 00 	cp.w	r8,-125952
80002ad6:	e0 80 00 be 	breq	80002c52 <sysclk_enable_peripheral_clock+0x1a6>
80002ada:	e0 8b 00 0b 	brhi	80002af0 <sysclk_enable_peripheral_clock+0x44>
80002ade:	fe 48 00 00 	cp.w	r8,-131072
80002ae2:	e0 80 00 ad 	breq	80002c3c <sysclk_enable_peripheral_clock+0x190>
80002ae6:	fe 48 10 00 	cp.w	r8,-126976
80002aea:	e0 80 00 b0 	breq	80002c4a <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002aee:	cb 98       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002af0:	fe 58 00 00 	cp.w	r8,-65536
80002af4:	c4 90       	breq	80002b86 <sysclk_enable_peripheral_clock+0xda>
80002af6:	fe 58 10 00 	cp.w	r8,-61440
80002afa:	c4 d0       	breq	80002b94 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002afc:	cb 28       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002afe:	fe 58 20 00 	cp.w	r8,-57344
80002b02:	c5 90       	breq	80002bb4 <sysclk_enable_peripheral_clock+0x108>
80002b04:	e0 8b 00 09 	brhi	80002b16 <sysclk_enable_peripheral_clock+0x6a>
80002b08:	fe 58 18 00 	cp.w	r8,-59392
80002b0c:	c4 c0       	breq	80002ba4 <sysclk_enable_peripheral_clock+0xf8>
80002b0e:	fe 58 1c 00 	cp.w	r8,-58368
80002b12:	c4 d0       	breq	80002bac <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002b14:	ca 68       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002b16:	fe 58 30 00 	cp.w	r8,-53248
80002b1a:	c5 50       	breq	80002bc4 <sysclk_enable_peripheral_clock+0x118>
80002b1c:	fe 58 34 00 	cp.w	r8,-52224
80002b20:	c5 60       	breq	80002bcc <sysclk_enable_peripheral_clock+0x120>
80002b22:	fe 58 28 00 	cp.w	r8,-55296
80002b26:	c4 b0       	breq	80002bbc <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002b28:	c9 c8       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002b2a:	fe 58 50 00 	cp.w	r8,-45056
80002b2e:	c6 b0       	breq	80002c04 <sysclk_enable_peripheral_clock+0x158>
80002b30:	e0 8b 00 15 	brhi	80002b5a <sysclk_enable_peripheral_clock+0xae>
80002b34:	fe 58 44 00 	cp.w	r8,-48128
80002b38:	c5 a0       	breq	80002bec <sysclk_enable_peripheral_clock+0x140>
80002b3a:	e0 8b 00 09 	brhi	80002b4c <sysclk_enable_peripheral_clock+0xa0>
80002b3e:	fe 58 3c 00 	cp.w	r8,-50176
80002b42:	c4 d0       	breq	80002bdc <sysclk_enable_peripheral_clock+0x130>
80002b44:	fe 58 40 00 	cp.w	r8,-49152
80002b48:	c4 e0       	breq	80002be4 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002b4a:	c8 b8       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002b4c:	fe 58 48 00 	cp.w	r8,-47104
80002b50:	c5 20       	breq	80002bf4 <sysclk_enable_peripheral_clock+0x148>
80002b52:	fe 58 4c 00 	cp.w	r8,-46080
80002b56:	c5 30       	breq	80002bfc <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002b58:	c8 48       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002b5a:	fe 58 5c 00 	cp.w	r8,-41984
80002b5e:	c5 f0       	breq	80002c1c <sysclk_enable_peripheral_clock+0x170>
80002b60:	e0 8b 00 09 	brhi	80002b72 <sysclk_enable_peripheral_clock+0xc6>
80002b64:	fe 58 54 00 	cp.w	r8,-44032
80002b68:	c5 20       	breq	80002c0c <sysclk_enable_peripheral_clock+0x160>
80002b6a:	fe 58 58 00 	cp.w	r8,-43008
80002b6e:	c5 30       	breq	80002c14 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002b70:	c7 88       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002b72:	fe 58 64 00 	cp.w	r8,-39936
80002b76:	c5 b0       	breq	80002c2c <sysclk_enable_peripheral_clock+0x180>
80002b78:	fe 58 68 00 	cp.w	r8,-38912
80002b7c:	c5 c0       	breq	80002c34 <sysclk_enable_peripheral_clock+0x188>
80002b7e:	fe 58 60 00 	cp.w	r8,-40960
80002b82:	c5 10       	breq	80002c24 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002b84:	c6 e8       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80002b86:	30 4c       	mov	r12,4
80002b88:	f0 1f 00 38 	mcall	80002c68 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80002b8c:	30 0c       	mov	r12,0
80002b8e:	f0 1f 00 38 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002b92:	c6 78       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80002b94:	30 1c       	mov	r12,1
80002b96:	f0 1f 00 36 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002b9a:	c6 38       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80002b9c:	30 2c       	mov	r12,2
80002b9e:	f0 1f 00 34 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002ba2:	c5 f8       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80002ba4:	30 3c       	mov	r12,3
80002ba6:	f0 1f 00 32 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002baa:	c5 b8       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80002bac:	30 4c       	mov	r12,4
80002bae:	f0 1f 00 30 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bb2:	c5 78       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80002bb4:	30 5c       	mov	r12,5
80002bb6:	f0 1f 00 2e 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bba:	c5 38       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80002bbc:	30 6c       	mov	r12,6
80002bbe:	f0 1f 00 2c 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bc2:	c4 f8       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80002bc4:	30 7c       	mov	r12,7
80002bc6:	f0 1f 00 2a 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bca:	c4 b8       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80002bcc:	30 8c       	mov	r12,8
80002bce:	f0 1f 00 28 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bd2:	c4 78       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80002bd4:	30 9c       	mov	r12,9
80002bd6:	f0 1f 00 26 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bda:	c4 38       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80002bdc:	30 ac       	mov	r12,10
80002bde:	f0 1f 00 24 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002be2:	c3 f8       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80002be4:	30 bc       	mov	r12,11
80002be6:	f0 1f 00 22 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bea:	c3 b8       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80002bec:	30 cc       	mov	r12,12
80002bee:	f0 1f 00 20 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bf2:	c3 78       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80002bf4:	30 dc       	mov	r12,13
80002bf6:	f0 1f 00 1e 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002bfa:	c3 38       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80002bfc:	30 ec       	mov	r12,14
80002bfe:	f0 1f 00 1c 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002c02:	c2 f8       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80002c04:	30 fc       	mov	r12,15
80002c06:	f0 1f 00 1a 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002c0a:	c2 b8       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80002c0c:	31 0c       	mov	r12,16
80002c0e:	f0 1f 00 18 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002c12:	c2 78       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80002c14:	31 1c       	mov	r12,17
80002c16:	f0 1f 00 16 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002c1a:	c2 38       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80002c1c:	31 2c       	mov	r12,18
80002c1e:	f0 1f 00 14 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002c22:	c1 f8       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80002c24:	31 3c       	mov	r12,19
80002c26:	f0 1f 00 12 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002c2a:	c1 b8       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80002c2c:	31 4c       	mov	r12,20
80002c2e:	f0 1f 00 10 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002c32:	c1 78       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80002c34:	31 5c       	mov	r12,21
80002c36:	f0 1f 00 0e 	mcall	80002c6c <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002c3a:	c1 38       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80002c3c:	30 3c       	mov	r12,3
80002c3e:	f0 1f 00 0b 	mcall	80002c68 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80002c42:	30 0c       	mov	r12,0
80002c44:	f0 1f 00 0b 	mcall	80002c70 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002c48:	c0 c8       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80002c4a:	30 1c       	mov	r12,1
80002c4c:	f0 1f 00 09 	mcall	80002c70 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002c50:	c0 88       	rjmp	80002c60 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80002c52:	30 0c       	mov	r12,0
80002c54:	f0 1f 00 05 	mcall	80002c68 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80002c58:	30 2c       	mov	r12,2
80002c5a:	f0 1f 00 06 	mcall	80002c70 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002c5e:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80002c60:	2f fd       	sub	sp,-4
80002c62:	e3 cd 80 80 	ldm	sp++,r7,pc
80002c66:	00 00       	add	r0,r0
80002c68:	80 00       	ld.sh	r0,r0[0x0]
80002c6a:	2a 4c       	sub	r12,-92
80002c6c:	80 00       	ld.sh	r0,r0[0x0]
80002c6e:	2a 6c       	sub	r12,-90
80002c70:	80 00       	ld.sh	r0,r0[0x0]
80002c72:	2a 8c       	sub	r12,-88

80002c74 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80002c74:	eb cd 40 80 	pushm	r7,lr
80002c78:	1a 97       	mov	r7,sp
80002c7a:	20 cd       	sub	sp,48
80002c7c:	ef 4c ff d4 	st.w	r7[-44],r12
80002c80:	ef 4b ff d0 	st.w	r7[-48],r11
80002c84:	ee f8 ff d4 	ld.w	r8,r7[-44]
80002c88:	ef 48 ff dc 	st.w	r7[-36],r8
80002c8c:	ee f8 ff d0 	ld.w	r8,r7[-48]
80002c90:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80002c94:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c98:	58 18       	cp.w	r8,1
80002c9a:	c2 11       	brne	80002cdc <ioport_set_pin_dir+0x68>
80002c9c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002ca0:	ef 48 ff e0 	st.w	r7[-32],r8
80002ca4:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002ca8:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80002cac:	ee f8 ff e4 	ld.w	r8,r7[-28]
80002cb0:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80002cb2:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80002cb6:	ee f8 ff e8 	ld.w	r8,r7[-24]
80002cba:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80002cbc:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80002cc0:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002cc4:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80002cc8:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002ccc:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002cd0:	30 1a       	mov	r10,1
80002cd2:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80002cd6:	f1 49 00 44 	st.w	r8[68],r9
80002cda:	c2 48       	rjmp	80002d22 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80002cdc:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002ce0:	58 08       	cp.w	r8,0
80002ce2:	c2 01       	brne	80002d22 <ioport_set_pin_dir+0xae>
80002ce4:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002ce8:	ef 48 ff f0 	st.w	r7[-16],r8
80002cec:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002cf0:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80002cf4:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cf8:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80002cfa:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80002cfe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d02:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80002d04:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80002d08:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002d0c:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80002d10:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002d14:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002d18:	30 1a       	mov	r10,1
80002d1a:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80002d1e:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80002d22:	2f 4d       	sub	sp,-48
80002d24:	e3 cd 80 80 	ldm	sp++,r7,pc

80002d28 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80002d28:	eb cd 40 80 	pushm	r7,lr
80002d2c:	1a 97       	mov	r7,sp
80002d2e:	20 cd       	sub	sp,48
80002d30:	ef 4c ff d4 	st.w	r7[-44],r12
80002d34:	16 98       	mov	r8,r11
80002d36:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80002d3a:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80002d3e:	ee f9 ff d4 	ld.w	r9,r7[-44]
80002d42:	ef 49 ff dc 	st.w	r7[-36],r9
80002d46:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80002d4a:	ef 39 ff db 	ld.ub	r9,r7[-37]
80002d4e:	30 08       	mov	r8,0
80002d50:	f0 09 18 00 	cp.b	r9,r8
80002d54:	c2 10       	breq	80002d96 <ioport_set_pin_level+0x6e>
80002d56:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002d5a:	ef 48 ff e0 	st.w	r7[-32],r8
80002d5e:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002d62:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80002d66:	ee f8 ff e4 	ld.w	r8,r7[-28]
80002d6a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80002d6c:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80002d70:	ee f8 ff e8 	ld.w	r8,r7[-24]
80002d74:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80002d76:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80002d7a:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002d7e:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80002d82:	ee f9 ff ec 	ld.w	r9,r7[-20]
80002d86:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002d8a:	30 1a       	mov	r10,1
80002d8c:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80002d90:	f1 49 00 54 	st.w	r8[84],r9
80002d94:	c2 08       	rjmp	80002dd4 <ioport_set_pin_level+0xac>
80002d96:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002d9a:	ef 48 ff f0 	st.w	r7[-16],r8
80002d9e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002da2:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80002da6:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002daa:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80002dac:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80002db0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002db4:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80002db6:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80002dba:	ee f9 ff dc 	ld.w	r9,r7[-36]
80002dbe:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80002dc2:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002dc6:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80002dca:	30 1a       	mov	r10,1
80002dcc:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80002dd0:	f1 49 00 58 	st.w	r8[88],r9
}
80002dd4:	2f 4d       	sub	sp,-48
80002dd6:	e3 cd 80 80 	ldm	sp++,r7,pc

80002dda <spi_get>:
 * \param spi Base address of the SPI instance.
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
80002dda:	eb cd 40 80 	pushm	r7,lr
80002dde:	1a 97       	mov	r7,sp
80002de0:	20 1d       	sub	sp,4
80002de2:	ef 4c ff fc 	st.w	r7[-4],r12
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80002de6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dea:	70 28       	ld.w	r8,r8[0x8]
80002dec:	5c 88       	casts.h	r8
}
80002dee:	10 9c       	mov	r12,r8
80002df0:	2f fd       	sub	sp,-4
80002df2:	e3 cd 80 80 	ldm	sp++,r7,pc
80002df6:	d7 03       	nop

80002df8 <com_spi_interrupt_handler>:


motor_values_t speed_1;

ISR(com_spi_interrupt_handler, AVR32_SPI_IRQ_GROUP, SPI_ARDU_IRQ_LEVEL)
{
80002df8:	eb cd 40 80 	pushm	r7,lr
80002dfc:	1a 97       	mov	r7,sp
80002dfe:	20 8d       	sub	sp,32
	pdca_disable(PDCA_CHANNEL_SPI_RX);
80002e00:	30 0c       	mov	r12,0
80002e02:	f0 1f 00 3f 	mcall	80002efc <com_spi_interrupt_handler+0x104>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
80002e06:	30 1c       	mov	r12,1
80002e08:	f0 1f 00 3d 	mcall	80002efc <com_spi_interrupt_handler+0x104>
	pdca_channel_options_t pdca_opt;
	pdca_opt.transfer_size	= PDCA_TRANSFER_SIZE_BYTE;
80002e0c:	30 08       	mov	r8,0
80002e0e:	ef 48 ff f4 	st.w	r7[-12],r8
	pdca_opt.etrig			= false;
80002e12:	30 08       	mov	r8,0
80002e14:	ef 68 ff f8 	st.b	r7[-8],r8
	pdca_opt.r_addr			= NULL;
80002e18:	30 08       	mov	r8,0
80002e1a:	ef 48 ff e8 	st.w	r7[-24],r8
	pdca_opt.r_size			= 0;
80002e1e:	30 08       	mov	r8,0
80002e20:	ef 48 ff ec 	st.w	r7[-20],r8

	uint8_t cmd = spi_get(SPI_ARDU);
80002e24:	fe 7c 3c 00 	mov	r12,-50176
80002e28:	f0 1f 00 36 	mcall	80002f00 <com_spi_interrupt_handler+0x108>
80002e2c:	18 98       	mov	r8,r12
80002e2e:	5c 88       	casts.h	r8
80002e30:	ef 68 ff ff 	st.b	r7[-1],r8
	switch (cmd)
80002e34:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80002e38:	58 18       	cp.w	r8,1
80002e3a:	c0 50       	breq	80002e44 <com_spi_interrupt_handler+0x4c>
80002e3c:	e0 48 00 99 	cp.w	r8,153
80002e40:	c2 e0       	breq	80002e9c <com_spi_interrupt_handler+0xa4>
80002e42:	c5 88       	rjmp	80002ef2 <com_spi_interrupt_handler+0xfa>
	{
		case SPI_CMD_EULER_COORD:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
80002e44:	30 38       	mov	r8,3
80002e46:	ef 48 ff f0 	st.w	r7[-16],r8
			pdca_opt.addr			= (void *)&app_euler;
80002e4a:	4a f8       	lddpc	r8,80002f04 <com_spi_interrupt_handler+0x10c>
80002e4c:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_NUM_BYTES;
80002e50:	30 68       	mov	r8,6
80002e52:	ef 48 ff e4 	st.w	r7[-28],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
80002e56:	ee c8 00 20 	sub	r8,r7,32
80002e5a:	10 9b       	mov	r11,r8
80002e5c:	30 0c       	mov	r12,0
80002e5e:	f0 1f 00 2b 	mcall	80002f08 <com_spi_interrupt_handler+0x110>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
80002e62:	30 f8       	mov	r8,15
80002e64:	ef 48 ff f0 	st.w	r7[-16],r8
			pdca_opt.addr			= (void *)&sensor_euler;
80002e68:	4a 98       	lddpc	r8,80002f0c <com_spi_interrupt_handler+0x114>
80002e6a:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_NUM_BYTES;
80002e6e:	30 68       	mov	r8,6
80002e70:	ef 48 ff e4 	st.w	r7[-28],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
80002e74:	ee c8 00 20 	sub	r8,r7,32
80002e78:	10 9b       	mov	r11,r8
80002e7a:	30 1c       	mov	r12,1
80002e7c:	f0 1f 00 23 	mcall	80002f08 <com_spi_interrupt_handler+0x110>
			
			MACRO_DIS_SPI_RX_INTR;
80002e80:	fe 78 3c 00 	mov	r8,-50176
80002e84:	30 19       	mov	r9,1
80002e86:	91 69       	st.w	r8[0x18],r9
			
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_TX);
80002e88:	30 1c       	mov	r12,1
80002e8a:	f0 1f 00 22 	mcall	80002f10 <com_spi_interrupt_handler+0x118>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
80002e8e:	30 0c       	mov	r12,0
80002e90:	f0 1f 00 21 	mcall	80002f14 <com_spi_interrupt_handler+0x11c>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
80002e94:	30 1c       	mov	r12,1
80002e96:	f0 1f 00 20 	mcall	80002f14 <com_spi_interrupt_handler+0x11c>
			break;
80002e9a:	c2 c8       	rjmp	80002ef2 <com_spi_interrupt_handler+0xfa>
		case SPI_CMD_MOTOR_DEBUG:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
80002e9c:	30 38       	mov	r8,3
80002e9e:	ef 48 ff f0 	st.w	r7[-16],r8
			pdca_opt.addr			= (void *)&speed_1;
80002ea2:	49 e8       	lddpc	r8,80002f18 <com_spi_interrupt_handler+0x120>
80002ea4:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_NUM_BYTES;
80002ea8:	30 68       	mov	r8,6
80002eaa:	ef 48 ff e4 	st.w	r7[-28],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
80002eae:	ee c8 00 20 	sub	r8,r7,32
80002eb2:	10 9b       	mov	r11,r8
80002eb4:	30 0c       	mov	r12,0
80002eb6:	f0 1f 00 15 	mcall	80002f08 <com_spi_interrupt_handler+0x110>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
80002eba:	30 f8       	mov	r8,15
80002ebc:	ef 48 ff f0 	st.w	r7[-16],r8
			pdca_opt.addr			= (void *)&esc_timer_compare_values;
80002ec0:	49 78       	lddpc	r8,80002f1c <com_spi_interrupt_handler+0x124>
80002ec2:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_opt.size			= SPI_CMD_MOTOR_DEBUG_NUM_BYTES;
80002ec6:	30 88       	mov	r8,8
80002ec8:	ef 48 ff e4 	st.w	r7[-28],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
80002ecc:	ee c8 00 20 	sub	r8,r7,32
80002ed0:	10 9b       	mov	r11,r8
80002ed2:	30 1c       	mov	r12,1
80002ed4:	f0 1f 00 0d 	mcall	80002f08 <com_spi_interrupt_handler+0x110>
			
			MACRO_DIS_SPI_RX_INTR;
80002ed8:	fe 78 3c 00 	mov	r8,-50176
80002edc:	30 19       	mov	r9,1
80002ede:	91 69       	st.w	r8[0x18],r9
			
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_TX);
80002ee0:	30 1c       	mov	r12,1
80002ee2:	f0 1f 00 0c 	mcall	80002f10 <com_spi_interrupt_handler+0x118>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
80002ee6:	30 0c       	mov	r12,0
80002ee8:	f0 1f 00 0b 	mcall	80002f14 <com_spi_interrupt_handler+0x11c>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
80002eec:	30 1c       	mov	r12,1
80002eee:	f0 1f 00 0a 	mcall	80002f14 <com_spi_interrupt_handler+0x11c>
		case SPI_CMD_SET_WRITE:
			break;
		default:
			break;
	}
};
80002ef2:	2f 8d       	sub	sp,-32
80002ef4:	e3 cd 40 80 	ldm	sp++,r7,lr
80002ef8:	d6 03       	rete
80002efa:	00 00       	add	r0,r0
80002efc:	80 00       	ld.sh	r0,r0[0x0]
80002efe:	28 fc       	sub	r12,-113
80002f00:	80 00       	ld.sh	r0,r0[0x0]
80002f02:	2d da       	sub	r10,-35
80002f04:	00 00       	add	r0,r0
80002f06:	01 1c       	ld.sh	r12,r0++
80002f08:	80 00       	ld.sh	r0,r0[0x0]
80002f0a:	28 2c       	sub	r12,-126
80002f0c:	00 00       	add	r0,r0
80002f0e:	01 34       	ld.ub	r4,r0++
80002f10:	80 00       	ld.sh	r0,r0[0x0]
80002f12:	29 ac       	sub	r12,-102
80002f14:	80 00       	ld.sh	r0,r0[0x0]
80002f16:	29 2c       	sub	r12,-110
80002f18:	00 00       	add	r0,r0
80002f1a:	01 24       	ld.uh	r4,r0++
80002f1c:	00 00       	add	r0,r0
80002f1e:	01 64       	ld.uh	r4,--r0

80002f20 <com_pdca_interrupt_handler>:

ISR(com_pdca_interrupt_handler, AVR32_PDCA_IRQ_GROUP, PDCA_IRQ_LEVEL)
{
80002f20:	eb cd 40 80 	pushm	r7,lr
80002f24:	1a 97       	mov	r7,sp
	pdca_disable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_TX);
80002f26:	30 1c       	mov	r12,1
80002f28:	f0 1f 00 08 	mcall	80002f48 <com_pdca_interrupt_handler+0x28>
	pdca_disable(PDCA_CHANNEL_SPI_RX);
80002f2c:	30 0c       	mov	r12,0
80002f2e:	f0 1f 00 08 	mcall	80002f4c <com_pdca_interrupt_handler+0x2c>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
80002f32:	30 1c       	mov	r12,1
80002f34:	f0 1f 00 06 	mcall	80002f4c <com_pdca_interrupt_handler+0x2c>
	MACRO_EN_SPI_RX_INTR;
80002f38:	fe 78 3c 00 	mov	r8,-50176
80002f3c:	30 19       	mov	r9,1
80002f3e:	91 59       	st.w	r8[0x14],r9
};
80002f40:	e3 cd 40 80 	ldm	sp++,r7,lr
80002f44:	d6 03       	rete
80002f46:	00 00       	add	r0,r0
80002f48:	80 00       	ld.sh	r0,r0[0x0]
80002f4a:	29 5c       	sub	r12,-107
80002f4c:	80 00       	ld.sh	r0,r0[0x0]
80002f4e:	28 fc       	sub	r12,-113

80002f50 <com_spi_init>:

spi_status_t com_spi_init(void)
{
80002f50:	eb cd 40 80 	pushm	r7,lr
80002f54:	1a 97       	mov	r7,sp
80002f56:	20 1d       	sub	sp,4
	ioport_set_pin_dir(MISO_REG,IOPORT_DIR_OUTPUT);
80002f58:	30 1b       	mov	r11,1
80002f5a:	30 0c       	mov	r12,0
80002f5c:	f0 1f 00 24 	mcall	80002fec <com_spi_init+0x9c>
	ioport_set_pin_dir(MOSI_REG,IOPORT_DIR_INPUT);
80002f60:	30 0b       	mov	r11,0
80002f62:	30 1c       	mov	r12,1
80002f64:	f0 1f 00 22 	mcall	80002fec <com_spi_init+0x9c>
	ioport_set_pin_dir(SCK_REG, IOPORT_DIR_INPUT);
80002f68:	30 0b       	mov	r11,0
80002f6a:	30 2c       	mov	r12,2
80002f6c:	f0 1f 00 20 	mcall	80002fec <com_spi_init+0x9c>
	ioport_set_pin_level(MISO_REG,IOPORT_PIN_LEVEL_LOW);
80002f70:	30 0b       	mov	r11,0
80002f72:	30 0c       	mov	r12,0
80002f74:	f0 1f 00 1f 	mcall	80002ff0 <com_spi_init+0xa0>
	
	static const gpio_map_t SPI_GPIO_MAP =	{{MISO_REG, 0},{MOSI_REG, 0},{SCK_REG,0}};	 //TODO: DEFINE FUNCTION_A 0
	gpio_enable_module(SPI_GPIO_MAP,3);
80002f78:	30 3b       	mov	r11,3
80002f7a:	49 fc       	lddpc	r12,80002ff4 <com_spi_init+0xa4>
80002f7c:	f0 1f 00 1f 	mcall	80002ff8 <com_spi_init+0xa8>
	
	sysclk_enable_peripheral_clock(SPI_ARDU);
80002f80:	fe 7c 3c 00 	mov	r12,-50176
80002f84:	f0 1f 00 1e 	mcall	80002ffc <com_spi_init+0xac>
	
	spi_initSlave(SPI_ARDU,8,SPI_MODE_0);
80002f88:	30 0a       	mov	r10,0
80002f8a:	30 8b       	mov	r11,8
80002f8c:	fe 7c 3c 00 	mov	r12,-50176
80002f90:	f0 1f 00 1c 	mcall	80003000 <com_spi_init+0xb0>
	
	
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002f94:	e1 b8 00 00 	mfsr	r8,0x0
80002f98:	10 9c       	mov	r12,r8
80002f9a:	f0 1f 00 1b 	mcall	80003004 <com_spi_init+0xb4>
80002f9e:	18 98       	mov	r8,r12
80002fa0:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) cpu_irq_disable();
80002fa4:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80002fa8:	30 08       	mov	r8,0
80002faa:	f0 09 18 00 	cp.b	r9,r8
80002fae:	c0 20       	breq	80002fb2 <com_spi_init+0x62>
80002fb0:	d3 03       	ssrf	0x10
	
	irq_register_handler(com_spi_interrupt_handler, AVR32_SPI_IRQ, SPI_ARDU_IRQ_LEVEL);
80002fb2:	30 1a       	mov	r10,1
80002fb4:	e0 6b 01 20 	mov	r11,288
80002fb8:	49 4c       	lddpc	r12,80003008 <com_spi_init+0xb8>
80002fba:	f0 1f 00 15 	mcall	8000300c <com_spi_init+0xbc>
	
	sysclk_enable_peripheral_clock(&AVR32_PDCA);
80002fbe:	fe 7c 00 00 	mov	r12,-65536
80002fc2:	f0 1f 00 0f 	mcall	80002ffc <com_spi_init+0xac>
	irq_register_handler(com_pdca_interrupt_handler, PDCA_IRQ_NR, PDCA_IRQ_LEVEL);
80002fc6:	30 1a       	mov	r10,1
80002fc8:	36 1b       	mov	r11,97
80002fca:	49 2c       	lddpc	r12,80003010 <com_spi_init+0xc0>
80002fcc:	f0 1f 00 10 	mcall	8000300c <com_spi_init+0xbc>
	
	MACRO_EN_SPI_RX_INTR;
80002fd0:	fe 78 3c 00 	mov	r8,-50176
80002fd4:	30 19       	mov	r9,1
80002fd6:	91 59       	st.w	r8[0x14],r9
	
	
	spi_enable(SPI_ARDU);
80002fd8:	fe 7c 3c 00 	mov	r12,-50176
80002fdc:	f0 1f 00 0e 	mcall	80003014 <com_spi_init+0xc4>
	cpu_irq_enable();
80002fe0:	d5 03       	csrf	0x10
	
	return SPI_OK;
80002fe2:	30 08       	mov	r8,0
}
80002fe4:	10 9c       	mov	r12,r8
80002fe6:	2f fd       	sub	sp,-4
80002fe8:	e3 cd 80 80 	ldm	sp++,r7,pc
80002fec:	80 00       	ld.sh	r0,r0[0x0]
80002fee:	2c 74       	sub	r4,-57
80002ff0:	80 00       	ld.sh	r0,r0[0x0]
80002ff2:	2d 28       	sub	r8,-46
80002ff4:	80 00       	ld.sh	r0,r0[0x0]
80002ff6:	66 20       	ld.w	r0,r3[0x8]
80002ff8:	80 00       	ld.sh	r0,r0[0x0]
80002ffa:	24 9c       	sub	r12,73
80002ffc:	80 00       	ld.sh	r0,r0[0x0]
80002ffe:	2a ac       	sub	r12,-86
80003000:	80 00       	ld.sh	r0,r0[0x0]
80003002:	53 f4       	stdsp	sp[0xfc],r4
80003004:	80 00       	ld.sh	r0,r0[0x0]
80003006:	2a 2c       	sub	r12,-94
80003008:	80 00       	ld.sh	r0,r0[0x0]
8000300a:	2d f8       	sub	r8,-33
8000300c:	80 00       	ld.sh	r0,r0[0x0]
8000300e:	5c 4c       	abs	r12
80003010:	80 00       	ld.sh	r0,r0[0x0]
80003012:	2f 20       	sub	r0,-14
80003014:	80 00       	ld.sh	r0,r0[0x0]
80003016:	54 7e       	stdsp	sp[0x11c],lr

80003018 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80003018:	eb cd 40 80 	pushm	r7,lr
8000301c:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
8000301e:	e0 68 0e 00 	mov	r8,3584
80003022:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80003026:	10 9c       	mov	r12,r8
80003028:	e3 cd 80 80 	ldm	sp++,r7,pc

8000302c <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
8000302c:	eb cd 40 80 	pushm	r7,lr
80003030:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80003032:	f0 1f 00 04 	mcall	80003040 <sysclk_get_pba_hz+0x14>
80003036:	18 98       	mov	r8,r12
80003038:	a3 88       	lsr	r8,0x2
}
8000303a:	10 9c       	mov	r12,r8
8000303c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003040:	80 00       	ld.sh	r0,r0[0x0]
80003042:	30 18       	mov	r8,1

80003044 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80003044:	eb cd 40 80 	pushm	r7,lr
80003048:	1a 97       	mov	r7,sp
8000304a:	20 1d       	sub	sp,4
8000304c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80003050:	ee fb ff fc 	ld.w	r11,r7[-4]
80003054:	30 1c       	mov	r12,1
80003056:	f0 1f 00 03 	mcall	80003060 <sysclk_enable_hsb_module+0x1c>
}
8000305a:	2f fd       	sub	sp,-4
8000305c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003060:	80 00       	ld.sh	r0,r0[0x0]
80003062:	52 18       	stdsp	sp[0x84],r8

80003064 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003064:	eb cd 40 80 	pushm	r7,lr
80003068:	1a 97       	mov	r7,sp
8000306a:	20 1d       	sub	sp,4
8000306c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003070:	ee fb ff fc 	ld.w	r11,r7[-4]
80003074:	30 2c       	mov	r12,2
80003076:	f0 1f 00 03 	mcall	80003080 <sysclk_enable_pba_module+0x1c>
}
8000307a:	2f fd       	sub	sp,-4
8000307c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003080:	80 00       	ld.sh	r0,r0[0x0]
80003082:	52 18       	stdsp	sp[0x84],r8

80003084 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80003084:	eb cd 40 80 	pushm	r7,lr
80003088:	1a 97       	mov	r7,sp
8000308a:	20 1d       	sub	sp,4
8000308c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003090:	ee fb ff fc 	ld.w	r11,r7[-4]
80003094:	30 3c       	mov	r12,3
80003096:	f0 1f 00 03 	mcall	800030a0 <sysclk_enable_pbb_module+0x1c>
}
8000309a:	2f fd       	sub	sp,-4
8000309c:	e3 cd 80 80 	ldm	sp++,r7,pc
800030a0:	80 00       	ld.sh	r0,r0[0x0]
800030a2:	52 18       	stdsp	sp[0x84],r8

800030a4 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
800030a4:	eb cd 40 80 	pushm	r7,lr
800030a8:	1a 97       	mov	r7,sp
800030aa:	20 1d       	sub	sp,4
800030ac:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
800030b0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800030b4:	fe 58 38 00 	cp.w	r8,-51200
800030b8:	e0 80 00 8a 	breq	800031cc <sysclk_enable_peripheral_clock+0x128>
800030bc:	e0 8b 00 33 	brhi	80003122 <sysclk_enable_peripheral_clock+0x7e>
800030c0:	fe 58 14 00 	cp.w	r8,-60416
800030c4:	c6 80       	breq	80003194 <sysclk_enable_peripheral_clock+0xf0>
800030c6:	e0 8b 00 18 	brhi	800030f6 <sysclk_enable_peripheral_clock+0x52>
800030ca:	fe 48 14 00 	cp.w	r8,-125952
800030ce:	e0 80 00 be 	breq	8000324a <sysclk_enable_peripheral_clock+0x1a6>
800030d2:	e0 8b 00 0b 	brhi	800030e8 <sysclk_enable_peripheral_clock+0x44>
800030d6:	fe 48 00 00 	cp.w	r8,-131072
800030da:	e0 80 00 ad 	breq	80003234 <sysclk_enable_peripheral_clock+0x190>
800030de:	fe 48 10 00 	cp.w	r8,-126976
800030e2:	e0 80 00 b0 	breq	80003242 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800030e6:	cb 98       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800030e8:	fe 58 00 00 	cp.w	r8,-65536
800030ec:	c4 90       	breq	8000317e <sysclk_enable_peripheral_clock+0xda>
800030ee:	fe 58 10 00 	cp.w	r8,-61440
800030f2:	c4 d0       	breq	8000318c <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800030f4:	cb 28       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800030f6:	fe 58 20 00 	cp.w	r8,-57344
800030fa:	c5 90       	breq	800031ac <sysclk_enable_peripheral_clock+0x108>
800030fc:	e0 8b 00 09 	brhi	8000310e <sysclk_enable_peripheral_clock+0x6a>
80003100:	fe 58 18 00 	cp.w	r8,-59392
80003104:	c4 c0       	breq	8000319c <sysclk_enable_peripheral_clock+0xf8>
80003106:	fe 58 1c 00 	cp.w	r8,-58368
8000310a:	c4 d0       	breq	800031a4 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000310c:	ca 68       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000310e:	fe 58 30 00 	cp.w	r8,-53248
80003112:	c5 50       	breq	800031bc <sysclk_enable_peripheral_clock+0x118>
80003114:	fe 58 34 00 	cp.w	r8,-52224
80003118:	c5 60       	breq	800031c4 <sysclk_enable_peripheral_clock+0x120>
8000311a:	fe 58 28 00 	cp.w	r8,-55296
8000311e:	c4 b0       	breq	800031b4 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003120:	c9 c8       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003122:	fe 58 50 00 	cp.w	r8,-45056
80003126:	c6 b0       	breq	800031fc <sysclk_enable_peripheral_clock+0x158>
80003128:	e0 8b 00 15 	brhi	80003152 <sysclk_enable_peripheral_clock+0xae>
8000312c:	fe 58 44 00 	cp.w	r8,-48128
80003130:	c5 a0       	breq	800031e4 <sysclk_enable_peripheral_clock+0x140>
80003132:	e0 8b 00 09 	brhi	80003144 <sysclk_enable_peripheral_clock+0xa0>
80003136:	fe 58 3c 00 	cp.w	r8,-50176
8000313a:	c4 d0       	breq	800031d4 <sysclk_enable_peripheral_clock+0x130>
8000313c:	fe 58 40 00 	cp.w	r8,-49152
80003140:	c4 e0       	breq	800031dc <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003142:	c8 b8       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003144:	fe 58 48 00 	cp.w	r8,-47104
80003148:	c5 20       	breq	800031ec <sysclk_enable_peripheral_clock+0x148>
8000314a:	fe 58 4c 00 	cp.w	r8,-46080
8000314e:	c5 30       	breq	800031f4 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003150:	c8 48       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003152:	fe 58 5c 00 	cp.w	r8,-41984
80003156:	c5 f0       	breq	80003214 <sysclk_enable_peripheral_clock+0x170>
80003158:	e0 8b 00 09 	brhi	8000316a <sysclk_enable_peripheral_clock+0xc6>
8000315c:	fe 58 54 00 	cp.w	r8,-44032
80003160:	c5 20       	breq	80003204 <sysclk_enable_peripheral_clock+0x160>
80003162:	fe 58 58 00 	cp.w	r8,-43008
80003166:	c5 30       	breq	8000320c <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003168:	c7 88       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000316a:	fe 58 64 00 	cp.w	r8,-39936
8000316e:	c5 b0       	breq	80003224 <sysclk_enable_peripheral_clock+0x180>
80003170:	fe 58 68 00 	cp.w	r8,-38912
80003174:	c5 c0       	breq	8000322c <sysclk_enable_peripheral_clock+0x188>
80003176:	fe 58 60 00 	cp.w	r8,-40960
8000317a:	c5 10       	breq	8000321c <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000317c:	c6 e8       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
8000317e:	30 4c       	mov	r12,4
80003180:	f0 1f 00 38 	mcall	80003260 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80003184:	30 0c       	mov	r12,0
80003186:	f0 1f 00 38 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000318a:	c6 78       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
8000318c:	30 1c       	mov	r12,1
8000318e:	f0 1f 00 36 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003192:	c6 38       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80003194:	30 2c       	mov	r12,2
80003196:	f0 1f 00 34 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000319a:	c5 f8       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
8000319c:	30 3c       	mov	r12,3
8000319e:	f0 1f 00 32 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800031a2:	c5 b8       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
800031a4:	30 4c       	mov	r12,4
800031a6:	f0 1f 00 30 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800031aa:	c5 78       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
800031ac:	30 5c       	mov	r12,5
800031ae:	f0 1f 00 2e 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800031b2:	c5 38       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
800031b4:	30 6c       	mov	r12,6
800031b6:	f0 1f 00 2c 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800031ba:	c4 f8       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
800031bc:	30 7c       	mov	r12,7
800031be:	f0 1f 00 2a 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800031c2:	c4 b8       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
800031c4:	30 8c       	mov	r12,8
800031c6:	f0 1f 00 28 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800031ca:	c4 78       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
800031cc:	30 9c       	mov	r12,9
800031ce:	f0 1f 00 26 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800031d2:	c4 38       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
800031d4:	30 ac       	mov	r12,10
800031d6:	f0 1f 00 24 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800031da:	c3 f8       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
800031dc:	30 bc       	mov	r12,11
800031de:	f0 1f 00 22 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800031e2:	c3 b8       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
800031e4:	30 cc       	mov	r12,12
800031e6:	f0 1f 00 20 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800031ea:	c3 78       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
800031ec:	30 dc       	mov	r12,13
800031ee:	f0 1f 00 1e 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800031f2:	c3 38       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
800031f4:	30 ec       	mov	r12,14
800031f6:	f0 1f 00 1c 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800031fa:	c2 f8       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
800031fc:	30 fc       	mov	r12,15
800031fe:	f0 1f 00 1a 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003202:	c2 b8       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80003204:	31 0c       	mov	r12,16
80003206:	f0 1f 00 18 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000320a:	c2 78       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
8000320c:	31 1c       	mov	r12,17
8000320e:	f0 1f 00 16 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003212:	c2 38       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80003214:	31 2c       	mov	r12,18
80003216:	f0 1f 00 14 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000321a:	c1 f8       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
8000321c:	31 3c       	mov	r12,19
8000321e:	f0 1f 00 12 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003222:	c1 b8       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80003224:	31 4c       	mov	r12,20
80003226:	f0 1f 00 10 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000322a:	c1 78       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
8000322c:	31 5c       	mov	r12,21
8000322e:	f0 1f 00 0e 	mcall	80003264 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003232:	c1 38       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80003234:	30 3c       	mov	r12,3
80003236:	f0 1f 00 0b 	mcall	80003260 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
8000323a:	30 0c       	mov	r12,0
8000323c:	f0 1f 00 0b 	mcall	80003268 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003240:	c0 c8       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80003242:	30 1c       	mov	r12,1
80003244:	f0 1f 00 09 	mcall	80003268 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003248:	c0 88       	rjmp	80003258 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
8000324a:	30 0c       	mov	r12,0
8000324c:	f0 1f 00 05 	mcall	80003260 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80003250:	30 2c       	mov	r12,2
80003252:	f0 1f 00 06 	mcall	80003268 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003256:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80003258:	2f fd       	sub	sp,-4
8000325a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000325e:	00 00       	add	r0,r0
80003260:	80 00       	ld.sh	r0,r0[0x0]
80003262:	30 44       	mov	r4,4
80003264:	80 00       	ld.sh	r0,r0[0x0]
80003266:	30 64       	mov	r4,6
80003268:	80 00       	ld.sh	r0,r0[0x0]
8000326a:	30 84       	mov	r4,8

8000326c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
8000326c:	eb cd 40 80 	pushm	r7,lr
80003270:	1a 97       	mov	r7,sp
80003272:	20 cd       	sub	sp,48
80003274:	ef 4c ff d4 	st.w	r7[-44],r12
80003278:	ef 4b ff d0 	st.w	r7[-48],r11
8000327c:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003280:	ef 48 ff dc 	st.w	r7[-36],r8
80003284:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003288:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
8000328c:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003290:	58 18       	cp.w	r8,1
80003292:	c2 11       	brne	800032d4 <ioport_set_pin_dir+0x68>
80003294:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003298:	ef 48 ff e0 	st.w	r7[-32],r8
8000329c:	ee f8 ff e0 	ld.w	r8,r7[-32]
800032a0:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800032a4:	ee f8 ff e4 	ld.w	r8,r7[-28]
800032a8:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800032aa:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800032ae:	ee f8 ff e8 	ld.w	r8,r7[-24]
800032b2:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800032b4:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800032b8:	ee f9 ff dc 	ld.w	r9,r7[-36]
800032bc:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800032c0:	ee f9 ff ec 	ld.w	r9,r7[-20]
800032c4:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800032c8:	30 1a       	mov	r10,1
800032ca:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800032ce:	f1 49 00 44 	st.w	r8[68],r9
800032d2:	c2 48       	rjmp	8000331a <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
800032d4:	ee f8 ff d8 	ld.w	r8,r7[-40]
800032d8:	58 08       	cp.w	r8,0
800032da:	c2 01       	brne	8000331a <ioport_set_pin_dir+0xae>
800032dc:	ee f8 ff dc 	ld.w	r8,r7[-36]
800032e0:	ef 48 ff f0 	st.w	r7[-16],r8
800032e4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800032e8:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800032ec:	ee f8 ff f4 	ld.w	r8,r7[-12]
800032f0:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800032f2:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800032f6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800032fa:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800032fc:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003300:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003304:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003308:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000330c:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003310:	30 1a       	mov	r10,1
80003312:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003316:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
8000331a:	2f 4d       	sub	sp,-48
8000331c:	e3 cd 80 80 	ldm	sp++,r7,pc

80003320 <motor_init>:



// initializes the motor-functions, setting timer-preferences, etc. ...
void motor_init(void) //TODO: static?
{
80003320:	eb cd 40 80 	pushm	r7,lr
80003324:	1a 97       	mov	r7,sp
80003326:	20 4d       	sub	sp,16
	//set-up the pins of all ESC
	ioport_set_pin_dir(ESC_BL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003328:	30 1b       	mov	r11,1
8000332a:	31 5c       	mov	r12,21
8000332c:	f0 1f 00 c0 	mcall	8000362c <motor_init+0x30c>
	ioport_set_pin_dir(ESC_BR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003330:	30 1b       	mov	r11,1
80003332:	31 6c       	mov	r12,22
80003334:	f0 1f 00 be 	mcall	8000362c <motor_init+0x30c>
	ioport_set_pin_dir(ESC_FL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003338:	30 1b       	mov	r11,1
8000333a:	31 ac       	mov	r12,26
8000333c:	f0 1f 00 bc 	mcall	8000362c <motor_init+0x30c>
	ioport_set_pin_dir(ESC_FR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003340:	30 1b       	mov	r11,1
80003342:	31 bc       	mov	r12,27
80003344:	f0 1f 00 ba 	mcall	8000362c <motor_init+0x30c>
	
	
	//enable clock for timer
	sysclk_enable_peripheral_clock(TIMER_ESC);
80003348:	fe 7c 50 00 	mov	r12,-45056
8000334c:	f0 1f 00 b9 	mcall	80003630 <motor_init+0x310>
		{ESC_FL__SIGNAL_PIN, ESC_FL__SIGNAL_PER_FUNC},
		{ESC_FR__SIGNAL_PIN, ESC_FR__SIGNAL_PER_FUNC},
		{ESC_BL__SIGNAL_PIN, ESC_BL__SIGNAL_PER_FUNC},
		{ESC_BR__SIGNAL_PIN, ESC_BR__SIGNAL_PER_FUNC}
												};
	gpio_enable_module(TIMER_GPIO_MAP,4);
80003350:	30 4b       	mov	r11,4
80003352:	fe fc 02 e2 	ld.w	r12,pc[738]
80003356:	f0 1f 00 b9 	mcall	80003638 <motor_init+0x318>

	
	//timer-channel ESC__TIMER_USED_CHANNEL1 (x = channel = [0/1/2])
	tc_waveform_opt_t wf_opt;
	wf_opt.acpa = TC_EVT_EFFECT_CLEAR; //clear TIOAx on RA-Compare [Duty-Cycle]
8000335a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000335e:	30 29       	mov	r9,2
80003360:	f1 d9 d2 02 	bfins	r8,r9,0x10,0x2
80003364:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.acpc = TC_EVT_EFFECT_SET; //set TIOAx on RC-Compare [Frequency]
80003368:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000336c:	30 19       	mov	r9,1
8000336e:	f1 d9 d2 42 	bfins	r8,r9,0x12,0x2
80003372:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aeevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOAx
80003376:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000337a:	30 09       	mov	r9,0
8000337c:	f1 d9 d2 82 	bfins	r8,r9,0x14,0x2
80003380:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOAx
80003384:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003388:	30 09       	mov	r9,0
8000338a:	f1 d9 d2 c2 	bfins	r8,r9,0x16,0x2
8000338e:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.bcpb = TC_EVT_EFFECT_CLEAR; //set TIOBx on RB-Compare [Duty-Cycle]
80003392:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003396:	30 29       	mov	r9,2
80003398:	f1 d9 d3 02 	bfins	r8,r9,0x18,0x2
8000339c:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bcpc = TC_EVT_EFFECT_SET; //clear TIOBx on RC-Compare [Frequency]
800033a0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800033a4:	30 19       	mov	r9,1
800033a6:	f1 d9 d3 42 	bfins	r8,r9,0x1a,0x2
800033aa:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.beevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOBx
800033ae:	ee f8 ff f8 	ld.w	r8,r7[-8]
800033b2:	30 09       	mov	r9,0
800033b4:	f1 d9 d3 82 	bfins	r8,r9,0x1c,0x2
800033b8:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOBx
800033bc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800033c0:	30 09       	mov	r9,0
800033c2:	f1 d9 d3 c2 	bfins	r8,r9,0x1e,0x2
800033c6:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.burst = TC_BURST_NOT_GATED; //no burst
800033ca:	ee f8 ff f8 	ld.w	r8,r7[-8]
800033ce:	30 09       	mov	r9,0
800033d0:	f1 d9 d0 82 	bfins	r8,r9,0x4,0x2
800033d4:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL1; //timer-channel
800033d8:	30 08       	mov	r8,0
800033da:	ef 48 ff f4 	st.w	r7[-12],r8
	wf_opt.clki = TC_CLOCK_RISING_EDGE; //count on rising-edge
800033de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800033e2:	30 09       	mov	r9,0
800033e4:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
800033e8:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcdis = false; //counter clock disable on RC-Compare: false
800033ec:	ee f8 ff f8 	ld.w	r8,r7[-8]
800033f0:	30 09       	mov	r9,0
800033f2:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
800033f6:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcstop = false; //counter clock stop on RC-Compare: false
800033fa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800033fe:	30 09       	mov	r9,0
80003400:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80003404:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevt = TC_EXT_EVENT_SEL_XC0_OUTPUT; //TIOBx not as Input
80003408:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000340c:	30 19       	mov	r9,1
8000340e:	f1 d9 d1 42 	bfins	r8,r9,0xa,0x2
80003412:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevtedg = TC_SEL_NO_EDGE; //external event edge selection
80003416:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000341a:	30 09       	mov	r9,0
8000341c:	f1 d9 d1 02 	bfins	r8,r9,0x8,0x2
80003420:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.enetrg = false; //event-trigger enable: false
80003424:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003428:	30 09       	mov	r9,0
8000342a:	f1 d9 d1 81 	bfins	r8,r9,0xc,0x1
8000342e:	ef 48 ff f8 	st.w	r7[-8],r8
	//TIMER_CLOCK1 32 KHz oscillator clock (CLK_32K)
	//TIMER_CLOCK2 PBA Clock / 2
	//TIMER_CLOCK3 PBA Clock / 8
	//TIMER_CLOCK4 PBA Clock / 32
	//TIMER_CLOCK5 PBA Clock / 128
	wf_opt.tcclks = TC_CLOCK_SOURCE_TC3; // --> prescaler = 8
80003432:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003436:	30 29       	mov	r9,2
80003438:	f1 d9 d0 03 	bfins	r8,r9,0x0,0x3
8000343c:	ef 48 ff f8 	st.w	r7[-8],r8
	
	
	//timer-values are calculated on base of (variable) pba-clock (pba_c)
	esc_timer_values.period =  sysclk_get_pba_hz()/2000; //ticks for one (periode=4ms): pba_c/2000 = pba_c/(8/4*1000) = pba_c/(prescaler/periode)
80003440:	f0 1f 00 7f 	mcall	8000363c <motor_init+0x31c>
80003444:	18 99       	mov	r9,r12
80003446:	e0 68 4d d3 	mov	r8,19923
8000344a:	ea 18 10 62 	orh	r8,0x1062
8000344e:	f2 08 06 48 	mulu.d	r8,r9,r8
80003452:	f2 08 16 07 	lsr	r8,r9,0x7
80003456:	10 99       	mov	r9,r8
80003458:	4f a8       	lddpc	r8,80003640 <motor_init+0x320>
8000345a:	91 09       	st.w	r8[0x0],r9
	esc_timer_values.max = esc_timer_values.period/2; //ticks for fastest-signal (2ms)
8000345c:	4f 98       	lddpc	r8,80003640 <motor_init+0x320>
8000345e:	70 08       	ld.w	r8,r8[0x0]
80003460:	f0 09 16 1f 	lsr	r9,r8,0x1f
80003464:	f2 08 00 08 	add	r8,r9,r8
80003468:	a1 58       	asr	r8,0x1
8000346a:	10 99       	mov	r9,r8
8000346c:	4f 58       	lddpc	r8,80003640 <motor_init+0x320>
8000346e:	91 29       	st.w	r8[0x8],r9
	esc_timer_values.min = esc_timer_values.period/4; //ticks for slowest-signal (1ms)
80003470:	4f 48       	lddpc	r8,80003640 <motor_init+0x320>
80003472:	70 08       	ld.w	r8,r8[0x0]
80003474:	f0 c9 ff fd 	sub	r9,r8,-3
80003478:	58 08       	cp.w	r8,0
8000347a:	f2 08 17 50 	movlt	r8,r9
8000347e:	a3 48       	asr	r8,0x2
80003480:	10 99       	mov	r9,r8
80003482:	4f 08       	lddpc	r8,80003640 <motor_init+0x320>
80003484:	91 19       	st.w	r8[0x4],r9
	esc_timer_values.max_motorspeed = esc_timer_values.max - esc_timer_values.min; //[0; max_motorspeed] = interval for controller
80003486:	4e f8       	lddpc	r8,80003640 <motor_init+0x320>
80003488:	70 29       	ld.w	r9,r8[0x8]
8000348a:	4e e8       	lddpc	r8,80003640 <motor_init+0x320>
8000348c:	70 18       	ld.w	r8,r8[0x4]
8000348e:	10 19       	sub	r9,r8
80003490:	4e c8       	lddpc	r8,80003640 <motor_init+0x320>
80003492:	91 39       	st.w	r8[0xc],r9
	
	
	
	
	
	wf_opt.wavsel = TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER;
80003494:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003498:	30 29       	mov	r9,2
8000349a:	f1 d9 d1 a2 	bfins	r8,r9,0xd,0x2
8000349e:	ef 48 ff f8 	st.w	r7[-8],r8
	tc_init_waveform(TIMER_ESC, &wf_opt); //init waveform, timer-channel=ESC__TIMER_USED_CHANNEL1
800034a2:	ee c8 00 0c 	sub	r8,r7,12
800034a6:	10 9b       	mov	r11,r8
800034a8:	fe 7c 50 00 	mov	r12,-45056
800034ac:	f0 1f 00 66 	mcall	80003644 <motor_init+0x324>
	
	
	//edit for channel 1
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
800034b0:	30 18       	mov	r8,1
800034b2:	ef 48 ff f4 	st.w	r7[-12],r8
	tc_init_waveform(TIMER_ESC, &wf_opt);
800034b6:	ee c8 00 0c 	sub	r8,r7,12
800034ba:	10 9b       	mov	r11,r8
800034bc:	fe 7c 50 00 	mov	r12,-45056
800034c0:	f0 1f 00 61 	mcall	80003644 <motor_init+0x324>
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
800034c4:	30 08       	mov	r8,0
800034c6:	ef 48 ff fc 	st.w	r7[-4],r8
800034ca:	c0 e8       	rjmp	800034e6 <motor_init+0x1c6>
	{
		esc_timer_compare_values[i] = esc_timer_values.min;
800034cc:	ee fa ff fc 	ld.w	r10,r7[-4]
800034d0:	4d c8       	lddpc	r8,80003640 <motor_init+0x320>
800034d2:	70 18       	ld.w	r8,r8[0x4]
800034d4:	5c 88       	casts.h	r8
800034d6:	4d d9       	lddpc	r9,80003648 <motor_init+0x328>
800034d8:	f2 0a 0a 18 	st.h	r9[r10<<0x1],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
	tc_init_waveform(TIMER_ESC, &wf_opt);
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
800034dc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800034e0:	2f f8       	sub	r8,-1
800034e2:	ef 48 ff fc 	st.w	r7[-4],r8
800034e6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800034ea:	58 38       	cp.w	r8,3
800034ec:	fe 98 ff f0 	brls	800034cc <motor_init+0x1ac>
		esc_timer_compare_values[i] = esc_timer_values.min;
	}
	
	
	//set pwm-frequency
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.period);
800034f0:	4d 48       	lddpc	r8,80003640 <motor_init+0x320>
800034f2:	70 08       	ld.w	r8,r8[0x0]
800034f4:	5c 88       	casts.h	r8
800034f6:	5c 78       	castu.h	r8
800034f8:	10 9a       	mov	r10,r8
800034fa:	30 0b       	mov	r11,0
800034fc:	fe 7c 50 00 	mov	r12,-45056
80003500:	f0 1f 00 53 	mcall	8000364c <motor_init+0x32c>
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.period);
80003504:	4c f8       	lddpc	r8,80003640 <motor_init+0x320>
80003506:	70 08       	ld.w	r8,r8[0x0]
80003508:	5c 88       	casts.h	r8
8000350a:	5c 78       	castu.h	r8
8000350c:	10 9a       	mov	r10,r8
8000350e:	30 1b       	mov	r11,1
80003510:	fe 7c 50 00 	mov	r12,-45056
80003514:	f0 1f 00 4e 	mcall	8000364c <motor_init+0x32c>
	
	//pre-fill
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
80003518:	4c a8       	lddpc	r8,80003640 <motor_init+0x320>
8000351a:	70 18       	ld.w	r8,r8[0x4]
8000351c:	5c 88       	casts.h	r8
8000351e:	5c 78       	castu.h	r8
80003520:	10 9a       	mov	r10,r8
80003522:	30 0b       	mov	r11,0
80003524:	fe 7c 50 00 	mov	r12,-45056
80003528:	f0 1f 00 4a 	mcall	80003650 <motor_init+0x330>
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
8000352c:	4c 58       	lddpc	r8,80003640 <motor_init+0x320>
8000352e:	70 18       	ld.w	r8,r8[0x4]
80003530:	5c 88       	casts.h	r8
80003532:	5c 78       	castu.h	r8
80003534:	10 9a       	mov	r10,r8
80003536:	30 1b       	mov	r11,1
80003538:	fe 7c 50 00 	mov	r12,-45056
8000353c:	f0 1f 00 45 	mcall	80003650 <motor_init+0x330>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
80003540:	4c 08       	lddpc	r8,80003640 <motor_init+0x320>
80003542:	70 18       	ld.w	r8,r8[0x4]
80003544:	5c 88       	casts.h	r8
80003546:	5c 78       	castu.h	r8
80003548:	10 9a       	mov	r10,r8
8000354a:	30 0b       	mov	r11,0
8000354c:	fe 7c 50 00 	mov	r12,-45056
80003550:	f0 1f 00 41 	mcall	80003654 <motor_init+0x334>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
80003554:	4b b8       	lddpc	r8,80003640 <motor_init+0x320>
80003556:	70 18       	ld.w	r8,r8[0x4]
80003558:	5c 88       	casts.h	r8
8000355a:	5c 78       	castu.h	r8
8000355c:	10 9a       	mov	r10,r8
8000355e:	30 1b       	mov	r11,1
80003560:	fe 7c 50 00 	mov	r12,-45056
80003564:	f0 1f 00 3c 	mcall	80003654 <motor_init+0x334>

	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL1); //starting timer-channel
80003568:	30 0b       	mov	r11,0
8000356a:	fe 7c 50 00 	mov	r12,-45056
8000356e:	f0 1f 00 3b 	mcall	80003658 <motor_init+0x338>
	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
80003572:	30 1b       	mov	r11,1
80003574:	fe 7c 50 00 	mov	r12,-45056
80003578:	f0 1f 00 38 	mcall	80003658 <motor_init+0x338>
	
	
	
	
	tc_interrupt_t ir_conf;
	ir_conf.covfs = 0; // counter-overflow-interrupt
8000357c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003580:	30 09       	mov	r9,0
80003582:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
80003586:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpas = 0; // RA-compare-interrupt
8000358a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000358e:	30 09       	mov	r9,0
80003590:	f1 d9 d0 41 	bfins	r8,r9,0x2,0x1
80003594:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpbs = 0; // RB-compare-interrupt
80003598:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000359c:	30 09       	mov	r9,0
8000359e:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
800035a2:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpcs = 1; // RC-compare-interrupt
800035a6:	ee f8 ff f0 	ld.w	r8,r7[-16]
800035aa:	30 19       	mov	r9,1
800035ac:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
800035b0:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.etrgs = 0; // external-trigger-interrupt
800035b4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800035b8:	30 09       	mov	r9,0
800035ba:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
800035be:	ef 48 ff f0 	st.w	r7[-16],r8
	//ir_conf.int // function?
	ir_conf.ldras = 0; // RA-load-interrupt
800035c2:	ee f8 ff f0 	ld.w	r8,r7[-16]
800035c6:	30 09       	mov	r9,0
800035c8:	f1 d9 d0 a1 	bfins	r8,r9,0x5,0x1
800035cc:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.ldrbs = 0; // RB-load-interrupt
800035d0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800035d4:	30 09       	mov	r9,0
800035d6:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
800035da:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.lovrs = 0; // load-overrun-interrupt
800035de:	ee f8 ff f0 	ld.w	r8,r7[-16]
800035e2:	30 09       	mov	r9,0
800035e4:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
800035e8:	ef 48 ff f0 	st.w	r7[-16],r8
	
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, &ir_conf);
800035ec:	ee c8 00 10 	sub	r8,r7,16
800035f0:	10 9a       	mov	r10,r8
800035f2:	30 0b       	mov	r11,0
800035f4:	fe 7c 50 00 	mov	r12,-45056
800035f8:	f0 1f 00 19 	mcall	8000365c <motor_init+0x33c>
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, &ir_conf);
800035fc:	ee c8 00 10 	sub	r8,r7,16
80003600:	10 9a       	mov	r10,r8
80003602:	30 1b       	mov	r11,1
80003604:	fe 7c 50 00 	mov	r12,-45056
80003608:	f0 1f 00 15 	mcall	8000365c <motor_init+0x33c>
	
	//Disable_global_interrupt(); //was done previously --> in board_init() (init.c)
	//INTC_init_interrupts(); //initializing hardware-interrupt-controller
	
	//Register the RTC interrupt handler to the interrupt controller
	INTC_register_interrupt(&t_c1_rc_isr, AVR32_TC_IRQ0, AVR32_INTC_INT0);
8000360c:	30 0a       	mov	r10,0
8000360e:	e0 6b 01 c0 	mov	r11,448
80003612:	49 4c       	lddpc	r12,80003660 <motor_init+0x340>
80003614:	f0 1f 00 14 	mcall	80003664 <motor_init+0x344>
	INTC_register_interrupt(&t_c2_rc_isr, AVR32_TC_IRQ1, AVR32_INTC_INT0);
80003618:	30 0a       	mov	r10,0
8000361a:	e0 6b 01 c1 	mov	r11,449
8000361e:	49 3c       	lddpc	r12,80003668 <motor_init+0x348>
80003620:	f0 1f 00 11 	mcall	80003664 <motor_init+0x344>
};
80003624:	2f cd       	sub	sp,-16
80003626:	e3 cd 80 80 	ldm	sp++,r7,pc
8000362a:	00 00       	add	r0,r0
8000362c:	80 00       	ld.sh	r0,r0[0x0]
8000362e:	32 6c       	mov	r12,38
80003630:	80 00       	ld.sh	r0,r0[0x0]
80003632:	30 a4       	mov	r4,10
80003634:	80 00       	ld.sh	r0,r0[0x0]
80003636:	66 38       	ld.w	r8,r3[0xc]
80003638:	80 00       	ld.sh	r0,r0[0x0]
8000363a:	24 9c       	sub	r12,73
8000363c:	80 00       	ld.sh	r0,r0[0x0]
8000363e:	30 2c       	mov	r12,2
80003640:	00 00       	add	r0,r0
80003642:	01 54       	ld.sh	r4,--r0
80003644:	80 00       	ld.sh	r0,r0[0x0]
80003646:	4d 20       	lddpc	r0,8000378c <set_motor_speeds+0x80>
80003648:	00 00       	add	r0,r0
8000364a:	01 64       	ld.uh	r4,--r0
8000364c:	80 00       	ld.sh	r0,r0[0x0]
8000364e:	4f d8       	lddpc	r8,80003840 <get_time_since_last_pid+0x60>
80003650:	80 00       	ld.sh	r0,r0[0x0]
80003652:	4e e8       	lddpc	r8,80003808 <get_time_since_last_pid+0x28>
80003654:	80 00       	ld.sh	r0,r0[0x0]
80003656:	4f 60       	lddpc	r0,8000382c <get_time_since_last_pid+0x4c>
80003658:	80 00       	ld.sh	r0,r0[0x0]
8000365a:	4e 74       	lddpc	r4,800037f4 <get_time_since_last_pid+0x14>
8000365c:	80 00       	ld.sh	r0,r0[0x0]
8000365e:	4b 38       	lddpc	r8,80003728 <set_motor_speeds+0x1c>
80003660:	80 00       	ld.sh	r0,r0[0x0]
80003662:	36 6c       	mov	r12,102
80003664:	80 00       	ld.sh	r0,r0[0x0]
80003666:	5c 4c       	abs	r12
80003668:	80 00       	ld.sh	r0,r0[0x0]
8000366a:	36 bc       	mov	r12,107

8000366c <t_c1_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c1_rc_isr(void)
{
8000366c:	eb cd 40 80 	pushm	r7,lr
80003670:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_A]);
80003672:	48 f8       	lddpc	r8,800036ac <t_c1_rc_isr+0x40>
80003674:	90 08       	ld.sh	r8,r8[0x0]
80003676:	5c 88       	casts.h	r8
80003678:	5c 78       	castu.h	r8
8000367a:	10 9a       	mov	r10,r8
8000367c:	30 0b       	mov	r11,0
8000367e:	fe 7c 50 00 	mov	r12,-45056
80003682:	f0 1f 00 0c 	mcall	800036b0 <t_c1_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_B]);
80003686:	48 a8       	lddpc	r8,800036ac <t_c1_rc_isr+0x40>
80003688:	90 18       	ld.sh	r8,r8[0x2]
8000368a:	5c 88       	casts.h	r8
8000368c:	5c 78       	castu.h	r8
8000368e:	10 9a       	mov	r10,r8
80003690:	30 0b       	mov	r11,0
80003692:	fe 7c 50 00 	mov	r12,-45056
80003696:	f0 1f 00 08 	mcall	800036b4 <t_c1_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL1);
8000369a:	30 0b       	mov	r11,0
8000369c:	fe 7c 50 00 	mov	r12,-45056
800036a0:	f0 1f 00 06 	mcall	800036b8 <t_c1_rc_isr+0x4c>
}
800036a4:	e3 cd 40 80 	ldm	sp++,r7,lr
800036a8:	d6 03       	rete
800036aa:	00 00       	add	r0,r0
800036ac:	00 00       	add	r0,r0
800036ae:	01 64       	ld.uh	r4,--r0
800036b0:	80 00       	ld.sh	r0,r0[0x0]
800036b2:	4e e8       	lddpc	r8,80003868 <get_time_since_last_pid+0x88>
800036b4:	80 00       	ld.sh	r0,r0[0x0]
800036b6:	4f 60       	lddpc	r0,8000388c <get_time_since_last_pid+0xac>
800036b8:	80 00       	ld.sh	r0,r0[0x0]
800036ba:	4e ae       	lddpc	lr,80003860 <get_time_since_last_pid+0x80>

800036bc <t_c2_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c2_rc_isr(void)
{
800036bc:	eb cd 40 80 	pushm	r7,lr
800036c0:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_A]);
800036c2:	48 f8       	lddpc	r8,800036fc <t_c2_rc_isr+0x40>
800036c4:	90 28       	ld.sh	r8,r8[0x4]
800036c6:	5c 88       	casts.h	r8
800036c8:	5c 78       	castu.h	r8
800036ca:	10 9a       	mov	r10,r8
800036cc:	30 1b       	mov	r11,1
800036ce:	fe 7c 50 00 	mov	r12,-45056
800036d2:	f0 1f 00 0c 	mcall	80003700 <t_c2_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_B]);
800036d6:	48 a8       	lddpc	r8,800036fc <t_c2_rc_isr+0x40>
800036d8:	90 38       	ld.sh	r8,r8[0x6]
800036da:	5c 88       	casts.h	r8
800036dc:	5c 78       	castu.h	r8
800036de:	10 9a       	mov	r10,r8
800036e0:	30 1b       	mov	r11,1
800036e2:	fe 7c 50 00 	mov	r12,-45056
800036e6:	f0 1f 00 08 	mcall	80003704 <t_c2_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
800036ea:	30 1b       	mov	r11,1
800036ec:	fe 7c 50 00 	mov	r12,-45056
800036f0:	f0 1f 00 06 	mcall	80003708 <t_c2_rc_isr+0x4c>
}
800036f4:	e3 cd 40 80 	ldm	sp++,r7,lr
800036f8:	d6 03       	rete
800036fa:	00 00       	add	r0,r0
800036fc:	00 00       	add	r0,r0
800036fe:	01 64       	ld.uh	r4,--r0
80003700:	80 00       	ld.sh	r0,r0[0x0]
80003702:	4e e8       	lddpc	r8,800038b8 <get_time_since_last_pid+0xd8>
80003704:	80 00       	ld.sh	r0,r0[0x0]
80003706:	4f 60       	lddpc	r0,800038dc <get_time_since_last_pid+0xfc>
80003708:	80 00       	ld.sh	r0,r0[0x0]
8000370a:	4e ae       	lddpc	lr,800038b0 <get_time_since_last_pid+0xd0>

8000370c <set_motor_speeds>:
// -1 as motor_speed in struct means that the specific speed is not set
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
8000370c:	eb cd 40 80 	pushm	r7,lr
80003710:	1a 97       	mov	r7,sp
80003712:	20 1d       	sub	sp,4
80003714:	ee c8 ff f8 	sub	r8,r7,-8
	for (uint_fast8_t i=0; i<4; ++i)
80003718:	30 09       	mov	r9,0
8000371a:	ef 49 ff fc 	st.w	r7[-4],r9
8000371e:	c3 e8       	rjmp	8000379a <set_motor_speeds+0x8e>
	{
		if (motor_speeds.position[i] != -1)
80003720:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003724:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80003728:	5b f9       	cp.w	r9,-1
8000372a:	c3 30       	breq	80003790 <set_motor_speeds+0x84>
		{
			if (motor_speeds.position[i] < 0) // check underflow
8000372c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003730:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80003734:	58 09       	cp.w	r9,0
80003736:	c0 a4       	brge	8000374a <set_motor_speeds+0x3e>
			{
				esc_timer_compare_values[i] = esc_timer_values.min;
80003738:	ee fb ff fc 	ld.w	r11,r7[-4]
8000373c:	49 c9       	lddpc	r9,800037ac <set_motor_speeds+0xa0>
8000373e:	72 19       	ld.w	r9,r9[0x4]
80003740:	5c 89       	casts.h	r9
80003742:	49 ca       	lddpc	r10,800037b0 <set_motor_speeds+0xa4>
80003744:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
80003748:	c2 48       	rjmp	80003790 <set_motor_speeds+0x84>
			}
			else if (motor_speeds.position[i] > esc_timer_values.max_motorspeed) // check overflow
8000374a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000374e:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80003752:	49 79       	lddpc	r9,800037ac <set_motor_speeds+0xa0>
80003754:	72 39       	ld.w	r9,r9[0xc]
80003756:	12 3a       	cp.w	r10,r9
80003758:	e0 8a 00 0b 	brle	8000376e <set_motor_speeds+0x62>
			{
				esc_timer_compare_values[i] = esc_timer_values.max;
8000375c:	ee fb ff fc 	ld.w	r11,r7[-4]
80003760:	49 39       	lddpc	r9,800037ac <set_motor_speeds+0xa0>
80003762:	72 29       	ld.w	r9,r9[0x8]
80003764:	5c 89       	casts.h	r9
80003766:	49 3a       	lddpc	r10,800037b0 <set_motor_speeds+0xa4>
80003768:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
8000376c:	c1 28       	rjmp	80003790 <set_motor_speeds+0x84>
			}
			else
			{
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
8000376e:	ee fb ff fc 	ld.w	r11,r7[-4]
80003772:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003776:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
8000377a:	f5 d9 b0 10 	bfexts	r10,r9,0x0,0x10
8000377e:	48 c9       	lddpc	r9,800037ac <set_motor_speeds+0xa0>
80003780:	72 19       	ld.w	r9,r9[0x4]
80003782:	5c 89       	casts.h	r9
80003784:	f4 09 00 09 	add	r9,r10,r9
80003788:	5c 89       	casts.h	r9
8000378a:	48 aa       	lddpc	r10,800037b0 <set_motor_speeds+0xa4>
8000378c:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
	for (uint_fast8_t i=0; i<4; ++i)
80003790:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003794:	2f f9       	sub	r9,-1
80003796:	ef 49 ff fc 	st.w	r7[-4],r9
8000379a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000379e:	58 39       	cp.w	r9,3
800037a0:	fe 98 ff c0 	brls	80003720 <set_motor_speeds+0x14>
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
			}
		}
	}
}
800037a4:	2f fd       	sub	sp,-4
800037a6:	e3 cd 80 80 	ldm	sp++,r7,pc
800037aa:	00 00       	add	r0,r0
800037ac:	00 00       	add	r0,r0
800037ae:	01 54       	ld.sh	r4,--r0
800037b0:	00 00       	add	r0,r0
800037b2:	01 64       	ld.uh	r4,--r0

800037b4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800037b4:	eb cd 40 80 	pushm	r7,lr
800037b8:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
800037ba:	e0 68 0e 00 	mov	r8,3584
800037be:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
800037c2:	10 9c       	mov	r12,r8
800037c4:	e3 cd 80 80 	ldm	sp++,r7,pc

800037c8 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
800037c8:	eb cd 40 80 	pushm	r7,lr
800037cc:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
800037ce:	f0 1f 00 04 	mcall	800037dc <sysclk_get_cpu_hz+0x14>
800037d2:	18 98       	mov	r8,r12
800037d4:	a3 88       	lsr	r8,0x2
}
800037d6:	10 9c       	mov	r12,r8
800037d8:	e3 cd 80 80 	ldm	sp++,r7,pc
800037dc:	80 00       	ld.sh	r0,r0[0x0]
800037de:	37 b4       	mov	r4,123

800037e0 <get_time_since_last_pid>:
#include "motor_control.h"



uint_fast32_t get_time_since_last_pid(void)
{
800037e0:	eb cd 40 bf 	pushm	r0-r5,r7,lr
800037e4:	1a 97       	mov	r7,sp
800037e6:	20 ed       	sub	sp,56
	uint_fast32_t count = Get_sys_count();
800037e8:	e1 b8 00 42 	mfsr	r8,0x108
800037ec:	ef 48 ff e8 	st.w	r7[-24],r8
	//Check for an cycle counter overflow
	if(last_cycle_count > count)
800037f0:	4c 58       	lddpc	r8,80003904 <get_time_since_last_pid+0x124>
800037f2:	70 09       	ld.w	r9,r8[0x0]
800037f4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800037f8:	10 39       	cp.w	r9,r8
800037fa:	e0 88 00 45 	brls	80003884 <get_time_since_last_pid+0xa4>
	{
		uint_fast32_t _c = (UINT32_MAX - last_cycle_count) + count;
800037fe:	4c 28       	lddpc	r8,80003904 <get_time_since_last_pid+0x124>
80003800:	70 08       	ld.w	r8,r8[0x0]
80003802:	f0 09 11 ff 	rsub	r9,r8,-1
80003806:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000380a:	f2 08 00 08 	add	r8,r9,r8
8000380e:	ef 48 ff ec 	st.w	r7[-20],r8
		return cpu_cy_2_us(_c, sysclk_get_cpu_hz());
80003812:	f0 1f 00 3e 	mcall	80003908 <get_time_since_last_pid+0x128>
80003816:	18 98       	mov	r8,r12
80003818:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000381c:	ef 49 ff f4 	st.w	r7[-12],r9
80003820:	ef 48 ff f0 	st.w	r7[-16],r8
 *
 * \return the converted number of micro-second.
 */
__always_inline static uint32_t cpu_cy_2_us(unsigned long cy, unsigned long fcpu_hz)
{
  return ((unsigned long long)cy * 1000000 + fcpu_hz-1) / fcpu_hz;
80003824:	ee f0 ff f4 	ld.w	r0,r7[-12]
80003828:	30 01       	mov	r1,0
8000382a:	ee 78 42 40 	mov	r8,1000000
8000382e:	e2 08 02 4a 	mul	r10,r1,r8
80003832:	e0 08 10 00 	mul	r8,r0,0
80003836:	10 0a       	add	r10,r8
80003838:	ee 78 42 40 	mov	r8,1000000
8000383c:	e0 08 06 48 	mulu.d	r8,r0,r8
80003840:	12 0a       	add	r10,r9
80003842:	14 99       	mov	r9,r10
80003844:	ee fa ff f0 	ld.w	r10,r7[-16]
80003848:	ef 4a ff d4 	st.w	r7[-44],r10
8000384c:	30 05       	mov	r5,0
8000384e:	ef 45 ff d0 	st.w	r7[-48],r5
80003852:	ee e4 ff d0 	ld.d	r4,r7[-48]
80003856:	f0 04 00 0a 	add	r10,r8,r4
8000385a:	f2 05 00 4b 	adc	r11,r9,r5
8000385e:	3f f8       	mov	r8,-1
80003860:	3f f9       	mov	r9,-1
80003862:	10 0a       	add	r10,r8
80003864:	f6 09 00 4b 	adc	r11,r11,r9
80003868:	ee f4 ff f0 	ld.w	r4,r7[-16]
8000386c:	ef 44 ff cc 	st.w	r7[-52],r4
80003870:	30 08       	mov	r8,0
80003872:	ef 48 ff c8 	st.w	r7[-56],r8
80003876:	ee e8 ff c8 	ld.d	r8,r7[-56]
8000387a:	f0 1f 00 25 	mcall	8000390c <get_time_since_last_pid+0x12c>
8000387e:	14 98       	mov	r8,r10
80003880:	16 99       	mov	r9,r11
80003882:	c3 d8       	rjmp	800038fc <get_time_since_last_pid+0x11c>
	}
	//No cycle counter overflow
	else
	{
		return cpu_cy_2_us(count-last_cycle_count, sysclk_get_cpu_hz());
80003884:	f0 1f 00 21 	mcall	80003908 <get_time_since_last_pid+0x128>
80003888:	18 98       	mov	r8,r12
8000388a:	49 f9       	lddpc	r9,80003904 <get_time_since_last_pid+0x124>
8000388c:	72 09       	ld.w	r9,r9[0x0]
8000388e:	ee fa ff e8 	ld.w	r10,r7[-24]
80003892:	f4 09 01 09 	sub	r9,r10,r9
80003896:	ef 49 ff fc 	st.w	r7[-4],r9
8000389a:	ef 48 ff f8 	st.w	r7[-8],r8
8000389e:	ee f2 ff fc 	ld.w	r2,r7[-4]
800038a2:	30 03       	mov	r3,0
800038a4:	ee 78 42 40 	mov	r8,1000000
800038a8:	e6 08 02 4a 	mul	r10,r3,r8
800038ac:	e4 08 10 00 	mul	r8,r2,0
800038b0:	10 0a       	add	r10,r8
800038b2:	ee 78 42 40 	mov	r8,1000000
800038b6:	e4 08 06 48 	mulu.d	r8,r2,r8
800038ba:	12 0a       	add	r10,r9
800038bc:	14 99       	mov	r9,r10
800038be:	ee f5 ff f8 	ld.w	r5,r7[-8]
800038c2:	ef 45 ff e4 	st.w	r7[-28],r5
800038c6:	30 04       	mov	r4,0
800038c8:	ef 44 ff e0 	st.w	r7[-32],r4
800038cc:	ee e4 ff e0 	ld.d	r4,r7[-32]
800038d0:	f0 04 00 0a 	add	r10,r8,r4
800038d4:	f2 05 00 4b 	adc	r11,r9,r5
800038d8:	3f f8       	mov	r8,-1
800038da:	3f f9       	mov	r9,-1
800038dc:	10 0a       	add	r10,r8
800038de:	f6 09 00 4b 	adc	r11,r11,r9
800038e2:	ee f4 ff f8 	ld.w	r4,r7[-8]
800038e6:	ef 44 ff dc 	st.w	r7[-36],r4
800038ea:	30 08       	mov	r8,0
800038ec:	ef 48 ff d8 	st.w	r7[-40],r8
800038f0:	ee e8 ff d8 	ld.d	r8,r7[-40]
800038f4:	f0 1f 00 06 	mcall	8000390c <get_time_since_last_pid+0x12c>
800038f8:	14 98       	mov	r8,r10
800038fa:	16 99       	mov	r9,r11
	}
}
800038fc:	10 9c       	mov	r12,r8
800038fe:	2f 2d       	sub	sp,-56
80003900:	e3 cd 80 bf 	ldm	sp++,r0-r5,r7,pc
80003904:	00 00       	add	r0,r0
80003906:	01 40       	ld.w	r0,--r0
80003908:	80 00       	ld.sh	r0,r0[0x0]
8000390a:	37 c8       	mov	r8,124
8000390c:	80 00       	ld.sh	r0,r0[0x0]
8000390e:	5f a8       	srle	r8

80003910 <calculate_actuating_variable>:

//w is set value, x is the actual meassured value	
//w ist Sollwert, x ist Istwert
int_fast32_t calculate_actuating_variable(pid_settings_t _set, int_fast32_t w, int_fast32_t x, pid_tmp *_tmp)
{
80003910:	eb cd 40 c0 	pushm	r6-r7,lr
80003914:	1a 97       	mov	r7,sp
80003916:	20 6d       	sub	sp,24
80003918:	ee c6 ff f4 	sub	r6,r7,-12
8000391c:	ef 4c ff f0 	st.w	r7[-16],r12
80003920:	ef 4b ff ec 	st.w	r7[-20],r11
80003924:	ef 4a ff e8 	st.w	r7[-24],r10
	time_since_start += get_time_since_last_pid();		//Calculation of the Controllers runtime
80003928:	f0 1f 00 3b 	mcall	80003a14 <calculate_actuating_variable+0x104>
8000392c:	18 99       	mov	r9,r12
8000392e:	4b b8       	lddpc	r8,80003a18 <calculate_actuating_variable+0x108>
80003930:	70 08       	ld.w	r8,r8[0x0]
80003932:	10 09       	add	r9,r8
80003934:	4b 98       	lddpc	r8,80003a18 <calculate_actuating_variable+0x108>
80003936:	91 09       	st.w	r8[0x0],r9
	
	int_fast32_t e,y;
	
	e = w - x;			//Calculating the control deviation
80003938:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000393c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80003940:	f2 08 01 08 	sub	r8,r9,r8
80003944:	ef 48 ff f4 	st.w	r7[-12],r8
	
	if(abs(e) > 180*16)
80003948:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000394c:	ef 48 ff fc 	st.w	r7[-4],r8
80003950:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003954:	5c 48       	abs	r8
80003956:	ef 48 ff fc 	st.w	r7[-4],r8
8000395a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000395e:	e0 48 0b 40 	cp.w	r8,2880
80003962:	e0 8a 00 14 	brle	8000398a <calculate_actuating_variable+0x7a>
	{
		e += (w>x)?(-360*16):(360*16);
80003966:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000396a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000396e:	10 39       	cp.w	r9,r8
80003970:	e0 8a 00 05 	brle	8000397a <calculate_actuating_variable+0x6a>
80003974:	fe 78 e9 80 	mov	r8,-5760
80003978:	c0 38       	rjmp	8000397e <calculate_actuating_variable+0x6e>
8000397a:	e0 68 16 80 	mov	r8,5760
8000397e:	ee f9 ff f4 	ld.w	r9,r7[-12]
80003982:	f2 08 00 08 	add	r8,r9,r8
80003986:	ef 48 ff f4 	st.w	r7[-12],r8
	}

	e = e << PID_SHIFT_AMOUNT;
8000398a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000398e:	a5 78       	lsl	r8,0x5
80003990:	ef 48 ff f4 	st.w	r7[-12],r8
	
	_tmp->e_int += e;	
80003994:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003998:	70 19       	ld.w	r9,r8[0x4]
8000399a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000399e:	10 09       	add	r9,r8
800039a0:	ee f8 ff e8 	ld.w	r8,r7[-24]
800039a4:	91 19       	st.w	r8[0x4],r9
	
	//Calculating the actuation variable out of the controlled system include a proportional, integration and a differentation part
	// y = KP * e + KI * INT(e,dt) + KD (de/dt)
	y = _set.p * e;
800039a6:	6c 09       	ld.w	r9,r6[0x0]
800039a8:	ee f8 ff f4 	ld.w	r8,r7[-12]
800039ac:	f2 08 02 48 	mul	r8,r9,r8
800039b0:	ef 48 ff f8 	st.w	r7[-8],r8
	y += _set.i * _tmp->e_int * (time_since_start >> 6);
800039b4:	6c 19       	ld.w	r9,r6[0x4]
800039b6:	ee f8 ff e8 	ld.w	r8,r7[-24]
800039ba:	70 18       	ld.w	r8,r8[0x4]
800039bc:	b1 39       	mul	r9,r8
800039be:	49 78       	lddpc	r8,80003a18 <calculate_actuating_variable+0x108>
800039c0:	70 08       	ld.w	r8,r8[0x0]
800039c2:	a7 88       	lsr	r8,0x6
800039c4:	b1 39       	mul	r9,r8
800039c6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800039ca:	f2 08 00 08 	add	r8,r9,r8
800039ce:	ef 48 ff f8 	st.w	r7[-8],r8
	y += _set.d *(e - _tmp->e_old)/time_since_start;
800039d2:	6c 29       	ld.w	r9,r6[0x8]
800039d4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800039d8:	70 08       	ld.w	r8,r8[0x0]
800039da:	ee fa ff f4 	ld.w	r10,r7[-12]
800039de:	f4 08 01 08 	sub	r8,r10,r8
800039e2:	f2 08 02 48 	mul	r8,r9,r8
800039e6:	48 d9       	lddpc	r9,80003a18 <calculate_actuating_variable+0x108>
800039e8:	72 09       	ld.w	r9,r9[0x0]
800039ea:	f0 09 0d 08 	divu	r8,r8,r9
800039ee:	10 99       	mov	r9,r8
800039f0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800039f4:	f2 08 00 08 	add	r8,r9,r8
800039f8:	ef 48 ff f8 	st.w	r7[-8],r8
	
	//Speichern des Wertes fr die nchste Regelung
	//Save the Control Deviation for the next controlling cycle
	_tmp->e_old = e;
800039fc:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003a00:	ee f9 ff f4 	ld.w	r9,r7[-12]
80003a04:	91 09       	st.w	r8[0x0],r9
	
	return y >> PID_SHIFT_AMOUNT;
80003a06:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003a0a:	a5 58       	asr	r8,0x5
}
80003a0c:	10 9c       	mov	r12,r8
80003a0e:	2f ad       	sub	sp,-24
80003a10:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003a14:	80 00       	ld.sh	r0,r0[0x0]
80003a16:	37 e0       	mov	r0,126
80003a18:	00 00       	add	r0,r0
80003a1a:	01 18       	ld.sh	r8,r0++

80003a1c <control>:
		//}
	}
}*/
	
void control()
{
80003a1c:	eb cd 40 c0 	pushm	r6-r7,lr
80003a20:	1a 97       	mov	r7,sp
80003a22:	20 9d       	sub	sp,36
	sensor_euler =  read_sensor_euler();
80003a24:	4f a6       	lddpc	r6,80003c0c <control+0x1f0>
80003a26:	ee c8 00 24 	sub	r8,r7,36
80003a2a:	10 9c       	mov	r12,r8
80003a2c:	f0 1f 00 79 	mcall	80003c10 <control+0x1f4>
80003a30:	0c 98       	mov	r8,r6
80003a32:	ee c9 00 24 	sub	r9,r7,36
80003a36:	30 6a       	mov	r10,6
80003a38:	12 9b       	mov	r11,r9
80003a3a:	10 9c       	mov	r12,r8
80003a3c:	f0 1f 00 76 	mcall	80003c14 <control+0x1f8>
	struct bno055_euler_t y = {0,0,0};
80003a40:	30 08       	mov	r8,0
80003a42:	ef 58 ff e6 	st.h	r7[-26],r8
80003a46:	30 08       	mov	r8,0
80003a48:	ef 58 ff e8 	st.h	r7[-24],r8
80003a4c:	30 08       	mov	r8,0
80003a4e:	ef 58 ff ea 	st.h	r7[-22],r8
		
	
		
	//throttle constant for the controller
	uint_fast32_t _thr = 0;
80003a52:	30 08       	mov	r8,0
80003a54:	ef 48 ff ec 	st.w	r7[-20],r8
	static pid_tmp r_tmp = {0,0};
//	static pid_tmp thr_tmp = {0,0};
	
	
	//calculate all actuating variables 
	y.p = calculate_actuating_variable(set.pid_pitch, (app_euler.p<0)?app_euler.p+360*16:app_euler.p, (sensor_euler.p<0)?sensor_euler.p+360*16:sensor_euler.p, &p_tmp);
80003a58:	4e d8       	lddpc	r8,80003c0c <control+0x1f0>
80003a5a:	90 28       	ld.sh	r8,r8[0x4]
80003a5c:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80003a60:	30 08       	mov	r8,0
80003a62:	f0 09 19 00 	cp.h	r9,r8
80003a66:	c0 74       	brge	80003a74 <control+0x58>
80003a68:	4e 98       	lddpc	r8,80003c0c <control+0x1f0>
80003a6a:	90 28       	ld.sh	r8,r8[0x4]
80003a6c:	5c 88       	casts.h	r8
80003a6e:	f0 cb e9 80 	sub	r11,r8,-5760
80003a72:	c0 58       	rjmp	80003a7c <control+0x60>
80003a74:	4e 68       	lddpc	r8,80003c0c <control+0x1f0>
80003a76:	90 28       	ld.sh	r8,r8[0x4]
80003a78:	5c 88       	casts.h	r8
80003a7a:	10 9b       	mov	r11,r8
80003a7c:	4e 78       	lddpc	r8,80003c18 <control+0x1fc>
80003a7e:	90 28       	ld.sh	r8,r8[0x4]
80003a80:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80003a84:	30 08       	mov	r8,0
80003a86:	f0 09 19 00 	cp.h	r9,r8
80003a8a:	c0 74       	brge	80003a98 <control+0x7c>
80003a8c:	4e 38       	lddpc	r8,80003c18 <control+0x1fc>
80003a8e:	90 28       	ld.sh	r8,r8[0x4]
80003a90:	5c 88       	casts.h	r8
80003a92:	f0 cc e9 80 	sub	r12,r8,-5760
80003a96:	c0 58       	rjmp	80003aa0 <control+0x84>
80003a98:	4e 08       	lddpc	r8,80003c18 <control+0x1fc>
80003a9a:	90 28       	ld.sh	r8,r8[0x4]
80003a9c:	5c 88       	casts.h	r8
80003a9e:	10 9c       	mov	r12,r8
80003aa0:	4d f8       	lddpc	r8,80003c1c <control+0x200>
80003aa2:	20 3d       	sub	sp,12
80003aa4:	1a 99       	mov	r9,sp
80003aa6:	12 9a       	mov	r10,r9
80003aa8:	f0 ce ff f0 	sub	lr,r8,-16
80003aac:	fc e8 00 00 	ld.d	r8,lr[0]
80003ab0:	f4 e9 00 00 	st.d	r10[0],r8
80003ab4:	7c 28       	ld.w	r8,lr[0x8]
80003ab6:	95 28       	st.w	r10[0x8],r8
80003ab8:	4d aa       	lddpc	r10,80003c20 <control+0x204>
80003aba:	f0 1f 00 5b 	mcall	80003c24 <control+0x208>
80003abe:	2f dd       	sub	sp,-12
80003ac0:	18 98       	mov	r8,r12
80003ac2:	5c 88       	casts.h	r8
80003ac4:	ef 58 ff ea 	st.h	r7[-22],r8
	y.r = calculate_actuating_variable(set.pid_roll, app_euler.r, sensor_euler.r, &r_tmp);
80003ac8:	4d 18       	lddpc	r8,80003c0c <control+0x1f0>
80003aca:	90 18       	ld.sh	r8,r8[0x2]
80003acc:	5c 88       	casts.h	r8
80003ace:	10 9e       	mov	lr,r8
80003ad0:	4d 28       	lddpc	r8,80003c18 <control+0x1fc>
80003ad2:	90 18       	ld.sh	r8,r8[0x2]
80003ad4:	5c 88       	casts.h	r8
80003ad6:	10 9c       	mov	r12,r8
80003ad8:	4d 18       	lddpc	r8,80003c1c <control+0x200>
80003ada:	20 3d       	sub	sp,12
80003adc:	1a 99       	mov	r9,sp
80003ade:	12 9a       	mov	r10,r9
80003ae0:	f0 cb ff e4 	sub	r11,r8,-28
80003ae4:	f6 e8 00 00 	ld.d	r8,r11[0]
80003ae8:	f4 e9 00 00 	st.d	r10[0],r8
80003aec:	76 28       	ld.w	r8,r11[0x8]
80003aee:	95 28       	st.w	r10[0x8],r8
80003af0:	4c ea       	lddpc	r10,80003c28 <control+0x20c>
80003af2:	1c 9b       	mov	r11,lr
80003af4:	f0 1f 00 4c 	mcall	80003c24 <control+0x208>
80003af8:	2f dd       	sub	sp,-12
80003afa:	18 98       	mov	r8,r12
80003afc:	5c 88       	casts.h	r8
80003afe:	ef 58 ff e8 	st.h	r7[-24],r8
	y.h = calculate_actuating_variable(set.pid_yaw, app_euler.h, sensor_euler.h, &h_tmp);
80003b02:	4c 38       	lddpc	r8,80003c0c <control+0x1f0>
80003b04:	90 08       	ld.sh	r8,r8[0x0]
80003b06:	5c 88       	casts.h	r8
80003b08:	10 9e       	mov	lr,r8
80003b0a:	4c 48       	lddpc	r8,80003c18 <control+0x1fc>
80003b0c:	90 08       	ld.sh	r8,r8[0x0]
80003b0e:	5c 88       	casts.h	r8
80003b10:	10 9c       	mov	r12,r8
80003b12:	4c 38       	lddpc	r8,80003c1c <control+0x200>
80003b14:	20 3d       	sub	sp,12
80003b16:	1a 99       	mov	r9,sp
80003b18:	12 9a       	mov	r10,r9
80003b1a:	f0 cb ff fc 	sub	r11,r8,-4
80003b1e:	f6 e8 00 00 	ld.d	r8,r11[0]
80003b22:	f4 e9 00 00 	st.d	r10[0],r8
80003b26:	76 28       	ld.w	r8,r11[0x8]
80003b28:	95 28       	st.w	r10[0x8],r8
80003b2a:	4c 1a       	lddpc	r10,80003c2c <control+0x210>
80003b2c:	1c 9b       	mov	r11,lr
80003b2e:	f0 1f 00 3e 	mcall	80003c24 <control+0x208>
80003b32:	2f dd       	sub	sp,-12
80003b34:	18 98       	mov	r8,r12
80003b36:	5c 88       	casts.h	r8
80003b38:	ef 58 ff e6 	st.h	r7[-26],r8
	//int_fast32_t throttle = calculate_actuating_variable(set.pid_throttle, throotle, _thr, &thr_tmp);
	
	//Add all actuating variables to the motor speeds
	int_fast32_t _esc0 =	 y.r	+	 y.h	+	-y.p	+	throotle;
80003b3c:	ef 08 ff e8 	ld.sh	r8,r7[-24]
80003b40:	10 99       	mov	r9,r8
80003b42:	ef 08 ff e6 	ld.sh	r8,r7[-26]
80003b46:	10 09       	add	r9,r8
80003b48:	ef 08 ff ea 	ld.sh	r8,r7[-22]
80003b4c:	f2 08 01 08 	sub	r8,r9,r8
80003b50:	10 99       	mov	r9,r8
80003b52:	4b 88       	lddpc	r8,80003c30 <control+0x214>
80003b54:	70 08       	ld.w	r8,r8[0x0]
80003b56:	f2 08 00 08 	add	r8,r9,r8
80003b5a:	ef 48 ff f0 	st.w	r7[-16],r8
	int_fast32_t _esc1 =	-y.r	+	-y.h	+	-y.p	+	throotle;
80003b5e:	ef 08 ff e8 	ld.sh	r8,r7[-24]
80003b62:	f0 09 11 00 	rsub	r9,r8,0
80003b66:	ef 08 ff e6 	ld.sh	r8,r7[-26]
80003b6a:	10 19       	sub	r9,r8
80003b6c:	ef 08 ff ea 	ld.sh	r8,r7[-22]
80003b70:	f2 08 01 08 	sub	r8,r9,r8
80003b74:	10 99       	mov	r9,r8
80003b76:	4a f8       	lddpc	r8,80003c30 <control+0x214>
80003b78:	70 08       	ld.w	r8,r8[0x0]
80003b7a:	f2 08 00 08 	add	r8,r9,r8
80003b7e:	ef 48 ff f4 	st.w	r7[-12],r8
	int_fast32_t _esc2 =	 y.r	+	-y.h	+	 y.p	+	throotle;
80003b82:	ef 08 ff e8 	ld.sh	r8,r7[-24]
80003b86:	10 99       	mov	r9,r8
80003b88:	ef 08 ff e6 	ld.sh	r8,r7[-26]
80003b8c:	10 19       	sub	r9,r8
80003b8e:	ef 08 ff ea 	ld.sh	r8,r7[-22]
80003b92:	f2 08 00 08 	add	r8,r9,r8
80003b96:	10 99       	mov	r9,r8
80003b98:	4a 68       	lddpc	r8,80003c30 <control+0x214>
80003b9a:	70 08       	ld.w	r8,r8[0x0]
80003b9c:	f2 08 00 08 	add	r8,r9,r8
80003ba0:	ef 48 ff f8 	st.w	r7[-8],r8
	int_fast32_t _esc3 =	-y.r	+	 y.h	+	 y.p	+	throotle;
80003ba4:	ef 08 ff e6 	ld.sh	r8,r7[-26]
80003ba8:	10 99       	mov	r9,r8
80003baa:	ef 08 ff e8 	ld.sh	r8,r7[-24]
80003bae:	10 19       	sub	r9,r8
80003bb0:	ef 08 ff ea 	ld.sh	r8,r7[-22]
80003bb4:	f2 08 00 08 	add	r8,r9,r8
80003bb8:	10 99       	mov	r9,r8
80003bba:	49 e8       	lddpc	r8,80003c30 <control+0x214>
80003bbc:	70 08       	ld.w	r8,r8[0x0]
80003bbe:	f2 08 00 08 	add	r8,r9,r8
80003bc2:	ef 48 ff fc 	st.w	r7[-4],r8
	
	//TODO: check
	
	speed.position[MOTOR_POS_FL] = _esc0;
80003bc6:	49 c8       	lddpc	r8,80003c34 <control+0x218>
80003bc8:	ee f9 ff f0 	ld.w	r9,r7[-16]
80003bcc:	91 09       	st.w	r8[0x0],r9
	speed.position[MOTOR_POS_FR] = _esc1;
80003bce:	49 a8       	lddpc	r8,80003c34 <control+0x218>
80003bd0:	ee f9 ff f4 	ld.w	r9,r7[-12]
80003bd4:	91 19       	st.w	r8[0x4],r9
	speed.position[MOTOR_POS_BL] = _esc2;
80003bd6:	49 88       	lddpc	r8,80003c34 <control+0x218>
80003bd8:	ee f9 ff f8 	ld.w	r9,r7[-8]
80003bdc:	91 29       	st.w	r8[0x8],r9
	speed.position[MOTOR_POS_BR] = _esc3;
80003bde:	49 68       	lddpc	r8,80003c34 <control+0x218>
80003be0:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003be4:	91 39       	st.w	r8[0xc],r9
	
	
	set_motor_speeds(speed);
80003be6:	49 49       	lddpc	r9,80003c34 <control+0x218>
80003be8:	20 4d       	sub	sp,16
80003bea:	1a 98       	mov	r8,sp
80003bec:	20 08       	sub	r8,0
80003bee:	20 09       	sub	r9,0
80003bf0:	72 0a       	ld.w	r10,r9[0x0]
80003bf2:	91 0a       	st.w	r8[0x0],r10
80003bf4:	72 1a       	ld.w	r10,r9[0x4]
80003bf6:	91 1a       	st.w	r8[0x4],r10
80003bf8:	72 2a       	ld.w	r10,r9[0x8]
80003bfa:	91 2a       	st.w	r8[0x8],r10
80003bfc:	72 39       	ld.w	r9,r9[0xc]
80003bfe:	91 39       	st.w	r8[0xc],r9
80003c00:	f0 1f 00 0e 	mcall	80003c38 <control+0x21c>
80003c04:	2f cd       	sub	sp,-16
80003c06:	2f 7d       	sub	sp,-36
80003c08:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003c0c:	00 00       	add	r0,r0
80003c0e:	01 34       	ld.ub	r4,r0++
80003c10:	80 00       	ld.sh	r0,r0[0x0]
80003c12:	46 c0       	lddsp	r0,sp[0x1b0]
80003c14:	80 00       	ld.sh	r0,r0[0x0]
80003c16:	62 0c       	ld.w	r12,r1[0x0]
80003c18:	00 00       	add	r0,r0
80003c1a:	01 1c       	ld.sh	r12,r0++
80003c1c:	00 00       	add	r0,r0
80003c1e:	01 6c       	ld.uh	r12,--r0
80003c20:	00 00       	add	r0,r0
80003c22:	00 0c       	add	r12,r0
80003c24:	80 00       	ld.sh	r0,r0[0x0]
80003c26:	39 10       	mov	r0,-111
80003c28:	00 00       	add	r0,r0
80003c2a:	00 14       	sub	r4,r0
80003c2c:	00 00       	add	r0,r0
80003c2e:	00 1c       	sub	r12,r0
80003c30:	00 00       	add	r0,r0
80003c32:	01 3c       	ld.ub	r12,r0++
80003c34:	00 00       	add	r0,r0
80003c36:	01 44       	ld.w	r4,--r0
80003c38:	80 00       	ld.sh	r0,r0[0x0]
80003c3a:	37 0c       	mov	r12,112

80003c3c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80003c3c:	eb cd 40 80 	pushm	r7,lr
80003c40:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80003c42:	e0 68 0e 00 	mov	r8,3584
80003c46:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80003c4a:	10 9c       	mov	r12,r8
80003c4c:	e3 cd 80 80 	ldm	sp++,r7,pc

80003c50 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80003c50:	eb cd 40 80 	pushm	r7,lr
80003c54:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80003c56:	f0 1f 00 04 	mcall	80003c64 <sysclk_get_cpu_hz+0x14>
80003c5a:	18 98       	mov	r8,r12
80003c5c:	a3 88       	lsr	r8,0x2
}
80003c5e:	10 9c       	mov	r12,r8
80003c60:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c64:	80 00       	ld.sh	r0,r0[0x0]
80003c66:	3c 3c       	mov	r12,-61

80003c68 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
80003c68:	eb cd 40 80 	pushm	r7,lr
80003c6c:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80003c6e:	f0 1f 00 04 	mcall	80003c7c <sysclk_get_pba_hz+0x14>
80003c72:	18 98       	mov	r8,r12
80003c74:	a3 88       	lsr	r8,0x2
}
80003c76:	10 9c       	mov	r12,r8
80003c78:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c7c:	80 00       	ld.sh	r0,r0[0x0]
80003c7e:	3c 3c       	mov	r12,-61

80003c80 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80003c80:	eb cd 40 80 	pushm	r7,lr
80003c84:	1a 97       	mov	r7,sp
80003c86:	20 1d       	sub	sp,4
80003c88:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80003c8c:	ee fb ff fc 	ld.w	r11,r7[-4]
80003c90:	30 1c       	mov	r12,1
80003c92:	f0 1f 00 03 	mcall	80003c9c <sysclk_enable_hsb_module+0x1c>
}
80003c96:	2f fd       	sub	sp,-4
80003c98:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c9c:	80 00       	ld.sh	r0,r0[0x0]
80003c9e:	52 18       	stdsp	sp[0x84],r8

80003ca0 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003ca0:	eb cd 40 80 	pushm	r7,lr
80003ca4:	1a 97       	mov	r7,sp
80003ca6:	20 1d       	sub	sp,4
80003ca8:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003cac:	ee fb ff fc 	ld.w	r11,r7[-4]
80003cb0:	30 2c       	mov	r12,2
80003cb2:	f0 1f 00 03 	mcall	80003cbc <sysclk_enable_pba_module+0x1c>
}
80003cb6:	2f fd       	sub	sp,-4
80003cb8:	e3 cd 80 80 	ldm	sp++,r7,pc
80003cbc:	80 00       	ld.sh	r0,r0[0x0]
80003cbe:	52 18       	stdsp	sp[0x84],r8

80003cc0 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80003cc0:	eb cd 40 80 	pushm	r7,lr
80003cc4:	1a 97       	mov	r7,sp
80003cc6:	20 1d       	sub	sp,4
80003cc8:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003ccc:	ee fb ff fc 	ld.w	r11,r7[-4]
80003cd0:	30 3c       	mov	r12,3
80003cd2:	f0 1f 00 03 	mcall	80003cdc <sysclk_enable_pbb_module+0x1c>
}
80003cd6:	2f fd       	sub	sp,-4
80003cd8:	e3 cd 80 80 	ldm	sp++,r7,pc
80003cdc:	80 00       	ld.sh	r0,r0[0x0]
80003cde:	52 18       	stdsp	sp[0x84],r8

80003ce0 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80003ce0:	eb cd 40 80 	pushm	r7,lr
80003ce4:	1a 97       	mov	r7,sp
80003ce6:	20 1d       	sub	sp,4
80003ce8:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80003cec:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003cf0:	fe 58 38 00 	cp.w	r8,-51200
80003cf4:	e0 80 00 8a 	breq	80003e08 <sysclk_enable_peripheral_clock+0x128>
80003cf8:	e0 8b 00 33 	brhi	80003d5e <sysclk_enable_peripheral_clock+0x7e>
80003cfc:	fe 58 14 00 	cp.w	r8,-60416
80003d00:	c6 80       	breq	80003dd0 <sysclk_enable_peripheral_clock+0xf0>
80003d02:	e0 8b 00 18 	brhi	80003d32 <sysclk_enable_peripheral_clock+0x52>
80003d06:	fe 48 14 00 	cp.w	r8,-125952
80003d0a:	e0 80 00 be 	breq	80003e86 <sysclk_enable_peripheral_clock+0x1a6>
80003d0e:	e0 8b 00 0b 	brhi	80003d24 <sysclk_enable_peripheral_clock+0x44>
80003d12:	fe 48 00 00 	cp.w	r8,-131072
80003d16:	e0 80 00 ad 	breq	80003e70 <sysclk_enable_peripheral_clock+0x190>
80003d1a:	fe 48 10 00 	cp.w	r8,-126976
80003d1e:	e0 80 00 b0 	breq	80003e7e <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003d22:	cb 98       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003d24:	fe 58 00 00 	cp.w	r8,-65536
80003d28:	c4 90       	breq	80003dba <sysclk_enable_peripheral_clock+0xda>
80003d2a:	fe 58 10 00 	cp.w	r8,-61440
80003d2e:	c4 d0       	breq	80003dc8 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003d30:	cb 28       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003d32:	fe 58 20 00 	cp.w	r8,-57344
80003d36:	c5 90       	breq	80003de8 <sysclk_enable_peripheral_clock+0x108>
80003d38:	e0 8b 00 09 	brhi	80003d4a <sysclk_enable_peripheral_clock+0x6a>
80003d3c:	fe 58 18 00 	cp.w	r8,-59392
80003d40:	c4 c0       	breq	80003dd8 <sysclk_enable_peripheral_clock+0xf8>
80003d42:	fe 58 1c 00 	cp.w	r8,-58368
80003d46:	c4 d0       	breq	80003de0 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003d48:	ca 68       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003d4a:	fe 58 30 00 	cp.w	r8,-53248
80003d4e:	c5 50       	breq	80003df8 <sysclk_enable_peripheral_clock+0x118>
80003d50:	fe 58 34 00 	cp.w	r8,-52224
80003d54:	c5 60       	breq	80003e00 <sysclk_enable_peripheral_clock+0x120>
80003d56:	fe 58 28 00 	cp.w	r8,-55296
80003d5a:	c4 b0       	breq	80003df0 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003d5c:	c9 c8       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003d5e:	fe 58 50 00 	cp.w	r8,-45056
80003d62:	c6 b0       	breq	80003e38 <sysclk_enable_peripheral_clock+0x158>
80003d64:	e0 8b 00 15 	brhi	80003d8e <sysclk_enable_peripheral_clock+0xae>
80003d68:	fe 58 44 00 	cp.w	r8,-48128
80003d6c:	c5 a0       	breq	80003e20 <sysclk_enable_peripheral_clock+0x140>
80003d6e:	e0 8b 00 09 	brhi	80003d80 <sysclk_enable_peripheral_clock+0xa0>
80003d72:	fe 58 3c 00 	cp.w	r8,-50176
80003d76:	c4 d0       	breq	80003e10 <sysclk_enable_peripheral_clock+0x130>
80003d78:	fe 58 40 00 	cp.w	r8,-49152
80003d7c:	c4 e0       	breq	80003e18 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003d7e:	c8 b8       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003d80:	fe 58 48 00 	cp.w	r8,-47104
80003d84:	c5 20       	breq	80003e28 <sysclk_enable_peripheral_clock+0x148>
80003d86:	fe 58 4c 00 	cp.w	r8,-46080
80003d8a:	c5 30       	breq	80003e30 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003d8c:	c8 48       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003d8e:	fe 58 5c 00 	cp.w	r8,-41984
80003d92:	c5 f0       	breq	80003e50 <sysclk_enable_peripheral_clock+0x170>
80003d94:	e0 8b 00 09 	brhi	80003da6 <sysclk_enable_peripheral_clock+0xc6>
80003d98:	fe 58 54 00 	cp.w	r8,-44032
80003d9c:	c5 20       	breq	80003e40 <sysclk_enable_peripheral_clock+0x160>
80003d9e:	fe 58 58 00 	cp.w	r8,-43008
80003da2:	c5 30       	breq	80003e48 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003da4:	c7 88       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003da6:	fe 58 64 00 	cp.w	r8,-39936
80003daa:	c5 b0       	breq	80003e60 <sysclk_enable_peripheral_clock+0x180>
80003dac:	fe 58 68 00 	cp.w	r8,-38912
80003db0:	c5 c0       	breq	80003e68 <sysclk_enable_peripheral_clock+0x188>
80003db2:	fe 58 60 00 	cp.w	r8,-40960
80003db6:	c5 10       	breq	80003e58 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003db8:	c6 e8       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80003dba:	30 4c       	mov	r12,4
80003dbc:	f0 1f 00 38 	mcall	80003e9c <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80003dc0:	30 0c       	mov	r12,0
80003dc2:	f0 1f 00 38 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003dc6:	c6 78       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80003dc8:	30 1c       	mov	r12,1
80003dca:	f0 1f 00 36 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003dce:	c6 38       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80003dd0:	30 2c       	mov	r12,2
80003dd2:	f0 1f 00 34 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003dd6:	c5 f8       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80003dd8:	30 3c       	mov	r12,3
80003dda:	f0 1f 00 32 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003dde:	c5 b8       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80003de0:	30 4c       	mov	r12,4
80003de2:	f0 1f 00 30 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003de6:	c5 78       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80003de8:	30 5c       	mov	r12,5
80003dea:	f0 1f 00 2e 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003dee:	c5 38       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80003df0:	30 6c       	mov	r12,6
80003df2:	f0 1f 00 2c 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003df6:	c4 f8       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003df8:	30 7c       	mov	r12,7
80003dfa:	f0 1f 00 2a 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003dfe:	c4 b8       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80003e00:	30 8c       	mov	r12,8
80003e02:	f0 1f 00 28 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e06:	c4 78       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003e08:	30 9c       	mov	r12,9
80003e0a:	f0 1f 00 26 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e0e:	c4 38       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80003e10:	30 ac       	mov	r12,10
80003e12:	f0 1f 00 24 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e16:	c3 f8       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003e18:	30 bc       	mov	r12,11
80003e1a:	f0 1f 00 22 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e1e:	c3 b8       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80003e20:	30 cc       	mov	r12,12
80003e22:	f0 1f 00 20 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e26:	c3 78       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003e28:	30 dc       	mov	r12,13
80003e2a:	f0 1f 00 1e 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e2e:	c3 38       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80003e30:	30 ec       	mov	r12,14
80003e32:	f0 1f 00 1c 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e36:	c2 f8       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003e38:	30 fc       	mov	r12,15
80003e3a:	f0 1f 00 1a 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e3e:	c2 b8       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80003e40:	31 0c       	mov	r12,16
80003e42:	f0 1f 00 18 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e46:	c2 78       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003e48:	31 1c       	mov	r12,17
80003e4a:	f0 1f 00 16 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e4e:	c2 38       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80003e50:	31 2c       	mov	r12,18
80003e52:	f0 1f 00 14 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e56:	c1 f8       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80003e58:	31 3c       	mov	r12,19
80003e5a:	f0 1f 00 12 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e5e:	c1 b8       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80003e60:	31 4c       	mov	r12,20
80003e62:	f0 1f 00 10 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e66:	c1 78       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80003e68:	31 5c       	mov	r12,21
80003e6a:	f0 1f 00 0e 	mcall	80003ea0 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003e6e:	c1 38       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80003e70:	30 3c       	mov	r12,3
80003e72:	f0 1f 00 0b 	mcall	80003e9c <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80003e76:	30 0c       	mov	r12,0
80003e78:	f0 1f 00 0b 	mcall	80003ea4 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003e7c:	c0 c8       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80003e7e:	30 1c       	mov	r12,1
80003e80:	f0 1f 00 09 	mcall	80003ea4 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003e84:	c0 88       	rjmp	80003e94 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80003e86:	30 0c       	mov	r12,0
80003e88:	f0 1f 00 05 	mcall	80003e9c <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80003e8c:	30 2c       	mov	r12,2
80003e8e:	f0 1f 00 06 	mcall	80003ea4 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003e92:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80003e94:	2f fd       	sub	sp,-4
80003e96:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e9a:	00 00       	add	r0,r0
80003e9c:	80 00       	ld.sh	r0,r0[0x0]
80003e9e:	3c 80       	mov	r0,-56
80003ea0:	80 00       	ld.sh	r0,r0[0x0]
80003ea2:	3c a0       	mov	r0,-54
80003ea4:	80 00       	ld.sh	r0,r0[0x0]
80003ea6:	3c c0       	mov	r0,-52

80003ea8 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80003ea8:	eb cd 40 80 	pushm	r7,lr
80003eac:	1a 97       	mov	r7,sp
80003eae:	20 cd       	sub	sp,48
80003eb0:	ef 4c ff d4 	st.w	r7[-44],r12
80003eb4:	ef 4b ff d0 	st.w	r7[-48],r11
80003eb8:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003ebc:	ef 48 ff dc 	st.w	r7[-36],r8
80003ec0:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003ec4:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80003ec8:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003ecc:	58 18       	cp.w	r8,1
80003ece:	c2 11       	brne	80003f10 <ioport_set_pin_dir+0x68>
80003ed0:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003ed4:	ef 48 ff e0 	st.w	r7[-32],r8
80003ed8:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003edc:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003ee0:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003ee4:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003ee6:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003eea:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003eee:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003ef0:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003ef4:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003ef8:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003efc:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003f00:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003f04:	30 1a       	mov	r10,1
80003f06:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003f0a:	f1 49 00 44 	st.w	r8[68],r9
80003f0e:	c2 48       	rjmp	80003f56 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80003f10:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003f14:	58 08       	cp.w	r8,0
80003f16:	c2 01       	brne	80003f56 <ioport_set_pin_dir+0xae>
80003f18:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003f1c:	ef 48 ff f0 	st.w	r7[-16],r8
80003f20:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f24:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003f28:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003f2c:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003f2e:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003f32:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f36:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003f38:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003f3c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003f40:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003f44:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003f48:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003f4c:	30 1a       	mov	r10,1
80003f4e:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003f52:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80003f56:	2f 4d       	sub	sp,-48
80003f58:	e3 cd 80 80 	ldm	sp++,r7,pc

80003f5c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80003f5c:	eb cd 40 80 	pushm	r7,lr
80003f60:	1a 97       	mov	r7,sp
80003f62:	20 cd       	sub	sp,48
80003f64:	ef 4c ff d4 	st.w	r7[-44],r12
80003f68:	16 98       	mov	r8,r11
80003f6a:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80003f6e:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80003f72:	ee f9 ff d4 	ld.w	r9,r7[-44]
80003f76:	ef 49 ff dc 	st.w	r7[-36],r9
80003f7a:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80003f7e:	ef 39 ff db 	ld.ub	r9,r7[-37]
80003f82:	30 08       	mov	r8,0
80003f84:	f0 09 18 00 	cp.b	r9,r8
80003f88:	c2 10       	breq	80003fca <ioport_set_pin_level+0x6e>
80003f8a:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003f8e:	ef 48 ff e0 	st.w	r7[-32],r8
80003f92:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003f96:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003f9a:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003f9e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003fa0:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003fa4:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003fa8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003faa:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003fae:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003fb2:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003fb6:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003fba:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003fbe:	30 1a       	mov	r10,1
80003fc0:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003fc4:	f1 49 00 54 	st.w	r8[84],r9
80003fc8:	c2 08       	rjmp	80004008 <ioport_set_pin_level+0xac>
80003fca:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003fce:	ef 48 ff f0 	st.w	r7[-16],r8
80003fd2:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003fd6:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003fda:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003fde:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003fe0:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003fe4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003fe8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003fea:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80003fee:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003ff2:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003ff6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003ffa:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003ffe:	30 1a       	mov	r10,1
80004000:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80004004:	f1 49 00 58 	st.w	r8[88],r9
}
80004008:	2f 4d       	sub	sp,-48
8000400a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000400e:	d7 03       	nop

80004010 <sensor_init>:
 *  Author: Markus
 */ 
#include "asf.h"
#include "sensor.h" 

void sensor_init(void){
80004010:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80004014:	1a 97       	mov	r7,sp
80004016:	fa cd 00 b8 	sub	sp,sp,184
	//ioport_set_pin_dir(BOOT_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(ADDR0_SENS, IOPORT_DIR_OUTPUT);
8000401a:	30 1b       	mov	r11,1
8000401c:	31 0c       	mov	r12,16
8000401e:	f0 1f 01 30 	mcall	800044dc <sensor_init+0x4cc>
	ioport_set_pin_dir(RST_SENS, IOPORT_DIR_OUTPUT);
80004022:	30 1b       	mov	r11,1
80004024:	30 8c       	mov	r12,8
80004026:	f0 1f 01 2e 	mcall	800044dc <sensor_init+0x4cc>
	ioport_set_pin_dir(INT_SENS, IOPORT_DIR_INPUT);
8000402a:	30 0b       	mov	r11,0
8000402c:	30 dc       	mov	r12,13
8000402e:	f0 1f 01 2c 	mcall	800044dc <sensor_init+0x4cc>
	
	sensor_led_init();
80004032:	f0 1f 01 2c 	mcall	800044e0 <sensor_init+0x4d0>
	
	//TODO: CHECK BOOT_SENS PIN LEVEL (NOT HIGH??)
	
	//ioport_set_pin_level(BOOT_SENS, HIGH);
	ioport_set_pin_level(ADDR0_SENS, ADDR0_SENS_LEVEL);
80004036:	30 0b       	mov	r11,0
80004038:	31 0c       	mov	r12,16
8000403a:	f0 1f 01 2b 	mcall	800044e4 <sensor_init+0x4d4>
	ioport_set_pin_level(RST_SENS, LOW);
8000403e:	30 0b       	mov	r11,0
80004040:	30 8c       	mov	r12,8
80004042:	f0 1f 01 29 	mcall	800044e4 <sensor_init+0x4d4>
	
	sysclk_enable_peripheral_clock(TWI_SENS);
80004046:	fe 7c 40 00 	mov	r12,-49152
8000404a:	f0 1f 01 28 	mcall	800044e8 <sensor_init+0x4d8>
	
	static const gpio_map_t TWI_GPIO_MAP =	{{SDA_SENS, SDA_SENS_PER_FUNC},{SCL_SENS, SCL_SENS_PER_FUNC}};
	gpio_enable_module(TWI_GPIO_MAP,2);
8000404e:	30 2b       	mov	r11,2
80004050:	fe fc 04 9c 	ld.w	r12,pc[1180]
80004054:	f0 1f 01 27 	mcall	800044f0 <sensor_init+0x4e0>
	
	twim_options_t _twi_opt;
	_twi_opt.chip = BNO055_TWI_ADDR_SENSOR;
80004058:	32 88       	mov	r8,40
8000405a:	ef 48 ff 98 	st.w	r7[-104],r8
	_twi_opt.pba_hz = sysclk_get_pba_hz();
8000405e:	f0 1f 01 26 	mcall	800044f4 <sensor_init+0x4e4>
80004062:	18 98       	mov	r8,r12
80004064:	ef 48 ff 90 	st.w	r7[-112],r8
	_twi_opt.smbus = false;
80004068:	30 08       	mov	r8,0
8000406a:	ef 68 ff 9c 	st.b	r7[-100],r8
	_twi_opt.speed = TWI_SENS_SPEED;
8000406e:	e6 68 1a 80 	mov	r8,400000
80004072:	ef 48 ff 94 	st.w	r7[-108],r8
	
	delay_ms(5);
80004076:	f0 1f 01 21 	mcall	800044f8 <sensor_init+0x4e8>
8000407a:	18 98       	mov	r8,r12
8000407c:	30 59       	mov	r9,5
8000407e:	ef 49 ff a4 	st.w	r7[-92],r9
80004082:	ef 48 ff a0 	st.w	r7[-96],r8
80004086:	ee f8 ff a4 	ld.w	r8,r7[-92]
8000408a:	ef 48 ff ac 	st.w	r7[-84],r8
8000408e:	ee f8 ff a0 	ld.w	r8,r7[-96]
80004092:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004096:	ee fc ff ac 	ld.w	r12,r7[-84]
8000409a:	ef 4c ff 54 	st.w	r7[-172],r12
8000409e:	30 0b       	mov	r11,0
800040a0:	ef 4b ff 50 	st.w	r7[-176],r11
800040a4:	ee f9 ff a8 	ld.w	r9,r7[-88]
800040a8:	ef 49 ff 4c 	st.w	r7[-180],r9
800040ac:	30 08       	mov	r8,0
800040ae:	ef 48 ff 48 	st.w	r7[-184],r8
800040b2:	ee fa ff 50 	ld.w	r10,r7[-176]
800040b6:	ee fc ff 4c 	ld.w	r12,r7[-180]
800040ba:	b9 3a       	mul	r10,r12
800040bc:	ee f8 ff 48 	ld.w	r8,r7[-184]
800040c0:	ee fb ff 54 	ld.w	r11,r7[-172]
800040c4:	b7 38       	mul	r8,r11
800040c6:	10 0a       	add	r10,r8
800040c8:	ee fc ff 54 	ld.w	r12,r7[-172]
800040cc:	ee fb ff 4c 	ld.w	r11,r7[-180]
800040d0:	f8 0b 06 48 	mulu.d	r8,r12,r11
800040d4:	12 0a       	add	r10,r9
800040d6:	14 99       	mov	r9,r10
800040d8:	e0 6a 03 e7 	mov	r10,999
800040dc:	30 0b       	mov	r11,0
800040de:	f0 0a 00 0a 	add	r10,r8,r10
800040e2:	f2 0b 00 4b 	adc	r11,r9,r11
800040e6:	e0 68 03 e8 	mov	r8,1000
800040ea:	30 09       	mov	r9,0
800040ec:	f0 1f 01 04 	mcall	800044fc <sensor_init+0x4ec>
800040f0:	14 98       	mov	r8,r10
800040f2:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
800040f4:	ef 48 ff b4 	st.w	r7[-76],r8
800040f8:	ee c8 00 98 	sub	r8,r7,152
800040fc:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004100:	e1 b8 00 42 	mfsr	r8,0x108
80004104:	10 99       	mov	r9,r8
80004106:	ee f8 ff b0 	ld.w	r8,r7[-80]
8000410a:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000410c:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004110:	70 09       	ld.w	r9,r8[0x0]
80004112:	ee f8 ff b4 	ld.w	r8,r7[-76]
80004116:	10 09       	add	r9,r8
80004118:	ee f8 ff b0 	ld.w	r8,r7[-80]
8000411c:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000411e:	ee f9 ff b0 	ld.w	r9,r7[-80]
80004122:	30 08       	mov	r8,0
80004124:	f3 68 00 08 	st.b	r9[8],r8
80004128:	ee c8 00 98 	sub	r8,r7,152
8000412c:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004130:	e1 b8 00 42 	mfsr	r8,0x108
80004134:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004138:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000413c:	f1 39 00 08 	ld.ub	r9,r8[8]
80004140:	30 28       	mov	r8,2
80004142:	f0 09 18 00 	cp.b	r9,r8
80004146:	c0 31       	brne	8000414c <sensor_init+0x13c>
    return false;
80004148:	30 08       	mov	r8,0
8000414a:	c4 38       	rjmp	800041d0 <sensor_init+0x1c0>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000414c:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004150:	f1 39 00 08 	ld.ub	r9,r8[8]
80004154:	30 18       	mov	r8,1
80004156:	f0 09 18 00 	cp.b	r9,r8
8000415a:	c0 31       	brne	80004160 <sensor_init+0x150>
    return true;
8000415c:	30 18       	mov	r8,1
8000415e:	c3 98       	rjmp	800041d0 <sensor_init+0x1c0>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004160:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004164:	70 09       	ld.w	r9,r8[0x0]
80004166:	ee f8 ff b8 	ld.w	r8,r7[-72]
8000416a:	70 18       	ld.w	r8,r8[0x4]
8000416c:	10 39       	cp.w	r9,r8
8000416e:	e0 88 00 1a 	brls	800041a2 <sensor_init+0x192>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004172:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004176:	70 08       	ld.w	r8,r8[0x0]
80004178:	ee f9 ff bc 	ld.w	r9,r7[-68]
8000417c:	10 39       	cp.w	r9,r8
8000417e:	c1 02       	brcc	8000419e <sensor_init+0x18e>
80004180:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004184:	70 18       	ld.w	r8,r8[0x4]
80004186:	ee f9 ff bc 	ld.w	r9,r7[-68]
8000418a:	10 39       	cp.w	r9,r8
8000418c:	e0 88 00 09 	brls	8000419e <sensor_init+0x18e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004190:	ee f9 ff b8 	ld.w	r9,r7[-72]
80004194:	30 18       	mov	r8,1
80004196:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000419a:	30 18       	mov	r8,1
8000419c:	c1 a8       	rjmp	800041d0 <sensor_init+0x1c0>
    }
    return false;
8000419e:	30 08       	mov	r8,0
800041a0:	c1 88       	rjmp	800041d0 <sensor_init+0x1c0>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800041a2:	ee f8 ff b8 	ld.w	r8,r7[-72]
800041a6:	70 08       	ld.w	r8,r8[0x0]
800041a8:	ee f9 ff bc 	ld.w	r9,r7[-68]
800041ac:	10 39       	cp.w	r9,r8
800041ae:	c0 93       	brcs	800041c0 <sensor_init+0x1b0>
800041b0:	ee f8 ff b8 	ld.w	r8,r7[-72]
800041b4:	70 18       	ld.w	r8,r8[0x4]
800041b6:	ee f9 ff bc 	ld.w	r9,r7[-68]
800041ba:	10 39       	cp.w	r9,r8
800041bc:	e0 88 00 09 	brls	800041ce <sensor_init+0x1be>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800041c0:	ee f9 ff b8 	ld.w	r9,r7[-72]
800041c4:	30 18       	mov	r8,1
800041c6:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800041ca:	30 18       	mov	r8,1
800041cc:	c0 28       	rjmp	800041d0 <sensor_init+0x1c0>
    }
    return false;
800041ce:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800041d0:	58 08       	cp.w	r8,0
800041d2:	ca b0       	breq	80004128 <sensor_init+0x118>
	ioport_set_pin_level(RST_SENS, HIGH);
800041d4:	30 1b       	mov	r11,1
800041d6:	30 8c       	mov	r12,8
800041d8:	f0 1f 00 c3 	mcall	800044e4 <sensor_init+0x4d4>
	delay_ms(BNO055_STARTUP_TIME_MS);							//SENSOR STARTUP TIME
800041dc:	f0 1f 00 c7 	mcall	800044f8 <sensor_init+0x4e8>
800041e0:	18 98       	mov	r8,r12
800041e2:	e0 69 02 bc 	mov	r9,700
800041e6:	ef 49 ff c4 	st.w	r7[-60],r9
800041ea:	ef 48 ff c0 	st.w	r7[-64],r8
800041ee:	ee f8 ff c4 	ld.w	r8,r7[-60]
800041f2:	ef 48 ff cc 	st.w	r7[-52],r8
800041f6:	ee f8 ff c0 	ld.w	r8,r7[-64]
800041fa:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800041fe:	ee f9 ff cc 	ld.w	r9,r7[-52]
80004202:	ef 49 ff 64 	st.w	r7[-156],r9
80004206:	30 08       	mov	r8,0
80004208:	ef 48 ff 60 	st.w	r7[-160],r8
8000420c:	ee fc ff c8 	ld.w	r12,r7[-56]
80004210:	ef 4c ff 5c 	st.w	r7[-164],r12
80004214:	30 0b       	mov	r11,0
80004216:	ef 4b ff 58 	st.w	r7[-168],r11
8000421a:	ee fa ff 60 	ld.w	r10,r7[-160]
8000421e:	ee f9 ff 5c 	ld.w	r9,r7[-164]
80004222:	b3 3a       	mul	r10,r9
80004224:	ee f8 ff 58 	ld.w	r8,r7[-168]
80004228:	ee fc ff 64 	ld.w	r12,r7[-156]
8000422c:	b9 38       	mul	r8,r12
8000422e:	10 0a       	add	r10,r8
80004230:	ee fb ff 64 	ld.w	r11,r7[-156]
80004234:	ee fc ff 5c 	ld.w	r12,r7[-164]
80004238:	f6 0c 06 48 	mulu.d	r8,r11,r12
8000423c:	12 0a       	add	r10,r9
8000423e:	14 99       	mov	r9,r10
80004240:	e0 6a 03 e7 	mov	r10,999
80004244:	30 0b       	mov	r11,0
80004246:	f0 0a 00 0a 	add	r10,r8,r10
8000424a:	f2 0b 00 4b 	adc	r11,r9,r11
8000424e:	e0 68 03 e8 	mov	r8,1000
80004252:	30 09       	mov	r9,0
80004254:	f0 1f 00 aa 	mcall	800044fc <sensor_init+0x4ec>
80004258:	14 98       	mov	r8,r10
8000425a:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
8000425c:	ef 48 ff d4 	st.w	r7[-44],r8
80004260:	ee c8 00 8c 	sub	r8,r7,140
80004264:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004268:	e1 b8 00 42 	mfsr	r8,0x108
8000426c:	10 99       	mov	r9,r8
8000426e:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004272:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004274:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004278:	70 09       	ld.w	r9,r8[0x0]
8000427a:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000427e:	10 09       	add	r9,r8
80004280:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004284:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80004286:	ee f9 ff d0 	ld.w	r9,r7[-48]
8000428a:	30 08       	mov	r8,0
8000428c:	f3 68 00 08 	st.b	r9[8],r8
80004290:	ee c8 00 8c 	sub	r8,r7,140
80004294:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004298:	e1 b8 00 42 	mfsr	r8,0x108
8000429c:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800042a0:	ee f8 ff d8 	ld.w	r8,r7[-40]
800042a4:	f1 39 00 08 	ld.ub	r9,r8[8]
800042a8:	30 28       	mov	r8,2
800042aa:	f0 09 18 00 	cp.b	r9,r8
800042ae:	c0 31       	brne	800042b4 <sensor_init+0x2a4>
    return false;
800042b0:	30 08       	mov	r8,0
800042b2:	c4 38       	rjmp	80004338 <sensor_init+0x328>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800042b4:	ee f8 ff d8 	ld.w	r8,r7[-40]
800042b8:	f1 39 00 08 	ld.ub	r9,r8[8]
800042bc:	30 18       	mov	r8,1
800042be:	f0 09 18 00 	cp.b	r9,r8
800042c2:	c0 31       	brne	800042c8 <sensor_init+0x2b8>
    return true;
800042c4:	30 18       	mov	r8,1
800042c6:	c3 98       	rjmp	80004338 <sensor_init+0x328>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800042c8:	ee f8 ff d8 	ld.w	r8,r7[-40]
800042cc:	70 09       	ld.w	r9,r8[0x0]
800042ce:	ee f8 ff d8 	ld.w	r8,r7[-40]
800042d2:	70 18       	ld.w	r8,r8[0x4]
800042d4:	10 39       	cp.w	r9,r8
800042d6:	e0 88 00 1a 	brls	8000430a <sensor_init+0x2fa>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800042da:	ee f8 ff d8 	ld.w	r8,r7[-40]
800042de:	70 08       	ld.w	r8,r8[0x0]
800042e0:	ee f9 ff dc 	ld.w	r9,r7[-36]
800042e4:	10 39       	cp.w	r9,r8
800042e6:	c1 02       	brcc	80004306 <sensor_init+0x2f6>
800042e8:	ee f8 ff d8 	ld.w	r8,r7[-40]
800042ec:	70 18       	ld.w	r8,r8[0x4]
800042ee:	ee f9 ff dc 	ld.w	r9,r7[-36]
800042f2:	10 39       	cp.w	r9,r8
800042f4:	e0 88 00 09 	brls	80004306 <sensor_init+0x2f6>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800042f8:	ee f9 ff d8 	ld.w	r9,r7[-40]
800042fc:	30 18       	mov	r8,1
800042fe:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004302:	30 18       	mov	r8,1
80004304:	c1 a8       	rjmp	80004338 <sensor_init+0x328>
    }
    return false;
80004306:	30 08       	mov	r8,0
80004308:	c1 88       	rjmp	80004338 <sensor_init+0x328>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000430a:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000430e:	70 08       	ld.w	r8,r8[0x0]
80004310:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004314:	10 39       	cp.w	r9,r8
80004316:	c0 93       	brcs	80004328 <sensor_init+0x318>
80004318:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000431c:	70 18       	ld.w	r8,r8[0x4]
8000431e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004322:	10 39       	cp.w	r9,r8
80004324:	e0 88 00 09 	brls	80004336 <sensor_init+0x326>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004328:	ee f9 ff d8 	ld.w	r9,r7[-40]
8000432c:	30 18       	mov	r8,1
8000432e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004332:	30 18       	mov	r8,1
80004334:	c0 28       	rjmp	80004338 <sensor_init+0x328>
    }
    return false;
80004336:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004338:	58 08       	cp.w	r8,0
8000433a:	ca b0       	breq	80004290 <sensor_init+0x280>
	twim_master_init(TWI_SENS, &_twi_opt);
8000433c:	ee c8 00 70 	sub	r8,r7,112
80004340:	10 9b       	mov	r11,r8
80004342:	fe 7c 40 00 	mov	r12,-49152
80004346:	f0 1f 00 6f 	mcall	80004500 <sensor_init+0x4f0>
	
	//Konfigurieren des Sensores
	
	//REMAP X AS Y
	uint8_t val;
	val = BNO055_REMAP_X_Y_Z_TYPE0;
8000434a:	31 28       	mov	r8,18
8000434c:	ef 68 ff 8f 	st.b	r7[-113],r8
	write_sensor_data(BNO055_AXIS_MAP_CONFIG_ADDR, &val,1);											//AXIS REMAPPING
80004350:	ee c8 00 71 	sub	r8,r7,113
80004354:	30 1a       	mov	r10,1
80004356:	10 9b       	mov	r11,r8
80004358:	34 1c       	mov	r12,65
8000435a:	f0 1f 00 6b 	mcall	80004504 <sensor_init+0x4f4>
	val =	(BNO055_REMAP_AXIS_POSITIVE << BNO055_REMAP_Z_SIGN_POS)| \
8000435e:	30 28       	mov	r8,2
80004360:	ef 68 ff 8f 	st.b	r7[-113],r8
			(BNO055_REMAP_AXIS_NEGATIVE << BNO055_REMAP_Y_SIGN_POS )| \
			(BNO055_REMAP_AXIS_POSITIVE << BNO055_REMAP_X_SIGN_POS);
	write_sensor_data(BNO055_AXIS_MAP_SIGN_ADDR, &val, 1);														//AXIS REMAPPING SIGN
80004364:	ee c8 00 71 	sub	r8,r7,113
80004368:	30 1a       	mov	r10,1
8000436a:	10 9b       	mov	r11,r8
8000436c:	34 2c       	mov	r12,66
8000436e:	f0 1f 00 66 	mcall	80004504 <sensor_init+0x4f4>
	
	//Output Data Format
	val =	(BNO055_ACCEL_UNIT_MSQ << BNO055_ACCEL_UNIT_POS) & \
80004372:	30 08       	mov	r8,0
80004374:	ef 68 ff 8f 	st.b	r7[-113],r8
			(BNO055_GYRO_UNIT_RPS << BNO055_GYRO_UNIT_POS) & \
			(BNO055_EULER_UNIT_DEG << BNO055_EULER_UNIT_POS) & \
			(BNO055_TEMP_UNIT_CELSIUS << BNO055_TEMP_UNIT_POS); 
	write_sensor_data(BNO055_UNIT_SEL_ADDR, &val, 1);
80004378:	ee c8 00 71 	sub	r8,r7,113
8000437c:	30 1a       	mov	r10,1
8000437e:	10 9b       	mov	r11,r8
80004380:	33 bc       	mov	r12,59
80004382:	f0 1f 00 61 	mcall	80004504 <sensor_init+0x4f4>
	
	val = BNO055_OPERATION_MODE_NDOF;
80004386:	30 c8       	mov	r8,12
80004388:	ef 68 ff 8f 	st.b	r7[-113],r8
	write_sensor_data(BNO055_OPR_MODE_ADDR, &val,1);
8000438c:	ee c8 00 71 	sub	r8,r7,113
80004390:	30 1a       	mov	r10,1
80004392:	10 9b       	mov	r11,r8
80004394:	33 dc       	mov	r12,61
80004396:	f0 1f 00 5c 	mcall	80004504 <sensor_init+0x4f4>
	delay_ms(BNO055_SWITCH_OP_TIME_MS);												//SENSOR SWITCHING OPERATION MODE TIME
8000439a:	f0 1f 00 58 	mcall	800044f8 <sensor_init+0x4e8>
8000439e:	18 98       	mov	r8,r12
800043a0:	31 49       	mov	r9,20
800043a2:	ef 49 ff e4 	st.w	r7[-28],r9
800043a6:	ef 48 ff e0 	st.w	r7[-32],r8
800043aa:	ee f8 ff e4 	ld.w	r8,r7[-28]
800043ae:	ef 48 ff ec 	st.w	r7[-20],r8
800043b2:	ee f8 ff e0 	ld.w	r8,r7[-32]
800043b6:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800043ba:	ee f0 ff ec 	ld.w	r0,r7[-20]
800043be:	30 01       	mov	r1,0
800043c0:	ee f2 ff e8 	ld.w	r2,r7[-24]
800043c4:	30 03       	mov	r3,0
800043c6:	e2 02 02 4a 	mul	r10,r1,r2
800043ca:	e6 00 02 48 	mul	r8,r3,r0
800043ce:	10 0a       	add	r10,r8
800043d0:	e0 02 06 48 	mulu.d	r8,r0,r2
800043d4:	12 0a       	add	r10,r9
800043d6:	14 99       	mov	r9,r10
800043d8:	e0 6a 03 e7 	mov	r10,999
800043dc:	30 0b       	mov	r11,0
800043de:	f0 0a 00 0a 	add	r10,r8,r10
800043e2:	f2 0b 00 4b 	adc	r11,r9,r11
800043e6:	e0 68 03 e8 	mov	r8,1000
800043ea:	30 09       	mov	r9,0
800043ec:	f0 1f 00 44 	mcall	800044fc <sensor_init+0x4ec>
800043f0:	14 98       	mov	r8,r10
800043f2:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
800043f4:	ef 48 ff f4 	st.w	r7[-12],r8
800043f8:	ee c8 00 80 	sub	r8,r7,128
800043fc:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004400:	e1 b8 00 42 	mfsr	r8,0x108
80004404:	10 99       	mov	r9,r8
80004406:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000440a:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000440c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004410:	70 09       	ld.w	r9,r8[0x0]
80004412:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004416:	10 09       	add	r9,r8
80004418:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000441c:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
8000441e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004422:	30 08       	mov	r8,0
80004424:	f3 68 00 08 	st.b	r9[8],r8
80004428:	ee c8 00 80 	sub	r8,r7,128
8000442c:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004430:	e1 b8 00 42 	mfsr	r8,0x108
80004434:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004438:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000443c:	f1 39 00 08 	ld.ub	r9,r8[8]
80004440:	30 28       	mov	r8,2
80004442:	f0 09 18 00 	cp.b	r9,r8
80004446:	c0 31       	brne	8000444c <sensor_init+0x43c>
    return false;
80004448:	30 08       	mov	r8,0
8000444a:	c4 38       	rjmp	800044d0 <sensor_init+0x4c0>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
8000444c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004450:	f1 39 00 08 	ld.ub	r9,r8[8]
80004454:	30 18       	mov	r8,1
80004456:	f0 09 18 00 	cp.b	r9,r8
8000445a:	c0 31       	brne	80004460 <sensor_init+0x450>
    return true;
8000445c:	30 18       	mov	r8,1
8000445e:	c3 98       	rjmp	800044d0 <sensor_init+0x4c0>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004460:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004464:	70 09       	ld.w	r9,r8[0x0]
80004466:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000446a:	70 18       	ld.w	r8,r8[0x4]
8000446c:	10 39       	cp.w	r9,r8
8000446e:	e0 88 00 1a 	brls	800044a2 <sensor_init+0x492>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004472:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004476:	70 08       	ld.w	r8,r8[0x0]
80004478:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000447c:	10 39       	cp.w	r9,r8
8000447e:	c1 02       	brcc	8000449e <sensor_init+0x48e>
80004480:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004484:	70 18       	ld.w	r8,r8[0x4]
80004486:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000448a:	10 39       	cp.w	r9,r8
8000448c:	e0 88 00 09 	brls	8000449e <sensor_init+0x48e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004490:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004494:	30 18       	mov	r8,1
80004496:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000449a:	30 18       	mov	r8,1
8000449c:	c1 a8       	rjmp	800044d0 <sensor_init+0x4c0>
    }
    return false;
8000449e:	30 08       	mov	r8,0
800044a0:	c1 88       	rjmp	800044d0 <sensor_init+0x4c0>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800044a2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800044a6:	70 08       	ld.w	r8,r8[0x0]
800044a8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800044ac:	10 39       	cp.w	r9,r8
800044ae:	c0 93       	brcs	800044c0 <sensor_init+0x4b0>
800044b0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800044b4:	70 18       	ld.w	r8,r8[0x4]
800044b6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800044ba:	10 39       	cp.w	r9,r8
800044bc:	e0 88 00 09 	brls	800044ce <sensor_init+0x4be>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800044c0:	ee f9 ff f8 	ld.w	r9,r7[-8]
800044c4:	30 18       	mov	r8,1
800044c6:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800044ca:	30 18       	mov	r8,1
800044cc:	c0 28       	rjmp	800044d0 <sensor_init+0x4c0>
    }
    return false;
800044ce:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800044d0:	58 08       	cp.w	r8,0
800044d2:	ca b0       	breq	80004428 <sensor_init+0x418>
}
800044d4:	2d 2d       	sub	sp,-184
800044d6:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
800044da:	00 00       	add	r0,r0
800044dc:	80 00       	ld.sh	r0,r0[0x0]
800044de:	3e a8       	mov	r8,-22
800044e0:	80 00       	ld.sh	r0,r0[0x0]
800044e2:	45 08       	lddsp	r8,sp[0x140]
800044e4:	80 00       	ld.sh	r0,r0[0x0]
800044e6:	3f 5c       	mov	r12,-11
800044e8:	80 00       	ld.sh	r0,r0[0x0]
800044ea:	3c e0       	mov	r0,-50
800044ec:	80 00       	ld.sh	r0,r0[0x0]
800044ee:	66 58       	ld.w	r8,r3[0x14]
800044f0:	80 00       	ld.sh	r0,r0[0x0]
800044f2:	24 9c       	sub	r12,73
800044f4:	80 00       	ld.sh	r0,r0[0x0]
800044f6:	3c 68       	mov	r8,-58
800044f8:	80 00       	ld.sh	r0,r0[0x0]
800044fa:	3c 50       	mov	r0,-59
800044fc:	80 00       	ld.sh	r0,r0[0x0]
800044fe:	5f a8       	srle	r8
80004500:	80 00       	ld.sh	r0,r0[0x0]
80004502:	56 ec       	stdsp	sp[0x1b8],r12
80004504:	80 00       	ld.sh	r0,r0[0x0]
80004506:	45 a8       	lddsp	r8,sp[0x168]

80004508 <sensor_led_init>:

void sensor_led_init(void)
{
80004508:	eb cd 40 80 	pushm	r7,lr
8000450c:	1a 97       	mov	r7,sp
	ioport_set_pin_level(LED_B_SENS, LED_SENS_OFF);
8000450e:	30 1b       	mov	r11,1
80004510:	30 ec       	mov	r12,14
80004512:	f0 1f 00 0d 	mcall	80004544 <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_G_SENS, LED_SENS_OFF);
80004516:	30 1b       	mov	r11,1
80004518:	31 1c       	mov	r12,17
8000451a:	f0 1f 00 0b 	mcall	80004544 <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_R_SENS, LED_SENS_OFF);
8000451e:	30 1b       	mov	r11,1
80004520:	30 fc       	mov	r12,15
80004522:	f0 1f 00 09 	mcall	80004544 <sensor_led_init+0x3c>
	ioport_set_pin_dir(LED_R_SENS, IOPORT_DIR_OUTPUT);
80004526:	30 1b       	mov	r11,1
80004528:	30 fc       	mov	r12,15
8000452a:	f0 1f 00 08 	mcall	80004548 <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_G_SENS, IOPORT_DIR_OUTPUT);
8000452e:	30 1b       	mov	r11,1
80004530:	31 1c       	mov	r12,17
80004532:	f0 1f 00 06 	mcall	80004548 <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_B_SENS, IOPORT_DIR_OUTPUT);
80004536:	30 1b       	mov	r11,1
80004538:	30 ec       	mov	r12,14
8000453a:	f0 1f 00 04 	mcall	80004548 <sensor_led_init+0x40>
}
8000453e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004542:	00 00       	add	r0,r0
80004544:	80 00       	ld.sh	r0,r0[0x0]
80004546:	3f 5c       	mov	r12,-11
80004548:	80 00       	ld.sh	r0,r0[0x0]
8000454a:	3e a8       	mov	r8,-22

8000454c <read_sensor_data>:

status_code_t read_sensor_data(bno055_register_addr_t _addr, const uint8_t *values, uint32_t count){
8000454c:	eb cd 40 80 	pushm	r7,lr
80004550:	1a 97       	mov	r7,sp
80004552:	20 8d       	sub	sp,32
80004554:	ef 4c ff e8 	st.w	r7[-24],r12
80004558:	ef 4b ff e4 	st.w	r7[-28],r11
8000455c:	ef 4a ff e0 	st.w	r7[-32],r10
	twim_package_t pack;
	pack.addr[0] = _addr;
80004560:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004564:	5c 58       	castu.b	r8
80004566:	ef 68 ff f0 	st.b	r7[-16],r8
	pack.addr_length = 1;
8000456a:	30 18       	mov	r8,1
8000456c:	ef 68 ff f3 	st.b	r7[-13],r8
	pack.buffer = values;
80004570:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004574:	ef 48 ff f4 	st.w	r7[-12],r8
	pack.chip = BNO055_TWI_ADDR_SENSOR;
80004578:	32 88       	mov	r8,40
8000457a:	ef 48 ff ec 	st.w	r7[-20],r8
	pack.length = count;
8000457e:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004582:	ef 48 ff f8 	st.w	r7[-8],r8
	pack.no_wait = false;
80004586:	30 08       	mov	r8,0
80004588:	ef 68 ff fc 	st.b	r7[-4],r8
	
	return twim_read_packet(TWI_SENS, &pack);
8000458c:	ee c8 00 14 	sub	r8,r7,20
80004590:	10 9b       	mov	r11,r8
80004592:	fe 7c 40 00 	mov	r12,-49152
80004596:	f0 1f 00 04 	mcall	800045a4 <read_sensor_data+0x58>
8000459a:	18 98       	mov	r8,r12
	//return twim_read(TWI_SENS, values, count,BNO055_TWI_ADDR_SENSOR,false);
}
8000459c:	10 9c       	mov	r12,r8
8000459e:	2f 8d       	sub	sp,-32
800045a0:	e3 cd 80 80 	ldm	sp++,r7,pc
800045a4:	80 00       	ld.sh	r0,r0[0x0]
800045a6:	58 78       	cp.w	r8,7

800045a8 <write_sensor_data>:

status_code_t write_sensor_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
800045a8:	eb cd 40 ef 	pushm	r0-r3,r5-r7,lr
800045ac:	1a 97       	mov	r7,sp
800045ae:	20 ad       	sub	sp,40
800045b0:	ef 4c ff f0 	st.w	r7[-16],r12
800045b4:	ef 4b ff ec 	st.w	r7[-20],r11
800045b8:	ef 4a ff e8 	st.w	r7[-24],r10
	uint8_t volatile _values[count + 1];
	_values[0] = _addr;
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
	
	return twim_write(TWI_SENS, &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
};
800045bc:	1a 96       	mov	r6,sp
	return twim_read_packet(TWI_SENS, &pack);
	//return twim_read(TWI_SENS, values, count,BNO055_TWI_ADDR_SENSOR,false);
}

status_code_t write_sensor_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
800045be:	1a 9a       	mov	r10,sp
800045c0:	14 95       	mov	r5,r10
	uint8_t volatile _values[count + 1];
800045c2:	ee fa ff e8 	ld.w	r10,r7[-24]
800045c6:	2f fa       	sub	r10,-1
800045c8:	14 9b       	mov	r11,r10
800045ca:	20 1b       	sub	r11,1
800045cc:	ef 4b ff f4 	st.w	r7[-12],r11
800045d0:	14 92       	mov	r2,r10
800045d2:	30 03       	mov	r3,0
800045d4:	3f f8       	mov	r8,-1
800045d6:	30 f9       	mov	r9,15
800045d8:	ee e9 ff d8 	st.d	r7[-40],r8
800045dc:	ee e8 ff d8 	ld.d	r8,r7[-40]
800045e0:	10 62       	and	r2,r8
800045e2:	12 63       	and	r3,r9
800045e4:	e4 0b 16 1d 	lsr	r11,r2,0x1d
800045e8:	e6 08 15 03 	lsl	r8,r3,0x3
800045ec:	ef 48 ff e0 	st.w	r7[-32],r8
800045f0:	ee f9 ff e0 	ld.w	r9,r7[-32]
800045f4:	f7 e9 10 09 	or	r9,r11,r9
800045f8:	ef 49 ff e0 	st.w	r7[-32],r9
800045fc:	e4 08 15 03 	lsl	r8,r2,0x3
80004600:	ef 48 ff e4 	st.w	r7[-28],r8
80004604:	3f f2       	mov	r2,-1
80004606:	30 f3       	mov	r3,15
80004608:	ee e8 ff e0 	ld.d	r8,r7[-32]
8000460c:	04 68       	and	r8,r2
8000460e:	06 69       	and	r9,r3
80004610:	14 98       	mov	r8,r10
80004612:	30 09       	mov	r9,0
80004614:	3f f2       	mov	r2,-1
80004616:	30 f3       	mov	r3,15
80004618:	04 68       	and	r8,r2
8000461a:	06 69       	and	r9,r3
8000461c:	f0 0b 16 1d 	lsr	r11,r8,0x1d
80004620:	f2 01 15 03 	lsl	r1,r9,0x3
80004624:	f7 e1 10 01 	or	r1,r11,r1
80004628:	f0 00 15 03 	lsl	r0,r8,0x3
8000462c:	3f f8       	mov	r8,-1
8000462e:	30 f9       	mov	r9,15
80004630:	10 60       	and	r0,r8
80004632:	12 61       	and	r1,r9
80004634:	14 98       	mov	r8,r10
80004636:	2f d8       	sub	r8,-3
80004638:	2f d8       	sub	r8,-3
8000463a:	a3 88       	lsr	r8,0x2
8000463c:	a3 68       	lsl	r8,0x2
8000463e:	10 1d       	sub	sp,r8
80004640:	1a 98       	mov	r8,sp
80004642:	2f d8       	sub	r8,-3
80004644:	a3 88       	lsr	r8,0x2
80004646:	a3 68       	lsl	r8,0x2
80004648:	ef 48 ff f8 	st.w	r7[-8],r8
	_values[0] = _addr;
8000464c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004650:	5c 58       	castu.b	r8
80004652:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004656:	b2 88       	st.b	r9[0x0],r8
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
80004658:	30 08       	mov	r8,0
8000465a:	ef 48 ff fc 	st.w	r7[-4],r8
8000465e:	c1 58       	rjmp	80004688 <write_sensor_data+0xe0>
80004660:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004664:	f0 c9 ff ff 	sub	r9,r8,-1
80004668:	ee fa ff ec 	ld.w	r10,r7[-20]
8000466c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004670:	f4 08 00 08 	add	r8,r10,r8
80004674:	11 88       	ld.ub	r8,r8[0x0]
80004676:	ee fa ff f8 	ld.w	r10,r7[-8]
8000467a:	f4 09 0b 08 	st.b	r10[r9],r8
8000467e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004682:	2f f8       	sub	r8,-1
80004684:	ef 48 ff fc 	st.w	r7[-4],r8
80004688:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000468c:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004690:	10 39       	cp.w	r9,r8
80004692:	ce 73       	brcs	80004660 <write_sensor_data+0xb8>
	
	return twim_write(TWI_SENS, &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
80004694:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004698:	f0 ca ff ff 	sub	r10,r8,-1
8000469c:	ee fb ff f8 	ld.w	r11,r7[-8]
800046a0:	30 08       	mov	r8,0
800046a2:	32 89       	mov	r9,40
800046a4:	fe 7c 40 00 	mov	r12,-49152
800046a8:	f0 1f 00 05 	mcall	800046bc <write_sensor_data+0x114>
800046ac:	18 98       	mov	r8,r12
800046ae:	0a 9d       	mov	sp,r5
};
800046b0:	10 9c       	mov	r12,r8
800046b2:	0c 9d       	mov	sp,r6
800046b4:	2f 6d       	sub	sp,-40
800046b6:	e3 cd 80 ef 	ldm	sp++,r0-r3,r5-r7,pc
800046ba:	00 00       	add	r0,r0
800046bc:	80 00       	ld.sh	r0,r0[0x0]
800046be:	59 f4       	cp.w	r4,31

800046c0 <read_sensor_euler>:
	_mag.z = (((int16_t) buf[5]) << 8) + ((int16_t) buf[4]);
	return _mag;
};

struct bno055_euler_t read_sensor_euler(void)
{
800046c0:	eb cd 40 c0 	pushm	r6-r7,lr
800046c4:	1a 97       	mov	r7,sp
800046c6:	20 4d       	sub	sp,16
800046c8:	18 96       	mov	r6,r12
	uint8_t buf[6];
	struct bno055_euler_t _eul;
	read_sensor_data(BNO055_EULER_H_LSB_ADDR, &buf,6);
800046ca:	ee c8 00 08 	sub	r8,r7,8
800046ce:	30 6a       	mov	r10,6
800046d0:	10 9b       	mov	r11,r8
800046d2:	31 ac       	mov	r12,26
800046d4:	f0 1f 00 1b 	mcall	80004740 <read_sensor_euler+0x80>
	_eul.h = (((int16_t) buf[1]) << 8) + ((int16_t) buf[0]);
800046d8:	ef 38 ff f9 	ld.ub	r8,r7[-7]
800046dc:	a9 68       	lsl	r8,0x8
800046de:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800046e2:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800046e6:	f2 08 00 08 	add	r8,r9,r8
800046ea:	5c 88       	casts.h	r8
800046ec:	5c 88       	casts.h	r8
800046ee:	ef 58 ff f2 	st.h	r7[-14],r8
	_eul.r = (((int16_t) buf[3]) << 8) + ((int16_t) buf[2]);
800046f2:	ef 38 ff fb 	ld.ub	r8,r7[-5]
800046f6:	a9 68       	lsl	r8,0x8
800046f8:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800046fc:	ef 38 ff fa 	ld.ub	r8,r7[-6]
80004700:	f2 08 00 08 	add	r8,r9,r8
80004704:	5c 88       	casts.h	r8
80004706:	5c 88       	casts.h	r8
80004708:	ef 58 ff f4 	st.h	r7[-12],r8
	_eul.p = (((int16_t) buf[5]) << 8) + ((int16_t) buf[4]);
8000470c:	ef 38 ff fd 	ld.ub	r8,r7[-3]
80004710:	a9 68       	lsl	r8,0x8
80004712:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80004716:	ef 38 ff fc 	ld.ub	r8,r7[-4]
8000471a:	f2 08 00 08 	add	r8,r9,r8
8000471e:	5c 88       	casts.h	r8
80004720:	5c 88       	casts.h	r8
80004722:	ef 58 ff f6 	st.h	r7[-10],r8
	return _eul;
80004726:	0c 98       	mov	r8,r6
80004728:	ee c9 00 0e 	sub	r9,r7,14
8000472c:	30 6a       	mov	r10,6
8000472e:	12 9b       	mov	r11,r9
80004730:	10 9c       	mov	r12,r8
80004732:	f0 1f 00 05 	mcall	80004744 <read_sensor_euler+0x84>
};
80004736:	0c 9c       	mov	r12,r6
80004738:	2f cd       	sub	sp,-16
8000473a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000473e:	00 00       	add	r0,r0
80004740:	80 00       	ld.sh	r0,r0[0x0]
80004742:	45 4c       	lddsp	r12,sp[0x150]
80004744:	80 00       	ld.sh	r0,r0[0x0]
80004746:	62 0c       	ld.w	r12,r1[0x0]

80004748 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
80004748:	eb cd 40 80 	pushm	r7,lr
8000474c:	1a 97       	mov	r7,sp
8000474e:	20 bd       	sub	sp,44
80004750:	ef 4c ff d8 	st.w	r7[-40],r12
80004754:	ef 4b ff d4 	st.w	r7[-44],r11
80004758:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000475c:	ef 48 ff e0 	st.w	r7[-32],r8
80004760:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004764:	ef 48 ff dc 	st.w	r7[-36],r8
80004768:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000476c:	ef 48 ff e4 	st.w	r7[-28],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004770:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004774:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004778:	30 19       	mov	r9,1
8000477a:	f2 08 09 48 	lsl	r8,r9,r8
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
8000477e:	ee f9 ff e0 	ld.w	r9,r7[-32]
80004782:	ef 49 ff e8 	st.w	r7[-24],r9
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004786:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000478a:	a5 99       	lsr	r9,0x5
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
8000478c:	ef 49 ff f4 	st.w	r7[-12],r9
80004790:	ef 48 ff f0 	st.w	r7[-16],r8
80004794:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004798:	ef 48 ff ec 	st.w	r7[-20],r8
8000479c:	ee f8 ff f4 	ld.w	r8,r7[-12]
800047a0:	ef 48 ff fc 	st.w	r7[-4],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800047a4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800047a8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800047aa:	e0 28 d8 00 	sub	r8,55296
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile avr32_gpio_port_t *base = arch_ioport_port_to_base(port);
800047ae:	ef 48 ff f8 	st.w	r7[-8],r8

	if (mode & IOPORT_MODE_PULLUP) {
800047b2:	ee f8 ff ec 	ld.w	r8,r7[-20]
800047b6:	e2 18 00 08 	andl	r8,0x8,COH
800047ba:	c0 80       	breq	800047ca <ioport_set_pin_mode+0x82>
		base->puers = mask;
800047bc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047c0:	ee f9 ff f0 	ld.w	r9,r7[-16]
800047c4:	f1 49 00 74 	st.w	r8[116],r9
800047c8:	c0 78       	rjmp	800047d6 <ioport_set_pin_mode+0x8e>
	} else {
		base->puerc = mask;
800047ca:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047ce:	ee f9 ff f0 	ld.w	r9,r7[-16]
800047d2:	f1 49 00 78 	st.w	r8[120],r9
		base->odmerc = mask;
	}

#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
800047d6:	ee f8 ff ec 	ld.w	r8,r7[-20]
800047da:	e2 18 00 40 	andl	r8,0x40,COH
800047de:	c0 80       	breq	800047ee <ioport_set_pin_mode+0xa6>
		base->gfers = mask;
800047e0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047e4:	ee f9 ff f0 	ld.w	r9,r7[-16]
800047e8:	f1 49 00 c4 	st.w	r8[196],r9
800047ec:	c0 78       	rjmp	800047fa <ioport_set_pin_mode+0xb2>
	} else {
		base->gferc = mask;
800047ee:	ee f8 ff f8 	ld.w	r8,r7[-8]
800047f2:	ee f9 ff f0 	ld.w	r9,r7[-16]
800047f6:	f1 49 00 c8 	st.w	r8[200],r9
		base->odcr0c = mask;
	}

#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
800047fa:	ee f8 ff ec 	ld.w	r8,r7[-20]
800047fe:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004802:	5c 58       	castu.b	r8
80004804:	c0 70       	breq	80004812 <ioport_set_pin_mode+0xca>
		base->pmr0s = mask;
80004806:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000480a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000480e:	91 59       	st.w	r8[0x14],r9
80004810:	c0 68       	rjmp	8000481c <ioport_set_pin_mode+0xd4>
	} else {
		base->pmr0c = mask;
80004812:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004816:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000481a:	91 69       	st.w	r8[0x18],r9
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
8000481c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004820:	e2 18 00 02 	andl	r8,0x2,COH
80004824:	c0 70       	breq	80004832 <ioport_set_pin_mode+0xea>
		base->pmr1s = mask;
80004826:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000482a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000482e:	91 99       	st.w	r8[0x24],r9
80004830:	c0 68       	rjmp	8000483c <ioport_set_pin_mode+0xf4>
	} else {
		base->pmr1c = mask;
80004832:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004836:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000483a:	91 a9       	st.w	r8[0x28],r9
	}

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
8000483c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004840:	e2 18 00 04 	andl	r8,0x4,COH
80004844:	c0 70       	breq	80004852 <ioport_set_pin_mode+0x10a>
		base->pmr2s = mask;
80004846:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000484a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000484e:	91 d9       	st.w	r8[0x34],r9
80004850:	c0 68       	rjmp	8000485c <ioport_set_pin_mode+0x114>
	} else {
		base->pmr2c = mask;
80004852:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004856:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000485a:	91 e9       	st.w	r8[0x38],r9
	arch_ioport_set_pin_mode(pin, mode);
}
8000485c:	2f 5d       	sub	sp,-44
8000485e:	e3 cd 80 80 	ldm	sp++,r7,pc

80004862 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80004862:	eb cd 40 80 	pushm	r7,lr
80004866:	1a 97       	mov	r7,sp
80004868:	20 cd       	sub	sp,48
8000486a:	ef 4c ff d4 	st.w	r7[-44],r12
8000486e:	ef 4b ff d0 	st.w	r7[-48],r11
80004872:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004876:	ef 48 ff dc 	st.w	r7[-36],r8
8000487a:	ee f8 ff d0 	ld.w	r8,r7[-48]
8000487e:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80004882:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004886:	58 18       	cp.w	r8,1
80004888:	c2 11       	brne	800048ca <ioport_set_pin_dir+0x68>
8000488a:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000488e:	ef 48 ff e0 	st.w	r7[-32],r8
80004892:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004896:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000489a:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000489e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800048a0:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800048a4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800048a8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800048aa:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800048ae:	ee f9 ff dc 	ld.w	r9,r7[-36]
800048b2:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800048b6:	ee f9 ff ec 	ld.w	r9,r7[-20]
800048ba:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800048be:	30 1a       	mov	r10,1
800048c0:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800048c4:	f1 49 00 44 	st.w	r8[68],r9
800048c8:	c2 48       	rjmp	80004910 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
800048ca:	ee f8 ff d8 	ld.w	r8,r7[-40]
800048ce:	58 08       	cp.w	r8,0
800048d0:	c2 01       	brne	80004910 <ioport_set_pin_dir+0xae>
800048d2:	ee f8 ff dc 	ld.w	r8,r7[-36]
800048d6:	ef 48 ff f0 	st.w	r7[-16],r8
800048da:	ee f8 ff f0 	ld.w	r8,r7[-16]
800048de:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800048e2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800048e6:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800048e8:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800048ec:	ee f8 ff f8 	ld.w	r8,r7[-8]
800048f0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800048f2:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800048f6:	ee f9 ff dc 	ld.w	r9,r7[-36]
800048fa:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800048fe:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004902:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004906:	30 1a       	mov	r10,1
80004908:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000490c:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80004910:	2f 4d       	sub	sp,-48
80004912:	e3 cd 80 80 	ldm	sp++,r7,pc

80004916 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
80004916:	eb cd 40 80 	pushm	r7,lr
8000491a:	1a 97       	mov	r7,sp
8000491c:	20 6d       	sub	sp,24
8000491e:	ef 4c ff e8 	st.w	r7[-24],r12
80004922:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004926:	ef 48 ff ec 	st.w	r7[-20],r8
8000492a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000492e:	ef 48 ff f0 	st.w	r7[-16],r8
80004932:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004936:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000493a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000493e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004940:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004944:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004948:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000494a:	e0 28 d8 00 	sub	r8,55296
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->pvr & arch_ioport_pin_to_mask(pin);
8000494e:	71 89       	ld.w	r9,r8[0x60]
80004950:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004954:	ef 48 ff fc 	st.w	r7[-4],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004958:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000495c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004960:	30 1a       	mov	r10,1
80004962:	f4 08 09 48 	lsl	r8,r10,r8
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->pvr & arch_ioport_pin_to_mask(pin);
80004966:	f3 e8 00 08 	and	r8,r9,r8
8000496a:	5f 18       	srne	r8
8000496c:	5c 58       	castu.b	r8
	return arch_ioport_get_pin_level(pin);
}
8000496e:	10 9c       	mov	r12,r8
80004970:	2f ad       	sub	sp,-24
80004972:	e3 cd 80 80 	ldm	sp++,r7,pc
80004976:	d7 03       	nop

80004978 <settings_init>:
volatile settings_t set;

//Read settings set of UserPage on Controller
//If no data -> Default-values
void settings_init(bool iopin_save)
{
80004978:	eb cd 40 80 	pushm	r7,lr
8000497c:	1a 97       	mov	r7,sp
8000497e:	20 1d       	sub	sp,4
80004980:	18 98       	mov	r8,r12
80004982:	ef 68 ff fc 	st.b	r7[-4],r8
	if (flashcdw_quick_user_page_read())
80004986:	f0 1f 00 18 	mcall	800049e4 <settings_init+0x6c>
8000498a:	18 98       	mov	r8,r12
8000498c:	58 08       	cp.w	r8,0
8000498e:	c0 40       	breq	80004996 <settings_init+0x1e>
	{
		//User page empty -> default values
		set_default_values();
80004990:	f0 1f 00 16 	mcall	800049e8 <settings_init+0x70>
80004994:	c1 68       	rjmp	800049c0 <settings_init+0x48>
	}	
	else
	{
		flashcdw_memcpy(&set, (uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET, sizeof(set), false);
80004996:	30 09       	mov	r9,0
80004998:	34 ca       	mov	r10,76
8000499a:	e0 6b 00 80 	mov	r11,128
8000499e:	ea 1b 80 80 	orh	r11,0x8080
800049a2:	49 3c       	lddpc	r12,800049ec <settings_init+0x74>
800049a4:	f0 1f 00 13 	mcall	800049f0 <settings_init+0x78>
		if(set.version != SETTINGS_VERSION)
800049a8:	49 18       	lddpc	r8,800049ec <settings_init+0x74>
800049aa:	90 08       	ld.sh	r8,r8[0x0]
800049ac:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800049b0:	30 b8       	mov	r8,11
800049b2:	f0 09 19 00 	cp.h	r9,r8
800049b6:	c0 50       	breq	800049c0 <settings_init+0x48>
		{
			set_default_values();
800049b8:	f0 1f 00 0c 	mcall	800049e8 <settings_init+0x70>
			settings_save();
800049bc:	f0 1f 00 0e 	mcall	800049f4 <settings_init+0x7c>
		}
	}
	
	if (iopin_save)
800049c0:	ef 39 ff fc 	ld.ub	r9,r7[-4]
800049c4:	30 08       	mov	r8,0
800049c6:	f0 09 18 00 	cp.b	r9,r8
800049ca:	c0 90       	breq	800049dc <settings_init+0x64>
	{
		ioport_set_pin_dir(PIN_SAVE, IOPORT_DIR_INPUT);
800049cc:	30 0b       	mov	r11,0
800049ce:	33 1c       	mov	r12,49
800049d0:	f0 1f 00 0a 	mcall	800049f8 <settings_init+0x80>
		ioport_set_pin_mode(PIN_SAVE, IOPORT_MODE_PULLUP);
800049d4:	30 8b       	mov	r11,8
800049d6:	33 1c       	mov	r12,49
800049d8:	f0 1f 00 09 	mcall	800049fc <settings_init+0x84>
	}
};
800049dc:	2f fd       	sub	sp,-4
800049de:	e3 cd 80 80 	ldm	sp++,r7,pc
800049e2:	00 00       	add	r0,r0
800049e4:	80 00       	ld.sh	r0,r0[0x0]
800049e6:	22 74       	sub	r4,39
800049e8:	80 00       	ld.sh	r0,r0[0x0]
800049ea:	4a 6c       	lddpc	r12,80004a80 <set_default_values+0x14>
800049ec:	00 00       	add	r0,r0
800049ee:	01 6c       	ld.uh	r12,--r0
800049f0:	80 00       	ld.sh	r0,r0[0x0]
800049f2:	22 ec       	sub	r12,46
800049f4:	80 00       	ld.sh	r0,r0[0x0]
800049f6:	4a 00       	lddpc	r0,80004a74 <set_default_values+0x8>
800049f8:	80 00       	ld.sh	r0,r0[0x0]
800049fa:	48 62       	lddpc	r2,80004a10 <settings_save+0x10>
800049fc:	80 00       	ld.sh	r0,r0[0x0]
800049fe:	47 48       	lddsp	r8,sp[0x1d0]

80004a00 <settings_save>:

//Save settings set to UserPage on Controller
void settings_save(void)
{
80004a00:	eb cd 40 80 	pushm	r7,lr
80004a04:	1a 97       	mov	r7,sp
	flashcdw_memcpy((uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET,&set, sizeof(set), true);
80004a06:	30 19       	mov	r9,1
80004a08:	34 ca       	mov	r10,76
80004a0a:	48 5b       	lddpc	r11,80004a1c <settings_save+0x1c>
80004a0c:	e0 6c 00 80 	mov	r12,128
80004a10:	ea 1c 80 80 	orh	r12,0x8080
80004a14:	f0 1f 00 03 	mcall	80004a20 <settings_save+0x20>
};
80004a18:	e3 cd 80 80 	ldm	sp++,r7,pc
80004a1c:	00 00       	add	r0,r0
80004a1e:	01 6c       	ld.uh	r12,--r0
80004a20:	80 00       	ld.sh	r0,r0[0x0]
80004a22:	22 ec       	sub	r12,46

80004a24 <check_save>:

void check_save(void)
{
80004a24:	eb cd 40 80 	pushm	r7,lr
80004a28:	1a 97       	mov	r7,sp
80004a2a:	20 1d       	sub	sp,4
	static bool pin_old = LOW;
	bool pin = ioport_get_pin_level(PIN_SAVE) ;
80004a2c:	33 1c       	mov	r12,49
80004a2e:	f0 1f 00 0d 	mcall	80004a60 <check_save+0x3c>
80004a32:	18 98       	mov	r8,r12
80004a34:	ef 68 ff ff 	st.b	r7[-1],r8
	if(pin == LOW && pin_old == HIGH)
80004a38:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80004a3c:	ec 18 00 01 	eorl	r8,0x1
80004a40:	5c 58       	castu.b	r8
80004a42:	c0 70       	breq	80004a50 <check_save+0x2c>
80004a44:	48 88       	lddpc	r8,80004a64 <check_save+0x40>
80004a46:	11 88       	ld.ub	r8,r8[0x0]
80004a48:	58 08       	cp.w	r8,0
80004a4a:	c0 30       	breq	80004a50 <check_save+0x2c>
	{
		settings_save();
80004a4c:	f0 1f 00 07 	mcall	80004a68 <check_save+0x44>
		//TODO: check and add status LED blink
	}
	pin_old = pin;
80004a50:	48 59       	lddpc	r9,80004a64 <check_save+0x40>
80004a52:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80004a56:	b2 88       	st.b	r9[0x0],r8
};
80004a58:	2f fd       	sub	sp,-4
80004a5a:	e3 cd 80 80 	ldm	sp++,r7,pc
80004a5e:	00 00       	add	r0,r0
80004a60:	80 00       	ld.sh	r0,r0[0x0]
80004a62:	49 16       	lddpc	r6,80004aa4 <set_default_values+0x38>
80004a64:	00 00       	add	r0,r0
80004a66:	00 24       	rsub	r4,r0
80004a68:	80 00       	ld.sh	r0,r0[0x0]
80004a6a:	4a 00       	lddpc	r0,80004ae8 <set_default_values+0x7c>

80004a6c <set_default_values>:

void set_default_values(void)
{
80004a6c:	eb cd 40 80 	pushm	r7,lr
80004a70:	1a 97       	mov	r7,sp
	set.version = SETTINGS_VERSION;
80004a72:	4a 99       	lddpc	r9,80004b14 <set_default_values+0xa8>
80004a74:	30 b8       	mov	r8,11
80004a76:	b2 08       	st.h	r9[0x0],r8
	set.pid_pitch.p = 2;
80004a78:	4a 78       	lddpc	r8,80004b14 <set_default_values+0xa8>
80004a7a:	30 29       	mov	r9,2
80004a7c:	91 49       	st.w	r8[0x10],r9
	set.pid_pitch.i = 0;
80004a7e:	4a 68       	lddpc	r8,80004b14 <set_default_values+0xa8>
80004a80:	30 09       	mov	r9,0
80004a82:	91 59       	st.w	r8[0x14],r9
	set.pid_pitch.d = 0;
80004a84:	4a 48       	lddpc	r8,80004b14 <set_default_values+0xa8>
80004a86:	30 09       	mov	r9,0
80004a88:	91 69       	st.w	r8[0x18],r9
	set.pid_roll.p = 2;
80004a8a:	4a 38       	lddpc	r8,80004b14 <set_default_values+0xa8>
80004a8c:	30 29       	mov	r9,2
80004a8e:	91 79       	st.w	r8[0x1c],r9
	set.pid_roll.i = 0;
80004a90:	4a 18       	lddpc	r8,80004b14 <set_default_values+0xa8>
80004a92:	30 09       	mov	r9,0
80004a94:	91 89       	st.w	r8[0x20],r9
	set.pid_roll.d = 0;
80004a96:	4a 08       	lddpc	r8,80004b14 <set_default_values+0xa8>
80004a98:	30 09       	mov	r9,0
80004a9a:	91 99       	st.w	r8[0x24],r9
	set.pid_yaw.p = 2;
80004a9c:	49 e8       	lddpc	r8,80004b14 <set_default_values+0xa8>
80004a9e:	30 29       	mov	r9,2
80004aa0:	91 19       	st.w	r8[0x4],r9
	set.pid_yaw.i = 0;
80004aa2:	49 d8       	lddpc	r8,80004b14 <set_default_values+0xa8>
80004aa4:	30 09       	mov	r9,0
80004aa6:	91 29       	st.w	r8[0x8],r9
	set.pid_yaw.d = 0;
80004aa8:	49 b8       	lddpc	r8,80004b14 <set_default_values+0xa8>
80004aaa:	30 09       	mov	r9,0
80004aac:	91 39       	st.w	r8[0xc],r9
	set.sensor_calibration = 0;
80004aae:	49 a9       	lddpc	r9,80004b14 <set_default_values+0xa8>
80004ab0:	30 08       	mov	r8,0
80004ab2:	f3 68 00 34 	st.b	r9[52],r8
	set.accel_offset.r = 0;
80004ab6:	49 89       	lddpc	r9,80004b14 <set_default_values+0xa8>
80004ab8:	30 08       	mov	r8,0
80004aba:	f3 58 00 3c 	st.h	r9[60],r8
	set.accel_offset.x = 0;
80004abe:	49 69       	lddpc	r9,80004b14 <set_default_values+0xa8>
80004ac0:	30 08       	mov	r8,0
80004ac2:	f3 58 00 36 	st.h	r9[54],r8
	set.accel_offset.y = 0;
80004ac6:	49 49       	lddpc	r9,80004b14 <set_default_values+0xa8>
80004ac8:	30 08       	mov	r8,0
80004aca:	f3 58 00 38 	st.h	r9[56],r8
	set.accel_offset.z = 0;
80004ace:	49 29       	lddpc	r9,80004b14 <set_default_values+0xa8>
80004ad0:	30 08       	mov	r8,0
80004ad2:	f3 58 00 3a 	st.h	r9[58],r8
	set.gyro_offset.x = 0;
80004ad6:	49 09       	lddpc	r9,80004b14 <set_default_values+0xa8>
80004ad8:	30 08       	mov	r8,0
80004ada:	f3 58 00 3e 	st.h	r9[62],r8
	set.gyro_offset.y = 0;
80004ade:	48 e9       	lddpc	r9,80004b14 <set_default_values+0xa8>
80004ae0:	30 08       	mov	r8,0
80004ae2:	f3 58 00 40 	st.h	r9[64],r8
	set.gyro_offset.z = 0;
80004ae6:	48 c9       	lddpc	r9,80004b14 <set_default_values+0xa8>
80004ae8:	30 08       	mov	r8,0
80004aea:	f3 58 00 42 	st.h	r9[66],r8
	set.mag_offset.r = 0;
80004aee:	48 a9       	lddpc	r9,80004b14 <set_default_values+0xa8>
80004af0:	30 08       	mov	r8,0
80004af2:	f3 58 00 4a 	st.h	r9[74],r8
	set.mag_offset.x = 0;
80004af6:	48 89       	lddpc	r9,80004b14 <set_default_values+0xa8>
80004af8:	30 08       	mov	r8,0
80004afa:	f3 58 00 44 	st.h	r9[68],r8
	set.mag_offset.y = 0;
80004afe:	48 69       	lddpc	r9,80004b14 <set_default_values+0xa8>
80004b00:	30 08       	mov	r8,0
80004b02:	f3 58 00 46 	st.h	r9[70],r8
	set.mag_offset.z = 0;
80004b06:	48 49       	lddpc	r9,80004b14 <set_default_values+0xa8>
80004b08:	30 08       	mov	r8,0
80004b0a:	f3 58 00 48 	st.h	r9[72],r8
80004b0e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004b12:	00 00       	add	r0,r0
80004b14:	00 00       	add	r0,r0
80004b16:	01 6c       	ld.uh	r12,--r0

80004b18 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80004b18:	eb cd 40 80 	pushm	r7,lr
80004b1c:	1a 97       	mov	r7,sp
80004b1e:	20 1d       	sub	sp,4
80004b20:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80004b24:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004b28:	e6 18 00 01 	andh	r8,0x1,COH
80004b2c:	5f 08       	sreq	r8
80004b2e:	5c 58       	castu.b	r8
}
80004b30:	10 9c       	mov	r12,r8
80004b32:	2f fd       	sub	sp,-4
80004b34:	e3 cd 80 80 	ldm	sp++,r7,pc

80004b38 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80004b38:	eb cd 40 80 	pushm	r7,lr
80004b3c:	1a 97       	mov	r7,sp
80004b3e:	20 4d       	sub	sp,16
80004b40:	ef 4c ff f8 	st.w	r7[-8],r12
80004b44:	ef 4b ff f4 	st.w	r7[-12],r11
80004b48:	ef 4a ff f0 	st.w	r7[-16],r10
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80004b4c:	e1 b8 00 00 	mfsr	r8,0x0
80004b50:	10 9c       	mov	r12,r8
80004b52:	f0 1f 00 73 	mcall	80004d1c <tc_configure_interrupts+0x1e4>
80004b56:	18 98       	mov	r8,r12
80004b58:	ef 68 ff ff 	st.b	r7[-1],r8

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004b5c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004b60:	58 28       	cp.w	r8,2
80004b62:	e0 88 00 04 	brls	80004b6a <tc_configure_interrupts+0x32>
    return TC_INVALID_ARGUMENT;
80004b66:	3f f8       	mov	r8,-1
80004b68:	cd 68       	rjmp	80004d14 <tc_configure_interrupts+0x1dc>

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80004b6a:	ee fb ff f4 	ld.w	r11,r7[-12]
80004b6e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004b72:	70 08       	ld.w	r8,r8[0x0]
80004b74:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80004b78:	5c 58       	castu.b	r8
80004b7a:	f0 09 15 07 	lsl	r9,r8,0x7
                             bitfield->ldrbs << AVR32_TC_LDRBS_OFFSET |
80004b7e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004b82:	70 08       	ld.w	r8,r8[0x0]
80004b84:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80004b88:	5c 58       	castu.b	r8
80004b8a:	a7 68       	lsl	r8,0x6
80004b8c:	10 49       	or	r9,r8
                             bitfield->ldras << AVR32_TC_LDRAS_OFFSET |
80004b8e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004b92:	70 08       	ld.w	r8,r8[0x0]
80004b94:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80004b98:	5c 58       	castu.b	r8
80004b9a:	a5 78       	lsl	r8,0x5
80004b9c:	10 49       	or	r9,r8
                             bitfield->cpcs << AVR32_TC_CPCS_OFFSET |
80004b9e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004ba2:	70 08       	ld.w	r8,r8[0x0]
80004ba4:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80004ba8:	5c 58       	castu.b	r8
80004baa:	a5 68       	lsl	r8,0x4
80004bac:	10 49       	or	r9,r8
                             bitfield->cpbs << AVR32_TC_CPBS_OFFSET |
80004bae:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004bb2:	70 08       	ld.w	r8,r8[0x0]
80004bb4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80004bb8:	5c 58       	castu.b	r8
80004bba:	a3 78       	lsl	r8,0x3
80004bbc:	10 49       	or	r9,r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
80004bbe:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004bc2:	70 08       	ld.w	r8,r8[0x0]
80004bc4:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80004bc8:	5c 58       	castu.b	r8
80004bca:	a3 68       	lsl	r8,0x2
80004bcc:	10 49       	or	r9,r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
80004bce:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004bd2:	70 08       	ld.w	r8,r8[0x0]
80004bd4:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80004bd8:	5c 58       	castu.b	r8
80004bda:	a1 78       	lsl	r8,0x1
80004bdc:	10 49       	or	r9,r8
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;
80004bde:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004be2:	70 08       	ld.w	r8,r8[0x0]
80004be4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004be8:	5c 58       	castu.b	r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80004bea:	f3 e8 10 08 	or	r8,r9,r8
80004bee:	10 99       	mov	r9,r8
80004bf0:	ee fa ff f8 	ld.w	r10,r7[-8]
80004bf4:	f6 08 15 06 	lsl	r8,r11,0x6
80004bf8:	f4 08 00 08 	add	r8,r10,r8
80004bfc:	2d c8       	sub	r8,-36
80004bfe:	91 09       	st.w	r8[0x0],r9
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80004c00:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80004c04:	30 08       	mov	r8,0
80004c06:	f0 09 18 00 	cp.b	r9,r8
80004c0a:	c0 20       	breq	80004c0e <tc_configure_interrupts+0xd6>
80004c0c:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80004c0e:	ee fb ff f4 	ld.w	r11,r7[-12]
80004c12:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c16:	70 08       	ld.w	r8,r8[0x0]
80004c18:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80004c1c:	5c 58       	castu.b	r8
80004c1e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004c22:	c0 41       	brne	80004c2a <tc_configure_interrupts+0xf2>
80004c24:	e0 69 00 80 	mov	r9,128
80004c28:	c0 28       	rjmp	80004c2c <tc_configure_interrupts+0xf4>
80004c2a:	30 09       	mov	r9,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80004c2c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c30:	70 08       	ld.w	r8,r8[0x0]
80004c32:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80004c36:	5c 58       	castu.b	r8
80004c38:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004c3c:	c0 31       	brne	80004c42 <tc_configure_interrupts+0x10a>
80004c3e:	34 08       	mov	r8,64
80004c40:	c0 28       	rjmp	80004c44 <tc_configure_interrupts+0x10c>
80004c42:	30 08       	mov	r8,0
80004c44:	10 49       	or	r9,r8
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80004c46:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c4a:	70 08       	ld.w	r8,r8[0x0]
80004c4c:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80004c50:	5c 58       	castu.b	r8
80004c52:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004c56:	c0 31       	brne	80004c5c <tc_configure_interrupts+0x124>
80004c58:	32 08       	mov	r8,32
80004c5a:	c0 28       	rjmp	80004c5e <tc_configure_interrupts+0x126>
80004c5c:	30 08       	mov	r8,0
80004c5e:	10 49       	or	r9,r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80004c60:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c64:	70 08       	ld.w	r8,r8[0x0]
80004c66:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80004c6a:	5c 58       	castu.b	r8
80004c6c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004c70:	c0 31       	brne	80004c76 <tc_configure_interrupts+0x13e>
80004c72:	31 08       	mov	r8,16
80004c74:	c0 28       	rjmp	80004c78 <tc_configure_interrupts+0x140>
80004c76:	30 08       	mov	r8,0
80004c78:	10 49       	or	r9,r8
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80004c7a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c7e:	70 08       	ld.w	r8,r8[0x0]
80004c80:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80004c84:	5c 58       	castu.b	r8
80004c86:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004c8a:	c0 31       	brne	80004c90 <tc_configure_interrupts+0x158>
80004c8c:	30 88       	mov	r8,8
80004c8e:	c0 28       	rjmp	80004c92 <tc_configure_interrupts+0x15a>
80004c90:	30 08       	mov	r8,0
80004c92:	10 49       	or	r9,r8
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80004c94:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c98:	70 08       	ld.w	r8,r8[0x0]
80004c9a:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80004c9e:	5c 58       	castu.b	r8
80004ca0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004ca4:	c0 31       	brne	80004caa <tc_configure_interrupts+0x172>
80004ca6:	30 48       	mov	r8,4
80004ca8:	c0 28       	rjmp	80004cac <tc_configure_interrupts+0x174>
80004caa:	30 08       	mov	r8,0
80004cac:	10 49       	or	r9,r8
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80004cae:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004cb2:	70 08       	ld.w	r8,r8[0x0]
80004cb4:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80004cb8:	5c 58       	castu.b	r8
80004cba:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004cbe:	c0 31       	brne	80004cc4 <tc_configure_interrupts+0x18c>
80004cc0:	30 28       	mov	r8,2
80004cc2:	c0 28       	rjmp	80004cc6 <tc_configure_interrupts+0x18e>
80004cc4:	30 08       	mov	r8,0
80004cc6:	10 49       	or	r9,r8
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
80004cc8:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004ccc:	70 08       	ld.w	r8,r8[0x0]
80004cce:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004cd2:	5c 58       	castu.b	r8
80004cd4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004cd8:	5f 08       	sreq	r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80004cda:	f3 e8 10 08 	or	r8,r9,r8
80004cde:	10 99       	mov	r9,r8
80004ce0:	ee fa ff f8 	ld.w	r10,r7[-8]
80004ce4:	f6 08 15 06 	lsl	r8,r11,0x6
80004ce8:	f4 08 00 08 	add	r8,r10,r8
80004cec:	2d 88       	sub	r8,-40
80004cee:	91 09       	st.w	r8[0x0],r9
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80004cf0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004cf4:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004cf8:	a1 78       	lsl	r8,0x1
80004cfa:	2f f8       	sub	r8,-1
80004cfc:	a5 78       	lsl	r8,0x5
80004cfe:	f2 08 00 08 	add	r8,r9,r8
80004d02:	70 08       	ld.w	r8,r8[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80004d04:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80004d08:	30 08       	mov	r8,0
80004d0a:	f0 09 18 00 	cp.b	r9,r8
80004d0e:	c0 20       	breq	80004d12 <tc_configure_interrupts+0x1da>
80004d10:	d5 03       	csrf	0x10

  return 0;
80004d12:	30 08       	mov	r8,0
}
80004d14:	10 9c       	mov	r12,r8
80004d16:	2f cd       	sub	sp,-16
80004d18:	e3 cd 80 80 	ldm	sp++,r7,pc
80004d1c:	80 00       	ld.sh	r0,r0[0x0]
80004d1e:	4b 18       	lddpc	r8,80004de0 <tc_init_waveform+0xc0>

80004d20 <tc_init_waveform>:
  return 0;
}


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
80004d20:	eb cd 40 80 	pushm	r7,lr
80004d24:	1a 97       	mov	r7,sp
80004d26:	20 2d       	sub	sp,8
80004d28:	ef 4c ff fc 	st.w	r7[-4],r12
80004d2c:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80004d30:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d34:	70 08       	ld.w	r8,r8[0x0]
80004d36:	58 28       	cp.w	r8,2
80004d38:	e0 88 00 04 	brls	80004d40 <tc_init_waveform+0x20>
    return TC_INVALID_ARGUMENT;
80004d3c:	3f f8       	mov	r8,-1
80004d3e:	c9 78       	rjmp	80004e6c <tc_init_waveform+0x14c>

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80004d40:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d44:	70 09       	ld.w	r9,r8[0x0]
80004d46:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d4a:	70 18       	ld.w	r8,r8[0x4]
80004d4c:	f1 d8 c3 c2 	bfextu	r8,r8,0x1e,0x2
80004d50:	5c 58       	castu.b	r8
80004d52:	f0 0a 15 1e 	lsl	r10,r8,0x1e
                                  opt->beevt << AVR32_TC_BEEVT_OFFSET |
80004d56:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d5a:	70 18       	ld.w	r8,r8[0x4]
80004d5c:	f1 d8 c3 82 	bfextu	r8,r8,0x1c,0x2
80004d60:	5c 58       	castu.b	r8
80004d62:	bd 68       	lsl	r8,0x1c
80004d64:	10 4a       	or	r10,r8
                                  opt->bcpc << AVR32_TC_BCPC_OFFSET |
80004d66:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d6a:	70 18       	ld.w	r8,r8[0x4]
80004d6c:	f1 d8 c3 42 	bfextu	r8,r8,0x1a,0x2
80004d70:	5c 58       	castu.b	r8
80004d72:	bb 68       	lsl	r8,0x1a
80004d74:	10 4a       	or	r10,r8
                                  opt->bcpb << AVR32_TC_BCPB_OFFSET |
80004d76:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d7a:	70 18       	ld.w	r8,r8[0x4]
80004d7c:	f1 d8 c3 02 	bfextu	r8,r8,0x18,0x2
80004d80:	5c 58       	castu.b	r8
80004d82:	b9 68       	lsl	r8,0x18
80004d84:	10 4a       	or	r10,r8
                                  opt->aswtrg << AVR32_TC_ASWTRG_OFFSET |
80004d86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d8a:	70 18       	ld.w	r8,r8[0x4]
80004d8c:	f1 d8 c2 c2 	bfextu	r8,r8,0x16,0x2
80004d90:	5c 58       	castu.b	r8
80004d92:	b7 68       	lsl	r8,0x16
80004d94:	10 4a       	or	r10,r8
                                  opt->aeevt << AVR32_TC_AEEVT_OFFSET |
80004d96:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d9a:	70 18       	ld.w	r8,r8[0x4]
80004d9c:	f1 d8 c2 82 	bfextu	r8,r8,0x14,0x2
80004da0:	5c 58       	castu.b	r8
80004da2:	b5 68       	lsl	r8,0x14
80004da4:	10 4a       	or	r10,r8
                                  opt->acpc << AVR32_TC_ACPC_OFFSET |
80004da6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004daa:	70 18       	ld.w	r8,r8[0x4]
80004dac:	f1 d8 c2 42 	bfextu	r8,r8,0x12,0x2
80004db0:	5c 58       	castu.b	r8
80004db2:	b3 68       	lsl	r8,0x12
80004db4:	10 4a       	or	r10,r8
                                  opt->acpa << AVR32_TC_ACPA_OFFSET |
80004db6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004dba:	70 18       	ld.w	r8,r8[0x4]
80004dbc:	f1 d8 c2 02 	bfextu	r8,r8,0x10,0x2
80004dc0:	5c 58       	castu.b	r8
80004dc2:	b1 68       	lsl	r8,0x10
80004dc4:	f5 e8 10 08 	or	r8,r10,r8
                                  1 << AVR32_TC_WAVE_OFFSET |
80004dc8:	10 9a       	mov	r10,r8
80004dca:	af ba       	sbr	r10,0xf
                                  opt->wavsel << AVR32_TC_WAVSEL_OFFSET |
80004dcc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004dd0:	70 18       	ld.w	r8,r8[0x4]
80004dd2:	f1 d8 c1 a2 	bfextu	r8,r8,0xd,0x2
80004dd6:	5c 58       	castu.b	r8
80004dd8:	ad 78       	lsl	r8,0xd
80004dda:	10 4a       	or	r10,r8
                                  opt->enetrg << AVR32_TC_ENETRG_OFFSET |
80004ddc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004de0:	70 18       	ld.w	r8,r8[0x4]
80004de2:	f1 d8 c1 81 	bfextu	r8,r8,0xc,0x1
80004de6:	5c 58       	castu.b	r8
80004de8:	ad 68       	lsl	r8,0xc
80004dea:	10 4a       	or	r10,r8
                                  opt->eevt << AVR32_TC_EEVT_OFFSET |
80004dec:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004df0:	70 18       	ld.w	r8,r8[0x4]
80004df2:	f1 d8 c1 42 	bfextu	r8,r8,0xa,0x2
80004df6:	5c 58       	castu.b	r8
80004df8:	ab 68       	lsl	r8,0xa
80004dfa:	10 4a       	or	r10,r8
                                  opt->eevtedg << AVR32_TC_EEVTEDG_OFFSET |
80004dfc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e00:	70 18       	ld.w	r8,r8[0x4]
80004e02:	f1 d8 c1 02 	bfextu	r8,r8,0x8,0x2
80004e06:	5c 58       	castu.b	r8
80004e08:	a9 68       	lsl	r8,0x8
80004e0a:	10 4a       	or	r10,r8
                                  opt->cpcdis << AVR32_TC_CPCDIS_OFFSET |
80004e0c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e10:	70 18       	ld.w	r8,r8[0x4]
80004e12:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80004e16:	5c 58       	castu.b	r8
80004e18:	a7 78       	lsl	r8,0x7
80004e1a:	10 4a       	or	r10,r8
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
80004e1c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e20:	70 18       	ld.w	r8,r8[0x4]
80004e22:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80004e26:	5c 58       	castu.b	r8
80004e28:	a7 68       	lsl	r8,0x6
80004e2a:	10 4a       	or	r10,r8
                                  opt->burst << AVR32_TC_BURST_OFFSET |
80004e2c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e30:	70 18       	ld.w	r8,r8[0x4]
80004e32:	f1 d8 c0 82 	bfextu	r8,r8,0x4,0x2
80004e36:	5c 58       	castu.b	r8
80004e38:	a5 68       	lsl	r8,0x4
80004e3a:	10 4a       	or	r10,r8
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
80004e3c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e40:	70 18       	ld.w	r8,r8[0x4]
80004e42:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80004e46:	5c 58       	castu.b	r8
80004e48:	a3 78       	lsl	r8,0x3
80004e4a:	10 4a       	or	r10,r8
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;
80004e4c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e50:	70 18       	ld.w	r8,r8[0x4]
80004e52:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80004e56:	5c 58       	castu.b	r8
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80004e58:	f5 e8 10 08 	or	r8,r10,r8
80004e5c:	10 9a       	mov	r10,r8
80004e5e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004e62:	a5 69       	lsl	r9,0x4
80004e64:	2f f9       	sub	r9,-1
80004e66:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
                                  opt->burst << AVR32_TC_BURST_OFFSET |
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;

  return 0;
80004e6a:	30 08       	mov	r8,0
}
80004e6c:	10 9c       	mov	r12,r8
80004e6e:	2f ed       	sub	sp,-8
80004e70:	e3 cd 80 80 	ldm	sp++,r7,pc

80004e74 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
80004e74:	eb cd 40 80 	pushm	r7,lr
80004e78:	1a 97       	mov	r7,sp
80004e7a:	20 2d       	sub	sp,8
80004e7c:	ef 4c ff fc 	st.w	r7[-4],r12
80004e80:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004e84:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e88:	58 28       	cp.w	r8,2
80004e8a:	e0 88 00 04 	brls	80004e92 <tc_start+0x1e>
    return TC_INVALID_ARGUMENT;
80004e8e:	3f f8       	mov	r8,-1
80004e90:	c0 b8       	rjmp	80004ea6 <tc_start+0x32>

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80004e92:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e96:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004e9a:	a7 68       	lsl	r8,0x6
80004e9c:	f2 08 00 08 	add	r8,r9,r8
80004ea0:	30 59       	mov	r9,5
80004ea2:	91 09       	st.w	r8[0x0],r9

  return 0;
80004ea4:	30 08       	mov	r8,0
}
80004ea6:	10 9c       	mov	r12,r8
80004ea8:	2f ed       	sub	sp,-8
80004eaa:	e3 cd 80 80 	ldm	sp++,r7,pc

80004eae <tc_read_sr>:
  tc->bcr = AVR32_TC_BCR_SYNC_MASK;
}


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
80004eae:	eb cd 40 80 	pushm	r7,lr
80004eb2:	1a 97       	mov	r7,sp
80004eb4:	20 2d       	sub	sp,8
80004eb6:	ef 4c ff fc 	st.w	r7[-4],r12
80004eba:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004ebe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004ec2:	58 28       	cp.w	r8,2
80004ec4:	e0 88 00 04 	brls	80004ecc <tc_read_sr+0x1e>
    return TC_INVALID_ARGUMENT;
80004ec8:	3f f8       	mov	r8,-1
80004eca:	c0 b8       	rjmp	80004ee0 <tc_read_sr+0x32>

  return tc->channel[channel].sr;
80004ecc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004ed0:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004ed4:	a1 78       	lsl	r8,0x1
80004ed6:	2f f8       	sub	r8,-1
80004ed8:	a5 78       	lsl	r8,0x5
80004eda:	f2 08 00 08 	add	r8,r9,r8
80004ede:	70 08       	ld.w	r8,r8[0x0]
}
80004ee0:	10 9c       	mov	r12,r8
80004ee2:	2f ed       	sub	sp,-8
80004ee4:	e3 cd 80 80 	ldm	sp++,r7,pc

80004ee8 <tc_write_ra>:
  return Rd_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK);
}


int tc_write_ra(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80004ee8:	eb cd 40 80 	pushm	r7,lr
80004eec:	1a 97       	mov	r7,sp
80004eee:	20 3d       	sub	sp,12
80004ef0:	ef 4c ff fc 	st.w	r7[-4],r12
80004ef4:	ef 4b ff f8 	st.w	r7[-8],r11
80004ef8:	14 98       	mov	r8,r10
80004efa:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004efe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004f02:	58 28       	cp.w	r8,2
80004f04:	e0 88 00 04 	brls	80004f0c <tc_write_ra+0x24>
    return TC_INVALID_ARGUMENT;
80004f08:	3f f8       	mov	r8,-1
80004f0a:	c2 78       	rjmp	80004f58 <tc_write_ra+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80004f0c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004f10:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004f14:	a5 69       	lsl	r9,0x4
80004f16:	2f f9       	sub	r9,-1
80004f18:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004f1c:	e2 18 80 00 	andl	r8,0x8000,COH
80004f20:	c1 a0       	breq	80004f54 <tc_write_ra+0x6c>
    Wr_bitfield(tc->channel[channel].ra, AVR32_TC_RA_MASK, value);
80004f22:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004f26:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004f2a:	ee fa ff fc 	ld.w	r10,r7[-4]
80004f2e:	a7 69       	lsl	r9,0x6
80004f30:	f4 09 00 09 	add	r9,r10,r9
80004f34:	2e c9       	sub	r9,-20
80004f36:	72 09       	ld.w	r9,r9[0x0]
80004f38:	12 9a       	mov	r10,r9
80004f3a:	e0 1a 00 00 	andl	r10,0x0
80004f3e:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80004f42:	f5 e9 10 09 	or	r9,r10,r9
80004f46:	ee fa ff fc 	ld.w	r10,r7[-4]
80004f4a:	a7 68       	lsl	r8,0x6
80004f4c:	f4 08 00 08 	add	r8,r10,r8
80004f50:	2e c8       	sub	r8,-20
80004f52:	91 09       	st.w	r8[0x0],r9

  return value;
80004f54:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80004f58:	10 9c       	mov	r12,r8
80004f5a:	2f dd       	sub	sp,-12
80004f5c:	e3 cd 80 80 	ldm	sp++,r7,pc

80004f60 <tc_write_rb>:


int tc_write_rb(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80004f60:	eb cd 40 80 	pushm	r7,lr
80004f64:	1a 97       	mov	r7,sp
80004f66:	20 3d       	sub	sp,12
80004f68:	ef 4c ff fc 	st.w	r7[-4],r12
80004f6c:	ef 4b ff f8 	st.w	r7[-8],r11
80004f70:	14 98       	mov	r8,r10
80004f72:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004f76:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004f7a:	58 28       	cp.w	r8,2
80004f7c:	e0 88 00 04 	brls	80004f84 <tc_write_rb+0x24>
    return TC_INVALID_ARGUMENT;
80004f80:	3f f8       	mov	r8,-1
80004f82:	c2 78       	rjmp	80004fd0 <tc_write_rb+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80004f84:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004f88:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004f8c:	a5 69       	lsl	r9,0x4
80004f8e:	2f f9       	sub	r9,-1
80004f90:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80004f94:	e2 18 80 00 	andl	r8,0x8000,COH
80004f98:	c1 a0       	breq	80004fcc <tc_write_rb+0x6c>
    Wr_bitfield(tc->channel[channel].rb, AVR32_TC_RB_MASK, value);
80004f9a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004f9e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004fa2:	ee fa ff fc 	ld.w	r10,r7[-4]
80004fa6:	a7 69       	lsl	r9,0x6
80004fa8:	f4 09 00 09 	add	r9,r10,r9
80004fac:	2e 89       	sub	r9,-24
80004fae:	72 09       	ld.w	r9,r9[0x0]
80004fb0:	12 9a       	mov	r10,r9
80004fb2:	e0 1a 00 00 	andl	r10,0x0
80004fb6:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80004fba:	f5 e9 10 09 	or	r9,r10,r9
80004fbe:	ee fa ff fc 	ld.w	r10,r7[-4]
80004fc2:	a7 68       	lsl	r8,0x6
80004fc4:	f4 08 00 08 	add	r8,r10,r8
80004fc8:	2e 88       	sub	r8,-24
80004fca:	91 09       	st.w	r8[0x0],r9

  return value;
80004fcc:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80004fd0:	10 9c       	mov	r12,r8
80004fd2:	2f dd       	sub	sp,-12
80004fd4:	e3 cd 80 80 	ldm	sp++,r7,pc

80004fd8 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80004fd8:	eb cd 40 80 	pushm	r7,lr
80004fdc:	1a 97       	mov	r7,sp
80004fde:	20 3d       	sub	sp,12
80004fe0:	ef 4c ff fc 	st.w	r7[-4],r12
80004fe4:	ef 4b ff f8 	st.w	r7[-8],r11
80004fe8:	14 98       	mov	r8,r10
80004fea:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80004fee:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004ff2:	58 28       	cp.w	r8,2
80004ff4:	e0 88 00 04 	brls	80004ffc <tc_write_rc+0x24>
    return TC_INVALID_ARGUMENT;
80004ff8:	3f f8       	mov	r8,-1
80004ffa:	c2 78       	rjmp	80005048 <tc_write_rc+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80004ffc:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005000:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005004:	a5 69       	lsl	r9,0x4
80005006:	2f f9       	sub	r9,-1
80005008:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000500c:	e2 18 80 00 	andl	r8,0x8000,COH
80005010:	c1 a0       	breq	80005044 <tc_write_rc+0x6c>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80005012:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005016:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000501a:	ee fa ff fc 	ld.w	r10,r7[-4]
8000501e:	a7 69       	lsl	r9,0x6
80005020:	f4 09 00 09 	add	r9,r10,r9
80005024:	2e 49       	sub	r9,-28
80005026:	72 09       	ld.w	r9,r9[0x0]
80005028:	12 9a       	mov	r10,r9
8000502a:	e0 1a 00 00 	andl	r10,0x0
8000502e:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005032:	f5 e9 10 09 	or	r9,r10,r9
80005036:	ee fa ff fc 	ld.w	r10,r7[-4]
8000503a:	a7 68       	lsl	r8,0x6
8000503c:	f4 08 00 08 	add	r8,r10,r8
80005040:	2e 48       	sub	r8,-28
80005042:	91 09       	st.w	r8[0x0],r9

  return value;
80005044:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005048:	10 9c       	mov	r12,r8
8000504a:	2f dd       	sub	sp,-12
8000504c:	e3 cd 80 80 	ldm	sp++,r7,pc

80005050 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005050:	eb cd 40 80 	pushm	r7,lr
80005054:	1a 97       	mov	r7,sp
80005056:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005058:	e1 b8 00 00 	mfsr	r8,0x0
8000505c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005060:	d3 03       	ssrf	0x10

	return flags;
80005062:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005066:	10 9c       	mov	r12,r8
80005068:	2f fd       	sub	sp,-4
8000506a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000506e <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
8000506e:	eb cd 40 80 	pushm	r7,lr
80005072:	1a 97       	mov	r7,sp
80005074:	20 1d       	sub	sp,4
80005076:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
8000507a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000507e:	e6 18 00 01 	andh	r8,0x1,COH
80005082:	5f 08       	sreq	r8
80005084:	5c 58       	castu.b	r8
}
80005086:	10 9c       	mov	r12,r8
80005088:	2f fd       	sub	sp,-4
8000508a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000508e:	d7 03       	nop

80005090 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005090:	eb cd 40 80 	pushm	r7,lr
80005094:	1a 97       	mov	r7,sp
80005096:	20 1d       	sub	sp,4
80005098:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000509c:	ee fc ff fc 	ld.w	r12,r7[-4]
800050a0:	f0 1f 00 05 	mcall	800050b4 <cpu_irq_restore+0x24>
800050a4:	18 98       	mov	r8,r12
800050a6:	58 08       	cp.w	r8,0
800050a8:	c0 20       	breq	800050ac <cpu_irq_restore+0x1c>
      cpu_irq_enable();
800050aa:	d5 03       	csrf	0x10
   }

	barrier();
}
800050ac:	2f fd       	sub	sp,-4
800050ae:	e3 cd 80 80 	ldm	sp++,r7,pc
800050b2:	00 00       	add	r0,r0
800050b4:	80 00       	ld.sh	r0,r0[0x0]
800050b6:	50 6e       	stdsp	sp[0x18],lr

800050b8 <osc_priv_enable_rc120m>:
	cpu_irq_restore(flags);
}
#endif /* BOARD_OSC32_HZ */

void osc_priv_enable_rc120m(void)
{
800050b8:	eb cd 40 80 	pushm	r7,lr
800050bc:	1a 97       	mov	r7,sp
800050be:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
800050c0:	f0 1f 00 0c 	mcall	800050f0 <osc_priv_enable_rc120m+0x38>
800050c4:	18 98       	mov	r8,r12
800050c6:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
800050ca:	fe 78 58 00 	mov	r8,-43008
800050ce:	34 49       	mov	r9,68
800050d0:	ea 19 aa 00 	orh	r9,0xaa00
800050d4:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
800050d6:	fe 78 58 00 	mov	r8,-43008
800050da:	30 19       	mov	r9,1
800050dc:	f1 49 00 44 	st.w	r8[68],r9
	cpu_irq_restore(flags);
800050e0:	ee fc ff fc 	ld.w	r12,r7[-4]
800050e4:	f0 1f 00 04 	mcall	800050f4 <osc_priv_enable_rc120m+0x3c>
}
800050e8:	2f fd       	sub	sp,-4
800050ea:	e3 cd 80 80 	ldm	sp++,r7,pc
800050ee:	00 00       	add	r0,r0
800050f0:	80 00       	ld.sh	r0,r0[0x0]
800050f2:	50 50       	stdsp	sp[0x14],r0
800050f4:	80 00       	ld.sh	r0,r0[0x0]
800050f6:	50 90       	stdsp	sp[0x24],r0

800050f8 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
800050f8:	eb cd 40 80 	pushm	r7,lr
800050fc:	1a 97       	mov	r7,sp
800050fe:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005100:	e1 b8 00 00 	mfsr	r8,0x0
80005104:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005108:	d3 03       	ssrf	0x10

	return flags;
8000510a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000510e:	10 9c       	mov	r12,r8
80005110:	2f fd       	sub	sp,-4
80005112:	e3 cd 80 80 	ldm	sp++,r7,pc

80005116 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005116:	eb cd 40 80 	pushm	r7,lr
8000511a:	1a 97       	mov	r7,sp
8000511c:	20 1d       	sub	sp,4
8000511e:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005122:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005126:	e6 18 00 01 	andh	r8,0x1,COH
8000512a:	5f 08       	sreq	r8
8000512c:	5c 58       	castu.b	r8
}
8000512e:	10 9c       	mov	r12,r8
80005130:	2f fd       	sub	sp,-4
80005132:	e3 cd 80 80 	ldm	sp++,r7,pc
80005136:	d7 03       	nop

80005138 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005138:	eb cd 40 80 	pushm	r7,lr
8000513c:	1a 97       	mov	r7,sp
8000513e:	20 1d       	sub	sp,4
80005140:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005144:	ee fc ff fc 	ld.w	r12,r7[-4]
80005148:	f0 1f 00 05 	mcall	8000515c <cpu_irq_restore+0x24>
8000514c:	18 98       	mov	r8,r12
8000514e:	58 08       	cp.w	r8,0
80005150:	c0 20       	breq	80005154 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80005152:	d5 03       	csrf	0x10
   }

	barrier();
}
80005154:	2f fd       	sub	sp,-4
80005156:	e3 cd 80 80 	ldm	sp++,r7,pc
8000515a:	00 00       	add	r0,r0
8000515c:	80 00       	ld.sh	r0,r0[0x0]
8000515e:	51 16       	stdsp	sp[0x44],r6

80005160 <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
80005160:	eb cd 40 80 	pushm	r7,lr
80005164:	1a 97       	mov	r7,sp
80005166:	20 1d       	sub	sp,4
80005168:	18 98       	mov	r8,r12
8000516a:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
8000516e:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005172:	58 28       	cp.w	r8,2
80005174:	c0 31       	brne	8000517a <osc_enable+0x1a>
		osc_priv_enable_osc32();
		break;
#endif

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80005176:	f0 1f 00 03 	mcall	80005180 <osc_enable+0x20>

	default:
		/* unhandled_case(id); */
		break;
	}
}
8000517a:	2f fd       	sub	sp,-4
8000517c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005180:	80 00       	ld.sh	r0,r0[0x0]
80005182:	50 b8       	stdsp	sp[0x2c],r8

80005184 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint8_t id)
{
80005184:	eb cd 40 80 	pushm	r7,lr
80005188:	1a 97       	mov	r7,sp
8000518a:	20 1d       	sub	sp,4
8000518c:	18 98       	mov	r8,r12
8000518e:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80005192:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005196:	58 28       	cp.w	r8,2
80005198:	c0 40       	breq	800051a0 <osc_is_ready+0x1c>
8000519a:	58 38       	cp.w	r8,3
8000519c:	c0 a0       	breq	800051b0 <osc_is_ready+0x2c>
8000519e:	c0 b8       	rjmp	800051b4 <osc_is_ready+0x30>
	case OSC_ID_OSC32:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC32RDY));
#endif

	case OSC_ID_RC120M:
		return !!(AVR32_SCIF.rc120mcr & (1 << AVR32_SCIF_RC120MCR_EN));
800051a0:	fe 78 58 00 	mov	r8,-43008
800051a4:	71 18       	ld.w	r8,r8[0x44]
800051a6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800051aa:	5f 18       	srne	r8
800051ac:	5c 58       	castu.b	r8
800051ae:	c0 48       	rjmp	800051b6 <osc_is_ready+0x32>

	case OSC_ID_RCSYS:
		/* RCSYS is always ready */
		return true;
800051b0:	30 18       	mov	r8,1
800051b2:	c0 28       	rjmp	800051b6 <osc_is_ready+0x32>

	default:
		/* unhandled_case(id); */
		return false;
800051b4:	30 08       	mov	r8,0
	}
}
800051b6:	10 9c       	mov	r12,r8
800051b8:	2f fd       	sub	sp,-4
800051ba:	e3 cd 80 80 	ldm	sp++,r7,pc
800051be:	d7 03       	nop

800051c0 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
800051c0:	eb cd 40 80 	pushm	r7,lr
800051c4:	1a 97       	mov	r7,sp
800051c6:	20 1d       	sub	sp,4
800051c8:	18 98       	mov	r8,r12
800051ca:	ef 68 ff fc 	st.b	r7[-4],r8
	while (!osc_is_ready(id)) {
800051ce:	ef 38 ff fc 	ld.ub	r8,r7[-4]
800051d2:	10 9c       	mov	r12,r8
800051d4:	f0 1f 00 05 	mcall	800051e8 <osc_wait_ready+0x28>
800051d8:	18 98       	mov	r8,r12
800051da:	ec 18 00 01 	eorl	r8,0x1
800051de:	5c 58       	castu.b	r8
800051e0:	cf 71       	brne	800051ce <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
800051e2:	2f fd       	sub	sp,-4
800051e4:	e3 cd 80 80 	ldm	sp++,r7,pc
800051e8:	80 00       	ld.sh	r0,r0[0x0]
800051ea:	51 84       	stdsp	sp[0x60],r4

800051ec <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800051ec:	eb cd 40 80 	pushm	r7,lr
800051f0:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
800051f2:	e0 68 0e 00 	mov	r8,3584
800051f6:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
800051fa:	10 9c       	mov	r12,r8
800051fc:	e3 cd 80 80 	ldm	sp++,r7,pc

80005200 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80005200:	eb cd 40 80 	pushm	r7,lr
80005204:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80005206:	f0 1f 00 04 	mcall	80005214 <sysclk_get_cpu_hz+0x14>
8000520a:	18 98       	mov	r8,r12
8000520c:	a3 88       	lsr	r8,0x2
}
8000520e:	10 9c       	mov	r12,r8
80005210:	e3 cd 80 80 	ldm	sp++,r7,pc
80005214:	80 00       	ld.sh	r0,r0[0x0]
80005216:	51 ec       	stdsp	sp[0x78],r12

80005218 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80005218:	eb cd 40 80 	pushm	r7,lr
8000521c:	1a 97       	mov	r7,sp
8000521e:	20 4d       	sub	sp,16
80005220:	ef 4c ff f4 	st.w	r7[-12],r12
80005224:	ef 4b ff f0 	st.w	r7[-16],r11
	irqflags_t flags;
	uint32_t   mask;

	flags = cpu_irq_save();
80005228:	f0 1f 00 1a 	mcall	80005290 <sysclk_priv_enable_module+0x78>
8000522c:	18 98       	mov	r8,r12
8000522e:	ef 48 ff f8 	st.w	r7[-8],r8

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80005232:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005236:	a3 68       	lsl	r8,0x2
80005238:	e0 28 eb e0 	sub	r8,60384
8000523c:	70 08       	ld.w	r8,r8[0x0]
8000523e:	ef 48 ff fc 	st.w	r7[-4],r8
	mask |= 1U << module_index;
80005242:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005246:	30 19       	mov	r9,1
80005248:	f2 08 09 48 	lsl	r8,r9,r8
8000524c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005250:	f3 e8 10 08 	or	r8,r9,r8
80005254:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80005258:	fe 78 14 00 	mov	r8,-60416
8000525c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005260:	f2 0a 15 02 	lsl	r10,r9,0x2
80005264:	32 09       	mov	r9,32
80005266:	ea 19 aa 00 	orh	r9,0xaa00
8000526a:	f4 09 00 09 	add	r9,r10,r9
8000526e:	f1 49 00 58 	st.w	r8[88],r9
	*(&AVR32_PM.cpumask + bus_id) = mask;
80005272:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005276:	a3 68       	lsl	r8,0x2
80005278:	e0 28 eb e0 	sub	r8,60384
8000527c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005280:	91 09       	st.w	r8[0x0],r9

	cpu_irq_restore(flags);
80005282:	ee fc ff f8 	ld.w	r12,r7[-8]
80005286:	f0 1f 00 04 	mcall	80005294 <sysclk_priv_enable_module+0x7c>
}
8000528a:	2f cd       	sub	sp,-16
8000528c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005290:	80 00       	ld.sh	r0,r0[0x0]
80005292:	50 f8       	stdsp	sp[0x3c],r8
80005294:	80 00       	ld.sh	r0,r0[0x0]
80005296:	51 38       	stdsp	sp[0x4c],r8

80005298 <sysclk_set_prescalers>:
 * \param pba_shift The PBA clock will be divided by \f$2^{pba\_shift}\f$
 * \param pbb_shift The PBB clock will be divided by \f$2^{pbb\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift)
{
80005298:	eb cd 40 80 	pushm	r7,lr
8000529c:	1a 97       	mov	r7,sp
8000529e:	20 7d       	sub	sp,28
800052a0:	ef 4c ff ec 	st.w	r7[-20],r12
800052a4:	ef 4b ff e8 	st.w	r7[-24],r11
800052a8:	ef 4a ff e4 	st.w	r7[-28],r10
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
800052ac:	30 08       	mov	r8,0
800052ae:	ef 48 ff f4 	st.w	r7[-12],r8
	uint32_t   pba_cksel = 0;
800052b2:	30 08       	mov	r8,0
800052b4:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t   pbb_cksel = 0;
800052b8:	30 08       	mov	r8,0
800052ba:	ef 48 ff fc 	st.w	r7[-4],r8

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
800052be:	ee f8 ff ec 	ld.w	r8,r7[-20]
800052c2:	58 08       	cp.w	r8,0
800052c4:	c0 70       	breq	800052d2 <sysclk_set_prescalers+0x3a>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_OFFSET)
800052c6:	ee f8 ff ec 	ld.w	r8,r7[-20]
800052ca:	20 18       	sub	r8,1
800052cc:	a7 b8       	sbr	r8,0x7
800052ce:	ef 48 ff f4 	st.w	r7[-12],r8
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
800052d2:	ee f8 ff e8 	ld.w	r8,r7[-24]
800052d6:	58 08       	cp.w	r8,0
800052d8:	c0 70       	breq	800052e6 <sysclk_set_prescalers+0x4e>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_OFFSET)
800052da:	ee f8 ff e8 	ld.w	r8,r7[-24]
800052de:	20 18       	sub	r8,1
800052e0:	a7 b8       	sbr	r8,0x7
800052e2:	ef 48 ff f8 	st.w	r7[-8],r8
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
800052e6:	ee f8 ff e4 	ld.w	r8,r7[-28]
800052ea:	58 08       	cp.w	r8,0
800052ec:	c0 70       	breq	800052fa <sysclk_set_prescalers+0x62>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_OFFSET)
800052ee:	ee f8 ff e4 	ld.w	r8,r7[-28]
800052f2:	20 18       	sub	r8,1
800052f4:	a7 b8       	sbr	r8,0x7
800052f6:	ef 48 ff fc 	st.w	r7[-4],r8
				| (1U << AVR32_PM_PBBDIV);

	flags = cpu_irq_save();
800052fa:	f0 1f 00 19 	mcall	8000535c <sysclk_set_prescalers+0xc4>
800052fe:	18 98       	mov	r8,r12
80005300:	ef 48 ff f0 	st.w	r7[-16],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80005304:	fe 78 14 00 	mov	r8,-60416
80005308:	30 49       	mov	r9,4
8000530a:	ea 19 aa 00 	orh	r9,0xaa00
8000530e:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.cpusel = cpu_cksel;
80005312:	fe 78 14 00 	mov	r8,-60416
80005316:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000531a:	91 19       	st.w	r8[0x4],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
8000531c:	fe 78 14 00 	mov	r8,-60416
80005320:	30 c9       	mov	r9,12
80005322:	ea 19 aa 00 	orh	r9,0xaa00
80005326:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbasel = pba_cksel;
8000532a:	fe 78 14 00 	mov	r8,-60416
8000532e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005332:	91 39       	st.w	r8[0xc],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80005334:	fe 78 14 00 	mov	r8,-60416
80005338:	31 09       	mov	r9,16
8000533a:	ea 19 aa 00 	orh	r9,0xaa00
8000533e:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbbsel = pbb_cksel;
80005342:	fe 78 14 00 	mov	r8,-60416
80005346:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000534a:	91 49       	st.w	r8[0x10],r9
	cpu_irq_restore(flags);
8000534c:	ee fc ff f0 	ld.w	r12,r7[-16]
80005350:	f0 1f 00 04 	mcall	80005360 <sysclk_set_prescalers+0xc8>
}
80005354:	2f 9d       	sub	sp,-28
80005356:	e3 cd 80 80 	ldm	sp++,r7,pc
8000535a:	00 00       	add	r0,r0
8000535c:	80 00       	ld.sh	r0,r0[0x0]
8000535e:	50 f8       	stdsp	sp[0x3c],r8
80005360:	80 00       	ld.sh	r0,r0[0x0]
80005362:	51 38       	stdsp	sp[0x4c],r8

80005364 <sysclk_set_source>:
 *
 * \param src The new system clock source. Must be one of the constants
 * from the <em>System Clock Sources</em> section.
 */
void sysclk_set_source(uint_fast8_t src)
{
80005364:	eb cd 40 80 	pushm	r7,lr
80005368:	1a 97       	mov	r7,sp
8000536a:	20 2d       	sub	sp,8
8000536c:	ef 4c ff f8 	st.w	r7[-8],r12
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL1);

	flags = cpu_irq_save();
80005370:	f0 1f 00 0c 	mcall	800053a0 <sysclk_set_source+0x3c>
80005374:	18 98       	mov	r8,r12
80005376:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
8000537a:	fe 78 14 00 	mov	r8,-60416
8000537e:	fc 19 aa 00 	movh	r9,0xaa00
80005382:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.mcctrl = src;
80005386:	fe 78 14 00 	mov	r8,-60416
8000538a:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000538e:	91 09       	st.w	r8[0x0],r9
	cpu_irq_restore(flags);
80005390:	ee fc ff fc 	ld.w	r12,r7[-4]
80005394:	f0 1f 00 04 	mcall	800053a4 <sysclk_set_source+0x40>
}
80005398:	2f ed       	sub	sp,-8
8000539a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000539e:	00 00       	add	r0,r0
800053a0:	80 00       	ld.sh	r0,r0[0x0]
800053a2:	50 f8       	stdsp	sp[0x3c],r8
800053a4:	80 00       	ld.sh	r0,r0[0x0]
800053a6:	51 38       	stdsp	sp[0x4c],r8

800053a8 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
800053a8:	eb cd 40 80 	pushm	r7,lr
800053ac:	1a 97       	mov	r7,sp
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
800053ae:	30 2a       	mov	r10,2
800053b0:	30 2b       	mov	r11,2
800053b2:	30 2c       	mov	r12,2
800053b4:	f0 1f 00 0a 	mcall	800053dc <sysclk_init+0x34>
		sysclk_set_source(SYSCLK_SRC_PLL1);
		break;
	}
#endif
	case SYSCLK_SRC_RC120M:
		osc_enable(OSC_ID_RC120M);
800053b8:	30 2c       	mov	r12,2
800053ba:	f0 1f 00 0a 	mcall	800053e0 <sysclk_init+0x38>
		osc_wait_ready(OSC_ID_RC120M);
800053be:	30 2c       	mov	r12,2
800053c0:	f0 1f 00 09 	mcall	800053e4 <sysclk_init+0x3c>
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
800053c4:	f0 1f 00 09 	mcall	800053e8 <sysclk_init+0x40>
800053c8:	18 98       	mov	r8,r12
800053ca:	10 9c       	mov	r12,r8
800053cc:	f0 1f 00 08 	mcall	800053ec <sysclk_init+0x44>
		sysclk_set_source(SYSCLK_SRC_RC120M);
800053d0:	30 4c       	mov	r12,4
800053d2:	f0 1f 00 08 	mcall	800053f0 <sysclk_init+0x48>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
800053d6:	e3 cd 80 80 	ldm	sp++,r7,pc
800053da:	00 00       	add	r0,r0
800053dc:	80 00       	ld.sh	r0,r0[0x0]
800053de:	52 98       	stdsp	sp[0xa4],r8
800053e0:	80 00       	ld.sh	r0,r0[0x0]
800053e2:	51 60       	stdsp	sp[0x58],r0
800053e4:	80 00       	ld.sh	r0,r0[0x0]
800053e6:	51 c0       	stdsp	sp[0x70],r0
800053e8:	80 00       	ld.sh	r0,r0[0x0]
800053ea:	52 00       	stdsp	sp[0x80],r0
800053ec:	80 00       	ld.sh	r0,r0[0x0]
800053ee:	20 4c       	sub	r12,4
800053f0:	80 00       	ld.sh	r0,r0[0x0]
800053f2:	53 64       	stdsp	sp[0xd8],r4

800053f4 <spi_initSlave>:
}

spi_status_t spi_initSlave(volatile avr32_spi_t *spi,
		uint8_t bits,
		uint8_t spi_mode)
{
800053f4:	eb cd 40 80 	pushm	r7,lr
800053f8:	1a 97       	mov	r7,sp
800053fa:	20 3d       	sub	sp,12
800053fc:	ef 4c ff fc 	st.w	r7[-4],r12
80005400:	16 99       	mov	r9,r11
80005402:	14 98       	mov	r8,r10
80005404:	ef 69 ff f8 	st.b	r7[-8],r9
80005408:	ef 68 ff f4 	st.b	r7[-12],r8
	if (spi_mode > 3 ||
8000540c:	ef 39 ff f4 	ld.ub	r9,r7[-12]
80005410:	30 38       	mov	r8,3
80005412:	f0 09 18 00 	cp.b	r9,r8
80005416:	e0 8b 00 10 	brhi	80005436 <spi_initSlave+0x42>
8000541a:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000541e:	30 78       	mov	r8,7
80005420:	f0 09 18 00 	cp.b	r9,r8
80005424:	e0 88 00 09 	brls	80005436 <spi_initSlave+0x42>
80005428:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000542c:	31 08       	mov	r8,16
8000542e:	f0 09 18 00 	cp.b	r9,r8
80005432:	e0 88 00 04 	brls	8000543a <spi_initSlave+0x46>
			bits < 8 || bits > 16) {
		return SPI_ERROR_ARGUMENT;
80005436:	30 28       	mov	r8,2
80005438:	c1 f8       	rjmp	80005476 <spi_initSlave+0x82>
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
8000543a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000543e:	e0 69 00 80 	mov	r9,128
80005442:	91 09       	st.w	r8[0x0],r9

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80005444:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80005448:	a1 98       	lsr	r8,0x1
8000544a:	5c 58       	castu.b	r8
8000544c:	10 99       	mov	r9,r8
			(((spi_mode &
8000544e:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80005452:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005456:	c0 31       	brne	8000545c <spi_initSlave+0x68>
80005458:	30 28       	mov	r8,2
8000545a:	c0 28       	rjmp	8000545e <spi_initSlave+0x6a>
8000545c:	30 08       	mov	r8,0
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
8000545e:	10 49       	or	r9,r8
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);
80005460:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80005464:	20 88       	sub	r8,8
80005466:	a5 68       	lsl	r8,0x4

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80005468:	f3 e8 10 08 	or	r8,r9,r8
8000546c:	10 99       	mov	r9,r8
8000546e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005472:	91 c9       	st.w	r8[0x30],r9
			(((spi_mode &
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);

	return SPI_OK;
80005474:	30 08       	mov	r8,0
}
80005476:	10 9c       	mov	r12,r8
80005478:	2f dd       	sub	sp,-12
8000547a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000547e <spi_enable>:

	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
8000547e:	eb cd 40 80 	pushm	r7,lr
80005482:	1a 97       	mov	r7,sp
80005484:	20 1d       	sub	sp,4
80005486:	ef 4c ff fc 	st.w	r7[-4],r12
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
8000548a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000548e:	30 19       	mov	r9,1
80005490:	91 09       	st.w	r8[0x0],r9
}
80005492:	2f fd       	sub	sp,-4
80005494:	e3 cd 80 80 	ldm	sp++,r7,pc

80005498 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005498:	eb cd 40 80 	pushm	r7,lr
8000549c:	1a 97       	mov	r7,sp
8000549e:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800054a0:	e1 b8 00 00 	mfsr	r8,0x0
800054a4:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
800054a8:	d3 03       	ssrf	0x10

	return flags;
800054aa:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800054ae:	10 9c       	mov	r12,r8
800054b0:	2f fd       	sub	sp,-4
800054b2:	e3 cd 80 80 	ldm	sp++,r7,pc

800054b6 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800054b6:	eb cd 40 80 	pushm	r7,lr
800054ba:	1a 97       	mov	r7,sp
800054bc:	20 1d       	sub	sp,4
800054be:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800054c2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800054c6:	e6 18 00 01 	andh	r8,0x1,COH
800054ca:	5f 08       	sreq	r8
800054cc:	5c 58       	castu.b	r8
}
800054ce:	10 9c       	mov	r12,r8
800054d0:	2f fd       	sub	sp,-4
800054d2:	e3 cd 80 80 	ldm	sp++,r7,pc
800054d6:	d7 03       	nop

800054d8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
800054d8:	eb cd 40 80 	pushm	r7,lr
800054dc:	1a 97       	mov	r7,sp
800054de:	20 1d       	sub	sp,4
800054e0:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800054e4:	ee fc ff fc 	ld.w	r12,r7[-4]
800054e8:	f0 1f 00 05 	mcall	800054fc <cpu_irq_restore+0x24>
800054ec:	18 98       	mov	r8,r12
800054ee:	58 08       	cp.w	r8,0
800054f0:	c0 20       	breq	800054f4 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
800054f2:	d5 03       	csrf	0x10
   }

	barrier();
}
800054f4:	2f fd       	sub	sp,-4
800054f6:	e3 cd 80 80 	ldm	sp++,r7,pc
800054fa:	00 00       	add	r0,r0
800054fc:	80 00       	ld.sh	r0,r0[0x0]
800054fe:	54 b6       	stdsp	sp[0x12c],r6

80005500 <twim_master_interrupt_handler>:
/**
 * \internal
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
80005500:	eb cd 40 80 	pushm	r7,lr
80005504:	1a 97       	mov	r7,sp
80005506:	20 1d       	sub	sp,4
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80005508:	4c 68       	lddpc	r8,80005620 <twim_master_interrupt_handler+0x120>
8000550a:	70 08       	ld.w	r8,r8[0x0]
8000550c:	70 79       	ld.w	r9,r8[0x1c]
8000550e:	4c 68       	lddpc	r8,80005624 <twim_master_interrupt_handler+0x124>
80005510:	70 08       	ld.w	r8,r8[0x0]
80005512:	f3 e8 00 08 	and	r8,r9,r8
80005516:	ef 48 ff fc 	st.w	r7[-4],r8
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
8000551a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000551e:	e2 18 07 00 	andl	r8,0x700,COH
80005522:	c1 e0       	breq	8000555e <twim_master_interrupt_handler+0x5e>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
80005524:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005528:	e2 18 03 00 	andl	r8,0x300,COH
8000552c:	c0 30       	breq	80005532 <twim_master_interrupt_handler+0x32>
8000552e:	3f c8       	mov	r8,-4
80005530:	c0 28       	rjmp	80005534 <twim_master_interrupt_handler+0x34>
80005532:	3f e8       	mov	r8,-2
80005534:	4b d9       	lddpc	r9,80005628 <twim_master_interrupt_handler+0x128>
80005536:	93 08       	st.w	r9[0x0],r8
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
80005538:	4b a8       	lddpc	r8,80005620 <twim_master_interrupt_handler+0x120>
8000553a:	70 09       	ld.w	r9,r8[0x0]
8000553c:	72 38       	ld.w	r8,r9[0xc]
8000553e:	30 0a       	mov	r10,0
80005540:	f1 da d1 e1 	bfins	r8,r10,0xf,0x1
80005544:	93 38       	st.w	r9[0xc],r8
		twim_inst->scr = ~0UL;
80005546:	4b 78       	lddpc	r8,80005620 <twim_master_interrupt_handler+0x120>
80005548:	70 08       	ld.w	r8,r8[0x0]
8000554a:	3f f9       	mov	r9,-1
8000554c:	91 b9       	st.w	r8[0x2c],r9
		twim_inst->idr = ~0UL;
8000554e:	4b 58       	lddpc	r8,80005620 <twim_master_interrupt_handler+0x120>
80005550:	70 08       	ld.w	r8,r8[0x0]
80005552:	3f f9       	mov	r9,-1
80005554:	91 99       	st.w	r8[0x24],r9
		twim_next = false;
80005556:	4b 69       	lddpc	r9,8000562c <twim_master_interrupt_handler+0x12c>
80005558:	30 08       	mov	r8,0
8000555a:	b2 88       	st.b	r9[0x0],r8
8000555c:	c5 e8       	rjmp	80005618 <twim_master_interrupt_handler+0x118>
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
8000555e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005562:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005566:	5c 58       	castu.b	r8
80005568:	c2 00       	breq	800055a8 <twim_master_interrupt_handler+0xa8>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
8000556a:	4b 28       	lddpc	r8,80005630 <twim_master_interrupt_handler+0x130>
8000556c:	70 09       	ld.w	r9,r8[0x0]
8000556e:	4a d8       	lddpc	r8,80005620 <twim_master_interrupt_handler+0x120>
80005570:	70 08       	ld.w	r8,r8[0x0]
80005572:	70 58       	ld.w	r8,r8[0x14]
80005574:	5c 58       	castu.b	r8
80005576:	b2 88       	st.b	r9[0x0],r8
		twim_rx_data++;
80005578:	4a e8       	lddpc	r8,80005630 <twim_master_interrupt_handler+0x130>
8000557a:	70 08       	ld.w	r8,r8[0x0]
8000557c:	f0 c9 ff ff 	sub	r9,r8,-1
80005580:	4a c8       	lddpc	r8,80005630 <twim_master_interrupt_handler+0x130>
80005582:	91 09       	st.w	r8[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80005584:	4a c8       	lddpc	r8,80005634 <twim_master_interrupt_handler+0x134>
80005586:	70 08       	ld.w	r8,r8[0x0]
80005588:	f0 c9 00 01 	sub	r9,r8,1
8000558c:	4a a8       	lddpc	r8,80005634 <twim_master_interrupt_handler+0x134>
8000558e:	91 09       	st.w	r8[0x0],r9
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80005590:	4a 98       	lddpc	r8,80005634 <twim_master_interrupt_handler+0x134>
80005592:	70 08       	ld.w	r8,r8[0x0]
80005594:	58 08       	cp.w	r8,0
80005596:	c4 11       	brne	80005618 <twim_master_interrupt_handler+0x118>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
80005598:	4a 28       	lddpc	r8,80005620 <twim_master_interrupt_handler+0x120>
8000559a:	70 08       	ld.w	r8,r8[0x0]
8000559c:	30 19       	mov	r9,1
8000559e:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
800055a0:	4a 39       	lddpc	r9,8000562c <twim_master_interrupt_handler+0x12c>
800055a2:	30 08       	mov	r8,0
800055a4:	b2 88       	st.b	r9[0x0],r8
800055a6:	c3 98       	rjmp	80005618 <twim_master_interrupt_handler+0x118>
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
800055a8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800055ac:	e2 18 00 02 	andl	r8,0x2,COH
800055b0:	c3 40       	breq	80005618 <twim_master_interrupt_handler+0x118>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
800055b2:	4a 28       	lddpc	r8,80005638 <twim_master_interrupt_handler+0x138>
800055b4:	70 08       	ld.w	r8,r8[0x0]
800055b6:	58 08       	cp.w	r8,0
800055b8:	c0 91       	brne	800055ca <twim_master_interrupt_handler+0xca>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
800055ba:	49 a8       	lddpc	r8,80005620 <twim_master_interrupt_handler+0x120>
800055bc:	70 08       	ld.w	r8,r8[0x0]
800055be:	30 29       	mov	r9,2
800055c0:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
800055c2:	49 b9       	lddpc	r9,8000562c <twim_master_interrupt_handler+0x12c>
800055c4:	30 08       	mov	r8,0
800055c6:	b2 88       	st.b	r9[0x0],r8
800055c8:	c2 88       	rjmp	80005618 <twim_master_interrupt_handler+0x118>
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
800055ca:	49 68       	lddpc	r8,80005620 <twim_master_interrupt_handler+0x120>
800055cc:	70 0a       	ld.w	r10,r8[0x0]
800055ce:	49 c8       	lddpc	r8,8000563c <twim_master_interrupt_handler+0x13c>
800055d0:	70 08       	ld.w	r8,r8[0x0]
800055d2:	11 89       	ld.ub	r9,r8[0x0]
800055d4:	5c 59       	castu.b	r9
800055d6:	95 69       	st.w	r10[0x18],r9
800055d8:	f0 c9 ff ff 	sub	r9,r8,-1
800055dc:	49 88       	lddpc	r8,8000563c <twim_master_interrupt_handler+0x13c>
800055de:	91 09       	st.w	r8[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
800055e0:	49 68       	lddpc	r8,80005638 <twim_master_interrupt_handler+0x138>
800055e2:	70 08       	ld.w	r8,r8[0x0]
800055e4:	f0 c9 00 01 	sub	r9,r8,1
800055e8:	49 48       	lddpc	r8,80005638 <twim_master_interrupt_handler+0x138>
800055ea:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
800055ec:	49 38       	lddpc	r8,80005638 <twim_master_interrupt_handler+0x138>
800055ee:	70 08       	ld.w	r8,r8[0x0]
800055f0:	58 08       	cp.w	r8,0
800055f2:	c1 31       	brne	80005618 <twim_master_interrupt_handler+0x118>
				// Check for next transfer
				if(twim_next) {
800055f4:	48 e8       	lddpc	r8,8000562c <twim_master_interrupt_handler+0x12c>
800055f6:	11 88       	ld.ub	r8,r8[0x0]
800055f8:	5c 58       	castu.b	r8
800055fa:	c0 f0       	breq	80005618 <twim_master_interrupt_handler+0x118>
					twim_next = false;
800055fc:	48 c9       	lddpc	r9,8000562c <twim_master_interrupt_handler+0x12c>
800055fe:	30 08       	mov	r8,0
80005600:	b2 88       	st.b	r9[0x0],r8
					twim_tx_nb_bytes = twim_package->length;
80005602:	49 08       	lddpc	r8,80005640 <twim_master_interrupt_handler+0x140>
80005604:	70 08       	ld.w	r8,r8[0x0]
80005606:	70 39       	ld.w	r9,r8[0xc]
80005608:	48 c8       	lddpc	r8,80005638 <twim_master_interrupt_handler+0x138>
8000560a:	91 09       	st.w	r8[0x0],r9
					twim_tx_data = twim_package->buffer;
8000560c:	48 d8       	lddpc	r8,80005640 <twim_master_interrupt_handler+0x140>
8000560e:	70 08       	ld.w	r8,r8[0x0]
80005610:	70 28       	ld.w	r8,r8[0x8]
80005612:	10 99       	mov	r9,r8
80005614:	48 a8       	lddpc	r8,8000563c <twim_master_interrupt_handler+0x13c>
80005616:	91 09       	st.w	r8[0x0],r9
				}
			}
		}
	}
	return;
}
80005618:	2f fd       	sub	sp,-4
8000561a:	e3 cd 40 80 	ldm	sp++,r7,lr
8000561e:	d6 03       	rete
80005620:	00 00       	add	r0,r0
80005622:	00 28       	rsub	r8,r0
80005624:	00 00       	add	r0,r0
80005626:	00 40       	or	r0,r0
80005628:	00 00       	add	r0,r0
8000562a:	00 34       	cp.w	r4,r0
8000562c:	00 00       	add	r0,r0
8000562e:	00 48       	or	r8,r0
80005630:	00 00       	add	r0,r0
80005632:	00 30       	cp.w	r0,r0
80005634:	00 00       	add	r0,r0
80005636:	00 3c       	cp.w	r12,r0
80005638:	00 00       	add	r0,r0
8000563a:	00 38       	cp.w	r8,r0
8000563c:	00 00       	add	r0,r0
8000563e:	00 2c       	rsub	r12,r0
80005640:	00 00       	add	r0,r0
80005642:	00 44       	or	r4,r0

80005644 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
80005644:	eb cd 40 80 	pushm	r7,lr
80005648:	1a 97       	mov	r7,sp
8000564a:	20 5d       	sub	sp,20
8000564c:	ef 4c ff f4 	st.w	r7[-12],r12
80005650:	ef 4b ff f0 	st.w	r7[-16],r11
80005654:	ef 4a ff ec 	st.w	r7[-20],r10
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
80005658:	30 08       	mov	r8,0
8000565a:	ef 68 ff ff 	st.b	r7[-1],r8
	f_prescaled = (pba_hz / speed / 2);
8000565e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005662:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005666:	f0 09 0d 08 	divu	r8,r8,r9
8000566a:	a1 98       	lsr	r8,0x1
8000566c:	ef 48 ff f8 	st.w	r7[-8],r8
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80005670:	c0 b8       	rjmp	80005686 <twim_set_speed+0x42>
		// increase clock divider
		cwgr_exp++;
80005672:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80005676:	2f f8       	sub	r8,-1
80005678:	ef 68 ff ff 	st.b	r7[-1],r8
		// divide f_prescaled value
		f_prescaled /= 2;
8000567c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005680:	a1 98       	lsr	r8,0x1
80005682:	ef 48 ff f8 	st.w	r7[-8],r8
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80005686:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000568a:	e0 48 00 ff 	cp.w	r8,255
8000568e:	e0 88 00 09 	brls	800056a0 <twim_set_speed+0x5c>
80005692:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80005696:	30 78       	mov	r8,7
80005698:	f0 09 18 00 	cp.b	r9,r8
8000569c:	fe 98 ff eb 	brls	80005672 <twim_set_speed+0x2e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
800056a0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800056a4:	30 78       	mov	r8,7
800056a6:	f0 09 18 00 	cp.b	r9,r8
800056aa:	e0 88 00 04 	brls	800056b2 <twim_set_speed+0x6e>
		return ERR_INVALID_ARG;
800056ae:	3f 88       	mov	r8,-8
800056b0:	c1 a8       	rjmp	800056e4 <twim_set_speed+0xa0>
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
800056b2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056b6:	f0 09 16 01 	lsr	r9,r8,0x1
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
800056ba:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056be:	a1 98       	lsr	r8,0x1
800056c0:	ee fa ff f8 	ld.w	r10,r7[-8]
800056c4:	f4 08 01 08 	sub	r8,r10,r8
800056c8:	a9 68       	lsl	r8,0x8
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
800056ca:	10 49       	or	r9,r8
800056cc:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800056d0:	bd 68       	lsl	r8,0x1c
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
800056d2:	10 49       	or	r9,r8
800056d4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056d8:	b1 68       	lsl	r8,0x10
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
800056da:	10 49       	or	r9,r8
800056dc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800056e0:	91 19       	st.w	r8[0x4],r9
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
	return STATUS_OK;
800056e2:	30 08       	mov	r8,0
}
800056e4:	10 9c       	mov	r12,r8
800056e6:	2f bd       	sub	sp,-20
800056e8:	e3 cd 80 80 	ldm	sp++,r7,pc

800056ec <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
800056ec:	eb cd 40 80 	pushm	r7,lr
800056f0:	1a 97       	mov	r7,sp
800056f2:	20 4d       	sub	sp,16
800056f4:	ef 4c ff f4 	st.w	r7[-12],r12
800056f8:	ef 4b ff f0 	st.w	r7[-16],r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
800056fc:	e1 b8 00 00 	mfsr	r8,0x0
80005700:	10 9c       	mov	r12,r8
80005702:	f0 1f 00 37 	mcall	800057dc <twim_master_init+0xf0>
80005706:	18 98       	mov	r8,r12
80005708:	ef 68 ff fb 	st.b	r7[-5],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000570c:	4b 58       	lddpc	r8,800057e0 <twim_master_init+0xf4>
8000570e:	30 09       	mov	r9,0
80005710:	91 09       	st.w	r8[0x0],r9
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80005712:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80005716:	30 08       	mov	r8,0
80005718:	f0 09 18 00 	cp.b	r9,r8
8000571c:	c0 20       	breq	80005720 <twim_master_init+0x34>
		cpu_irq_disable ();
8000571e:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
80005720:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005724:	3f f9       	mov	r9,-1
80005726:	91 99       	st.w	r8[0x24],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005728:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000572c:	30 19       	mov	r9,1
8000572e:	91 09       	st.w	r8[0x0],r9
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80005730:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005734:	e0 69 00 80 	mov	r9,128
80005738:	91 09       	st.w	r8[0x0],r9
	if (global_interrupt_enabled) {
8000573a:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000573e:	30 08       	mov	r8,0
80005740:	f0 09 18 00 	cp.b	r9,r8
80005744:	c0 20       	breq	80005748 <twim_master_init+0x5c>
		cpu_irq_enable ();
80005746:	d5 03       	csrf	0x10
	}
	// Clear SR
	twim->scr = ~0UL;
80005748:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000574c:	3f f9       	mov	r9,-1
8000574e:	91 b9       	st.w	r8[0x2c],r9

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
80005750:	f0 1f 00 25 	mcall	800057e4 <twim_master_init+0xf8>
80005754:	18 98       	mov	r8,r12
80005756:	ef 48 ff fc 	st.w	r7[-4],r8
	irq_register_handler(twim_master_interrupt_handler,
8000575a:	30 1a       	mov	r10,1
8000575c:	e0 6b 01 40 	mov	r11,320
80005760:	4a 2c       	lddpc	r12,800057e8 <twim_master_init+0xfc>
80005762:	f0 1f 00 23 	mcall	800057ec <twim_master_init+0x100>
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);
80005766:	ee fc ff fc 	ld.w	r12,r7[-4]
8000576a:	f0 1f 00 22 	mcall	800057f0 <twim_master_init+0x104>

	if (opt->smbus) {
8000576e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005772:	f1 38 00 0c 	ld.ub	r8,r8[12]
80005776:	58 08       	cp.w	r8,0
80005778:	c0 90       	breq	8000578a <twim_master_init+0x9e>
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
8000577a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000577e:	31 09       	mov	r9,16
80005780:	91 09       	st.w	r8[0x0],r9
		twim->smbtr = (uint32_t) -1;
80005782:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005786:	3f f9       	mov	r9,-1
80005788:	91 29       	st.w	r8[0x8],r9
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
8000578a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000578e:	70 09       	ld.w	r9,r8[0x0]
80005790:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005794:	70 18       	ld.w	r8,r8[0x4]
80005796:	12 9a       	mov	r10,r9
80005798:	10 9b       	mov	r11,r8
8000579a:	ee fc ff f4 	ld.w	r12,r7[-12]
8000579e:	f0 1f 00 16 	mcall	800057f4 <twim_master_init+0x108>
800057a2:	18 98       	mov	r8,r12
800057a4:	5b 88       	cp.w	r8,-8
800057a6:	c0 31       	brne	800057ac <twim_master_init+0xc0>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
800057a8:	3f 88       	mov	r8,-8
800057aa:	c1 48       	rjmp	800057d2 <twim_master_init+0xe6>
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800057ac:	ee f8 ff f0 	ld.w	r8,r7[-16]
800057b0:	70 28       	ld.w	r8,r8[0x8]
800057b2:	10 9b       	mov	r11,r8
800057b4:	ee fc ff f4 	ld.w	r12,r7[-12]
800057b8:	f0 1f 00 10 	mcall	800057f8 <twim_master_init+0x10c>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800057bc:	48 98       	lddpc	r8,800057e0 <twim_master_init+0xf4>
800057be:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800057c0:	5b c8       	cp.w	r8,-4
800057c2:	c0 50       	breq	800057cc <twim_master_init+0xe0>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800057c4:	48 78       	lddpc	r8,800057e0 <twim_master_init+0xf4>
800057c6:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800057c8:	5b e8       	cp.w	r8,-2
800057ca:	c0 31       	brne	800057d0 <twim_master_init+0xe4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800057cc:	3f f8       	mov	r8,-1
800057ce:	c0 28       	rjmp	800057d2 <twim_master_init+0xe6>
	}
	return STATUS_OK;
800057d0:	30 08       	mov	r8,0
}
800057d2:	10 9c       	mov	r12,r8
800057d4:	2f cd       	sub	sp,-16
800057d6:	e3 cd 80 80 	ldm	sp++,r7,pc
800057da:	00 00       	add	r0,r0
800057dc:	80 00       	ld.sh	r0,r0[0x0]
800057de:	54 b6       	stdsp	sp[0x12c],r6
800057e0:	00 00       	add	r0,r0
800057e2:	00 34       	cp.w	r4,r0
800057e4:	80 00       	ld.sh	r0,r0[0x0]
800057e6:	54 98       	stdsp	sp[0x124],r8
800057e8:	80 00       	ld.sh	r0,r0[0x0]
800057ea:	55 00       	stdsp	sp[0x140],r0
800057ec:	80 00       	ld.sh	r0,r0[0x0]
800057ee:	5c 4c       	abs	r12
800057f0:	80 00       	ld.sh	r0,r0[0x0]
800057f2:	54 d8       	stdsp	sp[0x134],r8
800057f4:	80 00       	ld.sh	r0,r0[0x0]
800057f6:	56 44       	stdsp	sp[0x190],r4
800057f8:	80 00       	ld.sh	r0,r0[0x0]
800057fa:	58 40       	cp.w	r0,4

800057fc <twim_disable_interrupt>:
 * \brief Disable the TWI interrupts and clear its status register
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
800057fc:	eb cd 40 80 	pushm	r7,lr
80005800:	1a 97       	mov	r7,sp
80005802:	20 2d       	sub	sp,8
80005804:	ef 4c ff f8 	st.w	r7[-8],r12
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80005808:	e1 b8 00 00 	mfsr	r8,0x0
8000580c:	10 9c       	mov	r12,r8
8000580e:	f0 1f 00 0c 	mcall	8000583c <twim_disable_interrupt+0x40>
80005812:	18 98       	mov	r8,r12
80005814:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) {
80005818:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000581c:	30 08       	mov	r8,0
8000581e:	f0 09 18 00 	cp.b	r9,r8
80005822:	c0 20       	breq	80005826 <twim_disable_interrupt+0x2a>
		cpu_irq_disable ();
80005824:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80005826:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000582a:	3f f9       	mov	r9,-1
8000582c:	91 99       	st.w	r8[0x24],r9
	// Clear the status flags
	twim->scr = ~0UL;
8000582e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005832:	3f f9       	mov	r9,-1
80005834:	91 b9       	st.w	r8[0x2c],r9
}
80005836:	2f ed       	sub	sp,-8
80005838:	e3 cd 80 80 	ldm	sp++,r7,pc
8000583c:	80 00       	ld.sh	r0,r0[0x0]
8000583e:	54 b6       	stdsp	sp[0x12c],r6

80005840 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80005840:	eb cd 40 80 	pushm	r7,lr
80005844:	1a 97       	mov	r7,sp
80005846:	20 3d       	sub	sp,12
80005848:	ef 4c ff f8 	st.w	r7[-8],r12
8000584c:	ef 4b ff f4 	st.w	r7[-12],r11
	uint8_t data[1] = { 0 };
80005850:	30 08       	mov	r8,0
80005852:	ef 68 ff fc 	st.b	r7[-4],r8
	return (twim_write (twim,data,0,chip_addr,0));
80005856:	ee cb 00 04 	sub	r11,r7,4
8000585a:	30 08       	mov	r8,0
8000585c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005860:	30 0a       	mov	r10,0
80005862:	ee fc ff f8 	ld.w	r12,r7[-8]
80005866:	f0 1f 00 04 	mcall	80005874 <twim_probe+0x34>
8000586a:	18 98       	mov	r8,r12
}
8000586c:	10 9c       	mov	r12,r8
8000586e:	2f dd       	sub	sp,-12
80005870:	e3 cd 80 80 	ldm	sp++,r7,pc
80005874:	80 00       	ld.sh	r0,r0[0x0]
80005876:	59 f4       	cp.w	r4,31

80005878 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80005878:	eb cd 40 80 	pushm	r7,lr
8000587c:	1a 97       	mov	r7,sp
8000587e:	20 2d       	sub	sp,8
80005880:	ef 4c ff fc 	st.w	r7[-4],r12
80005884:	ef 4b ff f8 	st.w	r7[-8],r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80005888:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000588c:	30 29       	mov	r9,2
8000588e:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80005890:	4c f8       	lddpc	r8,800059cc <twim_read_packet+0x154>
80005892:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005896:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80005898:	4c d8       	lddpc	r8,800059cc <twim_read_packet+0x154>
8000589a:	70 08       	ld.w	r8,r8[0x0]
8000589c:	10 9c       	mov	r12,r8
8000589e:	f0 1f 00 4d 	mcall	800059d0 <twim_read_packet+0x158>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
800058a2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058a6:	70 28       	ld.w	r8,r8[0x8]
800058a8:	10 99       	mov	r9,r8
800058aa:	4c b8       	lddpc	r8,800059d4 <twim_read_packet+0x15c>
800058ac:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
800058ae:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058b2:	70 39       	ld.w	r9,r8[0xc]
800058b4:	4c 98       	lddpc	r8,800059d8 <twim_read_packet+0x160>
800058b6:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
800058b8:	4c 99       	lddpc	r9,800059dc <twim_read_packet+0x164>
800058ba:	30 08       	mov	r8,0
800058bc:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
800058be:	4c 98       	lddpc	r8,800059e0 <twim_read_packet+0x168>
800058c0:	30 09       	mov	r9,0
800058c2:	91 09       	st.w	r8[0x0],r9
	//check if internal address access is performed
	if (package->addr_length) {
800058c4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058c8:	11 f8       	ld.ub	r8,r8[0x7]
800058ca:	58 08       	cp.w	r8,0
800058cc:	c3 f0       	breq	8000594a <twim_read_packet+0xd2>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800058ce:	4c 08       	lddpc	r8,800059cc <twim_read_packet+0x154>
800058d0:	70 08       	ld.w	r8,r8[0x0]
800058d2:	30 19       	mov	r9,1
800058d4:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
800058d6:	4b e8       	lddpc	r8,800059cc <twim_read_packet+0x154>
800058d8:	70 08       	ld.w	r8,r8[0x0]
800058da:	e0 69 00 80 	mov	r9,128
800058de:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
800058e0:	4b b8       	lddpc	r8,800059cc <twim_read_packet+0x154>
800058e2:	70 08       	ld.w	r8,r8[0x0]
800058e4:	30 29       	mov	r9,2
800058e6:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
800058e8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058ec:	2f c8       	sub	r8,-4
800058ee:	10 99       	mov	r9,r8
800058f0:	4b d8       	lddpc	r8,800059e4 <twim_read_packet+0x16c>
800058f2:	91 09       	st.w	r8[0x0],r9
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
800058f4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058f8:	11 f8       	ld.ub	r8,r8[0x7]
800058fa:	10 99       	mov	r9,r8
800058fc:	4b b8       	lddpc	r8,800059e8 <twim_read_packet+0x170>
800058fe:	91 09       	st.w	r8[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80005900:	4b b8       	lddpc	r8,800059ec <twim_read_packet+0x174>
80005902:	e0 69 07 03 	mov	r9,1795
80005906:	91 09       	st.w	r8[0x0],r9
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005908:	4b 18       	lddpc	r8,800059cc <twim_read_packet+0x154>
8000590a:	70 08       	ld.w	r8,r8[0x0]
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000590c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005910:	72 09       	ld.w	r9,r9[0x0]
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005912:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80005916:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000591a:	13 f9       	ld.ub	r9,r9[0x7]
8000591c:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000591e:	f5 e9 10 09 	or	r9,r10,r9
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005922:	e8 19 a0 00 	orl	r9,0xa000
80005926:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80005928:	4a 98       	lddpc	r8,800059cc <twim_read_packet+0x154>
8000592a:	70 08       	ld.w	r8,r8[0x0]
8000592c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005930:	72 09       	ld.w	r9,r9[0x0]
80005932:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005936:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000593a:	72 39       	ld.w	r9,r9[0xc]
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
8000593c:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000593e:	f5 e9 10 09 	or	r9,r10,r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80005942:	e8 19 e0 01 	orl	r9,0xe001
80005946:	91 49       	st.w	r8[0x10],r9
80005948:	c1 88       	rjmp	80005978 <twim_read_packet+0x100>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
8000594a:	4a 88       	lddpc	r8,800059e8 <twim_read_packet+0x170>
8000594c:	30 09       	mov	r9,0
8000594e:	91 09       	st.w	r8[0x0],r9
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
80005950:	4a 78       	lddpc	r8,800059ec <twim_read_packet+0x174>
80005952:	e0 69 07 01 	mov	r9,1793
80005956:	91 09       	st.w	r8[0x0],r9
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005958:	49 d8       	lddpc	r8,800059cc <twim_read_packet+0x154>
8000595a:	70 08       	ld.w	r8,r8[0x0]
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000595c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005960:	72 09       	ld.w	r9,r9[0x0]
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005962:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80005966:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000596a:	72 39       	ld.w	r9,r9[0xc]
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
8000596c:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000596e:	f5 e9 10 09 	or	r9,r10,r9
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80005972:	e8 19 e0 01 	orl	r9,0xe001
80005976:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
80005978:	49 58       	lddpc	r8,800059cc <twim_read_packet+0x154>
8000597a:	70 08       	ld.w	r8,r8[0x0]
8000597c:	49 c9       	lddpc	r9,800059ec <twim_read_packet+0x174>
8000597e:	72 09       	ld.w	r9,r9[0x0]
80005980:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005982:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005986:	30 19       	mov	r9,1
80005988:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
8000598a:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
8000598c:	c0 38       	rjmp	80005992 <twim_read_packet+0x11a>
		cpu_relax();
8000598e:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
80005992:	49 48       	lddpc	r8,800059e0 <twim_read_packet+0x168>
80005994:	70 08       	ld.w	r8,r8[0x0]
80005996:	58 08       	cp.w	r8,0
80005998:	c0 61       	brne	800059a4 <twim_read_packet+0x12c>
8000599a:	f0 1f 00 16 	mcall	800059f0 <twim_read_packet+0x178>
8000599e:	18 98       	mov	r8,r12
800059a0:	58 08       	cp.w	r8,0
800059a2:	cf 60       	breq	8000598e <twim_read_packet+0x116>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800059a4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800059a8:	30 29       	mov	r9,2
800059aa:	91 09       	st.w	r8[0x0],r9
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800059ac:	48 d8       	lddpc	r8,800059e0 <twim_read_packet+0x168>
800059ae:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800059b0:	5b c8       	cp.w	r8,-4
800059b2:	c0 50       	breq	800059bc <twim_read_packet+0x144>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800059b4:	48 b8       	lddpc	r8,800059e0 <twim_read_packet+0x168>
800059b6:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800059b8:	5b e8       	cp.w	r8,-2
800059ba:	c0 31       	brne	800059c0 <twim_read_packet+0x148>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800059bc:	3f f8       	mov	r8,-1
800059be:	c0 28       	rjmp	800059c2 <twim_read_packet+0x14a>
	}
	return STATUS_OK;
800059c0:	30 08       	mov	r8,0
}
800059c2:	10 9c       	mov	r12,r8
800059c4:	2f ed       	sub	sp,-8
800059c6:	e3 cd 80 80 	ldm	sp++,r7,pc
800059ca:	00 00       	add	r0,r0
800059cc:	00 00       	add	r0,r0
800059ce:	00 28       	rsub	r8,r0
800059d0:	80 00       	ld.sh	r0,r0[0x0]
800059d2:	57 fc       	stdsp	sp[0x1fc],r12
800059d4:	00 00       	add	r0,r0
800059d6:	00 30       	cp.w	r0,r0
800059d8:	00 00       	add	r0,r0
800059da:	00 3c       	cp.w	r12,r0
800059dc:	00 00       	add	r0,r0
800059de:	00 48       	or	r8,r0
800059e0:	00 00       	add	r0,r0
800059e2:	00 34       	cp.w	r4,r0
800059e4:	00 00       	add	r0,r0
800059e6:	00 2c       	rsub	r12,r0
800059e8:	00 00       	add	r0,r0
800059ea:	00 38       	cp.w	r8,r0
800059ec:	00 00       	add	r0,r0
800059ee:	00 40       	or	r0,r0
800059f0:	80 00       	ld.sh	r0,r0[0x0]
800059f2:	5a f8       	cp.w	r8,-17

800059f4 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
800059f4:	eb cd 40 80 	pushm	r7,lr
800059f8:	1a 97       	mov	r7,sp
800059fa:	20 5d       	sub	sp,20
800059fc:	ef 4c ff fc 	st.w	r7[-4],r12
80005a00:	ef 4b ff f8 	st.w	r7[-8],r11
80005a04:	ef 4a ff f4 	st.w	r7[-12],r10
80005a08:	ef 49 ff f0 	st.w	r7[-16],r9
80005a0c:	ef 68 ff ec 	st.b	r7[-20],r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80005a10:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005a14:	30 19       	mov	r9,1
80005a16:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80005a18:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005a1c:	e0 69 00 80 	mov	r9,128
80005a20:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80005a22:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005a26:	30 29       	mov	r9,2
80005a28:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80005a2a:	4a c8       	lddpc	r8,80005ad8 <twim_write+0xe4>
80005a2c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005a30:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80005a32:	4a a8       	lddpc	r8,80005ad8 <twim_write+0xe4>
80005a34:	70 08       	ld.w	r8,r8[0x0]
80005a36:	10 9c       	mov	r12,r8
80005a38:	f0 1f 00 29 	mcall	80005adc <twim_write+0xe8>
	// get a pointer to applicative data
	twim_tx_data = buffer;
80005a3c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005a40:	4a 88       	lddpc	r8,80005ae0 <twim_write+0xec>
80005a42:	91 09       	st.w	r8[0x0],r9
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
80005a44:	4a 88       	lddpc	r8,80005ae4 <twim_write+0xf0>
80005a46:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005a4a:	91 09       	st.w	r8[0x0],r9
	// Set next transfer to false
	twim_next = false;
80005a4c:	4a 79       	lddpc	r9,80005ae8 <twim_write+0xf4>
80005a4e:	30 08       	mov	r8,0
80005a50:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80005a52:	4a 78       	lddpc	r8,80005aec <twim_write+0xf8>
80005a54:	30 09       	mov	r9,0
80005a56:	91 09       	st.w	r8[0x0],r9
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80005a58:	4a 08       	lddpc	r8,80005ad8 <twim_write+0xe4>
80005a5a:	70 08       	ld.w	r8,r8[0x0]
80005a5c:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005a60:	f2 0a 15 01 	lsl	r10,r9,0x1
			| (nbytes << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80005a64:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005a68:	b1 69       	lsl	r9,0x10
			| (AVR32_TWIM_CMDR_VALID_MASK)
80005a6a:	12 4a       	or	r10,r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
80005a6c:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80005a70:	ab 79       	lsl	r9,0xb
	// Set next transfer to false
	twim_next = false;
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80005a72:	f5 e9 10 09 	or	r9,r10,r9
80005a76:	e8 19 e0 00 	orl	r9,0xe000
80005a7a:	91 39       	st.w	r8[0xc],r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
80005a7c:	49 d8       	lddpc	r8,80005af0 <twim_write+0xfc>
80005a7e:	e0 69 03 02 	mov	r9,770
80005a82:	91 09       	st.w	r8[0x0],r9
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
80005a84:	49 58       	lddpc	r8,80005ad8 <twim_write+0xe4>
80005a86:	70 08       	ld.w	r8,r8[0x0]
80005a88:	49 a9       	lddpc	r9,80005af0 <twim_write+0xfc>
80005a8a:	72 09       	ld.w	r9,r9[0x0]
80005a8c:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80005a8e:	49 38       	lddpc	r8,80005ad8 <twim_write+0xe4>
80005a90:	70 08       	ld.w	r8,r8[0x0]
80005a92:	30 19       	mov	r9,1
80005a94:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
80005a96:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80005a98:	c0 38       	rjmp	80005a9e <twim_write+0xaa>
		cpu_relax();
80005a9a:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80005a9e:	49 48       	lddpc	r8,80005aec <twim_write+0xf8>
80005aa0:	70 08       	ld.w	r8,r8[0x0]
80005aa2:	58 08       	cp.w	r8,0
80005aa4:	c0 61       	brne	80005ab0 <twim_write+0xbc>
80005aa6:	f0 1f 00 14 	mcall	80005af4 <twim_write+0x100>
80005aaa:	18 98       	mov	r8,r12
80005aac:	58 08       	cp.w	r8,0
80005aae:	cf 60       	breq	80005a9a <twim_write+0xa6>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80005ab0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005ab4:	30 29       	mov	r9,2
80005ab6:	91 09       	st.w	r8[0x0],r9
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80005ab8:	48 d8       	lddpc	r8,80005aec <twim_write+0xf8>
80005aba:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80005abc:	5b c8       	cp.w	r8,-4
80005abe:	c0 50       	breq	80005ac8 <twim_write+0xd4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80005ac0:	48 b8       	lddpc	r8,80005aec <twim_write+0xf8>
80005ac2:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80005ac4:	5b e8       	cp.w	r8,-2
80005ac6:	c0 31       	brne	80005acc <twim_write+0xd8>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
80005ac8:	3f f8       	mov	r8,-1
80005aca:	c0 28       	rjmp	80005ace <twim_write+0xda>
	}
	return STATUS_OK;
80005acc:	30 08       	mov	r8,0
}
80005ace:	10 9c       	mov	r12,r8
80005ad0:	2f bd       	sub	sp,-20
80005ad2:	e3 cd 80 80 	ldm	sp++,r7,pc
80005ad6:	00 00       	add	r0,r0
80005ad8:	00 00       	add	r0,r0
80005ada:	00 28       	rsub	r8,r0
80005adc:	80 00       	ld.sh	r0,r0[0x0]
80005ade:	57 fc       	stdsp	sp[0x1fc],r12
80005ae0:	00 00       	add	r0,r0
80005ae2:	00 2c       	rsub	r12,r0
80005ae4:	00 00       	add	r0,r0
80005ae6:	00 38       	cp.w	r8,r0
80005ae8:	00 00       	add	r0,r0
80005aea:	00 48       	or	r8,r0
80005aec:	00 00       	add	r0,r0
80005aee:	00 34       	cp.w	r4,r0
80005af0:	00 00       	add	r0,r0
80005af2:	00 40       	or	r0,r0
80005af4:	80 00       	ld.sh	r0,r0[0x0]
80005af6:	5a f8       	cp.w	r8,-17

80005af8 <twim_status>:

/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
80005af8:	eb cd 40 80 	pushm	r7,lr
80005afc:	1a 97       	mov	r7,sp
80005afe:	20 1d       	sub	sp,4
	uint32_t status = twim_inst->sr;
80005b00:	48 98       	lddpc	r8,80005b24 <twim_status+0x2c>
80005b02:	70 08       	ld.w	r8,r8[0x0]
80005b04:	70 78       	ld.w	r8,r8[0x1c]
80005b06:	ef 48 ff fc 	st.w	r7[-4],r8
	if ((status & AVR32_TWIM_SR_IDLE_MASK)
80005b0a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005b0e:	e2 18 00 10 	andl	r8,0x10,COH
80005b12:	c0 30       	breq	80005b18 <twim_status+0x20>
#if AVR32_TWIM_H_VERSION > 101 ||(status&AVR32_TWIM_SR_BUSFREE_MASK)
#endif
		) {
		return 1;
80005b14:	30 18       	mov	r8,1
80005b16:	c0 28       	rjmp	80005b1a <twim_status+0x22>
	} else {
		return 0;
80005b18:	30 08       	mov	r8,0
	}
}
80005b1a:	10 9c       	mov	r12,r8
80005b1c:	2f fd       	sub	sp,-4
80005b1e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005b22:	00 00       	add	r0,r0
80005b24:	00 00       	add	r0,r0
80005b26:	00 28       	rsub	r8,r0

80005b28 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80005b28:	eb cd 40 80 	pushm	r7,lr
80005b2c:	1a 97       	mov	r7,sp
	// Catch unregistered interrupts.
	while (true);
80005b2e:	c0 08       	rjmp	80005b2e <_unhandled_interrupt+0x6>

80005b30 <_get_interrupt_handler>:
 *
 * \return Interrupt handler to execute.
 */
__int_handler _get_interrupt_handler(uint32_t int_level);
__int_handler _get_interrupt_handler(uint32_t int_level)
{
80005b30:	eb cd 40 80 	pushm	r7,lr
80005b34:	1a 97       	mov	r7,sp
80005b36:	20 3d       	sub	sp,12
80005b38:	ef 4c ff f4 	st.w	r7[-12],r12
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80005b3c:	fe 78 10 00 	mov	r8,-61440
80005b40:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005b44:	f2 09 11 03 	rsub	r9,r9,3
80005b48:	28 09       	sub	r9,-128
80005b4a:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005b4e:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80005b52:	fe 78 10 00 	mov	r8,-61440
80005b56:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005b5a:	2c 09       	sub	r9,-64
80005b5c:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005b60:	ef 48 ff fc 	st.w	r7[-4],r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80005b64:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005b68:	58 08       	cp.w	r8,0
80005b6a:	c1 30       	breq	80005b90 <_get_interrupt_handler+0x60>
		? _int_handler_table[int_grp]._int_line_handler_table[32
80005b6c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005b70:	48 b8       	lddpc	r8,80005b9c <_get_interrupt_handler+0x6c>
80005b72:	a1 79       	lsl	r9,0x1
80005b74:	2f f9       	sub	r9,-1
80005b76:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80005b7a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005b7e:	f0 08 12 00 	clz	r8,r8
80005b82:	f0 08 11 1f 	rsub	r8,r8,31
			- clz(int_req) - 1]
80005b86:	a3 68       	lsl	r8,0x2
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80005b88:	f2 08 00 08 	add	r8,r9,r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80005b8c:	70 08       	ld.w	r8,r8[0x0]
80005b8e:	c0 28       	rjmp	80005b92 <_get_interrupt_handler+0x62>
80005b90:	30 08       	mov	r8,0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80005b92:	10 9c       	mov	r12,r8
80005b94:	2f dd       	sub	sp,-12
80005b96:	e3 cd 80 80 	ldm	sp++,r7,pc
80005b9a:	00 00       	add	r0,r0
80005b9c:	80 00       	ld.sh	r0,r0[0x0]
80005b9e:	66 68       	ld.w	r8,r3[0x18]

80005ba0 <INTC_init_evba>:
 * \internal
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
80005ba0:	eb cd 40 80 	pushm	r7,lr
80005ba4:	1a 97       	mov	r7,sp
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80005ba6:	48 38       	lddpc	r8,80005bb0 <INTC_init_evba+0x10>
80005ba8:	e3 b8 00 01 	mtsr	0x4,r8
}
80005bac:	e3 cd 80 80 	ldm	sp++,r7,pc
80005bb0:	80 00       	ld.sh	r0,r0[0x0]
80005bb2:	64 00       	ld.w	r0,r2[0x0]

80005bb4 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80005bb4:	eb cd 40 80 	pushm	r7,lr
80005bb8:	1a 97       	mov	r7,sp
80005bba:	20 2d       	sub	sp,8
	uint32_t int_grp, int_req;

	INTC_init_evba();
80005bbc:	f0 1f 00 1f 	mcall	80005c38 <INTC_init_interrupts+0x84>

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80005bc0:	30 08       	mov	r8,0
80005bc2:	ef 48 ff f8 	st.w	r7[-8],r8
80005bc6:	c3 18       	rjmp	80005c28 <INTC_init_interrupts+0x74>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80005bc8:	30 08       	mov	r8,0
80005bca:	ef 48 ff fc 	st.w	r7[-4],r8
80005bce:	c1 48       	rjmp	80005bf6 <INTC_init_interrupts+0x42>
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80005bd0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005bd4:	49 a8       	lddpc	r8,80005c3c <INTC_init_interrupts+0x88>
80005bd6:	a1 79       	lsl	r9,0x1
80005bd8:	2f f9       	sub	r9,-1
80005bda:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80005bde:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005be2:	a3 68       	lsl	r8,0x2
80005be4:	f2 08 00 08 	add	r8,r9,r8
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80005be8:	49 69       	lddpc	r9,80005c40 <INTC_init_interrupts+0x8c>
80005bea:	91 09       	st.w	r8[0x0],r9
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80005bec:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005bf0:	2f f8       	sub	r8,-1
80005bf2:	ef 48 ff fc 	st.w	r7[-4],r8
	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
80005bf6:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005bfa:	49 18       	lddpc	r8,80005c3c <INTC_init_interrupts+0x88>
80005bfc:	f0 09 03 39 	ld.w	r9,r8[r9<<0x3]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80005c00:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005c04:	10 39       	cp.w	r9,r8
80005c06:	fe 9b ff e5 	brhi	80005bd0 <INTC_init_interrupts+0x1c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80005c0a:	fe 78 10 00 	mov	r8,-61440
80005c0e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c12:	48 db       	lddpc	r11,80005c44 <INTC_init_interrupts+0x90>
80005c14:	48 da       	lddpc	r10,80005c48 <INTC_init_interrupts+0x94>
80005c16:	f6 0a 01 0a 	sub	r10,r11,r10
80005c1a:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80005c1e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c22:	2f f8       	sub	r8,-1
80005c24:	ef 48 ff f8 	st.w	r7[-8],r8
80005c28:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c2c:	59 58       	cp.w	r8,21
80005c2e:	fe 98 ff cd 	brls	80005bc8 <INTC_init_interrupts+0x14>
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
	}
}
80005c32:	2f ed       	sub	sp,-8
80005c34:	e3 cd 80 80 	ldm	sp++,r7,pc
80005c38:	80 00       	ld.sh	r0,r0[0x0]
80005c3a:	5b a0       	cp.w	r0,-6
80005c3c:	80 00       	ld.sh	r0,r0[0x0]
80005c3e:	66 68       	ld.w	r8,r3[0x18]
80005c40:	80 00       	ld.sh	r0,r0[0x0]
80005c42:	5b 28       	cp.w	r8,-14
80005c44:	80 00       	ld.sh	r0,r0[0x0]
80005c46:	65 04       	ld.w	r4,r2[0x40]
80005c48:	80 00       	ld.sh	r0,r0[0x0]
80005c4a:	64 00       	ld.w	r0,r2[0x0]

80005c4c <INTC_register_interrupt>:
 *          be effective.
 *
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
80005c4c:	eb cd 40 80 	pushm	r7,lr
80005c50:	1a 97       	mov	r7,sp
80005c52:	20 4d       	sub	sp,16
80005c54:	ef 4c ff f8 	st.w	r7[-8],r12
80005c58:	ef 4b ff f4 	st.w	r7[-12],r11
80005c5c:	ef 4a ff f0 	st.w	r7[-16],r10
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80005c60:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005c64:	a5 98       	lsr	r8,0x5
80005c66:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80005c6a:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005c6e:	4a 78       	lddpc	r8,80005d08 <INTC_register_interrupt+0xbc>
80005c70:	a1 79       	lsl	r9,0x1
80005c72:	2f f9       	sub	r9,-1
80005c74:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80005c78:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005c7c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80005c80:	a3 68       	lsl	r8,0x2
80005c82:	f2 08 00 08 	add	r8,r9,r8
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80005c86:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c8a:	91 09       	st.w	r8[0x0],r9
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80005c8c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005c90:	58 08       	cp.w	r8,0
80005c92:	c0 c1       	brne	80005caa <INTC_register_interrupt+0x5e>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80005c94:	fe 78 10 00 	mov	r8,-61440
80005c98:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005c9c:	49 cb       	lddpc	r11,80005d0c <INTC_register_interrupt+0xc0>
80005c9e:	49 da       	lddpc	r10,80005d10 <INTC_register_interrupt+0xc4>
80005ca0:	f6 0a 01 0a 	sub	r10,r11,r10
80005ca4:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80005ca8:	c2 d8       	rjmp	80005d02 <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT1) {
80005caa:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005cae:	58 18       	cp.w	r8,1
80005cb0:	c0 d1       	brne	80005cca <INTC_register_interrupt+0x7e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80005cb2:	fe 78 10 00 	mov	r8,-61440
80005cb6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005cba:	49 7b       	lddpc	r11,80005d14 <INTC_register_interrupt+0xc8>
80005cbc:	49 5a       	lddpc	r10,80005d10 <INTC_register_interrupt+0xc4>
80005cbe:	f6 0a 01 0a 	sub	r10,r11,r10
80005cc2:	bf aa       	sbr	r10,0x1e
80005cc4:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80005cc8:	c1 d8       	rjmp	80005d02 <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT2) {
80005cca:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005cce:	58 28       	cp.w	r8,2
80005cd0:	c0 d1       	brne	80005cea <INTC_register_interrupt+0x9e>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80005cd2:	fe 78 10 00 	mov	r8,-61440
80005cd6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005cda:	49 0b       	lddpc	r11,80005d18 <INTC_register_interrupt+0xcc>
80005cdc:	48 da       	lddpc	r10,80005d10 <INTC_register_interrupt+0xc4>
80005cde:	f6 0a 01 0a 	sub	r10,r11,r10
80005ce2:	bf ba       	sbr	r10,0x1f
80005ce4:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80005ce8:	c0 d8       	rjmp	80005d02 <INTC_register_interrupt+0xb6>
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80005cea:	fe 78 10 00 	mov	r8,-61440
80005cee:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005cf2:	48 bb       	lddpc	r11,80005d1c <INTC_register_interrupt+0xd0>
80005cf4:	48 7a       	lddpc	r10,80005d10 <INTC_register_interrupt+0xc4>
80005cf6:	f6 0a 01 0a 	sub	r10,r11,r10
80005cfa:	ea 1a c0 00 	orh	r10,0xc000
80005cfe:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	}
}
80005d02:	2f cd       	sub	sp,-16
80005d04:	e3 cd 80 80 	ldm	sp++,r7,pc
80005d08:	80 00       	ld.sh	r0,r0[0x0]
80005d0a:	66 68       	ld.w	r8,r3[0x18]
80005d0c:	80 00       	ld.sh	r0,r0[0x0]
80005d0e:	65 04       	ld.w	r4,r2[0x40]
80005d10:	80 00       	ld.sh	r0,r0[0x0]
80005d12:	64 00       	ld.w	r0,r2[0x0]
80005d14:	80 00       	ld.sh	r0,r0[0x0]
80005d16:	65 12       	ld.w	r2,r2[0x44]
80005d18:	80 00       	ld.sh	r0,r0[0x0]
80005d1a:	65 20       	ld.w	r0,r2[0x48]
80005d1c:	80 00       	ld.sh	r0,r0[0x0]
80005d1e:	65 2e       	ld.w	lr,r2[0x48]

80005d20 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80005d20:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80005d24:	fe c0 f9 24 	sub	r0,pc,-1756

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80005d28:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80005d2c:	d5 53       	csrf	0x15
  cp      r0, r1
80005d2e:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80005d30:	30 81       	mov	r1,8
  lda.w   r2, _data_lma
80005d32:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
80005d34:	c0 72       	brcc	80005d42 <idata_load_loop_end>
  st.d    r0++, r4
80005d36:	fe c2 f6 1e 	sub	r2,pc,-2530

80005d3a <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
80005d3a:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80005d3c:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
80005d3e:	02 30       	cp.w	r0,r1
  cp      r0, r1
80005d40:	cf d3       	brcs	80005d3a <idata_load_loop>

80005d42 <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80005d42:	30 80       	mov	r0,8
  mov     r2, 0
80005d44:	e0 61 01 b8 	mov	r1,440
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80005d48:	02 30       	cp.w	r0,r1
  cp      r0, r1
80005d4a:	c0 62       	brcc	80005d56 <udata_clear_loop_end>
  brlo    udata_clear_loop
80005d4c:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80005d4e:	30 03       	mov	r3,0

80005d50 <udata_clear_loop>:
80005d50:	a1 22       	st.d	r0++,r2
80005d52:	02 30       	cp.w	r0,r1
80005d54:	cf e3       	brcs	80005d50 <udata_clear_loop>

80005d56 <udata_clear_loop_end>:
80005d56:	fe cf fe 62 	sub	pc,pc,-414
80005d5a:	d7 03       	nop

80005d5c <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80005d5c:	eb cd 40 80 	pushm	r7,lr
80005d60:	1a 97       	mov	r7,sp
80005d62:	20 1d       	sub	sp,4
80005d64:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80005d68:	ee fb ff fc 	ld.w	r11,r7[-4]
80005d6c:	30 2c       	mov	r12,2
80005d6e:	f0 1f 00 03 	mcall	80005d78 <sysclk_enable_pba_module+0x1c>
}
80005d72:	2f fd       	sub	sp,-4
80005d74:	e3 cd 80 80 	ldm	sp++,r7,pc
80005d78:	80 00       	ld.sh	r0,r0[0x0]
80005d7a:	52 18       	stdsp	sp[0x84],r8

80005d7c <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
80005d7c:	eb cd 40 80 	pushm	r7,lr
80005d80:	1a 97       	mov	r7,sp
	return 1U << (pin & 0x1F);
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_pba_module(SYSCLK_GPIO);
80005d82:	30 6c       	mov	r12,6
80005d84:	f0 1f 00 02 	mcall	80005d8c <ioport_init+0x10>
	arch_ioport_init();
}
80005d88:	e3 cd 80 80 	ldm	sp++,r7,pc
80005d8c:	80 00       	ld.sh	r0,r0[0x0]
80005d8e:	5d 5c       	*unknown*

80005d90 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80005d90:	eb cd 40 80 	pushm	r7,lr
80005d94:	1a 97       	mov	r7,sp
80005d96:	20 cd       	sub	sp,48
80005d98:	ef 4c ff d4 	st.w	r7[-44],r12
80005d9c:	ef 4b ff d0 	st.w	r7[-48],r11
80005da0:	ee f8 ff d4 	ld.w	r8,r7[-44]
80005da4:	ef 48 ff dc 	st.w	r7[-36],r8
80005da8:	ee f8 ff d0 	ld.w	r8,r7[-48]
80005dac:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80005db0:	ee f8 ff d8 	ld.w	r8,r7[-40]
80005db4:	58 18       	cp.w	r8,1
80005db6:	c2 11       	brne	80005df8 <ioport_set_pin_dir+0x68>
80005db8:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005dbc:	ef 48 ff e0 	st.w	r7[-32],r8
80005dc0:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005dc4:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005dc8:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005dcc:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005dce:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80005dd2:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005dd6:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005dd8:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80005ddc:	ee f9 ff dc 	ld.w	r9,r7[-36]
80005de0:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005de4:	ee f9 ff ec 	ld.w	r9,r7[-20]
80005de8:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005dec:	30 1a       	mov	r10,1
80005dee:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80005df2:	f1 49 00 44 	st.w	r8[68],r9
80005df6:	c2 48       	rjmp	80005e3e <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80005df8:	ee f8 ff d8 	ld.w	r8,r7[-40]
80005dfc:	58 08       	cp.w	r8,0
80005dfe:	c2 01       	brne	80005e3e <ioport_set_pin_dir+0xae>
80005e00:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005e04:	ef 48 ff f0 	st.w	r7[-16],r8
80005e08:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005e0c:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005e10:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005e14:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005e16:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80005e1a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e1e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005e20:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80005e24:	ee f9 ff dc 	ld.w	r9,r7[-36]
80005e28:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005e2c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005e30:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005e34:	30 1a       	mov	r10,1
80005e36:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80005e3a:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80005e3e:	2f 4d       	sub	sp,-48
80005e40:	e3 cd 80 80 	ldm	sp++,r7,pc

80005e44 <board_init>:
#include "com_spi.h"
#include "motor_control.h"
#include "settings_t.h"

void board_init(void)
{
80005e44:	eb cd 40 80 	pushm	r7,lr
80005e48:	1a 97       	mov	r7,sp
	sysclk_init();
80005e4a:	f0 1f 00 0d 	mcall	80005e7c <board_init+0x38>
	//wdt_disable();
	INTC_init_interrupts();
80005e4e:	f0 1f 00 0d 	mcall	80005e80 <board_init+0x3c>
	ioport_init();
80005e52:	f0 1f 00 0d 	mcall	80005e84 <board_init+0x40>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_OUTPUT);
	settings_init(true);
80005e56:	30 1c       	mov	r12,1
80005e58:	f0 1f 00 0c 	mcall	80005e88 <board_init+0x44>
	sensor_init();
80005e5c:	f0 1f 00 0c 	mcall	80005e8c <board_init+0x48>
	motor_init();	
80005e60:	f0 1f 00 0c 	mcall	80005e90 <board_init+0x4c>
	com_spi_init();
80005e64:	f0 1f 00 0c 	mcall	80005e94 <board_init+0x50>
	ioport_set_pin_dir(GPIO_PA25, IOPORT_DIR_OUTPUT);
80005e68:	30 1b       	mov	r11,1
80005e6a:	31 9c       	mov	r12,25
80005e6c:	f0 1f 00 0b 	mcall	80005e98 <board_init+0x54>
	ioport_set_pin_dir(LED_TRANS, IOPORT_DIR_OUTPUT);
80005e70:	30 1b       	mov	r11,1
80005e72:	31 7c       	mov	r12,23
80005e74:	f0 1f 00 09 	mcall	80005e98 <board_init+0x54>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_INPUT);
}
80005e78:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e7c:	80 00       	ld.sh	r0,r0[0x0]
80005e7e:	53 a8       	stdsp	sp[0xe8],r8
80005e80:	80 00       	ld.sh	r0,r0[0x0]
80005e82:	5b b4       	cp.w	r4,-5
80005e84:	80 00       	ld.sh	r0,r0[0x0]
80005e86:	5d 7c       	*unknown*
80005e88:	80 00       	ld.sh	r0,r0[0x0]
80005e8a:	49 78       	lddpc	r8,80005ee4 <ioport_toggle_pin_level+0x48>
80005e8c:	80 00       	ld.sh	r0,r0[0x0]
80005e8e:	40 10       	lddsp	r0,sp[0x4]
80005e90:	80 00       	ld.sh	r0,r0[0x0]
80005e92:	33 20       	mov	r0,50
80005e94:	80 00       	ld.sh	r0,r0[0x0]
80005e96:	2f 50       	sub	r0,-11
80005e98:	80 00       	ld.sh	r0,r0[0x0]
80005e9a:	5d 90       	*unknown*

80005e9c <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
80005e9c:	eb cd 40 80 	pushm	r7,lr
80005ea0:	1a 97       	mov	r7,sp
80005ea2:	20 6d       	sub	sp,24
80005ea4:	ef 4c ff e8 	st.w	r7[-24],r12
80005ea8:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005eac:	ef 48 ff ec 	st.w	r7[-20],r8
80005eb0:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005eb4:	ef 48 ff f0 	st.w	r7[-16],r8
80005eb8:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005ebc:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005ec0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005ec4:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005ec6:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80005eca:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ece:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005ed0:	e0 28 d8 00 	sub	r8,55296
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
80005ed4:	ee f9 ff ec 	ld.w	r9,r7[-20]
80005ed8:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005edc:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005ee0:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005ee4:	30 1a       	mov	r10,1
80005ee6:	f4 09 09 49 	lsl	r9,r10,r9
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
80005eea:	f1 49 00 5c 	st.w	r8[92],r9
	arch_ioport_toggle_pin_level(pin);
}
80005eee:	2f ad       	sub	sp,-24
80005ef0:	e3 cd 80 80 	ldm	sp++,r7,pc

80005ef4 <main>:
#include "pid.h"



int main (void)
{
80005ef4:	eb cd 40 c0 	pushm	r6-r7,lr
80005ef8:	1a 97       	mov	r7,sp
80005efa:	20 3d       	sub	sp,12
	board_init();		
80005efc:	f0 1f 00 21 	mcall	80005f80 <main+0x8c>
	bool w_done = false;
80005f00:	30 08       	mov	r8,0
80005f02:	ef 68 ff ff 	st.b	r7[-1],r8
	while (1)
	{
		if (!w_done)
80005f06:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80005f0a:	ec 18 00 01 	eorl	r8,0x1
80005f0e:	5c 58       	castu.b	r8
80005f10:	c2 90       	breq	80005f62 <main+0x6e>
		{
			sensor_euler = read_sensor_euler();
80005f12:	49 d6       	lddpc	r6,80005f84 <main+0x90>
80005f14:	ee c8 00 0c 	sub	r8,r7,12
80005f18:	10 9c       	mov	r12,r8
80005f1a:	f0 1f 00 1c 	mcall	80005f88 <main+0x94>
80005f1e:	0c 98       	mov	r8,r6
80005f20:	ee c9 00 0c 	sub	r9,r7,12
80005f24:	30 6a       	mov	r10,6
80005f26:	12 9b       	mov	r11,r9
80005f28:	10 9c       	mov	r12,r8
80005f2a:	f0 1f 00 19 	mcall	80005f8c <main+0x98>
			if(sensor_euler.h != 0 || sensor_euler.p != 0 || sensor_euler.r != 0)
80005f2e:	49 68       	lddpc	r8,80005f84 <main+0x90>
80005f30:	90 08       	ld.sh	r8,r8[0x0]
80005f32:	5c 88       	casts.h	r8
80005f34:	c0 91       	brne	80005f46 <main+0x52>
80005f36:	49 48       	lddpc	r8,80005f84 <main+0x90>
80005f38:	90 28       	ld.sh	r8,r8[0x4]
80005f3a:	5c 88       	casts.h	r8
80005f3c:	c0 51       	brne	80005f46 <main+0x52>
80005f3e:	49 28       	lddpc	r8,80005f84 <main+0x90>
80005f40:	90 18       	ld.sh	r8,r8[0x2]
80005f42:	5c 88       	casts.h	r8
80005f44:	c1 10       	breq	80005f66 <main+0x72>
			{
				app_euler = sensor_euler;
80005f46:	49 38       	lddpc	r8,80005f90 <main+0x9c>
80005f48:	48 f9       	lddpc	r9,80005f84 <main+0x90>
80005f4a:	30 6a       	mov	r10,6
80005f4c:	12 9b       	mov	r11,r9
80005f4e:	10 9c       	mov	r12,r8
80005f50:	f0 1f 00 0f 	mcall	80005f8c <main+0x98>
				throotle = 0;
80005f54:	49 08       	lddpc	r8,80005f94 <main+0xa0>
80005f56:	30 09       	mov	r9,0
80005f58:	91 09       	st.w	r8[0x0],r9
				w_done = true;
80005f5a:	30 18       	mov	r8,1
80005f5c:	ef 68 ff ff 	st.b	r7[-1],r8
80005f60:	c0 38       	rjmp	80005f66 <main+0x72>
			}
		}
		else
		control();
80005f62:	f0 1f 00 0e 	mcall	80005f98 <main+0xa4>
		
		check_save();
80005f66:	f0 1f 00 0e 	mcall	80005f9c <main+0xa8>
		uint8_t calib_stat;
		read_sensor_data(BNO055_CALIB_STAT_ADDR, &calib_stat, 1);
80005f6a:	ee c8 00 02 	sub	r8,r7,2
80005f6e:	30 1a       	mov	r10,1
80005f70:	10 9b       	mov	r11,r8
80005f72:	33 5c       	mov	r12,53
80005f74:	f0 1f 00 0b 	mcall	80005fa0 <main+0xac>
		
		ioport_toggle_pin_level(GPIO_PA25);
80005f78:	31 9c       	mov	r12,25
80005f7a:	f0 1f 00 0b 	mcall	80005fa4 <main+0xb0>
				
	}
80005f7e:	cc 4b       	rjmp	80005f06 <main+0x12>
80005f80:	80 00       	ld.sh	r0,r0[0x0]
80005f82:	5e 44       	retge	r4
80005f84:	00 00       	add	r0,r0
80005f86:	01 34       	ld.ub	r4,r0++
80005f88:	80 00       	ld.sh	r0,r0[0x0]
80005f8a:	46 c0       	lddsp	r0,sp[0x1b0]
80005f8c:	80 00       	ld.sh	r0,r0[0x0]
80005f8e:	62 0c       	ld.w	r12,r1[0x0]
80005f90:	00 00       	add	r0,r0
80005f92:	01 1c       	ld.sh	r12,r0++
80005f94:	00 00       	add	r0,r0
80005f96:	01 3c       	ld.ub	r12,r0++
80005f98:	80 00       	ld.sh	r0,r0[0x0]
80005f9a:	3a 1c       	mov	r12,-95
80005f9c:	80 00       	ld.sh	r0,r0[0x0]
80005f9e:	4a 24       	lddpc	r4,80006024 <__avr32_udiv64+0x7c>
80005fa0:	80 00       	ld.sh	r0,r0[0x0]
80005fa2:	45 4c       	lddsp	r12,sp[0x150]
80005fa4:	80 00       	ld.sh	r0,r0[0x0]
80005fa6:	5e 9c       	retgt	r12

80005fa8 <__avr32_udiv64>:
80005fa8:	d4 31       	pushm	r0-r7,lr
80005faa:	1a 97       	mov	r7,sp
80005fac:	20 3d       	sub	sp,12
80005fae:	10 9c       	mov	r12,r8
80005fb0:	12 9e       	mov	lr,r9
80005fb2:	14 93       	mov	r3,r10
80005fb4:	58 09       	cp.w	r9,0
80005fb6:	e0 81 00 bd 	brne	80006130 <__avr32_udiv64+0x188>
80005fba:	16 38       	cp.w	r8,r11
80005fbc:	e0 88 00 40 	brls	8000603c <__avr32_udiv64+0x94>
80005fc0:	f0 08 12 00 	clz	r8,r8
80005fc4:	c0 d0       	breq	80005fde <__avr32_udiv64+0x36>
80005fc6:	f6 08 09 4b 	lsl	r11,r11,r8
80005fca:	f0 09 11 20 	rsub	r9,r8,32
80005fce:	f8 08 09 4c 	lsl	r12,r12,r8
80005fd2:	f4 09 0a 49 	lsr	r9,r10,r9
80005fd6:	f4 08 09 43 	lsl	r3,r10,r8
80005fda:	f3 eb 10 0b 	or	r11,r9,r11
80005fde:	f8 0e 16 10 	lsr	lr,r12,0x10
80005fe2:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80005fe6:	f6 0e 0d 00 	divu	r0,r11,lr
80005fea:	e6 0b 16 10 	lsr	r11,r3,0x10
80005fee:	00 99       	mov	r9,r0
80005ff0:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005ff4:	e0 0a 02 48 	mul	r8,r0,r10
80005ff8:	10 3b       	cp.w	r11,r8
80005ffa:	c0 a2       	brcc	8000600e <__avr32_udiv64+0x66>
80005ffc:	20 19       	sub	r9,1
80005ffe:	18 0b       	add	r11,r12
80006000:	18 3b       	cp.w	r11,r12
80006002:	c0 63       	brcs	8000600e <__avr32_udiv64+0x66>
80006004:	10 3b       	cp.w	r11,r8
80006006:	f7 b9 03 01 	sublo	r9,1
8000600a:	f7 dc e3 0b 	addcs	r11,r11,r12
8000600e:	f6 08 01 01 	sub	r1,r11,r8
80006012:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80006016:	e2 0e 0d 00 	divu	r0,r1,lr
8000601a:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000601e:	00 98       	mov	r8,r0
80006020:	e0 0a 02 4a 	mul	r10,r0,r10
80006024:	14 33       	cp.w	r3,r10
80006026:	c0 82       	brcc	80006036 <__avr32_udiv64+0x8e>
80006028:	20 18       	sub	r8,1
8000602a:	18 03       	add	r3,r12
8000602c:	18 33       	cp.w	r3,r12
8000602e:	c0 43       	brcs	80006036 <__avr32_udiv64+0x8e>
80006030:	14 33       	cp.w	r3,r10
80006032:	f7 b8 03 01 	sublo	r8,1
80006036:	f1 e9 11 08 	or	r8,r8,r9<<0x10
8000603a:	cd f8       	rjmp	800061f8 <__avr32_udiv64+0x250>
8000603c:	58 08       	cp.w	r8,0
8000603e:	c0 51       	brne	80006048 <__avr32_udiv64+0xa0>
80006040:	30 19       	mov	r9,1
80006042:	f2 08 0d 08 	divu	r8,r9,r8
80006046:	10 9c       	mov	r12,r8
80006048:	f8 06 12 00 	clz	r6,r12
8000604c:	c0 41       	brne	80006054 <__avr32_udiv64+0xac>
8000604e:	18 1b       	sub	r11,r12
80006050:	30 19       	mov	r9,1
80006052:	c4 08       	rjmp	800060d2 <__avr32_udiv64+0x12a>
80006054:	ec 01 11 20 	rsub	r1,r6,32
80006058:	f4 01 0a 49 	lsr	r9,r10,r1
8000605c:	f8 06 09 4c 	lsl	r12,r12,r6
80006060:	f6 06 09 48 	lsl	r8,r11,r6
80006064:	f6 01 0a 41 	lsr	r1,r11,r1
80006068:	f3 e8 10 08 	or	r8,r9,r8
8000606c:	f8 03 16 10 	lsr	r3,r12,0x10
80006070:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80006074:	e2 03 0d 00 	divu	r0,r1,r3
80006078:	f0 0b 16 10 	lsr	r11,r8,0x10
8000607c:	00 9e       	mov	lr,r0
8000607e:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80006082:	e0 05 02 49 	mul	r9,r0,r5
80006086:	12 3b       	cp.w	r11,r9
80006088:	c0 a2       	brcc	8000609c <__avr32_udiv64+0xf4>
8000608a:	20 1e       	sub	lr,1
8000608c:	18 0b       	add	r11,r12
8000608e:	18 3b       	cp.w	r11,r12
80006090:	c0 63       	brcs	8000609c <__avr32_udiv64+0xf4>
80006092:	12 3b       	cp.w	r11,r9
80006094:	f7 be 03 01 	sublo	lr,1
80006098:	f7 dc e3 0b 	addcs	r11,r11,r12
8000609c:	12 1b       	sub	r11,r9
8000609e:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
800060a2:	f6 03 0d 02 	divu	r2,r11,r3
800060a6:	f1 e3 11 08 	or	r8,r8,r3<<0x10
800060aa:	04 99       	mov	r9,r2
800060ac:	e4 05 02 4b 	mul	r11,r2,r5
800060b0:	16 38       	cp.w	r8,r11
800060b2:	c0 a2       	brcc	800060c6 <__avr32_udiv64+0x11e>
800060b4:	20 19       	sub	r9,1
800060b6:	18 08       	add	r8,r12
800060b8:	18 38       	cp.w	r8,r12
800060ba:	c0 63       	brcs	800060c6 <__avr32_udiv64+0x11e>
800060bc:	16 38       	cp.w	r8,r11
800060be:	f7 b9 03 01 	sublo	r9,1
800060c2:	f1 dc e3 08 	addcs	r8,r8,r12
800060c6:	f4 06 09 43 	lsl	r3,r10,r6
800060ca:	f0 0b 01 0b 	sub	r11,r8,r11
800060ce:	f3 ee 11 09 	or	r9,r9,lr<<0x10
800060d2:	f8 06 16 10 	lsr	r6,r12,0x10
800060d6:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
800060da:	f6 06 0d 00 	divu	r0,r11,r6
800060de:	e6 0b 16 10 	lsr	r11,r3,0x10
800060e2:	00 9a       	mov	r10,r0
800060e4:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800060e8:	e0 0e 02 48 	mul	r8,r0,lr
800060ec:	10 3b       	cp.w	r11,r8
800060ee:	c0 a2       	brcc	80006102 <__avr32_udiv64+0x15a>
800060f0:	20 1a       	sub	r10,1
800060f2:	18 0b       	add	r11,r12
800060f4:	18 3b       	cp.w	r11,r12
800060f6:	c0 63       	brcs	80006102 <__avr32_udiv64+0x15a>
800060f8:	10 3b       	cp.w	r11,r8
800060fa:	f7 ba 03 01 	sublo	r10,1
800060fe:	f7 dc e3 0b 	addcs	r11,r11,r12
80006102:	f6 08 01 01 	sub	r1,r11,r8
80006106:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000610a:	e2 06 0d 00 	divu	r0,r1,r6
8000610e:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80006112:	00 98       	mov	r8,r0
80006114:	e0 0e 02 4b 	mul	r11,r0,lr
80006118:	16 33       	cp.w	r3,r11
8000611a:	c0 82       	brcc	8000612a <__avr32_udiv64+0x182>
8000611c:	20 18       	sub	r8,1
8000611e:	18 03       	add	r3,r12
80006120:	18 33       	cp.w	r3,r12
80006122:	c0 43       	brcs	8000612a <__avr32_udiv64+0x182>
80006124:	16 33       	cp.w	r3,r11
80006126:	f7 b8 03 01 	sublo	r8,1
8000612a:	f1 ea 11 08 	or	r8,r8,r10<<0x10
8000612e:	c6 98       	rjmp	80006200 <__avr32_udiv64+0x258>
80006130:	16 39       	cp.w	r9,r11
80006132:	e0 8b 00 65 	brhi	800061fc <__avr32_udiv64+0x254>
80006136:	f2 09 12 00 	clz	r9,r9
8000613a:	c0 b1       	brne	80006150 <__avr32_udiv64+0x1a8>
8000613c:	10 3a       	cp.w	r10,r8
8000613e:	5f 2a       	srhs	r10
80006140:	1c 3b       	cp.w	r11,lr
80006142:	5f b8       	srhi	r8
80006144:	10 4a       	or	r10,r8
80006146:	f2 0a 18 00 	cp.b	r10,r9
8000614a:	c5 90       	breq	800061fc <__avr32_udiv64+0x254>
8000614c:	30 18       	mov	r8,1
8000614e:	c5 98       	rjmp	80006200 <__avr32_udiv64+0x258>
80006150:	f0 09 09 46 	lsl	r6,r8,r9
80006154:	f2 03 11 20 	rsub	r3,r9,32
80006158:	fc 09 09 4e 	lsl	lr,lr,r9
8000615c:	f0 03 0a 48 	lsr	r8,r8,r3
80006160:	f6 09 09 4c 	lsl	r12,r11,r9
80006164:	f4 03 0a 42 	lsr	r2,r10,r3
80006168:	ef 46 ff f4 	st.w	r7[-12],r6
8000616c:	f6 03 0a 43 	lsr	r3,r11,r3
80006170:	18 42       	or	r2,r12
80006172:	f1 ee 10 0c 	or	r12,r8,lr
80006176:	f8 01 16 10 	lsr	r1,r12,0x10
8000617a:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000617e:	e6 01 0d 04 	divu	r4,r3,r1
80006182:	e4 03 16 10 	lsr	r3,r2,0x10
80006186:	08 9e       	mov	lr,r4
80006188:	e7 e5 11 03 	or	r3,r3,r5<<0x10
8000618c:	e8 06 02 48 	mul	r8,r4,r6
80006190:	10 33       	cp.w	r3,r8
80006192:	c0 a2       	brcc	800061a6 <__avr32_udiv64+0x1fe>
80006194:	20 1e       	sub	lr,1
80006196:	18 03       	add	r3,r12
80006198:	18 33       	cp.w	r3,r12
8000619a:	c0 63       	brcs	800061a6 <__avr32_udiv64+0x1fe>
8000619c:	10 33       	cp.w	r3,r8
8000619e:	f7 be 03 01 	sublo	lr,1
800061a2:	e7 dc e3 03 	addcs	r3,r3,r12
800061a6:	10 13       	sub	r3,r8
800061a8:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
800061ac:	e6 01 0d 00 	divu	r0,r3,r1
800061b0:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800061b4:	00 98       	mov	r8,r0
800061b6:	e0 06 02 46 	mul	r6,r0,r6
800061ba:	0c 3b       	cp.w	r11,r6
800061bc:	c0 a2       	brcc	800061d0 <__avr32_udiv64+0x228>
800061be:	20 18       	sub	r8,1
800061c0:	18 0b       	add	r11,r12
800061c2:	18 3b       	cp.w	r11,r12
800061c4:	c0 63       	brcs	800061d0 <__avr32_udiv64+0x228>
800061c6:	0c 3b       	cp.w	r11,r6
800061c8:	f7 dc e3 0b 	addcs	r11,r11,r12
800061cc:	f7 b8 03 01 	sublo	r8,1
800061d0:	f1 ee 11 08 	or	r8,r8,lr<<0x10
800061d4:	ee f4 ff f4 	ld.w	r4,r7[-12]
800061d8:	0c 1b       	sub	r11,r6
800061da:	f0 04 06 42 	mulu.d	r2,r8,r4
800061de:	06 95       	mov	r5,r3
800061e0:	16 35       	cp.w	r5,r11
800061e2:	e0 8b 00 0a 	brhi	800061f6 <__avr32_udiv64+0x24e>
800061e6:	5f 0b       	sreq	r11
800061e8:	f4 09 09 49 	lsl	r9,r10,r9
800061ec:	12 32       	cp.w	r2,r9
800061ee:	5f b9       	srhi	r9
800061f0:	f7 e9 00 09 	and	r9,r11,r9
800061f4:	c0 60       	breq	80006200 <__avr32_udiv64+0x258>
800061f6:	20 18       	sub	r8,1
800061f8:	30 09       	mov	r9,0
800061fa:	c0 38       	rjmp	80006200 <__avr32_udiv64+0x258>
800061fc:	30 09       	mov	r9,0
800061fe:	12 98       	mov	r8,r9
80006200:	10 9a       	mov	r10,r8
80006202:	12 93       	mov	r3,r9
80006204:	10 92       	mov	r2,r8
80006206:	12 9b       	mov	r11,r9
80006208:	2f dd       	sub	sp,-12
8000620a:	d8 32       	popm	r0-r7,pc

8000620c <memcpy>:
8000620c:	58 8a       	cp.w	r10,8
8000620e:	c2 f5       	brlt	8000626c <memcpy+0x60>
80006210:	f9 eb 10 09 	or	r9,r12,r11
80006214:	e2 19 00 03 	andl	r9,0x3,COH
80006218:	e0 81 00 97 	brne	80006346 <memcpy+0x13a>
8000621c:	e0 4a 00 20 	cp.w	r10,32
80006220:	c3 b4       	brge	80006296 <memcpy+0x8a>
80006222:	f4 08 14 02 	asr	r8,r10,0x2
80006226:	f0 09 11 08 	rsub	r9,r8,8
8000622a:	fe 09 00 2f 	add	pc,pc,r9<<0x2
8000622e:	76 69       	ld.w	r9,r11[0x18]
80006230:	99 69       	st.w	r12[0x18],r9
80006232:	76 59       	ld.w	r9,r11[0x14]
80006234:	99 59       	st.w	r12[0x14],r9
80006236:	76 49       	ld.w	r9,r11[0x10]
80006238:	99 49       	st.w	r12[0x10],r9
8000623a:	76 39       	ld.w	r9,r11[0xc]
8000623c:	99 39       	st.w	r12[0xc],r9
8000623e:	76 29       	ld.w	r9,r11[0x8]
80006240:	99 29       	st.w	r12[0x8],r9
80006242:	76 19       	ld.w	r9,r11[0x4]
80006244:	99 19       	st.w	r12[0x4],r9
80006246:	76 09       	ld.w	r9,r11[0x0]
80006248:	99 09       	st.w	r12[0x0],r9
8000624a:	f6 08 00 2b 	add	r11,r11,r8<<0x2
8000624e:	f8 08 00 28 	add	r8,r12,r8<<0x2
80006252:	e0 1a 00 03 	andl	r10,0x3
80006256:	f4 0a 11 04 	rsub	r10,r10,4
8000625a:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000625e:	17 a9       	ld.ub	r9,r11[0x2]
80006260:	b0 a9       	st.b	r8[0x2],r9
80006262:	17 99       	ld.ub	r9,r11[0x1]
80006264:	b0 99       	st.b	r8[0x1],r9
80006266:	17 89       	ld.ub	r9,r11[0x0]
80006268:	b0 89       	st.b	r8[0x0],r9
8000626a:	5e fc       	retal	r12
8000626c:	f4 0a 11 09 	rsub	r10,r10,9
80006270:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80006274:	17 f9       	ld.ub	r9,r11[0x7]
80006276:	b8 f9       	st.b	r12[0x7],r9
80006278:	17 e9       	ld.ub	r9,r11[0x6]
8000627a:	b8 e9       	st.b	r12[0x6],r9
8000627c:	17 d9       	ld.ub	r9,r11[0x5]
8000627e:	b8 d9       	st.b	r12[0x5],r9
80006280:	17 c9       	ld.ub	r9,r11[0x4]
80006282:	b8 c9       	st.b	r12[0x4],r9
80006284:	17 b9       	ld.ub	r9,r11[0x3]
80006286:	b8 b9       	st.b	r12[0x3],r9
80006288:	17 a9       	ld.ub	r9,r11[0x2]
8000628a:	b8 a9       	st.b	r12[0x2],r9
8000628c:	17 99       	ld.ub	r9,r11[0x1]
8000628e:	b8 99       	st.b	r12[0x1],r9
80006290:	17 89       	ld.ub	r9,r11[0x0]
80006292:	b8 89       	st.b	r12[0x0],r9
80006294:	5e fc       	retal	r12
80006296:	eb cd 40 c0 	pushm	r6-r7,lr
8000629a:	18 99       	mov	r9,r12
8000629c:	22 0a       	sub	r10,32
8000629e:	b7 07       	ld.d	r6,r11++
800062a0:	b3 26       	st.d	r9++,r6
800062a2:	b7 07       	ld.d	r6,r11++
800062a4:	b3 26       	st.d	r9++,r6
800062a6:	b7 07       	ld.d	r6,r11++
800062a8:	b3 26       	st.d	r9++,r6
800062aa:	b7 07       	ld.d	r6,r11++
800062ac:	b3 26       	st.d	r9++,r6
800062ae:	22 0a       	sub	r10,32
800062b0:	cf 74       	brge	8000629e <memcpy+0x92>
800062b2:	2f 0a       	sub	r10,-16
800062b4:	c0 65       	brlt	800062c0 <memcpy+0xb4>
800062b6:	b7 07       	ld.d	r6,r11++
800062b8:	b3 26       	st.d	r9++,r6
800062ba:	b7 07       	ld.d	r6,r11++
800062bc:	b3 26       	st.d	r9++,r6
800062be:	21 0a       	sub	r10,16
800062c0:	5c 3a       	neg	r10
800062c2:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
800062c6:	d7 03       	nop
800062c8:	d7 03       	nop
800062ca:	f7 36 00 0e 	ld.ub	r6,r11[14]
800062ce:	f3 66 00 0e 	st.b	r9[14],r6
800062d2:	f7 36 00 0d 	ld.ub	r6,r11[13]
800062d6:	f3 66 00 0d 	st.b	r9[13],r6
800062da:	f7 36 00 0c 	ld.ub	r6,r11[12]
800062de:	f3 66 00 0c 	st.b	r9[12],r6
800062e2:	f7 36 00 0b 	ld.ub	r6,r11[11]
800062e6:	f3 66 00 0b 	st.b	r9[11],r6
800062ea:	f7 36 00 0a 	ld.ub	r6,r11[10]
800062ee:	f3 66 00 0a 	st.b	r9[10],r6
800062f2:	f7 36 00 09 	ld.ub	r6,r11[9]
800062f6:	f3 66 00 09 	st.b	r9[9],r6
800062fa:	f7 36 00 08 	ld.ub	r6,r11[8]
800062fe:	f3 66 00 08 	st.b	r9[8],r6
80006302:	f7 36 00 07 	ld.ub	r6,r11[7]
80006306:	f3 66 00 07 	st.b	r9[7],r6
8000630a:	f7 36 00 06 	ld.ub	r6,r11[6]
8000630e:	f3 66 00 06 	st.b	r9[6],r6
80006312:	f7 36 00 05 	ld.ub	r6,r11[5]
80006316:	f3 66 00 05 	st.b	r9[5],r6
8000631a:	f7 36 00 04 	ld.ub	r6,r11[4]
8000631e:	f3 66 00 04 	st.b	r9[4],r6
80006322:	f7 36 00 03 	ld.ub	r6,r11[3]
80006326:	f3 66 00 03 	st.b	r9[3],r6
8000632a:	f7 36 00 02 	ld.ub	r6,r11[2]
8000632e:	f3 66 00 02 	st.b	r9[2],r6
80006332:	f7 36 00 01 	ld.ub	r6,r11[1]
80006336:	f3 66 00 01 	st.b	r9[1],r6
8000633a:	f7 36 00 00 	ld.ub	r6,r11[0]
8000633e:	f3 66 00 00 	st.b	r9[0],r6
80006342:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80006346:	20 1a       	sub	r10,1
80006348:	f6 0a 07 09 	ld.ub	r9,r11[r10]
8000634c:	f8 0a 0b 09 	st.b	r12[r10],r9
80006350:	cf b1       	brne	80006346 <memcpy+0x13a>
80006352:	5e fc       	retal	r12

Disassembly of section .exception:

80006400 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80006400:	c0 08       	rjmp	80006400 <_evba>
	...

80006404 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80006404:	c0 08       	rjmp	80006404 <_handle_TLB_Multiple_Hit>
	...

80006408 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80006408:	c0 08       	rjmp	80006408 <_handle_Bus_Error_Data_Fetch>
	...

8000640c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000640c:	c0 08       	rjmp	8000640c <_handle_Bus_Error_Instruction_Fetch>
	...

80006410 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80006410:	c0 08       	rjmp	80006410 <_handle_NMI>
	...

80006414 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80006414:	c0 08       	rjmp	80006414 <_handle_Instruction_Address>
	...

80006418 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80006418:	c0 08       	rjmp	80006418 <_handle_ITLB_Protection>
	...

8000641c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000641c:	c0 08       	rjmp	8000641c <_handle_Breakpoint>
	...

80006420 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80006420:	c0 08       	rjmp	80006420 <_handle_Illegal_Opcode>
	...

80006424 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80006424:	c0 08       	rjmp	80006424 <_handle_Unimplemented_Instruction>
	...

80006428 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80006428:	c0 08       	rjmp	80006428 <_handle_Privilege_Violation>
	...

8000642c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000642c:	c0 08       	rjmp	8000642c <_handle_Floating_Point>
	...

80006430 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80006430:	c0 08       	rjmp	80006430 <_handle_Coprocessor_Absent>
	...

80006434 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80006434:	c0 08       	rjmp	80006434 <_handle_Data_Address_Read>
	...

80006438 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80006438:	c0 08       	rjmp	80006438 <_handle_Data_Address_Write>
	...

8000643c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000643c:	c0 08       	rjmp	8000643c <_handle_DTLB_Protection_Read>
	...

80006440 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80006440:	c0 08       	rjmp	80006440 <_handle_DTLB_Protection_Write>
	...

80006444 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80006444:	c0 08       	rjmp	80006444 <_handle_DTLB_Modified>
	...

80006450 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80006450:	c0 08       	rjmp	80006450 <_handle_ITLB_Miss>
	...

80006460 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80006460:	c0 08       	rjmp	80006460 <_handle_DTLB_Miss_Read>
	...

80006470 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80006470:	c0 08       	rjmp	80006470 <_handle_DTLB_Miss_Write>
	...

80006500 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80006500:	c0 08       	rjmp	80006500 <_handle_Supervisor_Call>
80006502:	d7 03       	nop

80006504 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006504:	30 0c       	mov	r12,0
80006506:	fe b0 fb 15 	rcall	80005b30 <_get_interrupt_handler>
8000650a:	58 0c       	cp.w	r12,0
8000650c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80006510:	d6 03       	rete

80006512 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006512:	30 1c       	mov	r12,1
80006514:	fe b0 fb 0e 	rcall	80005b30 <_get_interrupt_handler>
80006518:	58 0c       	cp.w	r12,0
8000651a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000651e:	d6 03       	rete

80006520 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80006520:	30 2c       	mov	r12,2
80006522:	fe b0 fb 07 	rcall	80005b30 <_get_interrupt_handler>
80006526:	58 0c       	cp.w	r12,0
80006528:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000652c:	d6 03       	rete

8000652e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000652e:	30 3c       	mov	r12,3
80006530:	fe b0 fb 00 	rcall	80005b30 <_get_interrupt_handler>
80006534:	58 0c       	cp.w	r12,0
80006536:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000653a:	d6 03       	rete
8000653c:	d7 03       	nop
8000653e:	d7 03       	nop
80006540:	d7 03       	nop
80006542:	d7 03       	nop
80006544:	d7 03       	nop
80006546:	d7 03       	nop
80006548:	d7 03       	nop
8000654a:	d7 03       	nop
8000654c:	d7 03       	nop
8000654e:	d7 03       	nop
80006550:	d7 03       	nop
80006552:	d7 03       	nop
80006554:	d7 03       	nop
80006556:	d7 03       	nop
80006558:	d7 03       	nop
8000655a:	d7 03       	nop
8000655c:	d7 03       	nop
8000655e:	d7 03       	nop
80006560:	d7 03       	nop
80006562:	d7 03       	nop
80006564:	d7 03       	nop
80006566:	d7 03       	nop
80006568:	d7 03       	nop
8000656a:	d7 03       	nop
8000656c:	d7 03       	nop
8000656e:	d7 03       	nop
80006570:	d7 03       	nop
80006572:	d7 03       	nop
80006574:	d7 03       	nop
80006576:	d7 03       	nop
80006578:	d7 03       	nop
8000657a:	d7 03       	nop
8000657c:	d7 03       	nop
8000657e:	d7 03       	nop
80006580:	d7 03       	nop
80006582:	d7 03       	nop
80006584:	d7 03       	nop
80006586:	d7 03       	nop
80006588:	d7 03       	nop
8000658a:	d7 03       	nop
8000658c:	d7 03       	nop
8000658e:	d7 03       	nop
80006590:	d7 03       	nop
80006592:	d7 03       	nop
80006594:	d7 03       	nop
80006596:	d7 03       	nop
80006598:	d7 03       	nop
8000659a:	d7 03       	nop
8000659c:	d7 03       	nop
8000659e:	d7 03       	nop
800065a0:	d7 03       	nop
800065a2:	d7 03       	nop
800065a4:	d7 03       	nop
800065a6:	d7 03       	nop
800065a8:	d7 03       	nop
800065aa:	d7 03       	nop
800065ac:	d7 03       	nop
800065ae:	d7 03       	nop
800065b0:	d7 03       	nop
800065b2:	d7 03       	nop
800065b4:	d7 03       	nop
800065b6:	d7 03       	nop
800065b8:	d7 03       	nop
800065ba:	d7 03       	nop
800065bc:	d7 03       	nop
800065be:	d7 03       	nop
800065c0:	d7 03       	nop
800065c2:	d7 03       	nop
800065c4:	d7 03       	nop
800065c6:	d7 03       	nop
800065c8:	d7 03       	nop
800065ca:	d7 03       	nop
800065cc:	d7 03       	nop
800065ce:	d7 03       	nop
800065d0:	d7 03       	nop
800065d2:	d7 03       	nop
800065d4:	d7 03       	nop
800065d6:	d7 03       	nop
800065d8:	d7 03       	nop
800065da:	d7 03       	nop
800065dc:	d7 03       	nop
800065de:	d7 03       	nop
800065e0:	d7 03       	nop
800065e2:	d7 03       	nop
800065e4:	d7 03       	nop
800065e6:	d7 03       	nop
800065e8:	d7 03       	nop
800065ea:	d7 03       	nop
800065ec:	d7 03       	nop
800065ee:	d7 03       	nop
800065f0:	d7 03       	nop
800065f2:	d7 03       	nop
800065f4:	d7 03       	nop
800065f6:	d7 03       	nop
800065f8:	d7 03       	nop
800065fa:	d7 03       	nop
800065fc:	d7 03       	nop
800065fe:	d7 03       	nop
