<stg><name>maxpool</name>


<trans_list>

<trans id="179" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %f = alloca i32 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_0_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %output_1_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:15 %store_ln0 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:16 %store_ln55 = store i4 0, i4 %f

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:17 %store_ln56 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
entry:18 %br_ln55 = br void %VITIS_LOOP_59_1

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_59_1:0 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_59_1:1 %icmp_ln55 = icmp_eq  i12 %indvar_flatten_load, i12 2856

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_59_1:2 %add_ln55_1 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_59_1:3 %br_ln55 = br i1 %icmp_ln55, void %for.inc23, void %for.end25

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1923.exit:1 %store_ln55 = store i12 %add_ln55_1, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc23:0 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:5 %icmp_ln56 = icmp_eq  i9 %i_load, i9 357

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc23:6 %select_ln55 = select i1 %icmp_ln56, i9 0, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1923.exit:0 %add_ln56 = add i9 %select_ln55, i9 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1923.exit:3 %store_ln56 = store i9 %add_ln56, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="49" st_id="4" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="50" st_id="5" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="51" st_id="6" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="52" st_id="7" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="53" st_id="8" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="54" st_id="9" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="55" st_id="10" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="56" st_id="11" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="57" st_id="12" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="58" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc23:1 %f_load = load i4 %f

]]></Node>
<StgValue><ssdm name="f_load"/></StgValue>
</operation>

<operation id="59" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc23:2 %add_ln55 = add i4 %f_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="60" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc23:7 %select_ln55_1 = select i1 %icmp_ln56, i4 %add_ln55, i4 %f_load

]]></Node>
<StgValue><ssdm name="select_ln55_1"/></StgValue>
</operation>

<operation id="61" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="4">
<![CDATA[
for.inc23:8 %trunc_ln55 = trunc i4 %select_ln55_1

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc23:9 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln55_1, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="9">
<![CDATA[
for.inc23:11 %zext_ln56 = zext i9 %select_ln55

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc23:12 %mul_ln56 = mul i19 %zext_ln56, i19 820

]]></Node>
<StgValue><ssdm name="mul_ln56"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc23:13 %tmp_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul_ln56, i32 12, i32 18

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="1" op_3_bw="2">
<![CDATA[
for.inc23:28 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i1.i2, i9 %select_ln55, i1 0, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
for.inc23:29 %zext_ln58 = zext i12 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:30 %input_0_addr = getelementptr i11 %input_0, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:31 %input_1_addr = getelementptr i11 %input_1, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:32 %input_0_load = load i12 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:33 %input_1_load = load i12 %input_1_addr

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="1" op_3_bw="2">
<![CDATA[
for.inc23:35 %tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i1.i2, i9 %select_ln55, i1 1, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="12">
<![CDATA[
for.inc23:36 %zext_ln61 = zext i12 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:37 %input_0_addr_1 = getelementptr i11 %input_0, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="input_0_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:38 %input_1_addr_1 = getelementptr i11 %input_1, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="input_1_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:39 %input_0_load_1 = load i12 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:40 %input_1_load_1 = load i12 %input_1_addr_1

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc23:44 %br_ln64 = br i1 %trunc_ln55, void %arrayidx1923.case.0, void %arrayidx1923.case.1

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_0.exit:0 %br_ln64 = br void %arrayidx1923.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_1.exit:0 %br_ln64 = br void %arrayidx1923.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1923.exit:2 %store_ln55 = store i4 %select_ln55_1, i4 %f

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923.exit:4 %br_ln56 = br void %VITIS_LOOP_59_1

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="84" st_id="14" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc23:26 %urem_ln56 = urem i9 %select_ln55, i9 5

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3">
<![CDATA[
for.inc23:27 %trunc_ln56 = trunc i3 %urem_ln56

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:32 %input_0_load = load i12 %input_0_addr

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:33 %input_1_load = load i12 %input_1_addr

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc23:34 %maxval = select i1 %trunc_ln55, i11 %input_1_load, i11 %input_0_load

]]></Node>
<StgValue><ssdm name="maxval"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:39 %input_0_load_1 = load i12 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="12">
<![CDATA[
for.inc23:40 %input_1_load_1 = load i12 %input_1_addr_1

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc23:41 %v = select i1 %trunc_ln55, i11 %input_1_load_1, i11 %input_0_load_1

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc23:42 %icmp_ln62 = icmp_ugt  i11 %v, i11 %maxval

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc23:43 %maxval_2 = select i1 %icmp_ln62, i11 %v, i11 %maxval

]]></Node>
<StgValue><ssdm name="maxval_2"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
arrayidx1923.case.0:0 %switch_ln64 = switch i3 %trunc_ln56, void %arrayidx1923_0.case.4, i3 0, void %arrayidx1923_0.case.0, i3 1, void %arrayidx1923_0.case.1, i3 2, void %arrayidx1923_0.case.2, i3 3, void %arrayidx1923_0.case.3

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
arrayidx1923.case.1:0 %switch_ln64 = switch i3 %trunc_ln56, void %arrayidx1923_1.case.4, i3 0, void %arrayidx1923_1.case.0, i3 1, void %arrayidx1923_1.case.1, i3 2, void %arrayidx1923_1.case.2, i3 3, void %arrayidx1923_1.case.3

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
for.end25:0 %ret_ln67 = ret

]]></Node>
<StgValue><ssdm name="ret_ln67"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="96" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc23:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @POOL_F_POOL_X_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc23:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2856, i64 2856, i64 2856

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc23:10 %specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln57"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc23:14 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %tmp_cast, i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="9">
<![CDATA[
for.inc23:15 %zext_ln64 = zext i9 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:16 %output_0_0_addr = getelementptr i11 %output_0_0, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_0_0_addr"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:17 %output_0_1_addr = getelementptr i11 %output_0_1, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_0_1_addr"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:18 %output_0_2_addr = getelementptr i11 %output_0_2, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_0_2_addr"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:19 %output_0_3_addr = getelementptr i11 %output_0_3, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_0_3_addr"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:20 %output_0_4_addr = getelementptr i11 %output_0_4, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_0_4_addr"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:21 %output_1_0_addr = getelementptr i11 %output_1_0, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_1_0_addr"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:22 %output_1_1_addr = getelementptr i11 %output_1_1, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_1_1_addr"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:23 %output_1_2_addr = getelementptr i11 %output_1_2, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_1_2_addr"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:24 %output_1_3_addr = getelementptr i11 %output_1_3, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_1_3_addr"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc23:25 %output_1_4_addr = getelementptr i11 %output_1_4, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="output_1_4_addr"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_0.case.3:0 %store_ln64 = store i11 %maxval_2, i9 %output_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_0.case.3:1 %br_ln64 = br void %arrayidx1923_0.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_0.case.2:0 %store_ln64 = store i11 %maxval_2, i9 %output_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_0.case.2:1 %br_ln64 = br void %arrayidx1923_0.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_0.case.1:0 %store_ln64 = store i11 %maxval_2, i9 %output_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_0.case.1:1 %br_ln64 = br void %arrayidx1923_0.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_0.case.0:0 %store_ln64 = store i11 %maxval_2, i9 %output_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_0.case.0:1 %br_ln64 = br void %arrayidx1923_0.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="!0"/>
<literal name="trunc_ln56" val="!1"/>
<literal name="trunc_ln56" val="!2"/>
<literal name="trunc_ln56" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_0.case.4:0 %store_ln64 = store i11 %maxval_2, i9 %output_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="0"/>
<literal name="trunc_ln56" val="!0"/>
<literal name="trunc_ln56" val="!1"/>
<literal name="trunc_ln56" val="!2"/>
<literal name="trunc_ln56" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_0.case.4:1 %br_ln64 = br void %arrayidx1923_0.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_1.case.3:0 %store_ln64 = store i11 %maxval_2, i9 %output_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_1.case.3:1 %br_ln64 = br void %arrayidx1923_1.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_1.case.2:0 %store_ln64 = store i11 %maxval_2, i9 %output_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_1.case.2:1 %br_ln64 = br void %arrayidx1923_1.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_1.case.1:0 %store_ln64 = store i11 %maxval_2, i9 %output_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_1.case.1:1 %br_ln64 = br void %arrayidx1923_1.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_1.case.0:0 %store_ln64 = store i11 %maxval_2, i9 %output_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_1.case.0:1 %br_ln64 = br void %arrayidx1923_1.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="!0"/>
<literal name="trunc_ln56" val="!1"/>
<literal name="trunc_ln56" val="!2"/>
<literal name="trunc_ln56" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="11" op_1_bw="9">
<![CDATA[
arrayidx1923_1.case.4:0 %store_ln64 = store i11 %maxval_2, i9 %output_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln55" val="1"/>
<literal name="trunc_ln56" val="!0"/>
<literal name="trunc_ln56" val="!1"/>
<literal name="trunc_ln56" val="!2"/>
<literal name="trunc_ln56" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1923_1.case.4:1 %br_ln64 = br void %arrayidx1923_1.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="180" name="input_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="input_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="input_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="output_0_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="output_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="183" name="output_0_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="output_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="184" name="output_0_2" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="output_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="185" name="output_0_3" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="output_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="186" name="output_0_4" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="output_0_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="187" name="output_1_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="output_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="188" name="output_1_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="output_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="189" name="output_1_2" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="output_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="190" name="output_1_3" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="output_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="191" name="output_1_4" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="output_1_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="193" from="StgValue_192" to="i" fromId="192" toId="18">
</dataflow>
<dataflow id="194" from="StgValue_192" to="f" fromId="192" toId="19">
</dataflow>
<dataflow id="195" from="StgValue_192" to="indvar_flatten" fromId="192" toId="20">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="196" toId="21">
</dataflow>
<dataflow id="198" from="output_0_0" to="specmemcore_ln0" fromId="182" toId="21">
</dataflow>
<dataflow id="200" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="21">
</dataflow>
<dataflow id="202" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="21">
</dataflow>
<dataflow id="204" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="21">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="196" toId="22">
</dataflow>
<dataflow id="206" from="output_0_1" to="specmemcore_ln0" fromId="183" toId="22">
</dataflow>
<dataflow id="207" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="22">
</dataflow>
<dataflow id="208" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="22">
</dataflow>
<dataflow id="209" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="22">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="196" toId="23">
</dataflow>
<dataflow id="211" from="output_0_2" to="specmemcore_ln0" fromId="184" toId="23">
</dataflow>
<dataflow id="212" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="23">
</dataflow>
<dataflow id="213" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="23">
</dataflow>
<dataflow id="214" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="23">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="196" toId="24">
</dataflow>
<dataflow id="216" from="output_0_3" to="specmemcore_ln0" fromId="185" toId="24">
</dataflow>
<dataflow id="217" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="24">
</dataflow>
<dataflow id="218" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="24">
</dataflow>
<dataflow id="219" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="24">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="196" toId="25">
</dataflow>
<dataflow id="221" from="output_0_4" to="specmemcore_ln0" fromId="186" toId="25">
</dataflow>
<dataflow id="222" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="25">
</dataflow>
<dataflow id="223" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="25">
</dataflow>
<dataflow id="224" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="25">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="196" toId="26">
</dataflow>
<dataflow id="226" from="output_1_0" to="specmemcore_ln0" fromId="187" toId="26">
</dataflow>
<dataflow id="227" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="26">
</dataflow>
<dataflow id="228" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="26">
</dataflow>
<dataflow id="229" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="26">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="196" toId="27">
</dataflow>
<dataflow id="231" from="output_1_1" to="specmemcore_ln0" fromId="188" toId="27">
</dataflow>
<dataflow id="232" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="27">
</dataflow>
<dataflow id="233" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="27">
</dataflow>
<dataflow id="234" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="27">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="196" toId="28">
</dataflow>
<dataflow id="236" from="output_1_2" to="specmemcore_ln0" fromId="189" toId="28">
</dataflow>
<dataflow id="237" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="28">
</dataflow>
<dataflow id="238" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="28">
</dataflow>
<dataflow id="239" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="28">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="196" toId="29">
</dataflow>
<dataflow id="241" from="output_1_3" to="specmemcore_ln0" fromId="190" toId="29">
</dataflow>
<dataflow id="242" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="29">
</dataflow>
<dataflow id="243" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="29">
</dataflow>
<dataflow id="244" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="29">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="196" toId="30">
</dataflow>
<dataflow id="246" from="output_1_4" to="specmemcore_ln0" fromId="191" toId="30">
</dataflow>
<dataflow id="247" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="30">
</dataflow>
<dataflow id="248" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="30">
</dataflow>
<dataflow id="249" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="30">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="196" toId="31">
</dataflow>
<dataflow id="251" from="input_0" to="specmemcore_ln0" fromId="180" toId="31">
</dataflow>
<dataflow id="252" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="31">
</dataflow>
<dataflow id="253" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="31">
</dataflow>
<dataflow id="254" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="31">
</dataflow>
<dataflow id="255" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="196" toId="32">
</dataflow>
<dataflow id="256" from="input_1" to="specmemcore_ln0" fromId="181" toId="32">
</dataflow>
<dataflow id="257" from="StgValue_199" to="specmemcore_ln0" fromId="199" toId="32">
</dataflow>
<dataflow id="258" from="StgValue_201" to="specmemcore_ln0" fromId="201" toId="32">
</dataflow>
<dataflow id="259" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="32">
</dataflow>
<dataflow id="261" from="StgValue_260" to="store_ln0" fromId="260" toId="33">
</dataflow>
<dataflow id="262" from="indvar_flatten" to="store_ln0" fromId="20" toId="33">
</dataflow>
<dataflow id="264" from="StgValue_263" to="store_ln55" fromId="263" toId="34">
</dataflow>
<dataflow id="265" from="f" to="store_ln55" fromId="19" toId="34">
</dataflow>
<dataflow id="267" from="StgValue_266" to="store_ln56" fromId="266" toId="35">
</dataflow>
<dataflow id="268" from="i" to="store_ln56" fromId="18" toId="35">
</dataflow>
<dataflow id="269" from="indvar_flatten" to="indvar_flatten_load" fromId="20" toId="37">
</dataflow>
<dataflow id="270" from="indvar_flatten_load" to="icmp_ln55" fromId="37" toId="38">
</dataflow>
<dataflow id="272" from="StgValue_271" to="icmp_ln55" fromId="271" toId="38">
</dataflow>
<dataflow id="273" from="indvar_flatten_load" to="add_ln55_1" fromId="37" toId="39">
</dataflow>
<dataflow id="275" from="StgValue_274" to="add_ln55_1" fromId="274" toId="39">
</dataflow>
<dataflow id="276" from="icmp_ln55" to="br_ln55" fromId="38" toId="40">
</dataflow>
<dataflow id="277" from="add_ln55_1" to="store_ln55" fromId="39" toId="41">
</dataflow>
<dataflow id="278" from="indvar_flatten" to="store_ln55" fromId="20" toId="41">
</dataflow>
<dataflow id="279" from="i" to="i_load" fromId="18" toId="42">
</dataflow>
<dataflow id="280" from="i_load" to="icmp_ln56" fromId="42" toId="43">
</dataflow>
<dataflow id="282" from="StgValue_281" to="icmp_ln56" fromId="281" toId="43">
</dataflow>
<dataflow id="283" from="icmp_ln56" to="select_ln55" fromId="43" toId="44">
</dataflow>
<dataflow id="284" from="StgValue_266" to="select_ln55" fromId="266" toId="44">
</dataflow>
<dataflow id="285" from="i_load" to="select_ln55" fromId="42" toId="44">
</dataflow>
<dataflow id="286" from="select_ln55" to="urem_ln56" fromId="44" toId="45">
</dataflow>
<dataflow id="288" from="StgValue_287" to="urem_ln56" fromId="287" toId="45">
</dataflow>
<dataflow id="289" from="select_ln55" to="add_ln56" fromId="44" toId="46">
</dataflow>
<dataflow id="291" from="StgValue_290" to="add_ln56" fromId="290" toId="46">
</dataflow>
<dataflow id="292" from="add_ln56" to="store_ln56" fromId="46" toId="47">
</dataflow>
<dataflow id="293" from="i" to="store_ln56" fromId="18" toId="47">
</dataflow>
<dataflow id="294" from="select_ln55" to="urem_ln56" fromId="44" toId="48">
</dataflow>
<dataflow id="295" from="StgValue_287" to="urem_ln56" fromId="287" toId="48">
</dataflow>
<dataflow id="296" from="select_ln55" to="urem_ln56" fromId="44" toId="49">
</dataflow>
<dataflow id="297" from="StgValue_287" to="urem_ln56" fromId="287" toId="49">
</dataflow>
<dataflow id="298" from="select_ln55" to="urem_ln56" fromId="44" toId="50">
</dataflow>
<dataflow id="299" from="StgValue_287" to="urem_ln56" fromId="287" toId="50">
</dataflow>
<dataflow id="300" from="select_ln55" to="urem_ln56" fromId="44" toId="51">
</dataflow>
<dataflow id="301" from="StgValue_287" to="urem_ln56" fromId="287" toId="51">
</dataflow>
<dataflow id="302" from="select_ln55" to="urem_ln56" fromId="44" toId="52">
</dataflow>
<dataflow id="303" from="StgValue_287" to="urem_ln56" fromId="287" toId="52">
</dataflow>
<dataflow id="304" from="select_ln55" to="urem_ln56" fromId="44" toId="53">
</dataflow>
<dataflow id="305" from="StgValue_287" to="urem_ln56" fromId="287" toId="53">
</dataflow>
<dataflow id="306" from="select_ln55" to="urem_ln56" fromId="44" toId="54">
</dataflow>
<dataflow id="307" from="StgValue_287" to="urem_ln56" fromId="287" toId="54">
</dataflow>
<dataflow id="308" from="select_ln55" to="urem_ln56" fromId="44" toId="55">
</dataflow>
<dataflow id="309" from="StgValue_287" to="urem_ln56" fromId="287" toId="55">
</dataflow>
<dataflow id="310" from="select_ln55" to="urem_ln56" fromId="44" toId="56">
</dataflow>
<dataflow id="311" from="StgValue_287" to="urem_ln56" fromId="287" toId="56">
</dataflow>
<dataflow id="312" from="select_ln55" to="urem_ln56" fromId="44" toId="57">
</dataflow>
<dataflow id="313" from="StgValue_287" to="urem_ln56" fromId="287" toId="57">
</dataflow>
<dataflow id="314" from="f" to="f_load" fromId="19" toId="58">
</dataflow>
<dataflow id="315" from="f_load" to="add_ln55" fromId="58" toId="59">
</dataflow>
<dataflow id="317" from="StgValue_316" to="add_ln55" fromId="316" toId="59">
</dataflow>
<dataflow id="318" from="icmp_ln56" to="select_ln55_1" fromId="43" toId="60">
</dataflow>
<dataflow id="319" from="add_ln55" to="select_ln55_1" fromId="59" toId="60">
</dataflow>
<dataflow id="320" from="f_load" to="select_ln55_1" fromId="58" toId="60">
</dataflow>
<dataflow id="321" from="select_ln55_1" to="trunc_ln55" fromId="60" toId="61">
</dataflow>
<dataflow id="323" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="lshr_ln" fromId="322" toId="62">
</dataflow>
<dataflow id="324" from="select_ln55_1" to="lshr_ln" fromId="60" toId="62">
</dataflow>
<dataflow id="325" from="StgValue_192" to="lshr_ln" fromId="192" toId="62">
</dataflow>
<dataflow id="327" from="StgValue_326" to="lshr_ln" fromId="326" toId="62">
</dataflow>
<dataflow id="328" from="select_ln55" to="zext_ln56" fromId="44" toId="63">
</dataflow>
<dataflow id="329" from="zext_ln56" to="mul_ln56" fromId="63" toId="64">
</dataflow>
<dataflow id="331" from="StgValue_330" to="mul_ln56" fromId="330" toId="64">
</dataflow>
<dataflow id="333" from="_ssdm_op_PartSelect.i7.i19.i32.i32" to="tmp_cast" fromId="332" toId="65">
</dataflow>
<dataflow id="334" from="mul_ln56" to="tmp_cast" fromId="64" toId="65">
</dataflow>
<dataflow id="336" from="StgValue_335" to="tmp_cast" fromId="335" toId="65">
</dataflow>
<dataflow id="338" from="StgValue_337" to="tmp_cast" fromId="337" toId="65">
</dataflow>
<dataflow id="339" from="select_ln55" to="urem_ln56" fromId="44" toId="66">
</dataflow>
<dataflow id="340" from="StgValue_287" to="urem_ln56" fromId="287" toId="66">
</dataflow>
<dataflow id="342" from="_ssdm_op_BitConcatenate.i12.i9.i1.i2" to="tmp_2" fromId="341" toId="67">
</dataflow>
<dataflow id="343" from="select_ln55" to="tmp_2" fromId="44" toId="67">
</dataflow>
<dataflow id="345" from="StgValue_344" to="tmp_2" fromId="344" toId="67">
</dataflow>
<dataflow id="346" from="lshr_ln" to="tmp_2" fromId="62" toId="67">
</dataflow>
<dataflow id="347" from="tmp_2" to="zext_ln58" fromId="67" toId="68">
</dataflow>
<dataflow id="348" from="input_0" to="input_0_addr" fromId="180" toId="69">
</dataflow>
<dataflow id="350" from="StgValue_349" to="input_0_addr" fromId="349" toId="69">
</dataflow>
<dataflow id="351" from="zext_ln58" to="input_0_addr" fromId="68" toId="69">
</dataflow>
<dataflow id="352" from="input_1" to="input_1_addr" fromId="181" toId="70">
</dataflow>
<dataflow id="353" from="StgValue_349" to="input_1_addr" fromId="349" toId="70">
</dataflow>
<dataflow id="354" from="zext_ln58" to="input_1_addr" fromId="68" toId="70">
</dataflow>
<dataflow id="355" from="input_0_addr" to="input_0_load" fromId="69" toId="71">
</dataflow>
<dataflow id="356" from="input_1_addr" to="input_1_load" fromId="70" toId="72">
</dataflow>
<dataflow id="357" from="_ssdm_op_BitConcatenate.i12.i9.i1.i2" to="tmp_3" fromId="341" toId="73">
</dataflow>
<dataflow id="358" from="select_ln55" to="tmp_3" fromId="44" toId="73">
</dataflow>
<dataflow id="360" from="StgValue_359" to="tmp_3" fromId="359" toId="73">
</dataflow>
<dataflow id="361" from="lshr_ln" to="tmp_3" fromId="62" toId="73">
</dataflow>
<dataflow id="362" from="tmp_3" to="zext_ln61" fromId="73" toId="74">
</dataflow>
<dataflow id="363" from="input_0" to="input_0_addr_1" fromId="180" toId="75">
</dataflow>
<dataflow id="364" from="StgValue_349" to="input_0_addr_1" fromId="349" toId="75">
</dataflow>
<dataflow id="365" from="zext_ln61" to="input_0_addr_1" fromId="74" toId="75">
</dataflow>
<dataflow id="366" from="input_1" to="input_1_addr_1" fromId="181" toId="76">
</dataflow>
<dataflow id="367" from="StgValue_349" to="input_1_addr_1" fromId="349" toId="76">
</dataflow>
<dataflow id="368" from="zext_ln61" to="input_1_addr_1" fromId="74" toId="76">
</dataflow>
<dataflow id="369" from="input_0_addr_1" to="input_0_load_1" fromId="75" toId="77">
</dataflow>
<dataflow id="370" from="input_1_addr_1" to="input_1_load_1" fromId="76" toId="78">
</dataflow>
<dataflow id="371" from="trunc_ln55" to="br_ln64" fromId="61" toId="79">
</dataflow>
<dataflow id="372" from="select_ln55_1" to="store_ln55" fromId="60" toId="82">
</dataflow>
<dataflow id="373" from="f" to="store_ln55" fromId="19" toId="82">
</dataflow>
<dataflow id="374" from="select_ln55" to="urem_ln56" fromId="44" toId="84">
</dataflow>
<dataflow id="375" from="StgValue_287" to="urem_ln56" fromId="287" toId="84">
</dataflow>
<dataflow id="376" from="urem_ln56" to="trunc_ln56" fromId="84" toId="85">
</dataflow>
<dataflow id="377" from="input_0_addr" to="input_0_load" fromId="69" toId="86">
</dataflow>
<dataflow id="378" from="input_1_addr" to="input_1_load" fromId="70" toId="87">
</dataflow>
<dataflow id="379" from="trunc_ln55" to="maxval" fromId="61" toId="88">
</dataflow>
<dataflow id="380" from="input_1_load" to="maxval" fromId="87" toId="88">
</dataflow>
<dataflow id="381" from="input_0_load" to="maxval" fromId="86" toId="88">
</dataflow>
<dataflow id="382" from="input_0_addr_1" to="input_0_load_1" fromId="75" toId="89">
</dataflow>
<dataflow id="383" from="input_1_addr_1" to="input_1_load_1" fromId="76" toId="90">
</dataflow>
<dataflow id="384" from="trunc_ln55" to="v" fromId="61" toId="91">
</dataflow>
<dataflow id="385" from="input_1_load_1" to="v" fromId="90" toId="91">
</dataflow>
<dataflow id="386" from="input_0_load_1" to="v" fromId="89" toId="91">
</dataflow>
<dataflow id="387" from="v" to="icmp_ln62" fromId="91" toId="92">
</dataflow>
<dataflow id="388" from="maxval" to="icmp_ln62" fromId="88" toId="92">
</dataflow>
<dataflow id="389" from="icmp_ln62" to="maxval_2" fromId="92" toId="93">
</dataflow>
<dataflow id="390" from="v" to="maxval_2" fromId="91" toId="93">
</dataflow>
<dataflow id="391" from="maxval" to="maxval_2" fromId="88" toId="93">
</dataflow>
<dataflow id="392" from="trunc_ln56" to="switch_ln64" fromId="85" toId="94">
</dataflow>
<dataflow id="394" from="StgValue_393" to="switch_ln64" fromId="393" toId="94">
</dataflow>
<dataflow id="396" from="StgValue_395" to="switch_ln64" fromId="395" toId="94">
</dataflow>
<dataflow id="398" from="StgValue_397" to="switch_ln64" fromId="397" toId="94">
</dataflow>
<dataflow id="400" from="StgValue_399" to="switch_ln64" fromId="399" toId="94">
</dataflow>
<dataflow id="401" from="trunc_ln56" to="switch_ln64" fromId="85" toId="95">
</dataflow>
<dataflow id="402" from="StgValue_393" to="switch_ln64" fromId="393" toId="95">
</dataflow>
<dataflow id="403" from="StgValue_395" to="switch_ln64" fromId="395" toId="95">
</dataflow>
<dataflow id="404" from="StgValue_397" to="switch_ln64" fromId="397" toId="95">
</dataflow>
<dataflow id="405" from="StgValue_399" to="switch_ln64" fromId="399" toId="95">
</dataflow>
<dataflow id="407" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="406" toId="96">
</dataflow>
<dataflow id="409" from="POOL_F_POOL_X_str" to="specloopname_ln0" fromId="408" toId="96">
</dataflow>
<dataflow id="411" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="410" toId="97">
</dataflow>
<dataflow id="413" from="StgValue_412" to="speclooptripcount_ln0" fromId="412" toId="97">
</dataflow>
<dataflow id="414" from="StgValue_412" to="speclooptripcount_ln0" fromId="412" toId="97">
</dataflow>
<dataflow id="415" from="StgValue_412" to="speclooptripcount_ln0" fromId="412" toId="97">
</dataflow>
<dataflow id="417" from="_ssdm_op_SpecPipeline" to="specpipeline_ln57" fromId="416" toId="98">
</dataflow>
<dataflow id="418" from="StgValue_192" to="specpipeline_ln57" fromId="192" toId="98">
</dataflow>
<dataflow id="420" from="StgValue_419" to="specpipeline_ln57" fromId="419" toId="98">
</dataflow>
<dataflow id="421" from="StgValue_419" to="specpipeline_ln57" fromId="419" toId="98">
</dataflow>
<dataflow id="422" from="StgValue_419" to="specpipeline_ln57" fromId="419" toId="98">
</dataflow>
<dataflow id="424" from="empty_5" to="specpipeline_ln57" fromId="423" toId="98">
</dataflow>
<dataflow id="426" from="_ssdm_op_BitConcatenate.i9.i7.i2" to="tmp_1" fromId="425" toId="99">
</dataflow>
<dataflow id="427" from="tmp_cast" to="tmp_1" fromId="65" toId="99">
</dataflow>
<dataflow id="428" from="lshr_ln" to="tmp_1" fromId="62" toId="99">
</dataflow>
<dataflow id="429" from="tmp_1" to="zext_ln64" fromId="99" toId="100">
</dataflow>
<dataflow id="430" from="output_0_0" to="output_0_0_addr" fromId="182" toId="101">
</dataflow>
<dataflow id="431" from="StgValue_349" to="output_0_0_addr" fromId="349" toId="101">
</dataflow>
<dataflow id="432" from="zext_ln64" to="output_0_0_addr" fromId="100" toId="101">
</dataflow>
<dataflow id="433" from="output_0_1" to="output_0_1_addr" fromId="183" toId="102">
</dataflow>
<dataflow id="434" from="StgValue_349" to="output_0_1_addr" fromId="349" toId="102">
</dataflow>
<dataflow id="435" from="zext_ln64" to="output_0_1_addr" fromId="100" toId="102">
</dataflow>
<dataflow id="436" from="output_0_2" to="output_0_2_addr" fromId="184" toId="103">
</dataflow>
<dataflow id="437" from="StgValue_349" to="output_0_2_addr" fromId="349" toId="103">
</dataflow>
<dataflow id="438" from="zext_ln64" to="output_0_2_addr" fromId="100" toId="103">
</dataflow>
<dataflow id="439" from="output_0_3" to="output_0_3_addr" fromId="185" toId="104">
</dataflow>
<dataflow id="440" from="StgValue_349" to="output_0_3_addr" fromId="349" toId="104">
</dataflow>
<dataflow id="441" from="zext_ln64" to="output_0_3_addr" fromId="100" toId="104">
</dataflow>
<dataflow id="442" from="output_0_4" to="output_0_4_addr" fromId="186" toId="105">
</dataflow>
<dataflow id="443" from="StgValue_349" to="output_0_4_addr" fromId="349" toId="105">
</dataflow>
<dataflow id="444" from="zext_ln64" to="output_0_4_addr" fromId="100" toId="105">
</dataflow>
<dataflow id="445" from="output_1_0" to="output_1_0_addr" fromId="187" toId="106">
</dataflow>
<dataflow id="446" from="StgValue_349" to="output_1_0_addr" fromId="349" toId="106">
</dataflow>
<dataflow id="447" from="zext_ln64" to="output_1_0_addr" fromId="100" toId="106">
</dataflow>
<dataflow id="448" from="output_1_1" to="output_1_1_addr" fromId="188" toId="107">
</dataflow>
<dataflow id="449" from="StgValue_349" to="output_1_1_addr" fromId="349" toId="107">
</dataflow>
<dataflow id="450" from="zext_ln64" to="output_1_1_addr" fromId="100" toId="107">
</dataflow>
<dataflow id="451" from="output_1_2" to="output_1_2_addr" fromId="189" toId="108">
</dataflow>
<dataflow id="452" from="StgValue_349" to="output_1_2_addr" fromId="349" toId="108">
</dataflow>
<dataflow id="453" from="zext_ln64" to="output_1_2_addr" fromId="100" toId="108">
</dataflow>
<dataflow id="454" from="output_1_3" to="output_1_3_addr" fromId="190" toId="109">
</dataflow>
<dataflow id="455" from="StgValue_349" to="output_1_3_addr" fromId="349" toId="109">
</dataflow>
<dataflow id="456" from="zext_ln64" to="output_1_3_addr" fromId="100" toId="109">
</dataflow>
<dataflow id="457" from="output_1_4" to="output_1_4_addr" fromId="191" toId="110">
</dataflow>
<dataflow id="458" from="StgValue_349" to="output_1_4_addr" fromId="349" toId="110">
</dataflow>
<dataflow id="459" from="zext_ln64" to="output_1_4_addr" fromId="100" toId="110">
</dataflow>
<dataflow id="460" from="maxval_2" to="store_ln64" fromId="93" toId="111">
</dataflow>
<dataflow id="461" from="output_0_3_addr" to="store_ln64" fromId="104" toId="111">
</dataflow>
<dataflow id="462" from="maxval_2" to="store_ln64" fromId="93" toId="113">
</dataflow>
<dataflow id="463" from="output_0_2_addr" to="store_ln64" fromId="103" toId="113">
</dataflow>
<dataflow id="464" from="maxval_2" to="store_ln64" fromId="93" toId="115">
</dataflow>
<dataflow id="465" from="output_0_1_addr" to="store_ln64" fromId="102" toId="115">
</dataflow>
<dataflow id="466" from="maxval_2" to="store_ln64" fromId="93" toId="117">
</dataflow>
<dataflow id="467" from="output_0_0_addr" to="store_ln64" fromId="101" toId="117">
</dataflow>
<dataflow id="468" from="maxval_2" to="store_ln64" fromId="93" toId="119">
</dataflow>
<dataflow id="469" from="output_0_4_addr" to="store_ln64" fromId="105" toId="119">
</dataflow>
<dataflow id="470" from="maxval_2" to="store_ln64" fromId="93" toId="121">
</dataflow>
<dataflow id="471" from="output_1_3_addr" to="store_ln64" fromId="109" toId="121">
</dataflow>
<dataflow id="472" from="maxval_2" to="store_ln64" fromId="93" toId="123">
</dataflow>
<dataflow id="473" from="output_1_2_addr" to="store_ln64" fromId="108" toId="123">
</dataflow>
<dataflow id="474" from="maxval_2" to="store_ln64" fromId="93" toId="125">
</dataflow>
<dataflow id="475" from="output_1_1_addr" to="store_ln64" fromId="107" toId="125">
</dataflow>
<dataflow id="476" from="maxval_2" to="store_ln64" fromId="93" toId="127">
</dataflow>
<dataflow id="477" from="output_1_0_addr" to="store_ln64" fromId="106" toId="127">
</dataflow>
<dataflow id="478" from="maxval_2" to="store_ln64" fromId="93" toId="129">
</dataflow>
<dataflow id="479" from="output_1_4_addr" to="store_ln64" fromId="110" toId="129">
</dataflow>
<dataflow id="480" from="icmp_ln55" to="StgValue_2" fromId="38" toId="2">
</dataflow>
<dataflow id="481" from="icmp_ln56" to="StgValue_14" fromId="43" toId="14">
</dataflow>
<dataflow id="482" from="trunc_ln55" to="StgValue_14" fromId="61" toId="14">
</dataflow>
<dataflow id="483" from="trunc_ln55" to="StgValue_15" fromId="61" toId="15">
</dataflow>
<dataflow id="484" from="trunc_ln55" to="StgValue_16" fromId="61" toId="16">
</dataflow>
<dataflow id="485" from="trunc_ln56" to="StgValue_16" fromId="85" toId="16">
</dataflow>
<dataflow id="486" from="icmp_ln55" to="StgValue_15" fromId="38" toId="15">
</dataflow>
</dataflows>


</stg>
