$date
	Sat Oct 21 12:18:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_test $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # sel $end
$var wire 1 $ y $end
$scope module dut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # sel $end
$var wire 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1000
1"
#2000
1$
0"
1!
#3000
1"
#4000
0$
0"
0!
1#
#5000
1$
1"
#6000
0$
0"
1!
#7000
1$
1"
#8001
