#define HDMIRX_P0_PKT_DEP_2_BASE 0x170D00
//Page P0_HDMIRX_PKT_DEP_2
#define REG_0000_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x00)//0x170d_00h
    #define REG_0000_P0_HDMIRX_PKT_DEP_2_REG_VSIF_HDR1_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0000_P0_HDMIRX_PKT_DEP_2_REG_VSIF_HDR2_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0004_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x02)//0x170d_01h
    #define REG_0004_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB00_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0004_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB01_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0008_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x04)//0x170d_02h
    #define REG_0008_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB02_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0008_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB03_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_000C_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x06)//0x170d_03h
    #define REG_000C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB04_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_000C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB05_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0010_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x08)//0x170d_04h
    #define REG_0010_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB06_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0010_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB07_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0014_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x0a)//0x170d_05h
    #define REG_0014_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB08_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0014_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB09_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0018_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x0c)//0x170d_06h
    #define REG_0018_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB10_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0018_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB11_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_001C_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x0e)//0x170d_07h
    #define REG_001C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB12_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_001C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB13_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0020_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x10)//0x170d_08h
    #define REG_0020_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB14_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0020_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB15_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0024_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x12)//0x170d_09h
    #define REG_0024_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB16_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0024_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB17_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0028_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x14)//0x170d_0ah
    #define REG_0028_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB18_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0028_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB19_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_002C_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x16)//0x170d_0bh
    #define REG_002C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB20_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_002C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB21_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0030_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x18)//0x170d_0ch
    #define REG_0030_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB22_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0030_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB23_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0034_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x1a)//0x170d_0dh
    #define REG_0034_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB24_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0034_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB25_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0038_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x1c)//0x170d_0eh
    #define REG_0038_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB26_1ST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0038_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB27_1ST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0040_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x20)//0x170d_10h
    #define REG_0040_P0_HDMIRX_PKT_DEP_2_REG_VSIF_HDR1_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0040_P0_HDMIRX_PKT_DEP_2_REG_VSIF_HDR2_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0044_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x22)//0x170d_11h
    #define REG_0044_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB00_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0044_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB01_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0048_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x24)//0x170d_12h
    #define REG_0048_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB02_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0048_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB03_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_004C_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x26)//0x170d_13h
    #define REG_004C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB04_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_004C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB05_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0050_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x28)//0x170d_14h
    #define REG_0050_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB06_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0050_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB07_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0054_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x2a)//0x170d_15h
    #define REG_0054_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB08_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0054_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB09_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0058_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x2c)//0x170d_16h
    #define REG_0058_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB10_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0058_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB11_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_005C_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x2e)//0x170d_17h
    #define REG_005C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB12_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_005C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB13_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0060_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x30)//0x170d_18h
    #define REG_0060_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB14_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0060_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB15_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0064_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x32)//0x170d_19h
    #define REG_0064_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB16_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0064_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB17_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0068_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x34)//0x170d_1ah
    #define REG_0068_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB18_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0068_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB19_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_006C_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x36)//0x170d_1bh
    #define REG_006C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB20_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_006C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB21_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0070_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x38)//0x170d_1ch
    #define REG_0070_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB22_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0070_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB23_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0074_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x3a)//0x170d_1dh
    #define REG_0074_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB24_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0074_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB25_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0078_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x3c)//0x170d_1eh
    #define REG_0078_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB26_2ND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0078_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB27_2ND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_007C_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x3e)//0x170d_1fh
    #define REG_007C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PKT_TYPE Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_007C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_INT_EN Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0080_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x40)//0x170d_20h
    #define REG_0080_P0_HDMIRX_PKT_DEP_2_REG_VSIF_HDR1_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0080_P0_HDMIRX_PKT_DEP_2_REG_VSIF_HDR2_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0084_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x42)//0x170d_21h
    #define REG_0084_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB00_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0084_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB01_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0088_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x44)//0x170d_22h
    #define REG_0088_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB02_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0088_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB03_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_008C_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x46)//0x170d_23h
    #define REG_008C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB04_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_008C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB05_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0090_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x48)//0x170d_24h
    #define REG_0090_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB06_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0090_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB07_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0094_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x4a)//0x170d_25h
    #define REG_0094_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB08_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0094_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB09_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0098_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x4c)//0x170d_26h
    #define REG_0098_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB10_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0098_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB11_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_009C_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x4e)//0x170d_27h
    #define REG_009C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB12_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_009C_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB13_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00A0_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x50)//0x170d_28h
    #define REG_00A0_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB14_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00A0_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB15_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00A4_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x52)//0x170d_29h
    #define REG_00A4_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB16_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00A4_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB17_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00A8_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x54)//0x170d_2ah
    #define REG_00A8_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB18_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00A8_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB19_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00AC_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x56)//0x170d_2bh
    #define REG_00AC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB20_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00AC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB21_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00B0_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x58)//0x170d_2ch
    #define REG_00B0_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB22_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00B0_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB23_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00B4_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x5a)//0x170d_2dh
    #define REG_00B4_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB24_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00B4_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB25_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00B8_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x5c)//0x170d_2eh
    #define REG_00B8_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB26_3RD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00B8_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB27_3RD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00BC_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x5e)//0x170d_2fh
    #define REG_00BC_P0_HDMIRX_PKT_DEP_2_REG_CLR_DOLBY_EDR Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_00BC_P0_HDMIRX_PKT_DEP_2_REG_SET_DOLBY_EDR Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00BC_P0_HDMIRX_PKT_DEP_2_REG_CLR_DOLBY_EDR11 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00BC_P0_HDMIRX_PKT_DEP_2_REG_SET_DOLBY_EDR11 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00BC_P0_HDMIRX_PKT_DEP_2_REG_EDR_Q_RANGE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00BC_P0_HDMIRX_PKT_DEP_2_REG_NO_VSIF_FCNT Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_00BC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_NUM_INT Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00BC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_CNT Fld(4,0,AC_MSKB0)//[3:0]
#define REG_00C0_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x60)//0x170d_30h
    #define REG_00C0_P0_HDMIRX_PKT_DEP_2_REG_VSIF_HDR1_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C0_P0_HDMIRX_PKT_DEP_2_REG_VSIF_HDR2_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C4_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x62)//0x170d_31h
    #define REG_00C4_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB00_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C4_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB01_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C8_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x64)//0x170d_32h
    #define REG_00C8_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB02_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C8_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB03_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00CC_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x66)//0x170d_33h
    #define REG_00CC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB04_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00CC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB05_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D0_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x68)//0x170d_34h
    #define REG_00D0_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB06_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D0_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB07_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D4_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x6a)//0x170d_35h
    #define REG_00D4_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB08_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D4_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB09_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D8_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x6c)//0x170d_36h
    #define REG_00D8_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB10_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D8_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB11_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00DC_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x6e)//0x170d_37h
    #define REG_00DC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB12_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00DC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB13_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E0_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x70)//0x170d_38h
    #define REG_00E0_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB14_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E0_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB15_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E4_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x72)//0x170d_39h
    #define REG_00E4_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB16_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E4_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB17_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E8_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x74)//0x170d_3ah
    #define REG_00E8_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB18_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E8_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB19_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00EC_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x76)//0x170d_3bh
    #define REG_00EC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB20_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00EC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB21_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00F0_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x78)//0x170d_3ch
    #define REG_00F0_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB22_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00F0_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB23_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00F4_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x7a)//0x170d_3dh
    #define REG_00F4_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB24_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00F4_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB25_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00F8_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x7c)//0x170d_3eh
    #define REG_00F8_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB26_4TH Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00F8_P0_HDMIRX_PKT_DEP_2_REG_VSIF_PB27_4TH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00FC_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x7e)//0x170d_3fh
    #define REG_00FC_P0_HDMIRX_PKT_DEP_2_REG_VDE_END_CLR_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_00FC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_VER2_CLR_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00FC_P0_HDMIRX_PKT_DEP_2_REG_CLR_VSIF_CNT Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00FC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_DIS_PKT Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00FC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_FUL_SHIFT_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00FC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_AWS_SHIFT Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00FC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_CHG_CLR Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00FC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_CHG_DIS Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00FC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_DIS_OTHERS Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00FC_P0_HDMIRX_PKT_DEP_2_REG_VSIF_VERSION Fld(7,0,AC_MSKB0)//[6:0]
#define REG_0100_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x80)//0x170d_40h
    #define REG_0100_P0_HDMIRX_PKT_DEP_2_REG_AM_HDR1 Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0100_P0_HDMIRX_PKT_DEP_2_REG_AM_HDR2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0104_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x82)//0x170d_41h
    #define REG_0104_P0_HDMIRX_PKT_DEP_2_REG_AM_PB00 Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0104_P0_HDMIRX_PKT_DEP_2_REG_AM_PB01 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0108_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x84)//0x170d_42h
    #define REG_0108_P0_HDMIRX_PKT_DEP_2_REG_AM_PB02 Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0108_P0_HDMIRX_PKT_DEP_2_REG_AM_PB03 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_010C_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x86)//0x170d_43h
    #define REG_010C_P0_HDMIRX_PKT_DEP_2_REG_AM_PB04 Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_010C_P0_HDMIRX_PKT_DEP_2_REG_AM_PB05 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0110_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x88)//0x170d_44h
    #define REG_0110_P0_HDMIRX_PKT_DEP_2_REG_AM_PB06 Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0110_P0_HDMIRX_PKT_DEP_2_REG_AM_PB07 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0114_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x8a)//0x170d_45h
    #define REG_0114_P0_HDMIRX_PKT_DEP_2_REG_AM_PB08 Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0114_P0_HDMIRX_PKT_DEP_2_REG_AM_PB09 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0118_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x8c)//0x170d_46h
    #define REG_0118_P0_HDMIRX_PKT_DEP_2_REG_AM_PB10 Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0118_P0_HDMIRX_PKT_DEP_2_REG_AM_PB11 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_011C_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x8e)//0x170d_47h
    #define REG_011C_P0_HDMIRX_PKT_DEP_2_REG_AM_PB12 Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_011C_P0_HDMIRX_PKT_DEP_2_REG_AM_PB13 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0120_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x90)//0x170d_48h
    #define REG_0120_P0_HDMIRX_PKT_DEP_2_REG_AM_PB14 Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0120_P0_HDMIRX_PKT_DEP_2_REG_AM_PB15 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0124_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x92)//0x170d_49h
    #define REG_0124_P0_HDMIRX_PKT_DEP_2_REG_AM_PB16 Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0124_P0_HDMIRX_PKT_DEP_2_REG_AM_PB17 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0128_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x94)//0x170d_4ah
    #define REG_0128_P0_HDMIRX_PKT_DEP_2_REG_AM_PB18 Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_0128_P0_HDMIRX_PKT_DEP_2_REG_AM_PB19 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0138_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0x9c)//0x170d_4eh
    #define REG_0138_P0_HDMIRX_PKT_DEP_2_REG_AUD_3D_PRD Fld(2,14,AC_MSKB1)//[15:14]
    #define REG_0138_P0_HDMIRX_PKT_DEP_2_REG_AUD_32CH_OV Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0138_P0_HDMIRX_PKT_DEP_2_REG_AUD_32CH_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0138_P0_HDMIRX_PKT_DEP_2_REG_ASP_3D_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0138_P0_HDMIRX_PKT_DEP_2_REG_DSD_3D_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0138_P0_HDMIRX_PKT_DEP_2_REG_ASP_MS_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0138_P0_HDMIRX_PKT_DEP_2_REG_DSD_MS_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0138_P0_HDMIRX_PKT_DEP_2_REG_AUD_PKT_BPS Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0138_P0_HDMIRX_PKT_DEP_2_REG_DIS_AM_PKT Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0138_P0_HDMIRX_PKT_DEP_2_REG_AM_PKT_TYPE Fld(6,0,AC_MSKB0)//[5:0]
#define REG_0144_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0xa2)//0x170d_51h
    #define REG_0144_P0_HDMIRX_PKT_DEP_2_REG_VSP_HDR_VERSION_DIFF_OV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0144_P0_HDMIRX_PKT_DEP_2_REG_VSP_HDR_VERSION_DIFF_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0144_P0_HDMIRX_PKT_DEP_2_REG_PKT_LOSE_THD Fld(4,4,AC_MSKB0)//[7:4]
#define REG_017C_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0xbe)//0x170d_5fh
    #define REG_017C_P0_HDMIRX_PKT_DEP_2_REG_HDMIRX21_RX2TX_MTW_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define REG_01C0_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0xe0)//0x170d_70h
    #define REG_01C0_P0_HDMIRX_PKT_DEP_2_REG_VSIF_VID_PB1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C0_P0_HDMIRX_PKT_DEP_2_REG_VSIF_VID_PB2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C4_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0xe2)//0x170d_71h
    #define REG_01C4_P0_HDMIRX_PKT_DEP_2_REG_VSIF_VID_PB3 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C4_P0_HDMIRX_PKT_DEP_2_REG_DIS_ALLM_VSIF_VID Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_01C4_P0_HDMIRX_PKT_DEP_2_REG_SET_ALLM_MODE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_01C4_P0_HDMIRX_PKT_DEP_2_REG_CLR_ALLM_MODE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_01C4_P0_HDMIRX_PKT_DEP_2_REG_DIS_ALLM_TIMEOUT_CLR Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_01C4_P0_HDMIRX_PKT_DEP_2_REG_AUD_MASK_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01C4_P0_HDMIRX_PKT_DEP_2_REG_AUD_MASK_OVE Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01C4_P0_HDMIRX_PKT_DEP_2_REG_AUD_MASK_EVENT_CLR Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_01C4_P0_HDMIRX_PKT_DEP_2_REG_AUD_MASK_EVENT Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01C8_P0_HDMIRX_PKT_DEP_2 (HDMIRX_P0_PKT_DEP_2_BASE +0xe4)//0x170d_72h
    #define REG_01C8_P0_HDMIRX_PKT_DEP_2_REG_VMUTE_CONDI Fld(16,0,AC_FULLW10)//[15:0]

