ram_start = 0x20000000
ram_size = 0x800
rom_start = 0x0
rom_size = 0x4000


LIBS = 4, 1, 3


EXTENSIONS = EC


INT0_NAME = RESET
INT1_NAME =
INT2_NAME = NMI
INT3_NAME = HARD_FAULT
INT4_NAME =
INT5_NAME =
INT6_NAME =
INT7_NAME =
INT8_NAME =
INT9_NAME =
INT10_NAME =
INT11_NAME =
INT12_NAME = SYS_TICK
INT13_NAME =
INT14_NAME = SW
INT15_NAME =
INT16_NAME = WWDG
INT17_NAME = PVD
INT18_NAME = FLASH
INT19_NAME = RCC
INT20_NAME = EXTI7_0
INT21_NAME = AWU
INT22_NAME = DMA1_CH1
INT23_NAME = DMA1_CH2
INT24_NAME = DMA1_CH3
INT25_NAME = DMA1_CH4
INT26_NAME = DMA1_CH5
INT27_NAME = DMA1_CH6
INT28_NAME = DMA1_CH7
INT29_NAME = ADC1
INT30_NAME = I2C1_EV
INT31_NAME = I2C1_ER
INT32_NAME = USART1
INT33_NAME = SPI1
INT34_NAME = TIM1_BRK
INT35_NAME = TIM1_UP
INT36_NAME = TIM1_TRG_COM
INT37_NAME = TIM1_CC
INT38_NAME = TIM2,TIM2_UP,TIM2_UPDOVF,TIMER,TIMER_UP,TIMER_UPDOVF


DEVICE_NAME0 = UART
REAL_DEVICE_NAME0 = USART1
DEVICE_NAME1 = TIMER
REAL_DEVICE_NAME1 = TIM2

IO_DEVICES = UART,USART1

DEFAULT_IO_DEVICE = UART

UART_OPTIONS = TXT,IN,OUT
USART1_OPTIONS = TXT,IN,OUT


MTVEC_MODE_DIRECT = 0x0
MTVEC_MODE_VECTORED = 0x1
MTVEC_VTID_JMP = 0x0
MTVEC_VTID_ADDRESS = 0x2

MSTATUS_MIE = 0x8


RCC_CTLR = 0x40021000
RCC_CFGR0 = 0x40021004
RCC_INTR = 0x40021008
RCC_APB2PRSTR = 0x4002100C
RCC_APB1PRSTR = 0x40021010
RCC_AHBPCENR = 0x40021014
RCC_APB2PCENR = 0x40021018
RCC_APB1PCENR = 0x4002101C
RCC_RSTSCKR = 0x40021024


RCC_CTLR_HSION = 0x1
RCC_CTLR_HSIRDY = 0x2
RCC_CTLR_HSITRIM = 0xF8
RCC_CTLR_HSICAL = 0xFF00
RCC_CTLR_HSEON = 0x10000
RCC_CTLR_HSERDY = 0x20000
RCC_CTLR_HSEBYP = 0x40000
RCC_CTLR_CSSON = 0x80000
RCC_CTLR_PLLON = 0x1000000
RCC_CTLR_PLLRDY = 0x2000000

RCC_CTLR_HSION_POS = 0
RCC_CTLR_HSIRDY_POS = 1
RCC_CTLR_HSEON_POS = 16
RCC_CTLR_HSERDY_POS = 17
RCC_CTLR_HSEBYP_POS = 18
RCC_CTLR_CSSON_POS = 19
RCC_CTLR_PLLON_POS = 24
RCC_CTLR_PLLRDY_POS = 25

RCC_CFGR0_SW = 3
RCC_CFGR0_SWS = 0xC
RCC_CFGR0_HPRE = 0xF0
RCC_CFGR0_ADCPRE = 0xF800
RCC_CFGR0_PLLSRC = 0x10000
RCC_CFGR0_MCO = 0x7000000

RCC_CFGR0_SW_HSI = 0x0
RCC_CFGR0_SW_HSE = 0x1
RCC_CFGR0_SW_PLL = 0x2

RCC_CFGR0_SWS_HSI = 0x0
RCC_CFGR0_SWS_HSE = 0x4
RCC_CFGR0_SWS_PLL = 0x8

RCC_CFGR0_HPRE_OFF = 0x0
RCC_CFGR0_HPRE_DIV2 = 0x10
RCC_CFGR0_HPRE_DIV3 = 0x20
RCC_CFGR0_HPRE_DIV4 = 0x30
RCC_CFGR0_HPRE_DIV5 = 0x40
RCC_CFGR0_HPRE_DIV6 = 0x50
RCC_CFGR0_HPRE_DIV7 = 0x60
RCC_CFGR0_HPRE_DIV8 = 0x70
RCC_CFGR0_HPRE_DIV16 = 0xB0
RCC_CFGR0_HPRE_DIV32 = 0xC0
RCC_CFGR0_HPRE_DIV64 = 0xD0
RCC_CFGR0_HPRE_DIV128 = 0xE0
RCC_CFGR0_HPRE_DIV256 = 0xF0

RCC_CFGR0_HPRE_DIV1_2 = 0x10
RCC_CFGR0_HPRE_DIV1_3 = 0x20
RCC_CFGR0_HPRE_DIV1_4 = 0x30
RCC_CFGR0_HPRE_DIV1_5 = 0x40
RCC_CFGR0_HPRE_DIV1_6 = 0x50
RCC_CFGR0_HPRE_DIV1_7 = 0x60
RCC_CFGR0_HPRE_DIV1_8 = 0x70

RCC_CFGR0_HPRE_DIV2_2 = 0x80
RCC_CFGR0_HPRE_DIV2_4 = 0x90
RCC_CFGR0_HPRE_DIV2_8 = 0xA0
RCC_CFGR0_HPRE_DIV2_16 = 0xB0
RCC_CFGR0_HPRE_DIV2_32 = 0xC0
RCC_CFGR0_HPRE_DIV2_64 = 0xD0
RCC_CFGR0_HPRE_DIV2_128 = 0xE0
RCC_CFGR0_HPRE_DIV2_256 = 0xF0

RCC_CFGR0_ADCPRE_DIV2 = 0x0
RCC_CFGR0_ADCPRE_DIV4 = 0x4000
RCC_CFGR0_ADCPRE_DIV6 = 0x8000
RCC_CFGR0_ADCPRE_DIV8 = 0xC000
RCC_CFGR0_ADCPRE_DIV12 = 0xA000
RCC_CFGR0_ADCPRE_DIV16 = 0xE000
RCC_CFGR0_ADCPRE_DIV24 = 0xA800
RCC_CFGR0_ADCPRE_DIV32 = 0xE800
RCC_CFGR0_ADCPRE_DIV48 = 0xB000
RCC_CFGR0_ADCPRE_DIV64 = 0xF000
RCC_CFGR0_ADCPRE_DIV96 = 0xB800
RCC_CFGR0_ADCPRE_DIV128 = 0xF800

RCC_CFGR0_PLLSRC_HSI = 0x0
RCC_CFGR0_PLLSRC_HSE = 0x10000

RCC_CFGR0_MCO_OFF = 0x0
RCC_CFGR0_MCO_SYSCLK = 0x4000000
RCC_CFGR0_MCO_HSI = 0x5000000
RCC_CFGR0_MCO_HSE = 0x6000000
RCC_CFGR0_MCO_PLL = 0x7000000

RCC_INTR_LSIRDYF = 0x1
RCC_INTR_HSIRDYF = 0x4
RCC_INTR_HSERDYF = 0x8
RCC_INTR_PLLRDYF = 0x10
RCC_INTR_CSSF = 0x80
RCC_INTR_LSIRDYIE = 0x100
RCC_INTR_HSIRDYIE = 0x400
RCC_INTR_HSERDYIE = 0x800
RCC_INTR_PLLRDYIE = 0x1000
RCC_INTR_LSIRDYC = 0x10000
RCC_INTR_HSIRDYC = 0x40000
RCC_INTR_HSERDYC = 0x80000
RCC_INTR_PLLRDYC = 0x100000
RCC_INTR_CSSC = 0x800000

RCC_INTR_LSIRDYF_POS = 0
RCC_INTR_HSIRDYF_POS = 2
RCC_INTR_HSERDYF_POS = 3
RCC_INTR_PLLRDYF_POS = 4
RCC_INTR_CSSF_POS =  7
RCC_INTR_LSIRDYIE_POS = 8
RCC_INTR_HSIRDYIE_POS = 10
RCC_INTR_HSERDYIE_POS = 11
RCC_INTR_PLLRDYIE_POS = 12
RCC_INTR_LSIRDYC_POS = 16
RCC_INTR_HSIRDYC_POS = 18
RCC_INTR_HSERDYC_POS = 19
RCC_INTR_PLLRDYC_POS = 20
RCC_INTR_CSSC_POS = 23

RCC_APB2PRSTR_AFIORST = 0x1
RCC_APB2PRSTR_IOPARST = 0x4
RCC_APB2PRSTR_IOPCRST = 0x10
RCC_APB2PRSTR_IOPDRST = 0x20
RCC_APB2PRSTR_ADC1RST = 0x200
RCC_APB2PRSTR_TIM1RST = 0x800
RCC_APB2PRSTR_SPI1RST = 0x1000
RCC_APB2PRSTR_USART1RST = 0x4000

RCC_APB2PRSTR_AFIORST_POS = 0
RCC_APB2PRSTR_IOPARST_POS = 2
RCC_APB2PRSTR_IOPCRST_POS = 4
RCC_APB2PRSTR_IOPDRST_POS = 5
RCC_APB2PRSTR_ADC1RST_POS = 9
RCC_APB2PRSTR_TIM1RST_POS = 11
RCC_APB2PRSTR_SPI1RST_POS = 12
RCC_APB2PRSTR_USART1RST_POS = 14

RCC_APB1PRSTR_TIM2RST = 0x1
RCC_APB1PRSTR_WWDGRST = 0x800
RCC_APB1PRSTR_I2C1RST = 0x200000
RCC_APB1PRSTR_PWRRST = 0x10000000

RCC_APB1PRSTR_TIM2RST_POS = 0
RCC_APB1PRSTR_WWDGRST_POS = 11
RCC_APB1PRSTR_I2C1RST_POS = 21
RCC_APB1PRSTR_PWRRST_POS = 28

RCC_AHBPCENR_DMA1EN = 0x1
RCC_AHBPCENR_SRAMEN = 0x4

RCC_AHBPCENR_DMA1EN_POS = 0
RCC_AHBPCENR_SRAMEN_POS = 2

RCC_APB2PCENR_AFIOEN = 0x1
RCC_APB2PCENR_IOPAEN = 0x4
RCC_APB2PCENR_IOPCEN = 0x10
RCC_APB2PCENR_IOPDEN = 0x20
RCC_APB2PCENR_ADC1EN = 0x200
RCC_APB2PCENR_TIM1EN = 0x800
RCC_APB2PCENR_SPI1EN = 0x1000
RCC_APB2PCENR_USART1EN = 0x4000

RCC_APB2PCENR_AFIOEN_POS = 0
RCC_APB2PCENR_IOPAEN_POS = 2
RCC_APB2PCENR_IOPCEN_POS = 4
RCC_APB2PCENR_IOPDEN_POS = 5
RCC_APB2PCENR_ADC1EN_POS = 9
RCC_APB2PCENR_TIM1EN_POS = 11
RCC_APB2PCENR_SPI1EN_POS = 12
RCC_APB2PCENR_USART1EN_POS = 14

RCC_APB1PCENR_TIM2EN = 0x1
RCC_APB1PCENR_WWDGEN = 0x800
RCC_APB1PCENR_I2C1EN = 0x200000
RCC_APB1PCENR_PWREN = 0x10000000

RCC_APB1PCENR_TIM2EN_POS = 0
RCC_APB1PCENR_WWDGEN_POS = 11
RCC_APB1PCENR_I2C1EN_POS = 21
RCC_APB1PCENR_PWREN_POS = 28

RCC_RSTSCKR_LSION = 0x1
RCC_RSTSCKR_LSIRDY = 0x2
RCC_RSTSCKR_RMVF = 0x1000000
RCC_RSTSCKR_PINRSTF = 0x4000000
RCC_RSTSCKR_PORRSTF = 0x8000000
RCC_RSTSCKR_SFTRSTF = 0x10000000
RCC_RSTSCKR_IWDGRSTF = 0x20000000
RCC_RSTSCKR_WWDGRSTF = 0x40000000
RCC_RSTSCKR_LPWRRSTF = 0x80000000

RCC_RSTSCKR_LSION_POS = 0
RCC_RSTSCKR_LSIRDY_POS = 1
RCC_RSTSCKR_RMVF_POS = 24
RCC_RSTSCKR_PINRSTF_POS = 26
RCC_RSTSCKR_PORRSTF_POS = 27
RCC_RSTSCKR_SFTRSTF_POS = 28
RCC_RSTSCKR_IWDGRSTF_POS = 29
RCC_RSTSCKR_WWDGRSTF_POS = 30
RCC_RSTSCKR_LPWRRSTF_POS = 31


FLASH_ACTLR = 0x40022000


FLASH_ACTLR_LATENCY = 0x3

FLASH_ACTLR_LATENCY_0 = 0x0
FLASH_ACTLR_LATENCY_1 = 0x1
FLASH_ACTLR_LATENCY_2 = 0x2


GPIOA_CFGLR = 0x40010800
GPIOC_CFGLR = 0x40011000
GPIOD_CFGLR = 0x40011400
GPIOA_INDR = 0x40010808
GPIOC_INDR = 0x40011008
GPIOD_INDR = 0x40011408
GPIOA_OUTDR = 0x4001080C
GPIOC_OUTDR = 0x4001100C
GPIOD_OUTDR = 0x4001140C
GPIOA_BSHR = 0x40010810
GPIOC_BSHR = 0x40011010
GPIOD_BSHR = 0x40011410
GPIOA_BCR = 0x40010814
GPIOC_BCR = 0x40011014
GPIOD_BCR = 0x40011414
GPIOA_LCKR = 0x40010818
GPIOC_LCKR = 0x40011018
GPIOD_LCKR = 0x40011418


GPIO_PIN0_MASK = 1
GPIO_PIN1_MASK = 2
GPIO_PIN2_MASK = 4
GPIO_PIN3_MASK = 8
GPIO_PIN4_MASK = 0x10
GPIO_PIN5_MASK = 0x20
GPIO_PIN6_MASK = 0x40
GPIO_PIN7_MASK = 0x80

GPIO_PIN0_POS = 0
GPIO_PIN1_POS = 1
GPIO_PIN2_POS = 2
GPIO_PIN3_POS = 3
GPIO_PIN4_POS = 4
GPIO_PIN5_POS = 5
GPIO_PIN6_POS = 6
GPIO_PIN7_POS = 7

GPIO_CFGLR_MODE0 = 0x3
GPIO_CFGLR_MODE1 = 0x30
GPIO_CFGLR_MODE2 = 0x300
GPIO_CFGLR_MODE3 = 0x3000
GPIO_CFGLR_MODE4 = 0x30000
GPIO_CFGLR_MODE5 = 0x300000
GPIO_CFGLR_MODE6 = 0x3000000
GPIO_CFGLR_MODE7 = 0x30000000

GPIO_CFGLR_CNF0 = 0xC
GPIO_CFGLR_CNF1 = 0xC0
GPIO_CFGLR_CNF2 = 0xC00
GPIO_CFGLR_CNF3 = 0xC000
GPIO_CFGLR_CNF4 = 0xC0000
GPIO_CFGLR_CNF5 = 0xC00000
GPIO_CFGLR_CNF6 = 0xC000000
GPIO_CFGLR_CNF7 = 0xC0000000

GPIO_CFGLR_MODE0_IN = 0x0
GPIO_CFGLR_MODE0_OUT_10MHZ = 0x1
GPIO_CFGLR_MODE0_OUT_2MHZ = 0x2
GPIO_CFGLR_MODE0_OUT_50MHZ = 0x3
GPIO_CFGLR_MODE1_IN = 0x0
GPIO_CFGLR_MODE1_OUT_10MHZ = 0x10
GPIO_CFGLR_MODE1_OUT_2MHZ = 0x20
GPIO_CFGLR_MODE1_OUT_50MHZ = 0x30
GPIO_CFGLR_MODE2_IN = 0x0
GPIO_CFGLR_MODE2_OUT_10MHZ = 0x100
GPIO_CFGLR_MODE2_OUT_2MHZ = 0x200
GPIO_CFGLR_MODE2_OUT_50MHZ = 0x300
GPIO_CFGLR_MODE3_IN = 0x0
GPIO_CFGLR_MODE3_OUT_10MHZ = 0x1000
GPIO_CFGLR_MODE3_OUT_2MHZ = 0x2000
GPIO_CFGLR_MODE3_OUT_50MHZ = 0x3000
GPIO_CFGLR_MODE4_IN = 0x0
GPIO_CFGLR_MODE4_OUT_10MHZ = 0x10000
GPIO_CFGLR_MODE4_OUT_2MHZ = 0x20000
GPIO_CFGLR_MODE4_OUT_50MHZ = 0x30000
GPIO_CFGLR_MODE5_IN = 0x0
GPIO_CFGLR_MODE5_OUT_10MHZ = 0x100000
GPIO_CFGLR_MODE5_OUT_2MHZ = 0x200000
GPIO_CFGLR_MODE5_OUT_50MHZ = 0x300000
GPIO_CFGLR_MODE6_IN = 0x0
GPIO_CFGLR_MODE6_OUT_10MHZ = 0x1000000
GPIO_CFGLR_MODE6_OUT_2MHZ = 0x2000000
GPIO_CFGLR_MODE6_OUT_50MHZ = 0x3000000
GPIO_CFGLR_MODE7_IN = 0x0
GPIO_CFGLR_MODE7_OUT_10MHZ = 0x10000000
GPIO_CFGLR_MODE7_OUT_2MHZ = 0x20000000
GPIO_CFGLR_MODE7_OUT_50MHZ = 0x30000000

GPIO_CFGLR_CNF0_IN_ANALOG = 0x0
GPIO_CFGLR_CNF0_IN_FLOAT = 0x4
GPIO_CFGLR_CNF0_IN_PULL_UP_DOWN = 0x8
GPIO_CFGLR_CNF1_IN_ANALOG = 0x0
GPIO_CFGLR_CNF1_IN_FLOAT = 0x40
GPIO_CFGLR_CNF1_IN_PULL_UP_DOWN = 0x80
GPIO_CFGLR_CNF2_IN_ANALOG = 0x0
GPIO_CFGLR_CNF2_IN_FLOAT = 0x400
GPIO_CFGLR_CNF2_IN_PULL_UP_DOWN = 0x800
GPIO_CFGLR_CNF3_IN_ANALOG = 0x0
GPIO_CFGLR_CNF3_IN_FLOAT = 0x4000
GPIO_CFGLR_CNF3_IN_PULL_UP_DOWN = 0x8000
GPIO_CFGLR_CNF4_IN_ANALOG = 0x0
GPIO_CFGLR_CNF4_IN_FLOAT = 0x40000
GPIO_CFGLR_CNF4_IN_PULL_UP_DOWN = 0x80000
GPIO_CFGLR_CNF5_IN_ANALOG = 0x0
GPIO_CFGLR_CNF5_IN_FLOAT = 0x400000
GPIO_CFGLR_CNF5_IN_PULL_UP_DOWN = 0x800000
GPIO_CFGLR_CNF6_IN_ANALOG = 0x0
GPIO_CFGLR_CNF6_IN_FLOAT = 0x4000000
GPIO_CFGLR_CNF6_IN_PULL_UP_DOWN = 0x8000000
GPIO_CFGLR_CNF7_IN_ANALOG = 0x0
GPIO_CFGLR_CNF7_IN_FLOAT = 0x40000000
GPIO_CFGLR_CNF7_IN_PULL_UP_DOWN = 0x80000000

GPIO_CFGLR_CNF0_OUT_PUSH_PULL = 0x0
GPIO_CFGLR_CNF0_OUT_OPEN_DRAIN = 0x4
GPIO_CFGLR_CNF0_OUT_MF_PUSH_PULL = 0x8
GPIO_CFGLR_CNF0_OUT_MF_OPEN_DRAIN = 0xC
GPIO_CFGLR_CNF1_OUT_PUSH_PULL = 0x0
GPIO_CFGLR_CNF1_OUT_OPEN_DRAIN = 0x40
GPIO_CFGLR_CNF1_OUT_MF_PUSH_PULL = 0x80
GPIO_CFGLR_CNF1_OUT_MF_OPEN_DRAIN = 0xC0
GPIO_CFGLR_CNF2_OUT_PUSH_PULL = 0x0
GPIO_CFGLR_CNF2_OUT_OPEN_DRAIN = 0x400
GPIO_CFGLR_CNF2_OUT_MF_PUSH_PULL = 0x800
GPIO_CFGLR_CNF2_OUT_MF_OPEN_DRAIN = 0xC00
GPIO_CFGLR_CNF3_OUT_PUSH_PULL = 0x0
GPIO_CFGLR_CNF3_OUT_OPEN_DRAIN = 0x4000
GPIO_CFGLR_CNF3_OUT_MF_PUSH_PULL = 0x8000
GPIO_CFGLR_CNF3_OUT_MF_OPEN_DRAIN = 0xC000
GPIO_CFGLR_CNF4_OUT_PUSH_PULL = 0x0
GPIO_CFGLR_CNF4_OUT_OPEN_DRAIN = 0x40000
GPIO_CFGLR_CNF4_OUT_MF_PUSH_PULL = 0x80000
GPIO_CFGLR_CNF4_OUT_MF_OPEN_DRAIN = 0xC0000
GPIO_CFGLR_CNF5_OUT_PUSH_PULL = 0x0
GPIO_CFGLR_CNF5_OUT_OPEN_DRAIN = 0x400000
GPIO_CFGLR_CNF5_OUT_MF_PUSH_PULL = 0x800000
GPIO_CFGLR_CNF5_OUT_MF_OPEN_DRAIN = 0xC00000
GPIO_CFGLR_CNF6_OUT_PUSH_PULL = 0x0
GPIO_CFGLR_CNF6_OUT_OPEN_DRAIN = 0x4000000
GPIO_CFGLR_CNF6_OUT_MF_PUSH_PULL = 0x8000000
GPIO_CFGLR_CNF6_OUT_MF_OPEN_DRAIN = 0xC000000
GPIO_CFGLR_CNF7_OUT_PUSH_PULL = 0x0
GPIO_CFGLR_CNF7_OUT_OPEN_DRAIN = 0x40000000
GPIO_CFGLR_CNF7_OUT_MF_PUSH_PULL = 0x80000000
GPIO_CFGLR_CNF7_OUT_MF_OPEN_DRAIN = 0xC0000000

GPIO_OUTDR_PIN0_PULL_DOWN = 0x0
GPIO_OUTDR_PIN1_PULL_DOWN = 0x0
GPIO_OUTDR_PIN2_PULL_DOWN = 0x0
GPIO_OUTDR_PIN3_PULL_DOWN = 0x0
GPIO_OUTDR_PIN4_PULL_DOWN = 0x0
GPIO_OUTDR_PIN5_PULL_DOWN = 0x0
GPIO_OUTDR_PIN6_PULL_DOWN = 0x0
GPIO_OUTDR_PIN7_PULL_DOWN = 0x0
GPIO_OUTDR_PIN0_PULL_UP = 0x1
GPIO_OUTDR_PIN1_PULL_UP = 0x2
GPIO_OUTDR_PIN2_PULL_UP = 0x4
GPIO_OUTDR_PIN3_PULL_UP = 0x8
GPIO_OUTDR_PIN4_PULL_UP = 0x10
GPIO_OUTDR_PIN5_PULL_UP = 0x20
GPIO_OUTDR_PIN6_PULL_UP = 0x40
GPIO_OUTDR_PIN7_PULL_UP = 0x80


USART1_STATR = 0x40013800
USART1_DATAR = 0x40013804
USART1_BRR = 0x40013808
USART1_CTLR1 = 0x4001380C
USART1_CTLR2 = 0x40013810
USART1_CTLR3 = 0x40013814
USART1_GPR = 0x40013818


USART1_STATR_PE = 0x1
USART1_STATR_FE = 0x2
USART1_STATR_NE = 0x4
USART1_STATR_ORE = 0x8
USART1_STATR_IDLE = 0x10
USART1_STATR_RXNE = 0x20
USART1_STATR_TC = 0x40
USART1_STATR_TXE = 0x80
USART1_STATR_LBD = 0x100
USART1_STATR_TCS = 0x200

USART1_STATR_PE_POS = 0
USART1_STATR_FE_POS = 1
USART1_STATR_NE_POS = 2
USART1_STATR_ORE_POS = 3
USART1_STATR_IDLE_POS = 4
USART1_STATR_RXNE_POS = 5
USART1_STATR_TC_POS = 6
USART1_STATR_TXE_POS = 7
USART1_STATR_LBD_POS = 8
USART1_STATR_TCS_POS = 9

USART1_BRR_DIV_F = 0xF
USART1_BRR_DIV_M = 0xFFF0
USART1_BRR_DIV_Fraction = 0xF
USART1_BRR_DIV_Mantissa = 0xFFF0
USART1_BRR_DIV_F_POS = 0
USART1_BRR_DIV_M_POS = 4
USART1_BRR_DIV_Fraction_POS = 0
USART1_BRR_DIV_Mantissa_POS = 4

USART1_CTLR1_SBK = 0x1
USART1_CTLR1_RWU = 0x2
USART1_CTLR1_RE = 0x4
USART1_CTLR1_TE = 0x8
USART1_CTLR1_IDLEIE = 0x10
USART1_CTLR1_RXNEIE = 0x20
USART1_CTLR1_TCIE = 0x40
USART1_CTLR1_TXEIE = 0x80
USART1_CTLR1_PEIE = 0x100
USART1_CTLR1_PS = 0x200
USART1_CTLR1_PCE = 0x400
USART1_CTLR1_WAKE = 0x800
USART1_CTLR1_M = 0x1000
USART1_CTLR1_UE = 0x2000

USART1_CTLR1_SBK_POS = 0
USART1_CTLR1_RWU_POS = 1
USART1_CTLR1_RE_POS = 2
USART1_CTLR1_TE_POS = 3
USART1_CTLR1_IDLEIE_POS = 4
USART1_CTLR1_RXNEIE_POS = 5
USART1_CTLR1_TCIE_POS = 6
USART1_CTLR1_TXEIE_POS = 7
USART1_CTLR1_PEIE_POS = 8
USART1_CTLR1_PS_POS = 9
USART1_CTLR1_PCE_POS = 10
USART1_CTLR1_WAKE_POS = 11
USART1_CTLR1_M_POS = 12
USART1_CTLR1_UE_POS = 13


TIM2_CTLR1 = 0x40000000
TIM2_CTLR2 = 0x40000004
TIM2_SMCFGR = 0x40000008
TIM2_DMAINTENR = 0x4000000C
TIM2_INTFR = 0x40000010
TIM2_SWEVGR = 0x40000014
TIM2_CHCTLR1 = 0x40000018
TIM2_CHCTLR2 = 0x4000001C
TIM2_CCER = 0x40000020
TIM2_CNT = 0x40000024
TIM2_PSC = 0x40000028
TIM2_ATRLR = 0x4000002C
TIM2_CH1CVR = 0x40000034
TIM2_CH2CVR = 0x40000038
TIM2_CH3CVR = 0x4000003C
TIM2_CH4CVR = 0x40000040
TIM2_DMACFGR = 0x40000048
TIM2_DMAADR = 0x4000004C


TIM2_CTLR1_CEN = 0x1
TIM2_CTLR1_UDIS = 0x2
TIM2_CTLR1_URS = 0x4
TIM2_CTLR1_OPM = 0x8
TIM2_CTLR1_DIR = 0x10
TIM2_CTLR1_CMS_EA_MODE = 0x0
TIM2_CTLR1_CMS_CA_MODE1 = 0x20
TIM2_CTLR1_CMS_CA_MODE2 = 0x40
TIM2_CTLR1_CMS_CA_MODE3 = 0x60
TIM2_CTLR1_ARPE = 0x80
TIM2_CTLR1_CKD_DIV1 = 0x0
TIM2_CTLR1_CKD_DIV2 = 0x100
TIM2_CTLR1_CKD_DIV4 = 0x200
TIM2_CTLR1_CAPOV = 0x4000
TIM2_CTLR1_CAPLVL = 0x8000

TIM2_CTLR1_CEN_POS = 0
TIM2_CTLR1_UDIS_POS = 1
TIM2_CTLR1_URS_POS = 2
TIM2_CTLR1_OPM_POS = 3
TIM2_CTLR1_DIR_POS = 4
TIM2_CTLR1_CMS_POS = 5
TIM2_CTLR1_ARPE_POS = 7
TIM2_CTLR1_CKD_POS = 8
TIM2_CTLR1_CAPOV_POS = 14
TIM2_CTLR1_CAPLVL_POS = 15

TIM2_CTLR2_CCDS = 0x8
TIM2_CTLR2_MMS_RESET = 0x0
TIM2_CTLR2_MMS_ENABLE = 0x10
TIM2_CTLR2_MMS_UPDATE = 0x20
TIM2_CTLR2_MMS_CMP_PULSE = 0x30
TIM2_CTLR2_MMS_OC1REF = 0x40
TIM2_CTLR2_MMS_OC2REF = 0x50
TIM2_CTLR2_MMS_OC3REF = 0x60
TIM2_CTLR2_MMS_OC4REF = 0x70
TIM2_CTLR2_TI1S = 0x80

TIM2_CTLR2_CCDS_POS = 3
TIM2_CTLR2_MMS_POS = 4
TIM2_CTLR2_TI1S_POS = 7

TIM2_DMAINTENR_UIE = 0x1
TIM2_DMAINTENR_CC1IE = 0x2
TIM2_DMAINTENR_CC2IE = 0x4
TIM2_DMAINTENR_CC3IE = 0x8
TIM2_DMAINTENR_CC4IE = 0x10
TIM2_DMAINTENR_TIE = 0x40
TIM2_DMAINTENR_UDE = 0x100
TIM2_DMAINTENR_CC1DE = 0x200
TIM2_DMAINTENR_CC2DE = 0x400
TIM2_DMAINTENR_CC3DE = 0x800
TIM2_DMAINTENR_CC4DE = 0x1000
TIM2_DMAINTENR_TDE = 0x4000

TIM2_DMAINTENR_UIE_POS = 0
TIM2_DMAINTENR_CC1IE_POS = 1
TIM2_DMAINTENR_CC2IE_POS = 2
TIM2_DMAINTENR_CC3IE_POS = 3
TIM2_DMAINTENR_CC4IE_POS = 4
TIM2_DMAINTENR_TIE_POS = 6
TIM2_DMAINTENR_UDE_POS = 8
TIM2_DMAINTENR_CC1DE_POS = 9
TIM2_DMAINTENR_CC2DE_POS = 10
TIM2_DMAINTENR_CC3DE_POS = 11
TIM2_DMAINTENR_CC4DE_POS = 12
TIM2_DMAINTENR_TDE_POS = 14

TIM2_INTFR_UIF = 0x1
TIM2_INTFR_CC1IF = 0x2
TIM2_INTFR_CC2IF = 0x4
TIM2_INTFR_CC3IF = 0x8
TIM2_INTFR_CC4IF = 0x10
TIM2_INTFR_TIF = 0x40
TIM2_INTFR_CC1OF = 0x200
TIM2_INTFR_CC2OF = 0x400
TIM2_INTFR_CC3OF = 0x800
TIM2_INTFR_CC4OF = 0x1000

TIM2_INTFR_UIF_POS = 0
TIM2_INTFR_CC1IF_POS = 1
TIM2_INTFR_CC2IF_POS = 2
TIM2_INTFR_CC3IF_POS = 3
TIM2_INTFR_CC4IF_POS = 4
TIM2_INTFR_TIF_POS = 6
TIM2_INTFR_CC1OF_POS = 9
TIM2_INTFR_CC2OF_POS = 10
TIM2_INTFR_CC3OF_POS = 11
TIM2_INTFR_CC4OF_POS = 12

TIM2_SWEVGR_UG = 0x1
TIM2_SWEVGR_CC1G = 0x2
TIM2_SWEVGR_CC2G = 0x4
TIM2_SWEVGR_CC3G = 0x8
TIM2_SWEVGR_CC4G = 0x10
TIM2_SWEVGR_TG = 0x40

TIM2_SWEVGR_UG_POS = 0
TIM2_SWEVGR_CC1G_POS = 1
TIM2_SWEVGR_CC2G_POS = 2
TIM2_SWEVGR_CC3G_POS = 3
TIM2_SWEVGR_CC4G_POS = 4
TIM2_SWEVGR_TG_POS = 6


PFIC_ISR1 = 0xE000E000
PFIC_ISR2 = 0xE000E004
PFIC_IPR1 = 0xE000E020
PFIC_IPR2 = 0xE000E024
PFIC_ITHRESDR = 0xE000E040
PFIC_CFGR = 0xE000E048
PFIC_GISR = 0xE000E04C
PFIC_VTFIDR = 0xE000E050
PFIC_VTFADDRR0 = 0xE000E060
PFIC_VTFADDRR1 = 0xE000E064
PFIC_IENR1 = 0xE000E100
PFIC_IENR2 = 0xE000E104
PFIC_IRER1 = 0xE000E180
PFIC_IRER2 = 0xE000E184
PFIC_IPSR1 = 0xE000E200
PFIC_IPSR2 = 0xE000E204
PFIC_IPRR1 = 0xE000E280
PFIC_IPRR2 = 0xE000E284
PFIC_IACTR1 = 0xE000E300
PFIC_IACTR2 = 0xE000E304
PFIC_IPRIOR0 = 0xE000E400
PFIC_SCTLR = 0xE000ED10


PFIC_IENR2_TIM2 = 0x40
