

================================================================
== Vitis HLS Report for 'merge_1'
================================================================
* Date:           Thu Sep  1 11:41:27 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        merge_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.981 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merge_label1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- merge_label2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- merge_label3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %a, i32 666, i32 17, i32 1"   --->   Operation 11 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%stop_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %stop"   --->   Operation 12 'read' 'stop_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m"   --->   Operation 13 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%start_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %start_r"   --->   Operation 14 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_16 = trunc i32 %stop_read"   --->   Operation 15 'trunc' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%temp = alloca i64 1" [merge/sort.c:4]   --->   Operation 17 'alloca' 'temp' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i32 %start_read" [merge/sort.c:7]   --->   Operation 18 'sext' 'sext_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln7_1 = sext i32 %m_read" [merge/sort.c:7]   --->   Operation 19 'sext' 'sext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%add_ln7 = add i33 %sext_ln7_1, i33 1" [merge/sort.c:7]   --->   Operation 20 'add' 'add_ln7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%br_ln7 = br void" [merge/sort.c:7]   --->   Operation 21 'br' 'br_ln7' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln7_1, void %.split5, i32 %start_read, void %.lr.ph13" [merge/sort.c:7]   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_cast = sext i32 %i" [merge/sort.c:7]   --->   Operation 23 'sext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.48ns)   --->   "%icmp_ln7 = icmp_slt  i33 %i_cast, i33 %add_ln7" [merge/sort.c:7]   --->   Operation 25 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %._crit_edge14.loopexit, void %.split5" [merge/sort.c:7]   --->   Operation 26 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i32 %i" [merge/sort.c:8]   --->   Operation 27 'trunc' 'trunc_ln8' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i11 %trunc_ln8" [merge/sort.c:8]   --->   Operation 28 'zext' 'zext_ln8' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln8" [merge/sort.c:8]   --->   Operation 29 'getelementptr' 'a_addr' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%a_load = load i11 %a_addr" [merge/sort.c:8]   --->   Operation 30 'load' 'a_load' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln7_1 = add i32 %i, i32 1" [merge/sort.c:7]   --->   Operation 31 'add' 'add_ln7_1' <Predicate = (icmp_ln7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_cast2 = zext i32 %i" [merge/sort.c:7]   --->   Operation 32 'zext' 'i_cast2' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [merge/sort.c:5]   --->   Operation 33 'specloopname' 'specloopname_ln5' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (3.25ns)   --->   "%a_load = load i11 %a_addr" [merge/sort.c:8]   --->   Operation 34 'load' 'a_load' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i32 %temp, i64 0, i64 %i_cast2" [merge/sort.c:8]   --->   Operation 35 'getelementptr' 'temp_addr' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln8 = store i32 %a_load, i11 %temp_addr" [merge/sort.c:8]   --->   Operation 36 'store' 'store_ln8' <Predicate = (icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.75>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %m_read" [merge/sort.c:11]   --->   Operation 38 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.55ns)   --->   "%j = add i32 %m_read, i32 1" [merge/sort.c:11]   --->   Operation 39 'add' 'j' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln5 = add i11 %trunc_ln11, i11 1" [merge/sort.c:5]   --->   Operation 40 'add' 'add_ln5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 41 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add7 = add i11 %add_ln5, i11 %empty_16" [merge/sort.c:5]   --->   Operation 41 'add' 'add7' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i32 %j" [merge/sort.c:11]   --->   Operation 42 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.55ns)   --->   "%add_ln11 = add i32 %stop_read, i32 1" [merge/sort.c:11]   --->   Operation 43 'add' 'add_ln11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln11_1 = sext i32 %add_ln11" [merge/sort.c:11]   --->   Operation 44 'sext' 'sext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.58ns)   --->   "%br_ln11 = br void" [merge/sort.c:11]   --->   Operation 45 'br' 'br_ln11' <Predicate = true> <Delay = 1.58>

State 5 <SV = 3> <Delay = 3.52>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%j_1 = phi i64 %add_ln11_1, void %.split3, i64 %sext_ln11, void %._crit_edge14.loopexit" [merge/sort.c:11]   --->   Operation 46 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.77ns)   --->   "%icmp_ln11 = icmp_slt  i64 %j_1, i64 %sext_ln11_1" [merge/sort.c:11]   --->   Operation 48 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %._crit_edge9.loopexit.preheader, void %.split3" [merge/sort.c:11]   --->   Operation 49 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_17 = trunc i64 %j_1" [merge/sort.c:11]   --->   Operation 50 'trunc' 'empty_17' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i11 %empty_17" [merge/sort.c:12]   --->   Operation 51 'zext' 'zext_ln12' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i32 %a, i64 0, i64 %zext_ln12" [merge/sort.c:12]   --->   Operation 52 'getelementptr' 'a_addr_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (3.25ns)   --->   "%a_load_1 = load i11 %a_addr_1" [merge/sort.c:12]   --->   Operation 53 'load' 'a_load_1' <Predicate = (icmp_ln11)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 54 [1/1] (1.63ns)   --->   "%sub_ln12 = sub i11 %add7, i11 %empty_17" [merge/sort.c:12]   --->   Operation 54 'sub' 'sub_ln12' <Predicate = (icmp_ln11)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (3.52ns)   --->   "%add_ln11_1 = add i64 %j_1, i64 1" [merge/sort.c:11]   --->   Operation 55 'add' 'add_ln11_1' <Predicate = (icmp_ln11)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 6.50>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [merge/sort.c:5]   --->   Operation 56 'specloopname' 'specloopname_ln5' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (3.25ns)   --->   "%a_load_1 = load i11 %a_addr_1" [merge/sort.c:12]   --->   Operation 57 'load' 'a_load_1' <Predicate = (icmp_ln11)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i11 %sub_ln12" [merge/sort.c:12]   --->   Operation 58 'zext' 'zext_ln12_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr i32 %temp, i64 0, i64 %zext_ln12_1" [merge/sort.c:12]   --->   Operation 59 'getelementptr' 'temp_addr_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln12 = store i32 %a_load_1, i11 %temp_addr_1" [merge/sort.c:12]   --->   Operation 60 'store' 'store_ln12' <Predicate = (icmp_ln11)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.58>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 62 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 63 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %stop_read, i32 %j_2"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %start_read, i32 %i_3"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 66 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge9.loopexit"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 8 <SV = 5> <Delay = 3.52>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%k = phi i64 %add_ln18, void, i64 %sext_ln7, void %._crit_edge9.loopexit.preheader" [merge/sort.c:18]   --->   Operation 67 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (2.77ns)   --->   "%icmp_ln18 = icmp_slt  i64 %k, i64 %sext_ln11_1" [merge/sort.c:18]   --->   Operation 69 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %._crit_edge.loopexit, void %.split" [merge/sort.c:18]   --->   Operation 70 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%i_3_load = load i32 %i_3" [merge/sort.c:20]   --->   Operation 71 'load' 'i_3_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%j_2_load = load i32 %j_2" [merge/sort.c:19]   --->   Operation 72 'load' 'j_2_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i32 %j_2_load" [merge/sort.c:19]   --->   Operation 73 'zext' 'zext_ln19' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%temp_addr_2 = getelementptr i32 %temp, i64 0, i64 %zext_ln19" [merge/sort.c:19]   --->   Operation 74 'getelementptr' 'temp_addr_2' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (3.25ns)   --->   "%tmp_j = load i11 %temp_addr_2" [merge/sort.c:19]   --->   Operation 75 'load' 'tmp_j' <Predicate = (icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i32 %i_3_load" [merge/sort.c:20]   --->   Operation 76 'zext' 'zext_ln20' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%temp_addr_3 = getelementptr i32 %temp, i64 0, i64 %zext_ln20" [merge/sort.c:20]   --->   Operation 77 'getelementptr' 'temp_addr_3' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (3.25ns)   --->   "%tmp_i = load i11 %temp_addr_3" [merge/sort.c:20]   --->   Operation 78 'load' 'tmp_i' <Predicate = (icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i64 %k" [merge/sort.c:22]   --->   Operation 79 'trunc' 'trunc_ln22' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (3.52ns)   --->   "%add_ln18 = add i64 %k, i64 1" [merge/sort.c:18]   --->   Operation 80 'add' 'add_ln18' <Predicate = (icmp_ln18)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge9.loopexit"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 8.98>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [merge/sort.c:5]   --->   Operation 82 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/2] (3.25ns)   --->   "%tmp_j = load i11 %temp_addr_2" [merge/sort.c:19]   --->   Operation 83 'load' 'tmp_j' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 84 [1/2] (3.25ns)   --->   "%tmp_i = load i11 %temp_addr_3" [merge/sort.c:20]   --->   Operation 84 'load' 'tmp_i' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 85 [1/1] (2.47ns)   --->   "%icmp_ln21 = icmp_slt  i32 %tmp_j, i32 %tmp_i" [merge/sort.c:21]   --->   Operation 85 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i11 %trunc_ln22" [merge/sort.c:22]   --->   Operation 86 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i32 %a, i64 0, i64 %zext_ln22" [merge/sort.c:22]   --->   Operation 87 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void, void" [merge/sort.c:21]   --->   Operation 88 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln25 = store i32 %tmp_i, i11 %a_addr_2" [merge/sort.c:25]   --->   Operation 89 'store' 'store_ln25' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 90 [1/1] (2.55ns)   --->   "%i_4 = add i32 %i_3_load, i32 1" [merge/sort.c:26]   --->   Operation 90 'add' 'i_4' <Predicate = (!icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln26 = store i32 %i_4, i32 %i_3" [merge/sort.c:26]   --->   Operation 91 'store' 'store_ln26' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln22 = store i32 %tmp_j, i11 %a_addr_2" [merge/sort.c:22]   --->   Operation 93 'store' 'store_ln22' <Predicate = (icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 94 [1/1] (2.55ns)   --->   "%j_3 = add i32 %j_2_load, i32 4294967295" [merge/sort.c:23]   --->   Operation 94 'add' 'j_3' <Predicate = (icmp_ln21)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 %j_3, i32 %j_2" [merge/sort.c:24]   --->   Operation 95 'store' 'store_ln24' <Predicate = (icmp_ln21)> <Delay = 1.58>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [merge/sort.c:24]   --->   Operation 96 'br' 'br_ln24' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [merge/sort.c:29]   --->   Operation 97 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ start_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specmemcore  ) [ 00000000000]
stop_read         (read         ) [ 00111111000]
m_read            (read         ) [ 00111000000]
start_read        (read         ) [ 01111111000]
empty_16          (trunc        ) [ 00111000000]
specinterface_ln0 (specinterface) [ 00000000000]
temp              (alloca       ) [ 00111111110]
sext_ln7          (sext         ) [ 00111111110]
sext_ln7_1        (sext         ) [ 00000000000]
add_ln7           (add          ) [ 00110000000]
br_ln7            (br           ) [ 01110000000]
i                 (phi          ) [ 00110000000]
i_cast            (sext         ) [ 00000000000]
specpipeline_ln0  (specpipeline ) [ 00000000000]
icmp_ln7          (icmp         ) [ 00110000000]
br_ln7            (br           ) [ 00000000000]
trunc_ln8         (trunc        ) [ 00000000000]
zext_ln8          (zext         ) [ 00000000000]
a_addr            (getelementptr) [ 00110000000]
add_ln7_1         (add          ) [ 01110000000]
i_cast2           (zext         ) [ 00000000000]
specloopname_ln5  (specloopname ) [ 00000000000]
a_load            (load         ) [ 00000000000]
temp_addr         (getelementptr) [ 00000000000]
store_ln8         (store        ) [ 00000000000]
br_ln0            (br           ) [ 01110000000]
trunc_ln11        (trunc        ) [ 00000000000]
j                 (add          ) [ 00000000000]
add_ln5           (add          ) [ 00000000000]
add7              (add          ) [ 00000110000]
sext_ln11         (sext         ) [ 00001110000]
add_ln11          (add          ) [ 00000000000]
sext_ln11_1       (sext         ) [ 00000111110]
br_ln11           (br           ) [ 00001110000]
j_1               (phi          ) [ 00000100000]
specpipeline_ln0  (specpipeline ) [ 00000000000]
icmp_ln11         (icmp         ) [ 00000110000]
br_ln11           (br           ) [ 00000000000]
empty_17          (trunc        ) [ 00000000000]
zext_ln12         (zext         ) [ 00000000000]
a_addr_1          (getelementptr) [ 00000110000]
sub_ln12          (sub          ) [ 00000110000]
add_ln11_1        (add          ) [ 00001110000]
specloopname_ln5  (specloopname ) [ 00000000000]
a_load_1          (load         ) [ 00000000000]
zext_ln12_1       (zext         ) [ 00000000000]
temp_addr_1       (getelementptr) [ 00000000000]
store_ln12        (store        ) [ 00000000000]
br_ln0            (br           ) [ 00001110000]
i_3               (alloca       ) [ 00000001110]
j_2               (alloca       ) [ 00000001110]
store_ln0         (store        ) [ 00000000000]
store_ln0         (store        ) [ 00000000000]
br_ln0            (br           ) [ 00000001110]
k                 (phi          ) [ 00000000110]
specpipeline_ln0  (specpipeline ) [ 00000000000]
icmp_ln18         (icmp         ) [ 00000000110]
br_ln18           (br           ) [ 00000000000]
i_3_load          (load         ) [ 00000000110]
j_2_load          (load         ) [ 00000000110]
zext_ln19         (zext         ) [ 00000000000]
temp_addr_2       (getelementptr) [ 00000000110]
zext_ln20         (zext         ) [ 00000000000]
temp_addr_3       (getelementptr) [ 00000000110]
trunc_ln22        (trunc        ) [ 00000000110]
add_ln18          (add          ) [ 00000001110]
br_ln0            (br           ) [ 00000001110]
specloopname_ln5  (specloopname ) [ 00000000000]
tmp_j             (load         ) [ 00000000000]
tmp_i             (load         ) [ 00000000000]
icmp_ln21         (icmp         ) [ 00000000110]
zext_ln22         (zext         ) [ 00000000000]
a_addr_2          (getelementptr) [ 00000000000]
br_ln21           (br           ) [ 00000000000]
store_ln25        (store        ) [ 00000000000]
i_4               (add          ) [ 00000000000]
store_ln26        (store        ) [ 00000000000]
br_ln0            (br           ) [ 00000000000]
store_ln22        (store        ) [ 00000000000]
j_3               (add          ) [ 00000000000]
store_ln24        (store        ) [ 00000000000]
br_ln24           (br           ) [ 00000000000]
ret_ln29          (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="start_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stop">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stop"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="temp_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_3_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/7 "/>
</bind>
</comp>

<comp id="56" class="1004" name="j_2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/7 "/>
</bind>
</comp>

<comp id="60" class="1004" name="stop_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stop_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="m_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="start_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="a_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="11" slack="0"/>
<pin id="82" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="11" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_load/2 a_load_1/5 store_ln25/9 store_ln22/9 "/>
</bind>
</comp>

<comp id="91" class="1004" name="temp_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
<pin id="128" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln8/3 store_ln12/6 tmp_j/8 tmp_i/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="a_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="temp_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="11" slack="0"/>
<pin id="116" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_1/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="temp_addr_2_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_2/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="temp_addr_3_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_3/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="a_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="11" slack="0"/>
<pin id="141" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/9 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="32" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="j_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="159" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_1_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="166" class="1005" name="k_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="168" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="k_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="32" slack="5"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/8 "/>
</bind>
</comp>

<comp id="175" class="1004" name="empty_16_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_16/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sext_ln7_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln7/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sext_ln7_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln7_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln7_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln7_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="33" slack="1"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln8_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln8_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln7_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_cast2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln11_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2"/>
<pin id="224" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="j_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add7_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="0"/>
<pin id="238" dir="0" index="1" bw="11" slack="2"/>
<pin id="239" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add7/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln11_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln11_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln11_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11_1/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln11_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="empty_17_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_17/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln12_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sub_ln12_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="1"/>
<pin id="270" dir="0" index="1" bw="11" slack="0"/>
<pin id="271" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln12/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln11_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln12_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln0_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="4"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln0_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="4"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln18_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="3"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="i_3_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3_load/8 "/>
</bind>
</comp>

<comp id="299" class="1004" name="j_2_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2_load/8 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln19_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/8 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln20_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln22_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln18_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln21_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/9 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln22_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/9 "/>
</bind>
</comp>

<comp id="332" class="1004" name="i_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln26_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="2"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/9 "/>
</bind>
</comp>

<comp id="342" class="1004" name="j_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/9 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln24_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="2"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/9 "/>
</bind>
</comp>

<comp id="352" class="1005" name="stop_read_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="2"/>
<pin id="354" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="stop_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="m_read_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2"/>
<pin id="360" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="m_read "/>
</bind>
</comp>

<comp id="364" class="1005" name="start_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="start_read "/>
</bind>
</comp>

<comp id="370" class="1005" name="empty_16_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="2"/>
<pin id="372" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="empty_16 "/>
</bind>
</comp>

<comp id="375" class="1005" name="sext_ln7_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="5"/>
<pin id="377" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln7 "/>
</bind>
</comp>

<comp id="380" class="1005" name="add_ln7_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="33" slack="1"/>
<pin id="382" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln7 "/>
</bind>
</comp>

<comp id="385" class="1005" name="icmp_ln7_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="389" class="1005" name="a_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="1"/>
<pin id="391" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="add_ln7_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln7_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="add7_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="1"/>
<pin id="401" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add7 "/>
</bind>
</comp>

<comp id="404" class="1005" name="sext_ln11_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln11 "/>
</bind>
</comp>

<comp id="409" class="1005" name="sext_ln11_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="1"/>
<pin id="411" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln11_1 "/>
</bind>
</comp>

<comp id="415" class="1005" name="icmp_ln11_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="419" class="1005" name="a_addr_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="1"/>
<pin id="421" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="424" class="1005" name="sub_ln12_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="1"/>
<pin id="426" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln12 "/>
</bind>
</comp>

<comp id="429" class="1005" name="add_ln11_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln11_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="i_3_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="441" class="1005" name="j_2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="icmp_ln18_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="452" class="1005" name="i_3_load_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_3_load "/>
</bind>
</comp>

<comp id="457" class="1005" name="j_2_load_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_2_load "/>
</bind>
</comp>

<comp id="462" class="1005" name="temp_addr_2_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="1"/>
<pin id="464" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_2 "/>
</bind>
</comp>

<comp id="467" class="1005" name="temp_addr_3_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="1"/>
<pin id="469" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_3 "/>
</bind>
</comp>

<comp id="472" class="1005" name="trunc_ln22_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="1"/>
<pin id="474" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="477" class="1005" name="add_ln18_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="85" pin="3"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="112" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="119" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="130" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="97" pin="3"/><net_sink comp="85" pin=1"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="146"><net_src comp="97" pin="7"/><net_sink comp="85" pin=1"/></net>

<net id="156"><net_src comp="150" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="178"><net_src comp="60" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="72" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="66" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="150" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="150" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="215"><net_src comp="150" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="147" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="222" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="225" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="245" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="160" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="160" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="272"><net_src comp="259" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="160" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="28" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="295"><net_src comp="169" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="310"><net_src comp="296" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="315"><net_src comp="169" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="169" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="97" pin="7"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="97" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="328" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="336"><net_src comp="14" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="26" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="60" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="361"><net_src comp="66" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="367"><net_src comp="72" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="373"><net_src comp="175" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="378"><net_src comp="179" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="383"><net_src comp="187" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="388"><net_src comp="197" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="78" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="397"><net_src comp="211" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="402"><net_src comp="236" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="407"><net_src comp="241" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="412"><net_src comp="250" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="418"><net_src comp="254" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="104" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="427"><net_src comp="268" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="432"><net_src comp="273" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="437"><net_src comp="52" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="440"><net_src comp="434" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="444"><net_src comp="56" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="447"><net_src comp="441" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="451"><net_src comp="291" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="296" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="460"><net_src comp="299" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="465"><net_src comp="119" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="470"><net_src comp="130" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="475"><net_src comp="312" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="480"><net_src comp="316" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="169" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {9 }
 - Input state : 
	Port: merge.1 : a | {2 3 5 6 }
	Port: merge.1 : start_r | {1 }
	Port: merge.1 : m | {1 }
	Port: merge.1 : stop | {1 }
  - Chain level:
	State 1
		add_ln7 : 1
	State 2
		i_cast : 1
		icmp_ln7 : 2
		br_ln7 : 3
		trunc_ln8 : 1
		zext_ln8 : 2
		a_addr : 3
		a_load : 4
		add_ln7_1 : 1
	State 3
		temp_addr : 1
		store_ln8 : 2
	State 4
		add_ln5 : 1
		add7 : 2
		sext_ln11 : 1
		sext_ln11_1 : 1
	State 5
		icmp_ln11 : 1
		br_ln11 : 2
		empty_17 : 1
		zext_ln12 : 2
		a_addr_1 : 3
		a_load_1 : 4
		sub_ln12 : 2
		add_ln11_1 : 1
	State 6
		temp_addr_1 : 1
		store_ln12 : 2
	State 7
		store_ln0 : 1
		store_ln0 : 1
	State 8
		icmp_ln18 : 1
		br_ln18 : 2
		zext_ln19 : 1
		temp_addr_2 : 2
		tmp_j : 3
		zext_ln20 : 1
		temp_addr_3 : 2
		tmp_i : 3
		trunc_ln22 : 1
		add_ln18 : 1
	State 9
		icmp_ln21 : 1
		a_addr_2 : 1
		br_ln21 : 2
		store_ln25 : 2
		store_ln26 : 1
		store_ln22 : 2
		store_ln24 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |     add_ln7_fu_187    |    0    |    39   |
|          |    add_ln7_1_fu_211   |    0    |    39   |
|          |        j_fu_225       |    0    |    39   |
|          |     add_ln5_fu_230    |    0    |    11   |
|    add   |      add7_fu_236      |    0    |    11   |
|          |    add_ln11_fu_245    |    0    |    39   |
|          |   add_ln11_1_fu_273   |    0    |    71   |
|          |    add_ln18_fu_316    |    0    |    71   |
|          |       i_4_fu_332      |    0    |    39   |
|          |       j_3_fu_342      |    0    |    39   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln7_fu_197    |    0    |    18   |
|   icmp   |    icmp_ln11_fu_254   |    0    |    29   |
|          |    icmp_ln18_fu_291   |    0    |    29   |
|          |    icmp_ln21_fu_322   |    0    |    18   |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln12_fu_268    |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |  stop_read_read_fu_60 |    0    |    0    |
|   read   |   m_read_read_fu_66   |    0    |    0    |
|          | start_read_read_fu_72 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    empty_16_fu_175    |    0    |    0    |
|          |    trunc_ln8_fu_202   |    0    |    0    |
|   trunc  |   trunc_ln11_fu_222   |    0    |    0    |
|          |    empty_17_fu_259    |    0    |    0    |
|          |   trunc_ln22_fu_312   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    sext_ln7_fu_179    |    0    |    0    |
|          |   sext_ln7_1_fu_183   |    0    |    0    |
|   sext   |     i_cast_fu_193     |    0    |    0    |
|          |    sext_ln11_fu_241   |    0    |    0    |
|          |   sext_ln11_1_fu_250  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln8_fu_206    |    0    |    0    |
|          |     i_cast2_fu_217    |    0    |    0    |
|          |    zext_ln12_fu_263   |    0    |    0    |
|   zext   |   zext_ln12_1_fu_279  |    0    |    0    |
|          |    zext_ln19_fu_302   |    0    |    0    |
|          |    zext_ln20_fu_307   |    0    |    0    |
|          |    zext_ln22_fu_328   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   504   |
|----------|-----------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|temp|    4   |    0   |    0   |
+----+--------+--------+--------+
|Total|    4   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  a_addr_1_reg_419 |   11   |
|   a_addr_reg_389  |   11   |
|    add7_reg_399   |   11   |
| add_ln11_1_reg_429|   64   |
|  add_ln18_reg_477 |   64   |
| add_ln7_1_reg_394 |   32   |
|  add_ln7_reg_380  |   33   |
|  empty_16_reg_370 |   11   |
|  i_3_load_reg_452 |   32   |
|    i_3_reg_434    |   32   |
|     i_reg_147     |   32   |
| icmp_ln11_reg_415 |    1   |
| icmp_ln18_reg_448 |    1   |
|  icmp_ln7_reg_385 |    1   |
|    j_1_reg_157    |   64   |
|  j_2_load_reg_457 |   32   |
|    j_2_reg_441    |   32   |
|     k_reg_166     |   64   |
|   m_read_reg_358  |   32   |
|sext_ln11_1_reg_409|   64   |
| sext_ln11_reg_404 |   64   |
|  sext_ln7_reg_375 |   64   |
| start_read_reg_364|   32   |
| stop_read_reg_352 |   32   |
|  sub_ln12_reg_424 |   11   |
|temp_addr_2_reg_462|   11   |
|temp_addr_3_reg_467|   11   |
| trunc_ln22_reg_472|   11   |
+-------------------+--------+
|       Total       |   860  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   5  |  11  |   55   ||    25   |
| grp_access_fu_85 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_97 |  p0  |   4  |  11  |   44   ||    20   |
| grp_access_fu_97 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   163  ||  6.9485 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   504  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   63   |
|  Register |    -   |    -   |   860  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   860  |   567  |
+-----------+--------+--------+--------+--------+
