{"vcs1":{"timestamp_begin":1680802883.895232984, "rt":0.76, "ut":0.23, "st":0.15}}
{"vcselab":{"timestamp_begin":1680802884.686460322, "rt":0.88, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680802885.586202982, "rt":0.40, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680802883.616370965}
{"VCS_COMP_START_TIME": 1680802883.616370965}
{"VCS_COMP_END_TIME": 1680802886.447266575}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340496}}
{"stitch_vcselab": {"peak_mem": 222604}}
