{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528194820854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528194820859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 13:33:40 2018 " "Processing started: Tue Jun 05 13:33:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528194820859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194820859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_to_vga -c adc_to_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_to_vga -c adc_to_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194820859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528194821448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528194821449 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ADC.v(82) " "Verilog HDL information at ADC.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "ADC.v" "" { Text "D:/Proje/biz/adc_to_vga/ADC.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528194830968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC.v" "" { Text "D:/Proje/biz/adc_to_vga/ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194830970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194830970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file magnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude " "Found entity 1: magnitude" {  } { { "magnitude.v" "" { Text "D:/Proje/biz/adc_to_vga/magnitude.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194830972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194830972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_to_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_to_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_to_vga " "Found entity 1: adc_to_vga" {  } { { "adc_to_vga.v" "" { Text "D:/Proje/biz/adc_to_vga/adc_to_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194830974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194830974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Found entity 1: frequency" {  } { { "frequency.v" "" { Text "D:/Proje/biz/adc_to_vga/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194830976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194830976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "D:/Proje/biz/adc_to_vga/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194830979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194830979 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga.v(93) " "Verilog HDL information at vga.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528194830981 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga.v(119) " "Verilog HDL information at vga.v(119): always construct contains both blocking and non-blocking assignments" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528194830985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194830985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194830985 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC ADC.v(24) " "Verilog HDL Parameter Declaration warning at ADC.v(24): Parameter Declaration in module \"ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.v" "" { Text "D:/Proje/biz/adc_to_vga/ADC.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1528194830986 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC ADC.v(25) " "Verilog HDL Parameter Declaration warning at ADC.v(25): Parameter Declaration in module \"ADC\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.v" "" { Text "D:/Proje/biz/adc_to_vga/ADC.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1528194830986 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.v(88) " "Verilog HDL Instantiation warning at vga.v(88): instance has no name" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 88 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1528194830987 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adc_to_vga.v(25) " "Verilog HDL Instantiation warning at adc_to_vga.v(25): instance has no name" {  } { { "adc_to_vga.v" "" { Text "D:/Proje/biz/adc_to_vga/adc_to_vga.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1528194831119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_to_vga " "Elaborating entity \"adc_to_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528194831191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:system_1 " "Elaborating entity \"ADC\" for hierarchy \"ADC:system_1\"" {  } { { "adc_to_vga.v" "system_1" { Text "D:/Proje/biz/adc_to_vga/adc_to_vga.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528194831193 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ADC.v(19) " "Verilog HDL or VHDL warning at ADC.v(19): object \"temp\" assigned a value but never read" {  } { { "ADC.v" "" { Text "D:/Proje/biz/adc_to_vga/ADC.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528194831194 "|adc_to_vga|ADC:system_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude magnitude:system_2 " "Elaborating entity \"magnitude\" for hierarchy \"magnitude:system_2\"" {  } { { "adc_to_vga.v" "system_2" { Text "D:/Proje/biz/adc_to_vga/adc_to_vga.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528194831195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 magnitude.v(28) " "Verilog HDL assignment warning at magnitude.v(28): truncated value with size 32 to match size of target (14)" {  } { { "magnitude.v" "" { Text "D:/Proje/biz/adc_to_vga/magnitude.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528194831196 "|adc_to_vga|magnitude:system_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency frequency:system_3 " "Elaborating entity \"frequency\" for hierarchy \"frequency:system_3\"" {  } { { "adc_to_vga.v" "system_3" { Text "D:/Proje/biz/adc_to_vga/adc_to_vga.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528194831197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:comb_3 " "Elaborating entity \"vga\" for hierarchy \"vga:comb_3\"" {  } { { "adc_to_vga.v" "comb_3" { Text "D:/Proje/biz/adc_to_vga/adc_to_vga.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528194831199 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vrms_sayi1 vga.v(18) " "Verilog HDL warning at vga.v(18): object vrms_sayi1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 18 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831203 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vrms_sayi2 vga.v(19) " "Verilog HDL warning at vga.v(19): object vrms_sayi2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831203 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v1 vga.v(51) " "Verilog HDL warning at vga.v(51): object v1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831205 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v2 vga.v(51) " "Verilog HDL warning at vga.v(51): object v2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831205 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v3 vga.v(51) " "Verilog HDL warning at vga.v(51): object v3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831205 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v4 vga.v(51) " "Verilog HDL warning at vga.v(51): object v4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831205 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v5 vga.v(51) " "Verilog HDL warning at vga.v(51): object v5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831205 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v6 vga.v(51) " "Verilog HDL warning at vga.v(51): object v6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831205 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v7 vga.v(51) " "Verilog HDL warning at vga.v(51): object v7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831205 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v8 vga.v(51) " "Verilog HDL warning at vga.v(51): object v8 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831205 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S1 vga.v(52) " "Verilog HDL warning at vga.v(52): object S1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831205 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S2 vga.v(52) " "Verilog HDL warning at vga.v(52): object S2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831205 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S3 vga.v(52) " "Verilog HDL warning at vga.v(52): object S3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S4 vga.v(52) " "Verilog HDL warning at vga.v(52): object S4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S5 vga.v(52) " "Verilog HDL warning at vga.v(52): object S5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S6 vga.v(52) " "Verilog HDL warning at vga.v(52): object S6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S7 vga.v(52) " "Verilog HDL warning at vga.v(52): object S7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "t1 vga.v(53) " "Verilog HDL warning at vga.v(53): object t1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "t2 vga.v(53) " "Verilog HDL warning at vga.v(53): object t2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "t3 vga.v(53) " "Verilog HDL warning at vga.v(53): object t3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "t4 vga.v(53) " "Verilog HDL warning at vga.v(53): object t4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "t5 vga.v(53) " "Verilog HDL warning at vga.v(53): object t5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "t6 vga.v(53) " "Verilog HDL warning at vga.v(53): object t6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "t7 vga.v(53) " "Verilog HDL warning at vga.v(53): object t7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g1 vga.v(54) " "Verilog HDL warning at vga.v(54): object g1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g2 vga.v(54) " "Verilog HDL warning at vga.v(54): object g2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g3 vga.v(54) " "Verilog HDL warning at vga.v(54): object g3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g4 vga.v(54) " "Verilog HDL warning at vga.v(54): object g4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831206 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g5 vga.v(54) " "Verilog HDL warning at vga.v(54): object g5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g6 vga.v(54) " "Verilog HDL warning at vga.v(54): object g6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "g7 vga.v(54) " "Verilog HDL warning at vga.v(54): object g7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h1 vga.v(55) " "Verilog HDL warning at vga.v(55): object h1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h2 vga.v(55) " "Verilog HDL warning at vga.v(55): object h2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h3 vga.v(55) " "Verilog HDL warning at vga.v(55): object h3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h4 vga.v(55) " "Verilog HDL warning at vga.v(55): object h4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h5 vga.v(55) " "Verilog HDL warning at vga.v(55): object h5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h6 vga.v(55) " "Verilog HDL warning at vga.v(55): object h6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "h7 vga.v(55) " "Verilog HDL warning at vga.v(55): object h7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y1 vga.v(56) " "Verilog HDL warning at vga.v(56): object y1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y2 vga.v(56) " "Verilog HDL warning at vga.v(56): object y2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y3 vga.v(56) " "Verilog HDL warning at vga.v(56): object y3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y4 vga.v(56) " "Verilog HDL warning at vga.v(56): object y4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y5 vga.v(56) " "Verilog HDL warning at vga.v(56): object y5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y6 vga.v(56) " "Verilog HDL warning at vga.v(56): object y6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831207 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "y7 vga.v(56) " "Verilog HDL warning at vga.v(56): object y7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "l1 vga.v(57) " "Verilog HDL warning at vga.v(57): object l1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "l2 vga.v(57) " "Verilog HDL warning at vga.v(57): object l2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "l3 vga.v(57) " "Verilog HDL warning at vga.v(57): object l3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "l4 vga.v(57) " "Verilog HDL warning at vga.v(57): object l4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "l5 vga.v(57) " "Verilog HDL warning at vga.v(57): object l5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "l6 vga.v(57) " "Verilog HDL warning at vga.v(57): object l6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "l7 vga.v(57) " "Verilog HDL warning at vga.v(57): object l7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u1 vga.v(58) " "Verilog HDL warning at vga.v(58): object u1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u2 vga.v(58) " "Verilog HDL warning at vga.v(58): object u2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u3 vga.v(58) " "Verilog HDL warning at vga.v(58): object u3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u4 vga.v(58) " "Verilog HDL warning at vga.v(58): object u4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u5 vga.v(58) " "Verilog HDL warning at vga.v(58): object u5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u6 vga.v(58) " "Verilog HDL warning at vga.v(58): object u6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u7 vga.v(58) " "Verilog HDL warning at vga.v(58): object u7 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528194831208 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "clk_2 vga.v(64) " "Verilog HDL warning at vga.v(64): initial value for variable clk_2 should be constant" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 64 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1528194831210 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clk_2 vga.v(76) " "Verilog HDL Event Control warning at vga.v(76): posedge or negedge of vector \"clk_2\" depends solely on its least-significant bit" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 76 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1528194831210 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "vga.v(110) " "Verilog HDL Case Statement warning at vga.v(110): case item expression never matches the case expression" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 110 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1528194831211 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "vga.v(111) " "Verilog HDL Case Statement warning at vga.v(111): case item expression never matches the case expression" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 111 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1528194831211 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clk_25 vga.v(119) " "Verilog HDL Event Control warning at vga.v(119): posedge or negedge of vector \"clk_25\" depends solely on its least-significant bit" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 119 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1528194831212 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(202) " "Verilog HDL Case Statement warning at vga.v(202): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 202 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528194831216 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(318) " "Verilog HDL Case Statement warning at vga.v(318): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 318 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528194831219 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(424) " "Verilog HDL Case Statement warning at vga.v(424): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 424 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528194831223 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(538) " "Verilog HDL Case Statement warning at vga.v(538): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 538 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528194831226 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(643) " "Verilog HDL Case Statement warning at vga.v(643): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 643 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528194831229 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(758) " "Verilog HDL Case Statement warning at vga.v(758): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 758 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528194831232 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(861) " "Verilog HDL Case Statement warning at vga.v(861): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 861 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528194831233 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(915) " "Verilog HDL Case Statement warning at vga.v(915): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 915 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528194831236 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1028) " "Verilog HDL Case Statement warning at vga.v(1028): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1028 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528194831239 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1146) " "Verilog HDL Case Statement warning at vga.v(1146): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1146 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528194831241 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1249) " "Verilog HDL Case Statement warning at vga.v(1249): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1249 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528194831244 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(1960) " "Verilog HDL assignment warning at vga.v(1960): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528194831262 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(1963) " "Verilog HDL assignment warning at vga.v(1963): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528194831264 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.v(1970) " "Verilog HDL assignment warning at vga.v(1970): truncated value with size 32 to match size of target (8)" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528194831264 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(1987) " "Verilog HDL assignment warning at vga.v(1987): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 1987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528194831284 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vrms_sayi1 0 vga.v(18) " "Net \"vrms_sayi1\" at vga.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vrms_sayi2 0 vga.v(19) " "Net \"vrms_sayi2\" at vga.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v1 0 vga.v(51) " "Net \"v1\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v2 0 vga.v(51) " "Net \"v2\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v3 0 vga.v(51) " "Net \"v3\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v4 0 vga.v(51) " "Net \"v4\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v5 0 vga.v(51) " "Net \"v5\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v6 0 vga.v(51) " "Net \"v6\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v7 0 vga.v(51) " "Net \"v7\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v8 0 vga.v(51) " "Net \"v8\" at vga.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S1 0 vga.v(52) " "Net \"S1\" at vga.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S2 0 vga.v(52) " "Net \"S2\" at vga.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S3 0 vga.v(52) " "Net \"S3\" at vga.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S4 0 vga.v(52) " "Net \"S4\" at vga.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S5 0 vga.v(52) " "Net \"S5\" at vga.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831321 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S6 0 vga.v(52) " "Net \"S6\" at vga.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S7 0 vga.v(52) " "Net \"S7\" at vga.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t1 0 vga.v(53) " "Net \"t1\" at vga.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t2 0 vga.v(53) " "Net \"t2\" at vga.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t3 0 vga.v(53) " "Net \"t3\" at vga.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t4 0 vga.v(53) " "Net \"t4\" at vga.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t5 0 vga.v(53) " "Net \"t5\" at vga.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t6 0 vga.v(53) " "Net \"t6\" at vga.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t7 0 vga.v(53) " "Net \"t7\" at vga.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g1 0 vga.v(54) " "Net \"g1\" at vga.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g2 0 vga.v(54) " "Net \"g2\" at vga.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g3 0 vga.v(54) " "Net \"g3\" at vga.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g4 0 vga.v(54) " "Net \"g4\" at vga.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g5 0 vga.v(54) " "Net \"g5\" at vga.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g6 0 vga.v(54) " "Net \"g6\" at vga.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "g7 0 vga.v(54) " "Net \"g7\" at vga.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h1 0 vga.v(55) " "Net \"h1\" at vga.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h2 0 vga.v(55) " "Net \"h2\" at vga.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h3 0 vga.v(55) " "Net \"h3\" at vga.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h4 0 vga.v(55) " "Net \"h4\" at vga.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h5 0 vga.v(55) " "Net \"h5\" at vga.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h6 0 vga.v(55) " "Net \"h6\" at vga.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h7 0 vga.v(55) " "Net \"h7\" at vga.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831322 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y1 0 vga.v(56) " "Net \"y1\" at vga.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y2 0 vga.v(56) " "Net \"y2\" at vga.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y3 0 vga.v(56) " "Net \"y3\" at vga.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y4 0 vga.v(56) " "Net \"y4\" at vga.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y5 0 vga.v(56) " "Net \"y5\" at vga.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y6 0 vga.v(56) " "Net \"y6\" at vga.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y7 0 vga.v(56) " "Net \"y7\" at vga.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "l1 0 vga.v(57) " "Net \"l1\" at vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "l2 0 vga.v(57) " "Net \"l2\" at vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "l3 0 vga.v(57) " "Net \"l3\" at vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "l4 0 vga.v(57) " "Net \"l4\" at vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "l5 0 vga.v(57) " "Net \"l5\" at vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "l6 0 vga.v(57) " "Net \"l6\" at vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "l7 0 vga.v(57) " "Net \"l7\" at vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u1 0 vga.v(58) " "Net \"u1\" at vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u2 0 vga.v(58) " "Net \"u2\" at vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u3 0 vga.v(58) " "Net \"u3\" at vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u4 0 vga.v(58) " "Net \"u4\" at vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u5 0 vga.v(58) " "Net \"u5\" at vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u6 0 vga.v(58) " "Net \"u6\" at vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u7 0 vga.v(58) " "Net \"u7\" at vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528194831323 "|adc_to_vga|vga:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator vga:comb_3\|hvsync_generator:comb_331 " "Elaborating entity \"hvsync_generator\" for hierarchy \"vga:comb_3\|hvsync_generator:comb_331\"" {  } { { "vga.v" "comb_331" { Text "D:/Proje/biz/adc_to_vga/vga.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528194831572 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(18) " "Verilog HDL assignment warning at hvsync_generator.v(18): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "D:/Proje/biz/adc_to_vga/hvsync_generator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528194831573 "|adc_to_vga|vga:comb_3|hvsync_generator:comb_100"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hvsync_generator.v(27) " "Verilog HDL assignment warning at hvsync_generator.v(27): truncated value with size 32 to match size of target (9)" {  } { { "hvsync_generator.v" "" { Text "D:/Proje/biz/adc_to_vga/hvsync_generator.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1528194831573 "|adc_to_vga|vga:comb_3|hvsync_generator:comb_100"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div0\"" {  } { { "vga.v" "Div0" { Text "D:/Proje/biz/adc_to_vga/vga.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528194834430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod0\"" {  } { { "vga.v" "Mod0" { Text "D:/Proje/biz/adc_to_vga/vga.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528194834430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div1\"" {  } { { "vga.v" "Div1" { Text "D:/Proje/biz/adc_to_vga/vga.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528194834430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod1\"" {  } { { "vga.v" "Mod1" { Text "D:/Proje/biz/adc_to_vga/vga.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528194834430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div4\"" {  } { { "vga.v" "Div4" { Text "D:/Proje/biz/adc_to_vga/vga.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528194834430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod5\"" {  } { { "vga.v" "Mod5" { Text "D:/Proje/biz/adc_to_vga/vga.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528194834430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div3\"" {  } { { "vga.v" "Div3" { Text "D:/Proje/biz/adc_to_vga/vga.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528194834430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod4\"" {  } { { "vga.v" "Mod4" { Text "D:/Proje/biz/adc_to_vga/vga.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528194834430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Div2\"" {  } { { "vga.v" "Div2" { Text "D:/Proje/biz/adc_to_vga/vga.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528194834430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod3\"" {  } { { "vga.v" "Mod3" { Text "D:/Proje/biz/adc_to_vga/vga.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528194834430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:comb_3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:comb_3\|Mod2\"" {  } { { "vga.v" "Mod2" { Text "D:/Proje/biz/adc_to_vga/vga.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528194834430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "frequency:system_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"frequency:system_3\|Div0\"" {  } { { "frequency.v" "Div0" { Text "D:/Proje/biz/adc_to_vga/frequency.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528194834430 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528194834430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Div0\"" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528194834477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Div0 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834477 ""}  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528194834477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194834523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194834523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194834536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194834536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194834551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194834551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Mod0\"" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528194834561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Mod0 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834561 ""}  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528194834561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194834607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194834607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Div4\"" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528194834632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Div4 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834632 ""}  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528194834632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_divide_tcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194834677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194834677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194834691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194834691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/alt_u_div_c2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194834713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194834713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Mod5\"" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528194834725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Mod5 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834725 ""}  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528194834725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_divide_j3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194834770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194834770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194834783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194834783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194834802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194834802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Div3\"" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528194834814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Div3 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834814 ""}  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528194834814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_divide_jbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194834861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194834861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194834874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194834874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194834894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194834894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:comb_3\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga:comb_3\|lpm_divide:Div2\"" {  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528194834914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:comb_3\|lpm_divide:Div2 " "Instantiated megafunction \"vga:comb_3\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834914 ""}  } { { "vga.v" "" { Text "D:/Proje/biz/adc_to_vga/vga.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528194834914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194834960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194834960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frequency:system_3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"frequency:system_3\|lpm_divide:Div0\"" {  } { { "frequency.v" "" { Text "D:/Proje/biz/adc_to_vga/frequency.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528194834987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frequency:system_3\|lpm_divide:Div0 " "Instantiated megafunction \"frequency:system_3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528194834987 ""}  } { { "frequency.v" "" { Text "D:/Proje/biz/adc_to_vga/frequency.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528194834987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_divide_rqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194835034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194835034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194835050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194835050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194835132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194835132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Proje/biz/adc_to_vga/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528194835166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194835166 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1528194835998 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528194843239 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528194848346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proje/biz/adc_to_vga/output_files/adc_to_vga.map.smsg " "Generated suppressed messages file D:/Proje/biz/adc_to_vga/output_files/adc_to_vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194848527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528194849491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528194849491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6513 " "Implemented 6513 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528194850148 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528194850148 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6380 " "Implemented 6380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528194850148 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "94 " "Implemented 94 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1528194850148 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528194850148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528194850244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 13:34:10 2018 " "Processing ended: Tue Jun 05 13:34:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528194850244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528194850244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528194850244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528194850244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1528194851693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528194851698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 13:34:11 2018 " "Processing started: Tue Jun 05 13:34:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528194851698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528194851698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adc_to_vga -c adc_to_vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off adc_to_vga -c adc_to_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528194851698 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1528194851825 ""}
{ "Info" "0" "" "Project  = adc_to_vga" {  } {  } 0 0 "Project  = adc_to_vga" 0 0 "Fitter" 0 0 1528194851825 ""}
{ "Info" "0" "" "Revision = adc_to_vga" {  } {  } 0 0 "Revision = adc_to_vga" 0 0 "Fitter" 0 0 1528194851825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1528194852158 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1528194852159 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adc_to_vga 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"adc_to_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528194852250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528194852299 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528194852299 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528194852851 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528194852878 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528194853309 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1528194866722 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 159 global CLKCTRL_G6 " "clock~inputCLKENA0 with 159 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528194866885 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1528194866885 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528194866886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528194867031 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528194867033 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528194867035 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528194867037 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adc_to_vga.sdc " "Synopsys Design Constraints File file not found: 'adc_to_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528194867896 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528194867896 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1528194867951 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1528194867952 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528194867952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528194868047 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528194868049 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528194868217 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 DSP block " "Packed 24 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1528194868220 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "12 " "Created 12 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1528194868220 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528194868220 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528194868544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528194874516 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1528194875164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528194886102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528194899938 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528194908205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528194908205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528194909906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "D:/Proje/biz/adc_to_vga/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1528194918987 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528194918987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1528194941493 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528194941493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528194941499 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.33 " "Total time spent on timing analysis during the Fitter is 5.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1528194950911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528194951010 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528194954295 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528194954298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528194957394 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528194966030 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proje/biz/adc_to_vga/output_files/adc_to_vga.fit.smsg " "Generated suppressed messages file D:/Proje/biz/adc_to_vga/output_files/adc_to_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528194966860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6672 " "Peak virtual memory: 6672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528194969993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 13:36:09 2018 " "Processing ended: Tue Jun 05 13:36:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528194969993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528194969993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:48 " "Total CPU time (on all processors): 00:04:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528194969993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528194969993 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528194971246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528194971250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 13:36:11 2018 " "Processing started: Tue Jun 05 13:36:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528194971250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528194971250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adc_to_vga -c adc_to_vga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off adc_to_vga -c adc_to_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528194971251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1528194972658 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528194980449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528194981022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 13:36:21 2018 " "Processing ended: Tue Jun 05 13:36:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528194981022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528194981022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528194981022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528194981022 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528194981777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528194982330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528194982333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 13:36:22 2018 " "Processing started: Tue Jun 05 13:36:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528194982333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194982333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta adc_to_vga -c adc_to_vga " "Command: quartus_sta adc_to_vga -c adc_to_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194982333 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1528194982464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194983881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194983881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194983930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194983930 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adc_to_vga.sdc " "Synopsys Design Constraints File file not found: 'adc_to_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194985008 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194985008 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC:system_1\|clk ADC:system_1\|clk " "create_clock -period 1.000 -name ADC:system_1\|clk ADC:system_1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528194985023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528194985023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:comb_3\|clk_25\[0\] vga:comb_3\|clk_25\[0\] " "create_clock -period 1.000 -name vga:comb_3\|clk_25\[0\] vga:comb_3\|clk_25\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528194985023 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194985023 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194985050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194985074 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528194985075 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528194985089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528194985343 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194985343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -72.521 " "Worst-case setup slack is -72.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -72.521           -1622.135 clock  " "  -72.521           -1622.135 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.173            -407.386 vga:comb_3\|clk_25\[0\]  " "  -23.173            -407.386 vga:comb_3\|clk_25\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.540             -62.527 ADC:system_1\|clk  " "   -1.540             -62.527 ADC:system_1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194985399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.241 " "Worst-case hold slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 clock  " "    0.241               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 ADC:system_1\|clk  " "    0.649               0.000 ADC:system_1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.696               0.000 vga:comb_3\|clk_25\[0\]  " "    0.696               0.000 vga:comb_3\|clk_25\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194985451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194985474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194985490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -142.161 clock  " "   -2.225            -142.161 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -40.228 vga:comb_3\|clk_25\[0\]  " "   -0.394             -40.228 vga:comb_3\|clk_25\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -26.688 ADC:system_1\|clk  " "   -0.394             -26.688 ADC:system_1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194985519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194985519 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528194985577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194985626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194989448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194989842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528194989952 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194989952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -74.698 " "Worst-case setup slack is -74.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194989970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194989970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -74.698           -1622.394 clock  " "  -74.698           -1622.394 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194989970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.965            -403.449 vga:comb_3\|clk_25\[0\]  " "  -23.965            -403.449 vga:comb_3\|clk_25\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194989970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.566             -58.849 ADC:system_1\|clk  " "   -1.566             -58.849 ADC:system_1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194989970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194989970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.006 " "Worst-case hold slack is 0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194990008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194990008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 clock  " "    0.006               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194990008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 ADC:system_1\|clk  " "    0.631               0.000 ADC:system_1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194990008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 vga:comb_3\|clk_25\[0\]  " "    0.689               0.000 vga:comb_3\|clk_25\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194990008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194990008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194990031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194990053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194990080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194990080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -150.598 clock  " "   -2.225            -150.598 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194990080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -39.933 vga:comb_3\|clk_25\[0\]  " "   -0.394             -39.933 vga:comb_3\|clk_25\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194990080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -26.226 ADC:system_1\|clk  " "   -0.394             -26.226 ADC:system_1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194990080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194990080 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528194990114 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194990304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194994098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194994533 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528194994547 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194994547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -39.140 " "Worst-case setup slack is -39.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.140            -871.884 clock  " "  -39.140            -871.884 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.864            -222.568 vga:comb_3\|clk_25\[0\]  " "  -11.864            -222.568 vga:comb_3\|clk_25\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.805             -26.124 ADC:system_1\|clk  " "   -0.805             -26.124 ADC:system_1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194994598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.098 " "Worst-case hold slack is -0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098              -0.908 clock  " "   -0.098              -0.908 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 ADC:system_1\|clk  " "    0.325               0.000 ADC:system_1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 vga:comb_3\|clk_25\[0\]  " "    0.385               0.000 vga:comb_3\|clk_25\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194994648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194994664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194994683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -55.893 clock  " "   -1.702             -55.893 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131              -2.146 vga:comb_3\|clk_25\[0\]  " "   -0.131              -2.146 vga:comb_3\|clk_25\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 ADC:system_1\|clk  " "    0.043               0.000 ADC:system_1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194994702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194994702 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528194994753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194995143 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528194995156 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194995156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.180 " "Worst-case setup slack is -37.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.180            -790.957 clock  " "  -37.180            -790.957 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.264            -199.722 vga:comb_3\|clk_25\[0\]  " "  -11.264            -199.722 vga:comb_3\|clk_25\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.652             -21.022 ADC:system_1\|clk  " "   -0.652             -21.022 ADC:system_1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194995167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.273 " "Worst-case hold slack is -0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273              -8.308 clock  " "   -0.273              -8.308 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 ADC:system_1\|clk  " "    0.302               0.000 ADC:system_1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 vga:comb_3\|clk_25\[0\]  " "    0.344               0.000 vga:comb_3\|clk_25\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194995199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194995224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194995254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -55.790 clock  " "   -1.702             -55.790 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.487 vga:comb_3\|clk_25\[0\]  " "   -0.071              -0.487 vga:comb_3\|clk_25\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 ADC:system_1\|clk  " "    0.077               0.000 ADC:system_1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528194995265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194995265 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194997070 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194997084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5249 " "Peak virtual memory: 5249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528194997327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 13:36:37 2018 " "Processing ended: Tue Jun 05 13:36:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528194997327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528194997327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528194997327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194997327 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 159 s " "Quartus Prime Full Compilation was successful. 0 errors, 159 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528194998156 ""}
