

================================================================
== Vitis HLS Report for 'epnp_Pipeline_VITIS_LOOP_65_11'
================================================================
* Date:           Tue Apr  4 19:45:30 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  31.444 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  1.140 us|  1.140 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_11  |       17|       17|        10|          2|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      71|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    27|        0|    1741|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     409|    -|
|Register             |        -|     -|      604|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    27|      604|    2253|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |fadd_32ns_32ns_32_1_full_dsp_1_U293      |fadd_32ns_32ns_32_1_full_dsp_1      |        0|   2|  0|  226|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U294      |fadd_32ns_32ns_32_1_full_dsp_1      |        0|   2|  0|  226|    0|
    |faddfsub_32ns_32ns_32_1_full_dsp_1_U292  |faddfsub_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |faddfsub_32ns_32ns_32_1_full_dsp_1_U295  |faddfsub_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U297       |fmul_32ns_32ns_32_1_max_dsp_1       |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U298       |fmul_32ns_32ns_32_1_max_dsp_1       |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U299       |fmul_32ns_32ns_32_1_max_dsp_1       |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U300       |fmul_32ns_32ns_32_1_max_dsp_1       |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U301       |fmul_32ns_32ns_32_1_max_dsp_1       |        0|   3|  0|   77|    0|
    |fsub_32ns_32ns_32_1_full_dsp_1_U291      |fsub_32ns_32ns_32_1_full_dsp_1      |        0|   2|  0|  226|    0|
    |fsub_32ns_32ns_32_1_full_dsp_1_U296      |fsub_32ns_32ns_32_1_full_dsp_1      |        0|   2|  0|  226|    0|
    +-----------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |Total                                    |                                    |        0|  27|  0| 1741|    0|
    +-----------------------------------------+------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln65_fu_327_p2   |         +|   0|  0|  10|           3|           1|
    |empty_181_fu_360_p2  |         +|   0|  0|  12|           4|           1|
    |empty_182_fu_376_p2  |         +|   0|  0|  12|           4|           2|
    |empty_180_fu_349_p2  |         -|   0|  0|  12|           4|           4|
    |icmp_ln65_fu_321_p2  |      icmp|   0|  0|   8|           3|           3|
    |or_ln69_1_fu_404_p2  |        or|   0|  0|   5|           5|           2|
    |or_ln69_2_fu_415_p2  |        or|   0|  0|   5|           5|           2|
    |or_ln69_fu_393_p2    |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  71|          34|          18|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |alphas_address0          |  14|          3|    5|         15|
    |alphas_address1          |  14|          3|    5|         15|
    |alphas_d0                |  14|          3|   32|         96|
    |alphas_d1                |  14|          3|   32|         96|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_21    |   9|          2|    3|          6|
    |grp_fu_224_p0            |  14|          3|   32|         96|
    |grp_fu_224_p1            |  14|          3|   32|         96|
    |grp_fu_229_opcode        |  14|          3|    2|          6|
    |grp_fu_229_p0            |  14|          3|   32|         96|
    |grp_fu_229_p1            |  14|          3|   32|         96|
    |grp_fu_235_p0            |  14|          3|   32|         96|
    |grp_fu_239_p0            |  14|          3|   32|         96|
    |grp_fu_239_p1            |  14|          3|   32|         96|
    |grp_fu_245_opcode        |  14|          3|    2|          6|
    |grp_fu_245_p0            |  14|          3|   32|         96|
    |grp_fu_245_p1            |  14|          3|   32|         96|
    |grp_fu_250_p0            |  14|          3|   32|         96|
    |grp_fu_250_p1            |  14|          3|   32|         96|
    |grp_fu_255_p0            |  14|          3|   32|         96|
    |grp_fu_259_p0            |  14|          3|   32|         96|
    |grp_fu_259_p1            |  14|          3|   32|         96|
    |grp_fu_263_p0            |  14|          3|   32|         96|
    |grp_fu_263_p1            |  14|          3|   32|         96|
    |grp_fu_267_p0            |  14|          3|   32|         96|
    |grp_fu_267_p1            |  14|          3|   32|         96|
    |i_fu_74                  |   9|          2|    3|          6|
    |pws_address0             |  14|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 409|         88|  668|       1995|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add25_reg_558                     |  32|   0|   32|          0|
    |add41_1_reg_563                   |  32|   0|   32|          0|
    |add41_2_reg_568                   |  32|   0|   32|          0|
    |add41_2_reg_568_pp0_iter3_reg     |  32|   0|   32|          0|
    |add_reg_542                       |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_180_reg_505                 |   4|   0|    4|          0|
    |i_21_reg_496                      |   3|   0|    3|          0|
    |i_21_reg_496_pp0_iter1_reg        |   3|   0|    3|          0|
    |i_fu_74                           |   3|   0|    3|          0|
    |icmp_ln65_reg_501                 |   1|   0|    1|          0|
    |mul40_2_reg_537                   |  32|   0|   32|          0|
    |mul41_1_reg_532                   |  32|   0|   32|          0|
    |mul42_2_reg_547                   |  32|   0|   32|          0|
    |reg_275                           |  32|   0|   32|          0|
    |reg_284                           |  32|   0|   32|          0|
    |reg_290                           |  32|   0|   32|          0|
    |reg_295                           |  32|   0|   32|          0|
    |reg_301                           |  32|   0|   32|          0|
    |reg_307                           |  32|   0|   32|          0|
    |sub1_reg_573                      |  32|   0|   32|          0|
    |sub5_reg_525                      |  32|   0|   32|          0|
    |tmp_s_reg_552                     |   3|   0|    5|          2|
    |tmp_s_reg_552                     |  64|  32|    5|          2|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 604|  32|  547|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_65_11|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_65_11|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_65_11|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_65_11|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_65_11|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_65_11|  return value|
|pws_address0     |  out|    4|   ap_memory|                             pws|         array|
|pws_ce0          |  out|    1|   ap_memory|                             pws|         array|
|pws_q0           |   in|   32|   ap_memory|                             pws|         array|
|pws_address1     |  out|    4|   ap_memory|                             pws|         array|
|pws_ce1          |  out|    1|   ap_memory|                             pws|         array|
|pws_q1           |   in|   32|   ap_memory|                             pws|         array|
|alphas_address0  |  out|    5|   ap_memory|                          alphas|         array|
|alphas_ce0       |  out|    1|   ap_memory|                          alphas|         array|
|alphas_we0       |  out|    1|   ap_memory|                          alphas|         array|
|alphas_d0        |  out|   32|   ap_memory|                          alphas|         array|
|alphas_address1  |  out|    5|   ap_memory|                          alphas|         array|
|alphas_ce1       |  out|    1|   ap_memory|                          alphas|         array|
|alphas_we1       |  out|    1|   ap_memory|                          alphas|         array|
|alphas_d1        |  out|   32|   ap_memory|                          alphas|         array|
|cws_load_5       |   in|   32|     ap_none|                      cws_load_5|        scalar|
|cws_load_6       |   in|   32|     ap_none|                      cws_load_6|        scalar|
|cws_load_7       |   in|   32|     ap_none|                      cws_load_7|        scalar|
|CC_inv_load      |   in|   32|     ap_none|                     CC_inv_load|        scalar|
|CC_inv_load_1    |   in|   32|     ap_none|                   CC_inv_load_1|        scalar|
|CC_inv_load_2    |   in|   32|     ap_none|                   CC_inv_load_2|        scalar|
|CC_inv_load_3    |   in|   32|     ap_none|                   CC_inv_load_3|        scalar|
|CC_inv_load_4    |   in|   32|     ap_none|                   CC_inv_load_4|        scalar|
|CC_inv_load_5    |   in|   32|     ap_none|                   CC_inv_load_5|        scalar|
|CC_inv_load_6    |   in|   32|     ap_none|                   CC_inv_load_6|        scalar|
|CC_inv_load_7    |   in|   32|     ap_none|                   CC_inv_load_7|        scalar|
|CC_inv_load_8    |   in|   32|     ap_none|                   CC_inv_load_8|        scalar|
+-----------------+-----+-----+------------+--------------------------------+--------------+

