<stg><name>(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2</name>


<trans_list>

<trans id="174" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %residual_loop_index7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="residual_loop_index7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %gamma_ram

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %trunc_ln96_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln96_1

]]></Node>
<StgValue><ssdm name="trunc_ln96_1_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %trunc_ln_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %sub_ln96_cast_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sub_ln96_cast

]]></Node>
<StgValue><ssdm name="sub_ln96_cast_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %add_ln96_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln96

]]></Node>
<StgValue><ssdm name="add_ln96_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
newFuncRoot:6 %sext_ln96_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %sext_ln96

]]></Node>
<StgValue><ssdm name="sext_ln96_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:7 %trunc_ln96_3_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %trunc_ln96_3

]]></Node>
<StgValue><ssdm name="trunc_ln96_3_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="34" op_0_bw="33">
<![CDATA[
newFuncRoot:8 %sext_ln96_cast = sext i33 %sext_ln96_read

]]></Node>
<StgValue><ssdm name="sext_ln96_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %gamma_ram, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ln_paras, void @empty_22, i32 0, i32 0, void @empty_13, i32 32, i32 8, void @empty_32, void @empty_33, void @empty_13, i32 64, i32 1, i32 64, i32 64, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i5 0, i5 %residual_loop_index7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %loop-memcpy-residual5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
loop-memcpy-residual5:0 %residual_loop_index7_load = load i5 %residual_loop_index7

]]></Node>
<StgValue><ssdm name="residual_loop_index7_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="34" op_0_bw="5">
<![CDATA[
loop-memcpy-residual5:1 %residual_loop_index7_cast11 = zext i5 %residual_loop_index7_load

]]></Node>
<StgValue><ssdm name="residual_loop_index7_cast11"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
loop-memcpy-residual5:5 %tmp = add i34 %sext_ln96_cast, i34 %residual_loop_index7_cast11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="34">
<![CDATA[
loop-memcpy-residual5:6 %tmp_cast = sext i34 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-residual5:7 %empty_248 = add i64 %tmp_cast, i64 %add_ln96_read

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-residual5:8 %p_cast4 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %empty_248, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-residual5:29 %empty_254 = add i5 %residual_loop_index7_load, i5 1

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-residual5:30 %exitcond8 = icmp_eq  i5 %empty_254, i5 %trunc_ln96_1_read

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-residual5:32 %br_ln0 = br i1 %exitcond8, void %loop-memcpy-residual5.loop-memcpy-residual5_crit_edge, void %post-loop-memcpy-expansion2.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-residual5.loop-memcpy-residual5_crit_edge:0 %store_ln0 = store i5 %empty_254, i5 %residual_loop_index7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual5.loop-memcpy-residual5_crit_edge:1 %br_ln0 = br void %loop-memcpy-residual5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="59">
<![CDATA[
loop-memcpy-residual5:9 %p_cast4_cast = sext i59 %p_cast4

]]></Node>
<StgValue><ssdm name="p_cast4_cast"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
loop-memcpy-residual5:10 %ln_paras_addr = getelementptr i256 %ln_paras, i64 %p_cast4_cast

]]></Node>
<StgValue><ssdm name="ln_paras_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="38" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="71" st_id="3" stage="37" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="72" st_id="4" stage="36" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="73" st_id="5" stage="35" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="74" st_id="6" stage="34" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="75" st_id="7" stage="33" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="76" st_id="8" stage="32" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="77" st_id="9" stage="31" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="78" st_id="10" stage="30" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="79" st_id="11" stage="29" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="80" st_id="12" stage="28" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="81" st_id="13" stage="27" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="82" st_id="14" stage="26" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="83" st_id="15" stage="25" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="84" st_id="16" stage="24" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="85" st_id="17" stage="23" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="86" st_id="18" stage="22" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="87" st_id="19" stage="21" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="88" st_id="20" stage="20" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="89" st_id="21" stage="19" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="90" st_id="22" stage="18" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="91" st_id="23" stage="17" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="92" st_id="24" stage="16" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="93" st_id="25" stage="15" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="94" st_id="26" stage="14" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="95" st_id="27" stage="13" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="96" st_id="28" stage="12" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="97" st_id="29" stage="11" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="98" st_id="30" stage="10" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="99" st_id="31" stage="9" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="100" st_id="32" stage="8" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="101" st_id="33" stage="7" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="102" st_id="34" stage="6" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="103" st_id="35" stage="5" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="104" st_id="36" stage="4" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="105" st_id="37" stage="3" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="106" st_id="38" stage="2" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="107" st_id="39" stage="1" lat="38">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
loop-memcpy-residual5:11 %ln_paras_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %ln_paras_addr, i32 1

]]></Node>
<StgValue><ssdm name="ln_paras_load_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="108" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
loop-memcpy-residual5:12 %ln_paras_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %ln_paras_addr

]]></Node>
<StgValue><ssdm name="ln_paras_addr_read"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="109" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="5">
<![CDATA[
loop-memcpy-residual5:2 %residual_loop_index7_cast = zext i5 %residual_loop_index7_load

]]></Node>
<StgValue><ssdm name="residual_loop_index7_cast"/></StgValue>
</operation>

<operation id="110" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-residual5:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="111" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
loop-memcpy-residual5:4 %empty = add i14 %trunc_ln96_3_read, i14 %residual_loop_index7_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="112" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-residual5:13 %tmp1 = add i5 %sub_ln96_cast_read, i5 %residual_loop_index7_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="113" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-residual5:14 %empty_249 = add i5 %tmp1, i5 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="114" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
loop-memcpy-residual5:15 %tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_249, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="115" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="256" op_0_bw="8">
<![CDATA[
loop-memcpy-residual5:16 %p_cast19 = zext i8 %tmp_3

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="116" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
loop-memcpy-residual5:17 %empty_250 = lshr i256 %ln_paras_addr_read, i256 %p_cast19

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="117" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="256">
<![CDATA[
loop-memcpy-residual5:18 %empty_251 = trunc i256 %empty_250

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="118" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="256" op_0_bw="8">
<![CDATA[
loop-memcpy-residual5:19 %p_cast6_cast = zext i8 %empty_251

]]></Node>
<StgValue><ssdm name="p_cast6_cast"/></StgValue>
</operation>

<operation id="119" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
loop-memcpy-residual5:20 %p_cast20 = zext i5 %tmp1

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="120" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual5:21 %empty_252 = shl i32 1, i32 %p_cast20

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="121" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
loop-memcpy-residual5:22 %tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tmp1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="122" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="8">
<![CDATA[
loop-memcpy-residual5:23 %p_cast21 = zext i8 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="123" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
loop-memcpy-residual5:24 %empty_253 = shl i256 %p_cast6_cast, i256 %p_cast21

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="124" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-residual5:25 %tmp_5 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %empty, i32 5, i32 13

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="125" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="9">
<![CDATA[
loop-memcpy-residual5:26 %p_cast8_cast = zext i9 %tmp_5

]]></Node>
<StgValue><ssdm name="p_cast8_cast"/></StgValue>
</operation>

<operation id="126" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-residual5:27 %gamma_ram_addr = getelementptr i256 %gamma_ram, i64 0, i64 %p_cast8_cast

]]></Node>
<StgValue><ssdm name="gamma_ram_addr"/></StgValue>
</operation>

<operation id="127" st_id="41" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="256" op_3_bw="32">
<![CDATA[
loop-memcpy-residual5:28 %store_ln0 = store void @_ssdm_op_Write.bram.p0i256, i9 %gamma_ram_addr, i256 %empty_253, i32 %empty_252

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="128" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-residual5:31 %empty_255 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 31, i64 0

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="129" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
post-loop-memcpy-expansion2.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
