--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf

Design file:              mips.ncd
Physical constraint file: mips.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
dip_switch0<0>|    4.064(R)|      SLOW  |   -1.877(R)|      FAST  |clk               |   0.000|
dip_switch0<1>|    4.017(R)|      SLOW  |   -1.910(R)|      FAST  |clk               |   0.000|
dip_switch0<2>|    3.290(R)|      SLOW  |   -1.503(R)|      FAST  |clk               |   0.000|
dip_switch0<3>|    3.754(R)|      SLOW  |   -1.768(R)|      FAST  |clk               |   0.000|
dip_switch0<4>|    3.408(R)|      SLOW  |   -1.574(R)|      FAST  |clk               |   0.000|
dip_switch0<5>|    3.537(R)|      SLOW  |   -1.611(R)|      FAST  |clk               |   0.000|
dip_switch0<6>|    3.071(R)|      SLOW  |   -1.332(R)|      FAST  |clk               |   0.000|
dip_switch0<7>|    3.449(R)|      SLOW  |   -1.538(R)|      FAST  |clk               |   0.000|
dip_switch1<0>|    5.753(R)|      SLOW  |   -2.980(R)|      FAST  |clk               |   0.000|
dip_switch1<1>|    6.069(R)|      SLOW  |   -3.257(R)|      FAST  |clk               |   0.000|
dip_switch1<2>|    6.547(R)|      SLOW  |   -3.398(R)|      FAST  |clk               |   0.000|
dip_switch1<3>|    5.813(R)|      SLOW  |   -3.094(R)|      FAST  |clk               |   0.000|
dip_switch1<4>|    5.872(R)|      SLOW  |   -3.063(R)|      FAST  |clk               |   0.000|
dip_switch1<5>|    5.570(R)|      SLOW  |   -2.971(R)|      FAST  |clk               |   0.000|
dip_switch1<6>|    5.821(R)|      SLOW  |   -3.029(R)|      FAST  |clk               |   0.000|
dip_switch1<7>|    5.839(R)|      SLOW  |   -3.136(R)|      FAST  |clk               |   0.000|
dip_switch2<0>|    5.288(R)|      SLOW  |   -2.624(R)|      FAST  |clk               |   0.000|
dip_switch2<1>|    5.180(R)|      SLOW  |   -2.522(R)|      FAST  |clk               |   0.000|
dip_switch2<2>|    5.210(R)|      SLOW  |   -2.567(R)|      FAST  |clk               |   0.000|
dip_switch2<3>|    4.505(R)|      SLOW  |   -2.125(R)|      FAST  |clk               |   0.000|
dip_switch2<4>|    4.287(R)|      SLOW  |   -2.101(R)|      FAST  |clk               |   0.000|
dip_switch2<5>|    4.258(R)|      SLOW  |   -2.008(R)|      FAST  |clk               |   0.000|
dip_switch2<6>|    4.553(R)|      SLOW  |   -2.227(R)|      FAST  |clk               |   0.000|
dip_switch2<7>|    4.659(R)|      SLOW  |   -2.169(R)|      FAST  |clk               |   0.000|
dip_switch3<0>|    4.123(R)|      SLOW  |   -1.896(R)|      FAST  |clk               |   0.000|
dip_switch3<1>|    3.950(R)|      SLOW  |   -1.833(R)|      FAST  |clk               |   0.000|
dip_switch3<2>|    3.655(R)|      SLOW  |   -1.624(R)|      FAST  |clk               |   0.000|
dip_switch3<3>|    3.722(R)|      SLOW  |   -1.713(R)|      FAST  |clk               |   0.000|
dip_switch3<4>|    4.007(R)|      SLOW  |   -1.840(R)|      FAST  |clk               |   0.000|
dip_switch3<5>|    4.005(R)|      SLOW  |   -1.894(R)|      FAST  |clk               |   0.000|
dip_switch3<6>|    3.901(R)|      SLOW  |   -1.796(R)|      FAST  |clk               |   0.000|
dip_switch3<7>|    3.963(R)|      SLOW  |   -1.850(R)|      FAST  |clk               |   0.000|
dip_switch4<0>|    5.367(R)|      SLOW  |   -2.796(R)|      FAST  |clk               |   0.000|
dip_switch4<1>|    5.375(R)|      SLOW  |   -2.825(R)|      FAST  |clk               |   0.000|
dip_switch4<2>|    5.831(R)|      SLOW  |   -3.028(R)|      FAST  |clk               |   0.000|
dip_switch4<3>|    5.230(R)|      SLOW  |   -2.756(R)|      FAST  |clk               |   0.000|
dip_switch4<4>|    5.755(R)|      SLOW  |   -2.989(R)|      FAST  |clk               |   0.000|
dip_switch4<5>|    5.507(R)|      SLOW  |   -2.912(R)|      FAST  |clk               |   0.000|
dip_switch4<6>|    6.569(R)|      SLOW  |   -3.430(R)|      FAST  |clk               |   0.000|
dip_switch4<7>|    5.353(R)|      SLOW  |   -2.843(R)|      FAST  |clk               |   0.000|
dip_switch5<0>|    6.324(R)|      SLOW  |   -3.220(R)|      FAST  |clk               |   0.000|
dip_switch5<1>|    5.662(R)|      SLOW  |   -3.018(R)|      FAST  |clk               |   0.000|
dip_switch5<2>|    5.716(R)|      SLOW  |   -2.937(R)|      FAST  |clk               |   0.000|
dip_switch5<3>|    5.619(R)|      SLOW  |   -3.004(R)|      FAST  |clk               |   0.000|
dip_switch5<4>|    5.823(R)|      SLOW  |   -3.018(R)|      FAST  |clk               |   0.000|
dip_switch5<5>|    5.361(R)|      SLOW  |   -2.792(R)|      FAST  |clk               |   0.000|
dip_switch5<6>|    5.553(R)|      SLOW  |   -2.893(R)|      FAST  |clk               |   0.000|
dip_switch5<7>|    5.352(R)|      SLOW  |   -2.838(R)|      FAST  |clk               |   0.000|
dip_switch6<0>|    5.312(R)|      SLOW  |   -2.726(R)|      FAST  |clk               |   0.000|
dip_switch6<1>|    4.681(R)|      SLOW  |   -2.433(R)|      FAST  |clk               |   0.000|
dip_switch6<2>|    5.078(R)|      SLOW  |   -2.583(R)|      FAST  |clk               |   0.000|
dip_switch6<3>|    5.094(R)|      SLOW  |   -2.664(R)|      FAST  |clk               |   0.000|
dip_switch6<4>|    5.220(R)|      SLOW  |   -2.646(R)|      FAST  |clk               |   0.000|
dip_switch6<5>|    5.161(R)|      SLOW  |   -2.721(R)|      FAST  |clk               |   0.000|
dip_switch6<6>|    5.483(R)|      SLOW  |   -2.742(R)|      FAST  |clk               |   0.000|
dip_switch6<7>|    5.243(R)|      SLOW  |   -2.769(R)|      FAST  |clk               |   0.000|
dip_switch7<0>|    2.465(R)|      SLOW  |   -0.974(R)|      FAST  |clk               |   0.000|
dip_switch7<1>|    2.978(R)|      SLOW  |   -1.213(R)|      FAST  |clk               |   0.000|
dip_switch7<2>|    2.649(R)|      SLOW  |   -1.120(R)|      FAST  |clk               |   0.000|
dip_switch7<3>|    2.794(R)|      SLOW  |   -1.116(R)|      FAST  |clk               |   0.000|
dip_switch7<4>|    2.600(R)|      SLOW  |   -1.069(R)|      FAST  |clk               |   0.000|
dip_switch7<5>|    2.525(R)|      SLOW  |   -0.949(R)|      FAST  |clk               |   0.000|
dip_switch7<6>|    2.358(R)|      SLOW  |   -0.922(R)|      FAST  |clk               |   0.000|
dip_switch7<7>|    2.579(R)|      SLOW  |   -0.987(R)|      FAST  |clk               |   0.000|
sys_rstn      |   17.469(R)|      SLOW  |   -2.006(R)|      FAST  |clk               |   0.000|
uart_rxd2     |    7.183(R)|      SLOW  |   -2.803(R)|      FAST  |clk               |   0.000|
user_key<0>   |    8.325(R)|      SLOW  |   -4.248(R)|      FAST  |clk               |   0.000|
user_key<1>   |    7.738(R)|      SLOW  |   -3.655(R)|      FAST  |clk               |   0.000|
user_key<2>   |    7.610(R)|      SLOW  |   -3.943(R)|      FAST  |clk               |   0.000|
user_key<3>   |    7.792(R)|      SLOW  |   -4.093(R)|      FAST  |clk               |   0.000|
user_key<4>   |    7.539(R)|      SLOW  |   -3.933(R)|      FAST  |clk               |   0.000|
user_key<5>   |    7.748(R)|      SLOW  |   -3.674(R)|      FAST  |clk               |   0.000|
user_key<6>   |    7.361(R)|      SLOW  |   -3.657(R)|      FAST  |clk               |   0.000|
user_key<7>   |    7.316(R)|      SLOW  |   -3.748(R)|      FAST  |clk               |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock clk_in to Pad
--------------------+-----------------+------------+-----------------+------------+------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------------+-----------------+------------+-----------------+------------+------------------+--------+
digital_tube0<0>    |        14.835(R)|      SLOW  |         6.627(R)|      FAST  |clk               |   0.000|
digital_tube0<1>    |        14.517(R)|      SLOW  |         6.535(R)|      FAST  |clk               |   0.000|
digital_tube0<2>    |        14.773(R)|      SLOW  |         6.690(R)|      FAST  |clk               |   0.000|
digital_tube0<3>    |        14.268(R)|      SLOW  |         6.396(R)|      FAST  |clk               |   0.000|
digital_tube0<4>    |        13.804(R)|      SLOW  |         6.085(R)|      FAST  |clk               |   0.000|
digital_tube0<5>    |        13.919(R)|      SLOW  |         6.035(R)|      FAST  |clk               |   0.000|
digital_tube0<6>    |        13.966(R)|      SLOW  |         6.231(R)|      FAST  |clk               |   0.000|
digital_tube1<0>    |        14.845(R)|      SLOW  |         6.209(R)|      FAST  |clk               |   0.000|
digital_tube1<1>    |        15.383(R)|      SLOW  |         6.385(R)|      FAST  |clk               |   0.000|
digital_tube1<2>    |        14.850(R)|      SLOW  |         6.114(R)|      FAST  |clk               |   0.000|
digital_tube1<3>    |        15.192(R)|      SLOW  |         6.227(R)|      FAST  |clk               |   0.000|
digital_tube1<4>    |        15.091(R)|      SLOW  |         6.354(R)|      FAST  |clk               |   0.000|
digital_tube1<5>    |        15.143(R)|      SLOW  |         6.281(R)|      FAST  |clk               |   0.000|
digital_tube1<6>    |        15.816(R)|      SLOW  |         6.539(R)|      FAST  |clk               |   0.000|
digital_tube2<0>    |        11.328(R)|      SLOW  |         6.052(R)|      FAST  |clk               |   0.000|
digital_tube2<1>    |        11.851(R)|      SLOW  |         6.377(R)|      FAST  |clk               |   0.000|
digital_tube2<2>    |        11.690(R)|      SLOW  |         6.270(R)|      FAST  |clk               |   0.000|
digital_tube2<3>    |        11.956(R)|      SLOW  |         6.393(R)|      FAST  |clk               |   0.000|
digital_tube2<4>    |        12.667(R)|      SLOW  |         6.748(R)|      FAST  |clk               |   0.000|
digital_tube2<5>    |        12.947(R)|      SLOW  |         6.863(R)|      FAST  |clk               |   0.000|
digital_tube2<6>    |        11.904(R)|      SLOW  |         6.325(R)|      FAST  |clk               |   0.000|
digital_tube_sel0<0>|        11.287(R)|      SLOW  |         6.190(R)|      FAST  |clk               |   0.000|
digital_tube_sel0<1>|        10.860(R)|      SLOW  |         5.952(R)|      FAST  |clk               |   0.000|
digital_tube_sel0<2>|        11.211(R)|      SLOW  |         6.135(R)|      FAST  |clk               |   0.000|
digital_tube_sel0<3>|        11.482(R)|      SLOW  |         6.309(R)|      FAST  |clk               |   0.000|
digital_tube_sel1<0>|        10.920(R)|      SLOW  |         5.995(R)|      FAST  |clk               |   0.000|
digital_tube_sel1<1>|        10.899(R)|      SLOW  |         5.976(R)|      FAST  |clk               |   0.000|
digital_tube_sel1<2>|        10.815(R)|      SLOW  |         5.926(R)|      FAST  |clk               |   0.000|
digital_tube_sel1<3>|        11.449(R)|      SLOW  |         6.276(R)|      FAST  |clk               |   0.000|
led_light<0>        |        11.224(R)|      SLOW  |         6.222(R)|      FAST  |clk               |   0.000|
led_light<1>        |        11.144(R)|      SLOW  |         6.108(R)|      FAST  |clk               |   0.000|
led_light<2>        |        10.967(R)|      SLOW  |         6.035(R)|      FAST  |clk               |   0.000|
led_light<3>        |        10.887(R)|      SLOW  |         5.952(R)|      FAST  |clk               |   0.000|
led_light<4>        |        11.626(R)|      SLOW  |         6.616(R)|      FAST  |clk               |   0.000|
led_light<5>        |        10.854(R)|      SLOW  |         5.978(R)|      FAST  |clk               |   0.000|
led_light<6>        |        10.769(R)|      SLOW  |         5.919(R)|      FAST  |clk               |   0.000|
led_light<7>        |        10.663(R)|      SLOW  |         5.882(R)|      FAST  |clk               |   0.000|
led_light<8>        |        10.508(R)|      SLOW  |         5.766(R)|      FAST  |clk               |   0.000|
led_light<9>        |        10.408(R)|      SLOW  |         5.737(R)|      FAST  |clk               |   0.000|
led_light<10>       |        10.803(R)|      SLOW  |         5.967(R)|      FAST  |clk               |   0.000|
led_light<11>       |        11.217(R)|      SLOW  |         6.129(R)|      FAST  |clk               |   0.000|
led_light<12>       |         9.956(R)|      SLOW  |         5.417(R)|      FAST  |clk               |   0.000|
led_light<13>       |         9.575(R)|      SLOW  |         5.220(R)|      FAST  |clk               |   0.000|
led_light<14>       |        10.258(R)|      SLOW  |         5.636(R)|      FAST  |clk               |   0.000|
led_light<15>       |         9.912(R)|      SLOW  |         5.444(R)|      FAST  |clk               |   0.000|
led_light<16>       |         9.921(R)|      SLOW  |         5.446(R)|      FAST  |clk               |   0.000|
led_light<17>       |         9.388(R)|      SLOW  |         5.142(R)|      FAST  |clk               |   0.000|
led_light<18>       |         9.431(R)|      SLOW  |         5.138(R)|      FAST  |clk               |   0.000|
led_light<19>       |         9.375(R)|      SLOW  |         5.100(R)|      FAST  |clk               |   0.000|
led_light<20>       |         9.414(R)|      SLOW  |         5.129(R)|      FAST  |clk               |   0.000|
led_light<21>       |         9.528(R)|      SLOW  |         5.205(R)|      FAST  |clk               |   0.000|
led_light<22>       |         9.050(R)|      SLOW  |         4.917(R)|      FAST  |clk               |   0.000|
led_light<23>       |         9.349(R)|      SLOW  |         5.076(R)|      FAST  |clk               |   0.000|
led_light<24>       |         9.626(R)|      SLOW  |         5.232(R)|      FAST  |clk               |   0.000|
led_light<25>       |         9.250(R)|      SLOW  |         4.987(R)|      FAST  |clk               |   0.000|
led_light<26>       |        10.252(R)|      SLOW  |         5.646(R)|      FAST  |clk               |   0.000|
led_light<27>       |         9.632(R)|      SLOW  |         5.231(R)|      FAST  |clk               |   0.000|
led_light<28>       |         9.635(R)|      SLOW  |         5.262(R)|      FAST  |clk               |   0.000|
led_light<29>       |        11.188(R)|      SLOW  |         6.181(R)|      FAST  |clk               |   0.000|
led_light<30>       |        10.069(R)|      SLOW  |         5.517(R)|      FAST  |clk               |   0.000|
led_light<31>       |         9.705(R)|      SLOW  |         5.259(R)|      FAST  |clk               |   0.000|
uart_txd2           |        10.892(R)|      SLOW  |         5.845(R)|      FAST  |clk               |   0.000|
--------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   21.463|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 22 10:02:31 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 580 MB



