strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f4da4fb7090>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4da4fa4d10>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "17:BL"	[cond="[]",
		lineno=None];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4da4fa7350>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4da8664190>",
		fillcolor=firebrick,
		label="24:NS
q <= q >> 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4da8664190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:CA" -> "24:NS"	[cond="[]",
		lineno=None];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4da4fa7150>",
		fillcolor=firebrick,
		label="23:NS
q <= q << 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4da4fa7150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"23:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4da4f4e550>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f4da526a150>",
		fillcolor=linen,
		label="21:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"20:BL" -> "21:CS"	[cond="[]",
		lineno=None];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4da4fa4610>",
		fillcolor=firebrick,
		label="19:NS
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4da4fa4610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4da6ae8ad0>",
		fillcolor=firebrick,
		label="26:NS
q <= q;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4da6ae8ad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"26:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4da4fc6550>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:IF" -> "20:BL"	[cond="['ena']",
		label=ena,
		lineno=20];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4da4fbd4d0>",
		fillcolor=firebrick,
		label="22:NS
q <= q << 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4da4fbd4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"22:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4da526ad10>",
		fillcolor=firebrick,
		label="25:NS
q <= q >> 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4da526ad10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4da4fb2390>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CA" -> "22:NS"	[cond="[]",
		lineno=None];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4da4fa4e10>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"24:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"21:CS" -> "24:CA"	[cond="['amount']",
		label=amount,
		lineno=21];
	"21:CS" -> "22:CA"	[cond="['amount']",
		label=amount,
		lineno=21];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4da526a310>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:CS" -> "26:CA"	[cond="['amount']",
		label=amount,
		lineno=21];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4da531ee50>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:CS" -> "25:CA"	[cond="['amount']",
		label=amount,
		lineno=21];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4da4fa7650>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:CS" -> "23:CA"	[cond="['amount']",
		label=amount,
		lineno=21];
	"26:CA" -> "26:NS"	[cond="[]",
		lineno=None];
	"25:CA" -> "25:NS"	[cond="[]",
		lineno=None];
	"18:IF" -> "19:NS"	[cond="['load']",
		label=load,
		lineno=18];
	"18:IF" -> "20:IF"	[cond="['load']",
		label="!(load)",
		lineno=18];
	"23:CA" -> "23:NS"	[cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "17:AL";
}
