// Seed: 3247336990
program module_0 (
    input uwire id_0
);
  bit id_2;
  supply1 id_3;
  ;
  initial begin : LABEL_0
    id_2 <= #id_2 1;
  end
  assign id_3 = id_2 !== id_3;
  assign id_3 = -1;
endprogram
module module_1 (
    input uwire id_0,
    input tri id_1,
    input supply1 id_2,
    input tri0 id_3
);
  wire id_5;
  ;
  module_0 modCall_1 (id_3);
  wire id_6;
  wire id_7;
endmodule
module module_2 #(
    parameter id_1 = 32'd47
) (
    output uwire id_0,
    input uwire _id_1,
    output wor id_2,
    input uwire id_3,
    input supply0 id_4,
    output supply0 id_5
);
  wire id_7, id_8, id_9;
  logic id_10;
  ;
  logic [-1 'b0 : id_1] id_11 = -1;
  wire id_12;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  wire [1 'b0 : ""] id_13;
endmodule
