// 
// Register Definition Header File, automatically generated by reg_tran.pl

// APB Module cksys
#define CKSYS_BASE (0x10000000)
#define CLK_MODE	((UINT32P)(CKSYS_BASE+0x000))
#define DCM_CFG	((UINT32P)(CKSYS_BASE+0x004))
#define TST_SEL_0	((UINT32P)(CKSYS_BASE+0x020))
#define TST_SEL_1	((UINT32P)(CKSYS_BASE+0x024))
#define TST_SEL_2	((UINT32P)(CKSYS_BASE+0x028))
#define CLK_CFG_0	((UINT32P)(CKSYS_BASE+0x040))
#define CLK_CFG_0_SET	((UINT32P)(CKSYS_BASE+0x044))
#define CLK_CFG_0_CLR	((UINT32P)(CKSYS_BASE+0x048))
#define CLK_CFG_1	((UINT32P)(CKSYS_BASE+0x050))
#define CLK_CFG_1_SET	((UINT32P)(CKSYS_BASE+0x054))
#define CLK_CFG_1_CLR	((UINT32P)(CKSYS_BASE+0x058))
#define CLK_CFG_2	((UINT32P)(CKSYS_BASE+0x060))
#define CLK_CFG_2_SET	((UINT32P)(CKSYS_BASE+0x064))
#define CLK_CFG_2_CLR	((UINT32P)(CKSYS_BASE+0x068))
#define CLK_CFG_3	((UINT32P)(CKSYS_BASE+0x070))
#define CLK_CFG_3_SET	((UINT32P)(CKSYS_BASE+0x074))
#define CLK_CFG_3_CLR	((UINT32P)(CKSYS_BASE+0x078))
#define CLK_CFG_4	((UINT32P)(CKSYS_BASE+0x080))
#define CLK_CFG_4_SET	((UINT32P)(CKSYS_BASE+0x084))
#define CLK_CFG_4_CLR	((UINT32P)(CKSYS_BASE+0x088))
#define CLK_CFG_8	((UINT32P)(CKSYS_BASE+0x100))
#define CLK_CFG_9	((UINT32P)(CKSYS_BASE+0x104))
#define CLK_CFG_10	((UINT32P)(CKSYS_BASE+0x108))
#define CLK_CFG_11	((UINT32P)(CKSYS_BASE+0x10C))
#define CLK_SCP_CFG_0	((UINT32P)(CKSYS_BASE+0x200))
#define CLK_SCP_CFG_1	((UINT32P)(CKSYS_BASE+0x204))
#define CLK_MISC_CFG_0	((UINT32P)(CKSYS_BASE+0x210))
#define CLK_MISC_CFG_1	((UINT32P)(CKSYS_BASE+0x214))
#define CLK26CALI_0	((UINT32P)(CKSYS_BASE+0x220))
#define CLK26CALI_1	((UINT32P)(CKSYS_BASE+0x224))
#define CLK26CALI_2	((UINT32P)(CKSYS_BASE+0x228))
#define CKSTA_REG	((UINT32P)(CKSYS_BASE+0x22C))
#define TEST_MODE_CFG	((UINT32P)(CKSYS_BASE+0x230))
#define MBIST_CFG_0	((UINT32P)(CKSYS_BASE+0x308))
#define MBIST_CFG_1	((UINT32P)(CKSYS_BASE+0x30c))
#define MBIST_CFG_2	((UINT32P)(CKSYS_BASE+0x310))
#define MBIST_CFG_3	((UINT32P)(CKSYS_BASE+0x314))
#define DEBUG_SEL0	((UINT32P)(CKSYS_BASE+0x5c0))
#define DEBUG_SEL1	((UINT32P)(CKSYS_BASE+0x5c4))
#define DEBUG_SEL2	((UINT32P)(CKSYS_BASE+0x5c8))
#define DEBUG_SEL3	((UINT32P)(CKSYS_BASE+0x5cc))
#define FPGA_VER0	((UINT32P)(CKSYS_BASE+0x800))
#define FPGA_VER1	((UINT32P)(CKSYS_BASE+0x804))
#define FPGA_VER2	((UINT32P)(CKSYS_BASE+0x808))
#define FPGA_VER3	((UINT32P)(CKSYS_BASE+0x80c))
#define FPGA_VER4	((UINT32P)(CKSYS_BASE+0x810))
#define FPGA_VER5	((UINT32P)(CKSYS_BASE+0x814))
#define FPGA_VER6	((UINT32P)(CKSYS_BASE+0x818))
#define FPGA_VER7	((UINT32P)(CKSYS_BASE+0x81c))
#define FPGA_VER8	((UINT32P)(CKSYS_BASE+0x820))
#define FPGA_VER9	((UINT32P)(CKSYS_BASE+0x824))
#define FPGA_VER10	((UINT32P)(CKSYS_BASE+0x828))
#define FPGA_VER11	((UINT32P)(CKSYS_BASE+0x82c))
#define FPGA_VER12	((UINT32P)(CKSYS_BASE+0x830))
#define FPGA_VER13	((UINT32P)(CKSYS_BASE+0x834))
#define FPGA_VER14	((UINT32P)(CKSYS_BASE+0x838))
#define FPGA_VER15	((UINT32P)(CKSYS_BASE+0x83c))
#define FPGA_VER16	((UINT32P)(CKSYS_BASE+0x840))
#define FPGA_VER17	((UINT32P)(CKSYS_BASE+0x844))
#define FPGA_VER18	((UINT32P)(CKSYS_BASE+0x848))
#define FPGA_VER19	((UINT32P)(CKSYS_BASE+0x84c))
#define FPGA_VER20	((UINT32P)(CKSYS_BASE+0x850))
#define FPGA_VER21	((UINT32P)(CKSYS_BASE+0x854))
#define FPGA_VER22	((UINT32P)(CKSYS_BASE+0x858))
#define FPGA_VER23	((UINT32P)(CKSYS_BASE+0x85c))
#define FPGA_VER24	((UINT32P)(CKSYS_BASE+0x860))
#define FPGA_VER25	((UINT32P)(CKSYS_BASE+0x864))
#define FPGA_VER26	((UINT32P)(CKSYS_BASE+0x868))
#define FPGA_VER27	((UINT32P)(CKSYS_BASE+0x86c))
#define FPGA_VER28	((UINT32P)(CKSYS_BASE+0x870))
#define FPGA_VER29	((UINT32P)(CKSYS_BASE+0x874))
#define FPGA_VER30	((UINT32P)(CKSYS_BASE+0x878))
#define FPGA_VER31	((UINT32P)(CKSYS_BASE+0x87c))
#define FPGA_VER32	((UINT32P)(CKSYS_BASE+0x880))
#define FPGA_VER33	((UINT32P)(CKSYS_BASE+0x884))
#define FPGA_VER34	((UINT32P)(CKSYS_BASE+0x888))
#define FPGA_VER35	((UINT32P)(CKSYS_BASE+0x88c))
#define FPGA_VER36	((UINT32P)(CKSYS_BASE+0x890))
#define FPGA_VER37	((UINT32P)(CKSYS_BASE+0x894))
#define FPGA_VER38	((UINT32P)(CKSYS_BASE+0x898))
#define FPGA_VER39	((UINT32P)(CKSYS_BASE+0x89c))
#define FPGA_VER40	((UINT32P)(CKSYS_BASE+0x8a0))
#define FPGA_VER41	((UINT32P)(CKSYS_BASE+0x8a4))
#define FPGA_VER42	((UINT32P)(CKSYS_BASE+0x8a8))
#define FPGA_VER43	((UINT32P)(CKSYS_BASE+0x8ac))
#define FPGA_VER44	((UINT32P)(CKSYS_BASE+0x8b0))
#define FPGA_VER45	((UINT32P)(CKSYS_BASE+0x8b4))
#define FPGA_VER46	((UINT32P)(CKSYS_BASE+0x8b8))
#define FPGA_VER47	((UINT32P)(CKSYS_BASE+0x8bc))
#define FPGA_VER48	((UINT32P)(CKSYS_BASE+0x8c0))
#define FPGA_VER49	((UINT32P)(CKSYS_BASE+0x8c4))
#define FPGA_VER50	((UINT32P)(CKSYS_BASE+0x8c8))
#define FPGA_VER51	((UINT32P)(CKSYS_BASE+0x8cc))
#define FPGA_VER52	((UINT32P)(CKSYS_BASE+0x8d0))
#define FPGA_VER53	((UINT32P)(CKSYS_BASE+0x8d4))
#define FPGA_VER54	((UINT32P)(CKSYS_BASE+0x8d8))
#define FPGA_VER55	((UINT32P)(CKSYS_BASE+0x8dc))
#define FPGA_VER56	((UINT32P)(CKSYS_BASE+0x8e0))
#define FPGA_VER57	((UINT32P)(CKSYS_BASE+0x8e4))
#define FPGA_VER58	((UINT32P)(CKSYS_BASE+0x8e8))
#define FPGA_VER59	((UINT32P)(CKSYS_BASE+0x8ec))
#define FPGA_VER60	((UINT32P)(CKSYS_BASE+0x8f0))
#define FPGA_VER61	((UINT32P)(CKSYS_BASE+0x8f4))
#define FPGA_VER62	((UINT32P)(CKSYS_BASE+0x8f8))
#define FPGA_VER63	((UINT32P)(CKSYS_BASE+0x8fc))
#define FPGA_VER64	((UINT32P)(CKSYS_BASE+0x900))
#define FPGA_VER65	((UINT32P)(CKSYS_BASE+0x904))
#define FPGA_VER66	((UINT32P)(CKSYS_BASE+0x908))
#define FPGA_VER67	((UINT32P)(CKSYS_BASE+0x90c))
#define FPGA_VER68	((UINT32P)(CKSYS_BASE+0x910))
#define FPGA_VER69	((UINT32P)(CKSYS_BASE+0x914))
#define FPGA_VER70	((UINT32P)(CKSYS_BASE+0x918))
#define FPGA_VER71	((UINT32P)(CKSYS_BASE+0x91c))
#define FPGA_VER72	((UINT32P)(CKSYS_BASE+0x920))
#define FPGA_VER73	((UINT32P)(CKSYS_BASE+0x924))
#define FPGA_VER74	((UINT32P)(CKSYS_BASE+0x928))
#define FPGA_VER75	((UINT32P)(CKSYS_BASE+0x92c))
#define FPGA_VER76	((UINT32P)(CKSYS_BASE+0x930))
#define FPGA_VER77	((UINT32P)(CKSYS_BASE+0x934))
#define FPGA_VER78	((UINT32P)(CKSYS_BASE+0x938))
#define FPGA_VER79	((UINT32P)(CKSYS_BASE+0x93c))
#define FPGA_VER80	((UINT32P)(CKSYS_BASE+0x940))
#define FPGA_VER81	((UINT32P)(CKSYS_BASE+0x944))
#define FPGA_VER82	((UINT32P)(CKSYS_BASE+0x948))
#define FPGA_VER83	((UINT32P)(CKSYS_BASE+0x94c))
#define FPGA_VER84	((UINT32P)(CKSYS_BASE+0x950))
#define FPGA_VER85	((UINT32P)(CKSYS_BASE+0x954))
#define FPGA_VER86	((UINT32P)(CKSYS_BASE+0x958))
#define FPGA_VER87	((UINT32P)(CKSYS_BASE+0x95c))
#define FPGA_VER88	((UINT32P)(CKSYS_BASE+0x960))
#define FPGA_VER89	((UINT32P)(CKSYS_BASE+0x964))
#define FPGA_VER90	((UINT32P)(CKSYS_BASE+0x968))
#define FPGA_VER91	((UINT32P)(CKSYS_BASE+0x96c))
#define FPGA_VER92	((UINT32P)(CKSYS_BASE+0x970))
#define FPGA_VER93	((UINT32P)(CKSYS_BASE+0x974))
#define FPGA_VER94	((UINT32P)(CKSYS_BASE+0x978))
#define FPGA_VER95	((UINT32P)(CKSYS_BASE+0x97c))
#define FPGA_VER96	((UINT32P)(CKSYS_BASE+0x980))
#define FPGA_VER97	((UINT32P)(CKSYS_BASE+0x984))
#define FPGA_VER98	((UINT32P)(CKSYS_BASE+0x988))
#define FPGA_VER99	((UINT32P)(CKSYS_BASE+0x98c))
#define FPGA_VER100	((UINT32P)(CKSYS_BASE+0x990))
#define FPGA_VER101	((UINT32P)(CKSYS_BASE+0x994))
#define FPGA_VER102	((UINT32P)(CKSYS_BASE+0x998))
#define FPGA_VER103	((UINT32P)(CKSYS_BASE+0x99c))
#define FPGA_VER104	((UINT32P)(CKSYS_BASE+0x9a0))
#define FPGA_VER105	((UINT32P)(CKSYS_BASE+0x9a4))
#define FPGA_VER106	((UINT32P)(CKSYS_BASE+0x9a8))
#define FPGA_VER107	((UINT32P)(CKSYS_BASE+0x9ac))
#define FPGA_VER108	((UINT32P)(CKSYS_BASE+0x9b0))
#define FPGA_VER109	((UINT32P)(CKSYS_BASE+0x9b4))
#define FPGA_VER110	((UINT32P)(CKSYS_BASE+0x9b8))
#define FPGA_VER111	((UINT32P)(CKSYS_BASE+0x9bc))
#define FPGA_VER112	((UINT32P)(CKSYS_BASE+0x9c0))
#define FPGA_VER113	((UINT32P)(CKSYS_BASE+0x9c4))
#define FPGA_VER114	((UINT32P)(CKSYS_BASE+0x9c8))
#define FPGA_VER115	((UINT32P)(CKSYS_BASE+0x9cc))
#define FPGA_VER116	((UINT32P)(CKSYS_BASE+0x9d0))
#define FPGA_VER117	((UINT32P)(CKSYS_BASE+0x9d4))
#define FPGA_VER118	((UINT32P)(CKSYS_BASE+0x9d8))
#define FPGA_VER119	((UINT32P)(CKSYS_BASE+0x9dc))
#define FPGA_VER120	((UINT32P)(CKSYS_BASE+0x9e0))
#define FPGA_VER121	((UINT32P)(CKSYS_BASE+0x9e4))
#define FPGA_VER122	((UINT32P)(CKSYS_BASE+0x9e8))
#define FPGA_VER123	((UINT32P)(CKSYS_BASE+0x9ec))
#define FPGA_SEL0	((UINT32P)(CKSYS_BASE+0xa00))
#define FPGA_SEL1	((UINT32P)(CKSYS_BASE+0xa04))
#define FPGA_SEL2	((UINT32P)(CKSYS_BASE+0xa08))
#define FPGA_REG0	((UINT32P)(CKSYS_BASE+0xf00))

// APB Module infracfg_ao
#define INFRACFG_AO_BASE (0x10001000)
#define INFRA_TOPCKGEN_CKMUXSEL	((UINT32P)(INFRACFG_AO_BASE+0x000))
#define INFRA_TOPCKGEN_CKDIV0	((UINT32P)(INFRACFG_AO_BASE+0x004))
#define INFRA_TOPCKGEN_CKDIV1	((UINT32P)(INFRACFG_AO_BASE+0x008))
#define INFRA_TOPCKGEN_CKDIV23	((UINT32P)(INFRACFG_AO_BASE+0x00c))
#define INFRA_TOPCKGEN_DCMCTL	((UINT32P)(INFRACFG_AO_BASE+0x010))
#define INFRA_TOPCKGEN_DCMDBC	((UINT32P)(INFRACFG_AO_BASE+0x014))
#define INFRA_TOPCKGEN_DCMFSEL	((UINT32P)(INFRACFG_AO_BASE+0x018))
#define INFRA_TOPCKGEN_CKCTRL	((UINT32P)(INFRACFG_AO_BASE+0x020))
#define INFRA_GLOBALCON_RST0	((UINT32P)(INFRACFG_AO_BASE+0x030))
#define INFRA_GLOBALCON_RST1	((UINT32P)(INFRACFG_AO_BASE+0x034))
#define INFRA_GLOBALCON_RST2	((UINT32P)(INFRACFG_AO_BASE+0x038))
#define INFRA_GLOBALCON_PDN0	((UINT32P)(INFRACFG_AO_BASE+0x040))
#define INFRA_GLOBALCON_PDN1	((UINT32P)(INFRACFG_AO_BASE+0x044))
#define INFRA_PDN_STA	((UINT32P)(INFRACFG_AO_BASE+0x048))
#define INFRA_GLOBALCON_DCMCTL	((UINT32P)(INFRACFG_AO_BASE+0x050))
#define INFRA_GLOBALCON_DCMDBC	((UINT32P)(INFRACFG_AO_BASE+0x054))
#define INFRA_GLOBALCON_DCMFSEL	((UINT32P)(INFRACFG_AO_BASE+0x058))
#define INFRA_MDSYS1_CTRL_PDN0	((UINT32P)(INFRACFG_AO_BASE+0x060))
#define INFRA_MDSYS1_CTRL_PDN1	((UINT32P)(INFRACFG_AO_BASE+0x064))
#define INFRA_MDSYS2_CTRL_PDN0	((UINT32P)(INFRACFG_AO_BASE+0x068))
#define INFRA_MDSYS2_CTRL_PDN1	((UINT32P)(INFRACFG_AO_BASE+0x06C))
#define INFRA_GLOBALCON_SW_DCM_CTL1	((UINT32P)(INFRACFG_AO_BASE+0x150))
#define INFRA_GLOBALCON_SW_DCM_CTL2	((UINT32P)(INFRACFG_AO_BASE+0x154))
#define INFRA_GLOBALCON_SW_DCM_EN1	((UINT32P)(INFRACFG_AO_BASE+0x160))
#define INFRA_GLOBALCON_SW_DCM_EN2	((UINT32P)(INFRACFG_AO_BASE+0x164))
#define INFRA_AO_MBIST_DELSEL	((UINT32P)(INFRACFG_AO_BASE+0x1A0))
#define INFRA_AO_MBIST_BSEL	((UINT32P)(INFRACFG_AO_BASE+0x1A4))
#define INFRA_AO_MBIST_CFG	((UINT32P)(INFRACFG_AO_BASE+0x1A8))
#define INFRA_AO_MBIST_FUSE_MON	((UINT32P)(INFRACFG_AO_BASE+0x1AC))
#define INFRA_AO_MBIST_HOLDB	((UINT32P)(INFRACFG_AO_BASE+0x1B0))
#define INFRA_AO_MBIST_MODE	((UINT32P)(INFRACFG_AO_BASE+0x1B4))
#define INFRA_AO_MBIST_FAIL_MON_SEL	((UINT32P)(INFRACFG_AO_BASE+0x1B8))
#define INFRA_AO_MBIST_RESULT	((UINT32P)(INFRACFG_AO_BASE+0x1BC))
#define INFRA_AO_MBIST_FUSE_GPU	((UINT32P)(INFRACFG_AO_BASE+0x1C0))
#define INFRA_AO_MBIST_ROM_CFG	((UINT32P)(INFRACFG_AO_BASE+0x1C4))
#define INFRA_AO_MBIST_ROM_MISRIN0	((UINT32P)(INFRACFG_AO_BASE+0x1C8))
#define INFRA_AO_MBIST_ROM_MISRIN1	((UINT32P)(INFRACFG_AO_BASE+0x1CC))
#define INFRA_AO_MBIST_ROM_MISRIN2	((UINT32P)(INFRACFG_AO_BASE+0x1D0))
#define INFRA_AO_MBIST_ROM_MISRIN3	((UINT32P)(INFRACFG_AO_BASE+0x1D4))
#define INFRA_AO_MBIST_ROM_CKSUM0	((UINT32P)(INFRACFG_AO_BASE+0x1D8))
#define INFRA_AO_MBIST_ROM_CKSUM1	((UINT32P)(INFRACFG_AO_BASE+0x1DC))
#define INFRA_AO_MBIST_ROM_CKSUM2	((UINT32P)(INFRACFG_AO_BASE+0x1E0))
#define INFRA_AO_MBIST_ROM_CKSUM3	((UINT32P)(INFRACFG_AO_BASE+0x1E4))
#define INFRA_AO_MBIST_FUSE_MM	((UINT32P)(INFRACFG_AO_BASE+0x1EC))
#define INFRA_TOPAXI_SI0_CTL	((UINT32P)(INFRACFG_AO_BASE+0x200))
#define INFRA_TOPAXI_SI1_CTL	((UINT32P)(INFRACFG_AO_BASE+0x204))
#define INFRA_TOPAXI_MDBUS_CTL	((UINT32P)(INFRACFG_AO_BASE+0x208))
#define INFRA_TOPAXI_PROTECTEN	((UINT32P)(INFRACFG_AO_BASE+0x220))
#define INFRA_TOPAXI_PROTECTSTA0	((UINT32P)(INFRACFG_AO_BASE+0x224))
#define INFRA_TOPAXI_PROTECTSTA1	((UINT32P)(INFRACFG_AO_BASE+0x228))
#define INFRA_AXI_ASLICE_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x22C))
#define MD1_BANK0_MAP0	((UINT32P)(INFRACFG_AO_BASE+0x300))
#define MD1_BANK0_MAP1	((UINT32P)(INFRACFG_AO_BASE+0x304))
#define MD1_BANK4_MAP0	((UINT32P)(INFRACFG_AO_BASE+0x308))
#define MD1_BANK4_MAP1	((UINT32P)(INFRACFG_AO_BASE+0x30C))
#define CONN_MAP0	((UINT32P)(INFRACFG_AO_BASE+0x310))
#define INFRA_AO_DBG_CON0	((UINT32P)(INFRACFG_AO_BASE+0x500))
#define INFRA_AO_DBG_CON1	((UINT32P)(INFRACFG_AO_BASE+0x504))
#define INFRA_AO_DBG_CON2	((UINT32P)(INFRACFG_AO_BASE+0x508))
#define INFRA_AO_DBG_CON3	((UINT32P)(INFRACFG_AO_BASE+0x50C))
#define INFRA_SYSTEM_CON	((UINT32P)(INFRACFG_AO_BASE+0x700))
#define SRAMROM_BOOT_ADDR	((UINT32P)(INFRACFG_AO_BASE+0x800))
#define SRAMROM_SEC_CTRL	((UINT32P)(INFRACFG_AO_BASE+0x804))
#define INFRA_BONDING	((UINT32P)(INFRACFG_AO_BASE+0x900))
#define INFRA_MISC	((UINT32P)(INFRACFG_AO_BASE+0xF00))
#define INFRA_ACP	((UINT32P)(INFRACFG_AO_BASE+0xF04))
#define FPGA_VERSION_YEAR	((UINT32P)(INFRACFG_AO_BASE+0xE00))
#define FPGA_VERSION_MONTH	((UINT32P)(INFRACFG_AO_BASE+0xE04))
#define FPGA_VERSION_DAY	((UINT32P)(INFRACFG_AO_BASE+0xE08))
#define FPGA_VERSION_HOUR	((UINT32P)(INFRACFG_AO_BASE+0xE0C))
#define FPGA_VERSION_MINUTE	((UINT32P)(INFRACFG_AO_BASE+0xE10))
#define FPGA_VERSION_SECOND	((UINT32P)(INFRACFG_AO_BASE+0xE14))
#define FPGA_VERSION_HWPIC	((UINT32P)(INFRACFG_AO_BASE+0xE18))
#define FPGA_VERSION_FPGA0	((UINT32P)(INFRACFG_AO_BASE+0xA00))
#define FPGA_VERSION_FPGA1	((UINT32P)(INFRACFG_AO_BASE+0xA04))
#define FPGA_VERSION_FPGA2	((UINT32P)(INFRACFG_AO_BASE+0xA08))
#define FPGA_VERSION_FPGA3	((UINT32P)(INFRACFG_AO_BASE+0xA0C))
#define FPGA_GPIO_GPI	((UINT32P)(INFRACFG_AO_BASE+0xE80))
#define FPGA_GPIO_GPO	((UINT32P)(INFRACFG_AO_BASE+0xE84))
#define FPGA_GPIO_DIR	((UINT32P)(INFRACFG_AO_BASE+0xE88))

// APB Module fhctl
#define FHCTL_BASE (0x10002000)
#define FHDMA_CFG	((UINT32P)(FHCTL_BASE+0x0000))
#define FHDMA_2G1BASE	((UINT32P)(FHCTL_BASE+0x0004))
#define FHDMA_2G2BASE	((UINT32P)(FHCTL_BASE+0x0008))
#define FHDMA_INTMDBASE	((UINT32P)(FHCTL_BASE+0x000C))
#define FHDMA_EXTMDBASE	((UINT32P)(FHCTL_BASE+0x0010))
#define FHDMA_BTBASE	((UINT32P)(FHCTL_BASE+0x0014))
#define FHDMA_WFBASE	((UINT32P)(FHCTL_BASE+0x0018))
#define FHDMA_FMBASE	((UINT32P)(FHCTL_BASE+0x001C))
#define FHSRAM_CON	((UINT32P)(FHCTL_BASE+0x0020))
#define FHSRAM_WR	((UINT32P)(FHCTL_BASE+0x0024))
#define FHSRAM_RD	((UINT32P)(FHCTL_BASE+0x0028))
#define FHCTL_CFG	((UINT32P)(FHCTL_BASE+0x002C))
#define FHCTL_CON	((UINT32P)(FHCTL_BASE+0x0030))
#define FHCTL_2G1_CH	((UINT32P)(FHCTL_BASE+0x0034))
#define FHCTL_2G2_CH	((UINT32P)(FHCTL_BASE+0x0038))
#define FHCTL_INTMD_CH	((UINT32P)(FHCTL_BASE+0x003C))
#define FHCTL_EXTMD_CH	((UINT32P)(FHCTL_BASE+0x0040))
#define FHCTL_BT_CH	((UINT32P)(FHCTL_BASE+0x0044))
#define FHCTL_WF_CH	((UINT32P)(FHCTL_BASE+0x0048))
#define FHCTL_FM_CH	((UINT32P)(FHCTL_BASE+0x004C))
#define FHCTL0_CFG	((UINT32P)(FHCTL_BASE+0x0050))
#define FHCTL0_UPDNLMT	((UINT32P)(FHCTL_BASE+0x0054))
#define FHCTL0_DDS	((UINT32P)(FHCTL_BASE+0x0058))
#define FHCTL0_DVFS	((UINT32P)(FHCTL_BASE+0x005C))
#define FHCTL0_MON	((UINT32P)(FHCTL_BASE+0x0060))
#define FHCTL1_CFG	((UINT32P)(FHCTL_BASE+0x0064))
#define FHCTL1_UPDNLMT	((UINT32P)(FHCTL_BASE+0x0068))
#define FHCTL1_DDS	((UINT32P)(FHCTL_BASE+0x006C))
#define FHCTL1_DVFS	((UINT32P)(FHCTL_BASE+0x0070))
#define FHCTL1_MON	((UINT32P)(FHCTL_BASE+0x0074))
#define FHCTL2_CFG	((UINT32P)(FHCTL_BASE+0x0078))
#define FHCTL2_UPDNLMT	((UINT32P)(FHCTL_BASE+0x007C))
#define FHCTL2_DDS	((UINT32P)(FHCTL_BASE+0x0080))
#define FHCTL2_DVFS	((UINT32P)(FHCTL_BASE+0x0084))
#define FHCTL2_MON	((UINT32P)(FHCTL_BASE+0x0088))
#define FHCTL3_CFG	((UINT32P)(FHCTL_BASE+0x008C))
#define FHCTL3_UPDNLMT	((UINT32P)(FHCTL_BASE+0x0090))
#define FHCTL3_DDS	((UINT32P)(FHCTL_BASE+0x0094))
#define FHCTL3_DVFS	((UINT32P)(FHCTL_BASE+0x0098))
#define FHCTL3_MON	((UINT32P)(FHCTL_BASE+0x009C))
#define FHCTL4_CFG	((UINT32P)(FHCTL_BASE+0x00A0))
#define FHCTL4_UPDNLMT	((UINT32P)(FHCTL_BASE+0x00A4))
#define FHCTL4_DDS	((UINT32P)(FHCTL_BASE+0x00A8))
#define FHCTL4_DVFS	((UINT32P)(FHCTL_BASE+0x00AC))
#define FHCTL4_MON	((UINT32P)(FHCTL_BASE+0x00B0))
#define FHCTL5_CFG	((UINT32P)(FHCTL_BASE+0x00B4))
#define FHCTL5_UPDNLMT	((UINT32P)(FHCTL_BASE+0x00B8))
#define FHCTL5_DDS	((UINT32P)(FHCTL_BASE+0x00BC))
#define FHCTL5_DVFS	((UINT32P)(FHCTL_BASE+0x00C0))
#define FHCTL5_MON	((UINT32P)(FHCTL_BASE+0x00C4))

// APB Module pericfg
#define PERICFG_BASE (0x10003000)
#define PERI_GLOBALCON_RST0	((UINT32P)(PERICFG_BASE+0x000))
#define PERI_GLOBALCON_RST1	((UINT32P)(PERICFG_BASE+0x004))
#define PERI_GLOBALCON_PDN0_SET	((UINT32P)(PERICFG_BASE+0x008))
#define PERI_GLOBALCON_PDN1_SET	((UINT32P)(PERICFG_BASE+0x00c))
#define PERI_GLOBALCON_PDN0_CLR	((UINT32P)(PERICFG_BASE+0x010))
#define PERI_GLOBALCON_PDN1_CLR	((UINT32P)(PERICFG_BASE+0x014))
#define PERI_GLOBALCON_PDN0_STA	((UINT32P)(PERICFG_BASE+0x018))
#define PERI_GLOBALCON_PDN1_STA	((UINT32P)(PERICFG_BASE+0x01c))
#define PERI_GLOBALCON_PDN_MD1_SET	((UINT32P)(PERICFG_BASE+0x020))
#define PERI_GLOBALCON_PDN_MD2_SET	((UINT32P)(PERICFG_BASE+0x024))
#define PERI_GLOBALCON_PDN_MD1_CLR	((UINT32P)(PERICFG_BASE+0x028))
#define PERI_GLOBALCON_PDN_MD2_CLR	((UINT32P)(PERICFG_BASE+0x02c))
#define PERI_GLOBALCON_PDN_MD1_STA	((UINT32P)(PERICFG_BASE+0x030))
#define PERI_GLOBALCON_PDN_MD2_STA	((UINT32P)(PERICFG_BASE+0x034))
#define PERI_GLOBALCON_PDN_MD_MASK	((UINT32P)(PERICFG_BASE+0x038))
#define PERI_GLOBALCON_DCMCTL	((UINT32P)(PERICFG_BASE+0x050))
#define PERI_GLOBALCON_DCMDBC	((UINT32P)(PERICFG_BASE+0x054))
#define PERI_GLOBALCON_DCMFSEL	((UINT32P)(PERICFG_BASE+0x058))
#define PERI_GLOBALCON_CKSEL	((UINT32P)(PERICFG_BASE+0x05c))
#define PERIAXI_BUS_CTL1	((UINT32P)(PERICFG_BASE+0x200))
#define PERIAXI_BUS_CTL2	((UINT32P)(PERICFG_BASE+0x204))
#define PERIAXI_SI0_CTL	((UINT32P)(PERICFG_BASE+0x208))
#define PERIAXI_SI1_CTL	((UINT32P)(PERICFG_BASE+0x20C))
#define PERIAXI_MI_STA	((UINT32P)(PERICFG_BASE+0x210))
#define PERIAXI_AHB_LMT_CON1	((UINT32P)(PERICFG_BASE+0x300))
#define PERIAXI_AHB_LMT_CON2	((UINT32P)(PERICFG_BASE+0x304))
#define PERIAXI_AHB_LMT_CON3	((UINT32P)(PERICFG_BASE+0x308))
#define PERIAXI_AHB_LMT_CON4	((UINT32P)(PERICFG_BASE+0x30c))
#define PERIAXI_AHB_LMT_CON5	((UINT32P)(PERICFG_BASE+0x310))
#define PERIAXI_AHB_LMT_CON6	((UINT32P)(PERICFG_BASE+0x314))
#define PERIAXI_AXI_LMT_CON1	((UINT32P)(PERICFG_BASE+0x320))
#define PERIAXI_AXI_LMT_CON2	((UINT32P)(PERICFG_BASE+0x324))
#define PERIAXI_AXI_LMT_CON3	((UINT32P)(PERICFG_BASE+0x328))
#define PERIAXI_AXI_LMT_CON4	((UINT32P)(PERICFG_BASE+0x32c))
#define PERI_USB_WAKEUP_DEC_CON0	((UINT32P)(PERICFG_BASE+0x400))
#define PERI_USB_WAKEUP_DEC_CON1	((UINT32P)(PERICFG_BASE+0x404))
#define PERI_USB_WAKEUP_DEC_CON2	((UINT32P)(PERICFG_BASE+0x408))
#define PERI_UART_CK_SOURCE_SEL	((UINT32P)(PERICFG_BASE+0x40c))

// APB Module dramc
#define DRAMC0_BASE (0x10004000)

// APB Module gpio
#define GPIO_BASE (0x10005000)
#define GPIO_DIR1	((UINT16P)(GPIO_BASE+0x0000))
#define GPIO_DIR2	((UINT16P)(GPIO_BASE+0x0010))
#define GPIO_DIR3	((UINT16P)(GPIO_BASE+0x0020))
#define GPIO_DIR4	((UINT16P)(GPIO_BASE+0x0030))
#define GPIO_DIR5	((UINT16P)(GPIO_BASE+0x0040))
#define GPIO_DIR6	((UINT16P)(GPIO_BASE+0x0050))
#define GPIO_DIR7	((UINT16P)(GPIO_BASE+0x0060))
#define GPIO_DIR8	((UINT16P)(GPIO_BASE+0x0070))
#define GPIO_DIR9	((UINT16P)(GPIO_BASE+0x0080))
#define GPIO_DIRA	((UINT16P)(GPIO_BASE+0x0090))
#define GPIO_DIRB	((UINT16P)(GPIO_BASE+0x00A0))
#define GPIO_PULL1	((UINT16P)(GPIO_BASE+0x0100))
#define GPIO_PULL2	((UINT16P)(GPIO_BASE+0x0110))
#define GPIO_PULL3	((UINT16P)(GPIO_BASE+0x0120))
#define GPIO_PULL4	((UINT16P)(GPIO_BASE+0x0130))
#define GPIO_PULL5	((UINT16P)(GPIO_BASE+0x0140))
#define GPIO_PULL6	((UINT16P)(GPIO_BASE+0x0150))
#define GPIO_PULL7	((UINT16P)(GPIO_BASE+0x0160))
#define GPIO_PULL8	((UINT16P)(GPIO_BASE+0x0170))
#define GPIO_PULL9	((UINT16P)(GPIO_BASE+0x0180))
#define GPIO_PULLA	((UINT16P)(GPIO_BASE+0x0190))
#define GPIO_PULLB	((UINT16P)(GPIO_BASE+0x01A0))
#define GPIO_PULLSEL1	((UINT16P)(GPIO_BASE+0x0200))
#define GPIO_PULLSEL2	((UINT16P)(GPIO_BASE+0x0210))
#define GPIO_PULLSEL3	((UINT16P)(GPIO_BASE+0x0220))
#define GPIO_PULLSEL4	((UINT16P)(GPIO_BASE+0x0230))
#define GPIO_PULLSEL5	((UINT16P)(GPIO_BASE+0x0240))
#define GPIO_PULLSEL6	((UINT16P)(GPIO_BASE+0x0250))
#define GPIO_PULLSEL7	((UINT16P)(GPIO_BASE+0x0260))
#define GPIO_PULLSEL8	((UINT16P)(GPIO_BASE+0x0270))
#define GPIO_PULLSEL9	((UINT16P)(GPIO_BASE+0x0280))
#define GPIO_PULLSELA	((UINT16P)(GPIO_BASE+0x0290))
#define GPIO_PULLSELB	((UINT16P)(GPIO_BASE+0x02A0))
#define GPIO_DINV1	((UINT16P)(GPIO_BASE+0x0300))
#define GPIO_DINV2	((UINT16P)(GPIO_BASE+0x0310))
#define GPIO_DINV3	((UINT16P)(GPIO_BASE+0x0320))
#define GPIO_DINV4	((UINT16P)(GPIO_BASE+0x0330))
#define GPIO_DINV5	((UINT16P)(GPIO_BASE+0x0340))
#define GPIO_DINV6	((UINT16P)(GPIO_BASE+0x0350))
#define GPIO_DINV7	((UINT16P)(GPIO_BASE+0x0360))
#define GPIO_DINV8	((UINT16P)(GPIO_BASE+0x0370))
#define GPIO_DINV9	((UINT16P)(GPIO_BASE+0x0380))
#define GPIO_DINVA	((UINT16P)(GPIO_BASE+0x0390))
#define GPIO_DINVB	((UINT16P)(GPIO_BASE+0x03A0))
#define GPIO_DOUT1	((UINT16P)(GPIO_BASE+0x0400))
#define GPIO_DOUT2	((UINT16P)(GPIO_BASE+0x0410))
#define GPIO_DOUT3	((UINT16P)(GPIO_BASE+0x0420))
#define GPIO_DOUT4	((UINT16P)(GPIO_BASE+0x0430))
#define GPIO_DOUT5	((UINT16P)(GPIO_BASE+0x0440))
#define GPIO_DOUT6	((UINT16P)(GPIO_BASE+0x0450))
#define GPIO_DOUT7	((UINT16P)(GPIO_BASE+0x0460))
#define GPIO_DOUT8	((UINT16P)(GPIO_BASE+0x0470))
#define GPIO_DOUT9	((UINT16P)(GPIO_BASE+0x0480))
#define GPIO_DOUTA	((UINT16P)(GPIO_BASE+0x0490))
#define GPIO_DOUTB	((UINT16P)(GPIO_BASE+0x04A0))
#define GPIO_DIN1	((UINT16P)(GPIO_BASE+0x0500))
#define GPIO_DIN2	((UINT16P)(GPIO_BASE+0x0510))
#define GPIO_DIN3	((UINT16P)(GPIO_BASE+0x0520))
#define GPIO_DIN4	((UINT16P)(GPIO_BASE+0x0530))
#define GPIO_DIN5	((UINT16P)(GPIO_BASE+0x0540))
#define GPIO_DIN6	((UINT16P)(GPIO_BASE+0x0550))
#define GPIO_DIN7	((UINT16P)(GPIO_BASE+0x0560))
#define GPIO_DIN8	((UINT16P)(GPIO_BASE+0x0570))
#define GPIO_DIN9	((UINT16P)(GPIO_BASE+0x0580))
#define GPIO_DINA	((UINT16P)(GPIO_BASE+0x0590))
#define GPIO_DINB	((UINT16P)(GPIO_BASE+0x05A0))
#define GPIO_MODE0	((UINT16P)(GPIO_BASE+0x0600))
#define GPIO_MODE1	((UINT16P)(GPIO_BASE+0x0610))
#define GPIO_MODE2	((UINT16P)(GPIO_BASE+0x0620))
#define GPIO_MODE3	((UINT16P)(GPIO_BASE+0x0630))
#define GPIO_MODE4	((UINT16P)(GPIO_BASE+0x0640))
#define GPIO_MODE5	((UINT16P)(GPIO_BASE+0x0650))
#define GPIO_MODE6	((UINT16P)(GPIO_BASE+0x0660))
#define GPIO_MODE7	((UINT16P)(GPIO_BASE+0x0670))
#define GPIO_MODE8	((UINT16P)(GPIO_BASE+0x0680))
#define GPIO_MODE9	((UINT16P)(GPIO_BASE+0x0690))
#define GPIO_MODEA	((UINT16P)(GPIO_BASE+0x06A0))
#define GPIO_MODEB	((UINT16P)(GPIO_BASE+0x06B0))
#define GPIO_MODEC	((UINT16P)(GPIO_BASE+0x06C0))
#define GPIO_MODED	((UINT16P)(GPIO_BASE+0x06D0))
#define GPIO_MODEE	((UINT16P)(GPIO_BASE+0x06E0))
#define GPIO_MODEF	((UINT16P)(GPIO_BASE+0x06F0))
#define GPIO_MODE10	((UINT16P)(GPIO_BASE+0x0700))
#define GPIO_MODE11	((UINT16P)(GPIO_BASE+0x0710))
#define GPIO_MODE12	((UINT16P)(GPIO_BASE+0x0720))
#define GPIO_MODE13	((UINT16P)(GPIO_BASE+0x0730))
#define GPIO_MODE14	((UINT16P)(GPIO_BASE+0x0740))
#define GPIO_MODE15	((UINT16P)(GPIO_BASE+0x0750))
#define GPIO_MODE16	((UINT16P)(GPIO_BASE+0x0760))
#define GPIO_MODE17	((UINT16P)(GPIO_BASE+0x0770))
#define GPIO_MODE18	((UINT16P)(GPIO_BASE+0x0780))
#define GPIO_MODE19	((UINT16P)(GPIO_BASE+0x0790))
#define GPIO_MODE1A	((UINT16P)(GPIO_BASE+0x07A0))
#define GPIO_MODE1B	((UINT16P)(GPIO_BASE+0x07B0))
#define GPIO_MODE1C	((UINT16P)(GPIO_BASE+0x07C0))
#define GPIO_MODE1D	((UINT16P)(GPIO_BASE+0x07D0))
#define GPIO_MODE1E	((UINT16P)(GPIO_BASE+0x07E0))
#define GPIO_MODE1F	((UINT16P)(GPIO_BASE+0x07F0))
#define GPIO_MODE20	((UINT16P)(GPIO_BASE+0x0800))
#define GPIO_MODE21	((UINT16P)(GPIO_BASE+0x0810))
#define GPIO_MODE22	((UINT16P)(GPIO_BASE+0x0820))
#define GPIO_MODE23	((UINT16P)(GPIO_BASE+0x0830))
#define GPIO_BANK	((UINT16P)(GPIO_BASE+0x0880))
#define IES0_EN	((UINT16P)(GPIO_BASE+0x0900))
#define IES1_EN	((UINT16P)(GPIO_BASE+0x0910))
#define SMT0_EN	((UINT16P)(GPIO_BASE+0x0920))
#define SMT1_EN	((UINT16P)(GPIO_BASE+0x0930))
#define TDSEL0_EN	((UINT16P)(GPIO_BASE+0x0A00))
#define TDSEL1_EN	((UINT16P)(GPIO_BASE+0x0A10))
#define TDSEL2_EN	((UINT16P)(GPIO_BASE+0x0A20))
#define TDSEL3_EN	((UINT16P)(GPIO_BASE+0x0A30))
#define TDSEL4_EN	((UINT16P)(GPIO_BASE+0x0A40))
#define TDSEL5_EN	((UINT16P)(GPIO_BASE+0x0A50))
#define TDSEL6_EN	((UINT16P)(GPIO_BASE+0x0A60))
#define TDSEL7_EN	((UINT16P)(GPIO_BASE+0x0A70))
#define RDSEL0_EN	((UINT16P)(GPIO_BASE+0x0A80))
#define RDSEL1_EN	((UINT16P)(GPIO_BASE+0x0A90))
#define RDSEL2_EN	((UINT16P)(GPIO_BASE+0x0AA0))
#define RDSEL3_EN	((UINT16P)(GPIO_BASE+0x0AB0))
#define RDSEL4_EN	((UINT16P)(GPIO_BASE+0x0AC0))
#define RDSEL5_EN	((UINT16P)(GPIO_BASE+0x0AD0))
#define RDSEL6_EN	((UINT16P)(GPIO_BASE+0x0AE0))
#define RDSEL7_EN	((UINT16P)(GPIO_BASE+0x0AF0))
#define DRV_MODE0	((UINT16P)(GPIO_BASE+0x0B00))
#define DRV_MODE1	((UINT16P)(GPIO_BASE+0x0B10))
#define DRV_MODE2	((UINT16P)(GPIO_BASE+0x0B20))
#define DRV_MODE3	((UINT16P)(GPIO_BASE+0x0B30))
#define DRV_MODE4	((UINT16P)(GPIO_BASE+0x0B40))
#define DRV_MODE5	((UINT16P)(GPIO_BASE+0x0B50))
#define DRV_MODE6	((UINT16P)(GPIO_BASE+0x0B60))
#define DRV_MODE7	((UINT16P)(GPIO_BASE+0x0B70))
#define MSDC0_CTRL0	((UINT16P)(GPIO_BASE+0x0C00))
#define MSDC0_CTRL1	((UINT16P)(GPIO_BASE+0x0C10))
#define MSDC0_CTRL2	((UINT16P)(GPIO_BASE+0x0C20))
#define MSDC0_CTRL3	((UINT16P)(GPIO_BASE+0x0C30))
#define MSDC1_CTRL0	((UINT16P)(GPIO_BASE+0x0C40))
#define MSDC1_CTRL1	((UINT16P)(GPIO_BASE+0x0C50))
#define MSDC1_CTRL2	((UINT16P)(GPIO_BASE+0x0C60))
#define MSDC1_CTRL3	((UINT16P)(GPIO_BASE+0x0C70))
#define MSDC2_CTRL0	((UINT16P)(GPIO_BASE+0x0C80))
#define MSDC2_CTRL1	((UINT16P)(GPIO_BASE+0x0C90))
#define MSDC2_CTRL2	((UINT16P)(GPIO_BASE+0x0CA0))
#define MSDC2_CTRL3	((UINT16P)(GPIO_BASE+0x0CB0))
#define EXMD_CTRL0	((UINT16P)(GPIO_BASE+0x0CC0))
#define BPI_CTRL0	((UINT16P)(GPIO_BASE+0x0CD0))
#define KPAD_CTRL0	((UINT16P)(GPIO_BASE+0x0CE0))
#define KPAD_CTRL1	((UINT16P)(GPIO_BASE+0x0CF0))
#define MIPI_CTRL0	((UINT16P)(GPIO_BASE+0x0D00))
#define MIPI_CTRL1	((UINT16P)(GPIO_BASE+0x0D10))
#define GPIO_TM	((UINT16P)(GPIO_BASE+0x0D20))

// APB Module sleep
#define SLEEP_BASE (0x10006000)
#define POWRON_CONFIG_EN	((UINT32P)(SLEEP_BASE+0x000))
#define PCM_INI_PWRON0_REG	((UINT32P)(SLEEP_BASE+0x010))
#define PCM_INI_PWRON1_REG	((UINT32P)(SLEEP_BASE+0x014))
#define SLEEP_CLK_SETTLE	((UINT32P)(SLEEP_BASE+0x100))
#define SLEEP_FC0_PWR_CON	((UINT32P)(SLEEP_BASE+0x200))
#define SLEEP_DBG_PWR_CON	((UINT32P)(SLEEP_BASE+0x204))
#define SLEEP_CPU_PWR_CON	((UINT32P)(SLEEP_BASE+0x208))
#define SLEEP_NN0_PWR_CON	((UINT32P)(SLEEP_BASE+0x20C))
#define SLEEP_VDE_PWR_CON	((UINT32P)(SLEEP_BASE+0x210))
#define SLEEP_MFG_PWR_CON	((UINT32P)(SLEEP_BASE+0x214))
#define SLEEP_FC1_PWR_CON	((UINT32P)(SLEEP_BASE+0x218))
#define SLEEP_FC2_PWR_CON	((UINT32P)(SLEEP_BASE+0x21C))
#define SLEEP_FC3_PWR_CON	((UINT32P)(SLEEP_BASE+0x220))
#define SLEEP_NN1_PWR_CON	((UINT32P)(SLEEP_BASE+0x224))
#define SLEEP_NN2_PWR_CON	((UINT32P)(SLEEP_BASE+0x228))
#define SLEEP_NN3_PWR_CON	((UINT32P)(SLEEP_BASE+0x22C))
#define SLEEP_VEN_PWR_CON	((UINT32P)(SLEEP_BASE+0x230))
#define SLEEP_IFR_PWR_CON	((UINT32P)(SLEEP_BASE+0x234))
#define SLEEP_ISP_PWR_CON	((UINT32P)(SLEEP_BASE+0x238))
#define SLEEP_DIS_PWR_CON	((UINT32P)(SLEEP_BASE+0x23C))
#define SLEEP_DPY_PWR_CON	((UINT32P)(SLEEP_BASE+0x240))
#define SLEEP_L2C_DAT_PDN	((UINT32P)(SLEEP_BASE+0x244))
#define SLEEP_L2C_DAT_SLEEP	((UINT32P)(SLEEP_BASE+0x248))
#define SLEEP_L2C_TAG_PDN	((UINT32P)(SLEEP_BASE+0x24C))
#define SLEEP_L2C_TAG_SLEEP	((UINT32P)(SLEEP_BASE+0x250))
#define SLEEP_SCU_PDN	((UINT32P)(SLEEP_BASE+0x254))
#define SLEEP_SCU_SLEEP	((UINT32P)(SLEEP_BASE+0x258))
#define SLEEP_FC0_L1C_PDN	((UINT32P)(SLEEP_BASE+0x25C))
#define SLEEP_FC0_L1C_SLEEP	((UINT32P)(SLEEP_BASE+0x260))
#define SLEEP_FC1_L1C_PDN	((UINT32P)(SLEEP_BASE+0x264))
#define SLEEP_FC1_L1C_SLEEP	((UINT32P)(SLEEP_BASE+0x268))
#define SLEEP_FC2_L1C_PDN	((UINT32P)(SLEEP_BASE+0x26C))
#define SLEEP_FC2_L1C_SLEEP	((UINT32P)(SLEEP_BASE+0x270))
#define SLEEP_FC3_L1C_PDN	((UINT32P)(SLEEP_BASE+0x274))
#define SLEEP_FC3_L1C_SLEEP	((UINT32P)(SLEEP_BASE+0x278))
#define SLEEP_FHC_SRAM_CTRL	((UINT32P)(SLEEP_BASE+0x27C))
#define SLEEP_CONN_PWR_CON	((UINT32P)(SLEEP_BASE+0x280))
#define SLEEP_MD1_PWR_CON	((UINT32P)(SLEEP_BASE+0x284))
#define SLEEP_GSTA_PWR_CON	((UINT32P)(SLEEP_BASE+0x288))
#define SLEEP_GSTA_PWR_STA	((UINT32P)(SLEEP_BASE+0x28C))
#define SLEEP_MCU_PWR_CON	((UINT32P)(SLEEP_BASE+0x290))
#define SLEEP_IFR_SRAMROM_CON	((UINT32P)(SLEEP_BASE+0x294))
#define PCM_CON0	((UINT32P)(SLEEP_BASE+0x310))
#define PCM_CON1	((UINT32P)(SLEEP_BASE+0x314))
#define PCM_IM_PTR	((UINT32P)(SLEEP_BASE+0x318))
#define PCM_IM_LEN	((UINT32P)(SLEEP_BASE+0x31C))
#define PCM_REG_DAT_INIT	((UINT32P)(SLEEP_BASE+0x320))
#define PCM_EVENT_VECTOR0	((UINT32P)(SLEEP_BASE+0x340))
#define PCM_EVENT_VECTOR1	((UINT32P)(SLEEP_BASE+0x344))
#define PCM_EVENT_VECTOR2	((UINT32P)(SLEEP_BASE+0x348))
#define PCM_EVENT_VECTOR3	((UINT32P)(SLEEP_BASE+0x34C))
#define PCM_MAS_PAU_MASK	((UINT32P)(SLEEP_BASE+0x354))
#define PCM_PWR_IO_EN	((UINT32P)(SLEEP_BASE+0x358))
#define PCM_TIMER_VAL	((UINT32P)(SLEEP_BASE+0x35C))
#define PCM_TIMER_OUT	((UINT32P)(SLEEP_BASE+0x360))
#define PCM_REG0_STA	((UINT32P)(SLEEP_BASE+0x380))
#define PCM_REG1_STA	((UINT32P)(SLEEP_BASE+0x384))
#define PCM_REG2_STA	((UINT32P)(SLEEP_BASE+0x388))
#define PCM_REG3_STA	((UINT32P)(SLEEP_BASE+0x38C))
#define PCM_REG4_STA	((UINT32P)(SLEEP_BASE+0x390))
#define PCM_REG5_STA	((UINT32P)(SLEEP_BASE+0x394))
#define PCM_REG6_STA	((UINT32P)(SLEEP_BASE+0x398))
#define PCM_REG7_STA	((UINT32P)(SLEEP_BASE+0x39C))
#define PCM_REG8_STA	((UINT32P)(SLEEP_BASE+0x3A0))
#define PCM_REG9_STA	((UINT32P)(SLEEP_BASE+0x3A4))
#define PCM_REGA_STA	((UINT32P)(SLEEP_BASE+0x3A8))
#define PCM_REGB_STA	((UINT32P)(SLEEP_BASE+0x3AC))
#define PCM_REGC_STA	((UINT32P)(SLEEP_BASE+0x3B0))
#define PCM_REGD_STA	((UINT32P)(SLEEP_BASE+0x3B4))
#define PCM_REGE_STA	((UINT32P)(SLEEP_BASE+0x3B8))
#define PCM_REGF_STA	((UINT32P)(SLEEP_BASE+0x3BC))
#define PCM_EVET_STA	((UINT32P)(SLEEP_BASE+0x3C0))
#define PCM_FSM_STA	((UINT32P)(SLEEP_BASE+0x3C4))
#define PCM_IM_HOST_RW_PTR	((UINT32P)(SLEEP_BASE+0x3C8))
#define PCM_IM_HOST_RW_DAT	((UINT32P)(SLEEP_BASE+0x3CC))
#define PCM_EVENT_VECTOR4	((UINT32P)(SLEEP_BASE+0x3D0))
#define PCM_EVENT_VECTOR5	((UINT32P)(SLEEP_BASE+0x3D4))
#define PCM_EVENT_VECTOR6	((UINT32P)(SLEEP_BASE+0x3D8))
#define PCM_EVENT_VECTOR7	((UINT32P)(SLEEP_BASE+0x3DC))
#define PCM_SW_INT_SET	((UINT32P)(SLEEP_BASE+0x3E0))
#define PCM_SW_INT_CLEAR	((UINT32P)(SLEEP_BASE+0x3E4))
#define SLEEP_CLK_CON	((UINT32P)(SLEEP_BASE+0x400))
#define SLEEP_APMCU_PWRCTL	((UINT32P)(SLEEP_BASE+0x600))
#define SLEEP_DVFS_KIC	((UINT32P)(SLEEP_BASE+0x604))
#define SLEEP_STNBY_CON	((UINT32P)(SLEEP_BASE+0x608))
#define SLEEP_PWR_STA	((UINT32P)(SLEEP_BASE+0x60C))
#define SLEEP_PWR_STAS	((UINT32P)(SLEEP_BASE+0x610))
#define SLEEP_TIMER_STA	((UINT32P)(SLEEP_BASE+0x720))
#define SLEEP_TWAM_CON	((UINT32P)(SLEEP_BASE+0x760))
#define SLEEP_TWAM_STATUS0	((UINT32P)(SLEEP_BASE+0x764))
#define SLEEP_TWAM_STATUS1	((UINT32P)(SLEEP_BASE+0x768))
#define SLEEP_TWAM_STATUS2	((UINT32P)(SLEEP_BASE+0x76C))
#define SLEEP_TWAM_STATUS3	((UINT32P)(SLEEP_BASE+0x770))
#define SLEEP_WAKEUP_EVENT_MASK	((UINT32P)(SLEEP_BASE+0x810))
#define SLEEP_CPU_WAKEUP_EVENT	((UINT32P)(SLEEP_BASE+0x814))
#define PCM_WDT_TIMER_VAL	((UINT32P)(SLEEP_BASE+0x824))
#define SLEEP_ISR_MASK	((UINT32P)(SLEEP_BASE+0x900))
#define SLEEP_ISR	((UINT32P)(SLEEP_BASE+0x904))
#define SLEEP_WAKEUP_DBG_EDGE	((UINT32P)(SLEEP_BASE+0x908))
#define ATB_LMU_CON0	((UINT32P)(SLEEP_BASE+0x90C))
#define SLEEP_ISR_RAW_STA	((UINT32P)(SLEEP_BASE+0x910))
#define PCM_RESERVE	((UINT32P)(SLEEP_BASE+0xB00))
#define PCM_SRC_REQ	((UINT32P)(SLEEP_BASE+0xB04))
#define SLEEP_CPU_IRQ_MASK	((UINT32P)(SLEEP_BASE+0xB10))
#define PCM_DEBUG_CON	((UINT32P)(SLEEP_BASE+0xB20))
#define SLEEP_WFI0_EN	((UINT32P)(SLEEP_BASE+0xF00))
#define SLEEP_WFI1_EN	((UINT32P)(SLEEP_BASE+0xF04))
#define SLEEP_WFI2_EN	((UINT32P)(SLEEP_BASE+0xF08))
#define SLEEP_WFI3_EN	((UINT32P)(SLEEP_BASE+0xF0C))
#define SLEEP_PWR_CON0	((UINT32P)(SLEEP_BASE+0xA00))
#define SLEEP_PWR_CON1	((UINT32P)(SLEEP_BASE+0xA04))
#define SLEEP_PWR_CON2	((UINT32P)(SLEEP_BASE+0xA08))
#define SLEEP_PWR_CON3	((UINT32P)(SLEEP_BASE+0xA0C))
#define SLEEP_PWR_CON4	((UINT32P)(SLEEP_BASE+0xA10))
#define SLEEP_PWR_CON5	((UINT32P)(SLEEP_BASE+0xA14))
#define SLEEP_PWR_CON6	((UINT32P)(SLEEP_BASE+0xA18))
#define SLEEP_PWR_CON7	((UINT32P)(SLEEP_BASE+0xA1C))
#define SLEEP_PWR_CON8	((UINT32P)(SLEEP_BASE+0xA20))
#define SLEEP_PWR_CON9	((UINT32P)(SLEEP_BASE+0xA24))
#define SLEEP_ARMDDS_PWR_CON	((UINT32P)(SLEEP_BASE+0xA5C))
#define SLEEP_MAIDDS_PWR_CON	((UINT32P)(SLEEP_BASE+0xA60))
#define SLEEP_MEMDDS_PWR_CON	((UINT32P)(SLEEP_BASE+0xA64))
#define SLEEP_MSDDDS_PWR_CON	((UINT32P)(SLEEP_BASE+0xA68))
#define SLEEP_VIDDDS_PWR_CON	((UINT32P)(SLEEP_BASE+0xA6C))
#define SLEEP_AUDDDS_PWR_CON	((UINT32P)(SLEEP_BASE+0xA70))
#define SLEEP_LV0DDS_PWR_CON	((UINT32P)(SLEEP_BASE+0xA74))
#define SLEEP_LV1DDS_PWR_CON	((UINT32P)(SLEEP_BASE+0xA78))
#define SLEEP_ISPDDS_PWR_CON	((UINT32P)(SLEEP_BASE+0xA7C))
#define SLEEP_MD_CLK_CON	((UINT32P)(SLEEP_BASE+0x404))
#define SLEEP_MD_INTF_CON	((UINT32P)(SLEEP_BASE+0x408))
#define SLEEP_MD_STS	((UINT32P)(SLEEP_BASE+0x40C))
#define SLEEP_PERI_CON	((UINT32P)(SLEEP_BASE+0x410))
#define SLEEP_SC_STATE	((UINT32P)(SLEEP_BASE+0x414))
#define SLEEP_TIMER_CON	((UINT32P)(SLEEP_BASE+0x700))
#define SLEEP_TIMER_CMD	((UINT32P)(SLEEP_BASE+0x710))
#define SLEEP_FINAL_PAUSE	((UINT32P)(SLEEP_BASE+0x730))
#define SLEEP_PAUSE	((UINT32P)(SLEEP_BASE+0x740))
#define SLEEP_TIMER_DBG_WAKEUP	((UINT32P)(SLEEP_BASE+0x750))
#define SLEEP_WAKEUP_SRC	((UINT32P)(SLEEP_BASE+0x800))
#define PCM_DVS_PC	((UINT32P)(SLEEP_BASE+0x350))

// APB Module toprgu
#define TOPRGU_BASE (0x10007000)
#define WDT_MODE	((UINT32P)(TOPRGU_BASE+0x000))
#define WDT_LENGTH	((UINT32P)(TOPRGU_BASE+0x004))
#define WDT_RESTART	((UINT32P)(TOPRGU_BASE+0x008))
#define WDT_STA	((UINT32P)(TOPRGU_BASE+0x00c))
#define WDT_INTERNAL	((UINT32P)(TOPRGU_BASE+0x010))
#define WDT_SWRST	((UINT32P)(TOPRGU_BASE+0x014))
#define WDT_SWSYSRST	((UINT32P)(TOPRGU_BASE+0x018))
#define WDT_SWSYSRST_PULSE	((UINT32P)(TOPRGU_BASE+0x01C))
#define WDT_NONRST_REG	((UINT32P)(TOPRGU_BASE+0x020))
#define WDT_NONRST_REG2	((UINT32P)(TOPRGU_BASE+0x024))
#define WDT_REQ_MODE	((UINT32P)(TOPRGU_BASE+0x030))
#define WDT_REQ_IRQ_EN	((UINT32P)(TOPRGU_BASE+0x034))
#define WDT_DRAMC_CTL	((UINT32P)(TOPRGU_BASE+0x040))
#define WDT_INTERCORE_SYNC	((UINT32P)(TOPRGU_BASE+0x050))
#define WDT_INTERCORE_SYNC_SET	((UINT32P)(TOPRGU_BASE+0x054))
#define WDT_INTERCORE_SYNC_CLR	((UINT32P)(TOPRGU_BASE+0x058))

// APB Module apxgpt
#define APXGPT_BASE (0x10008000)
#define APXGPT_IRQEN	((UINT32P)(APXGPT_BASE+0x0000))
#define APXGPT_IRQSTA	((UINT32P)(APXGPT_BASE+0x0004))
#define APXGPT_IRQACK	((UINT32P)(APXGPT_BASE+0x0008))
#define APXGPT1_CON	((UINT32P)(APXGPT_BASE+0x0010))
#define APXGPT1_PRESCALE	((UINT32P)(APXGPT_BASE+0x0014))
#define APXGPT1_COUNTER	((UINT32P)(APXGPT_BASE+0x0018))
#define APXGPT1_COMPARE	((UINT32P)(APXGPT_BASE+0x001c))
#define APXGPT2_CON	((UINT32P)(APXGPT_BASE+0x0020))
#define APXGPT2_PRESCALE	((UINT32P)(APXGPT_BASE+0x0024))
#define APXGPT2_COUNTER	((UINT32P)(APXGPT_BASE+0x0028))
#define APXGPT2_COMPARE	((UINT32P)(APXGPT_BASE+0x002c))
#define APXGPT3_CON	((UINT32P)(APXGPT_BASE+0x0030))
#define APXGPT3_PRESCALE	((UINT32P)(APXGPT_BASE+0x0034))
#define APXGPT3_COUNTER	((UINT32P)(APXGPT_BASE+0x0038))
#define APXGPT3_COMPARE	((UINT32P)(APXGPT_BASE+0x003c))
#define APXGPT4_CON	((UINT32P)(APXGPT_BASE+0x0040))
#define APXGPT4_PRESCALE	((UINT32P)(APXGPT_BASE+0x0044))
#define APXGPT4_COUNTER	((UINT32P)(APXGPT_BASE+0x0048))
#define APXGPT4_COMPARE	((UINT32P)(APXGPT_BASE+0x004c))
#define APXGPT5_CON	((UINT32P)(APXGPT_BASE+0x0050))
#define APXGPT5_PRESCALE	((UINT32P)(APXGPT_BASE+0x0054))
#define APXGPT5_COUNTER	((UINT32P)(APXGPT_BASE+0x0058))
#define APXGPT5_COMPARE	((UINT32P)(APXGPT_BASE+0x005c))
#define APXGPT6_CON	((UINT32P)(APXGPT_BASE+0x0060))
#define APXGPT6_PRESCALE	((UINT32P)(APXGPT_BASE+0x0064))
#define APXGPT6_COUNTER	((UINT32P)(APXGPT_BASE+0x0068))
#define APXGPT6_COMPARE	((UINT32P)(APXGPT_BASE+0x006c))
#define APXGPT7_CON	((UINT32P)(APXGPT_BASE+0x0070))
#define APXGPT7_PRESCALE	((UINT32P)(APXGPT_BASE+0x0074))
#define APXGPT7_COUNTER	((UINT32P)(APXGPT_BASE+0x0078))
#define APXGPT7_COMPARE	((UINT32P)(APXGPT_BASE+0x007c))
#define APXGPT_RD_START	((UINT32P)(APXGPT_BASE+0x0080))
#define APXGPT_RD_READY	((UINT32P)(APXGPT_BASE+0x0084))
#define APXGPT_RD_READY_CLR	((UINT32P)(APXGPT_BASE+0x0088))

// APB Module rsvd
#define RSVD_BASE (0x10009000)

// APB Module sej
#define SEJ_BASE (0x1000A000)
#define SEJ_CON	((UINT32P)(SEJ_BASE+0x00))
#define SEJ_ACON	((UINT32P)(SEJ_BASE+0x04))
#define SEJ_ACON2	((UINT32P)(SEJ_BASE+0x08))
#define SEJ_ACONK	((UINT32P)(SEJ_BASE+0x0c))
#define SEJ_ASRC0	((UINT32P)(SEJ_BASE+0x10))
#define SEJ_ASRC1	((UINT32P)(SEJ_BASE+0x14))
#define SEJ_ASRC2	((UINT32P)(SEJ_BASE+0x18))
#define SEJ_ASRC3	((UINT32P)(SEJ_BASE+0x1c))
#define SEJ_AKEY0	((UINT32P)(SEJ_BASE+0x20))
#define SEJ_AKEY1	((UINT32P)(SEJ_BASE+0x24))
#define SEJ_AKEY2	((UINT32P)(SEJ_BASE+0x28))
#define SEJ_AKEY3	((UINT32P)(SEJ_BASE+0x2c))
#define SEJ_AKEY4	((UINT32P)(SEJ_BASE+0x30))
#define SEJ_AKEY5	((UINT32P)(SEJ_BASE+0x34))
#define SEJ_AKEY6	((UINT32P)(SEJ_BASE+0x38))
#define SEJ_AKEY7	((UINT32P)(SEJ_BASE+0x3c))
#define SEJ_AIV0	((UINT32P)(SEJ_BASE+0x40))
#define SEJ_AIV1	((UINT32P)(SEJ_BASE+0x44))
#define SEJ_AIV2	((UINT32P)(SEJ_BASE+0x48))
#define SEJ_AIV3	((UINT32P)(SEJ_BASE+0x4c))
#define SEJ_AOUT0	((UINT32P)(SEJ_BASE+0x50))
#define SEJ_AOUT1	((UINT32P)(SEJ_BASE+0x54))
#define SEJ_AOUT2	((UINT32P)(SEJ_BASE+0x58))
#define SEJ_AOUT3	((UINT32P)(SEJ_BASE+0x5c))
#define SEJ_SW_OTP0	((UINT32P)(SEJ_BASE+0x60))
#define SEJ_SW_OTP1	((UINT32P)(SEJ_BASE+0x64))
#define SEJ_SW_OTP2	((UINT32P)(SEJ_BASE+0x68))
#define SEJ_SW_OTP3	((UINT32P)(SEJ_BASE+0x6c))
#define SEJ_SW_OTP4	((UINT32P)(SEJ_BASE+0x70))
#define SEJ_SW_OTP5	((UINT32P)(SEJ_BASE+0x74))
#define SEJ_SW_OTP6	((UINT32P)(SEJ_BASE+0x78))
#define SEJ_SW_OTP7	((UINT32P)(SEJ_BASE+0x7c))
#define SEJ_SECINIT0	((UINT32P)(SEJ_BASE+0x80))
#define SEJ_SECINIT1	((UINT32P)(SEJ_BASE+0x84))
#define SEJ_SECINIT2	((UINT32P)(SEJ_BASE+0x88))
#define SEJ_MKJ	((UINT32P)(SEJ_BASE+0xa0))
#define SEJ_SCON	((UINT32P)(SEJ_BASE+0xb0))
#define SEJ_SIN	((UINT32P)(SEJ_BASE+0xb4))
#define SEJ_SOUT	((UINT32P)(SEJ_BASE+0xb8))
#define SEJ_CON1	((UINT32P)(SEJ_BASE+0xC0))
#define SEJ_CON1_LOCK	((UINT32P)(SEJ_BASE+0xC4))
#define SEJ_RCON	((UINT32P)(SEJ_BASE+0xD0))
#define SEJ_RCON2	((UINT32P)(SEJ_BASE+0xD4))
#define SEJ_RNG_IV0	((UINT32P)(SEJ_BASE+0xE0))
#define SEJ_RNG_IV1	((UINT32P)(SEJ_BASE+0xE4))
#define SEJ_RNG_IV2	((UINT32P)(SEJ_BASE+0xE8))
#define SEJ_RNG_IV3	((UINT32P)(SEJ_BASE+0xEC))
#define SEJ_RNG_OUT0	((UINT32P)(SEJ_BASE+0xF0))
#define SEJ_RNG_OUT1	((UINT32P)(SEJ_BASE+0xF4))
#define SEJ_RNG_OUT2	((UINT32P)(SEJ_BASE+0xF8))
#define SEJ_RNG_OUT3	((UINT32P)(SEJ_BASE+0xFC))

// APB Module ap_cirq_eint
#define APIRQ_BASE (0x1000B000)
#define AP_EINT_STA	((UINT32P)(APIRQ_BASE+0x000))
#define AP_EINT_STA0	((UINT32P)(APIRQ_BASE+0x000))
#define AP_EINT_STA1	((UINT32P)(APIRQ_BASE+0x004))
#define AP_EINT_STA2	((UINT32P)(APIRQ_BASE+0x008))
#define AP_EINT_STA3	((UINT32P)(APIRQ_BASE+0x00C))
#define AP_EINT_STA4	((UINT32P)(APIRQ_BASE+0x010))
#define AP_EINT_STA5	((UINT32P)(APIRQ_BASE+0x014))
#define AP_EINT_STA6	((UINT32P)(APIRQ_BASE+0x018))
#define AP_EINT_INTACK	((UINT32P)(APIRQ_BASE+0x040))
#define AP_EINT_INTACK0	((UINT32P)(APIRQ_BASE+0x040))
#define AP_EINT_INTACK1	((UINT32P)(APIRQ_BASE+0x044))
#define AP_EINT_INTACK2	((UINT32P)(APIRQ_BASE+0x048))
#define AP_EINT_INTACK3	((UINT32P)(APIRQ_BASE+0x04C))
#define AP_EINT_INTACK4	((UINT32P)(APIRQ_BASE+0x050))
#define AP_EINT_INTACK5	((UINT32P)(APIRQ_BASE+0x054))
#define AP_EINT_INTACK6	((UINT32P)(APIRQ_BASE+0x058))
#define AP_EINT_MASK	((UINT32P)(APIRQ_BASE+0x080))
#define AP_EINT_MASK0	((UINT32P)(APIRQ_BASE+0x080))
#define AP_EINT_MASK1	((UINT32P)(APIRQ_BASE+0x084))
#define AP_EINT_MASK2	((UINT32P)(APIRQ_BASE+0x088))
#define AP_EINT_MASK3	((UINT32P)(APIRQ_BASE+0x08C))
#define AP_EINT_MASK4	((UINT32P)(APIRQ_BASE+0x090))
#define AP_EINT_MASK5	((UINT32P)(APIRQ_BASE+0x094))
#define AP_EINT_MASK6	((UINT32P)(APIRQ_BASE+0x098))
#define AP_EINT_MASK_SET	((UINT32P)(APIRQ_BASE+0x0C0))
#define AP_EINT_MASK_SET0	((UINT32P)(APIRQ_BASE+0x0C0))
#define AP_EINT_MASK_SET1	((UINT32P)(APIRQ_BASE+0x0C4))
#define AP_EINT_MASK_SET2	((UINT32P)(APIRQ_BASE+0x0C8))
#define AP_EINT_MASK_SET3	((UINT32P)(APIRQ_BASE+0x0CC))
#define AP_EINT_MASK_SET4	((UINT32P)(APIRQ_BASE+0x0D0))
#define AP_EINT_MASK_SET5	((UINT32P)(APIRQ_BASE+0x0D4))
#define AP_EINT_MASK_SET6	((UINT32P)(APIRQ_BASE+0x0D8))
#define AP_EINT_MASK_CLR	((UINT32P)(APIRQ_BASE+0x100))
#define AP_EINT_MASK_CLR0	((UINT32P)(APIRQ_BASE+0x100))
#define AP_EINT_MASK_CLR1	((UINT32P)(APIRQ_BASE+0x104))
#define AP_EINT_MASK_CLR2	((UINT32P)(APIRQ_BASE+0x108))
#define AP_EINT_MASK_CLR3	((UINT32P)(APIRQ_BASE+0x10C))
#define AP_EINT_MASK_CLR4	((UINT32P)(APIRQ_BASE+0x110))
#define AP_EINT_MASK_CLR5	((UINT32P)(APIRQ_BASE+0x114))
#define AP_EINT_MASK_CLR6	((UINT32P)(APIRQ_BASE+0x118))
#define AP_EINT_SENS	((UINT32P)(APIRQ_BASE+0x140))
#define AP_EINT_SENS0	((UINT32P)(APIRQ_BASE+0x140))
#define AP_EINT_SENS1	((UINT32P)(APIRQ_BASE+0x144))
#define AP_EINT_SENS2	((UINT32P)(APIRQ_BASE+0x148))
#define AP_EINT_SENS3	((UINT32P)(APIRQ_BASE+0x14C))
#define AP_EINT_SENS4	((UINT32P)(APIRQ_BASE+0x150))
#define AP_EINT_SENS5	((UINT32P)(APIRQ_BASE+0x154))
#define AP_EINT_SENS6	((UINT32P)(APIRQ_BASE+0x158))
#define AP_EINT_SENS_SET	((UINT32P)(APIRQ_BASE+0x180))
#define AP_EINT_SENS_SET0	((UINT32P)(APIRQ_BASE+0x180))
#define AP_EINT_SENS_SET1	((UINT32P)(APIRQ_BASE+0x184))
#define AP_EINT_SENS_SET2	((UINT32P)(APIRQ_BASE+0x188))
#define AP_EINT_SENS_SET3	((UINT32P)(APIRQ_BASE+0x18C))
#define AP_EINT_SENS_SET4	((UINT32P)(APIRQ_BASE+0x190))
#define AP_EINT_SENS_SET5	((UINT32P)(APIRQ_BASE+0x194))
#define AP_EINT_SENS_SET6	((UINT32P)(APIRQ_BASE+0x198))
#define AP_EINT_SENS_CLR	((UINT32P)(APIRQ_BASE+0x1C0))
#define AP_EINT_SENS_CLR0	((UINT32P)(APIRQ_BASE+0x1C0))
#define AP_EINT_SENS_CLR1	((UINT32P)(APIRQ_BASE+0x1C4))
#define AP_EINT_SENS_CLR2	((UINT32P)(APIRQ_BASE+0x1C8))
#define AP_EINT_SENS_CLR3	((UINT32P)(APIRQ_BASE+0x1CC))
#define AP_EINT_SENS_CLR4	((UINT32P)(APIRQ_BASE+0x1D0))
#define AP_EINT_SENS_CLR5	((UINT32P)(APIRQ_BASE+0x1D4))
#define AP_EINT_SENS_CLR6	((UINT32P)(APIRQ_BASE+0x1D8))
#define AP_EINT_SOFT	((UINT32P)(APIRQ_BASE+0x200))
#define AP_EINT_SOFT0	((UINT32P)(APIRQ_BASE+0x200))
#define AP_EINT_SOFT1	((UINT32P)(APIRQ_BASE+0x204))
#define AP_EINT_SOFT2	((UINT32P)(APIRQ_BASE+0x208))
#define AP_EINT_SOFT3	((UINT32P)(APIRQ_BASE+0x20C))
#define AP_EINT_SOFT4	((UINT32P)(APIRQ_BASE+0x210))
#define AP_EINT_SOFT5	((UINT32P)(APIRQ_BASE+0x214))
#define AP_EINT_SOFT6	((UINT32P)(APIRQ_BASE+0x218))
#define AP_EINT_SOFT_SET	((UINT32P)(APIRQ_BASE+0x240))
#define AP_EINT_SOFT_SET0	((UINT32P)(APIRQ_BASE+0x240))
#define AP_EINT_SOFT_SET1	((UINT32P)(APIRQ_BASE+0x244))
#define AP_EINT_SOFT_SET2	((UINT32P)(APIRQ_BASE+0x248))
#define AP_EINT_SOFT_SET3	((UINT32P)(APIRQ_BASE+0x24C))
#define AP_EINT_SOFT_SET4	((UINT32P)(APIRQ_BASE+0x250))
#define AP_EINT_SOFT_SET5	((UINT32P)(APIRQ_BASE+0x254))
#define AP_EINT_SOFT_SET6	((UINT32P)(APIRQ_BASE+0x258))
#define AP_EINT_SOFT_CLR	((UINT32P)(APIRQ_BASE+0x280))
#define AP_EINT_SOFT_CLR0	((UINT32P)(APIRQ_BASE+0x280))
#define AP_EINT_SOFT_CLR1	((UINT32P)(APIRQ_BASE+0x284))
#define AP_EINT_SOFT_CLR2	((UINT32P)(APIRQ_BASE+0x288))
#define AP_EINT_SOFT_CLR3	((UINT32P)(APIRQ_BASE+0x28C))
#define AP_EINT_SOFT_CLR4	((UINT32P)(APIRQ_BASE+0x290))
#define AP_EINT_SOFT_CLR5	((UINT32P)(APIRQ_BASE+0x294))
#define AP_EINT_SOFT_CLR6	((UINT32P)(APIRQ_BASE+0x298))
#define AP_EINT_POL	((UINT32P)(APIRQ_BASE+0x300))
#define AP_EINT_POL0	((UINT32P)(APIRQ_BASE+0x300))
#define AP_EINT_POL1	((UINT32P)(APIRQ_BASE+0x304))
#define AP_EINT_POL2	((UINT32P)(APIRQ_BASE+0x308))
#define AP_EINT_POL3	((UINT32P)(APIRQ_BASE+0x30C))
#define AP_EINT_POL4	((UINT32P)(APIRQ_BASE+0x310))
#define AP_EINT_POL5	((UINT32P)(APIRQ_BASE+0x314))
#define AP_EINT_POL6	((UINT32P)(APIRQ_BASE+0x318))
#define AP_EINT_POL_SET	((UINT32P)(APIRQ_BASE+0x340))
#define AP_EINT_POL_SET0	((UINT32P)(APIRQ_BASE+0x340))
#define AP_EINT_POL_SET1	((UINT32P)(APIRQ_BASE+0x344))
#define AP_EINT_POL_SET2	((UINT32P)(APIRQ_BASE+0x348))
#define AP_EINT_POL_SET3	((UINT32P)(APIRQ_BASE+0x34C))
#define AP_EINT_POL_SET4	((UINT32P)(APIRQ_BASE+0x350))
#define AP_EINT_POL_SET5	((UINT32P)(APIRQ_BASE+0x354))
#define AP_EINT_POL_SET6	((UINT32P)(APIRQ_BASE+0x358))
#define AP_EINT_POL_CLR	((UINT32P)(APIRQ_BASE+0x380))
#define AP_EINT_POL_CLR0	((UINT32P)(APIRQ_BASE+0x380))
#define AP_EINT_POL_CLR1	((UINT32P)(APIRQ_BASE+0x384))
#define AP_EINT_POL_CLR2	((UINT32P)(APIRQ_BASE+0x388))
#define AP_EINT_POL_CLR3	((UINT32P)(APIRQ_BASE+0x38C))
#define AP_EINT_POL_CLR4	((UINT32P)(APIRQ_BASE+0x390))
#define AP_EINT_POL_CLR5	((UINT32P)(APIRQ_BASE+0x394))
#define AP_EINT_POL_CLR6	((UINT32P)(APIRQ_BASE+0x398))
#define AP_EINT_D0EN	((UINT32P)(APIRQ_BASE+0x400))
#define AP_EINT_D0EN0	((UINT32P)(APIRQ_BASE+0x400))
#define AP_EINT_D0EN1	((UINT32P)(APIRQ_BASE+0x404))
#define AP_EINT_D0EN2	((UINT32P)(APIRQ_BASE+0x408))
#define AP_EINT_D0EN3	((UINT32P)(APIRQ_BASE+0x40C))
#define AP_EINT_D0EN4	((UINT32P)(APIRQ_BASE+0x410))
#define AP_EINT_D0EN5	((UINT32P)(APIRQ_BASE+0x414))
#define AP_EINT_D0EN6	((UINT32P)(APIRQ_BASE+0x418))
#define AP_EINT_D1EN	((UINT32P)(APIRQ_BASE+0x420))
#define AP_EINT_D1EN0	((UINT32P)(APIRQ_BASE+0x420))
#define AP_EINT_D1EN1	((UINT32P)(APIRQ_BASE+0x424))
#define AP_EINT_D1EN2	((UINT32P)(APIRQ_BASE+0x428))
#define AP_EINT_D1EN3	((UINT32P)(APIRQ_BASE+0x42C))
#define AP_EINT_D1EN4	((UINT32P)(APIRQ_BASE+0x430))
#define AP_EINT_D1EN5	((UINT32P)(APIRQ_BASE+0x434))
#define AP_EINT_D1EN6	((UINT32P)(APIRQ_BASE+0x438))
#define AP_EINT_D2EN	((UINT32P)(APIRQ_BASE+0x440))
#define AP_EINT_D2EN0	((UINT32P)(APIRQ_BASE+0x440))
#define AP_EINT_D2EN1	((UINT32P)(APIRQ_BASE+0x444))
#define AP_EINT_D2EN2	((UINT32P)(APIRQ_BASE+0x448))
#define AP_EINT_D2EN3	((UINT32P)(APIRQ_BASE+0x44C))
#define AP_EINT_D2EN4	((UINT32P)(APIRQ_BASE+0x450))
#define AP_EINT_D2EN5	((UINT32P)(APIRQ_BASE+0x454))
#define AP_EINT_D2EN6	((UINT32P)(APIRQ_BASE+0x458))
#define AP_EINT_DBNC	((UINT32P)(APIRQ_BASE+0x500))
#define AP_EINT_DBNC_3_0	((UINT32P)(APIRQ_BASE+0x500))
#define AP_EINT_DBNC_7_4	((UINT32P)(APIRQ_BASE+0x504))
#define AP_EINT_DBNC_B_8	((UINT32P)(APIRQ_BASE+0x508))
#define AP_EINT_DBNC_F_C	((UINT32P)(APIRQ_BASE+0x50C))
#define AP_EINT_DBNC_SET	((UINT32P)(APIRQ_BASE+0x600))
#define AP_EINT_DBNC_SET_3_0	((UINT32P)(APIRQ_BASE+0x600))
#define AP_EINT_DBNC_SET_7_4	((UINT32P)(APIRQ_BASE+0x604))
#define AP_EINT_DBNC_SET_B_8	((UINT32P)(APIRQ_BASE+0x608))
#define AP_EINT_DBNC_SET_F_C	((UINT32P)(APIRQ_BASE+0x60C))
#define AP_EINT_DBNC_CLR	((UINT32P)(APIRQ_BASE+0x700))
#define AP_EINT_DBNC_CLR_3_0	((UINT32P)(APIRQ_BASE+0x700))
#define AP_EINT_DBNC_CLR_7_4	((UINT32P)(APIRQ_BASE+0x704))
#define AP_EINT_DBNC_CLR_B_8	((UINT32P)(APIRQ_BASE+0x708))
#define AP_EINT_DBNC_CLR_F_C	((UINT32P)(APIRQ_BASE+0x70C))
#define AP_DEINT_CON0	((UINT32P)(APIRQ_BASE+0x800))
#define AP_DEINT_SEL0_3	((UINT32P)(APIRQ_BASE+0x840))
#define AP_DEINT_SEL4_7	((UINT32P)(APIRQ_BASE+0x844))
#define AP_DEINT_SEL0_3_SET	((UINT32P)(APIRQ_BASE+0x880))
#define AP_DEINT_SEL4_7_SET	((UINT32P)(APIRQ_BASE+0x884))
#define AP_DEINT_SEL0_3_CLR	((UINT32P)(APIRQ_BASE+0x8C0))
#define AP_DEINT_SEL4_7_CLR	((UINT32P)(APIRQ_BASE+0x8C4))
#define AP_EINT_EEVT	((UINT32P)(APIRQ_BASE+0x900))
#define PMIC_EINT_STA	((UINT32P)(APIRQ_BASE+0xa00))
#define PMIC_EINT_STA0	((UINT32P)(APIRQ_BASE+0xa00))
#define PMIC_EINT_STA1	((UINT32P)(APIRQ_BASE+0xa04))
#define PMIC_EINT_INTACK	((UINT32P)(APIRQ_BASE+0xa08))
#define PMIC_EINT_INTACK0	((UINT32P)(APIRQ_BASE+0xa08))
#define PMIC_EINT_INTACK1	((UINT32P)(APIRQ_BASE+0xa0c))
#define PMIC_EINT_EEVT	((UINT32P)(APIRQ_BASE+0xa10))
#define PMIC_EINT_MASK	((UINT32P)(APIRQ_BASE+0xa18))
#define PMIC_EINT_MASK0	((UINT32P)(APIRQ_BASE+0xa18))
#define PMIC_EINT_MASK1	((UINT32P)(APIRQ_BASE+0xa1c))
#define PMIC_EINT_MASK_SET	((UINT32P)(APIRQ_BASE+0xa20))
#define PMIC_EINT_MASK_SET0	((UINT32P)(APIRQ_BASE+0xa20))
#define PMIC_EINT_MASK_SET1	((UINT32P)(APIRQ_BASE+0xa24))
#define PMIC_EINT_MASK_CLR	((UINT32P)(APIRQ_BASE+0xa28))
#define PMIC_EINT_MASK_CLR0	((UINT32P)(APIRQ_BASE+0xa28))
#define PMIC_EINT_MASK_CLR1	((UINT32P)(APIRQ_BASE+0xa2c))
#define PMIC_EINT_SENS	((UINT32P)(APIRQ_BASE+0xa30))
#define PMIC_EINT_SENS0	((UINT32P)(APIRQ_BASE+0xa30))
#define PMIC_EINT_SENS1	((UINT32P)(APIRQ_BASE+0xa34))
#define PMIC_EINT_SENS_SET	((UINT32P)(APIRQ_BASE+0xa38))
#define PMIC_EINT_SENS_SET0	((UINT32P)(APIRQ_BASE+0xa38))
#define PMIC_EINT_SENS_SET1	((UINT32P)(APIRQ_BASE+0xa3c))
#define PMIC_EINT_SENS_CLR	((UINT32P)(APIRQ_BASE+0xa40))
#define PMIC_EINT_SENS_CLR0	((UINT32P)(APIRQ_BASE+0xa40))
#define PMIC_EINT_SENS_CLR1	((UINT32P)(APIRQ_BASE+0xa44))
#define PMIC_EINT_POL	((UINT32P)(APIRQ_BASE+0xa48))
#define PMIC_EINT_POL0	((UINT32P)(APIRQ_BASE+0xa48))
#define PMIC_EINT_POL1	((UINT32P)(APIRQ_BASE+0xa4c))
#define PMIC_EINT_POL_SET	((UINT32P)(APIRQ_BASE+0xa50))
#define PMIC_EINT_POL_SET0	((UINT32P)(APIRQ_BASE+0xa50))
#define PMIC_EINT_POL_SET1	((UINT32P)(APIRQ_BASE+0xa54))
#define PMIC_EINT_POL_CLR	((UINT32P)(APIRQ_BASE+0xa58))
#define PMIC_EINT_POL_CLR0	((UINT32P)(APIRQ_BASE+0xa58))
#define PMIC_EINT_POL_CLR1	((UINT32P)(APIRQ_BASE+0xa5c))
#define PMIC_EINT_D0EN	((UINT32P)(APIRQ_BASE+0xa60))
#define PMIC_EINT_D0EN0	((UINT32P)(APIRQ_BASE+0xa60))
#define PMIC_EINT_D0EN1	((UINT32P)(APIRQ_BASE+0xa64))
#define PMIC_EINT_D1EN	((UINT32P)(APIRQ_BASE+0xa68))
#define PMIC_EINT_D1EN0	((UINT32P)(APIRQ_BASE+0xa68))
#define PMIC_EINT_D1EN1	((UINT32P)(APIRQ_BASE+0xa6c))
#define PMIC_EINT_D2EN	((UINT32P)(APIRQ_BASE+0xa70))
#define PMIC_EINT_D2EN0	((UINT32P)(APIRQ_BASE+0xa70))
#define PMIC_EINT_D2EN1	((UINT32P)(APIRQ_BASE+0xa74))
#define PMIC_EINT_D3EN	((UINT32P)(APIRQ_BASE+0xa78))
#define PMIC_EINT_D3EN0	((UINT32P)(APIRQ_BASE+0xa78))
#define PMIC_EINT_D3EN1	((UINT32P)(APIRQ_BASE+0xa7c))
#define PMIC_EINTIRQ_MASK	((UINT32P)(APIRQ_BASE+0xb00))
#define PMIC_EINTIRQ_MASK0	((UINT32P)(APIRQ_BASE+0xb00))
#define PMIC_EINTIRQ_MASK1	((UINT32P)(APIRQ_BASE+0xb04))
#define PMIC_EINTIRQ_MASK_SET	((UINT32P)(APIRQ_BASE+0xb10))
#define PMIC_EINTIRQ_MASK_SET0	((UINT32P)(APIRQ_BASE+0xb10))
#define PMIC_EINTIRQ_MASK_SET1	((UINT32P)(APIRQ_BASE+0xb14))
#define PMIC_EINTIRQ_MASK_CLR	((UINT32P)(APIRQ_BASE+0xb20))
#define PMIC_EINTIRQ_MASK_CLR0	((UINT32P)(APIRQ_BASE+0xb20))
#define PMIC_EINTIRQ_MASK_CLR1	((UINT32P)(APIRQ_BASE+0xb24))
#define PMIC_SOFT_EXT_EINT	((UINT32P)(APIRQ_BASE+0xb28))
#define PMIC_EINT_INPUT_MUX	((UINT32P)(APIRQ_BASE+0xc10))
#define PMIC_EINT_INPUT_MUX_H	((UINT32P)(APIRQ_BASE+0xc12))
#define PMIC_EINT_INPUT_MUX_SET	((UINT32P)(APIRQ_BASE+0xc14))
#define PMIC_EINT_INPUT_MUX_SET_H	((UINT32P)(APIRQ_BASE+0xc16))
#define PMIC_EINT_INPUT_MUX_CLR	((UINT32P)(APIRQ_BASE+0xc18))
#define PMIC_EINT_INPUT_MUX_CLR_H	((UINT32P)(APIRQ_BASE+0xc1a))
#define PMIC_EINT_INPUT_SOFT	((UINT32P)(APIRQ_BASE+0xc20))
#define PMIC_EINT_INPUT_SOFT_H	((UINT32P)(APIRQ_BASE+0xc22))
#define PMIC_EINT_INPUT_SOFT_SET	((UINT32P)(APIRQ_BASE+0xc24))
#define PMIC_EINT_INPUT_SOFT_SET_H	((UINT32P)(APIRQ_BASE+0xc26))
#define PMIC_EINT_INPUT_SOFT_CLR	((UINT32P)(APIRQ_BASE+0xc28))
#define PMIC_EINT_INPUT_SOFT_CLR_H	((UINT32P)(APIRQ_BASE+0xc2a))
#define PMIC_EINT_EVENT_CLR	((UINT32P)(APIRQ_BASE+0xc30))
#define PMIC_EINT_BYPASS_IDLE	((UINT32P)(APIRQ_BASE+0xc34))
#define EINT_PMIC_REG_ADR	((UINT32P)(APIRQ_BASE+0xce0))
#define EINT_PMIC_REG_RDATA	((UINT32P)(APIRQ_BASE+0xce4))
#define EINT_PMIC_REG_RDY	((UINT32P)(APIRQ_BASE+0xce8))
#define AP_EINT_EMUL	((UINT32P)(APIRQ_BASE+0xF00))
#define AP_EINT_EMUL0	((UINT32P)(APIRQ_BASE+0xF00))
#define AP_EINT_EMUL1	((UINT32P)(APIRQ_BASE+0xF04))
#define AP_EINT_EMUL2	((UINT32P)(APIRQ_BASE+0xF08))
#define AP_EINT_EMUL3	((UINT32P)(APIRQ_BASE+0xF0C))
#define AP_EINT_EMUL4	((UINT32P)(APIRQ_BASE+0xF10))
#define AP_EINT_EMUL5	((UINT32P)(APIRQ_BASE+0xF14))
#define AP_EINT_EMUL6	((UINT32P)(APIRQ_BASE+0xF18))

// APB Module smi
#define SMI_COMMON_AO_BASE (0x1000C000)
#define SMI_COMMON_AO_SMI_CAPABILITY	((UINT32P)(SMI_COMMON_AO_BASE+0x000))
#define SMI_COMMON_AO_SMI_CON	((UINT32P)(SMI_COMMON_AO_BASE+0x010))
#define SMI_COMMON_AO_SMI_CON_SET	((UINT32P)(SMI_COMMON_AO_BASE+0x014))
#define SMI_COMMON_AO_SMI_CON_CLR	((UINT32P)(SMI_COMMON_AO_BASE+0x018))
#define SMI_COMMON_AO_SMI_ABIST_CON	((UINT32P)(SMI_COMMON_AO_BASE+0x020))
#define SMI_COMMON_AO_SMI_IRQ_STATUS	((UINT32P)(SMI_COMMON_AO_BASE+0x170))
#define SMI_COMMON_AO_SMI_INT_ASSERT_ID	((UINT32P)(SMI_COMMON_AO_BASE+0x174))
#define SMI_COMMON_AO_SMI_MON_ENA	((UINT32P)(SMI_COMMON_AO_BASE+0x1a0))
#define SMI_COMMON_AO_SMI_MON_CLR	((UINT32P)(SMI_COMMON_AO_BASE+0x1a4))
#define SMI_COMMON_AO_SMI_MON_TYPE	((UINT32P)(SMI_COMMON_AO_BASE+0x1ac))
#define SMI_COMMON_AO_SMI_MON_CON	((UINT32P)(SMI_COMMON_AO_BASE+0x1b0))
#define SMI_COMMON_AO_SMI_MON_ACT_CNT	((UINT32P)(SMI_COMMON_AO_BASE+0x1c0))
#define SMI_COMMON_AO_SMI_MON_REQ_CNT	((UINT32P)(SMI_COMMON_AO_BASE+0x1c4))
#define SMI_COMMON_AO_SMI_MON_IDL_CNT	((UINT32P)(SMI_COMMON_AO_BASE+0x1c8))
#define SMI_COMMON_AO_SMI_MON_BEA_CNT	((UINT32P)(SMI_COMMON_AO_BASE+0x1cc))
#define SMI_COMMON_AO_SMI_MON_BYT_CNT	((UINT32P)(SMI_COMMON_AO_BASE+0x1d0))
#define SMI_COMMON_AO_SMI_MON_CP_CNT	((UINT32P)(SMI_COMMON_AO_BASE+0x1d4))
#define SMI_COMMON_AO_SMI_MON_DP_CNT	((UINT32P)(SMI_COMMON_AO_BASE+0x1d8))
#define SMI_COMMON_AO_SMI_MON_CDP_MAX	((UINT32P)(SMI_COMMON_AO_BASE+0x1dc))
#define SMI_COMMON_AO_SMI_MON_COS_MAX	((UINT32P)(SMI_COMMON_AO_BASE+0x1e0))
#define SMI_COMMON_AO_SMI_MON_BUS_REQ0	((UINT32P)(SMI_COMMON_AO_BASE+0x1f0))
#define SMI_COMMON_AO_SMI_MON_BUS_REQ1	((UINT32P)(SMI_COMMON_AO_BASE+0x1f4))
#define SMI_COMMON_AO_SMI_MON_BUS_REQ2	((UINT32P)(SMI_COMMON_AO_BASE+0x1f8))
#define SMI_COMMON_AO_SMI_MON_BUS_REQ3	((UINT32P)(SMI_COMMON_AO_BASE+0x1fc))
#define SMI_COMMON_AO_SMI_BWF_CTRL	((UINT32P)(SMI_COMMON_AO_BASE+0x200))
#define SMI_COMMON_AO_SMI_BWF_M0	((UINT32P)(SMI_COMMON_AO_BASE+0x204))
#define SMI_COMMON_AO_SMI_BWF_M1	((UINT32P)(SMI_COMMON_AO_BASE+0x208))
#define SMI_COMMON_AO_SMI_BWF_M2	((UINT32P)(SMI_COMMON_AO_BASE+0x20c))
#define SMI_COMMON_AO_SMI_BWF_M3	((UINT32P)(SMI_COMMON_AO_BASE+0x210))
#define SMI_COMMON_AO_SMI_BWF_M4	((UINT32P)(SMI_COMMON_AO_BASE+0x214))
#define SMI_COMMON_AO_SMI_BWF_M5	((UINT32P)(SMI_COMMON_AO_BASE+0x218))
#define SMI_COMMON_AO_SMI_BWF_M6	((UINT32P)(SMI_COMMON_AO_BASE+0x21C))
#define SMI_COMMON_AO_SMI_BUS_SEL	((UINT32P)(SMI_COMMON_AO_BASE+0x220))
#define SMI_COMMON_AO_SMI_CUR_BUS	((UINT32P)(SMI_COMMON_AO_BASE+0x224))
#define SMI_COMMON_AO_SMI_WRR_REG0	((UINT32P)(SMI_COMMON_AO_BASE+0x228))
#define SMI_COMMON_AO_SMI_WRR_REG1	((UINT32P)(SMI_COMMON_AO_BASE+0x22c))
#define SMI_COMMON_AO_SMI_READ_FIFO_TH	((UINT32P)(SMI_COMMON_AO_BASE+0x230))
#define SMI_COMMON_AO_SMI_M4U_TH	((UINT32P)(SMI_COMMON_AO_BASE+0x234))
#define SMI_COMMON_AO_SMI_SEN	((UINT32P)(SMI_COMMON_AO_BASE+0x500))
#define SMI_COMMON_AO_SMI_SRAM_RNG0	((UINT32P)(SMI_COMMON_AO_BASE+0x520))
#define SMI_COMMON_AO_SMI_SRAM_RNG1	((UINT32P)(SMI_COMMON_AO_BASE+0x524))
#define SMI_COMMON_AO_SMI_SRAM_RNG2	((UINT32P)(SMI_COMMON_AO_BASE+0x528))
#define SMI_COMMON_AO_SMI_SRAM_RNG3	((UINT32P)(SMI_COMMON_AO_BASE+0x52c))
#define SMI_COMMON_AO_SMI_SRNG_ACTL_R0	((UINT32P)(SMI_COMMON_AO_BASE+0x530))
#define SMI_COMMON_AO_SMI_SRNG_ACTL_R1	((UINT32P)(SMI_COMMON_AO_BASE+0x534))
#define SMI_COMMON_AO_SMI_SRNG_ACTL_R2	((UINT32P)(SMI_COMMON_AO_BASE+0x538))
#define SMI_COMMON_AO_SMI_SRNG_ACTL_R3	((UINT32P)(SMI_COMMON_AO_BASE+0x53C))
#define SMI_COMMON_AO_SMI_SRNG_ACTL_R4	((UINT32P)(SMI_COMMON_AO_BASE+0x540))
#define SMI_COMMON_AO_SMI_D_VIO_CON0	((UINT32P)(SMI_COMMON_AO_BASE+0x550))
#define SMI_COMMON_AO_SMI_D_VIO_CON1	((UINT32P)(SMI_COMMON_AO_BASE+0x554))
#define SMI_COMMON_AO_SMI_D_VIO_CON2	((UINT32P)(SMI_COMMON_AO_BASE+0x558))
#define SMI_COMMON_AO_SMI_D_VIO_CON3	((UINT32P)(SMI_COMMON_AO_BASE+0x55C))
#define SMI_COMMON_AO_SMI_D_VIO_STA0	((UINT32P)(SMI_COMMON_AO_BASE+0x560))
#define SMI_COMMON_AO_SMI_D_VIO_STA1	((UINT32P)(SMI_COMMON_AO_BASE+0x564))
#define SMI_COMMON_AO_SMI_D_VIO_STA2	((UINT32P)(SMI_COMMON_AO_BASE+0x568))
#define SMI_COMMON_AO_SMI_D_VIO_STA3	((UINT32P)(SMI_COMMON_AO_BASE+0x56C))
#define SMI_COMMON_AO_SMI_VIO_DBG0	((UINT32P)(SMI_COMMON_AO_BASE+0x570))
#define SMI_COMMON_AO_SMI_VIO_DBG1	((UINT32P)(SMI_COMMON_AO_BASE+0x574))
#define SMI_COMMON_AO_SMI_SECUR_CON0	((UINT32P)(SMI_COMMON_AO_BASE+0x5C0))
#define SMI_COMMON_AO_SMI_SECUR_CON1	((UINT32P)(SMI_COMMON_AO_BASE+0x5C4))
#define SMI_COMMON_AO_SMI_SECUR_CON2	((UINT32P)(SMI_COMMON_AO_BASE+0x5C8))
#define SMI_COMMON_AO_SMI_SECUR_CON3	((UINT32P)(SMI_COMMON_AO_BASE+0x5CC))
#define SMI_COMMON_AO_SMI_SECUR_CON4	((UINT32P)(SMI_COMMON_AO_BASE+0x5D0))
#define SMI_COMMON_AO_SMI_SECUR_CON5	((UINT32P)(SMI_COMMON_AO_BASE+0x5D4))
#define SMI_COMMON_AO_SMI_SECUR_CON6	((UINT32P)(SMI_COMMON_AO_BASE+0x5D8))
#define SMI_COMMON_AO_SMI_SECUR_CON7	((UINT32P)(SMI_COMMON_AO_BASE+0x5DC))
#define SMI_COMMON_AO_SMI_SECUR_CON8	((UINT32P)(SMI_COMMON_AO_BASE+0x5E0))
#define SMI_COMMON_AO_SMI_SECUR_CON9	((UINT32P)(SMI_COMMON_AO_BASE+0x5E4))
#define SMI_COMMON_AO_SMI_SECUR_CON_G3D	((UINT32P)(SMI_COMMON_AO_BASE+0x5E8))
#define SMI_COMMON_AO_SMI_ISPSYS_SEN	((UINT32P)(SMI_COMMON_AO_BASE+0x600))
#define SMI_COMMON_AO_SMI_ISPSYS_SRAM_RNG0	((UINT32P)(SMI_COMMON_AO_BASE+0x620))
#define SMI_COMMON_AO_SMI_ISPSYS_SRAM_RNG1	((UINT32P)(SMI_COMMON_AO_BASE+0x624))
#define SMI_COMMON_AO_SMI_ISPSYS_SRAM_RNG2	((UINT32P)(SMI_COMMON_AO_BASE+0x628))
#define SMI_COMMON_AO_SMI_ISPSYS_SRAM_RNG3	((UINT32P)(SMI_COMMON_AO_BASE+0x62c))
#define SMI_COMMON_AO_SMI_ISPSYS_SRNG_ACTL_R0	((UINT32P)(SMI_COMMON_AO_BASE+0x630))
#define SMI_COMMON_AO_SMI_ISPSYS_SRNG_ACTL_R1	((UINT32P)(SMI_COMMON_AO_BASE+0x634))
#define SMI_COMMON_AO_SMI_ISPSYS_SRNG_ACTL_R2	((UINT32P)(SMI_COMMON_AO_BASE+0x638))
#define SMI_COMMON_AO_SMI_ISPSYS_SRNG_ACTL_R3	((UINT32P)(SMI_COMMON_AO_BASE+0x63C))
#define SMI_COMMON_AO_SMI_ISPSYS_SRNG_ACTL_R4	((UINT32P)(SMI_COMMON_AO_BASE+0x640))
#define SMI_COMMON_AO_SMI_ISPSYS_D_VIO_CON0	((UINT32P)(SMI_COMMON_AO_BASE+0x650))
#define SMI_COMMON_AO_SMI_ISPSYS_D_VIO_CON1	((UINT32P)(SMI_COMMON_AO_BASE+0x654))
#define SMI_COMMON_AO_SMI_ISPSYS_D_VIO_CON2	((UINT32P)(SMI_COMMON_AO_BASE+0x658))
#define SMI_COMMON_AO_SMI_ISPSYS_D_VIO_CON3	((UINT32P)(SMI_COMMON_AO_BASE+0x65C))
#define SMI_COMMON_AO_SMI_ISPSYS_D_VIO_STA0	((UINT32P)(SMI_COMMON_AO_BASE+0x660))
#define SMI_COMMON_AO_SMI_ISPSYS_D_VIO_STA1	((UINT32P)(SMI_COMMON_AO_BASE+0x664))
#define SMI_COMMON_AO_SMI_ISPSYS_D_VIO_STA2	((UINT32P)(SMI_COMMON_AO_BASE+0x668))
#define SMI_COMMON_AO_SMI_ISPSYS_D_VIO_STA3	((UINT32P)(SMI_COMMON_AO_BASE+0x66C))
#define SMI_COMMON_AO_SMI_ISPSYS_VIO_DBG0	((UINT32P)(SMI_COMMON_AO_BASE+0x670))
#define SMI_COMMON_AO_SMI_ISPSYS_VIO_DBG1	((UINT32P)(SMI_COMMON_AO_BASE+0x674))
#define SMI_COMMON_AO_SMI_DISPSYS_SEN	((UINT32P)(SMI_COMMON_AO_BASE+0x700))
#define SMI_COMMON_AO_SMI_DISPSYS_SRAM_RNG0	((UINT32P)(SMI_COMMON_AO_BASE+0x720))
#define SMI_COMMON_AO_SMI_DISPSYS_SRAM_RNG1	((UINT32P)(SMI_COMMON_AO_BASE+0x724))
#define SMI_COMMON_AO_SMI_DISPSYS_SRAM_RNG2	((UINT32P)(SMI_COMMON_AO_BASE+0x728))
#define SMI_COMMON_AO_SMI_DISPSYS_SRAM_RNG3	((UINT32P)(SMI_COMMON_AO_BASE+0x72c))
#define SMI_COMMON_AO_SMI_DISPSYS_SRNG_ACTL_R0	((UINT32P)(SMI_COMMON_AO_BASE+0x730))
#define SMI_COMMON_AO_SMI_DISPSYS_SRNG_ACTL_R1	((UINT32P)(SMI_COMMON_AO_BASE+0x734))
#define SMI_COMMON_AO_SMI_DISPSYS_SRNG_ACTL_R2	((UINT32P)(SMI_COMMON_AO_BASE+0x738))
#define SMI_COMMON_AO_SMI_DISPSYS_SRNG_ACTL_R3	((UINT32P)(SMI_COMMON_AO_BASE+0x73C))
#define SMI_COMMON_AO_SMI_DISPSYS_SRNG_ACTL_R4	((UINT32P)(SMI_COMMON_AO_BASE+0x740))
#define SMI_COMMON_AO_SMI_DISPSYS_D_VIO_CON0	((UINT32P)(SMI_COMMON_AO_BASE+0x750))
#define SMI_COMMON_AO_SMI_DISPSYS_D_VIO_CON1	((UINT32P)(SMI_COMMON_AO_BASE+0x754))
#define SMI_COMMON_AO_SMI_DISPSYS_D_VIO_CON2	((UINT32P)(SMI_COMMON_AO_BASE+0x758))
#define SMI_COMMON_AO_SMI_DISPSYS_D_VIO_STA0	((UINT32P)(SMI_COMMON_AO_BASE+0x760))
#define SMI_COMMON_AO_SMI_DISPSYS_D_VIO_STA1	((UINT32P)(SMI_COMMON_AO_BASE+0x764))
#define SMI_COMMON_AO_SMI_DISPSYS_D_VIO_STA2	((UINT32P)(SMI_COMMON_AO_BASE+0x768))
#define SMI_COMMON_AO_SMI_DISPSYS_VIO_DBG0	((UINT32P)(SMI_COMMON_AO_BASE+0x770))
#define SMI_COMMON_AO_SMI_DISPSYS_VIO_DBG1	((UINT32P)(SMI_COMMON_AO_BASE+0x774))

// APB Module pmic_wrap
#define PWRAP_BASE (0x1000D000)
#define PMIC_WRAP_MUX_SEL	((UINT32P)(PWRAP_BASE+0x0))
#define PMIC_WRAP_WRAP_EN	((UINT32P)(PWRAP_BASE+0x4))
#define PMIC_WRAP_DIO_EN	((UINT32P)(PWRAP_BASE+0x8))
#define PMIC_WRAP_SIDLY	((UINT32P)(PWRAP_BASE+0xC))
#define PMIC_WRAP_OP_TYPE	((UINT32P)(PWRAP_BASE+0x10))
#define PMIC_WRAP_MSB_FIRST	((UINT32P)(PWRAP_BASE+0x14))
#define PMIC_WRAP_RDDMY	((UINT32P)(PWRAP_BASE+0x18))
#define PMIC_WRAP_SI_CK_CON	((UINT32P)(PWRAP_BASE+0x1C))
#define PMIC_WRAP_CSHEXT_WRITE	((UINT32P)(PWRAP_BASE+0x20))
#define PMIC_WRAP_CSHEXT_READ	((UINT32P)(PWRAP_BASE+0x24))
#define PMIC_WRAP_CSLEXT_START	((UINT32P)(PWRAP_BASE+0x28))
#define PMIC_WRAP_CSLEXT_END	((UINT32P)(PWRAP_BASE+0x2C))
#define PMIC_WRAP_STAUPD_PRD	((UINT32P)(PWRAP_BASE+0x30))
#define PMIC_WRAP_STAUPD_GRPEN	((UINT32P)(PWRAP_BASE+0x34))
#define PMIC_WRAP_STAUPD_MAN_TRIG	((UINT32P)(PWRAP_BASE+0x38))
#define PMIC_WRAP_STAUPD_STA	((UINT32P)(PWRAP_BASE+0x3C))
#define PMIC_WRAP_GPS_STA	((UINT32P)(PWRAP_BASE+0x40))
#define PMIC_WRAP_WRAP_STA	((UINT32P)(PWRAP_BASE+0x44))
#define PMIC_WRAP_HARB_INIT	((UINT32P)(PWRAP_BASE+0x48))
#define PMIC_WRAP_HARB_HPRIO	((UINT32P)(PWRAP_BASE+0x4C))
#define PMIC_WRAP_HIPRIO_ARB_EN	((UINT32P)(PWRAP_BASE+0x50))
#define PMIC_WRAP_HARB_STA0	((UINT32P)(PWRAP_BASE+0x54))
#define PMIC_WRAP_HARB_STA1	((UINT32P)(PWRAP_BASE+0x58))
#define PMIC_WRAP_MAN_EN	((UINT32P)(PWRAP_BASE+0x5C))
#define PMIC_WRAP_MAN_CMD	((UINT32P)(PWRAP_BASE+0x60))
#define PMIC_WRAP_MAN_RDATA	((UINT32P)(PWRAP_BASE+0x64))
#define PMIC_WRAP_MAN_VLDCLR	((UINT32P)(PWRAP_BASE+0x68))
#define PMIC_WRAP_WACS0_EN	((UINT32P)(PWRAP_BASE+0x6C))
#define PMIC_WRAP_INIT_DONE0	((UINT32P)(PWRAP_BASE+0x70))
#define PMIC_WRAP_WACS0_CMD	((UINT32P)(PWRAP_BASE+0x74))
#define PMIC_WRAP_WACS0_RDATA	((UINT32P)(PWRAP_BASE+0x78))
#define PMIC_WRAP_WACS0_VLDCLR	((UINT32P)(PWRAP_BASE+0x7C))
#define PMIC_WRAP_WACS1_EN	((UINT32P)(PWRAP_BASE+0x80))
#define PMIC_WRAP_INIT_DONE1	((UINT32P)(PWRAP_BASE+0x84))
#define PMIC_WRAP_WACS1_CMD	((UINT32P)(PWRAP_BASE+0x88))
#define PMIC_WRAP_WACS1_RDATA	((UINT32P)(PWRAP_BASE+0x8C))
#define PMIC_WRAP_WACS1_VLDCLR	((UINT32P)(PWRAP_BASE+0x90))
#define PMIC_WRAP_WACS2_EN	((UINT32P)(PWRAP_BASE+0x94))
#define PMIC_WRAP_INIT_DONE2	((UINT32P)(PWRAP_BASE+0x98))
#define PMIC_WRAP_WACS2_CMD	((UINT32P)(PWRAP_BASE+0x9C))
#define PMIC_WRAP_WACS2_RDATA	((UINT32P)(PWRAP_BASE+0xA0))
#define PMIC_WRAP_WACS2_VLDCLR	((UINT32P)(PWRAP_BASE+0xA4))
#define PMIC_WRAP_INT_EN	((UINT32P)(PWRAP_BASE+0xA8))
#define PMIC_WRAP_INT_FLG_RAW	((UINT32P)(PWRAP_BASE+0xAC))
#define PMIC_WRAP_INT_FLG	((UINT32P)(PWRAP_BASE+0xB0))
#define PMIC_WRAP_INT_CLR	((UINT32P)(PWRAP_BASE+0xB4))
#define PMIC_WRAP_SIG_ADR	((UINT32P)(PWRAP_BASE+0xB8))
#define PMIC_WRAP_SIG_MODE	((UINT32P)(PWRAP_BASE+0xBC))
#define PMIC_WRAP_SIG_VALUE	((UINT32P)(PWRAP_BASE+0xC0))
#define PMIC_WRAP_SIG_ERRVAL	((UINT32P)(PWRAP_BASE+0xC4))
#define PMIC_WRAP_CRC_EN	((UINT32P)(PWRAP_BASE+0xC8))
#define PMIC_WRAP_TIMER_EN	((UINT32P)(PWRAP_BASE+0xCC))
#define PMIC_WRAP_TIMER_STA	((UINT32P)(PWRAP_BASE+0xD0))
#define PMIC_WRAP_WDT_UNIT	((UINT32P)(PWRAP_BASE+0xD4))
#define PMIC_WRAP_WDT_SRC_EN	((UINT32P)(PWRAP_BASE+0xD8))
#define PMIC_WRAP_WDT_FLG	((UINT32P)(PWRAP_BASE+0xDC))
#define PMIC_WRAP_DEBUG_INT_SEL	((UINT32P)(PWRAP_BASE+0xE0))
#define PMIC_WRAP_DVFS_ADR0	((UINT32P)(PWRAP_BASE+0xE4))
#define PMIC_WRAP_DVFS_WDATA0	((UINT32P)(PWRAP_BASE+0xE8))
#define PMIC_WRAP_DVFS_ADR1	((UINT32P)(PWRAP_BASE+0xEC))
#define PMIC_WRAP_DVFS_WDATA1	((UINT32P)(PWRAP_BASE+0xF0))
#define PMIC_WRAP_DVFS_ADR2	((UINT32P)(PWRAP_BASE+0xF4))
#define PMIC_WRAP_DVFS_WDATA2	((UINT32P)(PWRAP_BASE+0xF8))
#define PMIC_WRAP_DVFS_ADR3	((UINT32P)(PWRAP_BASE+0xFC))
#define PMIC_WRAP_DVFS_WDATA3	((UINT32P)(PWRAP_BASE+0x100))
#define PMIC_WRAP_DVFS_ADR4	((UINT32P)(PWRAP_BASE+0x104))
#define PMIC_WRAP_DVFS_WDATA4	((UINT32P)(PWRAP_BASE+0x108))
#define PMIC_WRAP_DVFS_ADR5	((UINT32P)(PWRAP_BASE+0x10C))
#define PMIC_WRAP_DVFS_WDATA5	((UINT32P)(PWRAP_BASE+0x110))
#define PMIC_WRAP_DVFS_ADR6	((UINT32P)(PWRAP_BASE+0x114))
#define PMIC_WRAP_DVFS_WDATA6	((UINT32P)(PWRAP_BASE+0x118))
#define PMIC_WRAP_DVFS_ADR7	((UINT32P)(PWRAP_BASE+0x11C))
#define PMIC_WRAP_DVFS_WDATA7	((UINT32P)(PWRAP_BASE+0x120))
#define PMIC_WRAP_CIPHER_KEY_SEL	((UINT32P)(PWRAP_BASE+0x124))
#define PMIC_WRAP_CIPHER_IV_SEL	((UINT32P)(PWRAP_BASE+0x128))
#define PMIC_WRAP_CIPHER_EN	((UINT32P)(PWRAP_BASE+0x12C))
#define PMIC_WRAP_CIPHER_RDY	((UINT32P)(PWRAP_BASE+0x130))
#define PMIC_WRAP_CIPHER_MODE	((UINT32P)(PWRAP_BASE+0x134))
#define PMIC_WRAP_CIPHER_SWRST	((UINT32P)(PWRAP_BASE+0x138))
#define PMIC_WRAP_DCM_EN	((UINT32P)(PWRAP_BASE+0x13C))
#define PMIC_WRAP_DCM_DBC_PRD	((UINT32P)(PWRAP_BASE+0x140))
#define PMIC_WRAP_ADC_CMD_ADDR	((UINT32P)(PWRAP_BASE+0x144))
#define PMIC_WRAP_PWRAP_ADC_CMD	((UINT32P)(PWRAP_BASE+0x148))
#define PMIC_WRAP_ADC_RDY_ADDR	((UINT32P)(PWRAP_BASE+0x14C))
#define PMIC_WRAP_ADC_RDATA_ADDR1	((UINT32P)(PWRAP_BASE+0x150))
#define PMIC_WRAP_ADC_RDATA_ADDR2	((UINT32P)(PWRAP_BASE+0x154))

// APB Module device_apc_ao
#define DEVAPC_AO_BASE (0x1000E000)
#define DEVICE_AO_D0_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x000))
#define DEVICE_AO_D0_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x004))
#define DEVICE_AO_D0_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x008))
#define DEVICE_AO_D0_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x00C))
#define DEVICE_AO_D0_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x010))
#define DEVICE_AO_D0_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x014))
#define DEVICE_AO_D1_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x100))
#define DEVICE_AO_D1_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x104))
#define DEVICE_AO_D1_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x108))
#define DEVICE_AO_D1_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x10C))
#define DEVICE_AO_D1_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x110))
#define DEVICE_AO_D1_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x114))
#define DEVICE_AO_D2_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x200))
#define DEVICE_AO_D2_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x204))
#define DEVICE_AO_D2_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x208))
#define DEVICE_AO_D2_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x20C))
#define DEVICE_AO_D2_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x210))
#define DEVICE_AO_D2_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x214))
#define DEVICE_AO_D3_APC_0	((UINT32P)(DEVAPC_AO_BASE+0x300))
#define DEVICE_AO_D3_APC_1	((UINT32P)(DEVAPC_AO_BASE+0x304))
#define DEVICE_AO_D3_APC_2	((UINT32P)(DEVAPC_AO_BASE+0x308))
#define DEVICE_AO_D3_APC_3	((UINT32P)(DEVAPC_AO_BASE+0x30C))
#define DEVICE_AO_D3_APC_4	((UINT32P)(DEVAPC_AO_BASE+0x310))
#define DEVICE_AO_D3_APC_5	((UINT32P)(DEVAPC_AO_BASE+0x314))
#define DEVICE_AO_MAS_DOM_0	((UINT32P)(DEVAPC_AO_BASE+0x400))
#define DEVICE_AO_MAS_DOM_1	((UINT32P)(DEVAPC_AO_BASE+0x404))
#define DEVICE_AO_MAS_SEC	((UINT32P)(DEVAPC_AO_BASE+0x500))
#define DEVICE_AO_APC_CON	((UINT32P)(DEVAPC_AO_BASE+0xF00))
#define DEVICE_AO_APC_LOCK_0	((UINT32P)(DEVAPC_AO_BASE+0xF04))
#define DEVICE_AO_APC_LOCK_1	((UINT32P)(DEVAPC_AO_BASE+0xF08))
#define DEVICE_AO_APC_LOCK_2	((UINT32P)(DEVAPC_AO_BASE+0xF0C))

// APB Module ddrphy
#define DDRPHY_BASE (0x1000F000)

// APB Module vencpll
#define VENCPLL_BASE (0x1000F000)
#define VENCPLL_CON0	((UINT32P)(VENCPLL_BASE+0x0800))
#define VENCPLL_CON1	((UINT32P)(VENCPLL_BASE+0x0804))
#define VENCPLL_CON2	((UINT32P)(VENCPLL_BASE+0x0808))
#define VENCPLL_PWR_CON0	((UINT32P)(VENCPLL_BASE+0x080C))

// APB Module mipi_tx_config
#define MIPI_TX_CONFIG_BASE (0x10010000)
#define DSI0_CON	((UINT32P)(MIPI_TX_CONFIG_BASE+0x000))
#define DSI0_CLOCK_LANE	((UINT32P)(MIPI_TX_CONFIG_BASE+0x004))
#define DSI0_DATA_LANE_0	((UINT32P)(MIPI_TX_CONFIG_BASE+0x008))
#define DSI0_DATA_LANE_1	((UINT32P)(MIPI_TX_CONFIG_BASE+0x00C))
#define DSI0_DATA_LANE_2	((UINT32P)(MIPI_TX_CONFIG_BASE+0x010))
#define DSI0_DATA_LANE_3	((UINT32P)(MIPI_TX_CONFIG_BASE+0x014))
#define DSI_TOP_CON	((UINT32P)(MIPI_TX_CONFIG_BASE+0x040))
#define DSI_BG_CON	((UINT32P)(MIPI_TX_CONFIG_BASE+0x044))
#define DSI_PLL_CON0	((UINT32P)(MIPI_TX_CONFIG_BASE+0x050))
#define DSI_PLL_CON1	((UINT32P)(MIPI_TX_CONFIG_BASE+0x054))
#define DSI_PLL_CON2	((UINT32P)(MIPI_TX_CONFIG_BASE+0x058))
#define DSI_PLL_CON3	((UINT32P)(MIPI_TX_CONFIG_BASE+0x05C))
#define DSI_PLL_CHG	((UINT32P)(MIPI_TX_CONFIG_BASE+0x060))
#define DSI_PLL_TOP	((UINT32P)(MIPI_TX_CONFIG_BASE+0x064))
#define DSI_PLL_PWR	((UINT32P)(MIPI_TX_CONFIG_BASE+0x68))
#define DSI_RGS	((UINT32P)(MIPI_TX_CONFIG_BASE+0x070))
#define DSI_GPIO_EN	((UINT32P)(MIPI_TX_CONFIG_BASE+0x074))
#define DSI_SW_CTRL_EN	((UINT32P)(MIPI_TX_CONFIG_BASE+0x080))
#define DSI_SW_CTRL_CON0	((UINT32P)(MIPI_TX_CONFIG_BASE+0x084))
#define DSI_SW_CTRL_CON1	((UINT32P)(MIPI_TX_CONFIG_BASE+0x088))
#define DSI_DBG_CON	((UINT32P)(MIPI_TX_CONFIG_BASE+0x090))

// APB Module mipi_rx_ana
#define MIPI_RX_ANA_BASE (0x10010800)
#define MIPI_RX_ANA00	((UINT32P)(MIPI_RX_ANA_BASE+0x0))
#define MIPI_RX_ANA04	((UINT32P)(MIPI_RX_ANA_BASE+0x04))
#define MIPI_RX_ANA08	((UINT32P)(MIPI_RX_ANA_BASE+0x08))
#define MIPI_RX_ANA0C	((UINT32P)(MIPI_RX_ANA_BASE+0x0C))
#define MIPI_RX_ANA10	((UINT32P)(MIPI_RX_ANA_BASE+0x10))
#define MIPI_RX_ANA20	((UINT32P)(MIPI_RX_ANA_BASE+0x20))
#define MIPI_RX_ANA24	((UINT32P)(MIPI_RX_ANA_BASE+0x24))
#define MIPI_RX_ANA28	((UINT32P)(MIPI_RX_ANA_BASE+0x28))
#define MIPI_RX_ANA30	((UINT32P)(MIPI_RX_ANA_BASE+0x30))
#define MIPI_RX_ANA44	((UINT32P)(MIPI_RX_ANA_BASE+0x44))
#define MIPI_RX_ANA48	((UINT32P)(MIPI_RX_ANA_BASE+0x48))
#define MIPI_RX_ANA4C	((UINT32P)(MIPI_RX_ANA_BASE+0x4C))
#define MIPI_RX_ANA50	((UINT32P)(MIPI_RX_ANA_BASE+0x50))

// APB Module kp
#define KP_BASE (0x10011000)
#define KP_STATUS_ADD	((UINT16P)(KP_BASE+0x00))
#define KP_MEM1_ADD	((UINT16P)(KP_BASE+0x04))
#define KP_MEM2_ADD	((UINT16P)(KP_BASE+0x08))
#define KP_MEM3_ADD	((UINT16P)(KP_BASE+0x0C))
#define KP_MEM4_ADD	((UINT16P)(KP_BASE+0x10))
#define KP_MEM5_ADD	((UINT16P)(KP_BASE+0x14))
#define KP_DBNC_ADD	((UINT16P)(KP_BASE+0x18))
#define KP_SCAN_TIMING_ADD	((UINT16P)(KP_BASE+0x1C))
#define KP_SEL	((UINT16P)(KP_BASE+0x20))
#define KP_EN	((UINT16P)(KP_BASE+0x24))

// APB Module dbgapb
#define DBGAPB_BASE (0x10100000)

// APB Module mcucfg
#define MCUCFG_BASE (0x10200000)
#define CA7_CACHE_CONFIG	((UINT32P)(MCUCFG_BASE+0x0))
#define CPU0_MEM_DELSEL	((UINT32P)(MCUCFG_BASE+0x4))
#define CPU1_MEM_DELSEL	((UINT32P)(MCUCFG_BASE+0x8))
#define CPU2_MEM_DELSEL	((UINT32P)(MCUCFG_BASE+0xC))
#define CPU3_MEM_DELSEL	((UINT32P)(MCUCFG_BASE+0x10))
#define CACHE_MEM_DELSEL	((UINT32P)(MCUCFG_BASE+0x14))
#define AXI_CONFIG	((UINT32P)(MCUCFG_BASE+0x20))
#define MISC_CONFIG0	((UINT32P)(MCUCFG_BASE+0x24))
#define MISC_CONFIG1	((UINT32P)(MCUCFG_BASE+0x28))
#define CA7_CFG_DIS	((UINT32P)(MCUCFG_BASE+0x50))
#define CA7_CLKEN_CTRL	((UINT32P)(MCUCFG_BASE+0x54))
#define CA7_RST_CTRL	((UINT32P)(MCUCFG_BASE+0x58))
#define CA7_MISC_CONFIG	((UINT32P)(MCUCFG_BASE+0x5C))
#define ACLKEN_DIV	((UINT32P)(MCUCFG_BASE+0x60))
#define PCLKEN_DIV	((UINT32P)(MCUCFG_BASE+0x64))
#define MEM_PWR_CTRL	((UINT32P)(MCUCFG_BASE+0x68))
#define ARMPLL_DIV_CTRL	((UINT32P)(MCUCFG_BASE+0x6C))
#define RST_STATUS	((UINT32P)(MCUCFG_BASE+0x70))
#define DBG_CTRL	((UINT32P)(MCUCFG_BASE+0x80))
#define DBG_FLAG	((UINT32P)(MCUCFG_BASE+0x84))
#define DBG_PWR_CTRL	((UINT32P)(MCUCFG_BASE+0x88))
#define RW_RSVD0	((UINT32P)(MCUCFG_BASE+0x90))
#define RW_RSVD1	((UINT32P)(MCUCFG_BASE+0x94))
#define RO_RSVD	((UINT32P)(MCUCFG_BASE+0x98))
#define INT_POL_CTL0	((UINT32P)(MCUCFG_BASE+0x100))
#define INT_POL_CTL1	((UINT32P)(MCUCFG_BASE+0x104))
#define INT_POL_CTL2	((UINT32P)(MCUCFG_BASE+0x108))
#define INT_POL_CTL3	((UINT32P)(MCUCFG_BASE+0x10C))
#define INT_POL_CTL4	((UINT32P)(MCUCFG_BASE+0x110))
#define INT_POL_CTL5	((UINT32P)(MCUCFG_BASE+0x114))
#define INT_POL_CTL6	((UINT32P)(MCUCFG_BASE+0x118))
#define AP_BANK4_MAP0	((UINT32P)(MCUCFG_BASE+0x200))
#define AP_BANK4_MAP1	((UINT32P)(MCUCFG_BASE+0x204))
#define BUS_SYNC_SEL	((UINT32P)(MCUCFG_BASE+0x208))
#define CA7_IR_MON	((UINT32P)(MCUCFG_BASE+0x20C))
#define DBG_CORE0_PC	((UINT32P)(MCUCFG_BASE+0x300))
#define DBG_CORE0_FP	((UINT32P)(MCUCFG_BASE+0x304))
#define DBG_CORE0_SP	((UINT32P)(MCUCFG_BASE+0x308))
#define DBG_CORE1_PC	((UINT32P)(MCUCFG_BASE+0x310))
#define DBG_CORE1_FP	((UINT32P)(MCUCFG_BASE+0x314))
#define DBG_CORE1_SP	((UINT32P)(MCUCFG_BASE+0x318))
#define DBG_CORE2_PC	((UINT32P)(MCUCFG_BASE+0x320))
#define DBG_CORE2_FP	((UINT32P)(MCUCFG_BASE+0x324))
#define DBG_CORE2_SP	((UINT32P)(MCUCFG_BASE+0x328))
#define DBG_CORE3_PC	((UINT32P)(MCUCFG_BASE+0x330))
#define DBG_CORE3_FP	((UINT32P)(MCUCFG_BASE+0x334))
#define DBG_CORE3_SP	((UINT32P)(MCUCFG_BASE+0x338))
#define DFD_CTRL	((UINT32P)(MCUCFG_BASE+0x400))
#define DFD_CNT_L	((UINT32P)(MCUCFG_BASE+0x404))
#define DFD_CNT_H	((UINT32P)(MCUCFG_BASE+0x408))

// APB Module infracfg
#define INFRACFG_BASE (0x10201000)
#define INFRA_TOPAXI_SI0_STA	((UINT32P)(INFRACFG_BASE+0x000))
#define INFRA_TOPAXI_SI1_STA	((UINT32P)(INFRACFG_BASE+0x004))
#define INFRA_TOPAXI_SI2_STA	((UINT32P)(INFRACFG_BASE+0x008))
#define INFRA_TOPAXI_SI3_STA	((UINT32P)(INFRACFG_BASE+0x00c))
#define INFRA_TOPAXI_SI4_STA	((UINT32P)(INFRACFG_BASE+0x010))
#define INFRA_TOPAXI_SI5_STA	((UINT32P)(INFRACFG_BASE+0x014))
#define INFRA_TOPAXI_SI6_STA	((UINT32P)(INFRACFG_BASE+0x018))
#define INFRA_TOPAXI_MI_STA	((UINT32P)(INFRACFG_BASE+0x01C))
#define INFRA_TOP_DBG_CON0	((UINT32P)(INFRACFG_BASE+0x100))
#define INFRA_TOP_DBG_CON1	((UINT32P)(INFRACFG_BASE+0x104))
#define INFRA_TOP_DBG_CON2	((UINT32P)(INFRACFG_BASE+0x108))
#define INFRA_TOP_DBG_CON3	((UINT32P)(INFRACFG_BASE+0x10C))

// APB Module sramrom
#define SRAMROM_BASE (0x10202000)
#define SEC_VIO_STAT	((UINT32P)(SRAMROM_BASE+0x010))
#define SEC_VIO_ADDR	((UINT32P)(SRAMROM_BASE+0x014))
#define SEC_VIO_ACK	((UINT32P)(SRAMROM_BASE+0x018))
#define PWR_CTRL	((UINT32P)(SRAMROM_BASE+0x020))
#define BOOT_META0	((UINT32P)(SRAMROM_BASE+0x034))
#define BOOT_META1	((UINT32P)(SRAMROM_BASE+0x038))
#define BOOT_META2	((UINT32P)(SRAMROM_BASE+0x03C))
#define BOOT_META3	((UINT32P)(SRAMROM_BASE+0x040))
#define BOOT_META4	((UINT32P)(SRAMROM_BASE+0x044))
#define BOOT_META_NR0	((UINT32P)(SRAMROM_BASE+0x050))
#define BOOT_META_NR1	((UINT32P)(SRAMROM_BASE+0x054))
#define BOOT_META_NR2	((UINT32P)(SRAMROM_BASE+0x058))
#define BOOT_META_NR3	((UINT32P)(SRAMROM_BASE+0x05C))

// APB Module emi
#define EMI_BASE (0x10203000)
#define EMI_CONA	((UINT32P)(EMI_BASE+0x0000))
#define EMI_CONB	((UINT32P)(EMI_BASE+0x0008))
#define EMI_CONC	((UINT32P)(EMI_BASE+0x0010))
#define EMI_COND	((UINT32P)(EMI_BASE+0x0018))
#define EMI_CONE	((UINT32P)(EMI_BASE+0x0020))
#define EMI_CONF	((UINT32P)(EMI_BASE+0x0028))
#define EMI_CONG	((UINT32P)(EMI_BASE+0x0030))
#define EMI_CONH	((UINT32P)(EMI_BASE+0x0038))
#define EMI_CONI	((UINT32P)(EMI_BASE+0x0040))
#define EMI_CONJ	((UINT32P)(EMI_BASE+0x0048))
#define EMI_CONK	((UINT32P)(EMI_BASE+0x0050))
#define EMI_CONL	((UINT32P)(EMI_BASE+0x0058))
#define EMI_CONM	((UINT32P)(EMI_BASE+0x0060))
#define EMI_CONN	((UINT32P)(EMI_BASE+0x0068))
#define EMI_GENA	((UINT32P)(EMI_BASE+0x0070))
#define EMI_DRCT	((UINT32P)(EMI_BASE+0x0078))
#define EMI_DDRV	((UINT32P)(EMI_BASE+0x0080))
#define EMI_GEND	((UINT32P)(EMI_BASE+0x0088))
#define EMI_PPCT	((UINT32P)(EMI_BASE+0x0090))
#define EMI_MDCL	((UINT32P)(EMI_BASE+0x0098))
#define EMI_DLLV	((UINT32P)(EMI_BASE+0x00A0))
#define EMI_IOCL	((UINT32P)(EMI_BASE+0x00D0))
#define EMI_IOCM	((UINT32P)(EMI_BASE+0x00D8))
#define EMI_IODC	((UINT32P)(EMI_BASE+0x00E0))
#define EMI_DFTB	((UINT32P)(EMI_BASE+0x00E8))
#define EMI_DFTC	((UINT32P)(EMI_BASE+0x00F0))
#define EMI_DFTD	((UINT32P)(EMI_BASE+0x00F8))
#define EMI_DFTE	((UINT32P)(EMI_BASE+0x00FC))
#define EMI_ARBA	((UINT32P)(EMI_BASE+0x0100))
#define EMI_ARBB	((UINT32P)(EMI_BASE+0x0108))
#define EMI_ARBC	((UINT32P)(EMI_BASE+0x0110))
#define EMI_ARBD	((UINT32P)(EMI_BASE+0x0118))
#define EMI_ARBE	((UINT32P)(EMI_BASE+0x0120))
#define EMI_ARBF	((UINT32P)(EMI_BASE+0x0128))
#define EMI_ARBG	((UINT32P)(EMI_BASE+0x0130))
#define EMI_ARBH	((UINT32P)(EMI_BASE+0x0138))
#define EMI_ARBI	((UINT32P)(EMI_BASE+0x0140))
#define EMI_ARBI_2ND	((UINT32P)(EMI_BASE+0x0144))
#define EMI_ARBJ	((UINT32P)(EMI_BASE+0x0148))
#define EMI_ARBJ_2ND	((UINT32P)(EMI_BASE+0x014C))
#define EMI_ARBK	((UINT32P)(EMI_BASE+0x0150))
#define EMI_ARBK_2ND	((UINT32P)(EMI_BASE+0x0154))
#define EMI_SLCT	((UINT32P)(EMI_BASE+0x0158))
#define EMI_MDCT	((UINT32P)(EMI_BASE+0x0078))
#define EMI_MPUA	((UINT32P)(EMI_BASE+0x0160))
#define EMI_MPUB	((UINT32P)(EMI_BASE+0x0168))
#define EMI_MPUC	((UINT32P)(EMI_BASE+0x0170))
#define EMI_MPUD	((UINT32P)(EMI_BASE+0x0178))
#define EMI_MPUE	((UINT32P)(EMI_BASE+0x0180))
#define EMI_MPUF	((UINT32P)(EMI_BASE+0x0188))
#define EMI_MPUG	((UINT32P)(EMI_BASE+0x0190))
#define EMI_MPUH	((UINT32P)(EMI_BASE+0x0198))
#define EMI_MPUI	((UINT32P)(EMI_BASE+0x01A0))
#define EMI_MPUJ	((UINT32P)(EMI_BASE+0x01A8))
#define EMI_MPUK	((UINT32P)(EMI_BASE+0x01B0))
#define EMI_MPUL	((UINT32P)(EMI_BASE+0x01B8))
#define EMI_MPUM	((UINT32P)(EMI_BASE+0x01C0))
#define EMI_MPUN	((UINT32P)(EMI_BASE+0x01C8))
#define EMI_MPUO	((UINT32P)(EMI_BASE+0x01D0))
#define EMI_MPUP	((UINT32P)(EMI_BASE+0x01D8))
#define EMI_MPUQ	((UINT32P)(EMI_BASE+0x01E0))
#define EMI_MPUR	((UINT32P)(EMI_BASE+0x01E8))
#define EMI_MPUS	((UINT32P)(EMI_BASE+0x01F0))
#define EMI_MPUT	((UINT32P)(EMI_BASE+0x01F8))
#define EMI_MPUU	((UINT32P)(EMI_BASE+0x0200))
#define EMI_MPUV	((UINT32P)(EMI_BASE+0x0208))
#define EMI_MPUW	((UINT32P)(EMI_BASE+0x0210))
#define EMI_MPUX	((UINT32P)(EMI_BASE+0x0218))
#define EMI_MPUY	((UINT32P)(EMI_BASE+0x0220))
#define EMI_IDLA	((UINT32P)(EMI_BASE+0x0A00))
#define EMI_IDLB	((UINT32P)(EMI_BASE+0x0A08))
#define EMI_IDLC	((UINT32P)(EMI_BASE+0x0A10))
#define EMI_IDLD	((UINT32P)(EMI_BASE+0x0A18))
#define EMI_IDLE	((UINT32P)(EMI_BASE+0x0A20))
#define EMI_IDLF	((UINT32P)(EMI_BASE+0x0A28))
#define EMI_IDLG	((UINT32P)(EMI_BASE+0x0A30))
#define EMI_IDLH	((UINT32P)(EMI_BASE+0x0A38))
#define EMI_IDLI	((UINT32P)(EMI_BASE+0x0A40))
#define EMI_IDLJ	((UINT32P)(EMI_BASE+0x0A48))
#define EMI_IDLK	((UINT32P)(EMI_BASE+0x0A50))
#define EMI_ODLA	((UINT32P)(EMI_BASE+0x0A58))
#define EMI_ODLB	((UINT32P)(EMI_BASE+0x0A60))
#define EMI_ODLC	((UINT32P)(EMI_BASE+0x0A68))
#define EMI_ODLD	((UINT32P)(EMI_BASE+0x0A70))
#define EMI_ODLE	((UINT32P)(EMI_BASE+0x0A78))
#define EMI_ODLF	((UINT32P)(EMI_BASE+0x0A80))
#define EMI_ODLG	((UINT32P)(EMI_BASE+0x0A88))
#define EMI_DUTA	((UINT32P)(EMI_BASE+0x0A90))
#define EMI_DUTB	((UINT32P)(EMI_BASE+0x0A98))
#define EMI_DUTC	((UINT32P)(EMI_BASE+0x0AA0))
#define EMI_DRVA	((UINT32P)(EMI_BASE+0x0AA8))
#define EMI_DRVB	((UINT32P)(EMI_BASE+0x0AB0))
#define EMI_ODTA	((UINT32P)(EMI_BASE+0x0AD0))
#define EMI_ODTB	((UINT32P)(EMI_BASE+0x0AD8))
#define EMI_DQSA	((UINT32P)(EMI_BASE+0x0300))
#define EMI_DQSB	((UINT32P)(EMI_BASE+0x0308))
#define EMI_DQSC	((UINT32P)(EMI_BASE+0x0310))
#define EMI_DQSD	((UINT32P)(EMI_BASE+0x0318))
#define EMI_DQSE	((UINT32P)(EMI_BASE+0x0320))
#define EMI_DQSV	((UINT32P)(EMI_BASE+0x0328))
#define EMI_CALA	((UINT32P)(EMI_BASE+0x0330))
#define EMI_CALB	((UINT32P)(EMI_BASE+0x0338))
#define EMI_CALC	((UINT32P)(EMI_BASE+0x0340))
#define EMI_CALD	((UINT32P)(EMI_BASE+0x0348))
#define EMI_CALE	((UINT32P)(EMI_BASE+0x0350))
#define EMI_CALF	((UINT32P)(EMI_BASE+0x0358))
#define EMI_CALG	((UINT32P)(EMI_BASE+0x0360))
#define EMI_CALH	((UINT32P)(EMI_BASE+0x0368))
#define EMI_CALI	((UINT32P)(EMI_BASE+0x0370))
#define EMI_CALJ	((UINT32P)(EMI_BASE+0x0378))
#define EMI_CALK	((UINT32P)(EMI_BASE+0x0380))
#define EMI_CALL	((UINT32P)(EMI_BASE+0x0388))
#define EMI_CALM	((UINT32P)(EMI_BASE+0x0390))
#define EMI_CALN	((UINT32P)(EMI_BASE+0x0398))
#define EMI_CALO	((UINT32P)(EMI_BASE+0x03A0))
#define EMI_CALP	((UINT32P)(EMI_BASE+0x03A8))
#define EMI_DUCA	((UINT32P)(EMI_BASE+0x03B0))
#define EMI_DUCB	((UINT32P)(EMI_BASE+0x03B8))
#define EMI_DUCC	((UINT32P)(EMI_BASE+0x03C0))
#define EMI_DUCD	((UINT32P)(EMI_BASE+0x03C8))
#define EMI_DUCE	((UINT32P)(EMI_BASE+0x03D0))
#define EMI_BMEN	((UINT32P)(EMI_BASE+0x0400))
#define EMI_BCNT	((UINT32P)(EMI_BASE+0x0408))
#define EMI_TACT	((UINT32P)(EMI_BASE+0x0410))
#define EMI_TSCT	((UINT32P)(EMI_BASE+0x0418))
#define EMI_WACT	((UINT32P)(EMI_BASE+0x0420))
#define EMI_WSCT	((UINT32P)(EMI_BASE+0x0428))
#define EMI_BACT	((UINT32P)(EMI_BASE+0x0430))
#define EMI_BSCT	((UINT32P)(EMI_BASE+0x0438))
#define EMI_MSEL	((UINT32P)(EMI_BASE+0x0440))
#define EMI_TSCT2	((UINT32P)(EMI_BASE+0x0448))
#define EMI_TSCT3	((UINT32P)(EMI_BASE+0x0450))
#define EMI_WSCT2	((UINT32P)(EMI_BASE+0x0458))
#define EMI_WSCT3	((UINT32P)(EMI_BASE+0x0460))
#define EMI_WSCT4	((UINT32P)(EMI_BASE+0x0464))
#define EMI_MSEL2	((UINT32P)(EMI_BASE+0x0468))
#define EMI_MSEL3	((UINT32P)(EMI_BASE+0x0470))
#define EMI_MSEL4	((UINT32P)(EMI_BASE+0x0478))
#define EMI_MSEL5	((UINT32P)(EMI_BASE+0x0480))
#define EMI_MSEL6	((UINT32P)(EMI_BASE+0x0488))
#define EMI_MSEL7	((UINT32P)(EMI_BASE+0x0490))
#define EMI_MSEL8	((UINT32P)(EMI_BASE+0x0498))
#define EMI_MSEL9	((UINT32P)(EMI_BASE+0x04A0))
#define EMI_MSEL10	((UINT32P)(EMI_BASE+0x04A8))
#define EMI_BMID0	((UINT32P)(EMI_BASE+0x04B0))
#define EMI_BMID1	((UINT32P)(EMI_BASE+0x04B8))
#define EMI_BMID2	((UINT32P)(EMI_BASE+0x04C0))
#define EMI_BMID3	((UINT32P)(EMI_BASE+0x04C8))
#define EMI_BMID4	((UINT32P)(EMI_BASE+0x04D0))
#define EMI_BMID5	((UINT32P)(EMI_BASE+0x04D8))
#define EMI_BMEN1	((UINT32P)(EMI_BASE+0x04E0))
#define EMI_BMEN2	((UINT32P)(EMI_BASE+0x04E8))
#define EMI_TTYPE1	((UINT32P)(EMI_BASE+0x0500))
#define EMI_TTYPE2	((UINT32P)(EMI_BASE+0x0508))
#define EMI_TTYPE3	((UINT32P)(EMI_BASE+0x0510))
#define EMI_TTYPE4	((UINT32P)(EMI_BASE+0x0518))
#define EMI_TTYPE5	((UINT32P)(EMI_BASE+0x0520))
#define EMI_TTYPE6	((UINT32P)(EMI_BASE+0x0528))
#define EMI_TTYPE7	((UINT32P)(EMI_BASE+0x0530))
#define EMI_TTYPE8	((UINT32P)(EMI_BASE+0x0538))
#define EMI_TTYPE9	((UINT32P)(EMI_BASE+0x0540))
#define EMI_TTYPE10	((UINT32P)(EMI_BASE+0x0548))
#define EMI_TTYPE11	((UINT32P)(EMI_BASE+0x0550))
#define EMI_TTYPE12	((UINT32P)(EMI_BASE+0x0558))
#define EMI_TTYPE13	((UINT32P)(EMI_BASE+0x0560))
#define EMI_TTYPE14	((UINT32P)(EMI_BASE+0x0568))
#define EMI_TTYPE15	((UINT32P)(EMI_BASE+0x0570))
#define EMI_TTYPE16	((UINT32P)(EMI_BASE+0x0578))
#define EMI_TTYPE17	((UINT32P)(EMI_BASE+0x0580))
#define EMI_TTYPE18	((UINT32P)(EMI_BASE+0x0588))
#define EMI_TTYPE19	((UINT32P)(EMI_BASE+0x0590))
#define EMI_TTYPE20	((UINT32P)(EMI_BASE+0x0598))
#define EMI_TTYPE21	((UINT32P)(EMI_BASE+0x05A0))
#define EMI_CHKER	((UINT32P)(EMI_BASE+0x05F0))
#define EMI_CHKER1	((UINT32P)(EMI_BASE+0x05F8))
#define EMI_MBISTA	((UINT32P)(EMI_BASE+0x0600))
#define EMI_MBISTB	((UINT32P)(EMI_BASE+0x0608))
#define EMI_MBISTC	((UINT32P)(EMI_BASE+0x0610))
#define EMI_MBISTD	((UINT32P)(EMI_BASE+0x0618))
#define EMI_MBISTE	((UINT32P)(EMI_BASE+0x0620))
#define EMI_RFCA	((UINT32P)(EMI_BASE+0x0630))
#define EMI_RFCB	((UINT32P)(EMI_BASE+0x0638))
#define EMI_RFCC	((UINT32P)(EMI_BASE+0x0640))
#define EMI_RFCD	((UINT32P)(EMI_BASE+0x0648))

// APB Module sys_cirq
#define SYS_CIRQ_BASE (0x10204000)
#define CIRQ_STA	((UINT32P)(SYS_CIRQ_BASE+0x000))
#define CIRQ_STA0	((UINT32P)(SYS_CIRQ_BASE+0x000))
#define CIRQ_STA1	((UINT32P)(SYS_CIRQ_BASE+0x004))
#define CIRQ_STA2	((UINT32P)(SYS_CIRQ_BASE+0x008))
#define CIRQ_STA3	((UINT32P)(SYS_CIRQ_BASE+0x00C))
#define CIRQ_STA4	((UINT32P)(SYS_CIRQ_BASE+0x010))
#define CIRQ_STA5	((UINT32P)(SYS_CIRQ_BASE+0x014))
#define CIRQ_STA6	((UINT32P)(SYS_CIRQ_BASE+0x018))
#define CIRQ_INTACK	((UINT32P)(SYS_CIRQ_BASE+0x040))
#define CIRQ_INTACK0	((UINT32P)(SYS_CIRQ_BASE+0x040))
#define CIRQ_INTACK1	((UINT32P)(SYS_CIRQ_BASE+0x044))
#define CIRQ_INTACK2	((UINT32P)(SYS_CIRQ_BASE+0x048))
#define CIRQ_INTACK3	((UINT32P)(SYS_CIRQ_BASE+0x04C))
#define CIRQ_INTACK4	((UINT32P)(SYS_CIRQ_BASE+0x050))
#define CIRQ_INTACK5	((UINT32P)(SYS_CIRQ_BASE+0x054))
#define CIRQ_INTACK6	((UINT32P)(SYS_CIRQ_BASE+0x058))
#define CIRQ_MASK	((UINT32P)(SYS_CIRQ_BASE+0x080))
#define CIRQ_MASK0	((UINT32P)(SYS_CIRQ_BASE+0x080))
#define CIRQ_MASK1	((UINT32P)(SYS_CIRQ_BASE+0x084))
#define CIRQ_MASK2	((UINT32P)(SYS_CIRQ_BASE+0x088))
#define CIRQ_MASK3	((UINT32P)(SYS_CIRQ_BASE+0x08C))
#define CIRQ_MASK4	((UINT32P)(SYS_CIRQ_BASE+0x090))
#define CIRQ_MASK5	((UINT32P)(SYS_CIRQ_BASE+0x094))
#define CIRQ_MASK6	((UINT32P)(SYS_CIRQ_BASE+0x098))
#define CIRQ_MASK_SET	((UINT32P)(SYS_CIRQ_BASE+0x0C0))
#define CIRQ_MASK_SET0	((UINT32P)(SYS_CIRQ_BASE+0x0C0))
#define CIRQ_MASK_SET1	((UINT32P)(SYS_CIRQ_BASE+0x0C4))
#define CIRQ_MASK_SET2	((UINT32P)(SYS_CIRQ_BASE+0x0C8))
#define CIRQ_MASK_SET3	((UINT32P)(SYS_CIRQ_BASE+0x0CC))
#define CIRQ_MASK_SET4	((UINT32P)(SYS_CIRQ_BASE+0x0D0))
#define CIRQ_MASK_SET5	((UINT32P)(SYS_CIRQ_BASE+0x0D4))
#define CIRQ_MASK_SET6	((UINT32P)(SYS_CIRQ_BASE+0x0D8))
#define CIRQ_MASK_CLR	((UINT32P)(SYS_CIRQ_BASE+0x100))
#define CIRQ_MASK_CLR0	((UINT32P)(SYS_CIRQ_BASE+0x100))
#define CIRQ_MASK_CLR1	((UINT32P)(SYS_CIRQ_BASE+0x104))
#define CIRQ_MASK_CLR2	((UINT32P)(SYS_CIRQ_BASE+0x108))
#define CIRQ_MASK_CLR3	((UINT32P)(SYS_CIRQ_BASE+0x10C))
#define CIRQ_MASK_CLR4	((UINT32P)(SYS_CIRQ_BASE+0x110))
#define CIRQ_MASK_CLR5	((UINT32P)(SYS_CIRQ_BASE+0x114))
#define CIRQ_MASK_CLR6	((UINT32P)(SYS_CIRQ_BASE+0x118))
#define CIRQ_SENS	((UINT32P)(SYS_CIRQ_BASE+0x140))
#define CIRQ_SENS0	((UINT32P)(SYS_CIRQ_BASE+0x140))
#define CIRQ_SENS1	((UINT32P)(SYS_CIRQ_BASE+0x144))
#define CIRQ_SENS2	((UINT32P)(SYS_CIRQ_BASE+0x148))
#define CIRQ_SENS3	((UINT32P)(SYS_CIRQ_BASE+0x14C))
#define CIRQ_SENS4	((UINT32P)(SYS_CIRQ_BASE+0x150))
#define CIRQ_SENS5	((UINT32P)(SYS_CIRQ_BASE+0x154))
#define CIRQ_SENS6	((UINT32P)(SYS_CIRQ_BASE+0x158))
#define CIRQ_SENS_SET	((UINT32P)(SYS_CIRQ_BASE+0x180))
#define CIRQ_SENS_SET0	((UINT32P)(SYS_CIRQ_BASE+0x180))
#define CIRQ_SENS_SET1	((UINT32P)(SYS_CIRQ_BASE+0x184))
#define CIRQ_SENS_SET2	((UINT32P)(SYS_CIRQ_BASE+0x188))
#define CIRQ_SENS_SET3	((UINT32P)(SYS_CIRQ_BASE+0x18C))
#define CIRQ_SENS_SET4	((UINT32P)(SYS_CIRQ_BASE+0x190))
#define CIRQ_SENS_SET5	((UINT32P)(SYS_CIRQ_BASE+0x194))
#define CIRQ_SENS_SET6	((UINT32P)(SYS_CIRQ_BASE+0x198))
#define CIRQ_SENS_CLR	((UINT32P)(SYS_CIRQ_BASE+0x1C0))
#define CIRQ_SENS_CLR0	((UINT32P)(SYS_CIRQ_BASE+0x1C0))
#define CIRQ_SENS_CLR1	((UINT32P)(SYS_CIRQ_BASE+0x1C4))
#define CIRQ_SENS_CLR2	((UINT32P)(SYS_CIRQ_BASE+0x1C8))
#define CIRQ_SENS_CLR3	((UINT32P)(SYS_CIRQ_BASE+0x1CC))
#define CIRQ_SENS_CLR4	((UINT32P)(SYS_CIRQ_BASE+0x1D0))
#define CIRQ_SENS_CLR5	((UINT32P)(SYS_CIRQ_BASE+0x1D4))
#define CIRQ_SENS_CLR6	((UINT32P)(SYS_CIRQ_BASE+0x1D8))
#define CIRQ_POL	((UINT32P)(SYS_CIRQ_BASE+0x200))
#define CIRQ_POL0	((UINT32P)(SYS_CIRQ_BASE+0x200))
#define CIRQ_POL1	((UINT32P)(SYS_CIRQ_BASE+0x204))
#define CIRQ_POL2	((UINT32P)(SYS_CIRQ_BASE+0x208))
#define CIRQ_POL3	((UINT32P)(SYS_CIRQ_BASE+0x20C))
#define CIRQ_POL4	((UINT32P)(SYS_CIRQ_BASE+0x210))
#define CIRQ_POL5	((UINT32P)(SYS_CIRQ_BASE+0x214))
#define CIRQ_POL6	((UINT32P)(SYS_CIRQ_BASE+0x218))
#define CIRQ_POL_SET	((UINT32P)(SYS_CIRQ_BASE+0x240))
#define CIRQ_POL_SET0	((UINT32P)(SYS_CIRQ_BASE+0x240))
#define CIRQ_POL_SET1	((UINT32P)(SYS_CIRQ_BASE+0x244))
#define CIRQ_POL_SET2	((UINT32P)(SYS_CIRQ_BASE+0x248))
#define CIRQ_POL_SET3	((UINT32P)(SYS_CIRQ_BASE+0x24C))
#define CIRQ_POL_SET4	((UINT32P)(SYS_CIRQ_BASE+0x250))
#define CIRQ_POL_SET5	((UINT32P)(SYS_CIRQ_BASE+0x254))
#define CIRQ_POL_SET6	((UINT32P)(SYS_CIRQ_BASE+0x258))
#define CIRQ_POL_CLR	((UINT32P)(SYS_CIRQ_BASE+0x280))
#define CIRQ_POL_CLR0	((UINT32P)(SYS_CIRQ_BASE+0x280))
#define CIRQ_POL_CLR1	((UINT32P)(SYS_CIRQ_BASE+0x284))
#define CIRQ_POL_CLR2	((UINT32P)(SYS_CIRQ_BASE+0x288))
#define CIRQ_POL_CLR3	((UINT32P)(SYS_CIRQ_BASE+0x28C))
#define CIRQ_POL_CLR4	((UINT32P)(SYS_CIRQ_BASE+0x290))
#define CIRQ_POL_CLR5	((UINT32P)(SYS_CIRQ_BASE+0x294))
#define CIRQ_POL_CLR6	((UINT32P)(SYS_CIRQ_BASE+0x298))
#define CIRQ_CON	((UINT32P)(SYS_CIRQ_BASE+0x300))

// APB Module m4u
#define M4U_BASE (0x10205000)
#define MMU_PT_BASE_ADDR	((UINT32P)(M4U_BASE+0x000))
#define MMU_PT_BASE_ADDR_SEC	((UINT32P)(M4U_BASE+0x004))
#define MMU_PROG_EN	((UINT32P)(M4U_BASE+0x010))
#define MMU_PROG_VA	((UINT32P)(M4U_BASE+0x014))
#define MMU_PROG_DSC	((UINT32P)(M4U_BASE+0x018))
#define MMU_SQ_START_0	((UINT32P)(M4U_BASE+0x020))
#define MMU_SQ_END_0	((UINT32P)(M4U_BASE+0x024))
#define MMU_SQ_START_1	((UINT32P)(M4U_BASE+0x028))
#define MMU_SQ_END_1	((UINT32P)(M4U_BASE+0x02c))
#define MMU_SQ_START_2	((UINT32P)(M4U_BASE+0x030))
#define MMU_SQ_END_2	((UINT32P)(M4U_BASE+0x034))
#define MMU_SQ_START_3	((UINT32P)(M4U_BASE+0x038))
#define MMU_SQ_END_3	((UINT32P)(M4U_BASE+0x03c))
#define MMU_SQ_START_4	((UINT32P)(M4U_BASE+0x040))
#define MMU_SQ_END_4	((UINT32P)(M4U_BASE+0x044))
#define MMU_SQ_START_5	((UINT32P)(M4U_BASE+0x048))
#define MMU_SQ_END_5	((UINT32P)(M4U_BASE+0x04c))
#define MMU_SQ_START_6	((UINT32P)(M4U_BASE+0x050))
#define MMU_SQ_END_6	((UINT32P)(M4U_BASE+0x054))
#define MMU_SQ_START_7	((UINT32P)(M4U_BASE+0x058))
#define MMU_SQ_END_7	((UINT32P)(M4U_BASE+0x05c))
#define MMU_SQ_START_8	((UINT32P)(M4U_BASE+0x500))
#define MMU_SQ_END_8	((UINT32P)(M4U_BASE+0x504))
#define MMU_SQ_START_9	((UINT32P)(M4U_BASE+0x508))
#define MMU_SQ_END_9	((UINT32P)(M4U_BASE+0x50c))
#define MMU_SQ_START_10	((UINT32P)(M4U_BASE+0x510))
#define MMU_SQ_END_10	((UINT32P)(M4U_BASE+0x514))
#define MMU_SQ_START_11	((UINT32P)(M4U_BASE+0x518))
#define MMU_SQ_END_11	((UINT32P)(M4U_BASE+0x51c))
#define MMU_SQ_START_12	((UINT32P)(M4U_BASE+0x520))
#define MMU_SQ_END_12	((UINT32P)(M4U_BASE+0x524))
#define MMU_SQ_START_13	((UINT32P)(M4U_BASE+0x528))
#define MMU_SQ_END_13	((UINT32P)(M4U_BASE+0x52c))
#define MMU_SQ_START_14	((UINT32P)(M4U_BASE+0x530))
#define MMU_SQ_END_14	((UINT32P)(M4U_BASE+0x534))
#define MMU_SQ_START_15	((UINT32P)(M4U_BASE+0x538))
#define MMU_SQ_END_15	((UINT32P)(M4U_BASE+0x53c))
#define MMU_PFH_DIST0	((UINT32P)(M4U_BASE+0x080))
#define MMU_PFH_DIST1	((UINT32P)(M4U_BASE+0x084))
#define MMU_PFH_DIST2	((UINT32P)(M4U_BASE+0x088))
#define MMU_PFH_DIST3	((UINT32P)(M4U_BASE+0x08c))
#define MMU_PFH_DIST4	((UINT32P)(M4U_BASE+0x090))
#define MMU_PFH_DIST5	((UINT32P)(M4U_BASE+0x094))
#define MMU_PFH_DIST6	((UINT32P)(M4U_BASE+0x098))
#define MMU_PFH_DIST7	((UINT32P)(M4U_BASE+0x09c))
#define MMU_PFH_DIST8	((UINT32P)(M4U_BASE+0x0a0))
#define MMU_PFH_DIST9	((UINT32P)(M4U_BASE+0x0a4))
#define MMU_PFH_DIST10	((UINT32P)(M4U_BASE+0x0a8))
#define MMU_PFH_DIST11	((UINT32P)(M4U_BASE+0x0ac))
#define MMU_PFH_DIST12	((UINT32P)(M4U_BASE+0x0b0))
#define MMU_PFH_DIST13	((UINT32P)(M4U_BASE+0x0b4))
#define MMU_PFH_DIST14	((UINT32P)(M4U_BASE+0x0b8))
#define MMU_PFH_DIST15	((UINT32P)(M4U_BASE+0x0bc))
#define MMU_PFH_DISTS0	((UINT32P)(M4U_BASE+0x0c0))
#define MMU_PFH_DISTS1	((UINT32P)(M4U_BASE+0x0c4))
#define MMU_PFH_DISTS2	((UINT32P)(M4U_BASE+0x0c8))
#define MMU_PFH_DISTS3	((UINT32P)(M4U_BASE+0x0cc))
#define MMU_PFH_DISTS4	((UINT32P)(M4U_BASE+0x0d0))
#define MMU_PFH_DISTS5	((UINT32P)(M4U_BASE+0x0d4))
#define MMU_PFH_DISTS6	((UINT32P)(M4U_BASE+0x0d8))
#define MMU_PFH_DISTS7	((UINT32P)(M4U_BASE+0x0dc))
#define MMU_PFH_DIR0	((UINT32P)(M4U_BASE+0x0f0))
#define MMU_PFH_DIR1	((UINT32P)(M4U_BASE+0x0f4))
#define MMU_PFH_DIR2	((UINT32P)(M4U_BASE+0x0f8))
#define MMU_PFH_DIR3	((UINT32P)(M4U_BASE+0x0fc))
#define MMU_MAIN_TAG0	((UINT32P)(M4U_BASE+0x100))
#define MMU_MAIN_TAG1	((UINT32P)(M4U_BASE+0x104))
#define MMU_MAIN_TAG2	((UINT32P)(M4U_BASE+0x108))
#define MMU_MAIN_TAG3	((UINT32P)(M4U_BASE+0x10c))
#define MMU_MAIN_TAG4	((UINT32P)(M4U_BASE+0x110))
#define MMU_MAIN_TAG5	((UINT32P)(M4U_BASE+0x114))
#define MMU_MAIN_TAG6	((UINT32P)(M4U_BASE+0x118))
#define MMU_MAIN_TAG7	((UINT32P)(M4U_BASE+0x11c))
#define MMU_MAIN_TAG8	((UINT32P)(M4U_BASE+0x120))
#define MMU_MAIN_TAG9	((UINT32P)(M4U_BASE+0x124))
#define MMU_MAIN_TAG10	((UINT32P)(M4U_BASE+0x128))
#define MMU_MAIN_TAG11	((UINT32P)(M4U_BASE+0x12c))
#define MMU_MAIN_TAG12	((UINT32P)(M4U_BASE+0x130))
#define MMU_MAIN_TAG13	((UINT32P)(M4U_BASE+0x134))
#define MMU_MAIN_TAG14	((UINT32P)(M4U_BASE+0x138))
#define MMU_MAIN_TAG15	((UINT32P)(M4U_BASE+0x13c))
#define MMU_MAIN_TAG16	((UINT32P)(M4U_BASE+0x140))
#define MMU_MAIN_TAG17	((UINT32P)(M4U_BASE+0x144))
#define MMU_MAIN_TAG18	((UINT32P)(M4U_BASE+0x148))
#define MMU_MAIN_TAG19	((UINT32P)(M4U_BASE+0x14c))
#define MMU_MAIN_TAG20	((UINT32P)(M4U_BASE+0x150))
#define MMU_MAIN_TAG21	((UINT32P)(M4U_BASE+0x154))
#define MMU_MAIN_TAG22	((UINT32P)(M4U_BASE+0x158))
#define MMU_MAIN_TAG23	((UINT32P)(M4U_BASE+0x15c))
#define MMU_MAIN_TAG24	((UINT32P)(M4U_BASE+0x160))
#define MMU_MAIN_TAG25	((UINT32P)(M4U_BASE+0x164))
#define MMU_MAIN_TAG26	((UINT32P)(M4U_BASE+0x168))
#define MMU_MAIN_TAG27	((UINT32P)(M4U_BASE+0x16c))
#define MMU_MAIN_TAG28	((UINT32P)(M4U_BASE+0x170))
#define MMU_MAIN_TAG29	((UINT32P)(M4U_BASE+0x174))
#define MMU_MAIN_TAG30	((UINT32P)(M4U_BASE+0x178))
#define MMU_MAIN_TAG31	((UINT32P)(M4U_BASE+0x17c))
#define MMU_MAIN_TAG32	((UINT32P)(M4U_BASE+0x400))
#define MMU_MAIN_TAG33	((UINT32P)(M4U_BASE+0x404))
#define MMU_MAIN_TAG34	((UINT32P)(M4U_BASE+0x408))
#define MMU_MAIN_TAG35	((UINT32P)(M4U_BASE+0x40c))
#define MMU_MAIN_TAG36	((UINT32P)(M4U_BASE+0x410))
#define MMU_MAIN_TAG37	((UINT32P)(M4U_BASE+0x414))
#define MMU_MAIN_TAG38	((UINT32P)(M4U_BASE+0x418))
#define MMU_MAIN_TAG39	((UINT32P)(M4U_BASE+0x41c))
#define MMU_MAIN_TAG40	((UINT32P)(M4U_BASE+0x420))
#define MMU_MAIN_TAG41	((UINT32P)(M4U_BASE+0x424))
#define MMU_MAIN_TAG42	((UINT32P)(M4U_BASE+0x428))
#define MMU_MAIN_TAG43	((UINT32P)(M4U_BASE+0x42C))
#define MMU_MAIN_TAG44	((UINT32P)(M4U_BASE+0x430))
#define MMU_MAIN_TAG45	((UINT32P)(M4U_BASE+0x434))
#define MMU_MAIN_TAG46	((UINT32P)(M4U_BASE+0x438))
#define MMU_MAIN_TAG47	((UINT32P)(M4U_BASE+0x43C))
#define MMU_MAIN_TAG48	((UINT32P)(M4U_BASE+0x440))
#define MMU_MAIN_TAG49	((UINT32P)(M4U_BASE+0x444))
#define MMU_MAIN_TAG50	((UINT32P)(M4U_BASE+0x448))
#define MMU_MAIN_TAG51	((UINT32P)(M4U_BASE+0x44c))
#define MMU_MAIN_TAG52	((UINT32P)(M4U_BASE+0x450))
#define MMU_MAIN_TAG53	((UINT32P)(M4U_BASE+0x454))
#define MMU_MAIN_TAG54	((UINT32P)(M4U_BASE+0x458))
#define MMU_MAIN_TAG55	((UINT32P)(M4U_BASE+0x45c))
#define MMU_MAIN_TAG56	((UINT32P)(M4U_BASE+0x460))
#define MMU_MAIN_TAG57	((UINT32P)(M4U_BASE+0x464))
#define MMU_MAIN_TAG58	((UINT32P)(M4U_BASE+0x468))
#define MMU_MAIN_TAG59	((UINT32P)(M4U_BASE+0x46c))
#define MMU_MAIN_TAG60	((UINT32P)(M4U_BASE+0x470))
#define MMU_MAIN_TAG61	((UINT32P)(M4U_BASE+0x474))
#define MMU_MAIN_TAG62	((UINT32P)(M4U_BASE+0x478))
#define MMU_MAIN_TAG63	((UINT32P)(M4U_BASE+0x47c))
#define MMU_PRE_TAG0	((UINT32P)(M4U_BASE+0x180))
#define MMU_PRE_TAG1	((UINT32P)(M4U_BASE+0x184))
#define MMU_PRE_TAG2	((UINT32P)(M4U_BASE+0x188))
#define MMU_PRE_TAG3	((UINT32P)(M4U_BASE+0x18c))
#define MMU_PRE_TAG4	((UINT32P)(M4U_BASE+0x190))
#define MMU_PRE_TAG5	((UINT32P)(M4U_BASE+0x194))
#define MMU_PRE_TAG6	((UINT32P)(M4U_BASE+0x198))
#define MMU_PRE_TAG7	((UINT32P)(M4U_BASE+0x19c))
#define MMU_PRE_TAG8	((UINT32P)(M4U_BASE+0x1a0))
#define MMU_PRE_TAG9	((UINT32P)(M4U_BASE+0x1a4))
#define MMU_PRE_TAG10	((UINT32P)(M4U_BASE+0x1a8))
#define MMU_PRE_TAG11	((UINT32P)(M4U_BASE+0x1ac))
#define MMU_PRE_TAG12	((UINT32P)(M4U_BASE+0x1b0))
#define MMU_PRE_TAG13	((UINT32P)(M4U_BASE+0x1b4))
#define MMU_PRE_TAG14	((UINT32P)(M4U_BASE+0x1b8))
#define MMU_PRE_TAG15	((UINT32P)(M4U_BASE+0x1bc))
#define MMU_PRE_TAG16	((UINT32P)(M4U_BASE+0x1c0))
#define MMU_PRE_TAG17	((UINT32P)(M4U_BASE+0x1c4))
#define MMU_PRE_TAG18	((UINT32P)(M4U_BASE+0x1c8))
#define MMU_PRE_TAG19	((UINT32P)(M4U_BASE+0x1cc))
#define MMU_PRE_TAG20	((UINT32P)(M4U_BASE+0x1d0))
#define MMU_PRE_TAG21	((UINT32P)(M4U_BASE+0x1d4))
#define MMU_PRE_TAG22	((UINT32P)(M4U_BASE+0x1d8))
#define MMU_PRE_TAG23	((UINT32P)(M4U_BASE+0x1dc))
#define MMU_PRE_TAG24	((UINT32P)(M4U_BASE+0x1e0))
#define MMU_PRE_TAG25	((UINT32P)(M4U_BASE+0x1e4))
#define MMU_PRE_TAG26	((UINT32P)(M4U_BASE+0x1e8))
#define MMU_PRE_TAG27	((UINT32P)(M4U_BASE+0x1ec))
#define MMU_PRE_TAG28	((UINT32P)(M4U_BASE+0x1f0))
#define MMU_PRE_TAG29	((UINT32P)(M4U_BASE+0x1f4))
#define MMU_PRE_TAG30	((UINT32P)(M4U_BASE+0x1f8))
#define MMU_PRE_TAG31	((UINT32P)(M4U_BASE+0x1fc))
#define MMU_PRE_TAG32	((UINT32P)(M4U_BASE+0x480))
#define MMU_PRE_TAG33	((UINT32P)(M4U_BASE+0x484))
#define MMU_PRE_TAG34	((UINT32P)(M4U_BASE+0x488))
#define MMU_PRE_TAG35	((UINT32P)(M4U_BASE+0x48c))
#define MMU_PRE_TAG36	((UINT32P)(M4U_BASE+0x490))
#define MMU_PRE_TAG37	((UINT32P)(M4U_BASE+0x494))
#define MMU_PRE_TAG38	((UINT32P)(M4U_BASE+0x498))
#define MMU_PRE_TAG39	((UINT32P)(M4U_BASE+0x49c))
#define MMU_PRE_TAG40	((UINT32P)(M4U_BASE+0x4a0))
#define MMU_PRE_TAG41	((UINT32P)(M4U_BASE+0x4a4))
#define MMU_PRE_TAG42	((UINT32P)(M4U_BASE+0x4a8))
#define MMU_PRE_TAG43	((UINT32P)(M4U_BASE+0x4ac))
#define MMU_PRE_TAG44	((UINT32P)(M4U_BASE+0x4b0))
#define MMU_PRE_TAG45	((UINT32P)(M4U_BASE+0x4b4))
#define MMU_PRE_TAG46	((UINT32P)(M4U_BASE+0x4b8))
#define MMU_PRE_TAG47	((UINT32P)(M4U_BASE+0x4bc))
#define MMU_PRE_TAG48	((UINT32P)(M4U_BASE+0x4c0))
#define MMU_PRE_TAG49	((UINT32P)(M4U_BASE+0x4c4))
#define MMU_PRE_TAG50	((UINT32P)(M4U_BASE+0x4c8))
#define MMU_PRE_TAG51	((UINT32P)(M4U_BASE+0x4cc))
#define MMU_PRE_TAG52	((UINT32P)(M4U_BASE+0x4d0))
#define MMU_PRE_TAG53	((UINT32P)(M4U_BASE+0x4d4))
#define MMU_PRE_TAG54	((UINT32P)(M4U_BASE+0x4d8))
#define MMU_PRE_TAG55	((UINT32P)(M4U_BASE+0x4dc))
#define MMU_PRE_TAG56	((UINT32P)(M4U_BASE+0x4e0))
#define MMU_PRE_TAG57	((UINT32P)(M4U_BASE+0x4e4))
#define MMU_PRE_TAG58	((UINT32P)(M4U_BASE+0x4e8))
#define MMU_PRE_TAG59	((UINT32P)(M4U_BASE+0x4ec))
#define MMU_PRE_TAG60	((UINT32P)(M4U_BASE+0x4f0))
#define MMU_PRE_TAG61	((UINT32P)(M4U_BASE+0x4f4))
#define MMU_PRE_TAG62	((UINT32P)(M4U_BASE+0x4f8))
#define MMU_PRE_TAG63	((UINT32P)(M4U_BASE+0x4fc))
#define MMU_READ_ENTRY	((UINT32P)(M4U_BASE+0x200))
#define MMU_DES_RDATA	((UINT32P)(M4U_BASE+0x204))
#define MMU_CTRL_REG	((UINT32P)(M4U_BASE+0x210))
#define MMU_IVRP_VADDR	((UINT32P)(M4U_BASE+0x214))
#define MMU_INT_CONTROL	((UINT32P)(M4U_BASE+0x220))
#define MMU_FAULT_ST	((UINT32P)(M4U_BASE+0x224))
#define MMU_FAULT_VA	((UINT32P)(M4U_BASE+0x228))
#define MMU_INVLD_PA	((UINT32P)(M4U_BASE+0x22c))
#define MMU_ACC_CNT	((UINT32P)(M4U_BASE+0x230))
#define MMU_MAIN_MSCNT	((UINT32P)(M4U_BASE+0x234))
#define MMU_PF_MSCNT	((UINT32P)(M4U_BASE+0x238))
#define MMU_PF_CNT	((UINT32P)(M4U_BASE+0x23c))
#define MMU_WRAP_START_ADDR0	((UINT32P)(M4U_BASE+0x300))
#define MMU_WRAP_END_ADDR0	((UINT32P)(M4U_BASE+0x304))
#define MMU_WRAP_START_ADDR1	((UINT32P)(M4U_BASE+0x308))
#define MMU_WRAP_END_ADDR1	((UINT32P)(M4U_BASE+0x30c))
#define MMU_WRAP_START_ADDR2	((UINT32P)(M4U_BASE+0x310))
#define MMU_WRAP_END_ADDR2	((UINT32P)(M4U_BASE+0x314))
#define MMU_WRAP_START_ADDR3	((UINT32P)(M4U_BASE+0x318))
#define MMU_WRAP_END_ADDR3	((UINT32P)(M4U_BASE+0x31c))
#define MMU_WRAP_START_ADDR4	((UINT32P)(M4U_BASE+0x320))
#define MMU_WRAP_END_ADDR4	((UINT32P)(M4U_BASE+0x324))
#define MMU_WRAP_START_ADDR5	((UINT32P)(M4U_BASE+0x328))
#define MMU_WRAP_END_ADDR5	((UINT32P)(M4U_BASE+0x32c))
#define MMU_WRAP_START_ADDR6	((UINT32P)(M4U_BASE+0x330))
#define MMU_WRAP_END_ADDR6	((UINT32P)(M4U_BASE+0x334))
#define MMU_WRAP_START_ADDR7	((UINT32P)(M4U_BASE+0x338))
#define MMU_WRAP_END_ADDR7	((UINT32P)(M4U_BASE+0x33c))
#define MMU_WRAP_ENABLE0	((UINT32P)(M4U_BASE+0x340))
#define MMU_WRAP_ENABLE1	((UINT32P)(M4U_BASE+0x344))
#define MMU_WRAP_ENABLE2	((UINT32P)(M4U_BASE+0x348))
#define MMU_WRAP_ENABLE3	((UINT32P)(M4U_BASE+0x34c))
#define MMU_WRAP_ENABLE4	((UINT32P)(M4U_BASE+0x350))
#define MMU_WRAP_ENABLE5	((UINT32P)(M4U_BASE+0x354))
#define MMU_WRAP_ENABLE6	((UINT32P)(M4U_BASE+0x358))
#define MMU_WRAP_ENABLE7	((UINT32P)(M4U_BASE+0x35c))
#define MMU_WRAP_ENABLE8	((UINT32P)(M4U_BASE+0x360))
#define MMU_PFQ_BROADCAST	((UINT32P)(M4U_BASE+0x364))
#define MMU_PTLB_SECURE_STATUS0	((UINT32P)(M4U_BASE+0x368))
#define MMU_PTLB_SECURE_STATUS1	((UINT32P)(M4U_BASE+0x36C))
#define MMU_NON_BLOCKING_DIS	((UINT32P)(M4U_BASE+0x380))
#define MMU_RS_PERF_CNT	((UINT32P)(M4U_BASE+0x384))
#define MMU_INT_ID	((UINT32P)(M4U_BASE+0x388))
#define MMU_RS0_VA	((UINT32P)(M4U_BASE+0x550))
#define MMU_RS1_VA	((UINT32P)(M4U_BASE+0x554))
#define MMU_RS2_VA	((UINT32P)(M4U_BASE+0x558))
#define MMU_RS3_VA	((UINT32P)(M4U_BASE+0x55c))
#define MMU_RS4_VA	((UINT32P)(M4U_BASE+0x560))
#define MMU_RS5_VA	((UINT32P)(M4U_BASE+0x564))
#define MMU_RS6_VA	((UINT32P)(M4U_BASE+0x568))
#define MMU_RS7_VA	((UINT32P)(M4U_BASE+0x56c))
#define MMU_RS0_PA	((UINT32P)(M4U_BASE+0x570))
#define MMU_RS1_PA	((UINT32P)(M4U_BASE+0x574))
#define MMU_RS2_PA	((UINT32P)(M4U_BASE+0x578))
#define MMU_RS3_PA	((UINT32P)(M4U_BASE+0x57c))
#define MMU_RS4_PA	((UINT32P)(M4U_BASE+0x580))
#define MMU_RS5_PA	((UINT32P)(M4U_BASE+0x584))
#define MMU_RS6_PA	((UINT32P)(M4U_BASE+0x588))
#define MMU_RS7_PA	((UINT32P)(M4U_BASE+0x58c))
#define MMU_RS0_STATUS	((UINT32P)(M4U_BASE+0x5a0))
#define MMU_RS1_STATUS	((UINT32P)(M4U_BASE+0x5a4))
#define MMU_RS2_STATUS	((UINT32P)(M4U_BASE+0x5a8))
#define MMU_RS3_STATUS	((UINT32P)(M4U_BASE+0x5ac))
#define MMU_RS4_STATUS	((UINT32P)(M4U_BASE+0x5b0))
#define MMU_RS5_STATUS	((UINT32P)(M4U_BASE+0x5b4))
#define MMU_RS6_STATUS	((UINT32P)(M4U_BASE+0x5b8))
#define MMU_RS7_STATUS	((UINT32P)(M4U_BASE+0x5bc))
#define MMU_INVALIDATE	((UINT32P)(M4U_BASE+0x5c0))
#define MMU_INVLD_START_A	((UINT32P)(M4U_BASE+0x5c4))
#define MMU_INVLD_END_A	((UINT32P)(M4U_BASE+0x5c8))
#define MMU_INVALIDATE_SEC	((UINT32P)(M4U_BASE+0x5cc))
#define MMU_INVLD_START_A_SEC	((UINT32P)(M4U_BASE+0x5d0))
#define MMU_INVLD_END_A_SEC	((UINT32P)(M4U_BASE+0x5d4))
#define MMU_INV_SEL	((UINT32P)(M4U_BASE+0x5d8))
#define MMU_INV_SEL_SEC	((UINT32P)(M4U_BASE+0x5dc))
#define MMU_SEC_ABORT_INFO	((UINT32P)(M4U_BASE+0x5e0))
#define MMU_DUMMY	((UINT32P)(M4U_BASE+0x5e4))
#define MMU_STANDARD_AXI_MODE	((UINT32P)(M4U_BASE+0x5e8))
#define MMU_PRIORITY	((UINT32P)(M4U_BASE+0x5ec))
#define MMU_DCM	((UINT32P)(M4U_BASE+0x5f0))
#define MMU_WR_LEN	((UINT32P)(M4U_BASE+0x5f4))
#define GDC_STATE	((UINT32P)(M4U_BASE+0x600))
#define GDC_OP	((UINT32P)(M4U_BASE+0x604))
#define GDC_PERF	((UINT32P)(M4U_BASE+0x608))
#define ADDGEN_DONE	((UINT32P)(M4U_BASE+0x60c))
#define SEC_ADDGEN_DONE	((UINT32P)(M4U_BASE+0x610))
#define SMI_GLITCH_PROT	((UINT32P)(M4U_BASE+0x700))

// APB Module nb_mmu
#define NB_MMU0_BASE (0x10205200)
#define NB_MMU0_MMU_PROG_EN	((UINT32P)(NB_MMU0_BASE+0x010))
#define NB_MMU0_MMU_PROG_VA	((UINT32P)(NB_MMU0_BASE+0x014))
#define NB_MMU0_MMU_PROG_DSC	((UINT32P)(NB_MMU0_BASE+0x018))
#define NB_MMU0_MMU_SQ_START_0	((UINT32P)(NB_MMU0_BASE+0x020))
#define NB_MMU0_MMU_SQ_END_0	((UINT32P)(NB_MMU0_BASE+0x024))
#define NB_MMU0_MMU_SQ_START_1	((UINT32P)(NB_MMU0_BASE+0x028))
#define NB_MMU0_MMU_SQ_END_1	((UINT32P)(NB_MMU0_BASE+0x02c))
#define NB_MMU0_MMU_SQ_START_2	((UINT32P)(NB_MMU0_BASE+0x030))
#define NB_MMU0_MMU_SQ_END_2	((UINT32P)(NB_MMU0_BASE+0x034))
#define NB_MMU0_MMU_SQ_START_3	((UINT32P)(NB_MMU0_BASE+0x038))
#define NB_MMU0_MMU_SQ_END_3	((UINT32P)(NB_MMU0_BASE+0x03c))
#define NB_MMU0_MMU_SQ_START_4	((UINT32P)(NB_MMU0_BASE+0x040))
#define NB_MMU0_MMU_SQ_END_4	((UINT32P)(NB_MMU0_BASE+0x044))
#define NB_MMU0_MMU_SQ_START_5	((UINT32P)(NB_MMU0_BASE+0x048))
#define NB_MMU0_MMU_SQ_END_5	((UINT32P)(NB_MMU0_BASE+0x04c))
#define NB_MMU0_MMU_SQ_START_6	((UINT32P)(NB_MMU0_BASE+0x050))
#define NB_MMU0_MMU_SQ_END_6	((UINT32P)(NB_MMU0_BASE+0x054))
#define NB_MMU0_MMU_SQ_START_7	((UINT32P)(NB_MMU0_BASE+0x058))
#define NB_MMU0_MMU_SQ_END_7	((UINT32P)(NB_MMU0_BASE+0x05c))
#define NB_MMU0_MMU_SQ_START_8	((UINT32P)(NB_MMU0_BASE+0x500))
#define NB_MMU0_MMU_SQ_END_8	((UINT32P)(NB_MMU0_BASE+0x504))
#define NB_MMU0_MMU_SQ_START_9	((UINT32P)(NB_MMU0_BASE+0x508))
#define NB_MMU0_MMU_SQ_END_9	((UINT32P)(NB_MMU0_BASE+0x50c))
#define NB_MMU0_MMU_SQ_START_10	((UINT32P)(NB_MMU0_BASE+0x510))
#define NB_MMU0_MMU_SQ_END_10	((UINT32P)(NB_MMU0_BASE+0x514))
#define NB_MMU0_MMU_SQ_START_11	((UINT32P)(NB_MMU0_BASE+0x518))
#define NB_MMU0_MMU_SQ_END_11	((UINT32P)(NB_MMU0_BASE+0x51c))
#define NB_MMU0_MMU_SQ_START_12	((UINT32P)(NB_MMU0_BASE+0x520))
#define NB_MMU0_MMU_SQ_END_12	((UINT32P)(NB_MMU0_BASE+0x524))
#define NB_MMU0_MMU_SQ_START_13	((UINT32P)(NB_MMU0_BASE+0x528))
#define NB_MMU0_MMU_SQ_END_13	((UINT32P)(NB_MMU0_BASE+0x52c))
#define NB_MMU0_MMU_SQ_START_14	((UINT32P)(NB_MMU0_BASE+0x530))
#define NB_MMU0_MMU_SQ_END_14	((UINT32P)(NB_MMU0_BASE+0x534))
#define NB_MMU0_MMU_SQ_START_15	((UINT32P)(NB_MMU0_BASE+0x538))
#define NB_MMU0_MMU_SQ_END_15	((UINT32P)(NB_MMU0_BASE+0x53c))
#define NB_MMU0_MMU_PFH_DIST0	((UINT32P)(NB_MMU0_BASE+0x080))
#define NB_MMU0_MMU_PFH_DIST1	((UINT32P)(NB_MMU0_BASE+0x084))
#define NB_MMU0_MMU_PFH_DIST2	((UINT32P)(NB_MMU0_BASE+0x088))
#define NB_MMU0_MMU_PFH_DIST3	((UINT32P)(NB_MMU0_BASE+0x08c))
#define NB_MMU0_MMU_PFH_DIST4	((UINT32P)(NB_MMU0_BASE+0x090))
#define NB_MMU0_MMU_PFH_DIST5	((UINT32P)(NB_MMU0_BASE+0x094))
#define NB_MMU0_MMU_PFH_DIST6	((UINT32P)(NB_MMU0_BASE+0x098))
#define NB_MMU0_MMU_PFH_DIST7	((UINT32P)(NB_MMU0_BASE+0x09c))
#define NB_MMU0_MMU_PFH_DIST8	((UINT32P)(NB_MMU0_BASE+0x0a0))
#define NB_MMU0_MMU_PFH_DIST9	((UINT32P)(NB_MMU0_BASE+0x0a4))
#define NB_MMU0_MMU_PFH_DIST10	((UINT32P)(NB_MMU0_BASE+0x0a8))
#define NB_MMU0_MMU_PFH_DIST11	((UINT32P)(NB_MMU0_BASE+0x0ac))
#define NB_MMU0_MMU_PFH_DIST12	((UINT32P)(NB_MMU0_BASE+0x0b0))
#define NB_MMU0_MMU_PFH_DIST13	((UINT32P)(NB_MMU0_BASE+0x0b4))
#define NB_MMU0_MMU_PFH_DIST14	((UINT32P)(NB_MMU0_BASE+0x0b8))
#define NB_MMU0_MMU_PFH_DIST15	((UINT32P)(NB_MMU0_BASE+0x0bc))
#define NB_MMU0_MMU_PFH_DISTS0	((UINT32P)(NB_MMU0_BASE+0x0c0))
#define NB_MMU0_MMU_PFH_DISTS1	((UINT32P)(NB_MMU0_BASE+0x0c4))
#define NB_MMU0_MMU_PFH_DISTS2	((UINT32P)(NB_MMU0_BASE+0x0c8))
#define NB_MMU0_MMU_PFH_DISTS3	((UINT32P)(NB_MMU0_BASE+0x0cc))
#define NB_MMU0_MMU_PFH_DISTS4	((UINT32P)(NB_MMU0_BASE+0x0d0))
#define NB_MMU0_MMU_PFH_DISTS5	((UINT32P)(NB_MMU0_BASE+0x0d4))
#define NB_MMU0_MMU_PFH_DISTS6	((UINT32P)(NB_MMU0_BASE+0x0d8))
#define NB_MMU0_MMU_PFH_DISTS7	((UINT32P)(NB_MMU0_BASE+0x0dc))
#define NB_MMU0_MMU_PFH_DIR0	((UINT32P)(NB_MMU0_BASE+0x0f0))
#define NB_MMU0_MMU_PFH_DIR1	((UINT32P)(NB_MMU0_BASE+0x0f4))
#define NB_MMU0_MMU_PFH_DIR2	((UINT32P)(NB_MMU0_BASE+0x0f8))
#define NB_MMU0_MMU_PFH_DIR3	((UINT32P)(NB_MMU0_BASE+0x0fc))
#define NB_MMU0_MMU_MAIN_TAG0	((UINT32P)(NB_MMU0_BASE+0x100))
#define NB_MMU0_MMU_MAIN_TAG1	((UINT32P)(NB_MMU0_BASE+0x104))
#define NB_MMU0_MMU_MAIN_TAG2	((UINT32P)(NB_MMU0_BASE+0x108))
#define NB_MMU0_MMU_MAIN_TAG3	((UINT32P)(NB_MMU0_BASE+0x10c))
#define NB_MMU0_MMU_MAIN_TAG4	((UINT32P)(NB_MMU0_BASE+0x110))
#define NB_MMU0_MMU_MAIN_TAG5	((UINT32P)(NB_MMU0_BASE+0x114))
#define NB_MMU0_MMU_MAIN_TAG6	((UINT32P)(NB_MMU0_BASE+0x118))
#define NB_MMU0_MMU_MAIN_TAG7	((UINT32P)(NB_MMU0_BASE+0x11c))
#define NB_MMU0_MMU_MAIN_TAG8	((UINT32P)(NB_MMU0_BASE+0x120))
#define NB_MMU0_MMU_MAIN_TAG9	((UINT32P)(NB_MMU0_BASE+0x124))
#define NB_MMU0_MMU_MAIN_TAG10	((UINT32P)(NB_MMU0_BASE+0x128))
#define NB_MMU0_MMU_MAIN_TAG11	((UINT32P)(NB_MMU0_BASE+0x12c))
#define NB_MMU0_MMU_MAIN_TAG12	((UINT32P)(NB_MMU0_BASE+0x130))
#define NB_MMU0_MMU_MAIN_TAG13	((UINT32P)(NB_MMU0_BASE+0x134))
#define NB_MMU0_MMU_MAIN_TAG14	((UINT32P)(NB_MMU0_BASE+0x138))
#define NB_MMU0_MMU_MAIN_TAG15	((UINT32P)(NB_MMU0_BASE+0x13c))
#define NB_MMU0_MMU_MAIN_TAG16	((UINT32P)(NB_MMU0_BASE+0x140))
#define NB_MMU0_MMU_MAIN_TAG17	((UINT32P)(NB_MMU0_BASE+0x144))
#define NB_MMU0_MMU_MAIN_TAG18	((UINT32P)(NB_MMU0_BASE+0x148))
#define NB_MMU0_MMU_MAIN_TAG19	((UINT32P)(NB_MMU0_BASE+0x14c))
#define NB_MMU0_MMU_MAIN_TAG20	((UINT32P)(NB_MMU0_BASE+0x150))
#define NB_MMU0_MMU_MAIN_TAG21	((UINT32P)(NB_MMU0_BASE+0x154))
#define NB_MMU0_MMU_MAIN_TAG22	((UINT32P)(NB_MMU0_BASE+0x158))
#define NB_MMU0_MMU_MAIN_TAG23	((UINT32P)(NB_MMU0_BASE+0x15c))
#define NB_MMU0_MMU_MAIN_TAG24	((UINT32P)(NB_MMU0_BASE+0x160))
#define NB_MMU0_MMU_MAIN_TAG25	((UINT32P)(NB_MMU0_BASE+0x164))
#define NB_MMU0_MMU_MAIN_TAG26	((UINT32P)(NB_MMU0_BASE+0x168))
#define NB_MMU0_MMU_MAIN_TAG27	((UINT32P)(NB_MMU0_BASE+0x16c))
#define NB_MMU0_MMU_MAIN_TAG28	((UINT32P)(NB_MMU0_BASE+0x170))
#define NB_MMU0_MMU_MAIN_TAG29	((UINT32P)(NB_MMU0_BASE+0x174))
#define NB_MMU0_MMU_MAIN_TAG30	((UINT32P)(NB_MMU0_BASE+0x178))
#define NB_MMU0_MMU_MAIN_TAG31	((UINT32P)(NB_MMU0_BASE+0x17c))
#define NB_MMU0_MMU_MAIN_TAG32	((UINT32P)(NB_MMU0_BASE+0x400))
#define NB_MMU0_MMU_MAIN_TAG33	((UINT32P)(NB_MMU0_BASE+0x404))
#define NB_MMU0_MMU_MAIN_TAG34	((UINT32P)(NB_MMU0_BASE+0x408))
#define NB_MMU0_MMU_MAIN_TAG35	((UINT32P)(NB_MMU0_BASE+0x40c))
#define NB_MMU0_MMU_MAIN_TAG36	((UINT32P)(NB_MMU0_BASE+0x410))
#define NB_MMU0_MMU_MAIN_TAG37	((UINT32P)(NB_MMU0_BASE+0x414))
#define NB_MMU0_MMU_MAIN_TAG38	((UINT32P)(NB_MMU0_BASE+0x418))
#define NB_MMU0_MMU_MAIN_TAG39	((UINT32P)(NB_MMU0_BASE+0x41c))
#define NB_MMU0_MMU_MAIN_TAG40	((UINT32P)(NB_MMU0_BASE+0x420))
#define NB_MMU0_MMU_MAIN_TAG41	((UINT32P)(NB_MMU0_BASE+0x424))
#define NB_MMU0_MMU_MAIN_TAG42	((UINT32P)(NB_MMU0_BASE+0x428))
#define NB_MMU0_MMU_MAIN_TAG43	((UINT32P)(NB_MMU0_BASE+0x42C))
#define NB_MMU0_MMU_MAIN_TAG44	((UINT32P)(NB_MMU0_BASE+0x430))
#define NB_MMU0_MMU_MAIN_TAG45	((UINT32P)(NB_MMU0_BASE+0x434))
#define NB_MMU0_MMU_MAIN_TAG46	((UINT32P)(NB_MMU0_BASE+0x438))
#define NB_MMU0_MMU_MAIN_TAG47	((UINT32P)(NB_MMU0_BASE+0x43C))
#define NB_MMU0_MMU_MAIN_TAG48	((UINT32P)(NB_MMU0_BASE+0x440))
#define NB_MMU0_MMU_MAIN_TAG49	((UINT32P)(NB_MMU0_BASE+0x444))
#define NB_MMU0_MMU_MAIN_TAG50	((UINT32P)(NB_MMU0_BASE+0x448))
#define NB_MMU0_MMU_MAIN_TAG51	((UINT32P)(NB_MMU0_BASE+0x44c))
#define NB_MMU0_MMU_MAIN_TAG52	((UINT32P)(NB_MMU0_BASE+0x450))
#define NB_MMU0_MMU_MAIN_TAG53	((UINT32P)(NB_MMU0_BASE+0x454))
#define NB_MMU0_MMU_MAIN_TAG54	((UINT32P)(NB_MMU0_BASE+0x458))
#define NB_MMU0_MMU_MAIN_TAG55	((UINT32P)(NB_MMU0_BASE+0x45c))
#define NB_MMU0_MMU_MAIN_TAG56	((UINT32P)(NB_MMU0_BASE+0x460))
#define NB_MMU0_MMU_MAIN_TAG57	((UINT32P)(NB_MMU0_BASE+0x464))
#define NB_MMU0_MMU_MAIN_TAG58	((UINT32P)(NB_MMU0_BASE+0x468))
#define NB_MMU0_MMU_MAIN_TAG59	((UINT32P)(NB_MMU0_BASE+0x46c))
#define NB_MMU0_MMU_MAIN_TAG60	((UINT32P)(NB_MMU0_BASE+0x470))
#define NB_MMU0_MMU_MAIN_TAG61	((UINT32P)(NB_MMU0_BASE+0x474))
#define NB_MMU0_MMU_MAIN_TAG62	((UINT32P)(NB_MMU0_BASE+0x478))
#define NB_MMU0_MMU_MAIN_TAG63	((UINT32P)(NB_MMU0_BASE+0x47c))
#define NB_MMU0_MMU_PRE_TAG0	((UINT32P)(NB_MMU0_BASE+0x180))
#define NB_MMU0_MMU_PRE_TAG1	((UINT32P)(NB_MMU0_BASE+0x184))
#define NB_MMU0_MMU_PRE_TAG2	((UINT32P)(NB_MMU0_BASE+0x188))
#define NB_MMU0_MMU_PRE_TAG3	((UINT32P)(NB_MMU0_BASE+0x18c))
#define NB_MMU0_MMU_PRE_TAG4	((UINT32P)(NB_MMU0_BASE+0x190))
#define NB_MMU0_MMU_PRE_TAG5	((UINT32P)(NB_MMU0_BASE+0x194))
#define NB_MMU0_MMU_PRE_TAG6	((UINT32P)(NB_MMU0_BASE+0x198))
#define NB_MMU0_MMU_PRE_TAG7	((UINT32P)(NB_MMU0_BASE+0x19c))
#define NB_MMU0_MMU_PRE_TAG8	((UINT32P)(NB_MMU0_BASE+0x1a0))
#define NB_MMU0_MMU_PRE_TAG9	((UINT32P)(NB_MMU0_BASE+0x1a4))
#define NB_MMU0_MMU_PRE_TAG10	((UINT32P)(NB_MMU0_BASE+0x1a8))
#define NB_MMU0_MMU_PRE_TAG11	((UINT32P)(NB_MMU0_BASE+0x1ac))
#define NB_MMU0_MMU_PRE_TAG12	((UINT32P)(NB_MMU0_BASE+0x1b0))
#define NB_MMU0_MMU_PRE_TAG13	((UINT32P)(NB_MMU0_BASE+0x1b4))
#define NB_MMU0_MMU_PRE_TAG14	((UINT32P)(NB_MMU0_BASE+0x1b8))
#define NB_MMU0_MMU_PRE_TAG15	((UINT32P)(NB_MMU0_BASE+0x1bc))
#define NB_MMU0_MMU_PRE_TAG16	((UINT32P)(NB_MMU0_BASE+0x1c0))
#define NB_MMU0_MMU_PRE_TAG17	((UINT32P)(NB_MMU0_BASE+0x1c4))
#define NB_MMU0_MMU_PRE_TAG18	((UINT32P)(NB_MMU0_BASE+0x1c8))
#define NB_MMU0_MMU_PRE_TAG19	((UINT32P)(NB_MMU0_BASE+0x1cc))
#define NB_MMU0_MMU_PRE_TAG20	((UINT32P)(NB_MMU0_BASE+0x1d0))
#define NB_MMU0_MMU_PRE_TAG21	((UINT32P)(NB_MMU0_BASE+0x1d4))
#define NB_MMU0_MMU_PRE_TAG22	((UINT32P)(NB_MMU0_BASE+0x1d8))
#define NB_MMU0_MMU_PRE_TAG23	((UINT32P)(NB_MMU0_BASE+0x1dc))
#define NB_MMU0_MMU_PRE_TAG24	((UINT32P)(NB_MMU0_BASE+0x1e0))
#define NB_MMU0_MMU_PRE_TAG25	((UINT32P)(NB_MMU0_BASE+0x1e4))
#define NB_MMU0_MMU_PRE_TAG26	((UINT32P)(NB_MMU0_BASE+0x1e8))
#define NB_MMU0_MMU_PRE_TAG27	((UINT32P)(NB_MMU0_BASE+0x1ec))
#define NB_MMU0_MMU_PRE_TAG28	((UINT32P)(NB_MMU0_BASE+0x1f0))
#define NB_MMU0_MMU_PRE_TAG29	((UINT32P)(NB_MMU0_BASE+0x1f4))
#define NB_MMU0_MMU_PRE_TAG30	((UINT32P)(NB_MMU0_BASE+0x1f8))
#define NB_MMU0_MMU_PRE_TAG31	((UINT32P)(NB_MMU0_BASE+0x1fc))
#define NB_MMU0_MMU_PRE_TAG32	((UINT32P)(NB_MMU0_BASE+0x480))
#define NB_MMU0_MMU_PRE_TAG33	((UINT32P)(NB_MMU0_BASE+0x484))
#define NB_MMU0_MMU_PRE_TAG34	((UINT32P)(NB_MMU0_BASE+0x488))
#define NB_MMU0_MMU_PRE_TAG35	((UINT32P)(NB_MMU0_BASE+0x48c))
#define NB_MMU0_MMU_PRE_TAG36	((UINT32P)(NB_MMU0_BASE+0x490))
#define NB_MMU0_MMU_PRE_TAG37	((UINT32P)(NB_MMU0_BASE+0x494))
#define NB_MMU0_MMU_PRE_TAG38	((UINT32P)(NB_MMU0_BASE+0x498))
#define NB_MMU0_MMU_PRE_TAG39	((UINT32P)(NB_MMU0_BASE+0x49c))
#define NB_MMU0_MMU_PRE_TAG40	((UINT32P)(NB_MMU0_BASE+0x4a0))
#define NB_MMU0_MMU_PRE_TAG41	((UINT32P)(NB_MMU0_BASE+0x4a4))
#define NB_MMU0_MMU_PRE_TAG42	((UINT32P)(NB_MMU0_BASE+0x4a8))
#define NB_MMU0_MMU_PRE_TAG43	((UINT32P)(NB_MMU0_BASE+0x4ac))
#define NB_MMU0_MMU_PRE_TAG44	((UINT32P)(NB_MMU0_BASE+0x4b0))
#define NB_MMU0_MMU_PRE_TAG45	((UINT32P)(NB_MMU0_BASE+0x4b4))
#define NB_MMU0_MMU_PRE_TAG46	((UINT32P)(NB_MMU0_BASE+0x4b8))
#define NB_MMU0_MMU_PRE_TAG47	((UINT32P)(NB_MMU0_BASE+0x4bc))
#define NB_MMU0_MMU_PRE_TAG48	((UINT32P)(NB_MMU0_BASE+0x4c0))
#define NB_MMU0_MMU_PRE_TAG49	((UINT32P)(NB_MMU0_BASE+0x4c4))
#define NB_MMU0_MMU_PRE_TAG50	((UINT32P)(NB_MMU0_BASE+0x4c8))
#define NB_MMU0_MMU_PRE_TAG51	((UINT32P)(NB_MMU0_BASE+0x4cc))
#define NB_MMU0_MMU_PRE_TAG52	((UINT32P)(NB_MMU0_BASE+0x4d0))
#define NB_MMU0_MMU_PRE_TAG53	((UINT32P)(NB_MMU0_BASE+0x4d4))
#define NB_MMU0_MMU_PRE_TAG54	((UINT32P)(NB_MMU0_BASE+0x4d8))
#define NB_MMU0_MMU_PRE_TAG55	((UINT32P)(NB_MMU0_BASE+0x4dc))
#define NB_MMU0_MMU_PRE_TAG56	((UINT32P)(NB_MMU0_BASE+0x4e0))
#define NB_MMU0_MMU_PRE_TAG57	((UINT32P)(NB_MMU0_BASE+0x4e4))
#define NB_MMU0_MMU_PRE_TAG58	((UINT32P)(NB_MMU0_BASE+0x4e8))
#define NB_MMU0_MMU_PRE_TAG59	((UINT32P)(NB_MMU0_BASE+0x4ec))
#define NB_MMU0_MMU_PRE_TAG60	((UINT32P)(NB_MMU0_BASE+0x4f0))
#define NB_MMU0_MMU_PRE_TAG61	((UINT32P)(NB_MMU0_BASE+0x4f4))
#define NB_MMU0_MMU_PRE_TAG62	((UINT32P)(NB_MMU0_BASE+0x4f8))
#define NB_MMU0_MMU_PRE_TAG63	((UINT32P)(NB_MMU0_BASE+0x4fc))
#define NB_MMU0_MMU_READ_ENTRY	((UINT32P)(NB_MMU0_BASE+0x200))
#define NB_MMU0_MMU_DES_RDATA	((UINT32P)(NB_MMU0_BASE+0x204))
#define NB_MMU0_MMU_CTRL_REG	((UINT32P)(NB_MMU0_BASE+0x210))
#define NB_MMU0_MMU_IVRP_VADDR	((UINT32P)(NB_MMU0_BASE+0x214))
#define NB_MMU0_MMU_INT_CONTROL	((UINT32P)(NB_MMU0_BASE+0x220))
#define NB_MMU0_MMU_FAULT_ST	((UINT32P)(NB_MMU0_BASE+0x224))
#define NB_MMU0_MMU_FAULT_VA	((UINT32P)(NB_MMU0_BASE+0x228))
#define NB_MMU0_MMU_INVLD_PA	((UINT32P)(NB_MMU0_BASE+0x22c))
#define NB_MMU0_MMU_ACC_CNT	((UINT32P)(NB_MMU0_BASE+0x230))
#define NB_MMU0_MMU_MAIN_MSCNT	((UINT32P)(NB_MMU0_BASE+0x234))
#define NB_MMU0_MMU_PF_MSCNT	((UINT32P)(NB_MMU0_BASE+0x238))
#define NB_MMU0_MMU_PF_CNT	((UINT32P)(NB_MMU0_BASE+0x23c))
#define NB_MMU0_MMU_WRAP_START_ADDR0	((UINT32P)(NB_MMU0_BASE+0x300))
#define NB_MMU0_MMU_WRAP_END_ADDR0	((UINT32P)(NB_MMU0_BASE+0x304))
#define NB_MMU0_MMU_WRAP_START_ADDR1	((UINT32P)(NB_MMU0_BASE+0x308))
#define NB_MMU0_MMU_WRAP_END_ADDR1	((UINT32P)(NB_MMU0_BASE+0x30c))
#define NB_MMU0_MMU_WRAP_START_ADDR2	((UINT32P)(NB_MMU0_BASE+0x310))
#define NB_MMU0_MMU_WRAP_END_ADDR2	((UINT32P)(NB_MMU0_BASE+0x314))
#define NB_MMU0_MMU_WRAP_START_ADDR3	((UINT32P)(NB_MMU0_BASE+0x318))
#define NB_MMU0_MMU_WRAP_END_ADDR3	((UINT32P)(NB_MMU0_BASE+0x31c))
#define NB_MMU0_MMU_WRAP_START_ADDR4	((UINT32P)(NB_MMU0_BASE+0x320))
#define NB_MMU0_MMU_WRAP_END_ADDR4	((UINT32P)(NB_MMU0_BASE+0x324))
#define NB_MMU0_MMU_WRAP_START_ADDR5	((UINT32P)(NB_MMU0_BASE+0x328))
#define NB_MMU0_MMU_WRAP_END_ADDR5	((UINT32P)(NB_MMU0_BASE+0x32c))
#define NB_MMU0_MMU_WRAP_START_ADDR6	((UINT32P)(NB_MMU0_BASE+0x330))
#define NB_MMU0_MMU_WRAP_END_ADDR6	((UINT32P)(NB_MMU0_BASE+0x334))
#define NB_MMU0_MMU_WRAP_START_ADDR7	((UINT32P)(NB_MMU0_BASE+0x338))
#define NB_MMU0_MMU_WRAP_END_ADDR7	((UINT32P)(NB_MMU0_BASE+0x33c))
#define NB_MMU0_MMU_WRAP_ENABLE0	((UINT32P)(NB_MMU0_BASE+0x340))
#define NB_MMU0_MMU_WRAP_ENABLE1	((UINT32P)(NB_MMU0_BASE+0x344))
#define NB_MMU0_MMU_WRAP_ENABLE2	((UINT32P)(NB_MMU0_BASE+0x348))
#define NB_MMU0_MMU_WRAP_ENABLE3	((UINT32P)(NB_MMU0_BASE+0x34c))
#define NB_MMU0_MMU_WRAP_ENABLE4	((UINT32P)(NB_MMU0_BASE+0x350))
#define NB_MMU0_MMU_WRAP_ENABLE5	((UINT32P)(NB_MMU0_BASE+0x354))
#define NB_MMU0_MMU_WRAP_ENABLE6	((UINT32P)(NB_MMU0_BASE+0x358))
#define NB_MMU0_MMU_WRAP_ENABLE7	((UINT32P)(NB_MMU0_BASE+0x35c))
#define NB_MMU0_MMU_WRAP_ENABLE8	((UINT32P)(NB_MMU0_BASE+0x360))
#define NB_MMU0_MMU_PFQ_BROADCAST	((UINT32P)(NB_MMU0_BASE+0x364))
#define NB_MMU0_MMU_PTLB_SECURE_STATUS0	((UINT32P)(NB_MMU0_BASE+0x368))
#define NB_MMU0_MMU_PTLB_SECURE_STATUS1	((UINT32P)(NB_MMU0_BASE+0x36C))
#define NB_MMU0_MMU_NON_BLOCKING_DIS	((UINT32P)(NB_MMU0_BASE+0x380))
#define NB_MMU0_MMU_RS_PERF_CNT	((UINT32P)(NB_MMU0_BASE+0x384))
#define NB_MMU0_MMU_INT_ID	((UINT32P)(NB_MMU0_BASE+0x388))
#define NB_MMU0_MMU_RS0_VA	((UINT32P)(NB_MMU0_BASE+0x550))
#define NB_MMU0_MMU_RS1_VA	((UINT32P)(NB_MMU0_BASE+0x554))
#define NB_MMU0_MMU_RS2_VA	((UINT32P)(NB_MMU0_BASE+0x558))
#define NB_MMU0_MMU_RS3_VA	((UINT32P)(NB_MMU0_BASE+0x55c))
#define NB_MMU0_MMU_RS4_VA	((UINT32P)(NB_MMU0_BASE+0x560))
#define NB_MMU0_MMU_RS5_VA	((UINT32P)(NB_MMU0_BASE+0x564))
#define NB_MMU0_MMU_RS6_VA	((UINT32P)(NB_MMU0_BASE+0x568))
#define NB_MMU0_MMU_RS7_VA	((UINT32P)(NB_MMU0_BASE+0x56c))
#define NB_MMU0_MMU_RS0_PA	((UINT32P)(NB_MMU0_BASE+0x570))
#define NB_MMU0_MMU_RS1_PA	((UINT32P)(NB_MMU0_BASE+0x574))
#define NB_MMU0_MMU_RS2_PA	((UINT32P)(NB_MMU0_BASE+0x578))
#define NB_MMU0_MMU_RS3_PA	((UINT32P)(NB_MMU0_BASE+0x57c))
#define NB_MMU0_MMU_RS4_PA	((UINT32P)(NB_MMU0_BASE+0x580))
#define NB_MMU0_MMU_RS5_PA	((UINT32P)(NB_MMU0_BASE+0x584))
#define NB_MMU0_MMU_RS6_PA	((UINT32P)(NB_MMU0_BASE+0x588))
#define NB_MMU0_MMU_RS7_PA	((UINT32P)(NB_MMU0_BASE+0x58c))
#define NB_MMU0_MMU_RS0_STATUS	((UINT32P)(NB_MMU0_BASE+0x5a0))
#define NB_MMU0_MMU_RS1_STATUS	((UINT32P)(NB_MMU0_BASE+0x5a4))
#define NB_MMU0_MMU_RS2_STATUS	((UINT32P)(NB_MMU0_BASE+0x5a8))
#define NB_MMU0_MMU_RS3_STATUS	((UINT32P)(NB_MMU0_BASE+0x5ac))
#define NB_MMU0_MMU_RS4_STATUS	((UINT32P)(NB_MMU0_BASE+0x5b0))
#define NB_MMU0_MMU_RS5_STATUS	((UINT32P)(NB_MMU0_BASE+0x5b4))
#define NB_MMU0_MMU_RS6_STATUS	((UINT32P)(NB_MMU0_BASE+0x5b8))
#define NB_MMU0_MMU_RS7_STATUS	((UINT32P)(NB_MMU0_BASE+0x5bc))

// APB Module nb_mmu
#define NB_MMU1_BASE (0x10205800)
#define NB_MMU1_MMU_PROG_EN	((UINT32P)(NB_MMU1_BASE+0x010))
#define NB_MMU1_MMU_PROG_VA	((UINT32P)(NB_MMU1_BASE+0x014))
#define NB_MMU1_MMU_PROG_DSC	((UINT32P)(NB_MMU1_BASE+0x018))
#define NB_MMU1_MMU_SQ_START_0	((UINT32P)(NB_MMU1_BASE+0x020))
#define NB_MMU1_MMU_SQ_END_0	((UINT32P)(NB_MMU1_BASE+0x024))
#define NB_MMU1_MMU_SQ_START_1	((UINT32P)(NB_MMU1_BASE+0x028))
#define NB_MMU1_MMU_SQ_END_1	((UINT32P)(NB_MMU1_BASE+0x02c))
#define NB_MMU1_MMU_SQ_START_2	((UINT32P)(NB_MMU1_BASE+0x030))
#define NB_MMU1_MMU_SQ_END_2	((UINT32P)(NB_MMU1_BASE+0x034))
#define NB_MMU1_MMU_SQ_START_3	((UINT32P)(NB_MMU1_BASE+0x038))
#define NB_MMU1_MMU_SQ_END_3	((UINT32P)(NB_MMU1_BASE+0x03c))
#define NB_MMU1_MMU_SQ_START_4	((UINT32P)(NB_MMU1_BASE+0x040))
#define NB_MMU1_MMU_SQ_END_4	((UINT32P)(NB_MMU1_BASE+0x044))
#define NB_MMU1_MMU_SQ_START_5	((UINT32P)(NB_MMU1_BASE+0x048))
#define NB_MMU1_MMU_SQ_END_5	((UINT32P)(NB_MMU1_BASE+0x04c))
#define NB_MMU1_MMU_SQ_START_6	((UINT32P)(NB_MMU1_BASE+0x050))
#define NB_MMU1_MMU_SQ_END_6	((UINT32P)(NB_MMU1_BASE+0x054))
#define NB_MMU1_MMU_SQ_START_7	((UINT32P)(NB_MMU1_BASE+0x058))
#define NB_MMU1_MMU_SQ_END_7	((UINT32P)(NB_MMU1_BASE+0x05c))
#define NB_MMU1_MMU_SQ_START_8	((UINT32P)(NB_MMU1_BASE+0x500))
#define NB_MMU1_MMU_SQ_END_8	((UINT32P)(NB_MMU1_BASE+0x504))
#define NB_MMU1_MMU_SQ_START_9	((UINT32P)(NB_MMU1_BASE+0x508))
#define NB_MMU1_MMU_SQ_END_9	((UINT32P)(NB_MMU1_BASE+0x50c))
#define NB_MMU1_MMU_SQ_START_10	((UINT32P)(NB_MMU1_BASE+0x510))
#define NB_MMU1_MMU_SQ_END_10	((UINT32P)(NB_MMU1_BASE+0x514))
#define NB_MMU1_MMU_SQ_START_11	((UINT32P)(NB_MMU1_BASE+0x518))
#define NB_MMU1_MMU_SQ_END_11	((UINT32P)(NB_MMU1_BASE+0x51c))
#define NB_MMU1_MMU_SQ_START_12	((UINT32P)(NB_MMU1_BASE+0x520))
#define NB_MMU1_MMU_SQ_END_12	((UINT32P)(NB_MMU1_BASE+0x524))
#define NB_MMU1_MMU_SQ_START_13	((UINT32P)(NB_MMU1_BASE+0x528))
#define NB_MMU1_MMU_SQ_END_13	((UINT32P)(NB_MMU1_BASE+0x52c))
#define NB_MMU1_MMU_SQ_START_14	((UINT32P)(NB_MMU1_BASE+0x530))
#define NB_MMU1_MMU_SQ_END_14	((UINT32P)(NB_MMU1_BASE+0x534))
#define NB_MMU1_MMU_SQ_START_15	((UINT32P)(NB_MMU1_BASE+0x538))
#define NB_MMU1_MMU_SQ_END_15	((UINT32P)(NB_MMU1_BASE+0x53c))
#define NB_MMU1_MMU_PFH_DIST0	((UINT32P)(NB_MMU1_BASE+0x080))
#define NB_MMU1_MMU_PFH_DIST1	((UINT32P)(NB_MMU1_BASE+0x084))
#define NB_MMU1_MMU_PFH_DIST2	((UINT32P)(NB_MMU1_BASE+0x088))
#define NB_MMU1_MMU_PFH_DIST3	((UINT32P)(NB_MMU1_BASE+0x08c))
#define NB_MMU1_MMU_PFH_DIST4	((UINT32P)(NB_MMU1_BASE+0x090))
#define NB_MMU1_MMU_PFH_DIST5	((UINT32P)(NB_MMU1_BASE+0x094))
#define NB_MMU1_MMU_PFH_DIST6	((UINT32P)(NB_MMU1_BASE+0x098))
#define NB_MMU1_MMU_PFH_DIST7	((UINT32P)(NB_MMU1_BASE+0x09c))
#define NB_MMU1_MMU_PFH_DIST8	((UINT32P)(NB_MMU1_BASE+0x0a0))
#define NB_MMU1_MMU_PFH_DIST9	((UINT32P)(NB_MMU1_BASE+0x0a4))
#define NB_MMU1_MMU_PFH_DIST10	((UINT32P)(NB_MMU1_BASE+0x0a8))
#define NB_MMU1_MMU_PFH_DIST11	((UINT32P)(NB_MMU1_BASE+0x0ac))
#define NB_MMU1_MMU_PFH_DIST12	((UINT32P)(NB_MMU1_BASE+0x0b0))
#define NB_MMU1_MMU_PFH_DIST13	((UINT32P)(NB_MMU1_BASE+0x0b4))
#define NB_MMU1_MMU_PFH_DIST14	((UINT32P)(NB_MMU1_BASE+0x0b8))
#define NB_MMU1_MMU_PFH_DIST15	((UINT32P)(NB_MMU1_BASE+0x0bc))
#define NB_MMU1_MMU_PFH_DISTS0	((UINT32P)(NB_MMU1_BASE+0x0c0))
#define NB_MMU1_MMU_PFH_DISTS1	((UINT32P)(NB_MMU1_BASE+0x0c4))
#define NB_MMU1_MMU_PFH_DISTS2	((UINT32P)(NB_MMU1_BASE+0x0c8))
#define NB_MMU1_MMU_PFH_DISTS3	((UINT32P)(NB_MMU1_BASE+0x0cc))
#define NB_MMU1_MMU_PFH_DISTS4	((UINT32P)(NB_MMU1_BASE+0x0d0))
#define NB_MMU1_MMU_PFH_DISTS5	((UINT32P)(NB_MMU1_BASE+0x0d4))
#define NB_MMU1_MMU_PFH_DISTS6	((UINT32P)(NB_MMU1_BASE+0x0d8))
#define NB_MMU1_MMU_PFH_DISTS7	((UINT32P)(NB_MMU1_BASE+0x0dc))
#define NB_MMU1_MMU_PFH_DIR0	((UINT32P)(NB_MMU1_BASE+0x0f0))
#define NB_MMU1_MMU_PFH_DIR1	((UINT32P)(NB_MMU1_BASE+0x0f4))
#define NB_MMU1_MMU_PFH_DIR2	((UINT32P)(NB_MMU1_BASE+0x0f8))
#define NB_MMU1_MMU_PFH_DIR3	((UINT32P)(NB_MMU1_BASE+0x0fc))
#define NB_MMU1_MMU_MAIN_TAG0	((UINT32P)(NB_MMU1_BASE+0x100))
#define NB_MMU1_MMU_MAIN_TAG1	((UINT32P)(NB_MMU1_BASE+0x104))
#define NB_MMU1_MMU_MAIN_TAG2	((UINT32P)(NB_MMU1_BASE+0x108))
#define NB_MMU1_MMU_MAIN_TAG3	((UINT32P)(NB_MMU1_BASE+0x10c))
#define NB_MMU1_MMU_MAIN_TAG4	((UINT32P)(NB_MMU1_BASE+0x110))
#define NB_MMU1_MMU_MAIN_TAG5	((UINT32P)(NB_MMU1_BASE+0x114))
#define NB_MMU1_MMU_MAIN_TAG6	((UINT32P)(NB_MMU1_BASE+0x118))
#define NB_MMU1_MMU_MAIN_TAG7	((UINT32P)(NB_MMU1_BASE+0x11c))
#define NB_MMU1_MMU_MAIN_TAG8	((UINT32P)(NB_MMU1_BASE+0x120))
#define NB_MMU1_MMU_MAIN_TAG9	((UINT32P)(NB_MMU1_BASE+0x124))
#define NB_MMU1_MMU_MAIN_TAG10	((UINT32P)(NB_MMU1_BASE+0x128))
#define NB_MMU1_MMU_MAIN_TAG11	((UINT32P)(NB_MMU1_BASE+0x12c))
#define NB_MMU1_MMU_MAIN_TAG12	((UINT32P)(NB_MMU1_BASE+0x130))
#define NB_MMU1_MMU_MAIN_TAG13	((UINT32P)(NB_MMU1_BASE+0x134))
#define NB_MMU1_MMU_MAIN_TAG14	((UINT32P)(NB_MMU1_BASE+0x138))
#define NB_MMU1_MMU_MAIN_TAG15	((UINT32P)(NB_MMU1_BASE+0x13c))
#define NB_MMU1_MMU_MAIN_TAG16	((UINT32P)(NB_MMU1_BASE+0x140))
#define NB_MMU1_MMU_MAIN_TAG17	((UINT32P)(NB_MMU1_BASE+0x144))
#define NB_MMU1_MMU_MAIN_TAG18	((UINT32P)(NB_MMU1_BASE+0x148))
#define NB_MMU1_MMU_MAIN_TAG19	((UINT32P)(NB_MMU1_BASE+0x14c))
#define NB_MMU1_MMU_MAIN_TAG20	((UINT32P)(NB_MMU1_BASE+0x150))
#define NB_MMU1_MMU_MAIN_TAG21	((UINT32P)(NB_MMU1_BASE+0x154))
#define NB_MMU1_MMU_MAIN_TAG22	((UINT32P)(NB_MMU1_BASE+0x158))
#define NB_MMU1_MMU_MAIN_TAG23	((UINT32P)(NB_MMU1_BASE+0x15c))
#define NB_MMU1_MMU_MAIN_TAG24	((UINT32P)(NB_MMU1_BASE+0x160))
#define NB_MMU1_MMU_MAIN_TAG25	((UINT32P)(NB_MMU1_BASE+0x164))
#define NB_MMU1_MMU_MAIN_TAG26	((UINT32P)(NB_MMU1_BASE+0x168))
#define NB_MMU1_MMU_MAIN_TAG27	((UINT32P)(NB_MMU1_BASE+0x16c))
#define NB_MMU1_MMU_MAIN_TAG28	((UINT32P)(NB_MMU1_BASE+0x170))
#define NB_MMU1_MMU_MAIN_TAG29	((UINT32P)(NB_MMU1_BASE+0x174))
#define NB_MMU1_MMU_MAIN_TAG30	((UINT32P)(NB_MMU1_BASE+0x178))
#define NB_MMU1_MMU_MAIN_TAG31	((UINT32P)(NB_MMU1_BASE+0x17c))
#define NB_MMU1_MMU_MAIN_TAG32	((UINT32P)(NB_MMU1_BASE+0x400))
#define NB_MMU1_MMU_MAIN_TAG33	((UINT32P)(NB_MMU1_BASE+0x404))
#define NB_MMU1_MMU_MAIN_TAG34	((UINT32P)(NB_MMU1_BASE+0x408))
#define NB_MMU1_MMU_MAIN_TAG35	((UINT32P)(NB_MMU1_BASE+0x40c))
#define NB_MMU1_MMU_MAIN_TAG36	((UINT32P)(NB_MMU1_BASE+0x410))
#define NB_MMU1_MMU_MAIN_TAG37	((UINT32P)(NB_MMU1_BASE+0x414))
#define NB_MMU1_MMU_MAIN_TAG38	((UINT32P)(NB_MMU1_BASE+0x418))
#define NB_MMU1_MMU_MAIN_TAG39	((UINT32P)(NB_MMU1_BASE+0x41c))
#define NB_MMU1_MMU_MAIN_TAG40	((UINT32P)(NB_MMU1_BASE+0x420))
#define NB_MMU1_MMU_MAIN_TAG41	((UINT32P)(NB_MMU1_BASE+0x424))
#define NB_MMU1_MMU_MAIN_TAG42	((UINT32P)(NB_MMU1_BASE+0x428))
#define NB_MMU1_MMU_MAIN_TAG43	((UINT32P)(NB_MMU1_BASE+0x42C))
#define NB_MMU1_MMU_MAIN_TAG44	((UINT32P)(NB_MMU1_BASE+0x430))
#define NB_MMU1_MMU_MAIN_TAG45	((UINT32P)(NB_MMU1_BASE+0x434))
#define NB_MMU1_MMU_MAIN_TAG46	((UINT32P)(NB_MMU1_BASE+0x438))
#define NB_MMU1_MMU_MAIN_TAG47	((UINT32P)(NB_MMU1_BASE+0x43C))
#define NB_MMU1_MMU_MAIN_TAG48	((UINT32P)(NB_MMU1_BASE+0x440))
#define NB_MMU1_MMU_MAIN_TAG49	((UINT32P)(NB_MMU1_BASE+0x444))
#define NB_MMU1_MMU_MAIN_TAG50	((UINT32P)(NB_MMU1_BASE+0x448))
#define NB_MMU1_MMU_MAIN_TAG51	((UINT32P)(NB_MMU1_BASE+0x44c))
#define NB_MMU1_MMU_MAIN_TAG52	((UINT32P)(NB_MMU1_BASE+0x450))
#define NB_MMU1_MMU_MAIN_TAG53	((UINT32P)(NB_MMU1_BASE+0x454))
#define NB_MMU1_MMU_MAIN_TAG54	((UINT32P)(NB_MMU1_BASE+0x458))
#define NB_MMU1_MMU_MAIN_TAG55	((UINT32P)(NB_MMU1_BASE+0x45c))
#define NB_MMU1_MMU_MAIN_TAG56	((UINT32P)(NB_MMU1_BASE+0x460))
#define NB_MMU1_MMU_MAIN_TAG57	((UINT32P)(NB_MMU1_BASE+0x464))
#define NB_MMU1_MMU_MAIN_TAG58	((UINT32P)(NB_MMU1_BASE+0x468))
#define NB_MMU1_MMU_MAIN_TAG59	((UINT32P)(NB_MMU1_BASE+0x46c))
#define NB_MMU1_MMU_MAIN_TAG60	((UINT32P)(NB_MMU1_BASE+0x470))
#define NB_MMU1_MMU_MAIN_TAG61	((UINT32P)(NB_MMU1_BASE+0x474))
#define NB_MMU1_MMU_MAIN_TAG62	((UINT32P)(NB_MMU1_BASE+0x478))
#define NB_MMU1_MMU_MAIN_TAG63	((UINT32P)(NB_MMU1_BASE+0x47c))
#define NB_MMU1_MMU_PRE_TAG0	((UINT32P)(NB_MMU1_BASE+0x180))
#define NB_MMU1_MMU_PRE_TAG1	((UINT32P)(NB_MMU1_BASE+0x184))
#define NB_MMU1_MMU_PRE_TAG2	((UINT32P)(NB_MMU1_BASE+0x188))
#define NB_MMU1_MMU_PRE_TAG3	((UINT32P)(NB_MMU1_BASE+0x18c))
#define NB_MMU1_MMU_PRE_TAG4	((UINT32P)(NB_MMU1_BASE+0x190))
#define NB_MMU1_MMU_PRE_TAG5	((UINT32P)(NB_MMU1_BASE+0x194))
#define NB_MMU1_MMU_PRE_TAG6	((UINT32P)(NB_MMU1_BASE+0x198))
#define NB_MMU1_MMU_PRE_TAG7	((UINT32P)(NB_MMU1_BASE+0x19c))
#define NB_MMU1_MMU_PRE_TAG8	((UINT32P)(NB_MMU1_BASE+0x1a0))
#define NB_MMU1_MMU_PRE_TAG9	((UINT32P)(NB_MMU1_BASE+0x1a4))
#define NB_MMU1_MMU_PRE_TAG10	((UINT32P)(NB_MMU1_BASE+0x1a8))
#define NB_MMU1_MMU_PRE_TAG11	((UINT32P)(NB_MMU1_BASE+0x1ac))
#define NB_MMU1_MMU_PRE_TAG12	((UINT32P)(NB_MMU1_BASE+0x1b0))
#define NB_MMU1_MMU_PRE_TAG13	((UINT32P)(NB_MMU1_BASE+0x1b4))
#define NB_MMU1_MMU_PRE_TAG14	((UINT32P)(NB_MMU1_BASE+0x1b8))
#define NB_MMU1_MMU_PRE_TAG15	((UINT32P)(NB_MMU1_BASE+0x1bc))
#define NB_MMU1_MMU_PRE_TAG16	((UINT32P)(NB_MMU1_BASE+0x1c0))
#define NB_MMU1_MMU_PRE_TAG17	((UINT32P)(NB_MMU1_BASE+0x1c4))
#define NB_MMU1_MMU_PRE_TAG18	((UINT32P)(NB_MMU1_BASE+0x1c8))
#define NB_MMU1_MMU_PRE_TAG19	((UINT32P)(NB_MMU1_BASE+0x1cc))
#define NB_MMU1_MMU_PRE_TAG20	((UINT32P)(NB_MMU1_BASE+0x1d0))
#define NB_MMU1_MMU_PRE_TAG21	((UINT32P)(NB_MMU1_BASE+0x1d4))
#define NB_MMU1_MMU_PRE_TAG22	((UINT32P)(NB_MMU1_BASE+0x1d8))
#define NB_MMU1_MMU_PRE_TAG23	((UINT32P)(NB_MMU1_BASE+0x1dc))
#define NB_MMU1_MMU_PRE_TAG24	((UINT32P)(NB_MMU1_BASE+0x1e0))
#define NB_MMU1_MMU_PRE_TAG25	((UINT32P)(NB_MMU1_BASE+0x1e4))
#define NB_MMU1_MMU_PRE_TAG26	((UINT32P)(NB_MMU1_BASE+0x1e8))
#define NB_MMU1_MMU_PRE_TAG27	((UINT32P)(NB_MMU1_BASE+0x1ec))
#define NB_MMU1_MMU_PRE_TAG28	((UINT32P)(NB_MMU1_BASE+0x1f0))
#define NB_MMU1_MMU_PRE_TAG29	((UINT32P)(NB_MMU1_BASE+0x1f4))
#define NB_MMU1_MMU_PRE_TAG30	((UINT32P)(NB_MMU1_BASE+0x1f8))
#define NB_MMU1_MMU_PRE_TAG31	((UINT32P)(NB_MMU1_BASE+0x1fc))
#define NB_MMU1_MMU_PRE_TAG32	((UINT32P)(NB_MMU1_BASE+0x480))
#define NB_MMU1_MMU_PRE_TAG33	((UINT32P)(NB_MMU1_BASE+0x484))
#define NB_MMU1_MMU_PRE_TAG34	((UINT32P)(NB_MMU1_BASE+0x488))
#define NB_MMU1_MMU_PRE_TAG35	((UINT32P)(NB_MMU1_BASE+0x48c))
#define NB_MMU1_MMU_PRE_TAG36	((UINT32P)(NB_MMU1_BASE+0x490))
#define NB_MMU1_MMU_PRE_TAG37	((UINT32P)(NB_MMU1_BASE+0x494))
#define NB_MMU1_MMU_PRE_TAG38	((UINT32P)(NB_MMU1_BASE+0x498))
#define NB_MMU1_MMU_PRE_TAG39	((UINT32P)(NB_MMU1_BASE+0x49c))
#define NB_MMU1_MMU_PRE_TAG40	((UINT32P)(NB_MMU1_BASE+0x4a0))
#define NB_MMU1_MMU_PRE_TAG41	((UINT32P)(NB_MMU1_BASE+0x4a4))
#define NB_MMU1_MMU_PRE_TAG42	((UINT32P)(NB_MMU1_BASE+0x4a8))
#define NB_MMU1_MMU_PRE_TAG43	((UINT32P)(NB_MMU1_BASE+0x4ac))
#define NB_MMU1_MMU_PRE_TAG44	((UINT32P)(NB_MMU1_BASE+0x4b0))
#define NB_MMU1_MMU_PRE_TAG45	((UINT32P)(NB_MMU1_BASE+0x4b4))
#define NB_MMU1_MMU_PRE_TAG46	((UINT32P)(NB_MMU1_BASE+0x4b8))
#define NB_MMU1_MMU_PRE_TAG47	((UINT32P)(NB_MMU1_BASE+0x4bc))
#define NB_MMU1_MMU_PRE_TAG48	((UINT32P)(NB_MMU1_BASE+0x4c0))
#define NB_MMU1_MMU_PRE_TAG49	((UINT32P)(NB_MMU1_BASE+0x4c4))
#define NB_MMU1_MMU_PRE_TAG50	((UINT32P)(NB_MMU1_BASE+0x4c8))
#define NB_MMU1_MMU_PRE_TAG51	((UINT32P)(NB_MMU1_BASE+0x4cc))
#define NB_MMU1_MMU_PRE_TAG52	((UINT32P)(NB_MMU1_BASE+0x4d0))
#define NB_MMU1_MMU_PRE_TAG53	((UINT32P)(NB_MMU1_BASE+0x4d4))
#define NB_MMU1_MMU_PRE_TAG54	((UINT32P)(NB_MMU1_BASE+0x4d8))
#define NB_MMU1_MMU_PRE_TAG55	((UINT32P)(NB_MMU1_BASE+0x4dc))
#define NB_MMU1_MMU_PRE_TAG56	((UINT32P)(NB_MMU1_BASE+0x4e0))
#define NB_MMU1_MMU_PRE_TAG57	((UINT32P)(NB_MMU1_BASE+0x4e4))
#define NB_MMU1_MMU_PRE_TAG58	((UINT32P)(NB_MMU1_BASE+0x4e8))
#define NB_MMU1_MMU_PRE_TAG59	((UINT32P)(NB_MMU1_BASE+0x4ec))
#define NB_MMU1_MMU_PRE_TAG60	((UINT32P)(NB_MMU1_BASE+0x4f0))
#define NB_MMU1_MMU_PRE_TAG61	((UINT32P)(NB_MMU1_BASE+0x4f4))
#define NB_MMU1_MMU_PRE_TAG62	((UINT32P)(NB_MMU1_BASE+0x4f8))
#define NB_MMU1_MMU_PRE_TAG63	((UINT32P)(NB_MMU1_BASE+0x4fc))
#define NB_MMU1_MMU_READ_ENTRY	((UINT32P)(NB_MMU1_BASE+0x200))
#define NB_MMU1_MMU_DES_RDATA	((UINT32P)(NB_MMU1_BASE+0x204))
#define NB_MMU1_MMU_CTRL_REG	((UINT32P)(NB_MMU1_BASE+0x210))
#define NB_MMU1_MMU_IVRP_VADDR	((UINT32P)(NB_MMU1_BASE+0x214))
#define NB_MMU1_MMU_INT_CONTROL	((UINT32P)(NB_MMU1_BASE+0x220))
#define NB_MMU1_MMU_FAULT_ST	((UINT32P)(NB_MMU1_BASE+0x224))
#define NB_MMU1_MMU_FAULT_VA	((UINT32P)(NB_MMU1_BASE+0x228))
#define NB_MMU1_MMU_INVLD_PA	((UINT32P)(NB_MMU1_BASE+0x22c))
#define NB_MMU1_MMU_ACC_CNT	((UINT32P)(NB_MMU1_BASE+0x230))
#define NB_MMU1_MMU_MAIN_MSCNT	((UINT32P)(NB_MMU1_BASE+0x234))
#define NB_MMU1_MMU_PF_MSCNT	((UINT32P)(NB_MMU1_BASE+0x238))
#define NB_MMU1_MMU_PF_CNT	((UINT32P)(NB_MMU1_BASE+0x23c))
#define NB_MMU1_MMU_WRAP_START_ADDR0	((UINT32P)(NB_MMU1_BASE+0x300))
#define NB_MMU1_MMU_WRAP_END_ADDR0	((UINT32P)(NB_MMU1_BASE+0x304))
#define NB_MMU1_MMU_WRAP_START_ADDR1	((UINT32P)(NB_MMU1_BASE+0x308))
#define NB_MMU1_MMU_WRAP_END_ADDR1	((UINT32P)(NB_MMU1_BASE+0x30c))
#define NB_MMU1_MMU_WRAP_START_ADDR2	((UINT32P)(NB_MMU1_BASE+0x310))
#define NB_MMU1_MMU_WRAP_END_ADDR2	((UINT32P)(NB_MMU1_BASE+0x314))
#define NB_MMU1_MMU_WRAP_START_ADDR3	((UINT32P)(NB_MMU1_BASE+0x318))
#define NB_MMU1_MMU_WRAP_END_ADDR3	((UINT32P)(NB_MMU1_BASE+0x31c))
#define NB_MMU1_MMU_WRAP_START_ADDR4	((UINT32P)(NB_MMU1_BASE+0x320))
#define NB_MMU1_MMU_WRAP_END_ADDR4	((UINT32P)(NB_MMU1_BASE+0x324))
#define NB_MMU1_MMU_WRAP_START_ADDR5	((UINT32P)(NB_MMU1_BASE+0x328))
#define NB_MMU1_MMU_WRAP_END_ADDR5	((UINT32P)(NB_MMU1_BASE+0x32c))
#define NB_MMU1_MMU_WRAP_START_ADDR6	((UINT32P)(NB_MMU1_BASE+0x330))
#define NB_MMU1_MMU_WRAP_END_ADDR6	((UINT32P)(NB_MMU1_BASE+0x334))
#define NB_MMU1_MMU_WRAP_START_ADDR7	((UINT32P)(NB_MMU1_BASE+0x338))
#define NB_MMU1_MMU_WRAP_END_ADDR7	((UINT32P)(NB_MMU1_BASE+0x33c))
#define NB_MMU1_MMU_WRAP_ENABLE0	((UINT32P)(NB_MMU1_BASE+0x340))
#define NB_MMU1_MMU_WRAP_ENABLE1	((UINT32P)(NB_MMU1_BASE+0x344))
#define NB_MMU1_MMU_WRAP_ENABLE2	((UINT32P)(NB_MMU1_BASE+0x348))
#define NB_MMU1_MMU_WRAP_ENABLE3	((UINT32P)(NB_MMU1_BASE+0x34c))
#define NB_MMU1_MMU_WRAP_ENABLE4	((UINT32P)(NB_MMU1_BASE+0x350))
#define NB_MMU1_MMU_WRAP_ENABLE5	((UINT32P)(NB_MMU1_BASE+0x354))
#define NB_MMU1_MMU_WRAP_ENABLE6	((UINT32P)(NB_MMU1_BASE+0x358))
#define NB_MMU1_MMU_WRAP_ENABLE7	((UINT32P)(NB_MMU1_BASE+0x35c))
#define NB_MMU1_MMU_WRAP_ENABLE8	((UINT32P)(NB_MMU1_BASE+0x360))
#define NB_MMU1_MMU_PFQ_BROADCAST	((UINT32P)(NB_MMU1_BASE+0x364))
#define NB_MMU1_MMU_PTLB_SECURE_STATUS0	((UINT32P)(NB_MMU1_BASE+0x368))
#define NB_MMU1_MMU_PTLB_SECURE_STATUS1	((UINT32P)(NB_MMU1_BASE+0x36C))
#define NB_MMU1_MMU_NON_BLOCKING_DIS	((UINT32P)(NB_MMU1_BASE+0x380))
#define NB_MMU1_MMU_RS_PERF_CNT	((UINT32P)(NB_MMU1_BASE+0x384))
#define NB_MMU1_MMU_INT_ID	((UINT32P)(NB_MMU1_BASE+0x388))
#define NB_MMU1_MMU_RS0_VA	((UINT32P)(NB_MMU1_BASE+0x550))
#define NB_MMU1_MMU_RS1_VA	((UINT32P)(NB_MMU1_BASE+0x554))
#define NB_MMU1_MMU_RS2_VA	((UINT32P)(NB_MMU1_BASE+0x558))
#define NB_MMU1_MMU_RS3_VA	((UINT32P)(NB_MMU1_BASE+0x55c))
#define NB_MMU1_MMU_RS4_VA	((UINT32P)(NB_MMU1_BASE+0x560))
#define NB_MMU1_MMU_RS5_VA	((UINT32P)(NB_MMU1_BASE+0x564))
#define NB_MMU1_MMU_RS6_VA	((UINT32P)(NB_MMU1_BASE+0x568))
#define NB_MMU1_MMU_RS7_VA	((UINT32P)(NB_MMU1_BASE+0x56c))
#define NB_MMU1_MMU_RS0_PA	((UINT32P)(NB_MMU1_BASE+0x570))
#define NB_MMU1_MMU_RS1_PA	((UINT32P)(NB_MMU1_BASE+0x574))
#define NB_MMU1_MMU_RS2_PA	((UINT32P)(NB_MMU1_BASE+0x578))
#define NB_MMU1_MMU_RS3_PA	((UINT32P)(NB_MMU1_BASE+0x57c))
#define NB_MMU1_MMU_RS4_PA	((UINT32P)(NB_MMU1_BASE+0x580))
#define NB_MMU1_MMU_RS5_PA	((UINT32P)(NB_MMU1_BASE+0x584))
#define NB_MMU1_MMU_RS6_PA	((UINT32P)(NB_MMU1_BASE+0x588))
#define NB_MMU1_MMU_RS7_PA	((UINT32P)(NB_MMU1_BASE+0x58c))
#define NB_MMU1_MMU_RS0_STATUS	((UINT32P)(NB_MMU1_BASE+0x5a0))
#define NB_MMU1_MMU_RS1_STATUS	((UINT32P)(NB_MMU1_BASE+0x5a4))
#define NB_MMU1_MMU_RS2_STATUS	((UINT32P)(NB_MMU1_BASE+0x5a8))
#define NB_MMU1_MMU_RS3_STATUS	((UINT32P)(NB_MMU1_BASE+0x5ac))
#define NB_MMU1_MMU_RS4_STATUS	((UINT32P)(NB_MMU1_BASE+0x5b0))
#define NB_MMU1_MMU_RS5_STATUS	((UINT32P)(NB_MMU1_BASE+0x5b4))
#define NB_MMU1_MMU_RS6_STATUS	((UINT32P)(NB_MMU1_BASE+0x5b8))
#define NB_MMU1_MMU_RS7_STATUS	((UINT32P)(NB_MMU1_BASE+0x5bc))

// APB Module efusec
#define EFUSEC_BASE (0x10206000)
#define EFUSEC_CON	((UINT32P)(EFUSEC_BASE+0x000))
#define EFUSEC_PGMT	((UINT32P)(EFUSEC_BASE+0x004))
#define EFUSEC_BPKEY	((UINT32P)(EFUSEC_BASE+0x008))
#define CTRL	((UINT32P)(EFUSEC_BASE+0x020))
#define LOCK	((UINT32P)(EFUSEC_BASE+0x028))
#define USB_PID	((UINT32P)(EFUSEC_BASE+0x030))
#define USB_VID	((UINT32P)(EFUSEC_BASE+0x038))
#define SPARE0	((UINT32P)(EFUSEC_BASE+0x040))
#define SPARE1	((UINT32P)(EFUSEC_BASE+0x044))
#define SPARE2	((UINT32P)(EFUSEC_BASE+0x048))
#define SPARE3	((UINT32P)(EFUSEC_BASE+0x04C))
#define SPARE4	((UINT32P)(EFUSEC_BASE+0x050))
#define SEC_CTRL	((UINT32P)(EFUSEC_BASE+0x060))
#define SEC_LOCK	((UINT32P)(EFUSEC_BASE+0x068))
#define AC_KEY0	((UINT32P)(EFUSEC_BASE+0x070))
#define AC_KEY1	((UINT32P)(EFUSEC_BASE+0x074))
#define AC_KEY2	((UINT32P)(EFUSEC_BASE+0x078))
#define AC_KEY3	((UINT32P)(EFUSEC_BASE+0x07C))
#define SBC_PUBK_HASH0	((UINT32P)(EFUSEC_BASE+0x090))
#define SBC_PUBK_HASH1	((UINT32P)(EFUSEC_BASE+0x094))
#define SBC_PUBK_HASH2	((UINT32P)(EFUSEC_BASE+0x098))
#define SBC_PUBK_HASH3	((UINT32P)(EFUSEC_BASE+0x09C))
#define SBC_PUBK_HASH4	((UINT32P)(EFUSEC_BASE+0x0A0))
#define SBC_PUBK_HASH5	((UINT32P)(EFUSEC_BASE+0x0A4))
#define SBC_PUBK_HASH6	((UINT32P)(EFUSEC_BASE+0x0A8))
#define SBC_PUBK_HASH7	((UINT32P)(EFUSEC_BASE+0x0AC))
#define M_HW_RES0	((UINT32P)(EFUSEC_BASE+0x100))
#define M_HW_RES1	((UINT32P)(EFUSEC_BASE+0x104))
#define M_HW_RES2	((UINT32P)(EFUSEC_BASE+0x108))
#define M_SW_RES	((UINT32P)(EFUSEC_BASE+0x120))
#define M_LOCK	((UINT32P)(EFUSEC_BASE+0x128))
#define M_SEC_CTRL	((UINT32P)(EFUSEC_BASE+0x130))
#define M_SEC_LOCK	((UINT32P)(EFUSEC_BASE+0x138))
#define HUID0	((UINT32P)(EFUSEC_BASE+0x140))
#define HUID1	((UINT32P)(EFUSEC_BASE+0x144))
#define HUK0	((UINT32P)(EFUSEC_BASE+0x160))
#define HUK1	((UINT32P)(EFUSEC_BASE+0x164))
#define HUK2	((UINT32P)(EFUSEC_BASE+0x168))
#define HUK3	((UINT32P)(EFUSEC_BASE+0x16C))
#define M_HW_RES3	((UINT32P)(EFUSEC_BASE+0x170))
#define M_HW_RES4	((UINT32P)(EFUSEC_BASE+0x174))
#define M_HW_RES5	((UINT32P)(EFUSEC_BASE+0x178))
#define M_HW_RES6	((UINT32P)(EFUSEC_BASE+0x17C))
#define M_HW_RES7	((UINT32P)(EFUSEC_BASE+0x180))
#define M_HW_RES8	((UINT32P)(EFUSEC_BASE+0x184))
#define M_HW_RES9	((UINT32P)(EFUSEC_BASE+0x188))
#define M_SRM_RP0	((UINT32P)(EFUSEC_BASE+0x190))
#define M_SRM_RP1	((UINT32P)(EFUSEC_BASE+0x194))
#define M_SRM_RP2	((UINT32P)(EFUSEC_BASE+0x198))
#define M_SRM_RP3	((UINT32P)(EFUSEC_BASE+0x19C))
#define M_SRM_RP4	((UINT32P)(EFUSEC_BASE+0x1A0))
#define ECC_DATA1	((UINT32P)(EFUSEC_BASE+0x380))
#define ECC_DATA2	((UINT32P)(EFUSEC_BASE+0x384))
#define MULTI_BIT_ECC_DATA_WRITE	((UINT32P)(EFUSEC_BASE+0x400))
#define DBG_MODE	((UINT32P)(EFUSEC_BASE+0x404))
#define LAST_BLOW_DATA	((UINT32P)(EFUSEC_BASE+0x408))
#define EFUSE_MR_KEY	((UINT32P)(EFUSEC_BASE+0x40C))

// APB Module device_apc
#define DEVAPC_BASE (0x10207000)
#define DEV_0_D0_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x020))
#define DEV_0_D1_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x024))
#define DEV_0_D2_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x028))
#define DEV_0_D3_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x02C))
#define DEV_0_D0_VIO_STA	((UINT32P)(DEVAPC_BASE+0x030))
#define DEV_0_D1_VIO_STA	((UINT32P)(DEVAPC_BASE+0x034))
#define DEV_0_D2_VIO_STA	((UINT32P)(DEVAPC_BASE+0x038))
#define DEV_0_D3_VIO_STA	((UINT32P)(DEVAPC_BASE+0x03C))
#define DEV_0_VIO_DBG0	((UINT32P)(DEVAPC_BASE+0x040))
#define DEV_0_VIO_DBG1	((UINT32P)(DEVAPC_BASE+0x044))
#define DEV_0_DXS_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x080))
#define DEV_0_DXS_VIO_STA	((UINT32P)(DEVAPC_BASE+0x084))
#define DEV_0_APC_CON	((UINT32P)(DEVAPC_BASE+0x090))
#define DEV_0_APC_LOCK	((UINT32P)(DEVAPC_BASE+0x094))
#define DEV_0_DEC_ERR_CON	((UINT32P)(DEVAPC_BASE+0x0B4))
#define DEV_0_DEC_ERR_ADDR	((UINT32P)(DEVAPC_BASE+0x0B8))
#define DEV_0_DEC_ERR_ID	((UINT32P)(DEVAPC_BASE+0x0BC))
#define DEV_1_D0_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x120))
#define DEV_1_D1_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x124))
#define DEV_1_D2_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x128))
#define DEV_1_D3_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x12C))
#define DEV_1_D0_VIO_STA	((UINT32P)(DEVAPC_BASE+0x130))
#define DEV_1_D1_VIO_STA	((UINT32P)(DEVAPC_BASE+0x134))
#define DEV_1_D2_VIO_STA	((UINT32P)(DEVAPC_BASE+0x138))
#define DEV_1_D3_VIO_STA	((UINT32P)(DEVAPC_BASE+0x13C))
#define DEV_1_VIO_DBG0	((UINT32P)(DEVAPC_BASE+0x140))
#define DEV_1_VIO_DBG1	((UINT32P)(DEVAPC_BASE+0x144))
#define DEV_1_DXS_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x180))
#define DEV_1_DXS_VIO_STA	((UINT32P)(DEVAPC_BASE+0x184))
#define DEV_1_APC_CON	((UINT32P)(DEVAPC_BASE+0x190))
#define DEV_1_APC_LOCK	((UINT32P)(DEVAPC_BASE+0x194))
#define DEV_1_DEC_ERR_CON	((UINT32P)(DEVAPC_BASE+0x1B4))
#define DEV_1_DEC_ERR_ADDR	((UINT32P)(DEVAPC_BASE+0x1B8))
#define DEV_1_DEC_ERR_ID	((UINT32P)(DEVAPC_BASE+0x1BC))
#define DEV_2_D0_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x220))
#define DEV_2_D1_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x224))
#define DEV_2_D2_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x228))
#define DEV_2_D3_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x22C))
#define DEV_2_D0_VIO_STA	((UINT32P)(DEVAPC_BASE+0x230))
#define DEV_2_D1_VIO_STA	((UINT32P)(DEVAPC_BASE+0x234))
#define DEV_2_D2_VIO_STA	((UINT32P)(DEVAPC_BASE+0x238))
#define DEV_2_D3_VIO_STA	((UINT32P)(DEVAPC_BASE+0x23C))
#define DEV_2_VIO_DBG0	((UINT32P)(DEVAPC_BASE+0x240))
#define DEV_2_VIO_DBG1	((UINT32P)(DEVAPC_BASE+0x244))
#define DEV_2_DXS_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x280))
#define DEV_2_DXS_VIO_STA	((UINT32P)(DEVAPC_BASE+0x284))
#define DEV_2_APC_CON	((UINT32P)(DEVAPC_BASE+0x290))
#define DEV_2_APC_LOCK	((UINT32P)(DEVAPC_BASE+0x294))
#define DEV_2_DEC_ERR_CON	((UINT32P)(DEVAPC_BASE+0x2B4))
#define DEV_2_DEC_ERR_ADDR	((UINT32P)(DEVAPC_BASE+0x2B8))
#define DEV_2_DEC_ERR_ID	((UINT32P)(DEVAPC_BASE+0x2BC))
#define DEV_3_D0_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x320))
#define DEV_3_D1_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x324))
#define DEV_3_D2_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x328))
#define DEV_3_D3_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x32C))
#define DEV_3_D0_VIO_STA	((UINT32P)(DEVAPC_BASE+0x330))
#define DEV_3_D1_VIO_STA	((UINT32P)(DEVAPC_BASE+0x334))
#define DEV_3_D2_VIO_STA	((UINT32P)(DEVAPC_BASE+0x338))
#define DEV_3_D3_VIO_STA	((UINT32P)(DEVAPC_BASE+0x33C))
#define DEV_3_VIO_DBG0	((UINT32P)(DEVAPC_BASE+0x340))
#define DEV_3_VIO_DBG1	((UINT32P)(DEVAPC_BASE+0x344))
#define DEV_3_DXS_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x380))
#define DEV_3_DXS_VIO_STA	((UINT32P)(DEVAPC_BASE+0x384))
#define DEV_3_APC_CON	((UINT32P)(DEVAPC_BASE+0x390))
#define DEV_3_APC_LOCK	((UINT32P)(DEVAPC_BASE+0x394))
#define DEV_3_DEC_ERR_CON	((UINT32P)(DEVAPC_BASE+0x3B4))
#define DEV_3_DEC_ERR_ADDR	((UINT32P)(DEVAPC_BASE+0x3B8))
#define DEV_3_DEC_ERR_ID	((UINT32P)(DEVAPC_BASE+0x3BC))
#define DEV_4_D0_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x420))
#define DEV_4_D1_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x424))
#define DEV_4_D2_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x428))
#define DEV_4_D3_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x42C))
#define DEV_4_D0_VIO_STA	((UINT32P)(DEVAPC_BASE+0x430))
#define DEV_4_D1_VIO_STA	((UINT32P)(DEVAPC_BASE+0x434))
#define DEV_4_D2_VIO_STA	((UINT32P)(DEVAPC_BASE+0x438))
#define DEV_4_D3_VIO_STA	((UINT32P)(DEVAPC_BASE+0x43C))
#define DEV_4_VIO_DBG0	((UINT32P)(DEVAPC_BASE+0x440))
#define DEV_4_VIO_DBG1	((UINT32P)(DEVAPC_BASE+0x444))
#define DEV_4_DXS_VIO_MASK	((UINT32P)(DEVAPC_BASE+0x480))
#define DEV_4_DXS_VIO_STA	((UINT32P)(DEVAPC_BASE+0x484))
#define DEV_4_APC_CON	((UINT32P)(DEVAPC_BASE+0x490))
#define DEV_4_APC_LOCK	((UINT32P)(DEVAPC_BASE+0x494))
#define DEV_4_DEC_ERR_CON	((UINT32P)(DEVAPC_BASE+0x4B4))
#define DEV_4_DEC_ERR_ADDR	((UINT32P)(DEVAPC_BASE+0x4B8))
#define DEV_4_DEC_ERR_ID	((UINT32P)(DEVAPC_BASE+0x4BC))

// APB Module mcu_biu_cfg
#define MCU_BIU_BASE (0x10208000)
#define MCU_BIU_CON	((UINT32P)(MCU_BIU_BASE+0x0))
#define MCU_BIU_PMCR	((UINT32P)(MCU_BIU_BASE+0x14))
#define MCU_BIU_CCR	((UINT32P)(MCU_BIU_BASE+0x40))
#define MCU_BIU_CCR_CON	((UINT32P)(MCU_BIU_BASE+0x44))
#define MCU_BIU_CCR_OVFL	((UINT32P)(MCU_BIU_BASE+0x48))
#define MCU_BIU_EVENT0_SEL	((UINT32P)(MCU_BIU_BASE+0x50))
#define MCU_BIU_EVENT0_CNT	((UINT32P)(MCU_BIU_BASE+0x54))
#define MCU_BIU_EVENT0_CON	((UINT32P)(MCU_BIU_BASE+0x58))
#define MCU_BIU_EVENT0_OVFL	((UINT32P)(MCU_BIU_BASE+0x5C))
#define MCU_BIU_EVENT1_SEL	((UINT32P)(MCU_BIU_BASE+0x60))
#define MCU_BIU_EVENT1_CNT	((UINT32P)(MCU_BIU_BASE+0x64))
#define MCU_BIU_EVENT1_CON	((UINT32P)(MCU_BIU_BASE+0x68))
#define MCU_BIU_EVENT1_OVFL	((UINT32P)(MCU_BIU_BASE+0x6C))

// APB Module apmixed
#define APMIXED_BASE (0x10209000)
#define AP_PLL_CON0	((UINT32P)(APMIXED_BASE+0x0000))
#define AP_PLL_CON1	((UINT32P)(APMIXED_BASE+0x0004))
#define AP_PLL_CON2	((UINT32P)(APMIXED_BASE+0x0008))
#define AP_PLL_CON3	((UINT32P)(APMIXED_BASE+0x000C))
#define AP_PLL_CON4	((UINT32P)(APMIXED_BASE+0x0010))
#define PLL_HP_CON0	((UINT32P)(APMIXED_BASE+0x0014))
#define CLKSQ_STB_CON0	((UINT32P)(APMIXED_BASE+0x0018))
#define PLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x001C))
#define PLL_PWR_CON1	((UINT32P)(APMIXED_BASE+0x0020))
#define PLL_ISO_CON0	((UINT32P)(APMIXED_BASE+0x0024))
#define PLL_ISO_CON1	((UINT32P)(APMIXED_BASE+0x0028))
#define PLL_STB_CON0	((UINT32P)(APMIXED_BASE+0x002C))
#define DIV_STB_CON0	((UINT32P)(APMIXED_BASE+0x0030))
#define PLL_CHG_CON0	((UINT32P)(APMIXED_BASE+0x0034))
#define PLL_TEST_CON0	((UINT32P)(APMIXED_BASE+0x0038))
#define ARMPLL_CON0	((UINT32P)(APMIXED_BASE+0x0200))
#define ARMPLL_CON1	((UINT32P)(APMIXED_BASE+0x0204))
#define ARMPLL_CON2	((UINT32P)(APMIXED_BASE+0x0208))
#define ARMPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x020C))
#define MAINPLL_CON0	((UINT32P)(APMIXED_BASE+0x0210))
#define MAINPLL_CON1	((UINT32P)(APMIXED_BASE+0x0214))
#define MAINPLL_CON2	((UINT32P)(APMIXED_BASE+0x0218))
#define MAINPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x021C))
#define UNIVPLL_CON0	((UINT32P)(APMIXED_BASE+0x0220))
#define UNIVPLL_CON1	((UINT32P)(APMIXED_BASE+0x0224))
#define UNIVPLL_CON2	((UINT32P)(APMIXED_BASE+0x0228))
#define UNIVPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x022C))
#define MMPLL_CON0	((UINT32P)(APMIXED_BASE+0x0230))
#define MMPLL_CON1	((UINT32P)(APMIXED_BASE+0x0234))
#define MMPLL_CON2	((UINT32P)(APMIXED_BASE+0x0238))
#define MMPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x023C))
#define MSDCPLL_CON0	((UINT32P)(APMIXED_BASE+0x0240))
#define MSDCPLL_CON1	((UINT32P)(APMIXED_BASE+0x0244))
#define MSDCPLL_CON2	((UINT32P)(APMIXED_BASE+0x0248))
#define MSDCPLL_PWR_CON0	((UINT32P)(APMIXED_BASE+0x024C))
#define AP_AUXADC_CON0	((UINT32P)(APMIXED_BASE+0x0400))
#define AP_AUXADC_CON1	((UINT32P)(APMIXED_BASE+0x0404))
#define TS_CON0	((UINT32P)(APMIXED_BASE+0x0600))
#define TS_CON1	((UINT32P)(APMIXED_BASE+0x0604))
#define AP_ABIST_MON_CON0	((UINT32P)(APMIXED_BASE+0x0E00))
#define AP_ABIST_MON_CON1	((UINT32P)(APMIXED_BASE+0x0E04))
#define AP_ABIST_MON_CON2	((UINT32P)(APMIXED_BASE+0x0E08))
#define AP_ABIST_MON_CON3	((UINT32P)(APMIXED_BASE+0x0E0C))
#define AP_ACIF_WR_PATH_CON0	((UINT32P)(APMIXED_BASE+0x0E10))
#define AP_ACIF_WR_PATH_CON1	((UINT32P)(APMIXED_BASE+0x0E14))
#define OCCSCAN_CON0	((UINT32P)(APMIXED_BASE+0x0E18))
#define CLKDIV_CON0	((UINT32P)(APMIXED_BASE+0x0E1C))
#define DEBUG_MON_CON0	((UINT32P)(APMIXED_BASE+0x0E20))
#define RSV_RW0_CON0	((UINT32P)(APMIXED_BASE+0x0F00))
#define RSV_RW1_CON0	((UINT32P)(APMIXED_BASE+0x0F04))
#define RSV_RO_CON0	((UINT32P)(APMIXED_BASE+0x0F08))

// APB Module ccif
#define AP_CCIF0_BASE (0x1020A000)
#define AP_CCIF0_CCIF_AP_CTL	((UINT32P)(AP_CCIF0_BASE+0x000))
#define AP_CCIF0_CCIF_AP_BSY	((UINT32P)(AP_CCIF0_BASE+0x004))
#define AP_CCIF0_CCIF_AP_START	((UINT32P)(AP_CCIF0_BASE+0x008))
#define AP_CCIF0_CCIF_AP_WCH	((UINT32P)(AP_CCIF0_BASE+0x00c))
#define AP_CCIF0_CCIF_AP_DAT	((UINT32P)(AP_CCIF0_BASE+0x100))
#define AP_CCIF0_CCIF_AP_RCH	((UINT32P)(AP_CCIF0_BASE+0x010))
#define AP_CCIF0_CCIF_AP_ACK	((UINT32P)(AP_CCIF0_BASE+0x014))
#define AP_CCIF0_CCIF_MD_CTL	((UINT32P)(AP_CCIF0_BASE+0x000))
#define AP_CCIF0_CCIF_MD_BSY	((UINT32P)(AP_CCIF0_BASE+0x004))
#define AP_CCIF0_CCIF_MD_START	((UINT32P)(AP_CCIF0_BASE+0x008))
#define AP_CCIF0_CCIF_MD_WCH	((UINT32P)(AP_CCIF0_BASE+0x00c))
#define AP_CCIF0_CCIF_MD_DAT	((UINT32P)(AP_CCIF0_BASE+0x100))
#define AP_CCIF0_CCIF_MD_RCH	((UINT32P)(AP_CCIF0_BASE+0x010))
#define AP_CCIF0_CCIF_MD_ACK	((UINT32P)(AP_CCIF0_BASE+0x014))

// APB Module ccif
#define MD_CCIF0_BASE (0xA020B000)
#define MD_CCIF0_CCIF_AP_CTL	((UINT32P)(MD_CCIF0_BASE+0x000))
#define MD_CCIF0_CCIF_AP_BSY	((UINT32P)(MD_CCIF0_BASE+0x004))
#define MD_CCIF0_CCIF_AP_START	((UINT32P)(MD_CCIF0_BASE+0x008))
#define MD_CCIF0_CCIF_AP_WCH	((UINT32P)(MD_CCIF0_BASE+0x00c))
#define MD_CCIF0_CCIF_AP_DAT	((UINT32P)(MD_CCIF0_BASE+0x100))
#define MD_CCIF0_CCIF_AP_RCH	((UINT32P)(MD_CCIF0_BASE+0x010))
#define MD_CCIF0_CCIF_AP_ACK	((UINT32P)(MD_CCIF0_BASE+0x014))
#define MD_CCIF0_CCIF_MD_CTL	((UINT32P)(MD_CCIF0_BASE+0x000))
#define MD_CCIF0_CCIF_MD_BSY	((UINT32P)(MD_CCIF0_BASE+0x004))
#define MD_CCIF0_CCIF_MD_START	((UINT32P)(MD_CCIF0_BASE+0x008))
#define MD_CCIF0_CCIF_MD_WCH	((UINT32P)(MD_CCIF0_BASE+0x00c))
#define MD_CCIF0_CCIF_MD_DAT	((UINT32P)(MD_CCIF0_BASE+0x100))
#define MD_CCIF0_CCIF_MD_RCH	((UINT32P)(MD_CCIF0_BASE+0x010))
#define MD_CCIF0_CCIF_MD_ACK	((UINT32P)(MD_CCIF0_BASE+0x014))

// APB Module gpio1
#define GPIO1_BASE (0x1020C000)

// APB Module infra_mbist
#define INFRA_MBIST_BASE (0x1020D000)
#define INFRA_DELSEL0	((UINT32P)(INFRA_MBIST_BASE+0x000))
#define INFRA_DELSEL1	((UINT32P)(INFRA_MBIST_BASE+0x004))
#define INFRA_DELSEL2	((UINT32P)(INFRA_MBIST_BASE+0x008))
#define INFRA_DELSEL3	((UINT32P)(INFRA_MBIST_BASE+0x00c))
#define INFRA_DELSEL4	((UINT32P)(INFRA_MBIST_BASE+0x010))
#define INFRA_DELSEL5	((UINT32P)(INFRA_MBIST_BASE+0x014))
#define INFRA_DELSEL6	((UINT32P)(INFRA_MBIST_BASE+0x018))
#define INFRA_MBIST_BSEL0	((UINT32P)(INFRA_MBIST_BASE+0x020))
#define INFRA_MBIST_BSEL1	((UINT32P)(INFRA_MBIST_BASE+0x024))
#define INFRA_MBIST_SRAMROM_MISR_IN0	((UINT32P)(INFRA_MBIST_BASE+0x030))
#define INFRA_MBIST_SRAMROM_MISR_IN1	((UINT32P)(INFRA_MBIST_BASE+0x034))
#define INFRA_MBIST_SRAMROM_MISR_IN2	((UINT32P)(INFRA_MBIST_BASE+0x038))
#define INFRA_MBIST_SRAMROM_MISR_IN3	((UINT32P)(INFRA_MBIST_BASE+0x03c))
#define INFRA_MBIST_DEBUG	((UINT32P)(INFRA_MBIST_BASE+0x050))
#define INFRA_MBIST_BACKGROUND	((UINT32P)(INFRA_MBIST_BASE+0x054))
#define INFRA_MBIST_HOLDB	((UINT32P)(INFRA_MBIST_BASE+0x058))
#define INFRA_MBIST_MODE	((UINT32P)(INFRA_MBIST_BASE+0x060))
#define INFRA_MBIST_MON_SEL	((UINT32P)(INFRA_MBIST_BASE+0x068))
#define INFRA_MBIST_DONE	((UINT32P)(INFRA_MBIST_BASE+0x06c))
#define INFRA_MBIST_FUSE_MON	((UINT32P)(INFRA_MBIST_BASE+0x070))
#define INFRA_MBIST_FAIL0	((UINT32P)(INFRA_MBIST_BASE+0x074))
#define INFRA_MBIST_FAIL1	((UINT32P)(INFRA_MBIST_BASE+0x078))
#define INFRA_MBIST_AUDIOROM_CKSUM	((UINT32P)(INFRA_MBIST_BASE+0x07c))
#define INFRA_SUBSYS_MBIST_DONE	((UINT32P)(INFRA_MBIST_BASE+0x080))
#define INFRA_SUBSYS_MBIST_FAIL	((UINT32P)(INFRA_MBIST_BASE+0x084))
#define INFRA_WHOLE_MBIST_STA	((UINT32P)(INFRA_MBIST_BASE+0x088))
#define INFRA_MBIST_SRAMROM_CKSUM0	((UINT32P)(INFRA_MBIST_BASE+0x090))
#define INFRA_MBIST_SRAMROM_CKSUM1	((UINT32P)(INFRA_MBIST_BASE+0x094))
#define INFRA_MBIST_SRAMROM_CKSUM2	((UINT32P)(INFRA_MBIST_BASE+0x098))
#define INFRA_MBIST_SRAMROM_CKSUM3	((UINT32P)(INFRA_MBIST_BASE+0x09c))

// APB Module dramc_conf_nao
#define DRAMC_NAO_BASE (0x1020E000)

// APB Module trng
#define TRNG_BASE (0x1020F000)
#define TRNG_CTRL	((UINT32P)(TRNG_BASE+0x000))
#define TRNG_TIME	((UINT32P)(TRNG_BASE+0x004))
#define TRNG_DATA	((UINT32P)(TRNG_BASE+0x008))

// APB Module ca9
#define CA9_BASE (0x10210000)
#define CA9_ICPICR	((UINT32P)(CA9_BASE+0x2000))
#define CA9_ICCIPMR	((UINT32P)(CA9_BASE+0x2004))
#define CA9_ICCBPR	((UINT32P)(CA9_BASE+0x2008))
#define CA9_ICCIAR	((UINT32P)(CA9_BASE+0x200C))
#define CA9_ICCEOIR	((UINT32P)(CA9_BASE+0x2010))
#define CA9_ICCRPR	((UINT32P)(CA9_BASE+0x2014))
#define CA9_ICCHPIR	((UINT32P)(CA9_BASE+0x2018))
#define CA9_ICCABPR	((UINT32P)(CA9_BASE+0x201C))
#define CA9_ICPIIR	((UINT32P)(CA9_BASE+0x20FC))
#define CA9_ICDDCR	((UINT32P)(CA9_BASE+0x1000))
#define CA9_ICDICTR	((UINT32P)(CA9_BASE+0x1004))
#define CA9_ICDDIR	((UINT32P)(CA9_BASE+0x1008))
#define CA9_ICDISR	((UINT32P)(CA9_BASE+0x1080))
#define CA9_ICDISER	((UINT32P)(CA9_BASE+0x1100))
#define CA9_ICDICER	((UINT32P)(CA9_BASE+0x1180))
#define CA9_ICDISPR	((UINT32P)(CA9_BASE+0x1200))
#define CA9_ICDICPR	((UINT32P)(CA9_BASE+0x1280))
#define CA9_ICDABR	((UINT32P)(CA9_BASE+0x1300))
#define CA9_ICDIPR	((UINT32P)(CA9_BASE+0x1400))
#define CA9_ICDIPTR	((UINT32P)(CA9_BASE+0x1800))
#define CA9_ICDICR	((UINT32P)(CA9_BASE+0x1C00))
#define CA9_PPI_STATUS	((UINT32P)(CA9_BASE+0x1D00))
#define CA9_SPI_STATUS	((UINT32P)(CA9_BASE+0x1D04))
#define CA9_ICDSGIR	((UINT32P)(CA9_BASE+0x1F00))

// APB Module ap_dma
#define AP_DMA_BASE (0x11000000)
#define AP_DMA_GLOBAL_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0000))
#define AP_DMA_GLOBAL_RST	((UINT32P)(AP_DMA_BASE+0x0004))
#define AP_DMA_GLOBAL_RUNNING_STATUS	((UINT32P)(AP_DMA_BASE+0x0008))
#define AP_DMA_GLOBAL_SLOW_DOWN	((UINT32P)(AP_DMA_BASE+0x000c))
#define AP_DMA_GLOBAL_SEC_EN	((UINT32P)(AP_DMA_BASE+0x0010))
#define AP_DMA_GLOBAL_GSEC_EN	((UINT32P)(AP_DMA_BASE+0x0014))
#define AP_DMA_GLOBAL_VIO_DBG1	((UINT32P)(AP_DMA_BASE+0x0018))
#define AP_DMA_GLOBAL_VIO_DBG0	((UINT32P)(AP_DMA_BASE+0x001c))
#define AP_DMA_GLOBAL_MD_INT_EN	((UINT32P)(AP_DMA_BASE+0x0070))
#define AP_DMA_GLOBAL_DOMAIN_CFG_0	((UINT32P)(AP_DMA_BASE+0x0074))
#define AP_DMA_GLOBAL_DOMAIN_CFG_1	((UINT32P)(AP_DMA_BASE+0x0078))
#define AP_DMA_FPC_STATUS	((UINT32P)(AP_DMA_BASE+0x007c))
#define AP_DMA_G_DMA_0_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0080))
#define AP_DMA_G_DMA_0_INT_EN	((UINT32P)(AP_DMA_BASE+0x0084))
#define AP_DMA_G_DMA_0_EN	((UINT32P)(AP_DMA_BASE+0x0088))
#define AP_DMA_G_DMA_0_RST	((UINT32P)(AP_DMA_BASE+0x008c))
#define AP_DMA_G_DMA_0_STOP	((UINT32P)(AP_DMA_BASE+0x0090))
#define AP_DMA_G_DMA_0_FLUSH	((UINT32P)(AP_DMA_BASE+0x0094))
#define AP_DMA_G_DMA_0_CON	((UINT32P)(AP_DMA_BASE+0x0098))
#define AP_DMA_G_DMA_0_SRC_ADDR	((UINT32P)(AP_DMA_BASE+0x009c))
#define AP_DMA_G_DMA_0_DST_ADDR	((UINT32P)(AP_DMA_BASE+0x00a0))
#define AP_DMA_G_DMA_0_LEN1	((UINT32P)(AP_DMA_BASE+0x00a4))
#define AP_DMA_G_DMA_0_LEN2	((UINT32P)(AP_DMA_BASE+0x00a8))
#define AP_DMA_G_DMA_0_JUMP_ADDR	((UINT32P)(AP_DMA_BASE+0x00ac))
#define AP_DMA_G_DMA_0_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x00b0))
#define AP_DMA_G_DMA_0_CONNECT	((UINT32P)(AP_DMA_BASE+0x00b4))
#define AP_DMA_G_DMA_0_AXIATTR	((UINT32P)(AP_DMA_BASE+0x00b8))
#define AP_DMA_G_DMA_0_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x00d0))
#define AP_DMA_G_DMA_1_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0100))
#define AP_DMA_G_DMA_1_INT_EN	((UINT32P)(AP_DMA_BASE+0x0104))
#define AP_DMA_G_DMA_1_EN	((UINT32P)(AP_DMA_BASE+0x0108))
#define AP_DMA_G_DMA_1_RST	((UINT32P)(AP_DMA_BASE+0x010c))
#define AP_DMA_G_DMA_1_STOP	((UINT32P)(AP_DMA_BASE+0x0110))
#define AP_DMA_G_DMA_1_FLUSH	((UINT32P)(AP_DMA_BASE+0x0114))
#define AP_DMA_G_DMA_1_CON	((UINT32P)(AP_DMA_BASE+0x0118))
#define AP_DMA_G_DMA_1_SRC_ADDR	((UINT32P)(AP_DMA_BASE+0x011c))
#define AP_DMA_G_DMA_1_DST_ADDR	((UINT32P)(AP_DMA_BASE+0x0120))
#define AP_DMA_G_DMA_1_LEN1	((UINT32P)(AP_DMA_BASE+0x0124))
#define AP_DMA_G_DMA_1_LEN2	((UINT32P)(AP_DMA_BASE+0x0128))
#define AP_DMA_G_DMA_1_JUMP_ADDR	((UINT32P)(AP_DMA_BASE+0x012c))
#define AP_DMA_G_DMA_1_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0130))
#define AP_DMA_G_DMA_1_CONNECT	((UINT32P)(AP_DMA_BASE+0x0134))
#define AP_DMA_G_DMA_1_AXIATTR	((UINT32P)(AP_DMA_BASE+0x0138))
#define AP_DMA_G_DMA_1_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0150))
#define AP_DMA_HIF_0_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0180))
#define AP_DMA_HIF_0_INT_EN	((UINT32P)(AP_DMA_BASE+0x0184))
#define AP_DMA_HIF_0_EN	((UINT32P)(AP_DMA_BASE+0x0188))
#define AP_DMA_HIF_0_RST	((UINT32P)(AP_DMA_BASE+0x018c))
#define AP_DMA_HIF_0_STOP	((UINT32P)(AP_DMA_BASE+0x0190))
#define AP_DMA_HIF_0_FLUSH	((UINT32P)(AP_DMA_BASE+0x0194))
#define AP_DMA_HIF_0_CON	((UINT32P)(AP_DMA_BASE+0x0198))
#define AP_DMA_HIF_0_SRC_ADDR	((UINT32P)(AP_DMA_BASE+0x019c))
#define AP_DMA_HIF_0_DST_ADDR	((UINT32P)(AP_DMA_BASE+0x01a0))
#define AP_DMA_HIF_0_LEN	((UINT32P)(AP_DMA_BASE+0x01a4))
#define AP_DMA_HIF_0_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x01b8))
#define AP_DMA_HIF_0_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x01d0))
#define AP_DMA_I2C_0_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0200))
#define AP_DMA_I2C_0_INT_EN	((UINT32P)(AP_DMA_BASE+0x0204))
#define AP_DMA_I2C_0_EN	((UINT32P)(AP_DMA_BASE+0x0208))
#define AP_DMA_I2C_0_RST	((UINT32P)(AP_DMA_BASE+0x020c))
#define AP_DMA_I2C_0_STOP	((UINT32P)(AP_DMA_BASE+0x0210))
#define AP_DMA_I2C_0_FLUSH	((UINT32P)(AP_DMA_BASE+0x0214))
#define AP_DMA_I2C_0_CON	((UINT32P)(AP_DMA_BASE+0x0218))
#define AP_DMA_I2C_0_TX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x021c))
#define AP_DMA_I2C_0_RX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x0220))
#define AP_DMA_I2C_0_TX_LEN	((UINT32P)(AP_DMA_BASE+0x0224))
#define AP_DMA_I2C_0_RX_LEN	((UINT32P)(AP_DMA_BASE+0x0228))
#define AP_DMA_I2C_0_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0238))
#define AP_DMA_I2C_0_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0250))
#define AP_DMA_I2C_1_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0280))
#define AP_DMA_I2C_1_INT_EN	((UINT32P)(AP_DMA_BASE+0x0284))
#define AP_DMA_I2C_1_EN	((UINT32P)(AP_DMA_BASE+0x0288))
#define AP_DMA_I2C_1_RST	((UINT32P)(AP_DMA_BASE+0x028c))
#define AP_DMA_I2C_1_STOP	((UINT32P)(AP_DMA_BASE+0x0290))
#define AP_DMA_I2C_1_FLUSH	((UINT32P)(AP_DMA_BASE+0x0294))
#define AP_DMA_I2C_1_CON	((UINT32P)(AP_DMA_BASE+0x0298))
#define AP_DMA_I2C_1_TX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x029c))
#define AP_DMA_I2C_1_RX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x02a0))
#define AP_DMA_I2C_1_TX_LEN	((UINT32P)(AP_DMA_BASE+0x02a4))
#define AP_DMA_I2C_1_RX_LEN	((UINT32P)(AP_DMA_BASE+0x02a8))
#define AP_DMA_I2C_1_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x02b8))
#define AP_DMA_I2C_1_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x02d0))
#define AP_DMA_I2C_2_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0300))
#define AP_DMA_I2C_2_INT_EN	((UINT32P)(AP_DMA_BASE+0x0304))
#define AP_DMA_I2C_2_EN	((UINT32P)(AP_DMA_BASE+0x0308))
#define AP_DMA_I2C_2_RST	((UINT32P)(AP_DMA_BASE+0x030c))
#define AP_DMA_I2C_2_STOP	((UINT32P)(AP_DMA_BASE+0x0310))
#define AP_DMA_I2C_2_FLUSH	((UINT32P)(AP_DMA_BASE+0x0314))
#define AP_DMA_I2C_2_CON	((UINT32P)(AP_DMA_BASE+0x0318))
#define AP_DMA_I2C_2_TX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x031c))
#define AP_DMA_I2C_2_RX_MEM_ADDR	((UINT32P)(AP_DMA_BASE+0x0320))
#define AP_DMA_I2C_2_TX_LEN	((UINT32P)(AP_DMA_BASE+0x0324))
#define AP_DMA_I2C_2_RX_LEN	((UINT32P)(AP_DMA_BASE+0x0328))
#define AP_DMA_I2C_2_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0338))
#define AP_DMA_I2C_2_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0350))
#define AP_DMA_UART_0_TX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0380))
#define AP_DMA_UART_0_TX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0384))
#define AP_DMA_UART_0_TX_EN	((UINT32P)(AP_DMA_BASE+0x0388))
#define AP_DMA_UART_0_TX_RST	((UINT32P)(AP_DMA_BASE+0x038c))
#define AP_DMA_UART_0_TX_STOP	((UINT32P)(AP_DMA_BASE+0x0390))
#define AP_DMA_UART_0_TX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0394))
#define AP_DMA_UART_0_TX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x039c))
#define AP_DMA_UART_0_TX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x03a4))
#define AP_DMA_UART_0_TX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x03a8))
#define AP_DMA_UART_0_TX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x03ac))
#define AP_DMA_UART_0_TX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x03b0))
#define AP_DMA_UART_0_TX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x03b8))
#define AP_DMA_UART_0_TX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x03bc))
#define AP_DMA_UART_0_TX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x03c0))
#define AP_DMA_UART_0_TX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x03d0))
#define AP_DMA_UART_0_TX_VFF_WPT_REAL	((UINT32P)(AP_DMA_BASE+0x03d4))
#define AP_DMA_UART_0_TX_VFF_WPT_VALID	((UINT32P)(AP_DMA_BASE+0x03d8))
#define AP_DMA_UART_0_TX_FLUSH_ACT	((UINT32P)(AP_DMA_BASE+0x03e0))
#define AP_DMA_UART_0_TX_HW_FLUSH	((UINT32P)(AP_DMA_BASE+0x03e4))
#define AP_DMA_UART_0_RX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0400))
#define AP_DMA_UART_0_RX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0404))
#define AP_DMA_UART_0_RX_EN	((UINT32P)(AP_DMA_BASE+0x0408))
#define AP_DMA_UART_0_RX_RST	((UINT32P)(AP_DMA_BASE+0x040c))
#define AP_DMA_UART_0_RX_STOP	((UINT32P)(AP_DMA_BASE+0x0410))
#define AP_DMA_UART_0_RX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0414))
#define AP_DMA_UART_0_RX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x041c))
#define AP_DMA_UART_0_RX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x0424))
#define AP_DMA_UART_0_RX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x0428))
#define AP_DMA_UART_0_RX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x042c))
#define AP_DMA_UART_0_RX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x0430))
#define AP_DMA_UART_0_RX_FLOW_CTRL_THRE	((UINT32P)(AP_DMA_BASE+0x0434))
#define AP_DMA_UART_0_RX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0438))
#define AP_DMA_UART_0_RX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x043c))
#define AP_DMA_UART_0_RX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x0440))
#define AP_DMA_UART_0_RX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0450))
#define AP_DMA_UART_1_TX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0480))
#define AP_DMA_UART_1_TX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0484))
#define AP_DMA_UART_1_TX_EN	((UINT32P)(AP_DMA_BASE+0x0488))
#define AP_DMA_UART_1_TX_RST	((UINT32P)(AP_DMA_BASE+0x048c))
#define AP_DMA_UART_1_TX_STOP	((UINT32P)(AP_DMA_BASE+0x0490))
#define AP_DMA_UART_1_TX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0494))
#define AP_DMA_UART_1_TX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x049c))
#define AP_DMA_UART_1_TX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x04a4))
#define AP_DMA_UART_1_TX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x04a8))
#define AP_DMA_UART_1_TX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x04ac))
#define AP_DMA_UART_1_TX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x04b0))
#define AP_DMA_UART_1_TX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x04b8))
#define AP_DMA_UART_1_TX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x04bc))
#define AP_DMA_UART_1_TX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x04c0))
#define AP_DMA_UART_1_TX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x04d0))
#define AP_DMA_UART_1_TX_VFF_WPT_REAL	((UINT32P)(AP_DMA_BASE+0x04d4))
#define AP_DMA_UART_1_TX_VFF_WPT_VALID	((UINT32P)(AP_DMA_BASE+0x04d8))
#define AP_DMA_UART_1_TX_FLUSH_ACT	((UINT32P)(AP_DMA_BASE+0x04e0))
#define AP_DMA_UART_1_TX_HW_FLUSH	((UINT32P)(AP_DMA_BASE+0x04e4))
#define AP_DMA_UART_1_RX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0500))
#define AP_DMA_UART_1_RX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0504))
#define AP_DMA_UART_1_RX_EN	((UINT32P)(AP_DMA_BASE+0x0508))
#define AP_DMA_UART_1_RX_RST	((UINT32P)(AP_DMA_BASE+0x050c))
#define AP_DMA_UART_1_RX_STOP	((UINT32P)(AP_DMA_BASE+0x0510))
#define AP_DMA_UART_1_RX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0514))
#define AP_DMA_UART_1_RX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x051c))
#define AP_DMA_UART_1_RX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x0524))
#define AP_DMA_UART_1_RX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x0528))
#define AP_DMA_UART_1_RX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x052c))
#define AP_DMA_UART_1_RX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x0530))
#define AP_DMA_UART_1_RX_FLOW_CTRL_THRE	((UINT32P)(AP_DMA_BASE+0x0534))
#define AP_DMA_UART_1_RX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0538))
#define AP_DMA_UART_1_RX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x053c))
#define AP_DMA_UART_1_RX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x0540))
#define AP_DMA_UART_1_RX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0550))
#define AP_DMA_UART_2_TX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0580))
#define AP_DMA_UART_2_TX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0584))
#define AP_DMA_UART_2_TX_EN	((UINT32P)(AP_DMA_BASE+0x0588))
#define AP_DMA_UART_2_TX_RST	((UINT32P)(AP_DMA_BASE+0x058c))
#define AP_DMA_UART_2_TX_STOP	((UINT32P)(AP_DMA_BASE+0x0590))
#define AP_DMA_UART_2_TX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0594))
#define AP_DMA_UART_2_TX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x059c))
#define AP_DMA_UART_2_TX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x05a4))
#define AP_DMA_UART_2_TX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x05a8))
#define AP_DMA_UART_2_TX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x05ac))
#define AP_DMA_UART_2_TX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x05b0))
#define AP_DMA_UART_2_TX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x05b8))
#define AP_DMA_UART_2_TX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x05bc))
#define AP_DMA_UART_2_TX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x05c0))
#define AP_DMA_UART_2_TX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x05d0))
#define AP_DMA_UART_2_TX_VFF_WPT_REAL	((UINT32P)(AP_DMA_BASE+0x05d4))
#define AP_DMA_UART_2_TX_VFF_WPT_VALID	((UINT32P)(AP_DMA_BASE+0x05d8))
#define AP_DMA_UART_2_TX_FLUSH_ACT	((UINT32P)(AP_DMA_BASE+0x05e0))
#define AP_DMA_UART_2_TX_HW_FLUSH	((UINT32P)(AP_DMA_BASE+0x05e4))
#define AP_DMA_UART_2_RX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0600))
#define AP_DMA_UART_2_RX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0604))
#define AP_DMA_UART_2_RX_EN	((UINT32P)(AP_DMA_BASE+0x0608))
#define AP_DMA_UART_2_RX_RST	((UINT32P)(AP_DMA_BASE+0x060c))
#define AP_DMA_UART_2_RX_STOP	((UINT32P)(AP_DMA_BASE+0x0610))
#define AP_DMA_UART_2_RX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0614))
#define AP_DMA_UART_2_RX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x061c))
#define AP_DMA_UART_2_RX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x0624))
#define AP_DMA_UART_2_RX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x0628))
#define AP_DMA_UART_2_RX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x062c))
#define AP_DMA_UART_2_RX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x0630))
#define AP_DMA_UART_2_RX_FLOW_CTRL_THRE	((UINT32P)(AP_DMA_BASE+0x0634))
#define AP_DMA_UART_2_RX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0638))
#define AP_DMA_UART_2_RX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x063c))
#define AP_DMA_UART_2_RX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x0640))
#define AP_DMA_UART_2_RX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0650))
#define AP_DMA_UART_3_TX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0680))
#define AP_DMA_UART_3_TX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0684))
#define AP_DMA_UART_3_TX_EN	((UINT32P)(AP_DMA_BASE+0x0688))
#define AP_DMA_UART_3_TX_RST	((UINT32P)(AP_DMA_BASE+0x068c))
#define AP_DMA_UART_3_TX_STOP	((UINT32P)(AP_DMA_BASE+0x0690))
#define AP_DMA_UART_3_TX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0694))
#define AP_DMA_UART_3_TX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x069c))
#define AP_DMA_UART_3_TX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x06a4))
#define AP_DMA_UART_3_TX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x06a8))
#define AP_DMA_UART_3_TX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x06ac))
#define AP_DMA_UART_3_TX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x06b0))
#define AP_DMA_UART_3_TX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x06b8))
#define AP_DMA_UART_3_TX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x06bc))
#define AP_DMA_UART_3_TX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x06c0))
#define AP_DMA_UART_3_TX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x06d0))
#define AP_DMA_UART_3_TX_VFF_WPT_REAL	((UINT32P)(AP_DMA_BASE+0x06d4))
#define AP_DMA_UART_3_TX_VFF_WPT_VALID	((UINT32P)(AP_DMA_BASE+0x06d8))
#define AP_DMA_UART_3_TX_FLUSH_ACT	((UINT32P)(AP_DMA_BASE+0x06e0))
#define AP_DMA_UART_3_TX_HW_FLUSH	((UINT32P)(AP_DMA_BASE+0x06e4))
#define AP_DMA_UART_3_RX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0700))
#define AP_DMA_UART_3_RX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0704))
#define AP_DMA_UART_3_RX_EN	((UINT32P)(AP_DMA_BASE+0x0708))
#define AP_DMA_UART_3_RX_RST	((UINT32P)(AP_DMA_BASE+0x070c))
#define AP_DMA_UART_3_RX_STOP	((UINT32P)(AP_DMA_BASE+0x0710))
#define AP_DMA_UART_3_RX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0714))
#define AP_DMA_UART_3_RX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x071c))
#define AP_DMA_UART_3_RX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x0724))
#define AP_DMA_UART_3_RX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x0728))
#define AP_DMA_UART_3_RX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x072c))
#define AP_DMA_UART_3_RX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x0730))
#define AP_DMA_UART_3_RX_FLOW_CTRL_THRE	((UINT32P)(AP_DMA_BASE+0x0734))
#define AP_DMA_UART_3_RX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0738))
#define AP_DMA_UART_3_RX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x073c))
#define AP_DMA_UART_3_RX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x0740))
#define AP_DMA_UART_3_RX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0750))
#define AP_DMA_UART_4_TX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0780))
#define AP_DMA_UART_4_TX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0784))
#define AP_DMA_UART_4_TX_EN	((UINT32P)(AP_DMA_BASE+0x0788))
#define AP_DMA_UART_4_TX_RST	((UINT32P)(AP_DMA_BASE+0x078c))
#define AP_DMA_UART_4_TX_STOP	((UINT32P)(AP_DMA_BASE+0x0790))
#define AP_DMA_UART_4_TX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0794))
#define AP_DMA_UART_4_TX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x079c))
#define AP_DMA_UART_4_TX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x07a4))
#define AP_DMA_UART_4_TX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x07a8))
#define AP_DMA_UART_4_TX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x07ac))
#define AP_DMA_UART_4_TX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x07b0))
#define AP_DMA_UART_4_TX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x07b8))
#define AP_DMA_UART_4_TX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x07bc))
#define AP_DMA_UART_4_TX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x07c0))
#define AP_DMA_UART_4_TX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x07d0))
#define AP_DMA_UART_4_TX_VFF_WPT_REAL	((UINT32P)(AP_DMA_BASE+0x07d4))
#define AP_DMA_UART_4_TX_VFF_WPT_VALID	((UINT32P)(AP_DMA_BASE+0x07d8))
#define AP_DMA_UART_4_TX_FLUSH_ACT	((UINT32P)(AP_DMA_BASE+0x07e0))
#define AP_DMA_UART_4_TX_HW_FLUSH	((UINT32P)(AP_DMA_BASE+0x07e4))
#define AP_DMA_UART_4_RX_INT_FLAG	((UINT32P)(AP_DMA_BASE+0x0800))
#define AP_DMA_UART_4_RX_INT_EN	((UINT32P)(AP_DMA_BASE+0x0804))
#define AP_DMA_UART_4_RX_EN	((UINT32P)(AP_DMA_BASE+0x0808))
#define AP_DMA_UART_4_RX_RST	((UINT32P)(AP_DMA_BASE+0x080c))
#define AP_DMA_UART_4_RX_STOP	((UINT32P)(AP_DMA_BASE+0x0810))
#define AP_DMA_UART_4_RX_FLUSH	((UINT32P)(AP_DMA_BASE+0x0814))
#define AP_DMA_UART_4_RX_VFF_ADDR	((UINT32P)(AP_DMA_BASE+0x081c))
#define AP_DMA_UART_4_RX_VFF_LEN	((UINT32P)(AP_DMA_BASE+0x0824))
#define AP_DMA_UART_4_RX_VFF_THRE	((UINT32P)(AP_DMA_BASE+0x0828))
#define AP_DMA_UART_4_RX_VFF_WPT	((UINT32P)(AP_DMA_BASE+0x082c))
#define AP_DMA_UART_4_RX_VFF_RPT	((UINT32P)(AP_DMA_BASE+0x0830))
#define AP_DMA_UART_4_RX_FLOW_CTRL_THRE	((UINT32P)(AP_DMA_BASE+0x0834))
#define AP_DMA_UART_4_RX_INT_BUF_SIZE	((UINT32P)(AP_DMA_BASE+0x0838))
#define AP_DMA_UART_4_RX_VFF_VALID_SIZE	((UINT32P)(AP_DMA_BASE+0x083c))
#define AP_DMA_UART_4_RX_VFF_LEFT_SIZE	((UINT32P)(AP_DMA_BASE+0x0840))
#define AP_DMA_UART_4_RX_DEBUG_STATUS_00	((UINT32P)(AP_DMA_BASE+0x0850))

// APB Module auxadc
#define AUXADC_BASE (0x11001000)
#define AUXADC_CON0	((UINT16P)(AUXADC_BASE+0x00))
#define AUXADC_CON1	((UINT16P)(AUXADC_BASE+0x04))
#define AUXADC_CON1_SET	((UINT16P)(AUXADC_BASE+0x08))
#define AUXADC_CON1_CLR	((UINT16P)(AUXADC_BASE+0x0C))
#define AUXADC_CON2	((UINT16P)(AUXADC_BASE+0x10))
#define AUXADC_DAT0	((UINT16P)(AUXADC_BASE+0x14))
#define AUXADC_DAT1	((UINT16P)(AUXADC_BASE+0x18))
#define AUXADC_DAT2	((UINT16P)(AUXADC_BASE+0x1C))
#define AUXADC_DAT3	((UINT16P)(AUXADC_BASE+0x20))
#define AUXADC_DAT4	((UINT16P)(AUXADC_BASE+0x24))
#define AUXADC_DAT5	((UINT16P)(AUXADC_BASE+0x28))
#define AUXADC_DAT6	((UINT16P)(AUXADC_BASE+0x2C))
#define AUXADC_DAT7	((UINT16P)(AUXADC_BASE+0x30))
#define AUXADC_DAT8	((UINT16P)(AUXADC_BASE+0x34))
#define AUXADC_DAT9	((UINT16P)(AUXADC_BASE+0x38))
#define AUXADC_DAT10	((UINT16P)(AUXADC_BASE+0x3C))
#define AUXADC_DAT11	((UINT16P)(AUXADC_BASE+0x40))
#define AUXADC_DAT12	((UINT16P)(AUXADC_BASE+0x44))
#define AUXADC_DAT13	((UINT16P)(AUXADC_BASE+0x48))
#define AUXADC_DAT14	((UINT16P)(AUXADC_BASE+0x4C))
#define AUXADC_DAT15	((UINT16P)(AUXADC_BASE+0x50))
#define AUXADC_TS_DEBT0	((UINT16P)(AUXADC_BASE+0x54))
#define AUXADC_TS_DEBT1	((UINT16P)(AUXADC_BASE+0x58))
#define AUXADC_TS_CMD	((UINT16P)(AUXADC_BASE+0x5C))
#define AUXADC_TS_ADDR	((UINT16P)(AUXADC_BASE+0x60))
#define AUXADC_TS_CON0	((UINT16P)(AUXADC_BASE+0x64))
#define AUXADC_TS_CON1	((UINT16P)(AUXADC_BASE+0x68))
#define AUXADC_TS_CON2	((UINT16P)(AUXADC_BASE+0x6C))
#define AUXADC_TS_CON3	((UINT16P)(AUXADC_BASE+0x70))
#define AUXADC_TS_DAT0	((UINT16P)(AUXADC_BASE+0x74))
#define AUXADC_TS_DAT1	((UINT16P)(AUXADC_BASE+0x78))
#define AUXADC_TS_DAT2	((UINT16P)(AUXADC_BASE+0x7C))
#define AUXADC_TS_DAT3	((UINT16P)(AUXADC_BASE+0x80))
#define AUXADC_DET_VOLT	((UINT16P)(AUXADC_BASE+0x84))
#define AUXADC_DET_SEL	((UINT16P)(AUXADC_BASE+0x88))
#define AUXADC_DET_PERIOD	((UINT16P)(AUXADC_BASE+0x8C))
#define AUXADC_DET_DEBT	((UINT16P)(AUXADC_BASE+0x90))
#define AUXADC_MISC	((UINT16P)(AUXADC_BASE+0x94))
#define AUXADC_ECC	((UINT16P)(AUXADC_BASE+0x98))
#define AUXADC_SAMPLE_LIST	((UINT16P)(AUXADC_BASE+0x9C))
#define AUXADC_ABIST_PERIOD	((UINT16P)(AUXADC_BASE+0xA0))
#define AUXADC_TST	((UINT16P)(AUXADC_BASE+0xA4))
#define AUXADC_SPL_EN	((UINT16P)(AUXADC_BASE+0xB0))
#define AUXADC_SPL_CFG0	((UINT16P)(AUXADC_BASE+0xB4))
#define AUXADC_SPL_CFG1	((UINT16P)(AUXADC_BASE+0xB8))
#define AUXADC_SPL_CFG2	((UINT16P)(AUXADC_BASE+0xBC))
#define AUXADC_SPL_CFG3	((UINT16P)(AUXADC_BASE+0xC0))
#define AUXADC_SPL_CFG4	((UINT16P)(AUXADC_BASE+0xC4))
#define AUXADC_SPL_CFG5	((UINT16P)(AUXADC_BASE+0xC8))
#define AUXADC_SPL_CFG6	((UINT16P)(AUXADC_BASE+0xCC))
#define AUXADC_SPL_CFG7	((UINT16P)(AUXADC_BASE+0xD0))
#define AUXADC_TS_RAW_CON	((UINT16P)(AUXADC_BASE+0x100))
#define AUXADC_TS_AUTO_TIME	((UINT16P)(AUXADC_BASE+0x104))
#define AUXADC_TS_RAW_X_DAT0	((UINT16P)(AUXADC_BASE+0x200))
#define AUXADC_TS_RAW_X_DAT1	((UINT16P)(AUXADC_BASE+0x204))
#define AUXADC_TS_RAW_X_DAT2	((UINT16P)(AUXADC_BASE+0x208))
#define AUXADC_TS_RAW_X_DAT3	((UINT16P)(AUXADC_BASE+0x20C))
#define AUXADC_TS_RAW_X_DAT4	((UINT16P)(AUXADC_BASE+0x210))
#define AUXADC_TS_RAW_X_DAT5	((UINT16P)(AUXADC_BASE+0x214))
#define AUXADC_TS_RAW_X_DAT6	((UINT16P)(AUXADC_BASE+0x218))
#define AUXADC_TS_RAW_X_DAT7	((UINT16P)(AUXADC_BASE+0x21C))
#define AUXADC_TS_RAW_Y_DAT0	((UINT16P)(AUXADC_BASE+0x220))
#define AUXADC_TS_RAW_Y_DAT1	((UINT16P)(AUXADC_BASE+0x224))
#define AUXADC_TS_RAW_Y_DAT2	((UINT16P)(AUXADC_BASE+0x228))
#define AUXADC_TS_RAW_Y_DAT3	((UINT16P)(AUXADC_BASE+0x22C))
#define AUXADC_TS_RAW_Y_DAT4	((UINT16P)(AUXADC_BASE+0x230))
#define AUXADC_TS_RAW_Y_DAT5	((UINT16P)(AUXADC_BASE+0x234))
#define AUXADC_TS_RAW_Y_DAT6	((UINT16P)(AUXADC_BASE+0x238))
#define AUXADC_TS_RAW_Y_DAT7	((UINT16P)(AUXADC_BASE+0x23C))
#define AUXADC_TS_RAW_Z1_DAT0	((UINT16P)(AUXADC_BASE+0x240))
#define AUXADC_TS_RAW_Z1_DAT1	((UINT16P)(AUXADC_BASE+0x244))
#define AUXADC_TS_RAW_Z1_DAT2	((UINT16P)(AUXADC_BASE+0x248))
#define AUXADC_TS_RAW_Z1_DAT3	((UINT16P)(AUXADC_BASE+0x24C))
#define AUXADC_TS_RAW_Z1_DAT4	((UINT16P)(AUXADC_BASE+0x250))
#define AUXADC_TS_RAW_Z1_DAT5	((UINT16P)(AUXADC_BASE+0x254))
#define AUXADC_TS_RAW_Z1_DAT6	((UINT16P)(AUXADC_BASE+0x258))
#define AUXADC_TS_RAW_Z1_DAT7	((UINT16P)(AUXADC_BASE+0x25C))
#define AUXADC_TS_RAW_Z2_DAT0	((UINT16P)(AUXADC_BASE+0x260))
#define AUXADC_TS_RAW_Z2_DAT1	((UINT16P)(AUXADC_BASE+0x264))
#define AUXADC_TS_RAW_Z2_DAT2	((UINT16P)(AUXADC_BASE+0x268))
#define AUXADC_TS_RAW_Z2_DAT3	((UINT16P)(AUXADC_BASE+0x26C))
#define AUXADC_TS_RAW_Z2_DAT4	((UINT16P)(AUXADC_BASE+0x270))
#define AUXADC_TS_RAW_Z2_DAT5	((UINT16P)(AUXADC_BASE+0x274))
#define AUXADC_TS_RAW_Z2_DAT6	((UINT16P)(AUXADC_BASE+0x278))
#define AUXADC_TS_RAW_Z2_DAT7	((UINT16P)(AUXADC_BASE+0x27C))

// APB Module uart
#define AP_UART0_BASE (0x11002000)
#define AP_UART0_RBR_THR_DLL_ADDR	((UINT16P)(AP_UART0_BASE+0x00))
#define AP_UART0_IER_DLM_ADDR	((UINT16P)(AP_UART0_BASE+0x04))
#define AP_UART0_IIR_FCR_EFR_ADDR	((UINT16P)(AP_UART0_BASE+0x08))
#define AP_UART0_LCR_ADDR	((UINT16P)(AP_UART0_BASE+0x0C))
#define AP_UART0_MCR_XON1_ADDR	((UINT16P)(AP_UART0_BASE+0x10))
#define AP_UART0_LSR_XON2_ADDR	((UINT16P)(AP_UART0_BASE+0x14))
#define AP_UART0_MSR_XOFF1_ADDR	((UINT16P)(AP_UART0_BASE+0x18))
#define AP_UART0_SCR_XOFF2_ADDR	((UINT16P)(AP_UART0_BASE+0x1C))
#define AP_UART0_AUTOBAUD_EN_ADDR	((UINT16P)(AP_UART0_BASE+0x20))
#define AP_UART0_RATE_STEP_ADDR	((UINT16P)(AP_UART0_BASE+0x24))
#define AP_UART0_STEP_COUNT_ADDR	((UINT16P)(AP_UART0_BASE+0x28))
#define AP_UART0_SAMPLE_COUNT_ADDR	((UINT16P)(AP_UART0_BASE+0x2C))
#define AP_UART0_AUTOBAUD_DATA_ADDR	((UINT16P)(AP_UART0_BASE+0x30))
#define AP_UART0_RATE_FIX_ADDR	((UINT16P)(AP_UART0_BASE+0x34))
#define AP_UART0_AUTOBAUD_RATE_ADDR	((UINT16P)(AP_UART0_BASE+0x38))
#define AP_UART0_GUARD_ADDR	((UINT16P)(AP_UART0_BASE+0x3C))
#define AP_UART0_ESC_CHAR_ADDR	((UINT16P)(AP_UART0_BASE+0x40))
#define AP_UART0_ESC_EN_ADDR	((UINT16P)(AP_UART0_BASE+0x44))
#define AP_UART0_SLEEP_EN_ADDR	((UINT16P)(AP_UART0_BASE+0x48))
#define AP_UART0_DMA_EN_ADDR	((UINT16P)(AP_UART0_BASE+0x4C))
#define AP_UART0_RXTRIG_ADDR	((UINT16P)(AP_UART0_BASE+0x50))
#define AP_UART0_FRACDIV_L_ADDR	((UINT16P)(AP_UART0_BASE+0x54))
#define AP_UART0_FRACDIV_M_ADDR	((UINT16P)(AP_UART0_BASE+0x58))
#define AP_UART0_FCR_ADDR	((UINT16P)(AP_UART0_BASE+0x5C))
#define AP_UART0_DEBUG0_ADDR	((UINT16P)(AP_UART0_BASE+0x60))
#define AP_UART0_DEBUG1_ADDR	((UINT16P)(AP_UART0_BASE+0x64))
#define AP_UART0_UART_RX_SEL_ADDR	((UINT16P)(AP_UART0_BASE+0x90))

// APB Module uart
#define AP_UART1_BASE (0x11003000)
#define AP_UART1_RBR_THR_DLL_ADDR	((UINT16P)(AP_UART1_BASE+0x00))
#define AP_UART1_IER_DLM_ADDR	((UINT16P)(AP_UART1_BASE+0x04))
#define AP_UART1_IIR_FCR_EFR_ADDR	((UINT16P)(AP_UART1_BASE+0x08))
#define AP_UART1_LCR_ADDR	((UINT16P)(AP_UART1_BASE+0x0C))
#define AP_UART1_MCR_XON1_ADDR	((UINT16P)(AP_UART1_BASE+0x10))
#define AP_UART1_LSR_XON2_ADDR	((UINT16P)(AP_UART1_BASE+0x14))
#define AP_UART1_MSR_XOFF1_ADDR	((UINT16P)(AP_UART1_BASE+0x18))
#define AP_UART1_SCR_XOFF2_ADDR	((UINT16P)(AP_UART1_BASE+0x1C))
#define AP_UART1_AUTOBAUD_EN_ADDR	((UINT16P)(AP_UART1_BASE+0x20))
#define AP_UART1_RATE_STEP_ADDR	((UINT16P)(AP_UART1_BASE+0x24))
#define AP_UART1_STEP_COUNT_ADDR	((UINT16P)(AP_UART1_BASE+0x28))
#define AP_UART1_SAMPLE_COUNT_ADDR	((UINT16P)(AP_UART1_BASE+0x2C))
#define AP_UART1_AUTOBAUD_DATA_ADDR	((UINT16P)(AP_UART1_BASE+0x30))
#define AP_UART1_RATE_FIX_ADDR	((UINT16P)(AP_UART1_BASE+0x34))
#define AP_UART1_AUTOBAUD_RATE_ADDR	((UINT16P)(AP_UART1_BASE+0x38))
#define AP_UART1_GUARD_ADDR	((UINT16P)(AP_UART1_BASE+0x3C))
#define AP_UART1_ESC_CHAR_ADDR	((UINT16P)(AP_UART1_BASE+0x40))
#define AP_UART1_ESC_EN_ADDR	((UINT16P)(AP_UART1_BASE+0x44))
#define AP_UART1_SLEEP_EN_ADDR	((UINT16P)(AP_UART1_BASE+0x48))
#define AP_UART1_DMA_EN_ADDR	((UINT16P)(AP_UART1_BASE+0x4C))
#define AP_UART1_RXTRIG_ADDR	((UINT16P)(AP_UART1_BASE+0x50))
#define AP_UART1_FRACDIV_L_ADDR	((UINT16P)(AP_UART1_BASE+0x54))
#define AP_UART1_FRACDIV_M_ADDR	((UINT16P)(AP_UART1_BASE+0x58))
#define AP_UART1_FCR_ADDR	((UINT16P)(AP_UART1_BASE+0x5C))
#define AP_UART1_DEBUG0_ADDR	((UINT16P)(AP_UART1_BASE+0x60))
#define AP_UART1_DEBUG1_ADDR	((UINT16P)(AP_UART1_BASE+0x64))
#define AP_UART1_UART_RX_SEL_ADDR	((UINT16P)(AP_UART1_BASE+0x90))

// APB Module uart
#define AP_UART2_BASE (0x11004000)
#define AP_UART2_RBR_THR_DLL_ADDR	((UINT16P)(AP_UART2_BASE+0x00))
#define AP_UART2_IER_DLM_ADDR	((UINT16P)(AP_UART2_BASE+0x04))
#define AP_UART2_IIR_FCR_EFR_ADDR	((UINT16P)(AP_UART2_BASE+0x08))
#define AP_UART2_LCR_ADDR	((UINT16P)(AP_UART2_BASE+0x0C))
#define AP_UART2_MCR_XON1_ADDR	((UINT16P)(AP_UART2_BASE+0x10))
#define AP_UART2_LSR_XON2_ADDR	((UINT16P)(AP_UART2_BASE+0x14))
#define AP_UART2_MSR_XOFF1_ADDR	((UINT16P)(AP_UART2_BASE+0x18))
#define AP_UART2_SCR_XOFF2_ADDR	((UINT16P)(AP_UART2_BASE+0x1C))
#define AP_UART2_AUTOBAUD_EN_ADDR	((UINT16P)(AP_UART2_BASE+0x20))
#define AP_UART2_RATE_STEP_ADDR	((UINT16P)(AP_UART2_BASE+0x24))
#define AP_UART2_STEP_COUNT_ADDR	((UINT16P)(AP_UART2_BASE+0x28))
#define AP_UART2_SAMPLE_COUNT_ADDR	((UINT16P)(AP_UART2_BASE+0x2C))
#define AP_UART2_AUTOBAUD_DATA_ADDR	((UINT16P)(AP_UART2_BASE+0x30))
#define AP_UART2_RATE_FIX_ADDR	((UINT16P)(AP_UART2_BASE+0x34))
#define AP_UART2_AUTOBAUD_RATE_ADDR	((UINT16P)(AP_UART2_BASE+0x38))
#define AP_UART2_GUARD_ADDR	((UINT16P)(AP_UART2_BASE+0x3C))
#define AP_UART2_ESC_CHAR_ADDR	((UINT16P)(AP_UART2_BASE+0x40))
#define AP_UART2_ESC_EN_ADDR	((UINT16P)(AP_UART2_BASE+0x44))
#define AP_UART2_SLEEP_EN_ADDR	((UINT16P)(AP_UART2_BASE+0x48))
#define AP_UART2_DMA_EN_ADDR	((UINT16P)(AP_UART2_BASE+0x4C))
#define AP_UART2_RXTRIG_ADDR	((UINT16P)(AP_UART2_BASE+0x50))
#define AP_UART2_FRACDIV_L_ADDR	((UINT16P)(AP_UART2_BASE+0x54))
#define AP_UART2_FRACDIV_M_ADDR	((UINT16P)(AP_UART2_BASE+0x58))
#define AP_UART2_FCR_ADDR	((UINT16P)(AP_UART2_BASE+0x5C))
#define AP_UART2_DEBUG0_ADDR	((UINT16P)(AP_UART2_BASE+0x60))
#define AP_UART2_DEBUG1_ADDR	((UINT16P)(AP_UART2_BASE+0x64))
#define AP_UART2_UART_RX_SEL_ADDR	((UINT16P)(AP_UART2_BASE+0x90))

// APB Module uart
#define AP_UART3_BASE (0x11005000)
#define AP_UART3_RBR_THR_DLL_ADDR	((UINT16P)(AP_UART3_BASE+0x00))
#define AP_UART3_IER_DLM_ADDR	((UINT16P)(AP_UART3_BASE+0x04))
#define AP_UART3_IIR_FCR_EFR_ADDR	((UINT16P)(AP_UART3_BASE+0x08))
#define AP_UART3_LCR_ADDR	((UINT16P)(AP_UART3_BASE+0x0C))
#define AP_UART3_MCR_XON1_ADDR	((UINT16P)(AP_UART3_BASE+0x10))
#define AP_UART3_LSR_XON2_ADDR	((UINT16P)(AP_UART3_BASE+0x14))
#define AP_UART3_MSR_XOFF1_ADDR	((UINT16P)(AP_UART3_BASE+0x18))
#define AP_UART3_SCR_XOFF2_ADDR	((UINT16P)(AP_UART3_BASE+0x1C))
#define AP_UART3_AUTOBAUD_EN_ADDR	((UINT16P)(AP_UART3_BASE+0x20))
#define AP_UART3_RATE_STEP_ADDR	((UINT16P)(AP_UART3_BASE+0x24))
#define AP_UART3_STEP_COUNT_ADDR	((UINT16P)(AP_UART3_BASE+0x28))
#define AP_UART3_SAMPLE_COUNT_ADDR	((UINT16P)(AP_UART3_BASE+0x2C))
#define AP_UART3_AUTOBAUD_DATA_ADDR	((UINT16P)(AP_UART3_BASE+0x30))
#define AP_UART3_RATE_FIX_ADDR	((UINT16P)(AP_UART3_BASE+0x34))
#define AP_UART3_AUTOBAUD_RATE_ADDR	((UINT16P)(AP_UART3_BASE+0x38))
#define AP_UART3_GUARD_ADDR	((UINT16P)(AP_UART3_BASE+0x3C))
#define AP_UART3_ESC_CHAR_ADDR	((UINT16P)(AP_UART3_BASE+0x40))
#define AP_UART3_ESC_EN_ADDR	((UINT16P)(AP_UART3_BASE+0x44))
#define AP_UART3_SLEEP_EN_ADDR	((UINT16P)(AP_UART3_BASE+0x48))
#define AP_UART3_DMA_EN_ADDR	((UINT16P)(AP_UART3_BASE+0x4C))
#define AP_UART3_RXTRIG_ADDR	((UINT16P)(AP_UART3_BASE+0x50))
#define AP_UART3_FRACDIV_L_ADDR	((UINT16P)(AP_UART3_BASE+0x54))
#define AP_UART3_FRACDIV_M_ADDR	((UINT16P)(AP_UART3_BASE+0x58))
#define AP_UART3_FCR_ADDR	((UINT16P)(AP_UART3_BASE+0x5C))
#define AP_UART3_DEBUG0_ADDR	((UINT16P)(AP_UART3_BASE+0x60))
#define AP_UART3_DEBUG1_ADDR	((UINT16P)(AP_UART3_BASE+0x64))
#define AP_UART3_UART_RX_SEL_ADDR	((UINT16P)(AP_UART3_BASE+0x90))

// APB Module pwm
#define PWM_BASE (0x11006000)
#define PWM_ENABLE	((UINT32P)(PWM_BASE+0x000))
#define PWM4_DELAY_DURATION	((UINT32P)(PWM_BASE+0x004))
#define PWM5_DELAY_DURATION	((UINT32P)(PWM_BASE+0x008))
#define PWM6_DELAY_DURATION	((UINT32P)(PWM_BASE+0x00C))
#define PWM1_CON	((UINT32P)(PWM_BASE+0x010))
#define PWM1_HIGH_DURATION	((UINT32P)(PWM_BASE+0x014))
#define PWM1_LOW_DURATION	((UINT32P)(PWM_BASE+0x018))
#define PWM1_GUARD_DURATION	((UINT32P)(PWM_BASE+0x01C))
#define PWM1_BUF0_BASE_ADDR	((UINT32P)(PWM_BASE+0x020))
#define PWM1_BUF0_SIZE	((UINT32P)(PWM_BASE+0x024))
#define PWM1_BUF1_BASE_ADDR	((UINT32P)(PWM_BASE+0x028))
#define PWM1_BUF1_SIZE	((UINT32P)(PWM_BASE+0x02C))
#define PWM1_SEND_DATA0	((UINT32P)(PWM_BASE+0x030))
#define PWM1_SEND_DATA1	((UINT32P)(PWM_BASE+0x034))
#define PWM1_WAVE_NUM	((UINT32P)(PWM_BASE+0x038))
#define PWM1_DATA_WIDTH	((UINT32P)(PWM_BASE+0x03C))
#define PWM1_THRESH	((UINT32P)(PWM_BASE+0x040))
#define PWM1_SEND_WAVENUM	((UINT32P)(PWM_BASE+0x044))
#define PWM1_VALID	((UINT32P)(PWM_BASE+0x048))
#define PWM2_CON	((UINT32P)(PWM_BASE+0x050))
#define PWM2_HIGH_DURATION	((UINT32P)(PWM_BASE+0x054))
#define PWM2_LOW_DURATION	((UINT32P)(PWM_BASE+0x058))
#define PWM2_GUARD_DURATION	((UINT32P)(PWM_BASE+0x05C))
#define PWM2_BUF0_BASE_ADDR	((UINT32P)(PWM_BASE+0x060))
#define PWM2_BUF0_SIZE	((UINT32P)(PWM_BASE+0x064))
#define PWM2_BUF1_BASE_ADDR	((UINT32P)(PWM_BASE+0x068))
#define PWM2_BUF1_SIZE	((UINT32P)(PWM_BASE+0x06C))
#define PWM2_SEND_DATA0	((UINT32P)(PWM_BASE+0x070))
#define PWM2_SEND_DATA1	((UINT32P)(PWM_BASE+0x074))
#define PWM2_WAVE_NUM	((UINT32P)(PWM_BASE+0x078))
#define PWM2_DATA_WIDTH	((UINT32P)(PWM_BASE+0x07C))
#define PWM2_THRESH	((UINT32P)(PWM_BASE+0x080))
#define PWM2_SEND_WAVENUM	((UINT32P)(PWM_BASE+0x084))
#define PWM2_VALID	((UINT32P)(PWM_BASE+0x088))
#define PWM3_CON	((UINT32P)(PWM_BASE+0x090))
#define PWM3_HIGH_DURATION	((UINT32P)(PWM_BASE+0x094))
#define PWM3_LOW_DURATION	((UINT32P)(PWM_BASE+0x098))
#define PWM3_GUARD_DURATION	((UINT32P)(PWM_BASE+0x09C))
#define PWM3_BUF0_BASE_ADDR	((UINT32P)(PWM_BASE+0x0A0))
#define PWM3_BUF0_SIZE	((UINT32P)(PWM_BASE+0x0A4))
#define PWM3_BUF1_BASE_ADDR	((UINT32P)(PWM_BASE+0x0A8))
#define PWM3_BUF1_SIZE	((UINT32P)(PWM_BASE+0x0AC))
#define PWM3_SEND_DATA0	((UINT32P)(PWM_BASE+0x0B0))
#define PWM3_SEND_DATA1	((UINT32P)(PWM_BASE+0x0B4))
#define PWM3_WAVE_NUM	((UINT32P)(PWM_BASE+0x0B8))
#define PWM3_DATA_WIDTH	((UINT32P)(PWM_BASE+0x0BC))
#define PWM3_THRESH	((UINT32P)(PWM_BASE+0x0C0))
#define PWM3_SEND_WAVENUM	((UINT32P)(PWM_BASE+0x0C4))
#define PWM3_VALID	((UINT32P)(PWM_BASE+0x0C8))
#define PWM4_CON	((UINT32P)(PWM_BASE+0x0D0))
#define PWM4_HIGH_DURATION	((UINT32P)(PWM_BASE+0x0D4))
#define PWM4_LOW_DURATION	((UINT32P)(PWM_BASE+0x0D8))
#define PWM4_GUARD_DURATION	((UINT32P)(PWM_BASE+0x0DC))
#define PWM4_BUF0_BASE_ADDR	((UINT32P)(PWM_BASE+0x0E0))
#define PWM4_BUF0_SIZE	((UINT32P)(PWM_BASE+0x0E4))
#define PWM4_BUF1_BASE_ADDR	((UINT32P)(PWM_BASE+0x0E8))
#define PWM4_BUF1_SIZE	((UINT32P)(PWM_BASE+0x0EC))
#define PWM4_SEND_DATA0	((UINT32P)(PWM_BASE+0x0F0))
#define PWM4_SEND_DATA1	((UINT32P)(PWM_BASE+0x0F4))
#define PWM4_WAVE_NUM	((UINT32P)(PWM_BASE+0x0F8))
#define PWM4_SEND_WAVENUM	((UINT32P)(PWM_BASE+0x0FC))
#define PWM4_DATA_WIDTH	((UINT32P)(PWM_BASE+0x100))
#define PWM4_THRESH	((UINT32P)(PWM_BASE+0x104))
#define PWM4_VALID	((UINT32P)(PWM_BASE+0x108))
#define PWM5_CON	((UINT32P)(PWM_BASE+0x110))
#define PWM5_HIGH_DURATION	((UINT32P)(PWM_BASE+0x114))
#define PWM5_LOW_DURATION	((UINT32P)(PWM_BASE+0x118))
#define PWM5_GUARD_DURATION	((UINT32P)(PWM_BASE+0x11C))
#define PWM5_BUF0_BASE_ADDR	((UINT32P)(PWM_BASE+0x120))
#define PWM5_BUF0_SIZE	((UINT32P)(PWM_BASE+0x124))
#define PWM5_BUF1_BASE_ADDR	((UINT32P)(PWM_BASE+0x128))
#define PWM5_BUF1_SIZE	((UINT32P)(PWM_BASE+0x12C))
#define PWM5_SEND_DATA0	((UINT32P)(PWM_BASE+0x130))
#define PWM5_SEND_DATA1	((UINT32P)(PWM_BASE+0x134))
#define PWM5_WAVE_NUM	((UINT32P)(PWM_BASE+0x138))
#define PWM5_SEND_WAVENUM	((UINT32P)(PWM_BASE+0x13C))
#define PWM5_DATA_WIDTH	((UINT32P)(PWM_BASE+0x140))
#define PWM5_THRESH	((UINT32P)(PWM_BASE+0x144))
#define PWM5_VALID	((UINT32P)(PWM_BASE+0x148))
#define PWM6_CON	((UINT32P)(PWM_BASE+0x150))
#define PWM6_HIGH_DURATION	((UINT32P)(PWM_BASE+0x154))
#define PWM6_LOW_DURATION	((UINT32P)(PWM_BASE+0x158))
#define PWM6_GUARD_DURATION	((UINT32P)(PWM_BASE+0x15C))
#define PWM6_BUF0_BASE_ADDR	((UINT32P)(PWM_BASE+0x160))
#define PWM6_BUF0_SIZE	((UINT32P)(PWM_BASE+0x164))
#define PWM6_BUF1_BASE_ADDR	((UINT32P)(PWM_BASE+0x168))
#define PWM6_BUF1_SIZE	((UINT32P)(PWM_BASE+0x16C))
#define PWM6_SEND_DATA0	((UINT32P)(PWM_BASE+0x170))
#define PWM6_SEND_DATA1	((UINT32P)(PWM_BASE+0x174))
#define PWM6_WAVE_NUM	((UINT32P)(PWM_BASE+0x178))
#define PWM6_DATA_WIDTH	((UINT32P)(PWM_BASE+0x17C))
#define PWM6_THRESH	((UINT32P)(PWM_BASE+0x180))
#define PWM6_SEND_WAVENUM	((UINT32P)(PWM_BASE+0x184))
#define PWM6_VALID	((UINT32P)(PWM_BASE+0x188))
#define PWM7_CON	((UINT32P)(PWM_BASE+0x190))
#define PWM7_HIGH_DURATION	((UINT32P)(PWM_BASE+0x194))
#define PWM7_LOW_DURATION	((UINT32P)(PWM_BASE+0x198))
#define PWM7_GUARD_DURATION	((UINT32P)(PWM_BASE+0x19C))
#define PWM7_BUF0_BASE_ADDR	((UINT32P)(PWM_BASE+0x1A0))
#define PWM7_BUF0_SIZE	((UINT32P)(PWM_BASE+0x1A4))
#define PWM7_BUF1_BASE_ADDR	((UINT32P)(PWM_BASE+0x1A8))
#define PWM7_BUF1_SIZE	((UINT32P)(PWM_BASE+0x1AC))
#define PWM7_SEND_DATA0	((UINT32P)(PWM_BASE+0x1B0))
#define PWM7_SEND_DATA1	((UINT32P)(PWM_BASE+0x1B4))
#define PWM7_WAVE_NUM	((UINT32P)(PWM_BASE+0x1B8))
#define PWM7_DATA_WIDTH	((UINT32P)(PWM_BASE+0x1BC))
#define PWM7_THRESH	((UINT32P)(PWM_BASE+0x1C0))
#define PWM7_SEND_WAVENUM	((UINT32P)(PWM_BASE+0x1C4))
#define PWM7_VALID	((UINT32P)(PWM_BASE+0x1C8))
#define PWM_LOOP_BACK_TEST	((UINT32P)(PWM_BASE+0x1CC))
#define PWM_3DLCM	((UINT32P)(PWM_BASE+0x1D0))
#define PWM_SEL_PMIC	((UINT32P)(PWM_BASE+0x2D4))
#define PWM_INT_EN	((UINT32P)(PWM_BASE+0x200))
#define PWM_INT_STATUS	((UINT32P)(PWM_BASE+0x204))
#define PWM_INT_ACK	((UINT32P)(PWM_BASE+0x208))
#define PWM_EN_STATUS	((UINT32P)(PWM_BASE+0x20C))

// APB Module i2c
#define I2C0_BASE (0x11007000)
#define I2C0_I2CREG_DATA_PORT	((UINT16P)(I2C0_BASE+0x000))
#define I2C0_I2CREG_SLAVE_ADDR	((UINT16P)(I2C0_BASE+0x004))
#define I2C0_I2CREG_INTERRUPT_MASK	((UINT16P)(I2C0_BASE+0x008))
#define I2C0_I2CREG_INTERRUPT_STATUS	((UINT16P)(I2C0_BASE+0x00C))
#define I2C0_I2CREG_CONTROL	((UINT16P)(I2C0_BASE+0x010))
#define I2C0_I2CREG_TRANSFER_LENGTH	((UINT16P)(I2C0_BASE+0x014))
#define I2C0_I2CREG_TRANSAC_LENGTH	((UINT16P)(I2C0_BASE+0x018))
#define I2C0_I2CREG_DELAY_LENGTH	((UINT16P)(I2C0_BASE+0x01C))
#define I2C0_I2CREG_TIMING	((UINT16P)(I2C0_BASE+0x020))
#define I2C0_I2CREG_START	((UINT16P)(I2C0_BASE+0x024))
#define I2C0_I2CREG_EXT_CONF	((UINT16P)(I2C0_BASE+0x028))
#define I2C0_I2CREG_FIFOSTAT	((UINT16P)(I2C0_BASE+0x030))
#define I2C0_I2CREG_FIFOTHRESH	((UINT16P)(I2C0_BASE+0x034))
#define I2C0_I2CREG_FIFOADDRCLR	((UINT16P)(I2C0_BASE+0x038))
#define I2C0_I2CREG_IO_CONFIG	((UINT16P)(I2C0_BASE+0x040))
#define I2C0_I2CREG_MULTIMAS	((UINT16P)(I2C0_BASE+0x044))
#define I2C0_I2CREG_HS	((UINT16P)(I2C0_BASE+0x048))
#define I2C0_I2CREG_SOFTRESET	((UINT16P)(I2C0_BASE+0x050))
#define I2C0_I2CREG_HW_CG_EN	((UINT16P)(I2C0_BASE+0x054))
#define I2C0_I2CREG_DEBUG_STATUS	((UINT16P)(I2C0_BASE+0x064))
#define I2C0_I2CREG_DEBUG_CTRL	((UINT16P)(I2C0_BASE+0x068))

// APB Module i2c
#define I2C1_BASE (0x11008000)
#define I2C1_I2CREG_DATA_PORT	((UINT16P)(I2C1_BASE+0x000))
#define I2C1_I2CREG_SLAVE_ADDR	((UINT16P)(I2C1_BASE+0x004))
#define I2C1_I2CREG_INTERRUPT_MASK	((UINT16P)(I2C1_BASE+0x008))
#define I2C1_I2CREG_INTERRUPT_STATUS	((UINT16P)(I2C1_BASE+0x00C))
#define I2C1_I2CREG_CONTROL	((UINT16P)(I2C1_BASE+0x010))
#define I2C1_I2CREG_TRANSFER_LENGTH	((UINT16P)(I2C1_BASE+0x014))
#define I2C1_I2CREG_TRANSAC_LENGTH	((UINT16P)(I2C1_BASE+0x018))
#define I2C1_I2CREG_DELAY_LENGTH	((UINT16P)(I2C1_BASE+0x01C))
#define I2C1_I2CREG_TIMING	((UINT16P)(I2C1_BASE+0x020))
#define I2C1_I2CREG_START	((UINT16P)(I2C1_BASE+0x024))
#define I2C1_I2CREG_EXT_CONF	((UINT16P)(I2C1_BASE+0x028))
#define I2C1_I2CREG_FIFOSTAT	((UINT16P)(I2C1_BASE+0x030))
#define I2C1_I2CREG_FIFOTHRESH	((UINT16P)(I2C1_BASE+0x034))
#define I2C1_I2CREG_FIFOADDRCLR	((UINT16P)(I2C1_BASE+0x038))
#define I2C1_I2CREG_IO_CONFIG	((UINT16P)(I2C1_BASE+0x040))
#define I2C1_I2CREG_MULTIMAS	((UINT16P)(I2C1_BASE+0x044))
#define I2C1_I2CREG_HS	((UINT16P)(I2C1_BASE+0x048))
#define I2C1_I2CREG_SOFTRESET	((UINT16P)(I2C1_BASE+0x050))
#define I2C1_I2CREG_HW_CG_EN	((UINT16P)(I2C1_BASE+0x054))
#define I2C1_I2CREG_DEBUG_STATUS	((UINT16P)(I2C1_BASE+0x064))
#define I2C1_I2CREG_DEBUG_CTRL	((UINT16P)(I2C1_BASE+0x068))

// APB Module i2c
#define I2C2_BASE (0x11009000)
#define I2C2_I2CREG_DATA_PORT	((UINT16P)(I2C2_BASE+0x000))
#define I2C2_I2CREG_SLAVE_ADDR	((UINT16P)(I2C2_BASE+0x004))
#define I2C2_I2CREG_INTERRUPT_MASK	((UINT16P)(I2C2_BASE+0x008))
#define I2C2_I2CREG_INTERRUPT_STATUS	((UINT16P)(I2C2_BASE+0x00C))
#define I2C2_I2CREG_CONTROL	((UINT16P)(I2C2_BASE+0x010))
#define I2C2_I2CREG_TRANSFER_LENGTH	((UINT16P)(I2C2_BASE+0x014))
#define I2C2_I2CREG_TRANSAC_LENGTH	((UINT16P)(I2C2_BASE+0x018))
#define I2C2_I2CREG_DELAY_LENGTH	((UINT16P)(I2C2_BASE+0x01C))
#define I2C2_I2CREG_TIMING	((UINT16P)(I2C2_BASE+0x020))
#define I2C2_I2CREG_START	((UINT16P)(I2C2_BASE+0x024))
#define I2C2_I2CREG_EXT_CONF	((UINT16P)(I2C2_BASE+0x028))
#define I2C2_I2CREG_FIFOSTAT	((UINT16P)(I2C2_BASE+0x030))
#define I2C2_I2CREG_FIFOTHRESH	((UINT16P)(I2C2_BASE+0x034))
#define I2C2_I2CREG_FIFOADDRCLR	((UINT16P)(I2C2_BASE+0x038))
#define I2C2_I2CREG_IO_CONFIG	((UINT16P)(I2C2_BASE+0x040))
#define I2C2_I2CREG_MULTIMAS	((UINT16P)(I2C2_BASE+0x044))
#define I2C2_I2CREG_HS	((UINT16P)(I2C2_BASE+0x048))
#define I2C2_I2CREG_SOFTRESET	((UINT16P)(I2C2_BASE+0x050))
#define I2C2_I2CREG_HW_CG_EN	((UINT16P)(I2C2_BASE+0x054))
#define I2C2_I2CREG_DEBUG_STATUS	((UINT16P)(I2C2_BASE+0x064))
#define I2C2_I2CREG_DEBUG_CTRL	((UINT16P)(I2C2_BASE+0x068))

// APB Module spi
#define SPI1_BASE (0x1100A000)
#define SPI_CFG0	((UINT32P)(SPI1_BASE+0x000))
#define SPI_CFG1	((UINT32P)(SPI1_BASE+0x004))
#define SPI_TX_SRC	((UINT32P)(SPI1_BASE+0x008))
#define SPI_RX_DST	((UINT32P)(SPI1_BASE+0x00c))
#define SPI_TX_DATA	((UINT32P)(SPI1_BASE+0x010))
#define SPI_RX_DATA	((UINT32P)(SPI1_BASE+0x014))
#define SPI_CMD	((UINT32P)(SPI1_BASE+0x018))
#define SPI_IRQ	((UINT32P)(SPI1_BASE+0x01c))
#define SPI_STATUS	((UINT32P)(SPI1_BASE+0x020))

// APB Module therm_ctrl
#define THERM_CTRL_BASE (0x1100B000)
#define TEMPMONCTL0	((UINT32P)(THERM_CTRL_BASE+0x000))
#define TEMPMONCTL1	((UINT32P)(THERM_CTRL_BASE+0x004))
#define TEMPMONCTL2	((UINT32P)(THERM_CTRL_BASE+0x008))
#define TEMPMONINT	((UINT32P)(THERM_CTRL_BASE+0x00C))
#define TEMPMONINTSTS	((UINT32P)(THERM_CTRL_BASE+0x010))
#define TEMPMONIDET0	((UINT32P)(THERM_CTRL_BASE+0x014))
#define TEMPMONIDET1	((UINT32P)(THERM_CTRL_BASE+0x018))
#define TEMPMONIDET2	((UINT32P)(THERM_CTRL_BASE+0x01c))
#define TEMPMONINTCLR	((UINT32P)(THERM_CTRL_BASE+0x020))
#define TEMPH2NTHRE	((UINT32P)(THERM_CTRL_BASE+0x024))
#define TEMPHTHRE	((UINT32P)(THERM_CTRL_BASE+0x028))
#define TEMPCTHRE	((UINT32P)(THERM_CTRL_BASE+0x02C))
#define TEMPOFFSETH	((UINT32P)(THERM_CTRL_BASE+0x030))
#define TEMPOFFSETL	((UINT32P)(THERM_CTRL_BASE+0x034))
#define TEMPMSRCTL0	((UINT32P)(THERM_CTRL_BASE+0x038))
#define TEMPMSRCTL1	((UINT32P)(THERM_CTRL_BASE+0x03C))
#define TEMPAHBPOLL	((UINT32P)(THERM_CTRL_BASE+0x040))
#define TEMPAHBTO	((UINT32P)(THERM_CTRL_BASE+0x044))
#define TEMPADCPNP0	((UINT32P)(THERM_CTRL_BASE+0x048))
#define TEMPADCPNP1	((UINT32P)(THERM_CTRL_BASE+0x04C))
#define TEMPADCPNP2	((UINT32P)(THERM_CTRL_BASE+0x050))
#define TEMPADCMUX	((UINT32P)(THERM_CTRL_BASE+0x054))
#define TEMPADCEXT	((UINT32P)(THERM_CTRL_BASE+0x058))
#define TEMPADCEXT1	((UINT32P)(THERM_CTRL_BASE+0x05C))
#define TEMPADCEN	((UINT32P)(THERM_CTRL_BASE+0x060))
#define TEMPPNPMUXADDR	((UINT32P)(THERM_CTRL_BASE+0x064))
#define TEMPADCMUXADDR	((UINT32P)(THERM_CTRL_BASE+0x068))
#define TEMPADCEXTADDR	((UINT32P)(THERM_CTRL_BASE+0x06C))
#define TEMPADCEXT1ADDR	((UINT32P)(THERM_CTRL_BASE+0x070))
#define TEMPADCENADDR	((UINT32P)(THERM_CTRL_BASE+0x074))
#define TEMPADCVALIDADDR	((UINT32P)(THERM_CTRL_BASE+0x078))
#define TEMPADCVOLTADDR	((UINT32P)(THERM_CTRL_BASE+0x07C))
#define TEMPRDCTRL	((UINT32P)(THERM_CTRL_BASE+0x080))
#define TEMPADCVALIDMASK	((UINT32P)(THERM_CTRL_BASE+0x084))
#define TEMPADCVOLTAGESHIFT	((UINT32P)(THERM_CTRL_BASE+0x088))
#define TEMPADCWRITECTRL	((UINT32P)(THERM_CTRL_BASE+0x08C))
#define TEMPMSR0	((UINT32P)(THERM_CTRL_BASE+0x090))
#define TEMPMSR1	((UINT32P)(THERM_CTRL_BASE+0x094))
#define TEMPMSR2	((UINT32P)(THERM_CTRL_BASE+0x098))
#define TEMPIMMD0	((UINT32P)(THERM_CTRL_BASE+0x0A0))
#define TEMPIMMD1	((UINT32P)(THERM_CTRL_BASE+0x0A4))
#define TEMPIMMD2	((UINT32P)(THERM_CTRL_BASE+0x0A8))
#define TEMPSPARE0	((UINT32P)(THERM_CTRL_BASE+0x0F0))
#define TEMPSPARE1	((UINT32P)(THERM_CTRL_BASE+0x0F4))
#define TEMPSPARE2	((UINT32P)(THERM_CTRL_BASE+0x0F8))
#define TEMPSPARE3	((UINT32P)(THERM_CTRL_BASE+0x0FC))
#define TEMPMONIDET3	((UINT32P)(THERM_CTRL_BASE+0x0B0))
#define TEMPADCPNP3	((UINT32P)(THERM_CTRL_BASE+0x0B4))
#define TEMPMSR3	((UINT32P)(THERM_CTRL_BASE+0x0B8))
#define TEMPIMMD3	((UINT32P)(THERM_CTRL_BASE+0x0BC))
#define TEMPPROTCTL	((UINT32P)(THERM_CTRL_BASE+0x0C0))
#define TEMPPROTTA	((UINT32P)(THERM_CTRL_BASE+0x0C4))
#define TEMPPROTTB	((UINT32P)(THERM_CTRL_BASE+0x0C8))
#define TEMPPROTTC	((UINT32P)(THERM_CTRL_BASE+0x0CC))
#define DESCHAR	((UINT32P)(THERM_CTRL_BASE+0x200))
#define TEMPCHAR	((UINT32P)(THERM_CTRL_BASE+0x204))
#define DETCHAR	((UINT32P)(THERM_CTRL_BASE+0x208))
#define AGECHAR	((UINT32P)(THERM_CTRL_BASE+0x20C))
#define DCCONFIG	((UINT32P)(THERM_CTRL_BASE+0x210))
#define AGECONFIG	((UINT32P)(THERM_CTRL_BASE+0x214))
#define FREQPCT30	((UINT32P)(THERM_CTRL_BASE+0x218))
#define FREQPCT74	((UINT32P)(THERM_CTRL_BASE+0x21C))
#define LIMITVALS	((UINT32P)(THERM_CTRL_BASE+0x220))
#define VBOOT	((UINT32P)(THERM_CTRL_BASE+0x224))
#define DETWINDOW	((UINT32P)(THERM_CTRL_BASE+0x228))
#define PTPCONFIG	((UINT32P)(THERM_CTRL_BASE+0x22C))
#define TSCALCS	((UINT32P)(THERM_CTRL_BASE+0x230))
#define RUNCONFIG	((UINT32P)(THERM_CTRL_BASE+0x234))
#define PTPEN	((UINT32P)(THERM_CTRL_BASE+0x238))
#define INIT2VALS	((UINT32P)(THERM_CTRL_BASE+0x23C))
#define DCVALUES	((UINT32P)(THERM_CTRL_BASE+0x240))
#define AGEVALUES	((UINT32P)(THERM_CTRL_BASE+0x244))
#define VOP30	((UINT32P)(THERM_CTRL_BASE+0x248))
#define VOP74	((UINT32P)(THERM_CTRL_BASE+0x24C))
#define TEMP	((UINT32P)(THERM_CTRL_BASE+0x250))
#define PTPINTSTS	((UINT32P)(THERM_CTRL_BASE+0x254))
#define PTPINTSTSRAW	((UINT32P)(THERM_CTRL_BASE+0x258))
#define PTPINTEN	((UINT32P)(THERM_CTRL_BASE+0x25C))
#define PTPCHKINT	((UINT32P)(THERM_CTRL_BASE+0x260))
#define PTPCHKSHIFT	((UINT32P)(THERM_CTRL_BASE+0x264))
#define PTPSTATUS	((UINT32P)(THERM_CTRL_BASE+0x268))
#define VDESIGN30	((UINT32P)(THERM_CTRL_BASE+0x26C))
#define VDESIGN74	((UINT32P)(THERM_CTRL_BASE+0x270))
#define DVT30	((UINT32P)(THERM_CTRL_BASE+0x274))
#define DVT74	((UINT32P)(THERM_CTRL_BASE+0x278))
#define AGECOUNT	((UINT32P)(THERM_CTRL_BASE+0x27C))
#define SMSTATE0	((UINT32P)(THERM_CTRL_BASE+0x280))
#define SMSTATE1	((UINT32P)(THERM_CTRL_BASE+0x284))

// APB Module btif
#define BTIF_BASE (0x1100C000)

// APB Module nfi
#define NFI_BASE (0x1100D000)
#define NFI_CNFG	((UINT32P)(NFI_BASE+0x000))
#define NFI_PAGEFMT	((UINT32P)(NFI_BASE+0x004))
#define NFI_CON	((UINT32P)(NFI_BASE+0x008))
#define NFI_ACCCON	((UINT32P)(NFI_BASE+0x00C))
#define NFI_INTR_EN	((UINT32P)(NFI_BASE+0x010))
#define NFI_INTR	((UINT32P)(NFI_BASE+0x014))
#define NFI_CMD	((UINT32P)(NFI_BASE+0x020))
#define NFI_ADDRNOB	((UINT32P)(NFI_BASE+0x030))
#define NFI_COLADDR	((UINT32P)(NFI_BASE+0x034))
#define NFI_ROWADDR	((UINT32P)(NFI_BASE+0x038))
#define NFI_STRDATA	((UINT32P)(NFI_BASE+0x040))
#define NFI_CNRNB	((UINT32P)(NFI_BASE+0x044))
#define NFI_DATAW	((UINT32P)(NFI_BASE+0x050))
#define NFI_DATAR	((UINT32P)(NFI_BASE+0x054))
#define NFI_PIO_DRDY	((UINT32P)(NFI_BASE+0x058))
#define NFI_STA	((UINT32P)(NFI_BASE+0x060))
#define NFI_FIFOSTA	((UINT32P)(NFI_BASE+0x064))
#define NFI_LOCKSTA	((UINT32P)(NFI_BASE+0x068))
#define NFI_ADDRCNTR	((UINT32P)(NFI_BASE+0x070))
#define NFI_STRADDR	((UINT32P)(NFI_BASE+0x080))
#define NFI_BYTELEN	((UINT32P)(NFI_BASE+0x084))
#define NFI_CSEL	((UINT32P)(NFI_BASE+0x090))
#define NFI_IOCON	((UINT32P)(NFI_BASE+0x094))
#define NFI_FDM0L	((UINT32P)(NFI_BASE+0x0A0))
#define NFI_FDM0M	((UINT32P)(NFI_BASE+0x0A4))
#define NFI_FDM1L	((UINT32P)(NFI_BASE+0x0A8))
#define NFI_FDM1M	((UINT32P)(NFI_BASE+0x0AC))
#define NFI_FDM2L	((UINT32P)(NFI_BASE+0x0B0))
#define NFI_FDM2M	((UINT32P)(NFI_BASE+0x0B4))
#define NFI_FDM3L	((UINT32P)(NFI_BASE+0x0B8))
#define NFI_FDM3M	((UINT32P)(NFI_BASE+0x0BC))
#define NFI_FDM4L	((UINT32P)(NFI_BASE+0x0C0))
#define NFI_FDM4M	((UINT32P)(NFI_BASE+0x0C4))
#define NFI_FDM5L	((UINT32P)(NFI_BASE+0x0C8))
#define NFI_FDM5M	((UINT32P)(NFI_BASE+0x0CC))
#define NFI_FDM6L	((UINT32P)(NFI_BASE+0x0D0))
#define NFI_FDM6M	((UINT32P)(NFI_BASE+0x0D4))
#define NFI_FDM7L	((UINT32P)(NFI_BASE+0x0D8))
#define NFI_FDM7M	((UINT32P)(NFI_BASE+0x0DC))
#define NFI_LOCK	((UINT32P)(NFI_BASE+0x100))
#define NFI_LOCKCON	((UINT32P)(NFI_BASE+0x104))
#define NFI_LOCKANOB	((UINT32P)(NFI_BASE+0x108))
#define NFI_LOCK00ADD	((UINT32P)(NFI_BASE+0x110))
#define NFI_LOCK00FMT	((UINT32P)(NFI_BASE+0x114))
#define NFI_LOCK01ADD	((UINT32P)(NFI_BASE+0x118))
#define NFI_LOCK01FMT	((UINT32P)(NFI_BASE+0x11C))
#define NFI_LOCK02ADD	((UINT32P)(NFI_BASE+0x120))
#define NFI_LOCK02FMT	((UINT32P)(NFI_BASE+0x124))
#define NFI_LOCK03ADD	((UINT32P)(NFI_BASE+0x128))
#define NFI_LOCK03FMT	((UINT32P)(NFI_BASE+0x12C))
#define NFI_LOCK04ADD	((UINT32P)(NFI_BASE+0x130))
#define NFI_LOCK04FMT	((UINT32P)(NFI_BASE+0x134))
#define NFI_LOCK05ADD	((UINT32P)(NFI_BASE+0x138))
#define NFI_LOCK05FMT	((UINT32P)(NFI_BASE+0x13C))
#define NFI_LOCK06ADD	((UINT32P)(NFI_BASE+0x140))
#define NFI_LOCK06FMT	((UINT32P)(NFI_BASE+0x144))
#define NFI_LOCK07ADD	((UINT32P)(NFI_BASE+0x148))
#define NFI_LOCK07FMT	((UINT32P)(NFI_BASE+0x14C))
#define NFI_LOCK08ADD	((UINT32P)(NFI_BASE+0x150))
#define NFI_LOCK08FMT	((UINT32P)(NFI_BASE+0x154))
#define NFI_LOCK09ADD	((UINT32P)(NFI_BASE+0x158))
#define NFI_LOCK09FMT	((UINT32P)(NFI_BASE+0x15C))
#define NFI_LOCK10ADD	((UINT32P)(NFI_BASE+0x160))
#define NFI_LOCK10FMT	((UINT32P)(NFI_BASE+0x164))
#define NFI_LOCK11ADD	((UINT32P)(NFI_BASE+0x168))
#define NFI_LOCK11FMT	((UINT32P)(NFI_BASE+0x16C))
#define NFI_LOCK12ADD	((UINT32P)(NFI_BASE+0x170))
#define NFI_LOCK12FMT	((UINT32P)(NFI_BASE+0x174))
#define NFI_LOCK13ADD	((UINT32P)(NFI_BASE+0x178))
#define NFI_LOCK13FMT	((UINT32P)(NFI_BASE+0x17C))
#define NFI_LOCK14ADD	((UINT32P)(NFI_BASE+0x180))
#define NFI_LOCK14FMT	((UINT32P)(NFI_BASE+0x184))
#define NFI_LOCK15ADD	((UINT32P)(NFI_BASE+0x188))
#define NFI_LOCK15FMT	((UINT32P)(NFI_BASE+0x18C))
#define NFI_FIFODATA0	((UINT32P)(NFI_BASE+0x190))
#define NFI_FIFODATA1	((UINT32P)(NFI_BASE+0x194))
#define NFI_FIFODATA2	((UINT32P)(NFI_BASE+0x198))
#define NFI_FIFODATA3	((UINT32P)(NFI_BASE+0x19C))
#define NFI_MCON	((UINT32P)(NFI_BASE+0x200))
#define NFI_TOTALCNT	((UINT32P)(NFI_BASE+0x204))
#define NFI_RQCNT	((UINT32P)(NFI_BASE+0x208))
#define NFI_ACCNT	((UINT32P)(NFI_BASE+0x20C))
#define NFI_MASTER_STA	((UINT32P)(NFI_BASE+0x210))
#define NFI_DEBUG_CON1	((UINT32P)(NFI_BASE+0x220))

// APB Module nfiecc_16bit
#define NFIECC_BASE (0x1100E000)
#define NFIECC_ENCCON	((UINT32P)(NFIECC_BASE+0x000))
#define NFIECC_ENCCNFG	((UINT32P)(NFIECC_BASE+0x004))
#define NFIECC_ENCDIADDR	((UINT32P)(NFIECC_BASE+0x008))
#define NFIECC_ENCIDLE	((UINT32P)(NFIECC_BASE+0x00C))
#define NFIECC_ENCPAR0	((UINT32P)(NFIECC_BASE+0x010))
#define NFIECC_ENCPAR1	((UINT32P)(NFIECC_BASE+0x014))
#define NFIECC_ENCPAR2	((UINT32P)(NFIECC_BASE+0x018))
#define NFIECC_ENCPAR3	((UINT32P)(NFIECC_BASE+0x01C))
#define NFIECC_ENCPAR4	((UINT32P)(NFIECC_BASE+0x020))
#define NFIECC_ENCPAR5	((UINT32P)(NFIECC_BASE+0x024))
#define NFIECC_ENCPAR6	((UINT32P)(NFIECC_BASE+0x028))
#define NFIECC_ENCSTA	((UINT32P)(NFIECC_BASE+0x02C))
#define NFIECC_ENCIRQEN	((UINT32P)(NFIECC_BASE+0x030))
#define NFIECC_ENCIRQSTA	((UINT32P)(NFIECC_BASE+0x034))
#define NFIECC_PIODIRDY	((UINT32P)(NFIECC_BASE+0x080))
#define NFIECC_PIODI	((UINT32P)(NFIECC_BASE+0x084))
#define NFIECC_DECCON	((UINT32P)(NFIECC_BASE+0x100))
#define NFIECC_DECCNFG	((UINT32P)(NFIECC_BASE+0x104))
#define NFIECC_DECDIADDR	((UINT32P)(NFIECC_BASE+0x108))
#define NFIECC_DECIDLE	((UINT32P)(NFIECC_BASE+0x10C))
#define NFIECC_DECFER	((UINT32P)(NFIECC_BASE+0x110))
#define NFIECC_DECENUM0	((UINT32P)(NFIECC_BASE+0x114))
#define NFIECC_DECENUM1	((UINT32P)(NFIECC_BASE+0x118))
#define NFIECC_DECDONE	((UINT32P)(NFIECC_BASE+0x11C))
#define NFIECC_DECEL0	((UINT32P)(NFIECC_BASE+0x120))
#define NFIECC_DECEL1	((UINT32P)(NFIECC_BASE+0x124))
#define NFIECC_DECEL2	((UINT32P)(NFIECC_BASE+0x128))
#define NFIECC_DECEL3	((UINT32P)(NFIECC_BASE+0x12C))
#define NFIECC_DECEL4	((UINT32P)(NFIECC_BASE+0x130))
#define NFIECC_DECEL5	((UINT32P)(NFIECC_BASE+0x134))
#define NFIECC_DECEL6	((UINT32P)(NFIECC_BASE+0x138))
#define NFIECC_DECEL7	((UINT32P)(NFIECC_BASE+0x13C))
#define NFIECC_DECIRQEN	((UINT32P)(NFIECC_BASE+0x140))
#define NFIECC_DECIRQSTA	((UINT32P)(NFIECC_BASE+0x144))
#define NFIECC_FDMADDR	((UINT32P)(NFIECC_BASE+0x148))
#define NFIECC_DECFSM	((UINT32P)(NFIECC_BASE+0x14C))
#define NFIECC_SYNSTA	((UINT32P)(NFIECC_BASE+0x150))
#define NFIECC_DECNFIDI	((UINT32P)(NFIECC_BASE+0x154))
#define NFIECC_SYN0	((UINT32P)(NFIECC_BASE+0x158))

// APB Module nli_arb
#define NLI_ARB_BASE (0x1100F000)
#define NLI_ARB_STA	((UINT32P)(NLI_ARB_BASE+0x000))
#define NLI_ARB_SWRST	((UINT32P)(NLI_ARB_BASE+0x010))
#define NLI_ARB_CON	((UINT32P)(NLI_ARB_BASE+0x014))
#define NLI_ARB_CONT_GRANT	((UINT32P)(NLI_ARB_BASE+0x018))
#define NLI_ARB_HANDOVER	((UINT32P)(NLI_ARB_BASE+0x01C))
#define NLI_ARB_SHAREPIN_CON	((UINT32P)(NLI_ARB_BASE+0x020))
#define NLI_ARB_MON_SRC	((UINT32P)(NLI_ARB_BASE+0x040))
#define NLI_ARB_MON_CLR	((UINT32P)(NLI_ARB_BASE+0x044))
#define NLI_ARB_MON_START	((UINT32P)(NLI_ARB_BASE+0x048))
#define NLI_ARB_MON_RD	((UINT32P)(NLI_ARB_BASE+0x050))
#define NLI_ARB_MON_WR	((UINT32P)(NLI_ARB_BASE+0x054))
#define NLI_ARB_MON_CYC	((UINT32P)(NLI_ARB_BASE+0x058))
#define NLI_ARB_DUMMY	((UINT32P)(NLI_ARB_BASE+0x080))

// APB Module peri_pwrap_bridge
#define PERI_PWRAP_BRIDGE_BASE (0x11017000)
#define PERI_PWRAP_BRIDGE_IARB_INIT	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x0))
#define PERI_PWRAP_BRIDGE_IORD_ARB_EN	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x4))
#define PERI_PWRAP_BRIDGE_IARB_STA0	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x8))
#define PERI_PWRAP_BRIDGE_IARB_STA1	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0xC))
#define PERI_PWRAP_BRIDGE_WACS3_EN	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x10))
#define PERI_PWRAP_BRIDGE_INIT_DONE3	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x14))
#define PERI_PWRAP_BRIDGE_WACS3_CMD	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x18))
#define PERI_PWRAP_BRIDGE_WACS3_RDATA	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x1C))
#define PERI_PWRAP_BRIDGE_WACS3_VLDCLR	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x20))
#define PERI_PWRAP_BRIDGE_WACS4_EN	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x24))
#define PERI_PWRAP_BRIDGE_INIT_DONE4	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x28))
#define PERI_PWRAP_BRIDGE_WACS4_CMD	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x2C))
#define PERI_PWRAP_BRIDGE_WACS4_RDATA	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x30))
#define PERI_PWRAP_BRIDGE_WACS4_VLDCLR	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x34))
#define PERI_PWRAP_BRIDGE_INT_EN	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x38))
#define PERI_PWRAP_BRIDGE_INT_FLG_RAW	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x3C))
#define PERI_PWRAP_BRIDGE_INT_FLG	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x40))
#define PERI_PWRAP_BRIDGE_INT_CLR	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x44))
#define PERI_PWRAP_BRIDGE_TIMER_EN	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x48))
#define PERI_PWRAP_BRIDGE_TIMER_STA	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x4C))
#define PERI_PWRAP_BRIDGE_WDT_UNIT	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x50))
#define PERI_PWRAP_BRIDGE_WDT_SRC_EN	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x54))
#define PERI_PWRAP_BRIDGE_WDT_FLG	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x58))
#define PERI_PWRAP_BRIDGE_DEBUG_INT_SEL	((UINT32P)(PERI_PWRAP_BRIDGE_BASE+0x5C))

// APB Module usb2
#define USB0_BASE (0x11200000)

// APB Module usb_sif
#define USB_SIF_BASE (0x11210000)

// APB Module audio
#define AUDIO_BASE (0x11220000)

// APB Module msdc
#define MSDC0_BASE (0x11230000)

// APB Module msdc
#define MSDC1_BASE (0x11240000)

// APB Module msdc
#define MSDC2_BASE (0x11250000)

// APB Module wcn_ahb
#define WCN_AHB_BASE (0x11260000)

// APB Module mfg_top
#define MFGCFG_BASE (0x13000000)
#define MFG_CG_CON	((UINT32P)(MFGCFG_BASE+0x000))
#define MFG_CG_SET	((UINT32P)(MFGCFG_BASE+0x004))
#define MFG_CG_CLR	((UINT32P)(MFGCFG_BASE+0x008))
#define MFG_RESET	((UINT32P)(MFGCFG_BASE+0x00c))
#define MFG_DCM_CON_0	((UINT32P)(MFGCFG_BASE+0x010))
#define MFG_DCM_CON_1	((UINT32P)(MFGCFG_BASE+0x014))
#define MFG_DCM_CON_2	((UINT32P)(MFGCFG_BASE+0x018))
#define MFG_ASYNC_CON	((UINT32P)(MFGCFG_BASE+0x01c))
#define MFG_SRAM_DELSEL_0	((UINT32P)(MFGCFG_BASE+0x020))
#define MFG_SRAM_DELSEL_1	((UINT32P)(MFGCFG_BASE+0x024))
#define MFG_SRAM_DELSEL_2	((UINT32P)(MFGCFG_BASE+0x028))
#define MFG_SRAM_DELSEL_3	((UINT32P)(MFGCFG_BASE+0x02c))
#define MFG_SRAM_DELSEL_4	((UINT32P)(MFGCFG_BASE+0x030))
#define MFG_SRAM_DELSEL_5	((UINT32P)(MFGCFG_BASE+0x034))
#define MFG_SRAM_DELSEL_6	((UINT32P)(MFGCFG_BASE+0x038))
#define MFG_SRAM_DELSEL_7	((UINT32P)(MFGCFG_BASE+0x03c))
#define MFG_SRAM_DELSEL_8	((UINT32P)(MFGCFG_BASE+0x040))
#define MFG_SRAM_DELSEL_9	((UINT32P)(MFGCFG_BASE+0x044))
#define MFG_SRAM_DELSEL_10	((UINT32P)(MFGCFG_BASE+0x048))
#define MFG_SRAM_DELSEL_11	((UINT32P)(MFGCFG_BASE+0x04c))
#define MFG_SRAM_DELSEL_12	((UINT32P)(MFGCFG_BASE+0x050))
#define MFG_SRAM_DELSEL_13	((UINT32P)(MFGCFG_BASE+0x054))
#define MFG_SRAM_DELSEL_14	((UINT32P)(MFGCFG_BASE+0x058))
#define MFG_MBIST_MODE	((UINT32P)(MFGCFG_BASE+0x060))
#define MFG_MBIST_MODE_1	((UINT32P)(MFGCFG_BASE+0x064))
#define MFG_MBIST_DBG_CON	((UINT32P)(MFGCFG_BASE+0x068))
#define MFG_MBIST_BG	((UINT32P)(MFGCFG_BASE+0x06c))
#define MFG_MBIST_HOLDB	((UINT32P)(MFGCFG_BASE+0x070))
#define MFG_MBIST_HOLDB_1	((UINT32P)(MFGCFG_BASE+0x074))
#define MFG_MBIST_SCANOUT	((UINT32P)(MFGCFG_BASE+0x078))
#define MFG_MBIST_SCANOUT_1	((UINT32P)(MFGCFG_BASE+0x07c))
#define MFG_MBIST_BSEL_0	((UINT32P)(MFGCFG_BASE+0x080))
#define MFG_MBIST_BSEL_1	((UINT32P)(MFGCFG_BASE+0x084))
#define MFG_MBIST_BSEL_2	((UINT32P)(MFGCFG_BASE+0x088))
#define MFG_MBIST_BSEL_3	((UINT32P)(MFGCFG_BASE+0x08c))
#define MFG_MBIST_DONE_0	((UINT32P)(MFGCFG_BASE+0x090))
#define MFG_MBIST_DONE_1	((UINT32P)(MFGCFG_BASE+0x094))
#define MFG_MBIST_DONE_2	((UINT32P)(MFGCFG_BASE+0x098))
#define MFG_MBIST_DONE_3	((UINT32P)(MFGCFG_BASE+0x09c))
#define MFG_MBIST_DONE_4	((UINT32P)(MFGCFG_BASE+0x0a0))
#define MFG_MBIST_DONE_5	((UINT32P)(MFGCFG_BASE+0x0a4))
#define MFG_MBIST_FAIL_0	((UINT32P)(MFGCFG_BASE+0x0a8))
#define MFG_MBIST_FAIL_1	((UINT32P)(MFGCFG_BASE+0x0ac))
#define MFG_MBIST_FAIL_2	((UINT32P)(MFGCFG_BASE+0x0b0))
#define MFG_MBIST_FAIL_3	((UINT32P)(MFGCFG_BASE+0x0b4))
#define MFG_MBIST_FAIL_4	((UINT32P)(MFGCFG_BASE+0x0b8))
#define MFG_MBIST_FAIL_5	((UINT32P)(MFGCFG_BASE+0x0bc))
#define MFG_GP_CRC_0	((UINT32P)(MFGCFG_BASE+0x0c0))
#define MFG_GP_CRC_1	((UINT32P)(MFGCFG_BASE+0x0c4))
#define MFG_GP_CRC_2	((UINT32P)(MFGCFG_BASE+0x0c8))
#define MFG_GP_CRC_3	((UINT32P)(MFGCFG_BASE+0x0cc))
#define MFG_PP0_CRC_0	((UINT32P)(MFGCFG_BASE+0x0d0))
#define MFG_PP0_CRC_1	((UINT32P)(MFGCFG_BASE+0x0d4))
#define MFG_PP0_CRC_2	((UINT32P)(MFGCFG_BASE+0x0d8))
#define MFG_PP0_CRC_3	((UINT32P)(MFGCFG_BASE+0x0dc))
#define MFG_PP1_CRC_0	((UINT32P)(MFGCFG_BASE+0x0e0))
#define MFG_PP1_CRC_1	((UINT32P)(MFGCFG_BASE+0x0e4))
#define MFG_PP1_CRC_2	((UINT32P)(MFGCFG_BASE+0x0e8))
#define MFG_PP1_CRC_3	((UINT32P)(MFGCFG_BASE+0x0ec))
#define MFG_DEBUG_SEL	((UINT32P)(MFGCFG_BASE+0x0f0))
#define MFG_DEBUG_A	((UINT32P)(MFGCFG_BASE+0x0f4))
#define MFG_DEBUG_B	((UINT32P)(MFGCFG_BASE+0x0f8))
#define MFG_RP_CON	((UINT32P)(MFGCFG_BASE+0x100))
#define MFG_RP_MON_0	((UINT32P)(MFGCFG_BASE+0x104))
#define MFG_RP_MON_1	((UINT32P)(MFGCFG_BASE+0x108))

// APB Module mali
#define MALI_BASE (0x13010000)

// APB Module mali_tb_cmd
#define MALI_TB_BASE (0x1301f000)
#define MALI_TB_CMD_DUMP_MEM	((UINT32P)(MALI_TB_BASE+0xf80))
#define MALI_TB_CMD_DUMP_REG	((UINT32P)(MALI_TB_BASE+0xf84))
#define MALI_TB_CMD_DUMP_WRITTEN_MEM	((UINT32P)(MALI_TB_BASE+0xf88))
#define MALI_TB_CMD_LOAD_MEM	((UINT32P)(MALI_TB_BASE+0xf8c))
#define MALI_TB_CMD_QUIT	((UINT32P)(MALI_TB_BASE+0xf90))
#define MALI_TB_CMD_READLATENCY	((UINT32P)(MALI_TB_BASE+0xf94))
#define MALI_TB_CMD_RESET	((UINT32P)(MALI_TB_BASE+0xf98))
#define MALI_TB_CMD_WAIT	((UINT32P)(MALI_TB_BASE+0xf9c))
#define MALI_TB_CMD_WRITEREG	((UINT32P)(MALI_TB_BASE+0xfa0))
#define MALI_TB_CMD_UINT_PARAM0	((UINT32P)(MALI_TB_BASE+0xf00))
#define MALI_TB_CMD_UINT_PARAM1	((UINT32P)(MALI_TB_BASE+0xf04))
#define MALI_TB_CMD_STR_PARAM0_CLEAR	((UINT32P)(MALI_TB_BASE+0xf10))
#define MALI_TB_CMD_STR_PARAM0_ADD	((UINT32P)(MALI_TB_BASE+0xf14))
#define MALI_TB_CMD_STR_PARAM1_CLEAR	((UINT32P)(MALI_TB_BASE+0xf20))
#define MALI_TB_CMD_STR_PARAM1_ADD	((UINT32P)(MALI_TB_BASE+0xf24))
#define MALI_TB_CMD_ATTR	((UINT32P)(MALI_TB_BASE+0xf30))
#define MALI_TB_CMD_ENUM_PARAM0	((UINT32P)(MALI_TB_BASE+0xf40))
#define MALI_TB_CMD_ENUM_PARAM1	((UINT32P)(MALI_TB_BASE+0xf44))

// APB Module mmsys_config
#define MMSYS_CONFIG_BASE (0x14000000)
#define CAM_MDP_MOUT_EN	((UINT16P)(MMSYS_CONFIG_BASE+0x01c))
#define MDP_RDMA_MOUT_EN	((UINT16P)(MMSYS_CONFIG_BASE+0x020))
#define MDP_RSZ0_MOUT_EN	((UINT16P)(MMSYS_CONFIG_BASE+0x024))
#define MDP_RSZ1_MOUT_EN	((UINT16P)(MMSYS_CONFIG_BASE+0x028))
#define MDP_TDSHP_MOUT_EN	((UINT16P)(MMSYS_CONFIG_BASE+0x02c))
#define DISP_OVL_MOUT_EN	((UINT16P)(MMSYS_CONFIG_BASE+0x030))
#define MMSYS_MOUT_RST	((UINT16P)(MMSYS_CONFIG_BASE+0x034))
#define MDP_RSZ0_SEL	((UINT16P)(MMSYS_CONFIG_BASE+0x038))
#define MDP_RSZ1_SEL	((UINT16P)(MMSYS_CONFIG_BASE+0x03c))
#define MDP_TDSHP_SEL	((UINT16P)(MMSYS_CONFIG_BASE+0x040))
#define MDP_WROT_SEL	((UINT16P)(MMSYS_CONFIG_BASE+0x044))
#define MDP_WDMA_SEL	((UINT16P)(MMSYS_CONFIG_BASE+0x048))
#define DISP_OUT_SEL	((UINT16P)(MMSYS_CONFIG_BASE+0x04c))
#define MMSYS_CG_CON0	((UINT32P)(MMSYS_CONFIG_BASE+0x100))
#define MMSYS_CG_SET0	((UINT32P)(MMSYS_CONFIG_BASE+0x104))
#define MMSYS_CG_CLR0	((UINT32P)(MMSYS_CONFIG_BASE+0x108))
#define MMSYS_CG_CON1	((UINT32P)(MMSYS_CONFIG_BASE+0x110))
#define MMSYS_CG_SET1	((UINT32P)(MMSYS_CONFIG_BASE+0x114))
#define MMSYS_CG_CLR1	((UINT32P)(MMSYS_CONFIG_BASE+0x118))
#define MMSYS_HW_DCM_DIS0	((UINT32P)(MMSYS_CONFIG_BASE+0x120))
#define MMSYS_HW_DCM_DIS_SET0	((UINT32P)(MMSYS_CONFIG_BASE+0x124))
#define MMSYS_HW_DCM_DIS_CLR0	((UINT32P)(MMSYS_CONFIG_BASE+0x128))
#define MMSYS_HW_DCM_DIS1	((UINT32P)(MMSYS_CONFIG_BASE+0x12c))
#define MMSYS_HW_DCM_DIS_SET1	((UINT32P)(MMSYS_CONFIG_BASE+0x130))
#define MMSYS_HW_DCM_DIS_CLR1	((UINT32P)(MMSYS_CONFIG_BASE+0x134))
#define MMSYS_SW_RST_B	((UINT32P)(MMSYS_CONFIG_BASE+0x138))
#define MMSYS_LCM_RST_B	((UINT32P)(MMSYS_CONFIG_BASE+0x13c))
#define DISP_FAKE_ENG_EN	((UINT32P)(MMSYS_CONFIG_BASE+0x200))
#define DISP_FAKE_ENG_RST	((UINT32P)(MMSYS_CONFIG_BASE+0x204))
#define DISP_FAKE_ENG_CON0	((UINT32P)(MMSYS_CONFIG_BASE+0x208))
#define DISP_FAKE_ENG_CON1	((UINT32P)(MMSYS_CONFIG_BASE+0x20c))
#define DISP_FAKE_ENG_RD_ADDR	((UINT32P)(MMSYS_CONFIG_BASE+0x210))
#define DISP_FAKE_ENG_WR_ADDR	((UINT32P)(MMSYS_CONFIG_BASE+0x214))
#define DISP_FAKE_ENG_STATE	((UINT32P)(MMSYS_CONFIG_BASE+0x218))
#define MMSYS_MBIST_DONE	((UINT32P)(MMSYS_CONFIG_BASE+0x800))
#define MMSYS_MBIST_FAIL0	((UINT32P)(MMSYS_CONFIG_BASE+0x804))
#define MMSYS_MBIST_FAIL1	((UINT32P)(MMSYS_CONFIG_BASE+0x808))
#define MMSYS_MBIST_HOLDB	((UINT32P)(MMSYS_CONFIG_BASE+0x80C))
#define MMSYS_MBIST_MODE	((UINT32P)(MMSYS_CONFIG_BASE+0x810))
#define MMSYS_MBIST_BSEL0	((UINT32P)(MMSYS_CONFIG_BASE+0x814))
#define MMSYS_MBIST_BSEL1	((UINT32P)(MMSYS_CONFIG_BASE+0x818))
#define MMSYS_MBIST_CON	((UINT32P)(MMSYS_CONFIG_BASE+0x81c))
#define MMSYS_MEM_DELSEL0	((UINT32P)(MMSYS_CONFIG_BASE+0x820))
#define MMSYS_MEM_DELSEL1	((UINT32P)(MMSYS_CONFIG_BASE+0x824))
#define MMSYS_MEM_DELSEL2	((UINT32P)(MMSYS_CONFIG_BASE+0x828))
#define MMSYS_MEM_DELSEL3	((UINT32P)(MMSYS_CONFIG_BASE+0x82c))
#define MMSYS_DEBUG_OUT_SEL	((UINT32P)(MMSYS_CONFIG_BASE+0x830))
#define MMSYS_DUMMY	((UINT32P)(MMSYS_CONFIG_BASE+0x840))
#define MDP_WROT_MBISR_RESET	((UINT32P)(MMSYS_CONFIG_BASE+0x850))
#define MDP_WROT_MBISR_FAIL	((UINT32P)(MMSYS_CONFIG_BASE+0x854))
#define MDP_WROT_MBISR_OK	((UINT32P)(MMSYS_CONFIG_BASE+0x858))
#define MMSYS_DL_VALID_0	((UINT32P)(MMSYS_CONFIG_BASE+0x860))
#define MMSYS_DL_VALID_1	((UINT32P)(MMSYS_CONFIG_BASE+0x864))
#define MMSYS_DL_READY_0	((UINT32P)(MMSYS_CONFIG_BASE+0x868))
#define MMSYS_DL_READY_1	((UINT32P)(MMSYS_CONFIG_BASE+0x86c))
#define MMSYS_FPGA_CON0	((UINT32P)(MMSYS_CONFIG_BASE+0xC00))
#define MMSYS_FPGA_CON1	((UINT32P)(MMSYS_CONFIG_BASE+0xC04))
#define MMSYS_FPGA_CON2	((UINT32P)(MMSYS_CONFIG_BASE+0xC08))
#define MMSYS_FPGA_CON3	((UINT32P)(MMSYS_CONFIG_BASE+0xC0C))
#define DISP_CG_CON0	((UINT32P)(MMSYS_CONFIG_BASE+0x100))
#define DISP_CG_SET0	((UINT32P)(MMSYS_CONFIG_BASE+0x104))
#define DISP_CG_CLR0	((UINT32P)(MMSYS_CONFIG_BASE+0x108))
#define DISP_CG_CON1	((UINT32P)(MMSYS_CONFIG_BASE+0x110))
#define DISP_CG_SET1	((UINT32P)(MMSYS_CONFIG_BASE+0x114))
#define DISP_CG_CLR1	((UINT32P)(MMSYS_CONFIG_BASE+0x118))
#define DISP_HW_DCM_DIS0	((UINT32P)(MMSYS_CONFIG_BASE+0x120))
#define DISP_HW_DCM_DIS_SET0	((UINT32P)(MMSYS_CONFIG_BASE+0x124))
#define DISP_HW_DCM_DIS_CLR0	((UINT32P)(MMSYS_CONFIG_BASE+0x128))
#define DISP_HW_DCM_DIS1	((UINT32P)(MMSYS_CONFIG_BASE+0x120))
#define DISP_HW_DCM_DIS_SET1	((UINT32P)(MMSYS_CONFIG_BASE+0x124))
#define DISP_HW_DCM_DIS_CLR1	((UINT32P)(MMSYS_CONFIG_BASE+0x128))

// APB Module mdp_rdma
#define MDP_RDMA_BASE (0x14001000)
#define MDP_RDMA_EN	((UINT32P)(MDP_RDMA_BASE+0x000))
#define MDP_RDMA_RESET	((UINT32P)(MDP_RDMA_BASE+0x008))
#define MDP_RDMA_INTERRUPT_ENABLE	((UINT32P)(MDP_RDMA_BASE+0x010))
#define MDP_RDMA_INTERRUPT_STATUS	((UINT32P)(MDP_RDMA_BASE+0x018))
#define MDP_RDMA_CON	((UINT32P)(MDP_RDMA_BASE+0x020))
#define MDP_RDMA_GMCIF_CON	((UINT32P)(MDP_RDMA_BASE+0x028))
#define MDP_RDMA_SRC_CON	((UINT32P)(MDP_RDMA_BASE+0x030))
#define MDP_RDMA_SRC_BASE_0	((UINT32P)(MDP_RDMA_BASE+0x040))
#define MDP_RDMA_SRC_BASE_1	((UINT32P)(MDP_RDMA_BASE+0x048))
#define MDP_RDMA_SRC_BASE_2	((UINT32P)(MDP_RDMA_BASE+0x050))
#define MDP_RDMA_MF_BKGD_SIZE_IN_BYTE	((UINT32P)(MDP_RDMA_BASE+0x060))
#define MDP_RDMA_MF_SRC_SIZE	((UINT32P)(MDP_RDMA_BASE+0x070))
#define MDP_RDMA_MF_CLIP_SIZE	((UINT32P)(MDP_RDMA_BASE+0x078))
#define MDP_RDMA_MF_OFFSET_1	((UINT32P)(MDP_RDMA_BASE+0x080))
#define MDP_RDMA_MF_PAR	((UINT32P)(MDP_RDMA_BASE+0x088))
#define MDP_RDMA_SF_BKGD_SIZE_IN_BYTE	((UINT32P)(MDP_RDMA_BASE+0x090))
#define MDP_RDMA_SF_PAR	((UINT32P)(MDP_RDMA_BASE+0x0B8))
#define MDP_RDMA_MB_DEPTH	((UINT32P)(MDP_RDMA_BASE+0x0C0))
#define MDP_RDMA_MB_BASE	((UINT32P)(MDP_RDMA_BASE+0x0C8))
#define MDP_RDMA_MB_CON	((UINT32P)(MDP_RDMA_BASE+0x0D0))
#define MDP_RDMA_SB_DEPTH	((UINT32P)(MDP_RDMA_BASE+0x0D8))
#define MDP_RDMA_SB_BASE	((UINT32P)(MDP_RDMA_BASE+0x0E0))
#define MDP_RDMA_SB_CON	((UINT32P)(MDP_RDMA_BASE+0x0E8))
#define MDP_RDMA_VC1_RANGE	((UINT32P)(MDP_RDMA_BASE+0x0F0))
#define MDP_RDMA_SRC_END_0	((UINT32P)(MDP_RDMA_BASE+0x100))
#define MDP_RDMA_SRC_END_1	((UINT32P)(MDP_RDMA_BASE+0x108))
#define MDP_RDMA_SRC_END_2	((UINT32P)(MDP_RDMA_BASE+0x110))
#define MDP_RDMA_SRC_OFFSET_0	((UINT32P)(MDP_RDMA_BASE+0x118))
#define MDP_RDMA_SRC_OFFSET_1	((UINT32P)(MDP_RDMA_BASE+0x120))
#define MDP_RDMA_SRC_OFFSET_2	((UINT32P)(MDP_RDMA_BASE+0x128))
#define MDP_RDMA_SRC_OFFSET_W_0	((UINT32P)(MDP_RDMA_BASE+0x130))
#define MDP_RDMA_SRC_OFFSET_W_1	((UINT32P)(MDP_RDMA_BASE+0x138))
#define MDP_RDMA_SRC_OFFSET_W_2	((UINT32P)(MDP_RDMA_BASE+0x140))
#define MDP_RDMA_TRANSFORM_0	((UINT32P)(MDP_RDMA_BASE+0x200))
#define MDP_RDMA_TRANSFORM_1	((UINT32P)(MDP_RDMA_BASE+0x208))
#define MDP_RDMA_TRANSFORM_2	((UINT32P)(MDP_RDMA_BASE+0x210))
#define MDP_RDMA_TRANSFORM_3	((UINT32P)(MDP_RDMA_BASE+0x218))
#define MDP_RDMA_TRANSFORM_4	((UINT32P)(MDP_RDMA_BASE+0x220))
#define MDP_RDMA_TRANSFORM_5	((UINT32P)(MDP_RDMA_BASE+0x228))
#define MDP_RDMA_TRANSFORM_6	((UINT32P)(MDP_RDMA_BASE+0x230))
#define MDP_RDMA_TRANSFORM_7	((UINT32P)(MDP_RDMA_BASE+0x238))
#define MDP_RDMA_DMABUF_CON_0	((UINT32P)(MDP_RDMA_BASE+0x240))
#define MDP_RDMA_DMAULTRA_CON_0	((UINT32P)(MDP_RDMA_BASE+0x248))
#define MDP_RDMA_DMABUF_CON_1	((UINT32P)(MDP_RDMA_BASE+0x250))
#define MDP_RDMA_DMAULTRA_CON_1	((UINT32P)(MDP_RDMA_BASE+0x258))
#define MDP_RDMA_DMABUF_CON_2	((UINT32P)(MDP_RDMA_BASE+0x260))
#define MDP_RDMA_DMAULTRA_CON_2	((UINT32P)(MDP_RDMA_BASE+0x268))
#define MDP_RDMA_RESV_DUMMY_0	((UINT32P)(MDP_RDMA_BASE+0x270))
#define MDP_RDMA_CHKS_EXTR	((UINT32P)(MDP_RDMA_BASE+0x300))
#define MDP_RDMA_CHKS_INTW	((UINT32P)(MDP_RDMA_BASE+0x308))
#define MDP_RDMA_CHKS_INTR	((UINT32P)(MDP_RDMA_BASE+0x310))
#define MDP_RDMA_CHKS_ROTO	((UINT32P)(MDP_RDMA_BASE+0x318))
#define MDP_RDMA_CHKS_SRIY	((UINT32P)(MDP_RDMA_BASE+0x320))
#define MDP_RDMA_CHKS_SRIU	((UINT32P)(MDP_RDMA_BASE+0x328))
#define MDP_RDMA_CHKS_SRIV	((UINT32P)(MDP_RDMA_BASE+0x330))
#define MDP_RDMA_CHKS_SROY	((UINT32P)(MDP_RDMA_BASE+0x338))
#define MDP_RDMA_CHKS_SROU	((UINT32P)(MDP_RDMA_BASE+0x340))
#define MDP_RDMA_CHKS_SROV	((UINT32P)(MDP_RDMA_BASE+0x348))
#define MDP_RDMA_CHKS_VUPI	((UINT32P)(MDP_RDMA_BASE+0x350))
#define MDP_RDMA_CHKS_VUPO	((UINT32P)(MDP_RDMA_BASE+0x358))
#define MDP_RDMA_DEBUG_CON	((UINT32P)(MDP_RDMA_BASE+0x380))
#define MDP_RDMA_MON_STA_0	((UINT32P)(MDP_RDMA_BASE+0x400))
#define MDP_RDMA_MON_STA_1	((UINT32P)(MDP_RDMA_BASE+0x408))
#define MDP_RDMA_MON_STA_2	((UINT32P)(MDP_RDMA_BASE+0x410))
#define MDP_RDMA_MON_STA_3	((UINT32P)(MDP_RDMA_BASE+0x418))
#define MDP_RDMA_MON_STA_4	((UINT32P)(MDP_RDMA_BASE+0x420))
#define MDP_RDMA_MON_STA_5	((UINT32P)(MDP_RDMA_BASE+0x428))
#define MDP_RDMA_MON_STA_6	((UINT32P)(MDP_RDMA_BASE+0x430))
#define MDP_RDMA_MON_STA_7	((UINT32P)(MDP_RDMA_BASE+0x438))
#define MDP_RDMA_MON_STA_8	((UINT32P)(MDP_RDMA_BASE+0x440))
#define MDP_RDMA_MON_STA_9	((UINT32P)(MDP_RDMA_BASE+0x448))
#define MDP_RDMA_MON_STA_10	((UINT32P)(MDP_RDMA_BASE+0x450))
#define MDP_RDMA_MON_STA_11	((UINT32P)(MDP_RDMA_BASE+0x458))
#define MDP_RDMA_MON_STA_12	((UINT32P)(MDP_RDMA_BASE+0x460))
#define MDP_RDMA_MON_STA_13	((UINT32P)(MDP_RDMA_BASE+0x468))
#define MDP_RDMA_MON_STA_14	((UINT32P)(MDP_RDMA_BASE+0x470))
#define MDP_RDMA_MON_STA_15	((UINT32P)(MDP_RDMA_BASE+0x478))
#define MDP_RDMA_MON_STA_16	((UINT32P)(MDP_RDMA_BASE+0x480))
#define MDP_RDMA_MON_STA_17	((UINT32P)(MDP_RDMA_BASE+0x488))
#define MDP_RDMA_MON_STA_18	((UINT32P)(MDP_RDMA_BASE+0x490))
#define MDP_RDMA_MON_STA_19	((UINT32P)(MDP_RDMA_BASE+0x498))
#define MDP_RDMA_MON_STA_20	((UINT32P)(MDP_RDMA_BASE+0x4a0))
#define MDP_RDMA_MON_STA_21	((UINT32P)(MDP_RDMA_BASE+0x4a8))
#define MDP_RDMA_MON_STA_22	((UINT32P)(MDP_RDMA_BASE+0x4b0))
#define MDP_RDMA_MON_STA_23	((UINT32P)(MDP_RDMA_BASE+0x4b8))
#define MDP_RDMA_MON_STA_24	((UINT32P)(MDP_RDMA_BASE+0x4c0))
#define MDP_RDMA_MON_STA_25	((UINT32P)(MDP_RDMA_BASE+0x4c8))
#define MDP_RDMA_MON_STA_26	((UINT32P)(MDP_RDMA_BASE+0x4d0))

// APB Module mdp_rsz
#define MDP_RSZ0_BASE (0x14002000)
#define MDP_RSZ0_RSZ_ENABLE	((UINT32P)(MDP_RSZ0_BASE+0x000))
#define MDP_RSZ0_RSZ_CONTROL	((UINT32P)(MDP_RSZ0_BASE+0x004))
#define MDP_RSZ0_RSZ_INT_FLAG	((UINT32P)(MDP_RSZ0_BASE+0x008))
#define MDP_RSZ0_RSZ_INPUT_IMAGE	((UINT32P)(MDP_RSZ0_BASE+0x00C))
#define MDP_RSZ0_RSZ_OUTPUT_IMAGE	((UINT32P)(MDP_RSZ0_BASE+0x010))
#define MDP_RSZ0_RSZ_HORIZONTAL_COEFF_STEP	((UINT32P)(MDP_RSZ0_BASE+0x014))
#define MDP_RSZ0_RSZ_VERTICAL_COEFF_STEP	((UINT32P)(MDP_RSZ0_BASE+0x018))
#define MDP_RSZ0_RSZ_LUMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x01C))
#define MDP_RSZ0_RSZ_LUMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x020))
#define MDP_RSZ0_RSZ_LUMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x024))
#define MDP_RSZ0_RSZ_LUMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x028))
#define MDP_RSZ0_RSZ_CHROMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x02C))
#define MDP_RSZ0_RSZ_CHROMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x030))
#define MDP_RSZ0_RSZ_CHROMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x034))
#define MDP_RSZ0_RSZ_CHROMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ0_BASE+0x038))
#define MDP_RSZ0_RSZ_RSV	((UINT32P)(MDP_RSZ0_BASE+0x03C))
#define MDP_RSZ0_RSZ_DEBUG_SEL	((UINT32P)(MDP_RSZ0_BASE+0x040))
#define MDP_RSZ0_RSZ_DEBUG	((UINT32P)(MDP_RSZ0_BASE+0x044))

// APB Module mdp_rsz
#define MDP_RSZ1_BASE (0x14003000)
#define MDP_RSZ1_RSZ_ENABLE	((UINT32P)(MDP_RSZ1_BASE+0x000))
#define MDP_RSZ1_RSZ_CONTROL	((UINT32P)(MDP_RSZ1_BASE+0x004))
#define MDP_RSZ1_RSZ_INT_FLAG	((UINT32P)(MDP_RSZ1_BASE+0x008))
#define MDP_RSZ1_RSZ_INPUT_IMAGE	((UINT32P)(MDP_RSZ1_BASE+0x00C))
#define MDP_RSZ1_RSZ_OUTPUT_IMAGE	((UINT32P)(MDP_RSZ1_BASE+0x010))
#define MDP_RSZ1_RSZ_HORIZONTAL_COEFF_STEP	((UINT32P)(MDP_RSZ1_BASE+0x014))
#define MDP_RSZ1_RSZ_VERTICAL_COEFF_STEP	((UINT32P)(MDP_RSZ1_BASE+0x018))
#define MDP_RSZ1_RSZ_LUMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x01C))
#define MDP_RSZ1_RSZ_LUMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x020))
#define MDP_RSZ1_RSZ_LUMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x024))
#define MDP_RSZ1_RSZ_LUMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x028))
#define MDP_RSZ1_RSZ_CHROMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x02C))
#define MDP_RSZ1_RSZ_CHROMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x030))
#define MDP_RSZ1_RSZ_CHROMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x034))
#define MDP_RSZ1_RSZ_CHROMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(MDP_RSZ1_BASE+0x038))
#define MDP_RSZ1_RSZ_RSV	((UINT32P)(MDP_RSZ1_BASE+0x03C))
#define MDP_RSZ1_RSZ_DEBUG_SEL	((UINT32P)(MDP_RSZ1_BASE+0x040))
#define MDP_RSZ1_RSZ_DEBUG	((UINT32P)(MDP_RSZ1_BASE+0x044))

// APB Module disp_wdma
#define WDMA1_BASE (0x14004000)
#define WDMA1_DISP_WDMA_INTEN	((UINT32P)(WDMA1_BASE+0x000))
#define WDMA1_DISP_WDMA_INTSTA	((UINT32P)(WDMA1_BASE+0x004))
#define WDMA1_DISP_WDMA_EN	((UINT32P)(WDMA1_BASE+0x008))
#define WDMA1_DISP_WDMA_RST	((UINT32P)(WDMA1_BASE+0x00c))
#define WDMA1_DISP_WDMA_SMI_CON	((UINT32P)(WDMA1_BASE+0x010))
#define WDMA1_DISP_WDMA_CFG	((UINT32P)(WDMA1_BASE+0x014))
#define WDMA1_DISP_WDMA_SRC_SIZE	((UINT32P)(WDMA1_BASE+0x018))
#define WDMA1_DISP_WDMA_CLIP_SIZE	((UINT32P)(WDMA1_BASE+0x01c))
#define WDMA1_DISP_WDMA_CLIP_COORD	((UINT32P)(WDMA1_BASE+0x020))
#define WDMA1_DISP_WDMA_DST_ADDR	((UINT32P)(WDMA1_BASE+0x024))
#define WDMA1_DISP_WDMA_DST_W_IN_BYTE	((UINT32P)(WDMA1_BASE+0x028))
#define WDMA1_DISP_WDMA_ALPHA	((UINT32P)(WDMA1_BASE+0x02c))
#define WDMA1_DISP_WDMA_STA	((UINT32P)(WDMA1_BASE+0x034))
#define WDMA1_DISP_WDMA_BUF_CON1	((UINT32P)(WDMA1_BASE+0x038))
#define WDMA1_DISP_WDMA_BUF_CON2	((UINT32P)(WDMA1_BASE+0x03c))
#define WDMA1_DISP_WDMA_C00	((UINT32P)(WDMA1_BASE+0x040))
#define WDMA1_DISP_WDMA_C02	((UINT32P)(WDMA1_BASE+0x044))
#define WDMA1_DISP_WDMA_C10	((UINT32P)(WDMA1_BASE+0x048))
#define WDMA1_DISP_WDMA_C12	((UINT32P)(WDMA1_BASE+0x04c))
#define WDMA1_DISP_WDMA_C20	((UINT32P)(WDMA1_BASE+0x050))
#define WDMA1_DISP_WDMA_C22	((UINT32P)(WDMA1_BASE+0x054))
#define WDMA1_DISP_WDMA_PRE_ADD0	((UINT32P)(WDMA1_BASE+0x058))
#define WDMA1_DISP_WDMA_PRE_ADD2	((UINT32P)(WDMA1_BASE+0x05c))
#define WDMA1_DISP_WDMA_POST_ADD0	((UINT32P)(WDMA1_BASE+0x060))
#define WDMA1_DISP_WDMA_POST_ADD2	((UINT32P)(WDMA1_BASE+0x064))
#define WDMA1_DISP_WDMA_DST_U_ADDR	((UINT32P)(WDMA1_BASE+0x070))
#define WDMA1_DISP_WDMA_DST_V_ADDR	((UINT32P)(WDMA1_BASE+0x074))
#define WDMA1_DISP_WDMA_DST_UV_PITCH	((UINT32P)(WDMA1_BASE+0x078))
#define WDMA1_DISP_WDMA_DST_ADDR_OFFSET	((UINT32P)(WDMA1_BASE+0x080))
#define WDMA1_DISP_WDMA_DST_U_ADDR_OFFSET	((UINT32P)(WDMA1_BASE+0x084))
#define WDMA1_DISP_WDMA_DST_V_ADDR_OFFSET	((UINT32P)(WDMA1_BASE+0x088))
#define WDMA1_DISP_WDMA_FLOW_CTRL_DBG	((UINT32P)(WDMA1_BASE+0x0a0))
#define WDMA1_DISP_WDMA_EXEC_CNT_DBG	((UINT32P)(WDMA1_BASE+0x0a4))
#define WDMA1_DISP_WDMA_CT_DBG	((UINT32P)(WDMA1_BASE+0x0a8))
#define WDMA1_DISP_WDMA_DEBUG	((UINT32P)(WDMA1_BASE+0x0ac))
#define WDMA1_DISP_WDMA_DUMMY	((UINT32P)(WDMA1_BASE+0x100))
#define WDMA1_DISP_WDMA_DITHER_0	((UINT32P)(WDMA1_BASE+0xE00))
#define WDMA1_DISP_WDMA_DITHER_1	((UINT32P)(WDMA1_BASE+0xE04))
#define WDMA1_DISP_WDMA_DITHER_2	((UINT32P)(WDMA1_BASE+0xE08))
#define WDMA1_DISP_WDMA_DITHER_3	((UINT32P)(WDMA1_BASE+0xE0C))
#define WDMA1_DISP_WDMA_DITHER_4	((UINT32P)(WDMA1_BASE+0xE10))
#define WDMA1_DISP_WDMA_DITHER_5	((UINT32P)(WDMA1_BASE+0xE14))
#define WDMA1_DISP_WDMA_DITHER_6	((UINT32P)(WDMA1_BASE+0xE18))
#define WDMA1_DISP_WDMA_DITHER_7	((UINT32P)(WDMA1_BASE+0xE1C))
#define WDMA1_DISP_WDMA_DITHER_8	((UINT32P)(WDMA1_BASE+0xE20))
#define WDMA1_DISP_WDMA_DITHER_9	((UINT32P)(WDMA1_BASE+0xE24))
#define WDMA1_DISP_WDMA_DITHER_10	((UINT32P)(WDMA1_BASE+0xE28))
#define WDMA1_DISP_WDMA_DITHER_11	((UINT32P)(WDMA1_BASE+0xE2C))
#define WDMA1_DISP_WDMA_DITHER_12	((UINT32P)(WDMA1_BASE+0xE30))
#define WDMA1_DISP_WDMA_DITHER_13	((UINT32P)(WDMA1_BASE+0xE34))
#define WDMA1_DISP_WDMA_DITHER_14	((UINT32P)(WDMA1_BASE+0xE38))
#define WDMA1_DISP_WDMA_DITHER_15	((UINT32P)(WDMA1_BASE+0xE3C))
#define WDMA1_DISP_WDMA_DITHER_16	((UINT32P)(WDMA1_BASE+0xE40))
#define WDMA1_DISP_WDMA_DITHER_17	((UINT32P)(WDMA1_BASE+0xE44))

// APB Module mdp_wrot
#define MDP_WROT_BASE (0x14005000)
#define CAM_VIDO_CTRL	((UINT32P)(MDP_WROT_BASE+0x000))
#define CAM_VIDO_DMA_PERF	((UINT32P)(MDP_WROT_BASE+0x004))
#define CAM_VIDO_MAIN_BUF_SIZE	((UINT32P)(MDP_WROT_BASE+0x008))
#define CAM_VIDO_BUF_SIZE	((UINT32P)(MDP_WROT_BASE+0x00C))
#define CAM_VIDO_SOFT_RST	((UINT32P)(MDP_WROT_BASE+0x010))
#define CAM_VIDO_SOFT_RST_STAT	((UINT32P)(MDP_WROT_BASE+0x014))
#define CAM_VIDO_INT_EN	((UINT32P)(MDP_WROT_BASE+0x018))
#define CAM_VIDO_INT	((UINT32P)(MDP_WROT_BASE+0x01C))
#define CAM_VIDO_CROP_OFST	((UINT32P)(MDP_WROT_BASE+0x020))
#define CAM_VIDO_TAR_SIZE	((UINT32P)(MDP_WROT_BASE+0x024))
#define CAM_VIDO_BASE_ADDR	((UINT32P)(MDP_WROT_BASE+0x028))
#define CAM_VIDO_OFST_ADDR	((UINT32P)(MDP_WROT_BASE+0x02C))
#define CAM_VIDO_STRIDE	((UINT32P)(MDP_WROT_BASE+0x030))
#define CAM_VIDO_BASE_ADDR_C	((UINT32P)(MDP_WROT_BASE+0x034))
#define CAM_VIDO_OFST_ADDR_C	((UINT32P)(MDP_WROT_BASE+0x038))
#define CAM_VIDO_STRIDE_C	((UINT32P)(MDP_WROT_BASE+0x03C))
#define CAM_VIDO_DITHER	((UINT32P)(MDP_WROT_BASE+0x054))
#define CAM_VIDO_DIT_SEED_R	((UINT32P)(MDP_WROT_BASE+0x058))
#define CAM_VIDO_DIT_SEED_G	((UINT32P)(MDP_WROT_BASE+0x05C))
#define CAM_VIDO_DIT_SEED_B	((UINT32P)(MDP_WROT_BASE+0x060))
#define CAM_VIDO_BASE_ADDR_V	((UINT32P)(MDP_WROT_BASE+0x064))
#define CAM_VIDO_OFST_ADDR_V	((UINT32P)(MDP_WROT_BASE+0x068))
#define CAM_VIDO_STRIDE_V	((UINT32P)(MDP_WROT_BASE+0x06C))
#define CAM_VIDO_RSV_1	((UINT32P)(MDP_WROT_BASE+0x070))
#define CAM_VIDO_DMA_PREULTRA	((UINT32P)(MDP_WROT_BASE+0x074))
#define CAM_VIDO_IN_SIZE	((UINT32P)(MDP_WROT_BASE+0x078))
#define CAM_VIDO_ROT_EN	((UINT32P)(MDP_WROT_BASE+0x07C))
#define CAM_VIDO_FIFO_TEST	((UINT32P)(MDP_WROT_BASE+0x080))
#define CAM_VIDO_MAT_CTRL	((UINT32P)(MDP_WROT_BASE+0x084))
#define CAM_VIDO_MAT_RMY	((UINT32P)(MDP_WROT_BASE+0x088))
#define CAM_VIDO_MAT_RMV	((UINT32P)(MDP_WROT_BASE+0x08C))
#define CAM_VIDO_MAT_GMY	((UINT32P)(MDP_WROT_BASE+0x090))
#define CAM_VIDO_MAT_BMY	((UINT32P)(MDP_WROT_BASE+0x094))
#define CAM_VIDO_MAT_BMV	((UINT32P)(MDP_WROT_BASE+0x098))
#define CAM_VIDO_MAT_PREADD	((UINT32P)(MDP_WROT_BASE+0x09C))
#define CAM_VIDO_MAT_POSTADD	((UINT32P)(MDP_WROT_BASE+0x0A0))
#define CAM_VIDO_DIT00	((UINT32P)(MDP_WROT_BASE+0x0A4))
#define CAM_VIDO_DIT01	((UINT32P)(MDP_WROT_BASE+0x0A8))
#define CAM_VIDO_DIT02	((UINT32P)(MDP_WROT_BASE+0x0AC))
#define CAM_VIDO_DIT03	((UINT32P)(MDP_WROT_BASE+0x0B0))
#define CAM_VIDO_DIT04	((UINT32P)(MDP_WROT_BASE+0x0B4))
#define CAM_VIDO_DIT05	((UINT32P)(MDP_WROT_BASE+0x0B8))
#define CAM_VIDO_DIT06	((UINT32P)(MDP_WROT_BASE+0x0BC))
#define CAM_VIDO_DIT07	((UINT32P)(MDP_WROT_BASE+0x0C0))
#define CAM_VIDO_DIT08	((UINT32P)(MDP_WROT_BASE+0x0C4))
#define CAM_VIDO_DIT09	((UINT32P)(MDP_WROT_BASE+0x0C8))
#define CAM_VIDO_DIT10	((UINT32P)(MDP_WROT_BASE+0x0CC))
#define CAM_VIDO_DEBUG	((UINT32P)(MDP_WROT_BASE+0x0D0))

// APB Module mdp_tdshp
#define MDP_TDSHP_BASE (0x14006000)
#define DTDS_TDSHP_00	((UINT32P)(MDP_TDSHP_BASE+0x000))
#define DTDS_TDSHP_01	((UINT32P)(MDP_TDSHP_BASE+0x004))
#define DTDS_TDSHP_02	((UINT32P)(MDP_TDSHP_BASE+0x008))
#define DTDS_TDSHP_03	((UINT32P)(MDP_TDSHP_BASE+0x00C))
#define DTDS_TDSHP_04	((UINT32P)(MDP_TDSHP_BASE+0x010))
#define DTDS_TDSHP_05	((UINT32P)(MDP_TDSHP_BASE+0x014))
#define DTDS_TDSHP_06	((UINT32P)(MDP_TDSHP_BASE+0x018))
#define DTDS_TDSHP_07	((UINT32P)(MDP_TDSHP_BASE+0x01C))
#define DTDS_TDSHP_08	((UINT32P)(MDP_TDSHP_BASE+0x020))
#define DTDS_TDSHP_09	((UINT32P)(MDP_TDSHP_BASE+0x024))
#define DTDS_TDSHP_0A	((UINT32P)(MDP_TDSHP_BASE+0x028))
#define DTDS_TDSHP_0B	((UINT32P)(MDP_TDSHP_BASE+0x02C))
#define DTDS_TDSHP_0C	((UINT32P)(MDP_TDSHP_BASE+0x030))
#define DTDS_TDSHP_0D	((UINT32P)(MDP_TDSHP_BASE+0x034))
#define DTDS_TDSHP_0E	((UINT32P)(MDP_TDSHP_BASE+0x038))
#define DTDS_TDSHP_0F	((UINT32P)(MDP_TDSHP_BASE+0x03C))
#define DTDS_PBC_00	((UINT32P)(MDP_TDSHP_BASE+0x040))
#define DTDS_PBC_01	((UINT32P)(MDP_TDSHP_BASE+0x044))
#define DTDS_PBC_02	((UINT32P)(MDP_TDSHP_BASE+0x048))
#define DTDS_PBC_03	((UINT32P)(MDP_TDSHP_BASE+0x04C))
#define DTDS_PBC_04	((UINT32P)(MDP_TDSHP_BASE+0x050))
#define DTDS_PBC_05	((UINT32P)(MDP_TDSHP_BASE+0x054))
#define DTDS_PBC_06	((UINT32P)(MDP_TDSHP_BASE+0x058))
#define DTDS_PBC_07	((UINT32P)(MDP_TDSHP_BASE+0x05C))
#define DTDS_CTRL	((UINT32P)(MDP_TDSHP_BASE+0x100))
#define DTDS_INTEN	((UINT32P)(MDP_TDSHP_BASE+0x104))
#define DTDS_INTSTA	((UINT32P)(MDP_TDSHP_BASE+0x108))
#define DTDS_STATUS	((UINT32P)(MDP_TDSHP_BASE+0x10C))
#define DTDS_CFG	((UINT32P)(MDP_TDSHP_BASE+0x110))
#define DTDS_INPUT_COUNT	((UINT32P)(MDP_TDSHP_BASE+0x114))
#define DTDS_CHKSUM	((UINT32P)(MDP_TDSHP_BASE+0x118))
#define DTDS_OUTPUT_COUNT	((UINT32P)(MDP_TDSHP_BASE+0x11C))
#define DTDS_INPUT_SIZE	((UINT32P)(MDP_TDSHP_BASE+0x120))
#define DTDS_OUTPUT_OFFSET	((UINT32P)(MDP_TDSHP_BASE+0x124))
#define DTDS_OUTPUT_SIZE	((UINT32P)(MDP_TDSHP_BASE+0x128))
#define DTDS_BLANK_WIDTH	((UINT32P)(MDP_TDSHP_BASE+0x12C))
#define DTDS_DEMO_HMASK	((UINT32P)(MDP_TDSHP_BASE+0x130))
#define DTDS_DEMO_VMASK	((UINT32P)(MDP_TDSHP_BASE+0x134))
#define DTDS_DUMMY_REG	((UINT32P)(MDP_TDSHP_BASE+0x14C))

// APB Module ovl
#define OVL0_BASE (0x14007000)
#define OVL0_OVL_STA	((UINT32P)(OVL0_BASE+0x000))
#define OVL0_OVL_INTEN	((UINT32P)(OVL0_BASE+0x004))
#define OVL0_OVL_INTSTA	((UINT32P)(OVL0_BASE+0x008))
#define OVL0_OVL_EN	((UINT32P)(OVL0_BASE+0x00c))
#define OVL0_OVL_TRIG	((UINT32P)(OVL0_BASE+0x010))
#define OVL0_OVL_RST	((UINT32P)(OVL0_BASE+0x014))
#define OVL0_OVL_ROI_SIZE	((UINT32P)(OVL0_BASE+0x020))
#define OVL0_OVL_DATAPATH_CON	((UINT32P)(OVL0_BASE+0x024))
#define OVL0_OVL_ROI_BGCLR	((UINT32P)(OVL0_BASE+0x028))
#define OVL0_OVL_SRC_CON	((UINT32P)(OVL0_BASE+0x02c))
#define OVL0_OVL_L0_CON	((UINT32P)(OVL0_BASE+0x030))
#define OVL0_OVL_L0_CLRKEY	((UINT32P)(OVL0_BASE+0x034))
#define OVL0_OVL_L0_SRC_SIZE	((UINT32P)(OVL0_BASE+0x038))
#define OVL0_OVL_L0_OFFSET	((UINT32P)(OVL0_BASE+0x03c))
#define OVL0_OVL_L0_ADDR	((UINT32P)(OVL0_BASE+0x040))
#define OVL0_OVL_L0_PITCH	((UINT32P)(OVL0_BASE+0x044))
#define OVL0_OVL_L0_TILE	((UINT32P)(OVL0_BASE+0x048))
#define OVL0_OVL_L1_CON	((UINT32P)(OVL0_BASE+0x050))
#define OVL0_OVL_L1_CLRKEY	((UINT32P)(OVL0_BASE+0x054))
#define OVL0_OVL_L1_SRC_SIZE	((UINT32P)(OVL0_BASE+0x058))
#define OVL0_OVL_L1_OFFSET	((UINT32P)(OVL0_BASE+0x05c))
#define OVL0_OVL_L1_ADDR	((UINT32P)(OVL0_BASE+0x060))
#define OVL0_OVL_L1_PITCH	((UINT32P)(OVL0_BASE+0x064))
#define OVL0_OVL_L1_TILE	((UINT32P)(OVL0_BASE+0x068))
#define OVL0_OVL_L2_CON	((UINT32P)(OVL0_BASE+0x070))
#define OVL0_OVL_L2_CLRKEY	((UINT32P)(OVL0_BASE+0x074))
#define OVL0_OVL_L2_SRC_SIZE	((UINT32P)(OVL0_BASE+0x078))
#define OVL0_OVL_L2_OFFSET	((UINT32P)(OVL0_BASE+0x07c))
#define OVL0_OVL_L2_ADDR	((UINT32P)(OVL0_BASE+0x080))
#define OVL0_OVL_L2_PITCH	((UINT32P)(OVL0_BASE+0x084))
#define OVL0_OVL_L2_TILE	((UINT32P)(OVL0_BASE+0x088))
#define OVL0_OVL_L3_CON	((UINT32P)(OVL0_BASE+0x090))
#define OVL0_OVL_L3_CLRKEY	((UINT32P)(OVL0_BASE+0x094))
#define OVL0_OVL_L3_SRC_SIZE	((UINT32P)(OVL0_BASE+0x098))
#define OVL0_OVL_L3_OFFSET	((UINT32P)(OVL0_BASE+0x09c))
#define OVL0_OVL_L3_ADDR	((UINT32P)(OVL0_BASE+0x0a0))
#define OVL0_OVL_L3_PITCH	((UINT32P)(OVL0_BASE+0x0a4))
#define OVL0_OVL_L3_TILE	((UINT32P)(OVL0_BASE+0x0a8))
#define OVL0_OVL_RDMA0_CTRL	((UINT32P)(OVL0_BASE+0x0c0))
#define OVL0_OVL_RDMA0_MEM_TRIG	((UINT32P)(OVL0_BASE+0x0c4))
#define OVL0_OVL_RDMA0_MEM_GMC1	((UINT32P)(OVL0_BASE+0x0c8))
#define OVL0_OVL_RDMA0_MEM_SLOW	((UINT32P)(OVL0_BASE+0x0cc))
#define OVL0_OVL_RDMA0_FIFO_CTRL	((UINT32P)(OVL0_BASE+0x0d0))
#define OVL0_OVL_RDMA1_CTRL	((UINT32P)(OVL0_BASE+0x0e0))
#define OVL0_OVL_RDMA1_MEM_TRIG	((UINT32P)(OVL0_BASE+0x0e4))
#define OVL0_OVL_RDMA1_MEM_GMC1	((UINT32P)(OVL0_BASE+0x0e8))
#define OVL0_OVL_RDMA1_MEM_SLOW	((UINT32P)(OVL0_BASE+0x0ec))
#define OVL0_OVL_RDMA1_FIFO_CTRL	((UINT32P)(OVL0_BASE+0x0f0))
#define OVL0_OVL_RDMA2_CTRL	((UINT32P)(OVL0_BASE+0x100))
#define OVL0_OVL_RDMA2_MEM_TRIG	((UINT32P)(OVL0_BASE+0x104))
#define OVL0_OVL_RDMA2_MEM_GMC1	((UINT32P)(OVL0_BASE+0x108))
#define OVL0_OVL_RDMA2_MEM_SLOW	((UINT32P)(OVL0_BASE+0x10c))
#define OVL0_OVL_RDMA2_FIFO_CTRL	((UINT32P)(OVL0_BASE+0x110))
#define OVL0_OVL_RDMA3_CTRL	((UINT32P)(OVL0_BASE+0x120))
#define OVL0_OVL_RDMA3_MEM_TRIG	((UINT32P)(OVL0_BASE+0x124))
#define OVL0_OVL_RDMA3_MEM_GMC1	((UINT32P)(OVL0_BASE+0x128))
#define OVL0_OVL_RDMA3_MEM_SLOW	((UINT32P)(OVL0_BASE+0x12c))
#define OVL0_OVL_RDMA3_FIFO_CTRL	((UINT32P)(OVL0_BASE+0x130))
#define OVL0_OVL_L0_Y2R_PARA_R0	((UINT32P)(OVL0_BASE+0x134))
#define OVL0_OVL_L0_Y2R_PARA_R1	((UINT32P)(OVL0_BASE+0x138))
#define OVL0_OVL_L0_Y2R_PARA_G0	((UINT32P)(OVL0_BASE+0x13c))
#define OVL0_OVL_L0_Y2R_PARA_G1	((UINT32P)(OVL0_BASE+0x140))
#define OVL0_OVL_L0_Y2R_PARA_B0	((UINT32P)(OVL0_BASE+0x144))
#define OVL0_OVL_L0_Y2R_PARA_B1	((UINT32P)(OVL0_BASE+0x148))
#define OVL0_OVL_L0_Y2R_PARA_YUV_A_0	((UINT32P)(OVL0_BASE+0x14c))
#define OVL0_OVL_L0_Y2R_PARA_YUV_A_1	((UINT32P)(OVL0_BASE+0x150))
#define OVL0_OVL_L0_Y2R_PARA_RGB_A_0	((UINT32P)(OVL0_BASE+0x154))
#define OVL0_OVL_L0_Y2R_PARA_RGB_A_1	((UINT32P)(OVL0_BASE+0x158))
#define OVL0_OVL_L1_Y2R_PARA_R0	((UINT32P)(OVL0_BASE+0x15c))
#define OVL0_OVL_L1_Y2R_PARA_R1	((UINT32P)(OVL0_BASE+0x160))
#define OVL0_OVL_L1_Y2R_PARA_G0	((UINT32P)(OVL0_BASE+0x164))
#define OVL0_OVL_L1_Y2R_PARA_G1	((UINT32P)(OVL0_BASE+0x168))
#define OVL0_OVL_L1_Y2R_PARA_B0	((UINT32P)(OVL0_BASE+0x16c))
#define OVL0_OVL_L1_Y2R_PARA_B1	((UINT32P)(OVL0_BASE+0x170))
#define OVL0_OVL_L1_Y2R_PARA_YUV_A_0	((UINT32P)(OVL0_BASE+0x174))
#define OVL0_OVL_L1_Y2R_PARA_YUV_A_1	((UINT32P)(OVL0_BASE+0x178))
#define OVL0_OVL_L1_Y2R_PARA_RGB_A_0	((UINT32P)(OVL0_BASE+0x17c))
#define OVL0_OVL_L1_Y2R_PARA_RGB_A_1	((UINT32P)(OVL0_BASE+0x180))
#define OVL0_OVL_L2_Y2R_PARA_R0	((UINT32P)(OVL0_BASE+0x184))
#define OVL0_OVL_L2_Y2R_PARA_R1	((UINT32P)(OVL0_BASE+0x188))
#define OVL0_OVL_L2_Y2R_PARA_G0	((UINT32P)(OVL0_BASE+0x18c))
#define OVL0_OVL_L2_Y2R_PARA_G1	((UINT32P)(OVL0_BASE+0x190))
#define OVL0_OVL_L2_Y2R_PARA_B0	((UINT32P)(OVL0_BASE+0x194))
#define OVL0_OVL_L2_Y2R_PARA_B1	((UINT32P)(OVL0_BASE+0x198))
#define OVL0_OVL_L2_Y2R_PARA_YUV_A_0	((UINT32P)(OVL0_BASE+0x19c))
#define OVL0_OVL_L2_Y2R_PARA_YUV_A_1	((UINT32P)(OVL0_BASE+0x1a0))
#define OVL0_OVL_L2_Y2R_PARA_RGB_A_0	((UINT32P)(OVL0_BASE+0x1a4))
#define OVL0_OVL_L2_Y2R_PARA_RGB_A_1	((UINT32P)(OVL0_BASE+0x1a8))
#define OVL0_OVL_L3_Y2R_PARA_R0	((UINT32P)(OVL0_BASE+0x1ac))
#define OVL0_OVL_L3_Y2R_PARA_R1	((UINT32P)(OVL0_BASE+0x1b0))
#define OVL0_OVL_L3_Y2R_PARA_G0	((UINT32P)(OVL0_BASE+0x1b4))
#define OVL0_OVL_L3_Y2R_PARA_G1	((UINT32P)(OVL0_BASE+0x1b8))
#define OVL0_OVL_L3_Y2R_PARA_B0	((UINT32P)(OVL0_BASE+0x1bc))
#define OVL0_OVL_L3_Y2R_PARA_B1	((UINT32P)(OVL0_BASE+0x1c0))
#define OVL0_OVL_L3_Y2R_PARA_YUV_A_0	((UINT32P)(OVL0_BASE+0x1c4))
#define OVL0_OVL_L3_Y2R_PARA_YUV_A_1	((UINT32P)(OVL0_BASE+0x1c8))
#define OVL0_OVL_L3_Y2R_PARA_RGB_A_0	((UINT32P)(OVL0_BASE+0x1cc))
#define OVL0_OVL_L3_Y2R_PARA_RGB_A_1	((UINT32P)(OVL0_BASE+0x1d0))
#define OVL0_OVL_RDMA0_MEM_GMC2	((UINT32P)(OVL0_BASE+0x1e0))
#define OVL0_OVL_RDMA1_MEM_GMC2	((UINT32P)(OVL0_BASE+0x1e4))
#define OVL0_OVL_RDMA2_MEM_GMC2	((UINT32P)(OVL0_BASE+0x1e8))
#define OVL0_OVL_RDMA3_MEM_GMC2	((UINT32P)(OVL0_BASE+0x1ec))
#define OVL0_OVL_FLOW_CTRL_DBG	((UINT32P)(OVL0_BASE+0x240))
#define OVL0_OVL_ADDCON_DBG	((UINT32P)(OVL0_BASE+0x244))
#define OVL0_OVL_RDMA_CH0_DBG	((UINT32P)(OVL0_BASE+0x24c))
#define OVL0_OVL_RDMA_CH1_DBG	((UINT32P)(OVL0_BASE+0x250))
#define OVL0_OVL_RDMA_CH2_DBG	((UINT32P)(OVL0_BASE+0x254))
#define OVL0_OVL_RDMA_CH3_DBG	((UINT32P)(OVL0_BASE+0x258))

// APB Module disp_rdma
#define RDMA0_BASE (0x14008000)
#define RDMA0_DISP_RDMA_INT_ENABLE	((UINT32P)(RDMA0_BASE+0x000))
#define RDMA0_DISP_RDMA_INT_STATUS	((UINT32P)(RDMA0_BASE+0x004))
#define RDMA0_DISP_RDMA_GLOBAL_CON	((UINT32P)(RDMA0_BASE+0x010))
#define RDMA0_DISP_RDMA_SIZE_CON_0	((UINT32P)(RDMA0_BASE+0x014))
#define RDMA0_DISP_RDMA_SIZE_CON_1	((UINT32P)(RDMA0_BASE+0x018))
#define RDMA0_DISP_RDMA_TARGET_LINE	((UINT32P)(RDMA0_BASE+0x01C))
#define RDMA0_DISP_RDMA_MEM_CON	((UINT32P)(RDMA0_BASE+0x024))
#define RDMA0_DISP_RDMA_MEM_START_ADDR	((UINT32P)(RDMA0_BASE+0x028))
#define RDMA0_DISP_RDMA_MEM_SRC_PITCH	((UINT32P)(RDMA0_BASE+0x02C))
#define RDMA0_DISP_RDMA_MEM_GMC_SETTING_0	((UINT32P)(RDMA0_BASE+0x030))
#define RDMA0_DISP_RDMA_MEM_SLOW_CON	((UINT32P)(RDMA0_BASE+0x034))
#define RDMA0_DISP_RDMA_MEM_GMC_SETTING_1	((UINT32P)(RDMA0_BASE+0x038))
#define RDMA0_DISP_RDMA_FIFO_CON	((UINT32P)(RDMA0_BASE+0x040))
#define RDMA0_DISP_RDMA_FIFO_LOG	((UINT32P)(RDMA0_BASE+0x044))
#define RDMA0_DISP_RDMA_C00	((UINT32P)(RDMA0_BASE+0x054))
#define RDMA0_DISP_RDMA_C01	((UINT32P)(RDMA0_BASE+0x058))
#define RDMA0_DISP_RDMA_C02	((UINT32P)(RDMA0_BASE+0x05C))
#define RDMA0_DISP_RDMA_C10	((UINT32P)(RDMA0_BASE+0x060))
#define RDMA0_DISP_RDMA_C11	((UINT32P)(RDMA0_BASE+0x064))
#define RDMA0_DISP_RDMA_C12	((UINT32P)(RDMA0_BASE+0x068))
#define RDMA0_DISP_RDMA_C20	((UINT32P)(RDMA0_BASE+0x06C))
#define RDMA0_DISP_RDMA_C21	((UINT32P)(RDMA0_BASE+0x070))
#define RDMA0_DISP_RDMA_C22	((UINT32P)(RDMA0_BASE+0x074))
#define RDMA0_DISP_RDMA_PRE_ADD_0	((UINT32P)(RDMA0_BASE+0x078))
#define RDMA0_DISP_RDMA_PRE_ADD_1	((UINT32P)(RDMA0_BASE+0x07C))
#define RDMA0_DISP_RDMA_PRE_ADD_2	((UINT32P)(RDMA0_BASE+0x080))
#define RDMA0_DISP_RDMA_POST_ADD_0	((UINT32P)(RDMA0_BASE+0x084))
#define RDMA0_DISP_RDMA_POST_ADD_1	((UINT32P)(RDMA0_BASE+0x088))
#define RDMA0_DISP_RDMA_POST_ADD_2	((UINT32P)(RDMA0_BASE+0x08C))
#define RDMA0_DISP_RDMA_DUMMY	((UINT32P)(RDMA0_BASE+0x090))
#define RDMA0_DISP_RDMA_DEBUG_OUT_SEL	((UINT32P)(RDMA0_BASE+0x094))

// APB Module disp_wdma
#define WDMA0_BASE (0x14009000)
#define WDMA0_DISP_WDMA_INTEN	((UINT32P)(WDMA0_BASE+0x000))
#define WDMA0_DISP_WDMA_INTSTA	((UINT32P)(WDMA0_BASE+0x004))
#define WDMA0_DISP_WDMA_EN	((UINT32P)(WDMA0_BASE+0x008))
#define WDMA0_DISP_WDMA_RST	((UINT32P)(WDMA0_BASE+0x00c))
#define WDMA0_DISP_WDMA_SMI_CON	((UINT32P)(WDMA0_BASE+0x010))
#define WDMA0_DISP_WDMA_CFG	((UINT32P)(WDMA0_BASE+0x014))
#define WDMA0_DISP_WDMA_SRC_SIZE	((UINT32P)(WDMA0_BASE+0x018))
#define WDMA0_DISP_WDMA_CLIP_SIZE	((UINT32P)(WDMA0_BASE+0x01c))
#define WDMA0_DISP_WDMA_CLIP_COORD	((UINT32P)(WDMA0_BASE+0x020))
#define WDMA0_DISP_WDMA_DST_ADDR	((UINT32P)(WDMA0_BASE+0x024))
#define WDMA0_DISP_WDMA_DST_W_IN_BYTE	((UINT32P)(WDMA0_BASE+0x028))
#define WDMA0_DISP_WDMA_ALPHA	((UINT32P)(WDMA0_BASE+0x02c))
#define WDMA0_DISP_WDMA_STA	((UINT32P)(WDMA0_BASE+0x034))
#define WDMA0_DISP_WDMA_BUF_CON1	((UINT32P)(WDMA0_BASE+0x038))
#define WDMA0_DISP_WDMA_BUF_CON2	((UINT32P)(WDMA0_BASE+0x03c))
#define WDMA0_DISP_WDMA_C00	((UINT32P)(WDMA0_BASE+0x040))
#define WDMA0_DISP_WDMA_C02	((UINT32P)(WDMA0_BASE+0x044))
#define WDMA0_DISP_WDMA_C10	((UINT32P)(WDMA0_BASE+0x048))
#define WDMA0_DISP_WDMA_C12	((UINT32P)(WDMA0_BASE+0x04c))
#define WDMA0_DISP_WDMA_C20	((UINT32P)(WDMA0_BASE+0x050))
#define WDMA0_DISP_WDMA_C22	((UINT32P)(WDMA0_BASE+0x054))
#define WDMA0_DISP_WDMA_PRE_ADD0	((UINT32P)(WDMA0_BASE+0x058))
#define WDMA0_DISP_WDMA_PRE_ADD2	((UINT32P)(WDMA0_BASE+0x05c))
#define WDMA0_DISP_WDMA_POST_ADD0	((UINT32P)(WDMA0_BASE+0x060))
#define WDMA0_DISP_WDMA_POST_ADD2	((UINT32P)(WDMA0_BASE+0x064))
#define WDMA0_DISP_WDMA_DST_U_ADDR	((UINT32P)(WDMA0_BASE+0x070))
#define WDMA0_DISP_WDMA_DST_V_ADDR	((UINT32P)(WDMA0_BASE+0x074))
#define WDMA0_DISP_WDMA_DST_UV_PITCH	((UINT32P)(WDMA0_BASE+0x078))
#define WDMA0_DISP_WDMA_DST_ADDR_OFFSET	((UINT32P)(WDMA0_BASE+0x080))
#define WDMA0_DISP_WDMA_DST_U_ADDR_OFFSET	((UINT32P)(WDMA0_BASE+0x084))
#define WDMA0_DISP_WDMA_DST_V_ADDR_OFFSET	((UINT32P)(WDMA0_BASE+0x088))
#define WDMA0_DISP_WDMA_FLOW_CTRL_DBG	((UINT32P)(WDMA0_BASE+0x0a0))
#define WDMA0_DISP_WDMA_EXEC_CNT_DBG	((UINT32P)(WDMA0_BASE+0x0a4))
#define WDMA0_DISP_WDMA_CT_DBG	((UINT32P)(WDMA0_BASE+0x0a8))
#define WDMA0_DISP_WDMA_DEBUG	((UINT32P)(WDMA0_BASE+0x0ac))
#define WDMA0_DISP_WDMA_DUMMY	((UINT32P)(WDMA0_BASE+0x100))
#define WDMA0_DISP_WDMA_DITHER_0	((UINT32P)(WDMA0_BASE+0xE00))
#define WDMA0_DISP_WDMA_DITHER_1	((UINT32P)(WDMA0_BASE+0xE04))
#define WDMA0_DISP_WDMA_DITHER_2	((UINT32P)(WDMA0_BASE+0xE08))
#define WDMA0_DISP_WDMA_DITHER_3	((UINT32P)(WDMA0_BASE+0xE0C))
#define WDMA0_DISP_WDMA_DITHER_4	((UINT32P)(WDMA0_BASE+0xE10))
#define WDMA0_DISP_WDMA_DITHER_5	((UINT32P)(WDMA0_BASE+0xE14))
#define WDMA0_DISP_WDMA_DITHER_6	((UINT32P)(WDMA0_BASE+0xE18))
#define WDMA0_DISP_WDMA_DITHER_7	((UINT32P)(WDMA0_BASE+0xE1C))
#define WDMA0_DISP_WDMA_DITHER_8	((UINT32P)(WDMA0_BASE+0xE20))
#define WDMA0_DISP_WDMA_DITHER_9	((UINT32P)(WDMA0_BASE+0xE24))
#define WDMA0_DISP_WDMA_DITHER_10	((UINT32P)(WDMA0_BASE+0xE28))
#define WDMA0_DISP_WDMA_DITHER_11	((UINT32P)(WDMA0_BASE+0xE2C))
#define WDMA0_DISP_WDMA_DITHER_12	((UINT32P)(WDMA0_BASE+0xE30))
#define WDMA0_DISP_WDMA_DITHER_13	((UINT32P)(WDMA0_BASE+0xE34))
#define WDMA0_DISP_WDMA_DITHER_14	((UINT32P)(WDMA0_BASE+0xE38))
#define WDMA0_DISP_WDMA_DITHER_15	((UINT32P)(WDMA0_BASE+0xE3C))
#define WDMA0_DISP_WDMA_DITHER_16	((UINT32P)(WDMA0_BASE+0xE40))
#define WDMA0_DISP_WDMA_DITHER_17	((UINT32P)(WDMA0_BASE+0xE44))

// APB Module disp_bls
#define DISP_BLS_BASE (0x1400A000)
#define DISP_BLS_EN	((UINT32P)(DISP_BLS_BASE+0x000))
#define DISP_BLS_RST	((UINT32P)(DISP_BLS_BASE+0x004))
#define DISP_BLS_INTEN	((UINT32P)(DISP_BLS_BASE+0x008))
#define DISP_BLS_INTSTA	((UINT32P)(DISP_BLS_BASE+0x00C))
#define DISP_BLS_BLS_SETTING	((UINT32P)(DISP_BLS_BASE+0x010))
#define DISP_BLS_FANA_SETTING	((UINT32P)(DISP_BLS_BASE+0x014))
#define DISP_BLS_SRC_SIZE	((UINT32P)(DISP_BLS_BASE+0x018))
#define DISP_BLS_GAIN_SETTING	((UINT32P)(DISP_BLS_BASE+0x020))
#define DISP_BLS_MANUAL_GAIN	((UINT32P)(DISP_BLS_BASE+0x024))
#define DISP_BLS_MANUAL_MAXCLR	((UINT32P)(DISP_BLS_BASE+0x028))
#define DISP_BLS_GAMMA_SETTING	((UINT32P)(DISP_BLS_BASE+0x030))
#define DISP_BLS_GAMMA_BOUNDARY	((UINT32P)(DISP_BLS_BASE+0x034))
#define DISP_BLS_LUT_UPDATE	((UINT32P)(DISP_BLS_BASE+0x038))
#define DISP_BLS_LGMA_SETTING	((UINT32P)(DISP_BLS_BASE+0x03C))
#define DISP_BLS_LGMA_SEGMENT_0	((UINT32P)(DISP_BLS_BASE+0x040))
#define DISP_BLS_LGMA_SEGMENT_1	((UINT32P)(DISP_BLS_BASE+0x044))
#define DISP_BLS_LGMA_SEGMENT_2	((UINT32P)(DISP_BLS_BASE+0x048))
#define DISP_BLS_LGMA_SEGMENT_3	((UINT32P)(DISP_BLS_BASE+0x04C))
#define DISP_BLS_LGMA_SEGMENT_4	((UINT32P)(DISP_BLS_BASE+0x050))
#define DISP_BLS_LGMA_SEGMENT_5	((UINT32P)(DISP_BLS_BASE+0x054))
#define DISP_BLS_LGMA_SEGMENT_6	((UINT32P)(DISP_BLS_BASE+0x058))
#define DISP_BLS_LGMA_SEGMENT_7	((UINT32P)(DISP_BLS_BASE+0x05C))
#define DISP_BLS_MAXCLR_THD	((UINT32P)(DISP_BLS_BASE+0x060))
#define DISP_BLS_DISTPT_THD	((UINT32P)(DISP_BLS_BASE+0x064))
#define DISP_BLS_MAXCLR_LIMIT	((UINT32P)(DISP_BLS_BASE+0x068))
#define DISP_BLS_DISTPT_LIMIT	((UINT32P)(DISP_BLS_BASE+0x06C))
#define DISP_BLS_AVE_SETTING	((UINT32P)(DISP_BLS_BASE+0x070))
#define DISP_BLS_AVE_LIMIT	((UINT32P)(DISP_BLS_BASE+0x074))
#define DISP_BLS_DISTPT_SETTING	((UINT32P)(DISP_BLS_BASE+0x078))
#define DISP_BLS_HIS_CLEAR	((UINT32P)(DISP_BLS_BASE+0x07C))
#define DISP_BLS_SC_DIFF_THD	((UINT32P)(DISP_BLS_BASE+0x080))
#define DISP_BLS_SC_BIN_THD	((UINT32P)(DISP_BLS_BASE+0x084))
#define DISP_BLS_MAXCLR_GRADUAL	((UINT32P)(DISP_BLS_BASE+0x088))
#define DISP_BLS_DISTPT_GRADUAL	((UINT32P)(DISP_BLS_BASE+0x08C))
#define DISP_BLS_FAST_IIR_XCOEFF	((UINT32P)(DISP_BLS_BASE+0x090))
#define DISP_BLS_FAST_IIR_YCOEFF	((UINT32P)(DISP_BLS_BASE+0x094))
#define DISP_BLS_SLOW_IIR_XCOEFF	((UINT32P)(DISP_BLS_BASE+0x098))
#define DISP_BLS_SLOW_IIR_YCOEFF	((UINT32P)(DISP_BLS_BASE+0x09C))
#define DISP_BLS_PWM_DUTY	((UINT32P)(DISP_BLS_BASE+0x0A0))
#define DISP_BLS_PWM_GRADUAL	((UINT32P)(DISP_BLS_BASE+0x0A4))
#define DISP_BLS_PWM_CON	((UINT32P)(DISP_BLS_BASE+0x0A8))
#define DISP_BLS_PWM_MANUAL	((UINT32P)(DISP_BLS_BASE+0x0AC))
#define DISP_BLS_DEBUG	((UINT32P)(DISP_BLS_BASE+0x0B0))
#define DISP_BLS_PATTERN	((UINT32P)(DISP_BLS_BASE+0x0B4))
#define DISP_BLS_CHKSUM	((UINT32P)(DISP_BLS_BASE+0x0B8))
#define DISP_BLS_HIS_BIN_0	((UINT32P)(DISP_BLS_BASE+0x100))
#define DISP_BLS_HIS_BIN_1	((UINT32P)(DISP_BLS_BASE+0x104))
#define DISP_BLS_HIS_BIN_2	((UINT32P)(DISP_BLS_BASE+0x108))
#define DISP_BLS_HIS_BIN_3	((UINT32P)(DISP_BLS_BASE+0x10C))
#define DISP_BLS_HIS_BIN_4	((UINT32P)(DISP_BLS_BASE+0x110))
#define DISP_BLS_HIS_BIN_5	((UINT32P)(DISP_BLS_BASE+0x114))
#define DISP_BLS_HIS_BIN_6	((UINT32P)(DISP_BLS_BASE+0x118))
#define DISP_BLS_HIS_BIN_7	((UINT32P)(DISP_BLS_BASE+0x11C))
#define DISP_BLS_HIS_BIN_8	((UINT32P)(DISP_BLS_BASE+0x120))
#define DISP_BLS_HIS_BIN_9	((UINT32P)(DISP_BLS_BASE+0x124))
#define DISP_BLS_HIS_BIN_10	((UINT32P)(DISP_BLS_BASE+0x128))
#define DISP_BLS_HIS_BIN_11	((UINT32P)(DISP_BLS_BASE+0x12C))
#define DISP_BLS_HIS_BIN_12	((UINT32P)(DISP_BLS_BASE+0x130))
#define DISP_BLS_HIS_BIN_13	((UINT32P)(DISP_BLS_BASE+0x134))
#define DISP_BLS_HIS_BIN_14	((UINT32P)(DISP_BLS_BASE+0x138))
#define DISP_BLS_HIS_BIN_15	((UINT32P)(DISP_BLS_BASE+0x13C))
#define DISP_BLS_HIS_BIN_16	((UINT32P)(DISP_BLS_BASE+0x140))
#define DISP_BLS_HIS_BIN_17	((UINT32P)(DISP_BLS_BASE+0x144))
#define DISP_BLS_HIS_BIN_18	((UINT32P)(DISP_BLS_BASE+0x148))
#define DISP_BLS_HIS_BIN_19	((UINT32P)(DISP_BLS_BASE+0x14C))
#define DISP_BLS_HIS_BIN_20	((UINT32P)(DISP_BLS_BASE+0x150))
#define DISP_BLS_HIS_BIN_21	((UINT32P)(DISP_BLS_BASE+0x154))
#define DISP_BLS_HIS_BIN_22	((UINT32P)(DISP_BLS_BASE+0x158))
#define DISP_BLS_HIS_BIN_23	((UINT32P)(DISP_BLS_BASE+0x15C))
#define DISP_BLS_HIS_BIN_24	((UINT32P)(DISP_BLS_BASE+0x160))
#define DISP_BLS_HIS_BIN_25	((UINT32P)(DISP_BLS_BASE+0x164))
#define DISP_BLS_HIS_BIN_26	((UINT32P)(DISP_BLS_BASE+0x168))
#define DISP_BLS_HIS_BIN_27	((UINT32P)(DISP_BLS_BASE+0x16C))
#define DISP_BLS_HIS_BIN_28	((UINT32P)(DISP_BLS_BASE+0x170))
#define DISP_BLS_HIS_BIN_29	((UINT32P)(DISP_BLS_BASE+0x174))
#define DISP_BLS_HIS_BIN_30	((UINT32P)(DISP_BLS_BASE+0x178))
#define DISP_BLS_HIS_BIN_31	((UINT32P)(DISP_BLS_BASE+0x17C))
#define DISP_BLS_PWM_DUTY_RD	((UINT32P)(DISP_BLS_BASE+0x200))
#define DISP_BLS_FRAME_AVE_RD	((UINT32P)(DISP_BLS_BASE+0x204))
#define DISP_BLS_MAXCLR_RD	((UINT32P)(DISP_BLS_BASE+0x208))
#define DISP_BLS_DISTPT_RD	((UINT32P)(DISP_BLS_BASE+0x20C))
#define DISP_BLS_GAIN_RD	((UINT32P)(DISP_BLS_BASE+0x210))
#define DISP_BLS_SC_RD	((UINT32P)(DISP_BLS_BASE+0x214))
#define DISP_BLS_LUMINANCE_P0	((UINT32P)(DISP_BLS_BASE+0x300))
#define DISP_BLS_LUMINANCE_P1	((UINT32P)(DISP_BLS_BASE+0x304))
#define DISP_BLS_LUMINANCE_P2	((UINT32P)(DISP_BLS_BASE+0x308))
#define DISP_BLS_LUMINANCE_P3	((UINT32P)(DISP_BLS_BASE+0x30C))
#define DISP_BLS_LUMINANCE_P4	((UINT32P)(DISP_BLS_BASE+0x310))
#define DISP_BLS_LUMINANCE_P5	((UINT32P)(DISP_BLS_BASE+0x314))
#define DISP_BLS_LUMINANCE_P6	((UINT32P)(DISP_BLS_BASE+0x318))
#define DISP_BLS_LUMINANCE_P7	((UINT32P)(DISP_BLS_BASE+0x31C))
#define DISP_BLS_LUMINANCE_P8	((UINT32P)(DISP_BLS_BASE+0x320))
#define DISP_BLS_LUMINANCE_P9	((UINT32P)(DISP_BLS_BASE+0x324))
#define DISP_BLS_LUMINANCE_P10	((UINT32P)(DISP_BLS_BASE+0x328))
#define DISP_BLS_LUMINANCE_P11	((UINT32P)(DISP_BLS_BASE+0x32C))
#define DISP_BLS_LUMINANCE_P12	((UINT32P)(DISP_BLS_BASE+0x330))
#define DISP_BLS_LUMINANCE_P13	((UINT32P)(DISP_BLS_BASE+0x334))
#define DISP_BLS_LUMINANCE_P14	((UINT32P)(DISP_BLS_BASE+0x338))
#define DISP_BLS_LUMINANCE_P15	((UINT32P)(DISP_BLS_BASE+0x33C))
#define DISP_BLS_LUMINANCE_P16	((UINT32P)(DISP_BLS_BASE+0x340))
#define DISP_BLS_LUMINANCE_P17	((UINT32P)(DISP_BLS_BASE+0x344))
#define DISP_BLS_LUMINANCE_P18	((UINT32P)(DISP_BLS_BASE+0x348))
#define DISP_BLS_LUMINANCE_P19	((UINT32P)(DISP_BLS_BASE+0x34C))
#define DISP_BLS_LUMINANCE_P20	((UINT32P)(DISP_BLS_BASE+0x350))
#define DISP_BLS_LUMINANCE_P21	((UINT32P)(DISP_BLS_BASE+0x354))
#define DISP_BLS_LUMINANCE_P22	((UINT32P)(DISP_BLS_BASE+0x358))
#define DISP_BLS_LUMINANCE_P23	((UINT32P)(DISP_BLS_BASE+0x35C))
#define DISP_BLS_LUMINANCE_P24	((UINT32P)(DISP_BLS_BASE+0x360))
#define DISP_BLS_LUMINANCE_P25	((UINT32P)(DISP_BLS_BASE+0x364))
#define DISP_BLS_LUMINANCE_P26	((UINT32P)(DISP_BLS_BASE+0x368))
#define DISP_BLS_LUMINANCE_P27	((UINT32P)(DISP_BLS_BASE+0x36C))
#define DISP_BLS_LUMINANCE_P28	((UINT32P)(DISP_BLS_BASE+0x370))
#define DISP_BLS_LUMINANCE_P29	((UINT32P)(DISP_BLS_BASE+0x374))
#define DISP_BLS_LUMINANCE_P30	((UINT32P)(DISP_BLS_BASE+0x378))
#define DISP_BLS_LUMINANCE_P31	((UINT32P)(DISP_BLS_BASE+0x37C))
#define DISP_BLS_LUMINANCE_P32	((UINT32P)(DISP_BLS_BASE+0x380))
#define DISP_BLS_LUMINANCE_255	((UINT32P)(DISP_BLS_BASE+0x384))
#define DISP_BLS_GAMMA_LUT	((UINT32P)(DISP_BLS_BASE+0x400))
#define DISP_BLS_DITHER_0	((UINT32P)(DISP_BLS_BASE+0xE00))
#define DISP_BLS_DITHER_5	((UINT32P)(DISP_BLS_BASE+0xE14))
#define DISP_BLS_DITHER_6	((UINT32P)(DISP_BLS_BASE+0xE18))
#define DISP_BLS_DITHER_7	((UINT32P)(DISP_BLS_BASE+0xE1C))
#define DISP_BLS_DITHER_8	((UINT32P)(DISP_BLS_BASE+0xE20))
#define DISP_BLS_DITHER_9	((UINT32P)(DISP_BLS_BASE+0xE24))
#define DISP_BLS_DITHER_10	((UINT32P)(DISP_BLS_BASE+0xE28))
#define DISP_BLS_DITHER_11	((UINT32P)(DISP_BLS_BASE+0xE2C))
#define DISP_BLS_DITHER_12	((UINT32P)(DISP_BLS_BASE+0xE30))
#define DISP_BLS_DITHER_13	((UINT32P)(DISP_BLS_BASE+0xE34))
#define DISP_BLS_DITHER_14	((UINT32P)(DISP_BLS_BASE+0xE38))
#define DISP_BLS_DITHER_15	((UINT32P)(DISP_BLS_BASE+0xE3C))
#define DISP_BLS_DITHER_16	((UINT32P)(DISP_BLS_BASE+0xE40))
#define DISP_BLS_DITHER_17	((UINT32P)(DISP_BLS_BASE+0xE44))
#define DISP_BLS_DUMMY	((UINT32P)(DISP_BLS_BASE+0xF00))

// APB Module disp_color_config
#define COLOR_BASE (0x1400B000)
#define DISP_COLOR_START	((UINT32P)(COLOR_BASE+0xF00))
#define DISP_COLOR_INTEN	((UINT32P)(COLOR_BASE+0xF04))
#define DISP_COLOR_INTSTA	((UINT32P)(COLOR_BASE+0xF08))
#define DISP_COLOR_OUT_SEL	((UINT32P)(COLOR_BASE+0xF0C))
#define DISP_COLOR_FRAME_DONE_DEL	((UINT32P)(COLOR_BASE+0xF10))
#define DISP_COLOR_CRC	((UINT32P)(COLOR_BASE+0xF14))
#define DISP_COLOR_SW_SCRATCH	((UINT32P)(COLOR_BASE+0xF18))
#define DISP_COLOR_RDY_SEL	((UINT32P)(COLOR_BASE+0xF20))
#define DISP_COLOR_RDY_SEL_EN	((UINT32P)(COLOR_BASE+0xF24))
#define DISP_COLOR_CK_ON	((UINT32P)(COLOR_BASE+0xF28))
#define DISP_COLOR_INTERNAL_IP_WIDTH	((UINT32P)(COLOR_BASE+0xF50))
#define DISP_COLOR_INTERNAL_IP_HEIGHT	((UINT32P)(COLOR_BASE+0xF54))
#define DISP_COLOR_CM1_EN	((UINT32P)(COLOR_BASE+0xF60))
#define DISP_COLOR_CM1_C00	((UINT32P)(COLOR_BASE+0xF64))
#define DISP_COLOR_CM1_C01	((UINT32P)(COLOR_BASE+0xF68))
#define DISP_COLOR_CM1_C02	((UINT32P)(COLOR_BASE+0xF6C))
#define DISP_COLOR_CM1_C10	((UINT32P)(COLOR_BASE+0xF70))
#define DISP_COLOR_CM1_C11	((UINT32P)(COLOR_BASE+0xF74))
#define DISP_COLOR_CM1_C12	((UINT32P)(COLOR_BASE+0xF78))
#define DISP_COLOR_CM1_C20	((UINT32P)(COLOR_BASE+0xF7C))
#define DISP_COLOR_CM1_C21	((UINT32P)(COLOR_BASE+0xF80))
#define DISP_COLOR_CM1_C22	((UINT32P)(COLOR_BASE+0xF84))
#define DISP_COLOR_CM1_IN_OFFSET0	((UINT32P)(COLOR_BASE+0xF88))
#define DISP_COLOR_CM1_IN_OFFSET1	((UINT32P)(COLOR_BASE+0xF8C))
#define DISP_COLOR_CM1_IN_OFFSET2	((UINT32P)(COLOR_BASE+0xF90))
#define DISP_COLOR_CM1_OUT_OFFSET0	((UINT32P)(COLOR_BASE+0xF94))
#define DISP_COLOR_CM1_OUT_OFFSET1	((UINT32P)(COLOR_BASE+0xF98))
#define DISP_COLOR_CM1_OUT_OFFSET2	((UINT32P)(COLOR_BASE+0xF9C))
#define DISP_COLOR_CM2_EN	((UINT32P)(COLOR_BASE+0xFA0))
#define DISP_COLOR_CM2_C00	((UINT32P)(COLOR_BASE+0xFA4))
#define DISP_COLOR_CM2_C01	((UINT32P)(COLOR_BASE+0xFA8))
#define DISP_COLOR_CM2_C02	((UINT32P)(COLOR_BASE+0xFAC))
#define DISP_COLOR_CM2_C10	((UINT32P)(COLOR_BASE+0xFB0))
#define DISP_COLOR_CM2_C11	((UINT32P)(COLOR_BASE+0xFB4))
#define DISP_COLOR_CM2_C12	((UINT32P)(COLOR_BASE+0xFB8))
#define DISP_COLOR_CM2_C20	((UINT32P)(COLOR_BASE+0xFBC))
#define DISP_COLOR_CM2_C21	((UINT32P)(COLOR_BASE+0xFC0))
#define DISP_COLOR_CM2_C22	((UINT32P)(COLOR_BASE+0xFC4))
#define DISP_COLOR_CM2_IN_OFFSET0	((UINT32P)(COLOR_BASE+0xFC8))
#define DISP_COLOR_CM2_IN_OFFSET1	((UINT32P)(COLOR_BASE+0xFCC))
#define DISP_COLOR_CM2_IN_OFFSET2	((UINT32P)(COLOR_BASE+0xFD0))
#define DISP_COLOR_CM2_OUT_OFFSET0	((UINT32P)(COLOR_BASE+0xFD4))
#define DISP_COLOR_CM2_OUT_OFFSET1	((UINT32P)(COLOR_BASE+0xFD8))
#define DISP_COLOR_CM2_OUT_OFFSET2	((UINT32P)(COLOR_BASE+0xFDC))
#define DISP_COLOR_RO_CRC	((UINT32P)(COLOR_BASE+0xFF0))

// APB Module dsi
#define DSI_BASE (0x1400C000)
#define DSI_START	((UINT32P)(DSI_BASE+0x000))
#define DSI_STATUS	((UINT32P)(DSI_BASE+0x004))
#define DSI_INTEN	((UINT32P)(DSI_BASE+0x008))
#define DSI_INTSTA	((UINT32P)(DSI_BASE+0x00C))
#define DSI_COM_CON	((UINT32P)(DSI_BASE+0x010))
#define DSI_MODE_CON	((UINT32P)(DSI_BASE+0x014))
#define DSI_TXRX_CON	((UINT32P)(DSI_BASE+0x018))
#define DSI_PSCON	((UINT32P)(DSI_BASE+0x01C))
#define DSI_VSA_NL	((UINT32P)(DSI_BASE+0x020))
#define DSI_VBP_NL	((UINT32P)(DSI_BASE+0x024))
#define DSI_VFP_NL	((UINT32P)(DSI_BASE+0x028))
#define DSI_VACT_NL	((UINT32P)(DSI_BASE+0x02C))
#define DSI_HSA_WC	((UINT32P)(DSI_BASE+0x050))
#define DSI_HBP_WC	((UINT32P)(DSI_BASE+0x054))
#define DSI_HFP_WC	((UINT32P)(DSI_BASE+0x058))
#define DSI_BLLP_WC	((UINT32P)(DSI_BASE+0x05C))
#define DSI_CMDQ_CON	((UINT32P)(DSI_BASE+0x060))
#define DSI_HSTX_CKLP_WC	((UINT32P)(DSI_BASE+0x064))
#define DSI_RX_DATA03	((UINT32P)(DSI_BASE+0x074))
#define DSI_RX_DATA47	((UINT32P)(DSI_BASE+0x078))
#define DSI_RX_DATA8B	((UINT32P)(DSI_BASE+0x07C))
#define DSI_RX_DATAC	((UINT32P)(DSI_BASE+0x080))
#define DSI_RX_RACK	((UINT32P)(DSI_BASE+0x084))
#define DSI_RX_TRIG_STA	((UINT32P)(DSI_BASE+0x088))
#define DSI_MEM_CONTI	((UINT32P)(DSI_BASE+0x090))
#define DSI_FRM_BC	((UINT32P)(DSI_BASE+0x094))
#define DSI_PHY_LCCON	((UINT32P)(DSI_BASE+0x104))
#define DSI_PHY_LD0CON	((UINT32P)(DSI_BASE+0x108))
#define DSI_PHY_TIMCON0	((UINT32P)(DSI_BASE+0x110))
#define DSI_PHY_TIMCON1	((UINT32P)(DSI_BASE+0x114))
#define DSI_PHY_TIMCON2	((UINT32P)(DSI_BASE+0x118))
#define DSI_PHY_TIMCON3	((UINT32P)(DSI_BASE+0x11C))
#define DSI_PHY_TIMCON4	((UINT32P)(DSI_BASE+0x120))
#define DSI_VM_CMD_CON	((UINT32P)(DSI_BASE+0x130))
#define DSI_VM_CMD_DATA0	((UINT32P)(DSI_BASE+0x134))
#define DSI_VM_CMD_DATA4	((UINT32P)(DSI_BASE+0x138))
#define DSI_VM_CMD_DATA8	((UINT32P)(DSI_BASE+0x13C))
#define DSI_VM_CMD_DATAC	((UINT32P)(DSI_BASE+0x140))
#define DSI_CKSM_OUT	((UINT32P)(DSI_BASE+0x144))
#define DSI_STATE_DBG0	((UINT32P)(DSI_BASE+0x148))
#define DSI_STATE_DBG1	((UINT32P)(DSI_BASE+0x14C))
#define DSI_STATE_DBG2	((UINT32P)(DSI_BASE+0x150))
#define DSI_STATE_DBG3	((UINT32P)(DSI_BASE+0x154))
#define DSI_STATE_DBG4	((UINT32P)(DSI_BASE+0x158))
#define DSI_STATE_DBG5	((UINT32P)(DSI_BASE+0x15C))
#define DSI_STATE_DBG6	((UINT32P)(DSI_BASE+0x160))
#define DSI_STATE_DBG7	((UINT32P)(DSI_BASE+0x164))
#define DSI_STATE_DBG8	((UINT32P)(DSI_BASE+0x168))
#define DSI_STATE_DBG9	((UINT32P)(DSI_BASE+0x16C))
#define DSI_DEBUG_SEL	((UINT32P)(DSI_BASE+0x170))
#define DSI_RESERVED	((UINT32P)(DSI_BASE+0x174))
#define DSI_BIST_PATTERN	((UINT32P)(DSI_BASE+0x178))
#define DSI_BIST_CON	((UINT32P)(DSI_BASE+0x17C))
#define DSI_CMDQ0	((UINT32P)(DSI_BASE+0x180))

// APB Module disp_dpi
#define DPI_BASE (0x1400D000)
#define DPI_EN	((UINT32P)(DPI_BASE+0x0))
#define DPI_RST	((UINT32P)(DPI_BASE+0x4))
#define DPI_INTEN	((UINT32P)(DPI_BASE+0x8))
#define DPI_INTSTA	((UINT32P)(DPI_BASE+0xC))
#define DPI_CON	((UINT32P)(DPI_BASE+0x10))
#define DPI_OUTPUT_SETTING	((UINT32P)(DPI_BASE+0x14))
#define DPI_SIZE	((UINT32P)(DPI_BASE+0x18))
#define DPI_TGEN_HWIDTH	((UINT32P)(DPI_BASE+0x20))
#define DPI_TGEN_HPORCH	((UINT32P)(DPI_BASE+0x24))
#define DPI_TGEN_VWIDTH	((UINT32P)(DPI_BASE+0x28))
#define DPI_TGEN_VPORCH	((UINT32P)(DPI_BASE+0x2C))
#define DPI_BG_HCNTL	((UINT32P)(DPI_BASE+0x30))
#define DPI_BG_VCNTL	((UINT32P)(DPI_BASE+0x34))
#define DPI_BG_COLOR	((UINT32P)(DPI_BASE+0x38))
#define DPI_FIFO_CTL	((UINT32P)(DPI_BASE+0x3C))
#define DPI_STATUS	((UINT32P)(DPI_BASE+0x40))
#define DPI_TMODE	((UINT32P)(DPI_BASE+0x44))
#define DPI_CHKSUM	((UINT32P)(DPI_BASE+0x48))
#define DPI_PATTERN	((UINT32P)(DPI_BASE+0x4C))

// APB Module disp_mutex
#define MM_MUTEX_BASE (0x1400E000)
#define DISP_MUTEX_INTEN	((UINT32P)(MM_MUTEX_BASE+0x0))
#define DISP_MUTEX_INTSTA	((UINT32P)(MM_MUTEX_BASE+0x4))
#define DISP_REG_UPD_TIMEOUT	((UINT32P)(MM_MUTEX_BASE+0x8))
#define DISP_REG_COMMIT	((UINT32P)(MM_MUTEX_BASE+0xC))
#define DISP_MUTEX0_EN	((UINT32P)(MM_MUTEX_BASE+0x20))
#define DISP_MUTEX0	((UINT32P)(MM_MUTEX_BASE+0x24))
#define DISP_MUTEX0_RST	((UINT32P)(MM_MUTEX_BASE+0x28))
#define DISP_MUTEX0_MOD	((UINT32P)(MM_MUTEX_BASE+0x2C))
#define DISP_MUTEX0_SOF	((UINT32P)(MM_MUTEX_BASE+0x30))
#define DISP_MUTEX1_EN	((UINT32P)(MM_MUTEX_BASE+0x40))
#define DISP_MUTEX1	((UINT32P)(MM_MUTEX_BASE+0x44))
#define DISP_MUTEX1_RST	((UINT32P)(MM_MUTEX_BASE+0x48))
#define DISP_MUTEX1_MOD	((UINT32P)(MM_MUTEX_BASE+0x4C))
#define DISP_MUTEX1_SOF	((UINT32P)(MM_MUTEX_BASE+0x50))
#define DISP_MUTEX2_EN	((UINT32P)(MM_MUTEX_BASE+0x60))
#define DISP_MUTEX2	((UINT32P)(MM_MUTEX_BASE+0x64))
#define DISP_MUTEX2_RST	((UINT32P)(MM_MUTEX_BASE+0x68))
#define DISP_MUTEX2_MOD	((UINT32P)(MM_MUTEX_BASE+0x6C))
#define DISP_MUTEX2_SOF	((UINT32P)(MM_MUTEX_BASE+0x70))
#define DISP_MUTEX3_EN	((UINT32P)(MM_MUTEX_BASE+0x80))
#define DISP_MUTEX3	((UINT32P)(MM_MUTEX_BASE+0x84))
#define DISP_MUTEX3_RST	((UINT32P)(MM_MUTEX_BASE+0x88))
#define DISP_MUTEX3_MOD	((UINT32P)(MM_MUTEX_BASE+0x8C))
#define DISP_MUTEX3_SOF	((UINT32P)(MM_MUTEX_BASE+0x90))
#define DISP_MUTEX4_EN	((UINT32P)(MM_MUTEX_BASE+0xA0))
#define DISP_MUTEX4	((UINT32P)(MM_MUTEX_BASE+0xA4))
#define DISP_MUTEX4_RST	((UINT32P)(MM_MUTEX_BASE+0xA8))
#define DISP_MUTEX4_MOD	((UINT32P)(MM_MUTEX_BASE+0xAC))
#define DISP_MUTEX4_SOF	((UINT32P)(MM_MUTEX_BASE+0xB0))
#define DISP_MUTEX5_EN	((UINT32P)(MM_MUTEX_BASE+0xC0))
#define DISP_MUTEX5	((UINT32P)(MM_MUTEX_BASE+0xC4))
#define DISP_MUTEX5_RST	((UINT32P)(MM_MUTEX_BASE+0xC8))
#define DISP_MUTEX5_MOD	((UINT32P)(MM_MUTEX_BASE+0xCC))
#define DISP_MUTEX5_SOF	((UINT32P)(MM_MUTEX_BASE+0xD0))
#define DISP_MUTEX6_EN	((UINT32P)(MM_MUTEX_BASE+0xE0))
#define DISP_MUTEX6	((UINT32P)(MM_MUTEX_BASE+0xE4))
#define DISP_MUTEX6_RST	((UINT32P)(MM_MUTEX_BASE+0xE8))
#define DISP_MUTEX6_MOD	((UINT32P)(MM_MUTEX_BASE+0xEC))
#define DISP_MUTEX6_SOF	((UINT32P)(MM_MUTEX_BASE+0xF0))
#define DISP_MUTEX7_EN	((UINT32P)(MM_MUTEX_BASE+0x100))
#define DISP_MUTEX7	((UINT32P)(MM_MUTEX_BASE+0x104))
#define DISP_MUTEX7_RST	((UINT32P)(MM_MUTEX_BASE+0x108))
#define DISP_MUTEX7_MOD	((UINT32P)(MM_MUTEX_BASE+0x10C))
#define DISP_MUTEX7_SOF	((UINT32P)(MM_MUTEX_BASE+0x110))
#define DISP_MUTEX_DEBUG_OUT_SEL	((UINT32P)(MM_MUTEX_BASE+0x200))

// APB Module mm_cmdq
#define MM_CMDQ_BASE (0x1400F000)
#define CMDQ_CORE_RESET	((UINT32P)(MM_CMDQ_BASE+0x00))
#define CMDQ_IRQ_FLAG	((UINT32P)(MM_CMDQ_BASE+0x10))
#define CMDQ_SECURE_IRQ_FLAG	((UINT32P)(MM_CMDQ_BASE+0x14))
#define CMDQ_LOADED_THR	((UINT32P)(MM_CMDQ_BASE+0x18))
#define CMDQ_THR_SLOT_CYCLES	((UINT32P)(MM_CMDQ_BASE+0x30))
#define CMDQ_THR_EXEC_CYCLES	((UINT32P)(MM_CMDQ_BASE+0x34))
#define CMDQ_TIMER	((UINT32P)(MM_CMDQ_BASE+0x38))
#define CMDQ_BUS_CTRL	((UINT32P)(MM_CMDQ_BASE+0x40))
#define CMDQ_INSTN_ABORT	((UINT32P)(MM_CMDQ_BASE+0x20))
#define CMDQ_REG_ABORT	((UINT32P)(MM_CMDQ_BASE+0x50))
#define CMDQ_MM_SECURITY0	((UINT32P)(MM_CMDQ_BASE+0x24))
#define CMDQ_MM_SECURITY0_SET	((UINT32P)(MM_CMDQ_BASE+0x28))
#define CMDQ_MM_SECURITY0_CLR	((UINT32P)(MM_CMDQ_BASE+0x2c))
#define CMDQ_MM_SECURITY1	((UINT32P)(MM_CMDQ_BASE+0x54))
#define CMDQ_MM_SECURITY1_SET	((UINT32P)(MM_CMDQ_BASE+0x58))
#define CMDQ_MM_SECURITY1_CLR	((UINT32P)(MM_CMDQ_BASE+0x5c))
#define CMDQ_SYNC_TOKEN_ID	((UINT32P)(MM_CMDQ_BASE+0x60))
#define CMDQ_SYNC_TOKEN_VALUE	((UINT32P)(MM_CMDQ_BASE+0x64))
#define CMDQ_SYNC_TOKEN_UPDATE	((UINT32P)(MM_CMDQ_BASE+0x68))
#define CMDQ_CAPABILITY	((UINT32P)(MM_CMDQ_BASE+0x70))
#define CMDQ_VERSION	((UINT32P)(MM_CMDQ_BASE+0x74))
#define CMDQ_DBG0	((UINT32P)(MM_CMDQ_BASE+0x78))
#define CMDQ_DBG1	((UINT32P)(MM_CMDQ_BASE+0x7c))
#define CMDQ_THRN_RESET	((UINT32P)(MM_CMDQ_BASE+0x0))
#define CMDQ_THRN_EN	((UINT32P)(MM_CMDQ_BASE+0x4))
#define CMDQ_THRN_SUSPEND	((UINT32P)(MM_CMDQ_BASE+0x8))
#define CMDQ_THRN_STATUS	((UINT32P)(MM_CMDQ_BASE+0xc))
#define CMDQ_THRN_IRQ_FLAG	((UINT32P)(MM_CMDQ_BASE+0x10))
#define CMDQ_THRN_IRQ_FLAG_EN	((UINT32P)(MM_CMDQ_BASE+0x14))
#define CMDQ_THRN_SECURITY	((UINT32P)(MM_CMDQ_BASE+0x18))
#define CMDQ_THRN_PC	((UINT32P)(MM_CMDQ_BASE+0x20))
#define CMDQ_THRN_END_ADDR	((UINT32P)(MM_CMDQ_BASE+0x24))
#define CMDQ_THRN_EXEC_CMD_CNT	((UINT32P)(MM_CMDQ_BASE+0x28))
#define CMDQ_THRN_WAIT_TOKEN	((UINT32P)(MM_CMDQ_BASE+0x30))
#define CMDQ_THRN_QOS	((UINT32P)(MM_CMDQ_BASE+0x40))
#define CMDQ_THRN_INSTN_TIMEOUT_CYCLES	((UINT32P)(MM_CMDQ_BASE+0x50))
#define CMDQ_THRN_INSTN_TIMEOUT_THRESHOLD	((UINT32P)(MM_CMDQ_BASE+0x54))
#define CMDQ_THRN_DBG0	((UINT32P)(MM_CMDQ_BASE+0x70))
#define CMDQ_ABORT	((UINT32P)(MM_CMDQ_BASE+0x50))
#define CMDQ_MM_SECURITY	((UINT32P)(MM_CMDQ_BASE+0x54))
#define CMDQ_MM_SECURITY_SET	((UINT32P)(MM_CMDQ_BASE+0x58))
#define CMDQ_MM_SECURITY_CLR	((UINT32P)(MM_CMDQ_BASE+0x5c))

// APB Module smi_larb
#define SMI_LARB0_BASE (0x14010000)
#define SMI_LARB0_STAT	((UINT32P)(SMI_LARB0_BASE+0x000))
#define SMI_LARB0_CON	((UINT32P)(SMI_LARB0_BASE+0x010))
#define SMI_LARB0_CON_SET	((UINT32P)(SMI_LARB0_BASE+0x014))
#define SMI_LARB0_CON_CLR	((UINT32P)(SMI_LARB0_BASE+0x018))
#define SMI_LARB0_ARB_CON	((UINT32P)(SMI_LARB0_BASE+0x020))
#define SMI_LARB0_ARB_CON_SET	((UINT32P)(SMI_LARB0_BASE+0x024))
#define SMI_LARB0_ARB_CON_CLR	((UINT32P)(SMI_LARB0_BASE+0x028))
#define SMI_LARB0_BW_EXT_CON0	((UINT32P)(SMI_LARB0_BASE+0x030))
#define SMI_LARB0_STARV_CON0	((UINT32P)(SMI_LARB0_BASE+0x040))
#define SMI_LARB0_STARV_CON1	((UINT32P)(SMI_LARB0_BASE+0x044))
#define SMI_LARB0_STARV_CON2	((UINT32P)(SMI_LARB0_BASE+0x048))
#define SMI_LARB0_INT_MUX_SEL	((UINT32P)(SMI_LARB0_BASE+0x054))
#define SMI_LARB0_BWFILTER_EN	((UINT32P)(SMI_LARB0_BASE+0x060))
#define SMI_LARB0_OSTD_CTRL_EN	((UINT32P)(SMI_LARB0_BASE+0x064))
#define SMI_LARB0_BW_VC0	((UINT32P)(SMI_LARB0_BASE+0x080))
#define SMI_LARB0_BW_VC1	((UINT32P)(SMI_LARB0_BASE+0x084))
#define SMI_LARB0_BW_VC2	((UINT32P)(SMI_LARB0_BASE+0x088))
#define SMI_LARB0_CMD_THRT_LMT	((UINT32P)(SMI_LARB0_BASE+0x08c))
#define SMI_LARB0_SHARE_EN	((UINT32P)(SMI_LARB0_BASE+0x0f0))
#define SMI_LARB0_EBW_PORT	((UINT32P)(SMI_LARB0_BASE+0x100))
#define SMI_LARB0_BWL_PORT	((UINT32P)(SMI_LARB0_BASE+0x180))
#define SMI_LARB0_OSTD_PORT	((UINT32P)(SMI_LARB0_BASE+0x200))
#define SMI_LARB0_PINFO	((UINT32P)(SMI_LARB0_BASE+0x280))
#define SMI_LARB0_MAU_ENTR0_START	((UINT32P)(SMI_LARB0_BASE+0x300))
#define SMI_LARB0_MAU_ENTR0_END	((UINT32P)(SMI_LARB0_BASE+0x304))
#define SMI_LARB0_MAU_ENTR0_GID0	((UINT32P)(SMI_LARB0_BASE+0x308))
#define SMI_LARB0_MAU_ENTR0_GID1	((UINT32P)(SMI_LARB0_BASE+0x30c))
#define SMI_LARB0_MAU_ENTR1_START	((UINT32P)(SMI_LARB0_BASE+0x310))
#define SMI_LARB0_MAU_ENTR1_END	((UINT32P)(SMI_LARB0_BASE+0x314))
#define SMI_LARB0_MAU_ENTR1_GID0	((UINT32P)(SMI_LARB0_BASE+0x318))
#define SMI_LARB0_MAU_ENTR1_GID1	((UINT32P)(SMI_LARB0_BASE+0x31c))
#define SMI_LARB0_MAU_ENTR2_START	((UINT32P)(SMI_LARB0_BASE+0x320))
#define SMI_LARB0_MAU_ENTR2_END	((UINT32P)(SMI_LARB0_BASE+0x324))
#define SMI_LARB0_MAU_ENTR2_GID0	((UINT32P)(SMI_LARB0_BASE+0x328))
#define SMI_LARB0_MAU_ENTR2_GID1	((UINT32P)(SMI_LARB0_BASE+0x32c))
#define SMI_LARB0_MON_ENA	((UINT32P)(SMI_LARB0_BASE+0x400))
#define SMI_LARB0_MON_CLR	((UINT32P)(SMI_LARB0_BASE+0x404))
#define SMI_LARB0_MON_PORT	((UINT32P)(SMI_LARB0_BASE+0x408))
#define SMI_LARB0_MON_TYPE	((UINT32P)(SMI_LARB0_BASE+0x40c))
#define SMI_LARB0_MON_CON	((UINT32P)(SMI_LARB0_BASE+0x410))
#define SMI_LARB0_MON_ACT_CNT	((UINT32P)(SMI_LARB0_BASE+0x420))
#define SMI_LARB0_MON_REQ_CNT	((UINT32P)(SMI_LARB0_BASE+0x424))
#define SMI_LARB0_MON_IDL_CNT	((UINT32P)(SMI_LARB0_BASE+0x428))
#define SMI_LARB0_MON_BEA_CNT	((UINT32P)(SMI_LARB0_BASE+0x42c))
#define SMI_LARB0_MON_BYT_CNT	((UINT32P)(SMI_LARB0_BASE+0x430))
#define SMI_LARB0_MON_CP_CNT	((UINT32P)(SMI_LARB0_BASE+0x434))
#define SMI_LARB0_MON_DP_CNT	((UINT32P)(SMI_LARB0_BASE+0x438))
#define SMI_LARB0_MON_CDP_MAX	((UINT32P)(SMI_LARB0_BASE+0x43c))
#define SMI_LARB0_MON_COS_MAX	((UINT32P)(SMI_LARB0_BASE+0x440))
#define SMI_LARB0_MON_REQ0	((UINT32P)(SMI_LARB0_BASE+0x450))
#define SMI_LARB0_MON_REQ1	((UINT32P)(SMI_LARB0_BASE+0x454))
#define SMI_LARB0_MON_WDT_CNT	((UINT32P)(SMI_LARB0_BASE+0x460))
#define SMI_LARB0_MON_RDT_CNT	((UINT32P)(SMI_LARB0_BASE+0x464))
#define SMI_LARB0_MON_OST_CNT	((UINT32P)(SMI_LARB0_BASE+0x468))
#define SMI_LARB0_MON_STALL_CNT	((UINT32P)(SMI_LARB0_BASE+0x46c))
#define SMI_LARB0_MAU_ENTR0_STAT	((UINT32P)(SMI_LARB0_BASE+0x500))
#define SMI_LARB0_MAU_ENTR1_STAT	((UINT32P)(SMI_LARB0_BASE+0x504))
#define SMI_LARB0_MAU_ENTR2_STAT	((UINT32P)(SMI_LARB0_BASE+0x508))
#define SMI_LARB0_MAU_IRQ_STATUS	((UINT32P)(SMI_LARB0_BASE+0x520))
#define SMI_LARB0_FIFO_STAT0	((UINT32P)(SMI_LARB0_BASE+0x600))
#define SMI_LARB0_FIFO_STAT1	((UINT32P)(SMI_LARB0_BASE+0x604))
#define SMI_LARB0_FIFO_STAT2	((UINT32P)(SMI_LARB0_BASE+0x608))
#define SMI_LARB0_BUS_STAT0	((UINT32P)(SMI_LARB0_BASE+0x610))
#define SMI_LARB0_BUS_STAT1	((UINT32P)(SMI_LARB0_BASE+0x614))
#define SMI_LARB0_BUS_STAT2	((UINT32P)(SMI_LARB0_BASE+0x618))
#define SMI_LARB0_DBG_MODE0	((UINT32P)(SMI_LARB0_BASE+0x700))
#define SMI_LARB0_DBG_MODE1	((UINT32P)(SMI_LARB0_BASE+0x704))
#define SMI_LARB0_TST_MODE0	((UINT32P)(SMI_LARB0_BASE+0x780))

// APB Module smi
#define SMI_COMMON_BASE (0x14011000)
#define SMI_COMMON_SMI_CAPABILITY	((UINT32P)(SMI_COMMON_BASE+0x000))
#define SMI_COMMON_SMI_CON	((UINT32P)(SMI_COMMON_BASE+0x010))
#define SMI_COMMON_SMI_CON_SET	((UINT32P)(SMI_COMMON_BASE+0x014))
#define SMI_COMMON_SMI_CON_CLR	((UINT32P)(SMI_COMMON_BASE+0x018))
#define SMI_COMMON_SMI_ABIST_CON	((UINT32P)(SMI_COMMON_BASE+0x020))
#define SMI_COMMON_SMI_IRQ_STATUS	((UINT32P)(SMI_COMMON_BASE+0x170))
#define SMI_COMMON_SMI_INT_ASSERT_ID	((UINT32P)(SMI_COMMON_BASE+0x174))
#define SMI_COMMON_SMI_MON_ENA	((UINT32P)(SMI_COMMON_BASE+0x1a0))
#define SMI_COMMON_SMI_MON_CLR	((UINT32P)(SMI_COMMON_BASE+0x1a4))
#define SMI_COMMON_SMI_MON_TYPE	((UINT32P)(SMI_COMMON_BASE+0x1ac))
#define SMI_COMMON_SMI_MON_CON	((UINT32P)(SMI_COMMON_BASE+0x1b0))
#define SMI_COMMON_SMI_MON_ACT_CNT	((UINT32P)(SMI_COMMON_BASE+0x1c0))
#define SMI_COMMON_SMI_MON_REQ_CNT	((UINT32P)(SMI_COMMON_BASE+0x1c4))
#define SMI_COMMON_SMI_MON_IDL_CNT	((UINT32P)(SMI_COMMON_BASE+0x1c8))
#define SMI_COMMON_SMI_MON_BEA_CNT	((UINT32P)(SMI_COMMON_BASE+0x1cc))
#define SMI_COMMON_SMI_MON_BYT_CNT	((UINT32P)(SMI_COMMON_BASE+0x1d0))
#define SMI_COMMON_SMI_MON_CP_CNT	((UINT32P)(SMI_COMMON_BASE+0x1d4))
#define SMI_COMMON_SMI_MON_DP_CNT	((UINT32P)(SMI_COMMON_BASE+0x1d8))
#define SMI_COMMON_SMI_MON_CDP_MAX	((UINT32P)(SMI_COMMON_BASE+0x1dc))
#define SMI_COMMON_SMI_MON_COS_MAX	((UINT32P)(SMI_COMMON_BASE+0x1e0))
#define SMI_COMMON_SMI_MON_BUS_REQ0	((UINT32P)(SMI_COMMON_BASE+0x1f0))
#define SMI_COMMON_SMI_MON_BUS_REQ1	((UINT32P)(SMI_COMMON_BASE+0x1f4))
#define SMI_COMMON_SMI_MON_BUS_REQ2	((UINT32P)(SMI_COMMON_BASE+0x1f8))
#define SMI_COMMON_SMI_MON_BUS_REQ3	((UINT32P)(SMI_COMMON_BASE+0x1fc))
#define SMI_COMMON_SMI_BWF_CTRL	((UINT32P)(SMI_COMMON_BASE+0x200))
#define SMI_COMMON_SMI_BWF_M0	((UINT32P)(SMI_COMMON_BASE+0x204))
#define SMI_COMMON_SMI_BWF_M1	((UINT32P)(SMI_COMMON_BASE+0x208))
#define SMI_COMMON_SMI_BWF_M2	((UINT32P)(SMI_COMMON_BASE+0x20c))
#define SMI_COMMON_SMI_BWF_M3	((UINT32P)(SMI_COMMON_BASE+0x210))
#define SMI_COMMON_SMI_BWF_M4	((UINT32P)(SMI_COMMON_BASE+0x214))
#define SMI_COMMON_SMI_BWF_M5	((UINT32P)(SMI_COMMON_BASE+0x218))
#define SMI_COMMON_SMI_BWF_M6	((UINT32P)(SMI_COMMON_BASE+0x21C))
#define SMI_COMMON_SMI_BUS_SEL	((UINT32P)(SMI_COMMON_BASE+0x220))
#define SMI_COMMON_SMI_CUR_BUS	((UINT32P)(SMI_COMMON_BASE+0x224))
#define SMI_COMMON_SMI_WRR_REG0	((UINT32P)(SMI_COMMON_BASE+0x228))
#define SMI_COMMON_SMI_WRR_REG1	((UINT32P)(SMI_COMMON_BASE+0x22c))
#define SMI_COMMON_SMI_READ_FIFO_TH	((UINT32P)(SMI_COMMON_BASE+0x230))
#define SMI_COMMON_SMI_M4U_TH	((UINT32P)(SMI_COMMON_BASE+0x234))
#define SMI_COMMON_SMI_SEN	((UINT32P)(SMI_COMMON_BASE+0x500))
#define SMI_COMMON_SMI_SRAM_RNG0	((UINT32P)(SMI_COMMON_BASE+0x520))
#define SMI_COMMON_SMI_SRAM_RNG1	((UINT32P)(SMI_COMMON_BASE+0x524))
#define SMI_COMMON_SMI_SRAM_RNG2	((UINT32P)(SMI_COMMON_BASE+0x528))
#define SMI_COMMON_SMI_SRAM_RNG3	((UINT32P)(SMI_COMMON_BASE+0x52c))
#define SMI_COMMON_SMI_SRNG_ACTL_R0	((UINT32P)(SMI_COMMON_BASE+0x530))
#define SMI_COMMON_SMI_SRNG_ACTL_R1	((UINT32P)(SMI_COMMON_BASE+0x534))
#define SMI_COMMON_SMI_SRNG_ACTL_R2	((UINT32P)(SMI_COMMON_BASE+0x538))
#define SMI_COMMON_SMI_SRNG_ACTL_R3	((UINT32P)(SMI_COMMON_BASE+0x53C))
#define SMI_COMMON_SMI_SRNG_ACTL_R4	((UINT32P)(SMI_COMMON_BASE+0x540))
#define SMI_COMMON_SMI_D_VIO_CON0	((UINT32P)(SMI_COMMON_BASE+0x550))
#define SMI_COMMON_SMI_D_VIO_CON1	((UINT32P)(SMI_COMMON_BASE+0x554))
#define SMI_COMMON_SMI_D_VIO_CON2	((UINT32P)(SMI_COMMON_BASE+0x558))
#define SMI_COMMON_SMI_D_VIO_CON3	((UINT32P)(SMI_COMMON_BASE+0x55C))
#define SMI_COMMON_SMI_D_VIO_STA0	((UINT32P)(SMI_COMMON_BASE+0x560))
#define SMI_COMMON_SMI_D_VIO_STA1	((UINT32P)(SMI_COMMON_BASE+0x564))
#define SMI_COMMON_SMI_D_VIO_STA2	((UINT32P)(SMI_COMMON_BASE+0x568))
#define SMI_COMMON_SMI_D_VIO_STA3	((UINT32P)(SMI_COMMON_BASE+0x56C))
#define SMI_COMMON_SMI_VIO_DBG0	((UINT32P)(SMI_COMMON_BASE+0x570))
#define SMI_COMMON_SMI_VIO_DBG1	((UINT32P)(SMI_COMMON_BASE+0x574))
#define SMI_COMMON_SMI_SECUR_CON0	((UINT32P)(SMI_COMMON_BASE+0x5C0))
#define SMI_COMMON_SMI_SECUR_CON1	((UINT32P)(SMI_COMMON_BASE+0x5C4))
#define SMI_COMMON_SMI_SECUR_CON2	((UINT32P)(SMI_COMMON_BASE+0x5C8))
#define SMI_COMMON_SMI_SECUR_CON3	((UINT32P)(SMI_COMMON_BASE+0x5CC))
#define SMI_COMMON_SMI_SECUR_CON4	((UINT32P)(SMI_COMMON_BASE+0x5D0))
#define SMI_COMMON_SMI_SECUR_CON5	((UINT32P)(SMI_COMMON_BASE+0x5D4))
#define SMI_COMMON_SMI_SECUR_CON6	((UINT32P)(SMI_COMMON_BASE+0x5D8))
#define SMI_COMMON_SMI_SECUR_CON7	((UINT32P)(SMI_COMMON_BASE+0x5DC))
#define SMI_COMMON_SMI_SECUR_CON8	((UINT32P)(SMI_COMMON_BASE+0x5E0))
#define SMI_COMMON_SMI_SECUR_CON9	((UINT32P)(SMI_COMMON_BASE+0x5E4))
#define SMI_COMMON_SMI_SECUR_CON_G3D	((UINT32P)(SMI_COMMON_BASE+0x5E8))
#define SMI_COMMON_SMI_ISPSYS_SEN	((UINT32P)(SMI_COMMON_BASE+0x600))
#define SMI_COMMON_SMI_ISPSYS_SRAM_RNG0	((UINT32P)(SMI_COMMON_BASE+0x620))
#define SMI_COMMON_SMI_ISPSYS_SRAM_RNG1	((UINT32P)(SMI_COMMON_BASE+0x624))
#define SMI_COMMON_SMI_ISPSYS_SRAM_RNG2	((UINT32P)(SMI_COMMON_BASE+0x628))
#define SMI_COMMON_SMI_ISPSYS_SRAM_RNG3	((UINT32P)(SMI_COMMON_BASE+0x62c))
#define SMI_COMMON_SMI_ISPSYS_SRNG_ACTL_R0	((UINT32P)(SMI_COMMON_BASE+0x630))
#define SMI_COMMON_SMI_ISPSYS_SRNG_ACTL_R1	((UINT32P)(SMI_COMMON_BASE+0x634))
#define SMI_COMMON_SMI_ISPSYS_SRNG_ACTL_R2	((UINT32P)(SMI_COMMON_BASE+0x638))
#define SMI_COMMON_SMI_ISPSYS_SRNG_ACTL_R3	((UINT32P)(SMI_COMMON_BASE+0x63C))
#define SMI_COMMON_SMI_ISPSYS_SRNG_ACTL_R4	((UINT32P)(SMI_COMMON_BASE+0x640))
#define SMI_COMMON_SMI_ISPSYS_D_VIO_CON0	((UINT32P)(SMI_COMMON_BASE+0x650))
#define SMI_COMMON_SMI_ISPSYS_D_VIO_CON1	((UINT32P)(SMI_COMMON_BASE+0x654))
#define SMI_COMMON_SMI_ISPSYS_D_VIO_CON2	((UINT32P)(SMI_COMMON_BASE+0x658))
#define SMI_COMMON_SMI_ISPSYS_D_VIO_CON3	((UINT32P)(SMI_COMMON_BASE+0x65C))
#define SMI_COMMON_SMI_ISPSYS_D_VIO_STA0	((UINT32P)(SMI_COMMON_BASE+0x660))
#define SMI_COMMON_SMI_ISPSYS_D_VIO_STA1	((UINT32P)(SMI_COMMON_BASE+0x664))
#define SMI_COMMON_SMI_ISPSYS_D_VIO_STA2	((UINT32P)(SMI_COMMON_BASE+0x668))
#define SMI_COMMON_SMI_ISPSYS_D_VIO_STA3	((UINT32P)(SMI_COMMON_BASE+0x66C))
#define SMI_COMMON_SMI_ISPSYS_VIO_DBG0	((UINT32P)(SMI_COMMON_BASE+0x670))
#define SMI_COMMON_SMI_ISPSYS_VIO_DBG1	((UINT32P)(SMI_COMMON_BASE+0x674))
#define SMI_COMMON_SMI_DISPSYS_SEN	((UINT32P)(SMI_COMMON_BASE+0x700))
#define SMI_COMMON_SMI_DISPSYS_SRAM_RNG0	((UINT32P)(SMI_COMMON_BASE+0x720))
#define SMI_COMMON_SMI_DISPSYS_SRAM_RNG1	((UINT32P)(SMI_COMMON_BASE+0x724))
#define SMI_COMMON_SMI_DISPSYS_SRAM_RNG2	((UINT32P)(SMI_COMMON_BASE+0x728))
#define SMI_COMMON_SMI_DISPSYS_SRAM_RNG3	((UINT32P)(SMI_COMMON_BASE+0x72c))
#define SMI_COMMON_SMI_DISPSYS_SRNG_ACTL_R0	((UINT32P)(SMI_COMMON_BASE+0x730))
#define SMI_COMMON_SMI_DISPSYS_SRNG_ACTL_R1	((UINT32P)(SMI_COMMON_BASE+0x734))
#define SMI_COMMON_SMI_DISPSYS_SRNG_ACTL_R2	((UINT32P)(SMI_COMMON_BASE+0x738))
#define SMI_COMMON_SMI_DISPSYS_SRNG_ACTL_R3	((UINT32P)(SMI_COMMON_BASE+0x73C))
#define SMI_COMMON_SMI_DISPSYS_SRNG_ACTL_R4	((UINT32P)(SMI_COMMON_BASE+0x740))
#define SMI_COMMON_SMI_DISPSYS_D_VIO_CON0	((UINT32P)(SMI_COMMON_BASE+0x750))
#define SMI_COMMON_SMI_DISPSYS_D_VIO_CON1	((UINT32P)(SMI_COMMON_BASE+0x754))
#define SMI_COMMON_SMI_DISPSYS_D_VIO_CON2	((UINT32P)(SMI_COMMON_BASE+0x758))
#define SMI_COMMON_SMI_DISPSYS_D_VIO_STA0	((UINT32P)(SMI_COMMON_BASE+0x760))
#define SMI_COMMON_SMI_DISPSYS_D_VIO_STA1	((UINT32P)(SMI_COMMON_BASE+0x764))
#define SMI_COMMON_SMI_DISPSYS_D_VIO_STA2	((UINT32P)(SMI_COMMON_BASE+0x768))
#define SMI_COMMON_SMI_DISPSYS_VIO_DBG0	((UINT32P)(SMI_COMMON_BASE+0x770))
#define SMI_COMMON_SMI_DISPSYS_VIO_DBG1	((UINT32P)(SMI_COMMON_BASE+0x774))

// APB Module ovl
#define OVL1_BASE (0x14007000)
#define OVL1_OVL_STA	((UINT32P)(OVL1_BASE+0x000))
#define OVL1_OVL_INTEN	((UINT32P)(OVL1_BASE+0x004))
#define OVL1_OVL_INTSTA	((UINT32P)(OVL1_BASE+0x008))
#define OVL1_OVL_EN	((UINT32P)(OVL1_BASE+0x00c))
#define OVL1_OVL_TRIG	((UINT32P)(OVL1_BASE+0x010))
#define OVL1_OVL_RST	((UINT32P)(OVL1_BASE+0x014))
#define OVL1_OVL_ROI_SIZE	((UINT32P)(OVL1_BASE+0x020))
#define OVL1_OVL_DATAPATH_CON	((UINT32P)(OVL1_BASE+0x024))
#define OVL1_OVL_ROI_BGCLR	((UINT32P)(OVL1_BASE+0x028))
#define OVL1_OVL_SRC_CON	((UINT32P)(OVL1_BASE+0x02c))
#define OVL1_OVL_L0_CON	((UINT32P)(OVL1_BASE+0x030))
#define OVL1_OVL_L0_CLRKEY	((UINT32P)(OVL1_BASE+0x034))
#define OVL1_OVL_L0_SRC_SIZE	((UINT32P)(OVL1_BASE+0x038))
#define OVL1_OVL_L0_OFFSET	((UINT32P)(OVL1_BASE+0x03c))
#define OVL1_OVL_L0_ADDR	((UINT32P)(OVL1_BASE+0x040))
#define OVL1_OVL_L0_PITCH	((UINT32P)(OVL1_BASE+0x044))
#define OVL1_OVL_L0_TILE	((UINT32P)(OVL1_BASE+0x048))
#define OVL1_OVL_L1_CON	((UINT32P)(OVL1_BASE+0x050))
#define OVL1_OVL_L1_CLRKEY	((UINT32P)(OVL1_BASE+0x054))
#define OVL1_OVL_L1_SRC_SIZE	((UINT32P)(OVL1_BASE+0x058))
#define OVL1_OVL_L1_OFFSET	((UINT32P)(OVL1_BASE+0x05c))
#define OVL1_OVL_L1_ADDR	((UINT32P)(OVL1_BASE+0x060))
#define OVL1_OVL_L1_PITCH	((UINT32P)(OVL1_BASE+0x064))
#define OVL1_OVL_L1_TILE	((UINT32P)(OVL1_BASE+0x068))
#define OVL1_OVL_L2_CON	((UINT32P)(OVL1_BASE+0x070))
#define OVL1_OVL_L2_CLRKEY	((UINT32P)(OVL1_BASE+0x074))
#define OVL1_OVL_L2_SRC_SIZE	((UINT32P)(OVL1_BASE+0x078))
#define OVL1_OVL_L2_OFFSET	((UINT32P)(OVL1_BASE+0x07c))
#define OVL1_OVL_L2_ADDR	((UINT32P)(OVL1_BASE+0x080))
#define OVL1_OVL_L2_PITCH	((UINT32P)(OVL1_BASE+0x084))
#define OVL1_OVL_L2_TILE	((UINT32P)(OVL1_BASE+0x088))
#define OVL1_OVL_L3_CON	((UINT32P)(OVL1_BASE+0x090))
#define OVL1_OVL_L3_CLRKEY	((UINT32P)(OVL1_BASE+0x094))
#define OVL1_OVL_L3_SRC_SIZE	((UINT32P)(OVL1_BASE+0x098))
#define OVL1_OVL_L3_OFFSET	((UINT32P)(OVL1_BASE+0x09c))
#define OVL1_OVL_L3_ADDR	((UINT32P)(OVL1_BASE+0x0a0))
#define OVL1_OVL_L3_PITCH	((UINT32P)(OVL1_BASE+0x0a4))
#define OVL1_OVL_L3_TILE	((UINT32P)(OVL1_BASE+0x0a8))
#define OVL1_OVL_RDMA0_CTRL	((UINT32P)(OVL1_BASE+0x0c0))
#define OVL1_OVL_RDMA0_MEM_TRIG	((UINT32P)(OVL1_BASE+0x0c4))
#define OVL1_OVL_RDMA0_MEM_GMC1	((UINT32P)(OVL1_BASE+0x0c8))
#define OVL1_OVL_RDMA0_MEM_SLOW	((UINT32P)(OVL1_BASE+0x0cc))
#define OVL1_OVL_RDMA0_FIFO_CTRL	((UINT32P)(OVL1_BASE+0x0d0))
#define OVL1_OVL_RDMA1_CTRL	((UINT32P)(OVL1_BASE+0x0e0))
#define OVL1_OVL_RDMA1_MEM_TRIG	((UINT32P)(OVL1_BASE+0x0e4))
#define OVL1_OVL_RDMA1_MEM_GMC1	((UINT32P)(OVL1_BASE+0x0e8))
#define OVL1_OVL_RDMA1_MEM_SLOW	((UINT32P)(OVL1_BASE+0x0ec))
#define OVL1_OVL_RDMA1_FIFO_CTRL	((UINT32P)(OVL1_BASE+0x0f0))
#define OVL1_OVL_RDMA2_CTRL	((UINT32P)(OVL1_BASE+0x100))
#define OVL1_OVL_RDMA2_MEM_TRIG	((UINT32P)(OVL1_BASE+0x104))
#define OVL1_OVL_RDMA2_MEM_GMC1	((UINT32P)(OVL1_BASE+0x108))
#define OVL1_OVL_RDMA2_MEM_SLOW	((UINT32P)(OVL1_BASE+0x10c))
#define OVL1_OVL_RDMA2_FIFO_CTRL	((UINT32P)(OVL1_BASE+0x110))
#define OVL1_OVL_RDMA3_CTRL	((UINT32P)(OVL1_BASE+0x120))
#define OVL1_OVL_RDMA3_MEM_TRIG	((UINT32P)(OVL1_BASE+0x124))
#define OVL1_OVL_RDMA3_MEM_GMC1	((UINT32P)(OVL1_BASE+0x128))
#define OVL1_OVL_RDMA3_MEM_SLOW	((UINT32P)(OVL1_BASE+0x12c))
#define OVL1_OVL_RDMA3_FIFO_CTRL	((UINT32P)(OVL1_BASE+0x130))
#define OVL1_OVL_L0_Y2R_PARA_R0	((UINT32P)(OVL1_BASE+0x134))
#define OVL1_OVL_L0_Y2R_PARA_R1	((UINT32P)(OVL1_BASE+0x138))
#define OVL1_OVL_L0_Y2R_PARA_G0	((UINT32P)(OVL1_BASE+0x13c))
#define OVL1_OVL_L0_Y2R_PARA_G1	((UINT32P)(OVL1_BASE+0x140))
#define OVL1_OVL_L0_Y2R_PARA_B0	((UINT32P)(OVL1_BASE+0x144))
#define OVL1_OVL_L0_Y2R_PARA_B1	((UINT32P)(OVL1_BASE+0x148))
#define OVL1_OVL_L0_Y2R_PARA_YUV_A_0	((UINT32P)(OVL1_BASE+0x14c))
#define OVL1_OVL_L0_Y2R_PARA_YUV_A_1	((UINT32P)(OVL1_BASE+0x150))
#define OVL1_OVL_L0_Y2R_PARA_RGB_A_0	((UINT32P)(OVL1_BASE+0x154))
#define OVL1_OVL_L0_Y2R_PARA_RGB_A_1	((UINT32P)(OVL1_BASE+0x158))
#define OVL1_OVL_L1_Y2R_PARA_R0	((UINT32P)(OVL1_BASE+0x15c))
#define OVL1_OVL_L1_Y2R_PARA_R1	((UINT32P)(OVL1_BASE+0x160))
#define OVL1_OVL_L1_Y2R_PARA_G0	((UINT32P)(OVL1_BASE+0x164))
#define OVL1_OVL_L1_Y2R_PARA_G1	((UINT32P)(OVL1_BASE+0x168))
#define OVL1_OVL_L1_Y2R_PARA_B0	((UINT32P)(OVL1_BASE+0x16c))
#define OVL1_OVL_L1_Y2R_PARA_B1	((UINT32P)(OVL1_BASE+0x170))
#define OVL1_OVL_L1_Y2R_PARA_YUV_A_0	((UINT32P)(OVL1_BASE+0x174))
#define OVL1_OVL_L1_Y2R_PARA_YUV_A_1	((UINT32P)(OVL1_BASE+0x178))
#define OVL1_OVL_L1_Y2R_PARA_RGB_A_0	((UINT32P)(OVL1_BASE+0x17c))
#define OVL1_OVL_L1_Y2R_PARA_RGB_A_1	((UINT32P)(OVL1_BASE+0x180))
#define OVL1_OVL_L2_Y2R_PARA_R0	((UINT32P)(OVL1_BASE+0x184))
#define OVL1_OVL_L2_Y2R_PARA_R1	((UINT32P)(OVL1_BASE+0x188))
#define OVL1_OVL_L2_Y2R_PARA_G0	((UINT32P)(OVL1_BASE+0x18c))
#define OVL1_OVL_L2_Y2R_PARA_G1	((UINT32P)(OVL1_BASE+0x190))
#define OVL1_OVL_L2_Y2R_PARA_B0	((UINT32P)(OVL1_BASE+0x194))
#define OVL1_OVL_L2_Y2R_PARA_B1	((UINT32P)(OVL1_BASE+0x198))
#define OVL1_OVL_L2_Y2R_PARA_YUV_A_0	((UINT32P)(OVL1_BASE+0x19c))
#define OVL1_OVL_L2_Y2R_PARA_YUV_A_1	((UINT32P)(OVL1_BASE+0x1a0))
#define OVL1_OVL_L2_Y2R_PARA_RGB_A_0	((UINT32P)(OVL1_BASE+0x1a4))
#define OVL1_OVL_L2_Y2R_PARA_RGB_A_1	((UINT32P)(OVL1_BASE+0x1a8))
#define OVL1_OVL_L3_Y2R_PARA_R0	((UINT32P)(OVL1_BASE+0x1ac))
#define OVL1_OVL_L3_Y2R_PARA_R1	((UINT32P)(OVL1_BASE+0x1b0))
#define OVL1_OVL_L3_Y2R_PARA_G0	((UINT32P)(OVL1_BASE+0x1b4))
#define OVL1_OVL_L3_Y2R_PARA_G1	((UINT32P)(OVL1_BASE+0x1b8))
#define OVL1_OVL_L3_Y2R_PARA_B0	((UINT32P)(OVL1_BASE+0x1bc))
#define OVL1_OVL_L3_Y2R_PARA_B1	((UINT32P)(OVL1_BASE+0x1c0))
#define OVL1_OVL_L3_Y2R_PARA_YUV_A_0	((UINT32P)(OVL1_BASE+0x1c4))
#define OVL1_OVL_L3_Y2R_PARA_YUV_A_1	((UINT32P)(OVL1_BASE+0x1c8))
#define OVL1_OVL_L3_Y2R_PARA_RGB_A_0	((UINT32P)(OVL1_BASE+0x1cc))
#define OVL1_OVL_L3_Y2R_PARA_RGB_A_1	((UINT32P)(OVL1_BASE+0x1d0))
#define OVL1_OVL_RDMA0_MEM_GMC2	((UINT32P)(OVL1_BASE+0x1e0))
#define OVL1_OVL_RDMA1_MEM_GMC2	((UINT32P)(OVL1_BASE+0x1e4))
#define OVL1_OVL_RDMA2_MEM_GMC2	((UINT32P)(OVL1_BASE+0x1e8))
#define OVL1_OVL_RDMA3_MEM_GMC2	((UINT32P)(OVL1_BASE+0x1ec))
#define OVL1_OVL_FLOW_CTRL_DBG	((UINT32P)(OVL1_BASE+0x240))
#define OVL1_OVL_ADDCON_DBG	((UINT32P)(OVL1_BASE+0x244))
#define OVL1_OVL_RDMA_CH0_DBG	((UINT32P)(OVL1_BASE+0x24c))
#define OVL1_OVL_RDMA_CH1_DBG	((UINT32P)(OVL1_BASE+0x250))
#define OVL1_OVL_RDMA_CH2_DBG	((UINT32P)(OVL1_BASE+0x254))
#define OVL1_OVL_RDMA_CH3_DBG	((UINT32P)(OVL1_BASE+0x258))

// APB Module disp_rdma
#define RDMA1_BASE (0x14008000)
#define RDMA1_DISP_RDMA_INT_ENABLE	((UINT32P)(RDMA1_BASE+0x000))
#define RDMA1_DISP_RDMA_INT_STATUS	((UINT32P)(RDMA1_BASE+0x004))
#define RDMA1_DISP_RDMA_GLOBAL_CON	((UINT32P)(RDMA1_BASE+0x010))
#define RDMA1_DISP_RDMA_SIZE_CON_0	((UINT32P)(RDMA1_BASE+0x014))
#define RDMA1_DISP_RDMA_SIZE_CON_1	((UINT32P)(RDMA1_BASE+0x018))
#define RDMA1_DISP_RDMA_TARGET_LINE	((UINT32P)(RDMA1_BASE+0x01C))
#define RDMA1_DISP_RDMA_MEM_CON	((UINT32P)(RDMA1_BASE+0x024))
#define RDMA1_DISP_RDMA_MEM_START_ADDR	((UINT32P)(RDMA1_BASE+0x028))
#define RDMA1_DISP_RDMA_MEM_SRC_PITCH	((UINT32P)(RDMA1_BASE+0x02C))
#define RDMA1_DISP_RDMA_MEM_GMC_SETTING_0	((UINT32P)(RDMA1_BASE+0x030))
#define RDMA1_DISP_RDMA_MEM_SLOW_CON	((UINT32P)(RDMA1_BASE+0x034))
#define RDMA1_DISP_RDMA_MEM_GMC_SETTING_1	((UINT32P)(RDMA1_BASE+0x038))
#define RDMA1_DISP_RDMA_FIFO_CON	((UINT32P)(RDMA1_BASE+0x040))
#define RDMA1_DISP_RDMA_FIFO_LOG	((UINT32P)(RDMA1_BASE+0x044))
#define RDMA1_DISP_RDMA_C00	((UINT32P)(RDMA1_BASE+0x054))
#define RDMA1_DISP_RDMA_C01	((UINT32P)(RDMA1_BASE+0x058))
#define RDMA1_DISP_RDMA_C02	((UINT32P)(RDMA1_BASE+0x05C))
#define RDMA1_DISP_RDMA_C10	((UINT32P)(RDMA1_BASE+0x060))
#define RDMA1_DISP_RDMA_C11	((UINT32P)(RDMA1_BASE+0x064))
#define RDMA1_DISP_RDMA_C12	((UINT32P)(RDMA1_BASE+0x068))
#define RDMA1_DISP_RDMA_C20	((UINT32P)(RDMA1_BASE+0x06C))
#define RDMA1_DISP_RDMA_C21	((UINT32P)(RDMA1_BASE+0x070))
#define RDMA1_DISP_RDMA_C22	((UINT32P)(RDMA1_BASE+0x074))
#define RDMA1_DISP_RDMA_PRE_ADD_0	((UINT32P)(RDMA1_BASE+0x078))
#define RDMA1_DISP_RDMA_PRE_ADD_1	((UINT32P)(RDMA1_BASE+0x07C))
#define RDMA1_DISP_RDMA_PRE_ADD_2	((UINT32P)(RDMA1_BASE+0x080))
#define RDMA1_DISP_RDMA_POST_ADD_0	((UINT32P)(RDMA1_BASE+0x084))
#define RDMA1_DISP_RDMA_POST_ADD_1	((UINT32P)(RDMA1_BASE+0x088))
#define RDMA1_DISP_RDMA_POST_ADD_2	((UINT32P)(RDMA1_BASE+0x08C))
#define RDMA1_DISP_RDMA_DUMMY	((UINT32P)(RDMA1_BASE+0x090))
#define RDMA1_DISP_RDMA_DEBUG_OUT_SEL	((UINT32P)(RDMA1_BASE+0x094))

// APB Module smi_larb
#define SMI_LARB2_BASE (0x15001000)
#define SMI_LARB2_STAT	((UINT32P)(SMI_LARB2_BASE+0x000))
#define SMI_LARB2_CON	((UINT32P)(SMI_LARB2_BASE+0x010))
#define SMI_LARB2_CON_SET	((UINT32P)(SMI_LARB2_BASE+0x014))
#define SMI_LARB2_CON_CLR	((UINT32P)(SMI_LARB2_BASE+0x018))
#define SMI_LARB2_ARB_CON	((UINT32P)(SMI_LARB2_BASE+0x020))
#define SMI_LARB2_ARB_CON_SET	((UINT32P)(SMI_LARB2_BASE+0x024))
#define SMI_LARB2_ARB_CON_CLR	((UINT32P)(SMI_LARB2_BASE+0x028))
#define SMI_LARB2_BW_EXT_CON0	((UINT32P)(SMI_LARB2_BASE+0x030))
#define SMI_LARB2_STARV_CON0	((UINT32P)(SMI_LARB2_BASE+0x040))
#define SMI_LARB2_STARV_CON1	((UINT32P)(SMI_LARB2_BASE+0x044))
#define SMI_LARB2_STARV_CON2	((UINT32P)(SMI_LARB2_BASE+0x048))
#define SMI_LARB2_INT_MUX_SEL	((UINT32P)(SMI_LARB2_BASE+0x054))
#define SMI_LARB2_BWFILTER_EN	((UINT32P)(SMI_LARB2_BASE+0x060))
#define SMI_LARB2_OSTD_CTRL_EN	((UINT32P)(SMI_LARB2_BASE+0x064))
#define SMI_LARB2_BW_VC0	((UINT32P)(SMI_LARB2_BASE+0x080))
#define SMI_LARB2_BW_VC1	((UINT32P)(SMI_LARB2_BASE+0x084))
#define SMI_LARB2_BW_VC2	((UINT32P)(SMI_LARB2_BASE+0x088))
#define SMI_LARB2_CMD_THRT_LMT	((UINT32P)(SMI_LARB2_BASE+0x08c))
#define SMI_LARB2_SHARE_EN	((UINT32P)(SMI_LARB2_BASE+0x0f0))
#define SMI_LARB2_EBW_PORT	((UINT32P)(SMI_LARB2_BASE+0x100))
#define SMI_LARB2_BWL_PORT	((UINT32P)(SMI_LARB2_BASE+0x180))
#define SMI_LARB2_OSTD_PORT	((UINT32P)(SMI_LARB2_BASE+0x200))
#define SMI_LARB2_PINFO	((UINT32P)(SMI_LARB2_BASE+0x280))
#define SMI_LARB2_MAU_ENTR0_START	((UINT32P)(SMI_LARB2_BASE+0x300))
#define SMI_LARB2_MAU_ENTR0_END	((UINT32P)(SMI_LARB2_BASE+0x304))
#define SMI_LARB2_MAU_ENTR0_GID0	((UINT32P)(SMI_LARB2_BASE+0x308))
#define SMI_LARB2_MAU_ENTR0_GID1	((UINT32P)(SMI_LARB2_BASE+0x30c))
#define SMI_LARB2_MAU_ENTR1_START	((UINT32P)(SMI_LARB2_BASE+0x310))
#define SMI_LARB2_MAU_ENTR1_END	((UINT32P)(SMI_LARB2_BASE+0x314))
#define SMI_LARB2_MAU_ENTR1_GID0	((UINT32P)(SMI_LARB2_BASE+0x318))
#define SMI_LARB2_MAU_ENTR1_GID1	((UINT32P)(SMI_LARB2_BASE+0x31c))
#define SMI_LARB2_MAU_ENTR2_START	((UINT32P)(SMI_LARB2_BASE+0x320))
#define SMI_LARB2_MAU_ENTR2_END	((UINT32P)(SMI_LARB2_BASE+0x324))
#define SMI_LARB2_MAU_ENTR2_GID0	((UINT32P)(SMI_LARB2_BASE+0x328))
#define SMI_LARB2_MAU_ENTR2_GID1	((UINT32P)(SMI_LARB2_BASE+0x32c))
#define SMI_LARB2_MON_ENA	((UINT32P)(SMI_LARB2_BASE+0x400))
#define SMI_LARB2_MON_CLR	((UINT32P)(SMI_LARB2_BASE+0x404))
#define SMI_LARB2_MON_PORT	((UINT32P)(SMI_LARB2_BASE+0x408))
#define SMI_LARB2_MON_TYPE	((UINT32P)(SMI_LARB2_BASE+0x40c))
#define SMI_LARB2_MON_CON	((UINT32P)(SMI_LARB2_BASE+0x410))
#define SMI_LARB2_MON_ACT_CNT	((UINT32P)(SMI_LARB2_BASE+0x420))
#define SMI_LARB2_MON_REQ_CNT	((UINT32P)(SMI_LARB2_BASE+0x424))
#define SMI_LARB2_MON_IDL_CNT	((UINT32P)(SMI_LARB2_BASE+0x428))
#define SMI_LARB2_MON_BEA_CNT	((UINT32P)(SMI_LARB2_BASE+0x42c))
#define SMI_LARB2_MON_BYT_CNT	((UINT32P)(SMI_LARB2_BASE+0x430))
#define SMI_LARB2_MON_CP_CNT	((UINT32P)(SMI_LARB2_BASE+0x434))
#define SMI_LARB2_MON_DP_CNT	((UINT32P)(SMI_LARB2_BASE+0x438))
#define SMI_LARB2_MON_CDP_MAX	((UINT32P)(SMI_LARB2_BASE+0x43c))
#define SMI_LARB2_MON_COS_MAX	((UINT32P)(SMI_LARB2_BASE+0x440))
#define SMI_LARB2_MON_REQ0	((UINT32P)(SMI_LARB2_BASE+0x450))
#define SMI_LARB2_MON_REQ1	((UINT32P)(SMI_LARB2_BASE+0x454))
#define SMI_LARB2_MON_WDT_CNT	((UINT32P)(SMI_LARB2_BASE+0x460))
#define SMI_LARB2_MON_RDT_CNT	((UINT32P)(SMI_LARB2_BASE+0x464))
#define SMI_LARB2_MON_OST_CNT	((UINT32P)(SMI_LARB2_BASE+0x468))
#define SMI_LARB2_MON_STALL_CNT	((UINT32P)(SMI_LARB2_BASE+0x46c))
#define SMI_LARB2_MAU_ENTR0_STAT	((UINT32P)(SMI_LARB2_BASE+0x500))
#define SMI_LARB2_MAU_ENTR1_STAT	((UINT32P)(SMI_LARB2_BASE+0x504))
#define SMI_LARB2_MAU_ENTR2_STAT	((UINT32P)(SMI_LARB2_BASE+0x508))
#define SMI_LARB2_MAU_IRQ_STATUS	((UINT32P)(SMI_LARB2_BASE+0x520))
#define SMI_LARB2_FIFO_STAT0	((UINT32P)(SMI_LARB2_BASE+0x600))
#define SMI_LARB2_FIFO_STAT1	((UINT32P)(SMI_LARB2_BASE+0x604))
#define SMI_LARB2_FIFO_STAT2	((UINT32P)(SMI_LARB2_BASE+0x608))
#define SMI_LARB2_BUS_STAT0	((UINT32P)(SMI_LARB2_BASE+0x610))
#define SMI_LARB2_BUS_STAT1	((UINT32P)(SMI_LARB2_BASE+0x614))
#define SMI_LARB2_BUS_STAT2	((UINT32P)(SMI_LARB2_BASE+0x618))
#define SMI_LARB2_DBG_MODE0	((UINT32P)(SMI_LARB2_BASE+0x700))
#define SMI_LARB2_DBG_MODE1	((UINT32P)(SMI_LARB2_BASE+0x704))
#define SMI_LARB2_TST_MODE0	((UINT32P)(SMI_LARB2_BASE+0x780))

// APB Module smi_larb
#define SMI_LARB3_BASE (0x15001000)
#define SMI_LARB3_STAT	((UINT32P)(SMI_LARB3_BASE+0x000))
#define SMI_LARB3_CON	((UINT32P)(SMI_LARB3_BASE+0x010))
#define SMI_LARB3_CON_SET	((UINT32P)(SMI_LARB3_BASE+0x014))
#define SMI_LARB3_CON_CLR	((UINT32P)(SMI_LARB3_BASE+0x018))
#define SMI_LARB3_ARB_CON	((UINT32P)(SMI_LARB3_BASE+0x020))
#define SMI_LARB3_ARB_CON_SET	((UINT32P)(SMI_LARB3_BASE+0x024))
#define SMI_LARB3_ARB_CON_CLR	((UINT32P)(SMI_LARB3_BASE+0x028))
#define SMI_LARB3_BW_EXT_CON0	((UINT32P)(SMI_LARB3_BASE+0x030))
#define SMI_LARB3_STARV_CON0	((UINT32P)(SMI_LARB3_BASE+0x040))
#define SMI_LARB3_STARV_CON1	((UINT32P)(SMI_LARB3_BASE+0x044))
#define SMI_LARB3_STARV_CON2	((UINT32P)(SMI_LARB3_BASE+0x048))
#define SMI_LARB3_INT_MUX_SEL	((UINT32P)(SMI_LARB3_BASE+0x054))
#define SMI_LARB3_BWFILTER_EN	((UINT32P)(SMI_LARB3_BASE+0x060))
#define SMI_LARB3_OSTD_CTRL_EN	((UINT32P)(SMI_LARB3_BASE+0x064))
#define SMI_LARB3_BW_VC0	((UINT32P)(SMI_LARB3_BASE+0x080))
#define SMI_LARB3_BW_VC1	((UINT32P)(SMI_LARB3_BASE+0x084))
#define SMI_LARB3_BW_VC2	((UINT32P)(SMI_LARB3_BASE+0x088))
#define SMI_LARB3_CMD_THRT_LMT	((UINT32P)(SMI_LARB3_BASE+0x08c))
#define SMI_LARB3_SHARE_EN	((UINT32P)(SMI_LARB3_BASE+0x0f0))
#define SMI_LARB3_EBW_PORT	((UINT32P)(SMI_LARB3_BASE+0x100))
#define SMI_LARB3_BWL_PORT	((UINT32P)(SMI_LARB3_BASE+0x180))
#define SMI_LARB3_OSTD_PORT	((UINT32P)(SMI_LARB3_BASE+0x200))
#define SMI_LARB3_PINFO	((UINT32P)(SMI_LARB3_BASE+0x280))
#define SMI_LARB3_MAU_ENTR0_START	((UINT32P)(SMI_LARB3_BASE+0x300))
#define SMI_LARB3_MAU_ENTR0_END	((UINT32P)(SMI_LARB3_BASE+0x304))
#define SMI_LARB3_MAU_ENTR0_GID0	((UINT32P)(SMI_LARB3_BASE+0x308))
#define SMI_LARB3_MAU_ENTR0_GID1	((UINT32P)(SMI_LARB3_BASE+0x30c))
#define SMI_LARB3_MAU_ENTR1_START	((UINT32P)(SMI_LARB3_BASE+0x310))
#define SMI_LARB3_MAU_ENTR1_END	((UINT32P)(SMI_LARB3_BASE+0x314))
#define SMI_LARB3_MAU_ENTR1_GID0	((UINT32P)(SMI_LARB3_BASE+0x318))
#define SMI_LARB3_MAU_ENTR1_GID1	((UINT32P)(SMI_LARB3_BASE+0x31c))
#define SMI_LARB3_MAU_ENTR2_START	((UINT32P)(SMI_LARB3_BASE+0x320))
#define SMI_LARB3_MAU_ENTR2_END	((UINT32P)(SMI_LARB3_BASE+0x324))
#define SMI_LARB3_MAU_ENTR2_GID0	((UINT32P)(SMI_LARB3_BASE+0x328))
#define SMI_LARB3_MAU_ENTR2_GID1	((UINT32P)(SMI_LARB3_BASE+0x32c))
#define SMI_LARB3_MON_ENA	((UINT32P)(SMI_LARB3_BASE+0x400))
#define SMI_LARB3_MON_CLR	((UINT32P)(SMI_LARB3_BASE+0x404))
#define SMI_LARB3_MON_PORT	((UINT32P)(SMI_LARB3_BASE+0x408))
#define SMI_LARB3_MON_TYPE	((UINT32P)(SMI_LARB3_BASE+0x40c))
#define SMI_LARB3_MON_CON	((UINT32P)(SMI_LARB3_BASE+0x410))
#define SMI_LARB3_MON_ACT_CNT	((UINT32P)(SMI_LARB3_BASE+0x420))
#define SMI_LARB3_MON_REQ_CNT	((UINT32P)(SMI_LARB3_BASE+0x424))
#define SMI_LARB3_MON_IDL_CNT	((UINT32P)(SMI_LARB3_BASE+0x428))
#define SMI_LARB3_MON_BEA_CNT	((UINT32P)(SMI_LARB3_BASE+0x42c))
#define SMI_LARB3_MON_BYT_CNT	((UINT32P)(SMI_LARB3_BASE+0x430))
#define SMI_LARB3_MON_CP_CNT	((UINT32P)(SMI_LARB3_BASE+0x434))
#define SMI_LARB3_MON_DP_CNT	((UINT32P)(SMI_LARB3_BASE+0x438))
#define SMI_LARB3_MON_CDP_MAX	((UINT32P)(SMI_LARB3_BASE+0x43c))
#define SMI_LARB3_MON_COS_MAX	((UINT32P)(SMI_LARB3_BASE+0x440))
#define SMI_LARB3_MON_REQ0	((UINT32P)(SMI_LARB3_BASE+0x450))
#define SMI_LARB3_MON_REQ1	((UINT32P)(SMI_LARB3_BASE+0x454))
#define SMI_LARB3_MON_WDT_CNT	((UINT32P)(SMI_LARB3_BASE+0x460))
#define SMI_LARB3_MON_RDT_CNT	((UINT32P)(SMI_LARB3_BASE+0x464))
#define SMI_LARB3_MON_OST_CNT	((UINT32P)(SMI_LARB3_BASE+0x468))
#define SMI_LARB3_MON_STALL_CNT	((UINT32P)(SMI_LARB3_BASE+0x46c))
#define SMI_LARB3_MAU_ENTR0_STAT	((UINT32P)(SMI_LARB3_BASE+0x500))
#define SMI_LARB3_MAU_ENTR1_STAT	((UINT32P)(SMI_LARB3_BASE+0x504))
#define SMI_LARB3_MAU_ENTR2_STAT	((UINT32P)(SMI_LARB3_BASE+0x508))
#define SMI_LARB3_MAU_IRQ_STATUS	((UINT32P)(SMI_LARB3_BASE+0x520))
#define SMI_LARB3_FIFO_STAT0	((UINT32P)(SMI_LARB3_BASE+0x600))
#define SMI_LARB3_FIFO_STAT1	((UINT32P)(SMI_LARB3_BASE+0x604))
#define SMI_LARB3_FIFO_STAT2	((UINT32P)(SMI_LARB3_BASE+0x608))
#define SMI_LARB3_BUS_STAT0	((UINT32P)(SMI_LARB3_BASE+0x610))
#define SMI_LARB3_BUS_STAT1	((UINT32P)(SMI_LARB3_BASE+0x614))
#define SMI_LARB3_BUS_STAT2	((UINT32P)(SMI_LARB3_BASE+0x618))
#define SMI_LARB3_DBG_MODE0	((UINT32P)(SMI_LARB3_BASE+0x700))
#define SMI_LARB3_DBG_MODE1	((UINT32P)(SMI_LARB3_BASE+0x704))
#define SMI_LARB3_TST_MODE0	((UINT32P)(SMI_LARB3_BASE+0x780))

// APB Module mmu
#define SMI_LARB3_MMU_BASE (0x15001800)
#define SMI_LARB3_MMU_MMU_PROG_EN	((UINT32P)(SMI_LARB3_MMU_BASE+0x010))
#define SMI_LARB3_MMU_MMU_PROG_VA	((UINT32P)(SMI_LARB3_MMU_BASE+0x014))
#define SMI_LARB3_MMU_MMU_PROG_DSC	((UINT32P)(SMI_LARB3_MMU_BASE+0x018))
#define SMI_LARB3_MMU_MMU_RT_START_A0	((UINT32P)(SMI_LARB3_MMU_BASE+0x020))
#define SMI_LARB3_MMU_MMU_RT_END_A0	((UINT32P)(SMI_LARB3_MMU_BASE+0x024))
#define SMI_LARB3_MMU_MMU_RT_START_A1	((UINT32P)(SMI_LARB3_MMU_BASE+0x028))
#define SMI_LARB3_MMU_MMU_RT_END_A1	((UINT32P)(SMI_LARB3_MMU_BASE+0x02c))
#define SMI_LARB3_MMU_MMU_RT_START_A2	((UINT32P)(SMI_LARB3_MMU_BASE+0x030))
#define SMI_LARB3_MMU_MMU_RT_END_A2	((UINT32P)(SMI_LARB3_MMU_BASE+0x034))
#define SMI_LARB3_MMU_MMU_RT_START_A3	((UINT32P)(SMI_LARB3_MMU_BASE+0x038))
#define SMI_LARB3_MMU_MMU_RT_END_A3	((UINT32P)(SMI_LARB3_MMU_BASE+0x03c))
#define SMI_LARB3_MMU_MMU_SQ_START_A0	((UINT32P)(SMI_LARB3_MMU_BASE+0x040))
#define SMI_LARB3_MMU_MMU_SQ_END_A0	((UINT32P)(SMI_LARB3_MMU_BASE+0x044))
#define SMI_LARB3_MMU_MMU_SQ_START_A1	((UINT32P)(SMI_LARB3_MMU_BASE+0x048))
#define SMI_LARB3_MMU_MMU_SQ_END_A1	((UINT32P)(SMI_LARB3_MMU_BASE+0x04c))
#define SMI_LARB3_MMU_MMU_SQ_START_A2	((UINT32P)(SMI_LARB3_MMU_BASE+0x050))
#define SMI_LARB3_MMU_MMU_SQ_END_A2	((UINT32P)(SMI_LARB3_MMU_BASE+0x054))
#define SMI_LARB3_MMU_MMU_SQ_START_A3	((UINT32P)(SMI_LARB3_MMU_BASE+0x058))
#define SMI_LARB3_MMU_MMU_SQ_END_A3	((UINT32P)(SMI_LARB3_MMU_BASE+0x05c))
#define SMI_LARB3_MMU_MMU_PFH_DIST0	((UINT32P)(SMI_LARB3_MMU_BASE+0x080))
#define SMI_LARB3_MMU_MMU_PFH_DIST1	((UINT32P)(SMI_LARB3_MMU_BASE+0x084))
#define SMI_LARB3_MMU_MMU_PFH_DIST2	((UINT32P)(SMI_LARB3_MMU_BASE+0x088))
#define SMI_LARB3_MMU_MMU_PFH_DIST3	((UINT32P)(SMI_LARB3_MMU_BASE+0x08c))
#define SMI_LARB3_MMU_MMU_PFH_DIST4	((UINT32P)(SMI_LARB3_MMU_BASE+0x090))
#define SMI_LARB3_MMU_MMU_PFH_DIST5	((UINT32P)(SMI_LARB3_MMU_BASE+0x094))
#define SMI_LARB3_MMU_MMU_PFH_DIST6	((UINT32P)(SMI_LARB3_MMU_BASE+0x098))
#define SMI_LARB3_MMU_MMU_PFH_DIST7	((UINT32P)(SMI_LARB3_MMU_BASE+0x09c))
#define SMI_LARB3_MMU_MMU_PFH_DIST8	((UINT32P)(SMI_LARB3_MMU_BASE+0x0a0))
#define SMI_LARB3_MMU_MMU_PFH_DIST9	((UINT32P)(SMI_LARB3_MMU_BASE+0x0a4))
#define SMI_LARB3_MMU_MMU_PFH_DIST10	((UINT32P)(SMI_LARB3_MMU_BASE+0x0a8))
#define SMI_LARB3_MMU_MMU_PFH_DIST11	((UINT32P)(SMI_LARB3_MMU_BASE+0x0ac))
#define SMI_LARB3_MMU_MMU_PFH_DIST12	((UINT32P)(SMI_LARB3_MMU_BASE+0x0b0))
#define SMI_LARB3_MMU_MMU_PFH_DIST13	((UINT32P)(SMI_LARB3_MMU_BASE+0x0b4))
#define SMI_LARB3_MMU_MMU_PFH_DIST14	((UINT32P)(SMI_LARB3_MMU_BASE+0x0b8))
#define SMI_LARB3_MMU_MMU_PFH_DIST15	((UINT32P)(SMI_LARB3_MMU_BASE+0x0bc))
#define SMI_LARB3_MMU_MMU_PFH_DISTS0	((UINT32P)(SMI_LARB3_MMU_BASE+0x0c0))
#define SMI_LARB3_MMU_MMU_PFH_DISTS1	((UINT32P)(SMI_LARB3_MMU_BASE+0x0c4))
#define SMI_LARB3_MMU_MMU_PFH_DISTS2	((UINT32P)(SMI_LARB3_MMU_BASE+0x0c8))
#define SMI_LARB3_MMU_MMU_PFH_DISTS3	((UINT32P)(SMI_LARB3_MMU_BASE+0x0cc))
#define SMI_LARB3_MMU_MMU_PFH_DISTS4	((UINT32P)(SMI_LARB3_MMU_BASE+0x0d0))
#define SMI_LARB3_MMU_MMU_PFH_DISTS5	((UINT32P)(SMI_LARB3_MMU_BASE+0x0d4))
#define SMI_LARB3_MMU_MMU_PFH_DISTS6	((UINT32P)(SMI_LARB3_MMU_BASE+0x0d8))
#define SMI_LARB3_MMU_MMU_PFH_DISTS7	((UINT32P)(SMI_LARB3_MMU_BASE+0x0dc))
#define SMI_LARB3_MMU_MMU_PFH_DIR0	((UINT32P)(SMI_LARB3_MMU_BASE+0x0F0))
#define SMI_LARB3_MMU_MMU_PFH_DIR1	((UINT32P)(SMI_LARB3_MMU_BASE+0x0F4))
#define SMI_LARB3_MMU_MMU_PFH_DIR2	((UINT32P)(SMI_LARB3_MMU_BASE+0x0F8))
#define SMI_LARB3_MMU_MMU_PFH_DIR3	((UINT32P)(SMI_LARB3_MMU_BASE+0x0Fc))
#define SMI_LARB3_MMU_MMU_MAIN_TAG0	((UINT32P)(SMI_LARB3_MMU_BASE+0x100))
#define SMI_LARB3_MMU_MMU_MAIN_TAG1	((UINT32P)(SMI_LARB3_MMU_BASE+0x104))
#define SMI_LARB3_MMU_MMU_MAIN_TAG2	((UINT32P)(SMI_LARB3_MMU_BASE+0x108))
#define SMI_LARB3_MMU_MMU_MAIN_TAG3	((UINT32P)(SMI_LARB3_MMU_BASE+0x10c))
#define SMI_LARB3_MMU_MMU_MAIN_TAG4	((UINT32P)(SMI_LARB3_MMU_BASE+0x110))
#define SMI_LARB3_MMU_MMU_MAIN_TAG5	((UINT32P)(SMI_LARB3_MMU_BASE+0x114))
#define SMI_LARB3_MMU_MMU_MAIN_TAG6	((UINT32P)(SMI_LARB3_MMU_BASE+0x118))
#define SMI_LARB3_MMU_MMU_MAIN_TAG7	((UINT32P)(SMI_LARB3_MMU_BASE+0x11c))
#define SMI_LARB3_MMU_MMU_MAIN_TAG8	((UINT32P)(SMI_LARB3_MMU_BASE+0x120))
#define SMI_LARB3_MMU_MMU_MAIN_TAG9	((UINT32P)(SMI_LARB3_MMU_BASE+0x124))
#define SMI_LARB3_MMU_MMU_MAIN_TAG10	((UINT32P)(SMI_LARB3_MMU_BASE+0x128))
#define SMI_LARB3_MMU_MMU_MAIN_TAG11	((UINT32P)(SMI_LARB3_MMU_BASE+0x12c))
#define SMI_LARB3_MMU_MMU_MAIN_TAG12	((UINT32P)(SMI_LARB3_MMU_BASE+0x130))
#define SMI_LARB3_MMU_MMU_MAIN_TAG13	((UINT32P)(SMI_LARB3_MMU_BASE+0x134))
#define SMI_LARB3_MMU_MMU_MAIN_TAG14	((UINT32P)(SMI_LARB3_MMU_BASE+0x138))
#define SMI_LARB3_MMU_MMU_MAIN_TAG15	((UINT32P)(SMI_LARB3_MMU_BASE+0x13c))
#define SMI_LARB3_MMU_MMU_MAIN_TAG16	((UINT32P)(SMI_LARB3_MMU_BASE+0x140))
#define SMI_LARB3_MMU_MMU_MAIN_TAG17	((UINT32P)(SMI_LARB3_MMU_BASE+0x144))
#define SMI_LARB3_MMU_MMU_MAIN_TAG18	((UINT32P)(SMI_LARB3_MMU_BASE+0x148))
#define SMI_LARB3_MMU_MMU_MAIN_TAG19	((UINT32P)(SMI_LARB3_MMU_BASE+0x14c))
#define SMI_LARB3_MMU_MMU_MAIN_TAG20	((UINT32P)(SMI_LARB3_MMU_BASE+0x150))
#define SMI_LARB3_MMU_MMU_MAIN_TAG21	((UINT32P)(SMI_LARB3_MMU_BASE+0x154))
#define SMI_LARB3_MMU_MMU_MAIN_TAG22	((UINT32P)(SMI_LARB3_MMU_BASE+0x158))
#define SMI_LARB3_MMU_MMU_MAIN_TAG23	((UINT32P)(SMI_LARB3_MMU_BASE+0x15c))
#define SMI_LARB3_MMU_MMU_MAIN_TAG24	((UINT32P)(SMI_LARB3_MMU_BASE+0x160))
#define SMI_LARB3_MMU_MMU_MAIN_TAG25	((UINT32P)(SMI_LARB3_MMU_BASE+0x164))
#define SMI_LARB3_MMU_MMU_MAIN_TAG26	((UINT32P)(SMI_LARB3_MMU_BASE+0x168))
#define SMI_LARB3_MMU_MMU_MAIN_TAG27	((UINT32P)(SMI_LARB3_MMU_BASE+0x16c))
#define SMI_LARB3_MMU_MMU_MAIN_TAG28	((UINT32P)(SMI_LARB3_MMU_BASE+0x170))
#define SMI_LARB3_MMU_MMU_MAIN_TAG29	((UINT32P)(SMI_LARB3_MMU_BASE+0x174))
#define SMI_LARB3_MMU_MMU_MAIN_TAG30	((UINT32P)(SMI_LARB3_MMU_BASE+0x178))
#define SMI_LARB3_MMU_MMU_MAIN_TAG31	((UINT32P)(SMI_LARB3_MMU_BASE+0x17c))
#define SMI_LARB3_MMU_MMU_MAIN_TAG32	((UINT32P)(SMI_LARB3_MMU_BASE+0x400))
#define SMI_LARB3_MMU_MMU_MAIN_TAG33	((UINT32P)(SMI_LARB3_MMU_BASE+0x404))
#define SMI_LARB3_MMU_MMU_MAIN_TAG34	((UINT32P)(SMI_LARB3_MMU_BASE+0x408))
#define SMI_LARB3_MMU_MMU_MAIN_TAG35	((UINT32P)(SMI_LARB3_MMU_BASE+0x40c))
#define SMI_LARB3_MMU_MMU_MAIN_TAG36	((UINT32P)(SMI_LARB3_MMU_BASE+0x410))
#define SMI_LARB3_MMU_MMU_MAIN_TAG37	((UINT32P)(SMI_LARB3_MMU_BASE+0x414))
#define SMI_LARB3_MMU_MMU_MAIN_TAG38	((UINT32P)(SMI_LARB3_MMU_BASE+0x418))
#define SMI_LARB3_MMU_MMU_MAIN_TAG39	((UINT32P)(SMI_LARB3_MMU_BASE+0x41c))
#define SMI_LARB3_MMU_MMU_MAIN_TAG40	((UINT32P)(SMI_LARB3_MMU_BASE+0x420))
#define SMI_LARB3_MMU_MMU_MAIN_TAG41	((UINT32P)(SMI_LARB3_MMU_BASE+0x424))
#define SMI_LARB3_MMU_MMU_MAIN_TAG42	((UINT32P)(SMI_LARB3_MMU_BASE+0x428))
#define SMI_LARB3_MMU_MMU_MAIN_TAG43	((UINT32P)(SMI_LARB3_MMU_BASE+0x42C))
#define SMI_LARB3_MMU_MMU_MAIN_TAG44	((UINT32P)(SMI_LARB3_MMU_BASE+0x430))
#define SMI_LARB3_MMU_MMU_MAIN_TAG45	((UINT32P)(SMI_LARB3_MMU_BASE+0x434))
#define SMI_LARB3_MMU_MMU_MAIN_TAG46	((UINT32P)(SMI_LARB3_MMU_BASE+0x438))
#define SMI_LARB3_MMU_MMU_MAIN_TAG47	((UINT32P)(SMI_LARB3_MMU_BASE+0x43C))
#define SMI_LARB3_MMU_MMU_MAIN_TAG48	((UINT32P)(SMI_LARB3_MMU_BASE+0x440))
#define SMI_LARB3_MMU_MMU_MAIN_TAG49	((UINT32P)(SMI_LARB3_MMU_BASE+0x444))
#define SMI_LARB3_MMU_MMU_MAIN_TAG50	((UINT32P)(SMI_LARB3_MMU_BASE+0x448))
#define SMI_LARB3_MMU_MMU_MAIN_TAG51	((UINT32P)(SMI_LARB3_MMU_BASE+0x44c))
#define SMI_LARB3_MMU_MMU_MAIN_TAG52	((UINT32P)(SMI_LARB3_MMU_BASE+0x450))
#define SMI_LARB3_MMU_MMU_MAIN_TAG53	((UINT32P)(SMI_LARB3_MMU_BASE+0x454))
#define SMI_LARB3_MMU_MMU_MAIN_TAG54	((UINT32P)(SMI_LARB3_MMU_BASE+0x458))
#define SMI_LARB3_MMU_MMU_MAIN_TAG55	((UINT32P)(SMI_LARB3_MMU_BASE+0x45c))
#define SMI_LARB3_MMU_MMU_MAIN_TAG56	((UINT32P)(SMI_LARB3_MMU_BASE+0x460))
#define SMI_LARB3_MMU_MMU_MAIN_TAG57	((UINT32P)(SMI_LARB3_MMU_BASE+0x464))
#define SMI_LARB3_MMU_MMU_MAIN_TAG58	((UINT32P)(SMI_LARB3_MMU_BASE+0x468))
#define SMI_LARB3_MMU_MMU_MAIN_TAG59	((UINT32P)(SMI_LARB3_MMU_BASE+0x46c))
#define SMI_LARB3_MMU_MMU_MAIN_TAG60	((UINT32P)(SMI_LARB3_MMU_BASE+0x470))
#define SMI_LARB3_MMU_MMU_MAIN_TAG61	((UINT32P)(SMI_LARB3_MMU_BASE+0x474))
#define SMI_LARB3_MMU_MMU_MAIN_TAG62	((UINT32P)(SMI_LARB3_MMU_BASE+0x478))
#define SMI_LARB3_MMU_MMU_MAIN_TAG63	((UINT32P)(SMI_LARB3_MMU_BASE+0x47c))
#define SMI_LARB3_MMU_MMU_PRE_TAG0	((UINT32P)(SMI_LARB3_MMU_BASE+0x180))
#define SMI_LARB3_MMU_MMU_PRE_TAG1	((UINT32P)(SMI_LARB3_MMU_BASE+0x184))
#define SMI_LARB3_MMU_MMU_PRE_TAG2	((UINT32P)(SMI_LARB3_MMU_BASE+0x188))
#define SMI_LARB3_MMU_MMU_PRE_TAG3	((UINT32P)(SMI_LARB3_MMU_BASE+0x18c))
#define SMI_LARB3_MMU_MMU_PRE_TAG4	((UINT32P)(SMI_LARB3_MMU_BASE+0x190))
#define SMI_LARB3_MMU_MMU_PRE_TAG5	((UINT32P)(SMI_LARB3_MMU_BASE+0x194))
#define SMI_LARB3_MMU_MMU_PRE_TAG6	((UINT32P)(SMI_LARB3_MMU_BASE+0x198))
#define SMI_LARB3_MMU_MMU_PRE_TAG7	((UINT32P)(SMI_LARB3_MMU_BASE+0x19c))
#define SMI_LARB3_MMU_MMU_PRE_TAG8	((UINT32P)(SMI_LARB3_MMU_BASE+0x1a0))
#define SMI_LARB3_MMU_MMU_PRE_TAG9	((UINT32P)(SMI_LARB3_MMU_BASE+0x1a4))
#define SMI_LARB3_MMU_MMU_PRE_TAG10	((UINT32P)(SMI_LARB3_MMU_BASE+0x1a8))
#define SMI_LARB3_MMU_MMU_PRE_TAG11	((UINT32P)(SMI_LARB3_MMU_BASE+0x1ac))
#define SMI_LARB3_MMU_MMU_PRE_TAG12	((UINT32P)(SMI_LARB3_MMU_BASE+0x1b0))
#define SMI_LARB3_MMU_MMU_PRE_TAG13	((UINT32P)(SMI_LARB3_MMU_BASE+0x1b4))
#define SMI_LARB3_MMU_MMU_PRE_TAG14	((UINT32P)(SMI_LARB3_MMU_BASE+0x1b8))
#define SMI_LARB3_MMU_MMU_PRE_TAG15	((UINT32P)(SMI_LARB3_MMU_BASE+0x1bc))
#define SMI_LARB3_MMU_MMU_PRE_TAG16	((UINT32P)(SMI_LARB3_MMU_BASE+0x1c0))
#define SMI_LARB3_MMU_MMU_PRE_TAG17	((UINT32P)(SMI_LARB3_MMU_BASE+0x1c4))
#define SMI_LARB3_MMU_MMU_PRE_TAG18	((UINT32P)(SMI_LARB3_MMU_BASE+0x1c8))
#define SMI_LARB3_MMU_MMU_PRE_TAG19	((UINT32P)(SMI_LARB3_MMU_BASE+0x1cc))
#define SMI_LARB3_MMU_MMU_PRE_TAG20	((UINT32P)(SMI_LARB3_MMU_BASE+0x1d0))
#define SMI_LARB3_MMU_MMU_PRE_TAG21	((UINT32P)(SMI_LARB3_MMU_BASE+0x1d4))
#define SMI_LARB3_MMU_MMU_PRE_TAG22	((UINT32P)(SMI_LARB3_MMU_BASE+0x1d8))
#define SMI_LARB3_MMU_MMU_PRE_TAG23	((UINT32P)(SMI_LARB3_MMU_BASE+0x1dc))
#define SMI_LARB3_MMU_MMU_PRE_TAG24	((UINT32P)(SMI_LARB3_MMU_BASE+0x1e0))
#define SMI_LARB3_MMU_MMU_PRE_TAG25	((UINT32P)(SMI_LARB3_MMU_BASE+0x1e4))
#define SMI_LARB3_MMU_MMU_PRE_TAG26	((UINT32P)(SMI_LARB3_MMU_BASE+0x1e8))
#define SMI_LARB3_MMU_MMU_PRE_TAG27	((UINT32P)(SMI_LARB3_MMU_BASE+0x1ec))
#define SMI_LARB3_MMU_MMU_PRE_TAG28	((UINT32P)(SMI_LARB3_MMU_BASE+0x1f0))
#define SMI_LARB3_MMU_MMU_PRE_TAG29	((UINT32P)(SMI_LARB3_MMU_BASE+0x1f4))
#define SMI_LARB3_MMU_MMU_PRE_TAG30	((UINT32P)(SMI_LARB3_MMU_BASE+0x1f8))
#define SMI_LARB3_MMU_MMU_PRE_TAG31	((UINT32P)(SMI_LARB3_MMU_BASE+0x1fc))
#define SMI_LARB3_MMU_MMU_PRE_TAG32	((UINT32P)(SMI_LARB3_MMU_BASE+0x480))
#define SMI_LARB3_MMU_MMU_PRE_TAG33	((UINT32P)(SMI_LARB3_MMU_BASE+0x484))
#define SMI_LARB3_MMU_MMU_PRE_TAG34	((UINT32P)(SMI_LARB3_MMU_BASE+0x488))
#define SMI_LARB3_MMU_MMU_PRE_TAG35	((UINT32P)(SMI_LARB3_MMU_BASE+0x48c))
#define SMI_LARB3_MMU_MMU_PRE_TAG36	((UINT32P)(SMI_LARB3_MMU_BASE+0x490))
#define SMI_LARB3_MMU_MMU_PRE_TAG37	((UINT32P)(SMI_LARB3_MMU_BASE+0x494))
#define SMI_LARB3_MMU_MMU_PRE_TAG38	((UINT32P)(SMI_LARB3_MMU_BASE+0x498))
#define SMI_LARB3_MMU_MMU_PRE_TAG39	((UINT32P)(SMI_LARB3_MMU_BASE+0x49c))
#define SMI_LARB3_MMU_MMU_PRE_TAG40	((UINT32P)(SMI_LARB3_MMU_BASE+0x4a0))
#define SMI_LARB3_MMU_MMU_PRE_TAG41	((UINT32P)(SMI_LARB3_MMU_BASE+0x4a4))
#define SMI_LARB3_MMU_MMU_PRE_TAG42	((UINT32P)(SMI_LARB3_MMU_BASE+0x4a8))
#define SMI_LARB3_MMU_MMU_PRE_TAG43	((UINT32P)(SMI_LARB3_MMU_BASE+0x4ac))
#define SMI_LARB3_MMU_MMU_PRE_TAG44	((UINT32P)(SMI_LARB3_MMU_BASE+0x4b0))
#define SMI_LARB3_MMU_MMU_PRE_TAG45	((UINT32P)(SMI_LARB3_MMU_BASE+0x4b4))
#define SMI_LARB3_MMU_MMU_PRE_TAG46	((UINT32P)(SMI_LARB3_MMU_BASE+0x4b8))
#define SMI_LARB3_MMU_MMU_PRE_TAG47	((UINT32P)(SMI_LARB3_MMU_BASE+0x4bc))
#define SMI_LARB3_MMU_MMU_PRE_TAG48	((UINT32P)(SMI_LARB3_MMU_BASE+0x4c0))
#define SMI_LARB3_MMU_MMU_PRE_TAG49	((UINT32P)(SMI_LARB3_MMU_BASE+0x4c4))
#define SMI_LARB3_MMU_MMU_PRE_TAG50	((UINT32P)(SMI_LARB3_MMU_BASE+0x4c8))
#define SMI_LARB3_MMU_MMU_PRE_TAG51	((UINT32P)(SMI_LARB3_MMU_BASE+0x4cc))
#define SMI_LARB3_MMU_MMU_PRE_TAG52	((UINT32P)(SMI_LARB3_MMU_BASE+0x4d0))
#define SMI_LARB3_MMU_MMU_PRE_TAG53	((UINT32P)(SMI_LARB3_MMU_BASE+0x4d4))
#define SMI_LARB3_MMU_MMU_PRE_TAG54	((UINT32P)(SMI_LARB3_MMU_BASE+0x4d8))
#define SMI_LARB3_MMU_MMU_PRE_TAG55	((UINT32P)(SMI_LARB3_MMU_BASE+0x4dc))
#define SMI_LARB3_MMU_MMU_PRE_TAG56	((UINT32P)(SMI_LARB3_MMU_BASE+0x4e0))
#define SMI_LARB3_MMU_MMU_PRE_TAG57	((UINT32P)(SMI_LARB3_MMU_BASE+0x4e4))
#define SMI_LARB3_MMU_MMU_PRE_TAG58	((UINT32P)(SMI_LARB3_MMU_BASE+0x4e8))
#define SMI_LARB3_MMU_MMU_PRE_TAG59	((UINT32P)(SMI_LARB3_MMU_BASE+0x4ec))
#define SMI_LARB3_MMU_MMU_PRE_TAG60	((UINT32P)(SMI_LARB3_MMU_BASE+0x4f0))
#define SMI_LARB3_MMU_MMU_PRE_TAG61	((UINT32P)(SMI_LARB3_MMU_BASE+0x4f4))
#define SMI_LARB3_MMU_MMU_PRE_TAG62	((UINT32P)(SMI_LARB3_MMU_BASE+0x4f8))
#define SMI_LARB3_MMU_MMU_PRE_TAG63	((UINT32P)(SMI_LARB3_MMU_BASE+0x4fc))
#define SMI_LARB3_MMU_MMU_READ_ENTRY	((UINT32P)(SMI_LARB3_MMU_BASE+0x200))
#define SMI_LARB3_MMU_MMU_DES_RDATA	((UINT32P)(SMI_LARB3_MMU_BASE+0x204))
#define SMI_LARB3_MMU_MMU_CTRL_REG	((UINT32P)(SMI_LARB3_MMU_BASE+0x210))
#define SMI_LARB3_MMU_MMU_IVRP_VADDR	((UINT32P)(SMI_LARB3_MMU_BASE+0x214))
#define SMI_LARB3_MMU_MMU_INT_CONTROL	((UINT32P)(SMI_LARB3_MMU_BASE+0x220))
#define SMI_LARB3_MMU_MMU_FAULT_ST	((UINT32P)(SMI_LARB3_MMU_BASE+0x224))
#define SMI_LARB3_MMU_MMU_FAULT_VA	((UINT32P)(SMI_LARB3_MMU_BASE+0x228))
#define SMI_LARB3_MMU_MMU_INVLD_PA	((UINT32P)(SMI_LARB3_MMU_BASE+0x22c))
#define SMI_LARB3_MMU_MMU_ACC_CNT	((UINT32P)(SMI_LARB3_MMU_BASE+0x230))
#define SMI_LARB3_MMU_MMU_MAIN_MSCNT	((UINT32P)(SMI_LARB3_MMU_BASE+0x234))
#define SMI_LARB3_MMU_MMU_PF_MSCNT	((UINT32P)(SMI_LARB3_MMU_BASE+0x238))
#define SMI_LARB3_MMU_MMU_PF_CNT	((UINT32P)(SMI_LARB3_MMU_BASE+0x23c))
#define SMI_LARB3_MMU_MMU_WRAP_START_ADDR0	((UINT32P)(SMI_LARB3_MMU_BASE+0x300))
#define SMI_LARB3_MMU_MMU_WRAP_END_ADDR0	((UINT32P)(SMI_LARB3_MMU_BASE+0x304))
#define SMI_LARB3_MMU_MMU_WRAP_START_ADDR1	((UINT32P)(SMI_LARB3_MMU_BASE+0x308))
#define SMI_LARB3_MMU_MMU_WRAP_END_ADDR1	((UINT32P)(SMI_LARB3_MMU_BASE+0x30c))
#define SMI_LARB3_MMU_MMU_WRAP_START_ADDR2	((UINT32P)(SMI_LARB3_MMU_BASE+0x310))
#define SMI_LARB3_MMU_MMU_WRAP_END_ADDR2	((UINT32P)(SMI_LARB3_MMU_BASE+0x314))
#define SMI_LARB3_MMU_MMU_WRAP_START_ADDR3	((UINT32P)(SMI_LARB3_MMU_BASE+0x318))
#define SMI_LARB3_MMU_MMU_WRAP_END_ADDR3	((UINT32P)(SMI_LARB3_MMU_BASE+0x31c))
#define SMI_LARB3_MMU_MMU_WRAP_START_ADDR4	((UINT32P)(SMI_LARB3_MMU_BASE+0x320))
#define SMI_LARB3_MMU_MMU_WRAP_END_ADDR4	((UINT32P)(SMI_LARB3_MMU_BASE+0x324))
#define SMI_LARB3_MMU_MMU_WRAP_START_ADDR5	((UINT32P)(SMI_LARB3_MMU_BASE+0x328))
#define SMI_LARB3_MMU_MMU_WRAP_END_ADDR5	((UINT32P)(SMI_LARB3_MMU_BASE+0x32c))
#define SMI_LARB3_MMU_MMU_WRAP_START_ADDR6	((UINT32P)(SMI_LARB3_MMU_BASE+0x330))
#define SMI_LARB3_MMU_MMU_WRAP_END_ADDR6	((UINT32P)(SMI_LARB3_MMU_BASE+0x334))
#define SMI_LARB3_MMU_MMU_WRAP_START_ADDR7	((UINT32P)(SMI_LARB3_MMU_BASE+0x338))
#define SMI_LARB3_MMU_MMU_WRAP_END_ADDR7	((UINT32P)(SMI_LARB3_MMU_BASE+0x33c))
#define SMI_LARB3_MMU_MMU_WRAP_ENABLE0	((UINT32P)(SMI_LARB3_MMU_BASE+0x340))
#define SMI_LARB3_MMU_MMU_WRAP_ENABLE1	((UINT32P)(SMI_LARB3_MMU_BASE+0x344))
#define SMI_LARB3_MMU_MMU_WRAP_ENABLE2	((UINT32P)(SMI_LARB3_MMU_BASE+0x348))
#define SMI_LARB3_MMU_MMU_WRAP_ENABLE3	((UINT32P)(SMI_LARB3_MMU_BASE+0x34c))
#define SMI_LARB3_MMU_MMU_WRAP_ENABLE4	((UINT32P)(SMI_LARB3_MMU_BASE+0x350))
#define SMI_LARB3_MMU_MMU_WRAP_ENABLE5	((UINT32P)(SMI_LARB3_MMU_BASE+0x354))
#define SMI_LARB3_MMU_MMU_WRAP_ENABLE6	((UINT32P)(SMI_LARB3_MMU_BASE+0x358))
#define SMI_LARB3_MMU_MMU_WRAP_ENABLE7	((UINT32P)(SMI_LARB3_MMU_BASE+0x35c))
#define SMI_LARB3_MMU_MMU_WRAP_ENABLE8	((UINT32P)(SMI_LARB3_MMU_BASE+0x360))
#define SMI_LARB3_MMU_MMU_NON_BLOCKING_DIS	((UINT32P)(SMI_LARB3_MMU_BASE+0x364))
#define SMI_LARB3_MMU_MMU_RS_PERF_CNT	((UINT32P)(SMI_LARB3_MMU_BASE+0x368))

// APB Module smi_larb
#define SMI_LARB4_BASE (0x15002000)
#define SMI_LARB4_STAT	((UINT32P)(SMI_LARB4_BASE+0x000))
#define SMI_LARB4_CON	((UINT32P)(SMI_LARB4_BASE+0x010))
#define SMI_LARB4_CON_SET	((UINT32P)(SMI_LARB4_BASE+0x014))
#define SMI_LARB4_CON_CLR	((UINT32P)(SMI_LARB4_BASE+0x018))
#define SMI_LARB4_ARB_CON	((UINT32P)(SMI_LARB4_BASE+0x020))
#define SMI_LARB4_ARB_CON_SET	((UINT32P)(SMI_LARB4_BASE+0x024))
#define SMI_LARB4_ARB_CON_CLR	((UINT32P)(SMI_LARB4_BASE+0x028))
#define SMI_LARB4_BW_EXT_CON0	((UINT32P)(SMI_LARB4_BASE+0x030))
#define SMI_LARB4_STARV_CON0	((UINT32P)(SMI_LARB4_BASE+0x040))
#define SMI_LARB4_STARV_CON1	((UINT32P)(SMI_LARB4_BASE+0x044))
#define SMI_LARB4_STARV_CON2	((UINT32P)(SMI_LARB4_BASE+0x048))
#define SMI_LARB4_INT_MUX_SEL	((UINT32P)(SMI_LARB4_BASE+0x054))
#define SMI_LARB4_BWFILTER_EN	((UINT32P)(SMI_LARB4_BASE+0x060))
#define SMI_LARB4_OSTD_CTRL_EN	((UINT32P)(SMI_LARB4_BASE+0x064))
#define SMI_LARB4_BW_VC0	((UINT32P)(SMI_LARB4_BASE+0x080))
#define SMI_LARB4_BW_VC1	((UINT32P)(SMI_LARB4_BASE+0x084))
#define SMI_LARB4_BW_VC2	((UINT32P)(SMI_LARB4_BASE+0x088))
#define SMI_LARB4_CMD_THRT_LMT	((UINT32P)(SMI_LARB4_BASE+0x08c))
#define SMI_LARB4_SHARE_EN	((UINT32P)(SMI_LARB4_BASE+0x0f0))
#define SMI_LARB4_EBW_PORT	((UINT32P)(SMI_LARB4_BASE+0x100))
#define SMI_LARB4_BWL_PORT	((UINT32P)(SMI_LARB4_BASE+0x180))
#define SMI_LARB4_OSTD_PORT	((UINT32P)(SMI_LARB4_BASE+0x200))
#define SMI_LARB4_PINFO	((UINT32P)(SMI_LARB4_BASE+0x280))
#define SMI_LARB4_MAU_ENTR0_START	((UINT32P)(SMI_LARB4_BASE+0x300))
#define SMI_LARB4_MAU_ENTR0_END	((UINT32P)(SMI_LARB4_BASE+0x304))
#define SMI_LARB4_MAU_ENTR0_GID0	((UINT32P)(SMI_LARB4_BASE+0x308))
#define SMI_LARB4_MAU_ENTR0_GID1	((UINT32P)(SMI_LARB4_BASE+0x30c))
#define SMI_LARB4_MAU_ENTR1_START	((UINT32P)(SMI_LARB4_BASE+0x310))
#define SMI_LARB4_MAU_ENTR1_END	((UINT32P)(SMI_LARB4_BASE+0x314))
#define SMI_LARB4_MAU_ENTR1_GID0	((UINT32P)(SMI_LARB4_BASE+0x318))
#define SMI_LARB4_MAU_ENTR1_GID1	((UINT32P)(SMI_LARB4_BASE+0x31c))
#define SMI_LARB4_MAU_ENTR2_START	((UINT32P)(SMI_LARB4_BASE+0x320))
#define SMI_LARB4_MAU_ENTR2_END	((UINT32P)(SMI_LARB4_BASE+0x324))
#define SMI_LARB4_MAU_ENTR2_GID0	((UINT32P)(SMI_LARB4_BASE+0x328))
#define SMI_LARB4_MAU_ENTR2_GID1	((UINT32P)(SMI_LARB4_BASE+0x32c))
#define SMI_LARB4_MON_ENA	((UINT32P)(SMI_LARB4_BASE+0x400))
#define SMI_LARB4_MON_CLR	((UINT32P)(SMI_LARB4_BASE+0x404))
#define SMI_LARB4_MON_PORT	((UINT32P)(SMI_LARB4_BASE+0x408))
#define SMI_LARB4_MON_TYPE	((UINT32P)(SMI_LARB4_BASE+0x40c))
#define SMI_LARB4_MON_CON	((UINT32P)(SMI_LARB4_BASE+0x410))
#define SMI_LARB4_MON_ACT_CNT	((UINT32P)(SMI_LARB4_BASE+0x420))
#define SMI_LARB4_MON_REQ_CNT	((UINT32P)(SMI_LARB4_BASE+0x424))
#define SMI_LARB4_MON_IDL_CNT	((UINT32P)(SMI_LARB4_BASE+0x428))
#define SMI_LARB4_MON_BEA_CNT	((UINT32P)(SMI_LARB4_BASE+0x42c))
#define SMI_LARB4_MON_BYT_CNT	((UINT32P)(SMI_LARB4_BASE+0x430))
#define SMI_LARB4_MON_CP_CNT	((UINT32P)(SMI_LARB4_BASE+0x434))
#define SMI_LARB4_MON_DP_CNT	((UINT32P)(SMI_LARB4_BASE+0x438))
#define SMI_LARB4_MON_CDP_MAX	((UINT32P)(SMI_LARB4_BASE+0x43c))
#define SMI_LARB4_MON_COS_MAX	((UINT32P)(SMI_LARB4_BASE+0x440))
#define SMI_LARB4_MON_REQ0	((UINT32P)(SMI_LARB4_BASE+0x450))
#define SMI_LARB4_MON_REQ1	((UINT32P)(SMI_LARB4_BASE+0x454))
#define SMI_LARB4_MON_WDT_CNT	((UINT32P)(SMI_LARB4_BASE+0x460))
#define SMI_LARB4_MON_RDT_CNT	((UINT32P)(SMI_LARB4_BASE+0x464))
#define SMI_LARB4_MON_OST_CNT	((UINT32P)(SMI_LARB4_BASE+0x468))
#define SMI_LARB4_MON_STALL_CNT	((UINT32P)(SMI_LARB4_BASE+0x46c))
#define SMI_LARB4_MAU_ENTR0_STAT	((UINT32P)(SMI_LARB4_BASE+0x500))
#define SMI_LARB4_MAU_ENTR1_STAT	((UINT32P)(SMI_LARB4_BASE+0x504))
#define SMI_LARB4_MAU_ENTR2_STAT	((UINT32P)(SMI_LARB4_BASE+0x508))
#define SMI_LARB4_MAU_IRQ_STATUS	((UINT32P)(SMI_LARB4_BASE+0x520))
#define SMI_LARB4_FIFO_STAT0	((UINT32P)(SMI_LARB4_BASE+0x600))
#define SMI_LARB4_FIFO_STAT1	((UINT32P)(SMI_LARB4_BASE+0x604))
#define SMI_LARB4_FIFO_STAT2	((UINT32P)(SMI_LARB4_BASE+0x608))
#define SMI_LARB4_BUS_STAT0	((UINT32P)(SMI_LARB4_BASE+0x610))
#define SMI_LARB4_BUS_STAT1	((UINT32P)(SMI_LARB4_BASE+0x614))
#define SMI_LARB4_BUS_STAT2	((UINT32P)(SMI_LARB4_BASE+0x618))
#define SMI_LARB4_DBG_MODE0	((UINT32P)(SMI_LARB4_BASE+0x700))
#define SMI_LARB4_DBG_MODE1	((UINT32P)(SMI_LARB4_BASE+0x704))
#define SMI_LARB4_TST_MODE0	((UINT32P)(SMI_LARB4_BASE+0x780))

// APB Module fake_eng
#define FAKE_ENG_BASE (0x15002000)
#define FAKE_ENG_ENG_OFFSET	((UINT32P)(FAKE_ENG_BASE+0x0000))
#define FAKE_ENG_ULTRA	((UINT32P)(FAKE_ENG_BASE+0x0008))
#define FAKE_ENG_ACT_EN	((UINT32P)(FAKE_ENG_BASE+0x000c))
#define FAKE_ENG_CLR_EN	((UINT32P)(FAKE_ENG_BASE+0x0010))
#define FAKE_ENG_ERR	((UINT32P)(FAKE_ENG_BASE+0x0014))
#define FAKE_ENG_DONE	((UINT32P)(FAKE_ENG_BASE+0x0018))
#define FAKE_ENG_HANG	((UINT32P)(FAKE_ENG_BASE+0x001c))
#define FAKE_ENG_HANG_CNT	((UINT32P)(FAKE_ENG_BASE+0x0020))
#define FAKE_ENG_GREQ	((UINT32P)(FAKE_ENG_BASE+0x0024))
#define FAKE_ENG_GADDR	((UINT32P)(FAKE_ENG_BASE+0x0028))
#define FAKE_ENG_GBURST	((UINT32P)(FAKE_ENG_BASE+0x002c))
#define FAKE_ENG_GSIZE	((UINT32P)(FAKE_ENG_BASE+0x0030))
#define FAKE_ENG_GWRITE	((UINT32P)(FAKE_ENG_BASE+0x0034))
#define FAKE_ENG_GWMASK	((UINT32P)(FAKE_ENG_BASE+0x0038))
#define FAKE_ENG_LOOP_NUM	((UINT32P)(FAKE_ENG_BASE+0x0044))
#define FAKE_ENG_OTS_DEPTH_SET	((UINT32P)(FAKE_ENG_BASE+0x004c))
#define FAKE_ENG_BASE_ADDR	((UINT32P)(FAKE_ENG_BASE+0x0050))
#define FAKE_ENG_SPEF_EN	((UINT32P)(FAKE_ENG_BASE+0x0054))
#define FAKE_ENG_SPEF_WR	((UINT32P)(FAKE_ENG_BASE+0x0058))
#define FAKE_ENG_SPEF_SIZE	((UINT32P)(FAKE_ENG_BASE+0x005c))
#define FAKE_ENG_SPEF_BURST	((UINT32P)(FAKE_ENG_BASE+0x0060))
#define FAKE_ENG_SPEF_STEP	((UINT32P)(FAKE_ENG_BASE+0x0064))
#define FAKE_ENG_SPEF_IDLE	((UINT32P)(FAKE_ENG_BASE+0x0068))
#define FAKE_ENG_SPEF_TWDS	((UINT32P)(FAKE_ENG_BASE+0x006c))
#define FAKE_ENG_BW_ERR	((UINT32P)(FAKE_ENG_BASE+0x0070))
#define FAKE_ENG_TRANS_CNT	((UINT32P)(FAKE_ENG_BASE+0x0074))
#define FAKE_ENG_BW_ERR_CON	((UINT32P)(FAKE_ENG_BASE+0x0078))
#define FAKE_ENG_BW_ERR_CNT	((UINT32P)(FAKE_ENG_BASE+0x007c))
#define FAKE_ENG_SPEF_RW_DEPTH	((UINT32P)(FAKE_ENG_BASE+0x0080))
#define FAKE_ENG_SPEF_ADDR_CON	((UINT32P)(FAKE_ENG_BASE+0x0084))
#define FAKE_ENG_GWDATA3	((UINT32P)(FAKE_ENG_BASE+0x00c0))
#define FAKE_ENG_GWDATA2	((UINT32P)(FAKE_ENG_BASE+0x00c4))
#define FAKE_ENG_GWDATA1	((UINT32P)(FAKE_ENG_BASE+0x00c8))
#define FAKE_ENG_GWDATA0	((UINT32P)(FAKE_ENG_BASE+0x00cc))
#define FAKE_ENG_EXP_DATA3	((UINT32P)(FAKE_ENG_BASE+0x00d0))
#define FAKE_ENG_EXP_DATA2	((UINT32P)(FAKE_ENG_BASE+0x00d4))
#define FAKE_ENG_EXP_DATA1	((UINT32P)(FAKE_ENG_BASE+0x00d8))
#define FAKE_ENG_EXP_DATA0	((UINT32P)(FAKE_ENG_BASE+0x00dc))
#define FAKE_ENG_GRDATA3	((UINT32P)(FAKE_ENG_BASE+0x00e0))
#define FAKE_ENG_GRDATA2	((UINT32P)(FAKE_ENG_BASE+0x00e4))
#define FAKE_ENG_GRDATA1	((UINT32P)(FAKE_ENG_BASE+0x00e8))
#define FAKE_ENG_GRDATA0	((UINT32P)(FAKE_ENG_BASE+0x00ec))
#define FAKE_ENG_OVER_FLAG	((UINT32P)(FAKE_ENG_BASE+0x00a0))
#define FAKE_ENG_AUTO_GREQ	((UINT32P)(FAKE_ENG_BASE+0x00a4))
#define FAKE_ENG_DEBUG_SIG	((UINT32P)(FAKE_ENG_BASE+0x00a8))
#define FAKE_ENG_TR_COUNT	((UINT32P)(FAKE_ENG_BASE+0x00ac))
#define FAKE_ENG_MON_CNT	((UINT32P)(FAKE_ENG_BASE+0x00b0))
#define FAKE_ENG_MON_OPT	((UINT32P)(FAKE_ENG_BASE+0x00b4))
#define FAKE_ENG_MON_CNT1	((UINT32P)(FAKE_ENG_BASE+0x00b8))
#define FAKE_ENG_ADDR_DIST	((UINT32P)(FAKE_ENG_BASE+0x0100))
#define FAKE_ENG_TILE_OFFSET	((UINT32P)(FAKE_ENG_BASE+0x0104))
#define FAKE_ENG_LINE_OFFSET	((UINT32P)(FAKE_ENG_BASE+0x0108))
#define FAKE_ENG_ADDR_OFFSET	((UINT32P)(FAKE_ENG_BASE+0x010c))

// APB Module mmu
#define SMI_LARB4_MMU_BASE (0x15002800)
#define SMI_LARB4_MMU_MMU_PROG_EN	((UINT32P)(SMI_LARB4_MMU_BASE+0x010))
#define SMI_LARB4_MMU_MMU_PROG_VA	((UINT32P)(SMI_LARB4_MMU_BASE+0x014))
#define SMI_LARB4_MMU_MMU_PROG_DSC	((UINT32P)(SMI_LARB4_MMU_BASE+0x018))
#define SMI_LARB4_MMU_MMU_RT_START_A0	((UINT32P)(SMI_LARB4_MMU_BASE+0x020))
#define SMI_LARB4_MMU_MMU_RT_END_A0	((UINT32P)(SMI_LARB4_MMU_BASE+0x024))
#define SMI_LARB4_MMU_MMU_RT_START_A1	((UINT32P)(SMI_LARB4_MMU_BASE+0x028))
#define SMI_LARB4_MMU_MMU_RT_END_A1	((UINT32P)(SMI_LARB4_MMU_BASE+0x02c))
#define SMI_LARB4_MMU_MMU_RT_START_A2	((UINT32P)(SMI_LARB4_MMU_BASE+0x030))
#define SMI_LARB4_MMU_MMU_RT_END_A2	((UINT32P)(SMI_LARB4_MMU_BASE+0x034))
#define SMI_LARB4_MMU_MMU_RT_START_A3	((UINT32P)(SMI_LARB4_MMU_BASE+0x038))
#define SMI_LARB4_MMU_MMU_RT_END_A3	((UINT32P)(SMI_LARB4_MMU_BASE+0x03c))
#define SMI_LARB4_MMU_MMU_SQ_START_A0	((UINT32P)(SMI_LARB4_MMU_BASE+0x040))
#define SMI_LARB4_MMU_MMU_SQ_END_A0	((UINT32P)(SMI_LARB4_MMU_BASE+0x044))
#define SMI_LARB4_MMU_MMU_SQ_START_A1	((UINT32P)(SMI_LARB4_MMU_BASE+0x048))
#define SMI_LARB4_MMU_MMU_SQ_END_A1	((UINT32P)(SMI_LARB4_MMU_BASE+0x04c))
#define SMI_LARB4_MMU_MMU_SQ_START_A2	((UINT32P)(SMI_LARB4_MMU_BASE+0x050))
#define SMI_LARB4_MMU_MMU_SQ_END_A2	((UINT32P)(SMI_LARB4_MMU_BASE+0x054))
#define SMI_LARB4_MMU_MMU_SQ_START_A3	((UINT32P)(SMI_LARB4_MMU_BASE+0x058))
#define SMI_LARB4_MMU_MMU_SQ_END_A3	((UINT32P)(SMI_LARB4_MMU_BASE+0x05c))
#define SMI_LARB4_MMU_MMU_PFH_DIST0	((UINT32P)(SMI_LARB4_MMU_BASE+0x080))
#define SMI_LARB4_MMU_MMU_PFH_DIST1	((UINT32P)(SMI_LARB4_MMU_BASE+0x084))
#define SMI_LARB4_MMU_MMU_PFH_DIST2	((UINT32P)(SMI_LARB4_MMU_BASE+0x088))
#define SMI_LARB4_MMU_MMU_PFH_DIST3	((UINT32P)(SMI_LARB4_MMU_BASE+0x08c))
#define SMI_LARB4_MMU_MMU_PFH_DIST4	((UINT32P)(SMI_LARB4_MMU_BASE+0x090))
#define SMI_LARB4_MMU_MMU_PFH_DIST5	((UINT32P)(SMI_LARB4_MMU_BASE+0x094))
#define SMI_LARB4_MMU_MMU_PFH_DIST6	((UINT32P)(SMI_LARB4_MMU_BASE+0x098))
#define SMI_LARB4_MMU_MMU_PFH_DIST7	((UINT32P)(SMI_LARB4_MMU_BASE+0x09c))
#define SMI_LARB4_MMU_MMU_PFH_DIST8	((UINT32P)(SMI_LARB4_MMU_BASE+0x0a0))
#define SMI_LARB4_MMU_MMU_PFH_DIST9	((UINT32P)(SMI_LARB4_MMU_BASE+0x0a4))
#define SMI_LARB4_MMU_MMU_PFH_DIST10	((UINT32P)(SMI_LARB4_MMU_BASE+0x0a8))
#define SMI_LARB4_MMU_MMU_PFH_DIST11	((UINT32P)(SMI_LARB4_MMU_BASE+0x0ac))
#define SMI_LARB4_MMU_MMU_PFH_DIST12	((UINT32P)(SMI_LARB4_MMU_BASE+0x0b0))
#define SMI_LARB4_MMU_MMU_PFH_DIST13	((UINT32P)(SMI_LARB4_MMU_BASE+0x0b4))
#define SMI_LARB4_MMU_MMU_PFH_DIST14	((UINT32P)(SMI_LARB4_MMU_BASE+0x0b8))
#define SMI_LARB4_MMU_MMU_PFH_DIST15	((UINT32P)(SMI_LARB4_MMU_BASE+0x0bc))
#define SMI_LARB4_MMU_MMU_PFH_DISTS0	((UINT32P)(SMI_LARB4_MMU_BASE+0x0c0))
#define SMI_LARB4_MMU_MMU_PFH_DISTS1	((UINT32P)(SMI_LARB4_MMU_BASE+0x0c4))
#define SMI_LARB4_MMU_MMU_PFH_DISTS2	((UINT32P)(SMI_LARB4_MMU_BASE+0x0c8))
#define SMI_LARB4_MMU_MMU_PFH_DISTS3	((UINT32P)(SMI_LARB4_MMU_BASE+0x0cc))
#define SMI_LARB4_MMU_MMU_PFH_DISTS4	((UINT32P)(SMI_LARB4_MMU_BASE+0x0d0))
#define SMI_LARB4_MMU_MMU_PFH_DISTS5	((UINT32P)(SMI_LARB4_MMU_BASE+0x0d4))
#define SMI_LARB4_MMU_MMU_PFH_DISTS6	((UINT32P)(SMI_LARB4_MMU_BASE+0x0d8))
#define SMI_LARB4_MMU_MMU_PFH_DISTS7	((UINT32P)(SMI_LARB4_MMU_BASE+0x0dc))
#define SMI_LARB4_MMU_MMU_PFH_DIR0	((UINT32P)(SMI_LARB4_MMU_BASE+0x0F0))
#define SMI_LARB4_MMU_MMU_PFH_DIR1	((UINT32P)(SMI_LARB4_MMU_BASE+0x0F4))
#define SMI_LARB4_MMU_MMU_PFH_DIR2	((UINT32P)(SMI_LARB4_MMU_BASE+0x0F8))
#define SMI_LARB4_MMU_MMU_PFH_DIR3	((UINT32P)(SMI_LARB4_MMU_BASE+0x0Fc))
#define SMI_LARB4_MMU_MMU_MAIN_TAG0	((UINT32P)(SMI_LARB4_MMU_BASE+0x100))
#define SMI_LARB4_MMU_MMU_MAIN_TAG1	((UINT32P)(SMI_LARB4_MMU_BASE+0x104))
#define SMI_LARB4_MMU_MMU_MAIN_TAG2	((UINT32P)(SMI_LARB4_MMU_BASE+0x108))
#define SMI_LARB4_MMU_MMU_MAIN_TAG3	((UINT32P)(SMI_LARB4_MMU_BASE+0x10c))
#define SMI_LARB4_MMU_MMU_MAIN_TAG4	((UINT32P)(SMI_LARB4_MMU_BASE+0x110))
#define SMI_LARB4_MMU_MMU_MAIN_TAG5	((UINT32P)(SMI_LARB4_MMU_BASE+0x114))
#define SMI_LARB4_MMU_MMU_MAIN_TAG6	((UINT32P)(SMI_LARB4_MMU_BASE+0x118))
#define SMI_LARB4_MMU_MMU_MAIN_TAG7	((UINT32P)(SMI_LARB4_MMU_BASE+0x11c))
#define SMI_LARB4_MMU_MMU_MAIN_TAG8	((UINT32P)(SMI_LARB4_MMU_BASE+0x120))
#define SMI_LARB4_MMU_MMU_MAIN_TAG9	((UINT32P)(SMI_LARB4_MMU_BASE+0x124))
#define SMI_LARB4_MMU_MMU_MAIN_TAG10	((UINT32P)(SMI_LARB4_MMU_BASE+0x128))
#define SMI_LARB4_MMU_MMU_MAIN_TAG11	((UINT32P)(SMI_LARB4_MMU_BASE+0x12c))
#define SMI_LARB4_MMU_MMU_MAIN_TAG12	((UINT32P)(SMI_LARB4_MMU_BASE+0x130))
#define SMI_LARB4_MMU_MMU_MAIN_TAG13	((UINT32P)(SMI_LARB4_MMU_BASE+0x134))
#define SMI_LARB4_MMU_MMU_MAIN_TAG14	((UINT32P)(SMI_LARB4_MMU_BASE+0x138))
#define SMI_LARB4_MMU_MMU_MAIN_TAG15	((UINT32P)(SMI_LARB4_MMU_BASE+0x13c))
#define SMI_LARB4_MMU_MMU_MAIN_TAG16	((UINT32P)(SMI_LARB4_MMU_BASE+0x140))
#define SMI_LARB4_MMU_MMU_MAIN_TAG17	((UINT32P)(SMI_LARB4_MMU_BASE+0x144))
#define SMI_LARB4_MMU_MMU_MAIN_TAG18	((UINT32P)(SMI_LARB4_MMU_BASE+0x148))
#define SMI_LARB4_MMU_MMU_MAIN_TAG19	((UINT32P)(SMI_LARB4_MMU_BASE+0x14c))
#define SMI_LARB4_MMU_MMU_MAIN_TAG20	((UINT32P)(SMI_LARB4_MMU_BASE+0x150))
#define SMI_LARB4_MMU_MMU_MAIN_TAG21	((UINT32P)(SMI_LARB4_MMU_BASE+0x154))
#define SMI_LARB4_MMU_MMU_MAIN_TAG22	((UINT32P)(SMI_LARB4_MMU_BASE+0x158))
#define SMI_LARB4_MMU_MMU_MAIN_TAG23	((UINT32P)(SMI_LARB4_MMU_BASE+0x15c))
#define SMI_LARB4_MMU_MMU_MAIN_TAG24	((UINT32P)(SMI_LARB4_MMU_BASE+0x160))
#define SMI_LARB4_MMU_MMU_MAIN_TAG25	((UINT32P)(SMI_LARB4_MMU_BASE+0x164))
#define SMI_LARB4_MMU_MMU_MAIN_TAG26	((UINT32P)(SMI_LARB4_MMU_BASE+0x168))
#define SMI_LARB4_MMU_MMU_MAIN_TAG27	((UINT32P)(SMI_LARB4_MMU_BASE+0x16c))
#define SMI_LARB4_MMU_MMU_MAIN_TAG28	((UINT32P)(SMI_LARB4_MMU_BASE+0x170))
#define SMI_LARB4_MMU_MMU_MAIN_TAG29	((UINT32P)(SMI_LARB4_MMU_BASE+0x174))
#define SMI_LARB4_MMU_MMU_MAIN_TAG30	((UINT32P)(SMI_LARB4_MMU_BASE+0x178))
#define SMI_LARB4_MMU_MMU_MAIN_TAG31	((UINT32P)(SMI_LARB4_MMU_BASE+0x17c))
#define SMI_LARB4_MMU_MMU_MAIN_TAG32	((UINT32P)(SMI_LARB4_MMU_BASE+0x400))
#define SMI_LARB4_MMU_MMU_MAIN_TAG33	((UINT32P)(SMI_LARB4_MMU_BASE+0x404))
#define SMI_LARB4_MMU_MMU_MAIN_TAG34	((UINT32P)(SMI_LARB4_MMU_BASE+0x408))
#define SMI_LARB4_MMU_MMU_MAIN_TAG35	((UINT32P)(SMI_LARB4_MMU_BASE+0x40c))
#define SMI_LARB4_MMU_MMU_MAIN_TAG36	((UINT32P)(SMI_LARB4_MMU_BASE+0x410))
#define SMI_LARB4_MMU_MMU_MAIN_TAG37	((UINT32P)(SMI_LARB4_MMU_BASE+0x414))
#define SMI_LARB4_MMU_MMU_MAIN_TAG38	((UINT32P)(SMI_LARB4_MMU_BASE+0x418))
#define SMI_LARB4_MMU_MMU_MAIN_TAG39	((UINT32P)(SMI_LARB4_MMU_BASE+0x41c))
#define SMI_LARB4_MMU_MMU_MAIN_TAG40	((UINT32P)(SMI_LARB4_MMU_BASE+0x420))
#define SMI_LARB4_MMU_MMU_MAIN_TAG41	((UINT32P)(SMI_LARB4_MMU_BASE+0x424))
#define SMI_LARB4_MMU_MMU_MAIN_TAG42	((UINT32P)(SMI_LARB4_MMU_BASE+0x428))
#define SMI_LARB4_MMU_MMU_MAIN_TAG43	((UINT32P)(SMI_LARB4_MMU_BASE+0x42C))
#define SMI_LARB4_MMU_MMU_MAIN_TAG44	((UINT32P)(SMI_LARB4_MMU_BASE+0x430))
#define SMI_LARB4_MMU_MMU_MAIN_TAG45	((UINT32P)(SMI_LARB4_MMU_BASE+0x434))
#define SMI_LARB4_MMU_MMU_MAIN_TAG46	((UINT32P)(SMI_LARB4_MMU_BASE+0x438))
#define SMI_LARB4_MMU_MMU_MAIN_TAG47	((UINT32P)(SMI_LARB4_MMU_BASE+0x43C))
#define SMI_LARB4_MMU_MMU_MAIN_TAG48	((UINT32P)(SMI_LARB4_MMU_BASE+0x440))
#define SMI_LARB4_MMU_MMU_MAIN_TAG49	((UINT32P)(SMI_LARB4_MMU_BASE+0x444))
#define SMI_LARB4_MMU_MMU_MAIN_TAG50	((UINT32P)(SMI_LARB4_MMU_BASE+0x448))
#define SMI_LARB4_MMU_MMU_MAIN_TAG51	((UINT32P)(SMI_LARB4_MMU_BASE+0x44c))
#define SMI_LARB4_MMU_MMU_MAIN_TAG52	((UINT32P)(SMI_LARB4_MMU_BASE+0x450))
#define SMI_LARB4_MMU_MMU_MAIN_TAG53	((UINT32P)(SMI_LARB4_MMU_BASE+0x454))
#define SMI_LARB4_MMU_MMU_MAIN_TAG54	((UINT32P)(SMI_LARB4_MMU_BASE+0x458))
#define SMI_LARB4_MMU_MMU_MAIN_TAG55	((UINT32P)(SMI_LARB4_MMU_BASE+0x45c))
#define SMI_LARB4_MMU_MMU_MAIN_TAG56	((UINT32P)(SMI_LARB4_MMU_BASE+0x460))
#define SMI_LARB4_MMU_MMU_MAIN_TAG57	((UINT32P)(SMI_LARB4_MMU_BASE+0x464))
#define SMI_LARB4_MMU_MMU_MAIN_TAG58	((UINT32P)(SMI_LARB4_MMU_BASE+0x468))
#define SMI_LARB4_MMU_MMU_MAIN_TAG59	((UINT32P)(SMI_LARB4_MMU_BASE+0x46c))
#define SMI_LARB4_MMU_MMU_MAIN_TAG60	((UINT32P)(SMI_LARB4_MMU_BASE+0x470))
#define SMI_LARB4_MMU_MMU_MAIN_TAG61	((UINT32P)(SMI_LARB4_MMU_BASE+0x474))
#define SMI_LARB4_MMU_MMU_MAIN_TAG62	((UINT32P)(SMI_LARB4_MMU_BASE+0x478))
#define SMI_LARB4_MMU_MMU_MAIN_TAG63	((UINT32P)(SMI_LARB4_MMU_BASE+0x47c))
#define SMI_LARB4_MMU_MMU_PRE_TAG0	((UINT32P)(SMI_LARB4_MMU_BASE+0x180))
#define SMI_LARB4_MMU_MMU_PRE_TAG1	((UINT32P)(SMI_LARB4_MMU_BASE+0x184))
#define SMI_LARB4_MMU_MMU_PRE_TAG2	((UINT32P)(SMI_LARB4_MMU_BASE+0x188))
#define SMI_LARB4_MMU_MMU_PRE_TAG3	((UINT32P)(SMI_LARB4_MMU_BASE+0x18c))
#define SMI_LARB4_MMU_MMU_PRE_TAG4	((UINT32P)(SMI_LARB4_MMU_BASE+0x190))
#define SMI_LARB4_MMU_MMU_PRE_TAG5	((UINT32P)(SMI_LARB4_MMU_BASE+0x194))
#define SMI_LARB4_MMU_MMU_PRE_TAG6	((UINT32P)(SMI_LARB4_MMU_BASE+0x198))
#define SMI_LARB4_MMU_MMU_PRE_TAG7	((UINT32P)(SMI_LARB4_MMU_BASE+0x19c))
#define SMI_LARB4_MMU_MMU_PRE_TAG8	((UINT32P)(SMI_LARB4_MMU_BASE+0x1a0))
#define SMI_LARB4_MMU_MMU_PRE_TAG9	((UINT32P)(SMI_LARB4_MMU_BASE+0x1a4))
#define SMI_LARB4_MMU_MMU_PRE_TAG10	((UINT32P)(SMI_LARB4_MMU_BASE+0x1a8))
#define SMI_LARB4_MMU_MMU_PRE_TAG11	((UINT32P)(SMI_LARB4_MMU_BASE+0x1ac))
#define SMI_LARB4_MMU_MMU_PRE_TAG12	((UINT32P)(SMI_LARB4_MMU_BASE+0x1b0))
#define SMI_LARB4_MMU_MMU_PRE_TAG13	((UINT32P)(SMI_LARB4_MMU_BASE+0x1b4))
#define SMI_LARB4_MMU_MMU_PRE_TAG14	((UINT32P)(SMI_LARB4_MMU_BASE+0x1b8))
#define SMI_LARB4_MMU_MMU_PRE_TAG15	((UINT32P)(SMI_LARB4_MMU_BASE+0x1bc))
#define SMI_LARB4_MMU_MMU_PRE_TAG16	((UINT32P)(SMI_LARB4_MMU_BASE+0x1c0))
#define SMI_LARB4_MMU_MMU_PRE_TAG17	((UINT32P)(SMI_LARB4_MMU_BASE+0x1c4))
#define SMI_LARB4_MMU_MMU_PRE_TAG18	((UINT32P)(SMI_LARB4_MMU_BASE+0x1c8))
#define SMI_LARB4_MMU_MMU_PRE_TAG19	((UINT32P)(SMI_LARB4_MMU_BASE+0x1cc))
#define SMI_LARB4_MMU_MMU_PRE_TAG20	((UINT32P)(SMI_LARB4_MMU_BASE+0x1d0))
#define SMI_LARB4_MMU_MMU_PRE_TAG21	((UINT32P)(SMI_LARB4_MMU_BASE+0x1d4))
#define SMI_LARB4_MMU_MMU_PRE_TAG22	((UINT32P)(SMI_LARB4_MMU_BASE+0x1d8))
#define SMI_LARB4_MMU_MMU_PRE_TAG23	((UINT32P)(SMI_LARB4_MMU_BASE+0x1dc))
#define SMI_LARB4_MMU_MMU_PRE_TAG24	((UINT32P)(SMI_LARB4_MMU_BASE+0x1e0))
#define SMI_LARB4_MMU_MMU_PRE_TAG25	((UINT32P)(SMI_LARB4_MMU_BASE+0x1e4))
#define SMI_LARB4_MMU_MMU_PRE_TAG26	((UINT32P)(SMI_LARB4_MMU_BASE+0x1e8))
#define SMI_LARB4_MMU_MMU_PRE_TAG27	((UINT32P)(SMI_LARB4_MMU_BASE+0x1ec))
#define SMI_LARB4_MMU_MMU_PRE_TAG28	((UINT32P)(SMI_LARB4_MMU_BASE+0x1f0))
#define SMI_LARB4_MMU_MMU_PRE_TAG29	((UINT32P)(SMI_LARB4_MMU_BASE+0x1f4))
#define SMI_LARB4_MMU_MMU_PRE_TAG30	((UINT32P)(SMI_LARB4_MMU_BASE+0x1f8))
#define SMI_LARB4_MMU_MMU_PRE_TAG31	((UINT32P)(SMI_LARB4_MMU_BASE+0x1fc))
#define SMI_LARB4_MMU_MMU_PRE_TAG32	((UINT32P)(SMI_LARB4_MMU_BASE+0x480))
#define SMI_LARB4_MMU_MMU_PRE_TAG33	((UINT32P)(SMI_LARB4_MMU_BASE+0x484))
#define SMI_LARB4_MMU_MMU_PRE_TAG34	((UINT32P)(SMI_LARB4_MMU_BASE+0x488))
#define SMI_LARB4_MMU_MMU_PRE_TAG35	((UINT32P)(SMI_LARB4_MMU_BASE+0x48c))
#define SMI_LARB4_MMU_MMU_PRE_TAG36	((UINT32P)(SMI_LARB4_MMU_BASE+0x490))
#define SMI_LARB4_MMU_MMU_PRE_TAG37	((UINT32P)(SMI_LARB4_MMU_BASE+0x494))
#define SMI_LARB4_MMU_MMU_PRE_TAG38	((UINT32P)(SMI_LARB4_MMU_BASE+0x498))
#define SMI_LARB4_MMU_MMU_PRE_TAG39	((UINT32P)(SMI_LARB4_MMU_BASE+0x49c))
#define SMI_LARB4_MMU_MMU_PRE_TAG40	((UINT32P)(SMI_LARB4_MMU_BASE+0x4a0))
#define SMI_LARB4_MMU_MMU_PRE_TAG41	((UINT32P)(SMI_LARB4_MMU_BASE+0x4a4))
#define SMI_LARB4_MMU_MMU_PRE_TAG42	((UINT32P)(SMI_LARB4_MMU_BASE+0x4a8))
#define SMI_LARB4_MMU_MMU_PRE_TAG43	((UINT32P)(SMI_LARB4_MMU_BASE+0x4ac))
#define SMI_LARB4_MMU_MMU_PRE_TAG44	((UINT32P)(SMI_LARB4_MMU_BASE+0x4b0))
#define SMI_LARB4_MMU_MMU_PRE_TAG45	((UINT32P)(SMI_LARB4_MMU_BASE+0x4b4))
#define SMI_LARB4_MMU_MMU_PRE_TAG46	((UINT32P)(SMI_LARB4_MMU_BASE+0x4b8))
#define SMI_LARB4_MMU_MMU_PRE_TAG47	((UINT32P)(SMI_LARB4_MMU_BASE+0x4bc))
#define SMI_LARB4_MMU_MMU_PRE_TAG48	((UINT32P)(SMI_LARB4_MMU_BASE+0x4c0))
#define SMI_LARB4_MMU_MMU_PRE_TAG49	((UINT32P)(SMI_LARB4_MMU_BASE+0x4c4))
#define SMI_LARB4_MMU_MMU_PRE_TAG50	((UINT32P)(SMI_LARB4_MMU_BASE+0x4c8))
#define SMI_LARB4_MMU_MMU_PRE_TAG51	((UINT32P)(SMI_LARB4_MMU_BASE+0x4cc))
#define SMI_LARB4_MMU_MMU_PRE_TAG52	((UINT32P)(SMI_LARB4_MMU_BASE+0x4d0))
#define SMI_LARB4_MMU_MMU_PRE_TAG53	((UINT32P)(SMI_LARB4_MMU_BASE+0x4d4))
#define SMI_LARB4_MMU_MMU_PRE_TAG54	((UINT32P)(SMI_LARB4_MMU_BASE+0x4d8))
#define SMI_LARB4_MMU_MMU_PRE_TAG55	((UINT32P)(SMI_LARB4_MMU_BASE+0x4dc))
#define SMI_LARB4_MMU_MMU_PRE_TAG56	((UINT32P)(SMI_LARB4_MMU_BASE+0x4e0))
#define SMI_LARB4_MMU_MMU_PRE_TAG57	((UINT32P)(SMI_LARB4_MMU_BASE+0x4e4))
#define SMI_LARB4_MMU_MMU_PRE_TAG58	((UINT32P)(SMI_LARB4_MMU_BASE+0x4e8))
#define SMI_LARB4_MMU_MMU_PRE_TAG59	((UINT32P)(SMI_LARB4_MMU_BASE+0x4ec))
#define SMI_LARB4_MMU_MMU_PRE_TAG60	((UINT32P)(SMI_LARB4_MMU_BASE+0x4f0))
#define SMI_LARB4_MMU_MMU_PRE_TAG61	((UINT32P)(SMI_LARB4_MMU_BASE+0x4f4))
#define SMI_LARB4_MMU_MMU_PRE_TAG62	((UINT32P)(SMI_LARB4_MMU_BASE+0x4f8))
#define SMI_LARB4_MMU_MMU_PRE_TAG63	((UINT32P)(SMI_LARB4_MMU_BASE+0x4fc))
#define SMI_LARB4_MMU_MMU_READ_ENTRY	((UINT32P)(SMI_LARB4_MMU_BASE+0x200))
#define SMI_LARB4_MMU_MMU_DES_RDATA	((UINT32P)(SMI_LARB4_MMU_BASE+0x204))
#define SMI_LARB4_MMU_MMU_CTRL_REG	((UINT32P)(SMI_LARB4_MMU_BASE+0x210))
#define SMI_LARB4_MMU_MMU_IVRP_VADDR	((UINT32P)(SMI_LARB4_MMU_BASE+0x214))
#define SMI_LARB4_MMU_MMU_INT_CONTROL	((UINT32P)(SMI_LARB4_MMU_BASE+0x220))
#define SMI_LARB4_MMU_MMU_FAULT_ST	((UINT32P)(SMI_LARB4_MMU_BASE+0x224))
#define SMI_LARB4_MMU_MMU_FAULT_VA	((UINT32P)(SMI_LARB4_MMU_BASE+0x228))
#define SMI_LARB4_MMU_MMU_INVLD_PA	((UINT32P)(SMI_LARB4_MMU_BASE+0x22c))
#define SMI_LARB4_MMU_MMU_ACC_CNT	((UINT32P)(SMI_LARB4_MMU_BASE+0x230))
#define SMI_LARB4_MMU_MMU_MAIN_MSCNT	((UINT32P)(SMI_LARB4_MMU_BASE+0x234))
#define SMI_LARB4_MMU_MMU_PF_MSCNT	((UINT32P)(SMI_LARB4_MMU_BASE+0x238))
#define SMI_LARB4_MMU_MMU_PF_CNT	((UINT32P)(SMI_LARB4_MMU_BASE+0x23c))
#define SMI_LARB4_MMU_MMU_WRAP_START_ADDR0	((UINT32P)(SMI_LARB4_MMU_BASE+0x300))
#define SMI_LARB4_MMU_MMU_WRAP_END_ADDR0	((UINT32P)(SMI_LARB4_MMU_BASE+0x304))
#define SMI_LARB4_MMU_MMU_WRAP_START_ADDR1	((UINT32P)(SMI_LARB4_MMU_BASE+0x308))
#define SMI_LARB4_MMU_MMU_WRAP_END_ADDR1	((UINT32P)(SMI_LARB4_MMU_BASE+0x30c))
#define SMI_LARB4_MMU_MMU_WRAP_START_ADDR2	((UINT32P)(SMI_LARB4_MMU_BASE+0x310))
#define SMI_LARB4_MMU_MMU_WRAP_END_ADDR2	((UINT32P)(SMI_LARB4_MMU_BASE+0x314))
#define SMI_LARB4_MMU_MMU_WRAP_START_ADDR3	((UINT32P)(SMI_LARB4_MMU_BASE+0x318))
#define SMI_LARB4_MMU_MMU_WRAP_END_ADDR3	((UINT32P)(SMI_LARB4_MMU_BASE+0x31c))
#define SMI_LARB4_MMU_MMU_WRAP_START_ADDR4	((UINT32P)(SMI_LARB4_MMU_BASE+0x320))
#define SMI_LARB4_MMU_MMU_WRAP_END_ADDR4	((UINT32P)(SMI_LARB4_MMU_BASE+0x324))
#define SMI_LARB4_MMU_MMU_WRAP_START_ADDR5	((UINT32P)(SMI_LARB4_MMU_BASE+0x328))
#define SMI_LARB4_MMU_MMU_WRAP_END_ADDR5	((UINT32P)(SMI_LARB4_MMU_BASE+0x32c))
#define SMI_LARB4_MMU_MMU_WRAP_START_ADDR6	((UINT32P)(SMI_LARB4_MMU_BASE+0x330))
#define SMI_LARB4_MMU_MMU_WRAP_END_ADDR6	((UINT32P)(SMI_LARB4_MMU_BASE+0x334))
#define SMI_LARB4_MMU_MMU_WRAP_START_ADDR7	((UINT32P)(SMI_LARB4_MMU_BASE+0x338))
#define SMI_LARB4_MMU_MMU_WRAP_END_ADDR7	((UINT32P)(SMI_LARB4_MMU_BASE+0x33c))
#define SMI_LARB4_MMU_MMU_WRAP_ENABLE0	((UINT32P)(SMI_LARB4_MMU_BASE+0x340))
#define SMI_LARB4_MMU_MMU_WRAP_ENABLE1	((UINT32P)(SMI_LARB4_MMU_BASE+0x344))
#define SMI_LARB4_MMU_MMU_WRAP_ENABLE2	((UINT32P)(SMI_LARB4_MMU_BASE+0x348))
#define SMI_LARB4_MMU_MMU_WRAP_ENABLE3	((UINT32P)(SMI_LARB4_MMU_BASE+0x34c))
#define SMI_LARB4_MMU_MMU_WRAP_ENABLE4	((UINT32P)(SMI_LARB4_MMU_BASE+0x350))
#define SMI_LARB4_MMU_MMU_WRAP_ENABLE5	((UINT32P)(SMI_LARB4_MMU_BASE+0x354))
#define SMI_LARB4_MMU_MMU_WRAP_ENABLE6	((UINT32P)(SMI_LARB4_MMU_BASE+0x358))
#define SMI_LARB4_MMU_MMU_WRAP_ENABLE7	((UINT32P)(SMI_LARB4_MMU_BASE+0x35c))
#define SMI_LARB4_MMU_MMU_WRAP_ENABLE8	((UINT32P)(SMI_LARB4_MMU_BASE+0x360))
#define SMI_LARB4_MMU_MMU_NON_BLOCKING_DIS	((UINT32P)(SMI_LARB4_MMU_BASE+0x364))
#define SMI_LARB4_MMU_MMU_RS_PERF_CNT	((UINT32P)(SMI_LARB4_MMU_BASE+0x368))

// APB Module jpgdec
#define JPGDEC_BASE (0x15009000)

// APB Module vdecsys_config
#define VDEC_GCON_BASE (0x16000000)

// APB Module smi_larb
#define SMI_LARB1_BASE (0x16010000)
#define SMI_LARB1_STAT	((UINT32P)(SMI_LARB1_BASE+0x000))
#define SMI_LARB1_CON	((UINT32P)(SMI_LARB1_BASE+0x010))
#define SMI_LARB1_CON_SET	((UINT32P)(SMI_LARB1_BASE+0x014))
#define SMI_LARB1_CON_CLR	((UINT32P)(SMI_LARB1_BASE+0x018))
#define SMI_LARB1_ARB_CON	((UINT32P)(SMI_LARB1_BASE+0x020))
#define SMI_LARB1_ARB_CON_SET	((UINT32P)(SMI_LARB1_BASE+0x024))
#define SMI_LARB1_ARB_CON_CLR	((UINT32P)(SMI_LARB1_BASE+0x028))
#define SMI_LARB1_BW_EXT_CON0	((UINT32P)(SMI_LARB1_BASE+0x030))
#define SMI_LARB1_STARV_CON0	((UINT32P)(SMI_LARB1_BASE+0x040))
#define SMI_LARB1_STARV_CON1	((UINT32P)(SMI_LARB1_BASE+0x044))
#define SMI_LARB1_STARV_CON2	((UINT32P)(SMI_LARB1_BASE+0x048))
#define SMI_LARB1_INT_MUX_SEL	((UINT32P)(SMI_LARB1_BASE+0x054))
#define SMI_LARB1_BWFILTER_EN	((UINT32P)(SMI_LARB1_BASE+0x060))
#define SMI_LARB1_OSTD_CTRL_EN	((UINT32P)(SMI_LARB1_BASE+0x064))
#define SMI_LARB1_BW_VC0	((UINT32P)(SMI_LARB1_BASE+0x080))
#define SMI_LARB1_BW_VC1	((UINT32P)(SMI_LARB1_BASE+0x084))
#define SMI_LARB1_BW_VC2	((UINT32P)(SMI_LARB1_BASE+0x088))
#define SMI_LARB1_CMD_THRT_LMT	((UINT32P)(SMI_LARB1_BASE+0x08c))
#define SMI_LARB1_SHARE_EN	((UINT32P)(SMI_LARB1_BASE+0x0f0))
#define SMI_LARB1_EBW_PORT	((UINT32P)(SMI_LARB1_BASE+0x100))
#define SMI_LARB1_BWL_PORT	((UINT32P)(SMI_LARB1_BASE+0x180))
#define SMI_LARB1_OSTD_PORT	((UINT32P)(SMI_LARB1_BASE+0x200))
#define SMI_LARB1_PINFO	((UINT32P)(SMI_LARB1_BASE+0x280))
#define SMI_LARB1_MAU_ENTR0_START	((UINT32P)(SMI_LARB1_BASE+0x300))
#define SMI_LARB1_MAU_ENTR0_END	((UINT32P)(SMI_LARB1_BASE+0x304))
#define SMI_LARB1_MAU_ENTR0_GID0	((UINT32P)(SMI_LARB1_BASE+0x308))
#define SMI_LARB1_MAU_ENTR0_GID1	((UINT32P)(SMI_LARB1_BASE+0x30c))
#define SMI_LARB1_MAU_ENTR1_START	((UINT32P)(SMI_LARB1_BASE+0x310))
#define SMI_LARB1_MAU_ENTR1_END	((UINT32P)(SMI_LARB1_BASE+0x314))
#define SMI_LARB1_MAU_ENTR1_GID0	((UINT32P)(SMI_LARB1_BASE+0x318))
#define SMI_LARB1_MAU_ENTR1_GID1	((UINT32P)(SMI_LARB1_BASE+0x31c))
#define SMI_LARB1_MAU_ENTR2_START	((UINT32P)(SMI_LARB1_BASE+0x320))
#define SMI_LARB1_MAU_ENTR2_END	((UINT32P)(SMI_LARB1_BASE+0x324))
#define SMI_LARB1_MAU_ENTR2_GID0	((UINT32P)(SMI_LARB1_BASE+0x328))
#define SMI_LARB1_MAU_ENTR2_GID1	((UINT32P)(SMI_LARB1_BASE+0x32c))
#define SMI_LARB1_MON_ENA	((UINT32P)(SMI_LARB1_BASE+0x400))
#define SMI_LARB1_MON_CLR	((UINT32P)(SMI_LARB1_BASE+0x404))
#define SMI_LARB1_MON_PORT	((UINT32P)(SMI_LARB1_BASE+0x408))
#define SMI_LARB1_MON_TYPE	((UINT32P)(SMI_LARB1_BASE+0x40c))
#define SMI_LARB1_MON_CON	((UINT32P)(SMI_LARB1_BASE+0x410))
#define SMI_LARB1_MON_ACT_CNT	((UINT32P)(SMI_LARB1_BASE+0x420))
#define SMI_LARB1_MON_REQ_CNT	((UINT32P)(SMI_LARB1_BASE+0x424))
#define SMI_LARB1_MON_IDL_CNT	((UINT32P)(SMI_LARB1_BASE+0x428))
#define SMI_LARB1_MON_BEA_CNT	((UINT32P)(SMI_LARB1_BASE+0x42c))
#define SMI_LARB1_MON_BYT_CNT	((UINT32P)(SMI_LARB1_BASE+0x430))
#define SMI_LARB1_MON_CP_CNT	((UINT32P)(SMI_LARB1_BASE+0x434))
#define SMI_LARB1_MON_DP_CNT	((UINT32P)(SMI_LARB1_BASE+0x438))
#define SMI_LARB1_MON_CDP_MAX	((UINT32P)(SMI_LARB1_BASE+0x43c))
#define SMI_LARB1_MON_COS_MAX	((UINT32P)(SMI_LARB1_BASE+0x440))
#define SMI_LARB1_MON_REQ0	((UINT32P)(SMI_LARB1_BASE+0x450))
#define SMI_LARB1_MON_REQ1	((UINT32P)(SMI_LARB1_BASE+0x454))
#define SMI_LARB1_MON_WDT_CNT	((UINT32P)(SMI_LARB1_BASE+0x460))
#define SMI_LARB1_MON_RDT_CNT	((UINT32P)(SMI_LARB1_BASE+0x464))
#define SMI_LARB1_MON_OST_CNT	((UINT32P)(SMI_LARB1_BASE+0x468))
#define SMI_LARB1_MON_STALL_CNT	((UINT32P)(SMI_LARB1_BASE+0x46c))
#define SMI_LARB1_MAU_ENTR0_STAT	((UINT32P)(SMI_LARB1_BASE+0x500))
#define SMI_LARB1_MAU_ENTR1_STAT	((UINT32P)(SMI_LARB1_BASE+0x504))
#define SMI_LARB1_MAU_ENTR2_STAT	((UINT32P)(SMI_LARB1_BASE+0x508))
#define SMI_LARB1_MAU_IRQ_STATUS	((UINT32P)(SMI_LARB1_BASE+0x520))
#define SMI_LARB1_FIFO_STAT0	((UINT32P)(SMI_LARB1_BASE+0x600))
#define SMI_LARB1_FIFO_STAT1	((UINT32P)(SMI_LARB1_BASE+0x604))
#define SMI_LARB1_FIFO_STAT2	((UINT32P)(SMI_LARB1_BASE+0x608))
#define SMI_LARB1_BUS_STAT0	((UINT32P)(SMI_LARB1_BASE+0x610))
#define SMI_LARB1_BUS_STAT1	((UINT32P)(SMI_LARB1_BASE+0x614))
#define SMI_LARB1_BUS_STAT2	((UINT32P)(SMI_LARB1_BASE+0x618))
#define SMI_LARB1_DBG_MODE0	((UINT32P)(SMI_LARB1_BASE+0x700))
#define SMI_LARB1_DBG_MODE1	((UINT32P)(SMI_LARB1_BASE+0x704))
#define SMI_LARB1_TST_MODE0	((UINT32P)(SMI_LARB1_BASE+0x780))

// APB Module mmu
#define SMI_LARB1_MMU_BASE (0x16010800)
#define SMI_LARB1_MMU_MMU_PROG_EN	((UINT32P)(SMI_LARB1_MMU_BASE+0x010))
#define SMI_LARB1_MMU_MMU_PROG_VA	((UINT32P)(SMI_LARB1_MMU_BASE+0x014))
#define SMI_LARB1_MMU_MMU_PROG_DSC	((UINT32P)(SMI_LARB1_MMU_BASE+0x018))
#define SMI_LARB1_MMU_MMU_RT_START_A0	((UINT32P)(SMI_LARB1_MMU_BASE+0x020))
#define SMI_LARB1_MMU_MMU_RT_END_A0	((UINT32P)(SMI_LARB1_MMU_BASE+0x024))
#define SMI_LARB1_MMU_MMU_RT_START_A1	((UINT32P)(SMI_LARB1_MMU_BASE+0x028))
#define SMI_LARB1_MMU_MMU_RT_END_A1	((UINT32P)(SMI_LARB1_MMU_BASE+0x02c))
#define SMI_LARB1_MMU_MMU_RT_START_A2	((UINT32P)(SMI_LARB1_MMU_BASE+0x030))
#define SMI_LARB1_MMU_MMU_RT_END_A2	((UINT32P)(SMI_LARB1_MMU_BASE+0x034))
#define SMI_LARB1_MMU_MMU_RT_START_A3	((UINT32P)(SMI_LARB1_MMU_BASE+0x038))
#define SMI_LARB1_MMU_MMU_RT_END_A3	((UINT32P)(SMI_LARB1_MMU_BASE+0x03c))
#define SMI_LARB1_MMU_MMU_SQ_START_A0	((UINT32P)(SMI_LARB1_MMU_BASE+0x040))
#define SMI_LARB1_MMU_MMU_SQ_END_A0	((UINT32P)(SMI_LARB1_MMU_BASE+0x044))
#define SMI_LARB1_MMU_MMU_SQ_START_A1	((UINT32P)(SMI_LARB1_MMU_BASE+0x048))
#define SMI_LARB1_MMU_MMU_SQ_END_A1	((UINT32P)(SMI_LARB1_MMU_BASE+0x04c))
#define SMI_LARB1_MMU_MMU_SQ_START_A2	((UINT32P)(SMI_LARB1_MMU_BASE+0x050))
#define SMI_LARB1_MMU_MMU_SQ_END_A2	((UINT32P)(SMI_LARB1_MMU_BASE+0x054))
#define SMI_LARB1_MMU_MMU_SQ_START_A3	((UINT32P)(SMI_LARB1_MMU_BASE+0x058))
#define SMI_LARB1_MMU_MMU_SQ_END_A3	((UINT32P)(SMI_LARB1_MMU_BASE+0x05c))
#define SMI_LARB1_MMU_MMU_PFH_DIST0	((UINT32P)(SMI_LARB1_MMU_BASE+0x080))
#define SMI_LARB1_MMU_MMU_PFH_DIST1	((UINT32P)(SMI_LARB1_MMU_BASE+0x084))
#define SMI_LARB1_MMU_MMU_PFH_DIST2	((UINT32P)(SMI_LARB1_MMU_BASE+0x088))
#define SMI_LARB1_MMU_MMU_PFH_DIST3	((UINT32P)(SMI_LARB1_MMU_BASE+0x08c))
#define SMI_LARB1_MMU_MMU_PFH_DIST4	((UINT32P)(SMI_LARB1_MMU_BASE+0x090))
#define SMI_LARB1_MMU_MMU_PFH_DIST5	((UINT32P)(SMI_LARB1_MMU_BASE+0x094))
#define SMI_LARB1_MMU_MMU_PFH_DIST6	((UINT32P)(SMI_LARB1_MMU_BASE+0x098))
#define SMI_LARB1_MMU_MMU_PFH_DIST7	((UINT32P)(SMI_LARB1_MMU_BASE+0x09c))
#define SMI_LARB1_MMU_MMU_PFH_DIST8	((UINT32P)(SMI_LARB1_MMU_BASE+0x0a0))
#define SMI_LARB1_MMU_MMU_PFH_DIST9	((UINT32P)(SMI_LARB1_MMU_BASE+0x0a4))
#define SMI_LARB1_MMU_MMU_PFH_DIST10	((UINT32P)(SMI_LARB1_MMU_BASE+0x0a8))
#define SMI_LARB1_MMU_MMU_PFH_DIST11	((UINT32P)(SMI_LARB1_MMU_BASE+0x0ac))
#define SMI_LARB1_MMU_MMU_PFH_DIST12	((UINT32P)(SMI_LARB1_MMU_BASE+0x0b0))
#define SMI_LARB1_MMU_MMU_PFH_DIST13	((UINT32P)(SMI_LARB1_MMU_BASE+0x0b4))
#define SMI_LARB1_MMU_MMU_PFH_DIST14	((UINT32P)(SMI_LARB1_MMU_BASE+0x0b8))
#define SMI_LARB1_MMU_MMU_PFH_DIST15	((UINT32P)(SMI_LARB1_MMU_BASE+0x0bc))
#define SMI_LARB1_MMU_MMU_PFH_DISTS0	((UINT32P)(SMI_LARB1_MMU_BASE+0x0c0))
#define SMI_LARB1_MMU_MMU_PFH_DISTS1	((UINT32P)(SMI_LARB1_MMU_BASE+0x0c4))
#define SMI_LARB1_MMU_MMU_PFH_DISTS2	((UINT32P)(SMI_LARB1_MMU_BASE+0x0c8))
#define SMI_LARB1_MMU_MMU_PFH_DISTS3	((UINT32P)(SMI_LARB1_MMU_BASE+0x0cc))
#define SMI_LARB1_MMU_MMU_PFH_DISTS4	((UINT32P)(SMI_LARB1_MMU_BASE+0x0d0))
#define SMI_LARB1_MMU_MMU_PFH_DISTS5	((UINT32P)(SMI_LARB1_MMU_BASE+0x0d4))
#define SMI_LARB1_MMU_MMU_PFH_DISTS6	((UINT32P)(SMI_LARB1_MMU_BASE+0x0d8))
#define SMI_LARB1_MMU_MMU_PFH_DISTS7	((UINT32P)(SMI_LARB1_MMU_BASE+0x0dc))
#define SMI_LARB1_MMU_MMU_PFH_DIR0	((UINT32P)(SMI_LARB1_MMU_BASE+0x0F0))
#define SMI_LARB1_MMU_MMU_PFH_DIR1	((UINT32P)(SMI_LARB1_MMU_BASE+0x0F4))
#define SMI_LARB1_MMU_MMU_PFH_DIR2	((UINT32P)(SMI_LARB1_MMU_BASE+0x0F8))
#define SMI_LARB1_MMU_MMU_PFH_DIR3	((UINT32P)(SMI_LARB1_MMU_BASE+0x0Fc))
#define SMI_LARB1_MMU_MMU_MAIN_TAG0	((UINT32P)(SMI_LARB1_MMU_BASE+0x100))
#define SMI_LARB1_MMU_MMU_MAIN_TAG1	((UINT32P)(SMI_LARB1_MMU_BASE+0x104))
#define SMI_LARB1_MMU_MMU_MAIN_TAG2	((UINT32P)(SMI_LARB1_MMU_BASE+0x108))
#define SMI_LARB1_MMU_MMU_MAIN_TAG3	((UINT32P)(SMI_LARB1_MMU_BASE+0x10c))
#define SMI_LARB1_MMU_MMU_MAIN_TAG4	((UINT32P)(SMI_LARB1_MMU_BASE+0x110))
#define SMI_LARB1_MMU_MMU_MAIN_TAG5	((UINT32P)(SMI_LARB1_MMU_BASE+0x114))
#define SMI_LARB1_MMU_MMU_MAIN_TAG6	((UINT32P)(SMI_LARB1_MMU_BASE+0x118))
#define SMI_LARB1_MMU_MMU_MAIN_TAG7	((UINT32P)(SMI_LARB1_MMU_BASE+0x11c))
#define SMI_LARB1_MMU_MMU_MAIN_TAG8	((UINT32P)(SMI_LARB1_MMU_BASE+0x120))
#define SMI_LARB1_MMU_MMU_MAIN_TAG9	((UINT32P)(SMI_LARB1_MMU_BASE+0x124))
#define SMI_LARB1_MMU_MMU_MAIN_TAG10	((UINT32P)(SMI_LARB1_MMU_BASE+0x128))
#define SMI_LARB1_MMU_MMU_MAIN_TAG11	((UINT32P)(SMI_LARB1_MMU_BASE+0x12c))
#define SMI_LARB1_MMU_MMU_MAIN_TAG12	((UINT32P)(SMI_LARB1_MMU_BASE+0x130))
#define SMI_LARB1_MMU_MMU_MAIN_TAG13	((UINT32P)(SMI_LARB1_MMU_BASE+0x134))
#define SMI_LARB1_MMU_MMU_MAIN_TAG14	((UINT32P)(SMI_LARB1_MMU_BASE+0x138))
#define SMI_LARB1_MMU_MMU_MAIN_TAG15	((UINT32P)(SMI_LARB1_MMU_BASE+0x13c))
#define SMI_LARB1_MMU_MMU_MAIN_TAG16	((UINT32P)(SMI_LARB1_MMU_BASE+0x140))
#define SMI_LARB1_MMU_MMU_MAIN_TAG17	((UINT32P)(SMI_LARB1_MMU_BASE+0x144))
#define SMI_LARB1_MMU_MMU_MAIN_TAG18	((UINT32P)(SMI_LARB1_MMU_BASE+0x148))
#define SMI_LARB1_MMU_MMU_MAIN_TAG19	((UINT32P)(SMI_LARB1_MMU_BASE+0x14c))
#define SMI_LARB1_MMU_MMU_MAIN_TAG20	((UINT32P)(SMI_LARB1_MMU_BASE+0x150))
#define SMI_LARB1_MMU_MMU_MAIN_TAG21	((UINT32P)(SMI_LARB1_MMU_BASE+0x154))
#define SMI_LARB1_MMU_MMU_MAIN_TAG22	((UINT32P)(SMI_LARB1_MMU_BASE+0x158))
#define SMI_LARB1_MMU_MMU_MAIN_TAG23	((UINT32P)(SMI_LARB1_MMU_BASE+0x15c))
#define SMI_LARB1_MMU_MMU_MAIN_TAG24	((UINT32P)(SMI_LARB1_MMU_BASE+0x160))
#define SMI_LARB1_MMU_MMU_MAIN_TAG25	((UINT32P)(SMI_LARB1_MMU_BASE+0x164))
#define SMI_LARB1_MMU_MMU_MAIN_TAG26	((UINT32P)(SMI_LARB1_MMU_BASE+0x168))
#define SMI_LARB1_MMU_MMU_MAIN_TAG27	((UINT32P)(SMI_LARB1_MMU_BASE+0x16c))
#define SMI_LARB1_MMU_MMU_MAIN_TAG28	((UINT32P)(SMI_LARB1_MMU_BASE+0x170))
#define SMI_LARB1_MMU_MMU_MAIN_TAG29	((UINT32P)(SMI_LARB1_MMU_BASE+0x174))
#define SMI_LARB1_MMU_MMU_MAIN_TAG30	((UINT32P)(SMI_LARB1_MMU_BASE+0x178))
#define SMI_LARB1_MMU_MMU_MAIN_TAG31	((UINT32P)(SMI_LARB1_MMU_BASE+0x17c))
#define SMI_LARB1_MMU_MMU_MAIN_TAG32	((UINT32P)(SMI_LARB1_MMU_BASE+0x400))
#define SMI_LARB1_MMU_MMU_MAIN_TAG33	((UINT32P)(SMI_LARB1_MMU_BASE+0x404))
#define SMI_LARB1_MMU_MMU_MAIN_TAG34	((UINT32P)(SMI_LARB1_MMU_BASE+0x408))
#define SMI_LARB1_MMU_MMU_MAIN_TAG35	((UINT32P)(SMI_LARB1_MMU_BASE+0x40c))
#define SMI_LARB1_MMU_MMU_MAIN_TAG36	((UINT32P)(SMI_LARB1_MMU_BASE+0x410))
#define SMI_LARB1_MMU_MMU_MAIN_TAG37	((UINT32P)(SMI_LARB1_MMU_BASE+0x414))
#define SMI_LARB1_MMU_MMU_MAIN_TAG38	((UINT32P)(SMI_LARB1_MMU_BASE+0x418))
#define SMI_LARB1_MMU_MMU_MAIN_TAG39	((UINT32P)(SMI_LARB1_MMU_BASE+0x41c))
#define SMI_LARB1_MMU_MMU_MAIN_TAG40	((UINT32P)(SMI_LARB1_MMU_BASE+0x420))
#define SMI_LARB1_MMU_MMU_MAIN_TAG41	((UINT32P)(SMI_LARB1_MMU_BASE+0x424))
#define SMI_LARB1_MMU_MMU_MAIN_TAG42	((UINT32P)(SMI_LARB1_MMU_BASE+0x428))
#define SMI_LARB1_MMU_MMU_MAIN_TAG43	((UINT32P)(SMI_LARB1_MMU_BASE+0x42C))
#define SMI_LARB1_MMU_MMU_MAIN_TAG44	((UINT32P)(SMI_LARB1_MMU_BASE+0x430))
#define SMI_LARB1_MMU_MMU_MAIN_TAG45	((UINT32P)(SMI_LARB1_MMU_BASE+0x434))
#define SMI_LARB1_MMU_MMU_MAIN_TAG46	((UINT32P)(SMI_LARB1_MMU_BASE+0x438))
#define SMI_LARB1_MMU_MMU_MAIN_TAG47	((UINT32P)(SMI_LARB1_MMU_BASE+0x43C))
#define SMI_LARB1_MMU_MMU_MAIN_TAG48	((UINT32P)(SMI_LARB1_MMU_BASE+0x440))
#define SMI_LARB1_MMU_MMU_MAIN_TAG49	((UINT32P)(SMI_LARB1_MMU_BASE+0x444))
#define SMI_LARB1_MMU_MMU_MAIN_TAG50	((UINT32P)(SMI_LARB1_MMU_BASE+0x448))
#define SMI_LARB1_MMU_MMU_MAIN_TAG51	((UINT32P)(SMI_LARB1_MMU_BASE+0x44c))
#define SMI_LARB1_MMU_MMU_MAIN_TAG52	((UINT32P)(SMI_LARB1_MMU_BASE+0x450))
#define SMI_LARB1_MMU_MMU_MAIN_TAG53	((UINT32P)(SMI_LARB1_MMU_BASE+0x454))
#define SMI_LARB1_MMU_MMU_MAIN_TAG54	((UINT32P)(SMI_LARB1_MMU_BASE+0x458))
#define SMI_LARB1_MMU_MMU_MAIN_TAG55	((UINT32P)(SMI_LARB1_MMU_BASE+0x45c))
#define SMI_LARB1_MMU_MMU_MAIN_TAG56	((UINT32P)(SMI_LARB1_MMU_BASE+0x460))
#define SMI_LARB1_MMU_MMU_MAIN_TAG57	((UINT32P)(SMI_LARB1_MMU_BASE+0x464))
#define SMI_LARB1_MMU_MMU_MAIN_TAG58	((UINT32P)(SMI_LARB1_MMU_BASE+0x468))
#define SMI_LARB1_MMU_MMU_MAIN_TAG59	((UINT32P)(SMI_LARB1_MMU_BASE+0x46c))
#define SMI_LARB1_MMU_MMU_MAIN_TAG60	((UINT32P)(SMI_LARB1_MMU_BASE+0x470))
#define SMI_LARB1_MMU_MMU_MAIN_TAG61	((UINT32P)(SMI_LARB1_MMU_BASE+0x474))
#define SMI_LARB1_MMU_MMU_MAIN_TAG62	((UINT32P)(SMI_LARB1_MMU_BASE+0x478))
#define SMI_LARB1_MMU_MMU_MAIN_TAG63	((UINT32P)(SMI_LARB1_MMU_BASE+0x47c))
#define SMI_LARB1_MMU_MMU_PRE_TAG0	((UINT32P)(SMI_LARB1_MMU_BASE+0x180))
#define SMI_LARB1_MMU_MMU_PRE_TAG1	((UINT32P)(SMI_LARB1_MMU_BASE+0x184))
#define SMI_LARB1_MMU_MMU_PRE_TAG2	((UINT32P)(SMI_LARB1_MMU_BASE+0x188))
#define SMI_LARB1_MMU_MMU_PRE_TAG3	((UINT32P)(SMI_LARB1_MMU_BASE+0x18c))
#define SMI_LARB1_MMU_MMU_PRE_TAG4	((UINT32P)(SMI_LARB1_MMU_BASE+0x190))
#define SMI_LARB1_MMU_MMU_PRE_TAG5	((UINT32P)(SMI_LARB1_MMU_BASE+0x194))
#define SMI_LARB1_MMU_MMU_PRE_TAG6	((UINT32P)(SMI_LARB1_MMU_BASE+0x198))
#define SMI_LARB1_MMU_MMU_PRE_TAG7	((UINT32P)(SMI_LARB1_MMU_BASE+0x19c))
#define SMI_LARB1_MMU_MMU_PRE_TAG8	((UINT32P)(SMI_LARB1_MMU_BASE+0x1a0))
#define SMI_LARB1_MMU_MMU_PRE_TAG9	((UINT32P)(SMI_LARB1_MMU_BASE+0x1a4))
#define SMI_LARB1_MMU_MMU_PRE_TAG10	((UINT32P)(SMI_LARB1_MMU_BASE+0x1a8))
#define SMI_LARB1_MMU_MMU_PRE_TAG11	((UINT32P)(SMI_LARB1_MMU_BASE+0x1ac))
#define SMI_LARB1_MMU_MMU_PRE_TAG12	((UINT32P)(SMI_LARB1_MMU_BASE+0x1b0))
#define SMI_LARB1_MMU_MMU_PRE_TAG13	((UINT32P)(SMI_LARB1_MMU_BASE+0x1b4))
#define SMI_LARB1_MMU_MMU_PRE_TAG14	((UINT32P)(SMI_LARB1_MMU_BASE+0x1b8))
#define SMI_LARB1_MMU_MMU_PRE_TAG15	((UINT32P)(SMI_LARB1_MMU_BASE+0x1bc))
#define SMI_LARB1_MMU_MMU_PRE_TAG16	((UINT32P)(SMI_LARB1_MMU_BASE+0x1c0))
#define SMI_LARB1_MMU_MMU_PRE_TAG17	((UINT32P)(SMI_LARB1_MMU_BASE+0x1c4))
#define SMI_LARB1_MMU_MMU_PRE_TAG18	((UINT32P)(SMI_LARB1_MMU_BASE+0x1c8))
#define SMI_LARB1_MMU_MMU_PRE_TAG19	((UINT32P)(SMI_LARB1_MMU_BASE+0x1cc))
#define SMI_LARB1_MMU_MMU_PRE_TAG20	((UINT32P)(SMI_LARB1_MMU_BASE+0x1d0))
#define SMI_LARB1_MMU_MMU_PRE_TAG21	((UINT32P)(SMI_LARB1_MMU_BASE+0x1d4))
#define SMI_LARB1_MMU_MMU_PRE_TAG22	((UINT32P)(SMI_LARB1_MMU_BASE+0x1d8))
#define SMI_LARB1_MMU_MMU_PRE_TAG23	((UINT32P)(SMI_LARB1_MMU_BASE+0x1dc))
#define SMI_LARB1_MMU_MMU_PRE_TAG24	((UINT32P)(SMI_LARB1_MMU_BASE+0x1e0))
#define SMI_LARB1_MMU_MMU_PRE_TAG25	((UINT32P)(SMI_LARB1_MMU_BASE+0x1e4))
#define SMI_LARB1_MMU_MMU_PRE_TAG26	((UINT32P)(SMI_LARB1_MMU_BASE+0x1e8))
#define SMI_LARB1_MMU_MMU_PRE_TAG27	((UINT32P)(SMI_LARB1_MMU_BASE+0x1ec))
#define SMI_LARB1_MMU_MMU_PRE_TAG28	((UINT32P)(SMI_LARB1_MMU_BASE+0x1f0))
#define SMI_LARB1_MMU_MMU_PRE_TAG29	((UINT32P)(SMI_LARB1_MMU_BASE+0x1f4))
#define SMI_LARB1_MMU_MMU_PRE_TAG30	((UINT32P)(SMI_LARB1_MMU_BASE+0x1f8))
#define SMI_LARB1_MMU_MMU_PRE_TAG31	((UINT32P)(SMI_LARB1_MMU_BASE+0x1fc))
#define SMI_LARB1_MMU_MMU_PRE_TAG32	((UINT32P)(SMI_LARB1_MMU_BASE+0x480))
#define SMI_LARB1_MMU_MMU_PRE_TAG33	((UINT32P)(SMI_LARB1_MMU_BASE+0x484))
#define SMI_LARB1_MMU_MMU_PRE_TAG34	((UINT32P)(SMI_LARB1_MMU_BASE+0x488))
#define SMI_LARB1_MMU_MMU_PRE_TAG35	((UINT32P)(SMI_LARB1_MMU_BASE+0x48c))
#define SMI_LARB1_MMU_MMU_PRE_TAG36	((UINT32P)(SMI_LARB1_MMU_BASE+0x490))
#define SMI_LARB1_MMU_MMU_PRE_TAG37	((UINT32P)(SMI_LARB1_MMU_BASE+0x494))
#define SMI_LARB1_MMU_MMU_PRE_TAG38	((UINT32P)(SMI_LARB1_MMU_BASE+0x498))
#define SMI_LARB1_MMU_MMU_PRE_TAG39	((UINT32P)(SMI_LARB1_MMU_BASE+0x49c))
#define SMI_LARB1_MMU_MMU_PRE_TAG40	((UINT32P)(SMI_LARB1_MMU_BASE+0x4a0))
#define SMI_LARB1_MMU_MMU_PRE_TAG41	((UINT32P)(SMI_LARB1_MMU_BASE+0x4a4))
#define SMI_LARB1_MMU_MMU_PRE_TAG42	((UINT32P)(SMI_LARB1_MMU_BASE+0x4a8))
#define SMI_LARB1_MMU_MMU_PRE_TAG43	((UINT32P)(SMI_LARB1_MMU_BASE+0x4ac))
#define SMI_LARB1_MMU_MMU_PRE_TAG44	((UINT32P)(SMI_LARB1_MMU_BASE+0x4b0))
#define SMI_LARB1_MMU_MMU_PRE_TAG45	((UINT32P)(SMI_LARB1_MMU_BASE+0x4b4))
#define SMI_LARB1_MMU_MMU_PRE_TAG46	((UINT32P)(SMI_LARB1_MMU_BASE+0x4b8))
#define SMI_LARB1_MMU_MMU_PRE_TAG47	((UINT32P)(SMI_LARB1_MMU_BASE+0x4bc))
#define SMI_LARB1_MMU_MMU_PRE_TAG48	((UINT32P)(SMI_LARB1_MMU_BASE+0x4c0))
#define SMI_LARB1_MMU_MMU_PRE_TAG49	((UINT32P)(SMI_LARB1_MMU_BASE+0x4c4))
#define SMI_LARB1_MMU_MMU_PRE_TAG50	((UINT32P)(SMI_LARB1_MMU_BASE+0x4c8))
#define SMI_LARB1_MMU_MMU_PRE_TAG51	((UINT32P)(SMI_LARB1_MMU_BASE+0x4cc))
#define SMI_LARB1_MMU_MMU_PRE_TAG52	((UINT32P)(SMI_LARB1_MMU_BASE+0x4d0))
#define SMI_LARB1_MMU_MMU_PRE_TAG53	((UINT32P)(SMI_LARB1_MMU_BASE+0x4d4))
#define SMI_LARB1_MMU_MMU_PRE_TAG54	((UINT32P)(SMI_LARB1_MMU_BASE+0x4d8))
#define SMI_LARB1_MMU_MMU_PRE_TAG55	((UINT32P)(SMI_LARB1_MMU_BASE+0x4dc))
#define SMI_LARB1_MMU_MMU_PRE_TAG56	((UINT32P)(SMI_LARB1_MMU_BASE+0x4e0))
#define SMI_LARB1_MMU_MMU_PRE_TAG57	((UINT32P)(SMI_LARB1_MMU_BASE+0x4e4))
#define SMI_LARB1_MMU_MMU_PRE_TAG58	((UINT32P)(SMI_LARB1_MMU_BASE+0x4e8))
#define SMI_LARB1_MMU_MMU_PRE_TAG59	((UINT32P)(SMI_LARB1_MMU_BASE+0x4ec))
#define SMI_LARB1_MMU_MMU_PRE_TAG60	((UINT32P)(SMI_LARB1_MMU_BASE+0x4f0))
#define SMI_LARB1_MMU_MMU_PRE_TAG61	((UINT32P)(SMI_LARB1_MMU_BASE+0x4f4))
#define SMI_LARB1_MMU_MMU_PRE_TAG62	((UINT32P)(SMI_LARB1_MMU_BASE+0x4f8))
#define SMI_LARB1_MMU_MMU_PRE_TAG63	((UINT32P)(SMI_LARB1_MMU_BASE+0x4fc))
#define SMI_LARB1_MMU_MMU_READ_ENTRY	((UINT32P)(SMI_LARB1_MMU_BASE+0x200))
#define SMI_LARB1_MMU_MMU_DES_RDATA	((UINT32P)(SMI_LARB1_MMU_BASE+0x204))
#define SMI_LARB1_MMU_MMU_CTRL_REG	((UINT32P)(SMI_LARB1_MMU_BASE+0x210))
#define SMI_LARB1_MMU_MMU_IVRP_VADDR	((UINT32P)(SMI_LARB1_MMU_BASE+0x214))
#define SMI_LARB1_MMU_MMU_INT_CONTROL	((UINT32P)(SMI_LARB1_MMU_BASE+0x220))
#define SMI_LARB1_MMU_MMU_FAULT_ST	((UINT32P)(SMI_LARB1_MMU_BASE+0x224))
#define SMI_LARB1_MMU_MMU_FAULT_VA	((UINT32P)(SMI_LARB1_MMU_BASE+0x228))
#define SMI_LARB1_MMU_MMU_INVLD_PA	((UINT32P)(SMI_LARB1_MMU_BASE+0x22c))
#define SMI_LARB1_MMU_MMU_ACC_CNT	((UINT32P)(SMI_LARB1_MMU_BASE+0x230))
#define SMI_LARB1_MMU_MMU_MAIN_MSCNT	((UINT32P)(SMI_LARB1_MMU_BASE+0x234))
#define SMI_LARB1_MMU_MMU_PF_MSCNT	((UINT32P)(SMI_LARB1_MMU_BASE+0x238))
#define SMI_LARB1_MMU_MMU_PF_CNT	((UINT32P)(SMI_LARB1_MMU_BASE+0x23c))
#define SMI_LARB1_MMU_MMU_WRAP_START_ADDR0	((UINT32P)(SMI_LARB1_MMU_BASE+0x300))
#define SMI_LARB1_MMU_MMU_WRAP_END_ADDR0	((UINT32P)(SMI_LARB1_MMU_BASE+0x304))
#define SMI_LARB1_MMU_MMU_WRAP_START_ADDR1	((UINT32P)(SMI_LARB1_MMU_BASE+0x308))
#define SMI_LARB1_MMU_MMU_WRAP_END_ADDR1	((UINT32P)(SMI_LARB1_MMU_BASE+0x30c))
#define SMI_LARB1_MMU_MMU_WRAP_START_ADDR2	((UINT32P)(SMI_LARB1_MMU_BASE+0x310))
#define SMI_LARB1_MMU_MMU_WRAP_END_ADDR2	((UINT32P)(SMI_LARB1_MMU_BASE+0x314))
#define SMI_LARB1_MMU_MMU_WRAP_START_ADDR3	((UINT32P)(SMI_LARB1_MMU_BASE+0x318))
#define SMI_LARB1_MMU_MMU_WRAP_END_ADDR3	((UINT32P)(SMI_LARB1_MMU_BASE+0x31c))
#define SMI_LARB1_MMU_MMU_WRAP_START_ADDR4	((UINT32P)(SMI_LARB1_MMU_BASE+0x320))
#define SMI_LARB1_MMU_MMU_WRAP_END_ADDR4	((UINT32P)(SMI_LARB1_MMU_BASE+0x324))
#define SMI_LARB1_MMU_MMU_WRAP_START_ADDR5	((UINT32P)(SMI_LARB1_MMU_BASE+0x328))
#define SMI_LARB1_MMU_MMU_WRAP_END_ADDR5	((UINT32P)(SMI_LARB1_MMU_BASE+0x32c))
#define SMI_LARB1_MMU_MMU_WRAP_START_ADDR6	((UINT32P)(SMI_LARB1_MMU_BASE+0x330))
#define SMI_LARB1_MMU_MMU_WRAP_END_ADDR6	((UINT32P)(SMI_LARB1_MMU_BASE+0x334))
#define SMI_LARB1_MMU_MMU_WRAP_START_ADDR7	((UINT32P)(SMI_LARB1_MMU_BASE+0x338))
#define SMI_LARB1_MMU_MMU_WRAP_END_ADDR7	((UINT32P)(SMI_LARB1_MMU_BASE+0x33c))
#define SMI_LARB1_MMU_MMU_WRAP_ENABLE0	((UINT32P)(SMI_LARB1_MMU_BASE+0x340))
#define SMI_LARB1_MMU_MMU_WRAP_ENABLE1	((UINT32P)(SMI_LARB1_MMU_BASE+0x344))
#define SMI_LARB1_MMU_MMU_WRAP_ENABLE2	((UINT32P)(SMI_LARB1_MMU_BASE+0x348))
#define SMI_LARB1_MMU_MMU_WRAP_ENABLE3	((UINT32P)(SMI_LARB1_MMU_BASE+0x34c))
#define SMI_LARB1_MMU_MMU_WRAP_ENABLE4	((UINT32P)(SMI_LARB1_MMU_BASE+0x350))
#define SMI_LARB1_MMU_MMU_WRAP_ENABLE5	((UINT32P)(SMI_LARB1_MMU_BASE+0x354))
#define SMI_LARB1_MMU_MMU_WRAP_ENABLE6	((UINT32P)(SMI_LARB1_MMU_BASE+0x358))
#define SMI_LARB1_MMU_MMU_WRAP_ENABLE7	((UINT32P)(SMI_LARB1_MMU_BASE+0x35c))
#define SMI_LARB1_MMU_MMU_WRAP_ENABLE8	((UINT32P)(SMI_LARB1_MMU_BASE+0x360))
#define SMI_LARB1_MMU_MMU_NON_BLOCKING_DIS	((UINT32P)(SMI_LARB1_MMU_BASE+0x364))
#define SMI_LARB1_MMU_MMU_RS_PERF_CNT	((UINT32P)(SMI_LARB1_MMU_BASE+0x368))

// APB Module vdtop
#define VDEC_BASE (0x16020000)

// APB Module vdtop
#define VDTOP_BASE (0x16020000)

// APB Module vld
#define VLD_BASE (0x16021000)

// APB Module vld_top
#define VLD_TOP_BASE (0x16021800)

// APB Module mc
#define MC_BASE (0x16022000)

// APB Module avc_vld
#define AVC_VLD_BASE (0x16023000)

// APB Module avc_mv
#define AVC_MV_BASE (0x16024000)

// APB Module vdec_pp
#define VDEC_PP_BASE (0x16025000)

// APB Module vp8_vld
#define VP8_VLD_BASE (0x16026800)

// APB Module vp6
#define VP6_BASE (0x16027000)

// APB Module vld2
#define VLD2_BASE (0x16027800)

// APB Module mc_vmmu
#define MC_VMMU_BASE (0x16028000)

// APB Module pp_vmmu
#define PP_VMMU_BASE (0x16029000)

// APB Module smi
#define VENC_BASE (0x17002000)
#define VENC_SMI_CAPABILITY	((UINT32P)(VENC_BASE+0x000))
#define VENC_SMI_CON	((UINT32P)(VENC_BASE+0x010))
#define VENC_SMI_CON_SET	((UINT32P)(VENC_BASE+0x014))
#define VENC_SMI_CON_CLR	((UINT32P)(VENC_BASE+0x018))
#define VENC_SMI_ABIST_CON	((UINT32P)(VENC_BASE+0x020))
#define VENC_SMI_IRQ_STATUS	((UINT32P)(VENC_BASE+0x170))
#define VENC_SMI_INT_ASSERT_ID	((UINT32P)(VENC_BASE+0x174))
#define VENC_SMI_MON_ENA	((UINT32P)(VENC_BASE+0x1a0))
#define VENC_SMI_MON_CLR	((UINT32P)(VENC_BASE+0x1a4))
#define VENC_SMI_MON_TYPE	((UINT32P)(VENC_BASE+0x1ac))
#define VENC_SMI_MON_CON	((UINT32P)(VENC_BASE+0x1b0))
#define VENC_SMI_MON_ACT_CNT	((UINT32P)(VENC_BASE+0x1c0))
#define VENC_SMI_MON_REQ_CNT	((UINT32P)(VENC_BASE+0x1c4))
#define VENC_SMI_MON_IDL_CNT	((UINT32P)(VENC_BASE+0x1c8))
#define VENC_SMI_MON_BEA_CNT	((UINT32P)(VENC_BASE+0x1cc))
#define VENC_SMI_MON_BYT_CNT	((UINT32P)(VENC_BASE+0x1d0))
#define VENC_SMI_MON_CP_CNT	((UINT32P)(VENC_BASE+0x1d4))
#define VENC_SMI_MON_DP_CNT	((UINT32P)(VENC_BASE+0x1d8))
#define VENC_SMI_MON_CDP_MAX	((UINT32P)(VENC_BASE+0x1dc))
#define VENC_SMI_MON_COS_MAX	((UINT32P)(VENC_BASE+0x1e0))
#define VENC_SMI_MON_BUS_REQ0	((UINT32P)(VENC_BASE+0x1f0))
#define VENC_SMI_MON_BUS_REQ1	((UINT32P)(VENC_BASE+0x1f4))
#define VENC_SMI_MON_BUS_REQ2	((UINT32P)(VENC_BASE+0x1f8))
#define VENC_SMI_MON_BUS_REQ3	((UINT32P)(VENC_BASE+0x1fc))
#define VENC_SMI_BWF_CTRL	((UINT32P)(VENC_BASE+0x200))
#define VENC_SMI_BWF_M0	((UINT32P)(VENC_BASE+0x204))
#define VENC_SMI_BWF_M1	((UINT32P)(VENC_BASE+0x208))
#define VENC_SMI_BWF_M2	((UINT32P)(VENC_BASE+0x20c))
#define VENC_SMI_BWF_M3	((UINT32P)(VENC_BASE+0x210))
#define VENC_SMI_BWF_M4	((UINT32P)(VENC_BASE+0x214))
#define VENC_SMI_BWF_M5	((UINT32P)(VENC_BASE+0x218))
#define VENC_SMI_BWF_M6	((UINT32P)(VENC_BASE+0x21C))
#define VENC_SMI_BUS_SEL	((UINT32P)(VENC_BASE+0x220))
#define VENC_SMI_CUR_BUS	((UINT32P)(VENC_BASE+0x224))
#define VENC_SMI_WRR_REG0	((UINT32P)(VENC_BASE+0x228))
#define VENC_SMI_WRR_REG1	((UINT32P)(VENC_BASE+0x22c))
#define VENC_SMI_READ_FIFO_TH	((UINT32P)(VENC_BASE+0x230))
#define VENC_SMI_M4U_TH	((UINT32P)(VENC_BASE+0x234))
#define VENC_SMI_SEN	((UINT32P)(VENC_BASE+0x500))
#define VENC_SMI_SRAM_RNG0	((UINT32P)(VENC_BASE+0x520))
#define VENC_SMI_SRAM_RNG1	((UINT32P)(VENC_BASE+0x524))
#define VENC_SMI_SRAM_RNG2	((UINT32P)(VENC_BASE+0x528))
#define VENC_SMI_SRAM_RNG3	((UINT32P)(VENC_BASE+0x52c))
#define VENC_SMI_SRNG_ACTL_R0	((UINT32P)(VENC_BASE+0x530))
#define VENC_SMI_SRNG_ACTL_R1	((UINT32P)(VENC_BASE+0x534))
#define VENC_SMI_SRNG_ACTL_R2	((UINT32P)(VENC_BASE+0x538))
#define VENC_SMI_SRNG_ACTL_R3	((UINT32P)(VENC_BASE+0x53C))
#define VENC_SMI_SRNG_ACTL_R4	((UINT32P)(VENC_BASE+0x540))
#define VENC_SMI_D_VIO_CON0	((UINT32P)(VENC_BASE+0x550))
#define VENC_SMI_D_VIO_CON1	((UINT32P)(VENC_BASE+0x554))
#define VENC_SMI_D_VIO_CON2	((UINT32P)(VENC_BASE+0x558))
#define VENC_SMI_D_VIO_CON3	((UINT32P)(VENC_BASE+0x55C))
#define VENC_SMI_D_VIO_STA0	((UINT32P)(VENC_BASE+0x560))
#define VENC_SMI_D_VIO_STA1	((UINT32P)(VENC_BASE+0x564))
#define VENC_SMI_D_VIO_STA2	((UINT32P)(VENC_BASE+0x568))
#define VENC_SMI_D_VIO_STA3	((UINT32P)(VENC_BASE+0x56C))
#define VENC_SMI_VIO_DBG0	((UINT32P)(VENC_BASE+0x570))
#define VENC_SMI_VIO_DBG1	((UINT32P)(VENC_BASE+0x574))
#define VENC_SMI_SECUR_CON0	((UINT32P)(VENC_BASE+0x5C0))
#define VENC_SMI_SECUR_CON1	((UINT32P)(VENC_BASE+0x5C4))
#define VENC_SMI_SECUR_CON2	((UINT32P)(VENC_BASE+0x5C8))
#define VENC_SMI_SECUR_CON3	((UINT32P)(VENC_BASE+0x5CC))
#define VENC_SMI_SECUR_CON4	((UINT32P)(VENC_BASE+0x5D0))
#define VENC_SMI_SECUR_CON5	((UINT32P)(VENC_BASE+0x5D4))
#define VENC_SMI_SECUR_CON6	((UINT32P)(VENC_BASE+0x5D8))
#define VENC_SMI_SECUR_CON7	((UINT32P)(VENC_BASE+0x5DC))
#define VENC_SMI_SECUR_CON8	((UINT32P)(VENC_BASE+0x5E0))
#define VENC_SMI_SECUR_CON9	((UINT32P)(VENC_BASE+0x5E4))
#define VENC_SMI_SECUR_CON_G3D	((UINT32P)(VENC_BASE+0x5E8))
#define VENC_SMI_ISPSYS_SEN	((UINT32P)(VENC_BASE+0x600))
#define VENC_SMI_ISPSYS_SRAM_RNG0	((UINT32P)(VENC_BASE+0x620))
#define VENC_SMI_ISPSYS_SRAM_RNG1	((UINT32P)(VENC_BASE+0x624))
#define VENC_SMI_ISPSYS_SRAM_RNG2	((UINT32P)(VENC_BASE+0x628))
#define VENC_SMI_ISPSYS_SRAM_RNG3	((UINT32P)(VENC_BASE+0x62c))
#define VENC_SMI_ISPSYS_SRNG_ACTL_R0	((UINT32P)(VENC_BASE+0x630))
#define VENC_SMI_ISPSYS_SRNG_ACTL_R1	((UINT32P)(VENC_BASE+0x634))
#define VENC_SMI_ISPSYS_SRNG_ACTL_R2	((UINT32P)(VENC_BASE+0x638))
#define VENC_SMI_ISPSYS_SRNG_ACTL_R3	((UINT32P)(VENC_BASE+0x63C))
#define VENC_SMI_ISPSYS_SRNG_ACTL_R4	((UINT32P)(VENC_BASE+0x640))
#define VENC_SMI_ISPSYS_D_VIO_CON0	((UINT32P)(VENC_BASE+0x650))
#define VENC_SMI_ISPSYS_D_VIO_CON1	((UINT32P)(VENC_BASE+0x654))
#define VENC_SMI_ISPSYS_D_VIO_CON2	((UINT32P)(VENC_BASE+0x658))
#define VENC_SMI_ISPSYS_D_VIO_CON3	((UINT32P)(VENC_BASE+0x65C))
#define VENC_SMI_ISPSYS_D_VIO_STA0	((UINT32P)(VENC_BASE+0x660))
#define VENC_SMI_ISPSYS_D_VIO_STA1	((UINT32P)(VENC_BASE+0x664))
#define VENC_SMI_ISPSYS_D_VIO_STA2	((UINT32P)(VENC_BASE+0x668))
#define VENC_SMI_ISPSYS_D_VIO_STA3	((UINT32P)(VENC_BASE+0x66C))
#define VENC_SMI_ISPSYS_VIO_DBG0	((UINT32P)(VENC_BASE+0x670))
#define VENC_SMI_ISPSYS_VIO_DBG1	((UINT32P)(VENC_BASE+0x674))
#define VENC_SMI_DISPSYS_SEN	((UINT32P)(VENC_BASE+0x700))
#define VENC_SMI_DISPSYS_SRAM_RNG0	((UINT32P)(VENC_BASE+0x720))
#define VENC_SMI_DISPSYS_SRAM_RNG1	((UINT32P)(VENC_BASE+0x724))
#define VENC_SMI_DISPSYS_SRAM_RNG2	((UINT32P)(VENC_BASE+0x728))
#define VENC_SMI_DISPSYS_SRAM_RNG3	((UINT32P)(VENC_BASE+0x72c))
#define VENC_SMI_DISPSYS_SRNG_ACTL_R0	((UINT32P)(VENC_BASE+0x730))
#define VENC_SMI_DISPSYS_SRNG_ACTL_R1	((UINT32P)(VENC_BASE+0x734))
#define VENC_SMI_DISPSYS_SRNG_ACTL_R2	((UINT32P)(VENC_BASE+0x738))
#define VENC_SMI_DISPSYS_SRNG_ACTL_R3	((UINT32P)(VENC_BASE+0x73C))
#define VENC_SMI_DISPSYS_SRNG_ACTL_R4	((UINT32P)(VENC_BASE+0x740))
#define VENC_SMI_DISPSYS_D_VIO_CON0	((UINT32P)(VENC_BASE+0x750))
#define VENC_SMI_DISPSYS_D_VIO_CON1	((UINT32P)(VENC_BASE+0x754))
#define VENC_SMI_DISPSYS_D_VIO_CON2	((UINT32P)(VENC_BASE+0x758))
#define VENC_SMI_DISPSYS_D_VIO_STA0	((UINT32P)(VENC_BASE+0x760))
#define VENC_SMI_DISPSYS_D_VIO_STA1	((UINT32P)(VENC_BASE+0x764))
#define VENC_SMI_DISPSYS_D_VIO_STA2	((UINT32P)(VENC_BASE+0x768))
#define VENC_SMI_DISPSYS_VIO_DBG0	((UINT32P)(VENC_BASE+0x770))
#define VENC_SMI_DISPSYS_VIO_DBG1	((UINT32P)(VENC_BASE+0x774))

// APB Module imgsys
#define IMGSYS_BASE (0x15000000)
#define IMG_CG_CON	((UINT32P)(IMGSYS_BASE+0x0000))
#define IMG_CG_SET	((UINT32P)(IMGSYS_BASE+0x0004))
#define IMG_CG_CLR	((UINT32P)(IMGSYS_BASE+0x0008))
#define IMG_SW_RST	((UINT32P)(IMGSYS_BASE+0x000C))
#define IMG_SRAM_DEL0	((UINT32P)(IMGSYS_BASE+0x0010))
#define IMG_SRAM_DEL1	((UINT32P)(IMGSYS_BASE+0x0014))
#define IMG_SRAM_DEL2	((UINT32P)(IMGSYS_BASE+0x0018))
#define IMG_SRAM_DEL3	((UINT32P)(IMGSYS_BASE+0x001C))
#define IMG_SRAM_DEL4	((UINT32P)(IMGSYS_BASE+0x0020))
#define IMG_SRAM_DEL5	((UINT32P)(IMGSYS_BASE+0x0024))
#define IMG_SRAM_DEL6	((UINT32P)(IMGSYS_BASE+0x0028))
#define IMG_SRAM_DEL7	((UINT32P)(IMGSYS_BASE+0x002C))
#define IMG_SRAM_DEL8	((UINT32P)(IMGSYS_BASE+0x0030))
#define IMG_SENINF_SEL	((UINT32P)(IMGSYS_BASE+0x0034))
#define IMG_MB_DONE0	((UINT32P)(IMGSYS_BASE+0x0038))
#define IMG_MB_DONE1	((UINT32P)(IMGSYS_BASE+0x003C))
#define IMG_MB_DONE2	((UINT32P)(IMGSYS_BASE+0x0040))
#define IMG_MB_DONE3	((UINT32P)(IMGSYS_BASE+0x0044))
#define IMG_MB_FAIL0	((UINT32P)(IMGSYS_BASE+0x0048))
#define IMG_MB_FAIL1	((UINT32P)(IMGSYS_BASE+0x004C))
#define IMG_MB_FAIL2	((UINT32P)(IMGSYS_BASE+0x0050))
#define IMG_MB_FAIL3	((UINT32P)(IMGSYS_BASE+0x0054))
#define IMG_MB_FAIL4	((UINT32P)(IMGSYS_BASE+0x0058))
#define IMG_MB_HOLDB0	((UINT32P)(IMGSYS_BASE+0x005C))
#define IMG_MB_HOLDB1	((UINT32P)(IMGSYS_BASE+0x0060))
#define IMG_MB_HOLDB2	((UINT32P)(IMGSYS_BASE+0x0064))
#define IMG_MB_HOLDB3	((UINT32P)(IMGSYS_BASE+0x0068))
#define IMG_MB_DBG	((UINT32P)(IMGSYS_BASE+0x006C))
#define IMG_MB_RST	((UINT32P)(IMGSYS_BASE+0x0070))
#define IMG_MB_MODE0	((UINT32P)(IMGSYS_BASE+0x0074))
#define IMG_MB_MODE1	((UINT32P)(IMGSYS_BASE+0x0078))
#define IMG_MB_MODE2	((UINT32P)(IMGSYS_BASE+0x007C))
#define IMG_MB_MODE3	((UINT32P)(IMGSYS_BASE+0x0080))
#define IMG_MB_BSEL0	((UINT32P)(IMGSYS_BASE+0x0084))
#define IMG_MB_BSEL1	((UINT32P)(IMGSYS_BASE+0x0088))
#define IMG_MB_BSEL2	((UINT32P)(IMGSYS_BASE+0x008C))
#define IMG_MB_BSEL3	((UINT32P)(IMGSYS_BASE+0x0090))
#define IMG_MB_BSEL4	((UINT32P)(IMGSYS_BASE+0x0094))
#define IMG_MB_BSEL5	((UINT32P)(IMGSYS_BASE+0x0098))
#define IMG_MB_BSEL6	((UINT32P)(IMGSYS_BASE+0x009C))
#define IMG_MB_BSEL7	((UINT32P)(IMGSYS_BASE+0x0100))
#define IMG_MB_BSEL8	((UINT32P)(IMGSYS_BASE+0x0104))
#define IMG_MB_BSEL9	((UINT32P)(IMGSYS_BASE+0x0108))
#define IMG_MB_BSEL10	((UINT32P)(IMGSYS_BASE+0x010C))
#define IMG_MB_BSEL11	((UINT32P)(IMGSYS_BASE+0x0110))
#define IMG_MB_BSEL12	((UINT32P)(IMGSYS_BASE+0x0114))
#define IMG_MB_BSEL13	((UINT32P)(IMGSYS_BASE+0x0118))
#define IMG_MB_BSEL14	((UINT32P)(IMGSYS_BASE+0x011C))
#define IMG_MB_BSEL15	((UINT32P)(IMGSYS_BASE+0x0120))
#define IMG_MB_BSEL16	((UINT32P)(IMGSYS_BASE+0x0124))
#define IMG_MB_BSEL17	((UINT32P)(IMGSYS_BASE+0x0128))
#define IMG_MB_BSEL18	((UINT32P)(IMGSYS_BASE+0x012C))
#define IMG_MB_BSEL19	((UINT32P)(IMGSYS_BASE+0x0130))
#define IMG_MB_BSEL20	((UINT32P)(IMGSYS_BASE+0x013C))
#define IMG_MB_BSEL21	((UINT32P)(IMGSYS_BASE+0x0140))
#define IMG_MB_BSEL22	((UINT32P)(IMGSYS_BASE+0x0144))
#define IMG_MB_BSEL23	((UINT32P)(IMGSYS_BASE+0x0148))
#define IMG_MB_BSEL24	((UINT32P)(IMGSYS_BASE+0x014C))
#define IMG_MB_BSEL25	((UINT32P)(IMGSYS_BASE+0x0150))
#define IMG_MB_BSEL26	((UINT32P)(IMGSYS_BASE+0x0154))
#define IMG_MB_BSEL27	((UINT32P)(IMGSYS_BASE+0x0158))
#define IMG_MB_BG	((UINT32P)(IMGSYS_BASE+0x015C))
#define IMG_MB_SCAN_OUT0	((UINT32P)(IMGSYS_BASE+0x0160))
#define IMG_MB_SCAN_OUT1	((UINT32P)(IMGSYS_BASE+0x0164))
#define IMG_MB_SCAN_OUT2	((UINT32P)(IMGSYS_BASE+0x0168))
#define IMG_MB_SCAN_OUT3	((UINT32P)(IMGSYS_BASE+0x016C))
#define IMG_DBG_SEL	((UINT32P)(IMGSYS_BASE+0x0170))
#define IMG_APB_R2T	((UINT32P)(IMGSYS_BASE+0x0174))
#define IMG_APB_W2T	((UINT32P)(IMGSYS_BASE+0x0178))
#define IMG_APB3_SEL	((UINT32P)(IMGSYS_BASE+0x017C))
#define IMG_FPC_BASE	((UINT32P)(IMGSYS_BASE+0x0180))
#define IMG_FPC_MODE	((UINT32P)(IMGSYS_BASE+0x0184))
#define IMG_FPC_STATUS	((UINT32P)(IMGSYS_BASE+0x0188))
#define IMG_APB3_SPARE	((UINT32P)(IMGSYS_BASE+0x018C))
#define IMG_APB3_SPARE2	((UINT32P)(IMGSYS_BASE+0x0190))
#define IMG_APB3_SPARE3	((UINT32P)(IMGSYS_BASE+0x0194))
#define IMG_APB3_SPARE4	((UINT32P)(IMGSYS_BASE+0x0198))
#define IMG_MBISR_RST	((UINT32P)(IMGSYS_BASE+0x01A0))
#define IMG_MBISR_STS	((UINT32P)(IMGSYS_BASE+0x01A4))

// APB Module cam
#define CAM_BASE (0x15000000)
#define CAM_CTL_START	((UINT32P)(CAM_BASE+0x4000))
#define CAM_CTL_EN1	((UINT32P)(CAM_BASE+0x4004))
#define CAM_CTL_EN2	((UINT32P)(CAM_BASE+0x4008))
#define CAM_CTL_DMA_EN	((UINT32P)(CAM_BASE+0x400C))
#define CAM_CTL_FMT_SEL	((UINT32P)(CAM_BASE+0x4010))
#define CAM_CTL_SEL	((UINT32P)(CAM_BASE+0x4018))
#define CAM_CTL_PIX_ID	((UINT32P)(CAM_BASE+0x401C))
#define CAM_CTL_INT_EN	((UINT32P)(CAM_BASE+0x4020))
#define CAM_CTL_INT_STATUS	((UINT32P)(CAM_BASE+0x4024))
#define CAM_CTL_DMA_INT	((UINT32P)(CAM_BASE+0x4028))
#define CAM_CTL_INTB_EN	((UINT32P)(CAM_BASE+0x402C))
#define CAM_CTL_INTB_STATUS	((UINT32P)(CAM_BASE+0x4030))
#define CAM_CTL_DMAB_INT	((UINT32P)(CAM_BASE+0x4034))
#define CAM_CTL_INTC_EN	((UINT32P)(CAM_BASE+0x4038))
#define CAM_CTL_INTC_STATUS	((UINT32P)(CAM_BASE+0x403C))
#define CAM_CTL_DMAC_INT	((UINT32P)(CAM_BASE+0x4040))
#define CAM_CTL_INT_STATUSX	((UINT32P)(CAM_BASE+0x4044))
#define CAM_CTL_DMA_INTX	((UINT32P)(CAM_BASE+0x4048))
#define CAM_CTL_TILE	((UINT32P)(CAM_BASE+0x4050))
#define CAM_CTL_TCM_EN	((UINT32P)(CAM_BASE+0x4054))
#define CAM_CTL_SRAM_CFG	((UINT32P)(CAM_BASE+0x4058))
#define CAM_CTL_SW_CTL	((UINT32P)(CAM_BASE+0x405C))
#define CAM_CTL_SPARE0	((UINT32P)(CAM_BASE+0x4060))
#define CAM_CTL_SPARE1	((UINT32P)(CAM_BASE+0x4064))
#define CAM_CTL_SPARE2	((UINT32P)(CAM_BASE+0x4068))
#define CAM_CTL_SPARE3	((UINT32P)(CAM_BASE+0x406C))
#define CAM_CTL_MUX_SEL	((UINT32P)(CAM_BASE+0x4074))
#define CAM_CTL_MUX_SEL2	((UINT32P)(CAM_BASE+0x4078))
#define CAM_CTL_SRAM_MUX_CFG	((UINT32P)(CAM_BASE+0x407C))
#define CAM_CTL_EN1_SET	((UINT32P)(CAM_BASE+0x4080))
#define CAM_CTL_EN1_CLR	((UINT32P)(CAM_BASE+0x4084))
#define CAM_CTL_EN2_SET	((UINT32P)(CAM_BASE+0x4088))
#define CAM_CTL_EN2_CLR	((UINT32P)(CAM_BASE+0x408C))
#define CAM_CTL_DMA_EN_SET	((UINT32P)(CAM_BASE+0x4090))
#define CAM_CTL_DMA_EN_CLR	((UINT32P)(CAM_BASE+0x4094))
#define CAM_CTL_FMT_SEL_SET	((UINT32P)(CAM_BASE+0x4098))
#define CAM_CTL_FMT_SEL_CLR	((UINT32P)(CAM_BASE+0x409C))
#define CAM_CTL_SEL_SET	((UINT32P)(CAM_BASE+0x40A0))
#define CAM_CTL_SEL_CLR	((UINT32P)(CAM_BASE+0x40A4))
#define CAM_CTL_CQ0_BASEADDR	((UINT32P)(CAM_BASE+0x40A8))
#define CAM_CTL_CQ1_BASEADDR	((UINT32P)(CAM_BASE+0x40AC))
#define CAM_CTL_CQ2_BASEADDR	((UINT32P)(CAM_BASE+0x40B0))
#define CAM_CTL_CQ3_BASEADDR	((UINT32P)(CAM_BASE+0x40B4))
#define CAM_CTL_CQ0B_BASEADDR	((UINT32P)(CAM_BASE+0x40B8))
#define CAM_CTL_CQ0C_BASEADDR	((UINT32P)(CAM_BASE+0x40BC))
#define CAM_CTL_MUX_SEL_SET	((UINT32P)(CAM_BASE+0x40C0))
#define CAM_CTL_MUX_SEL_CLR	((UINT32P)(CAM_BASE+0x40C4))
#define CAM_CTL_MUX_SEL2_SET	((UINT32P)(CAM_BASE+0x40C8))
#define CAM_CTL_MUX_SEL2_CLR	((UINT32P)(CAM_BASE+0x40CC))
#define CAM_CTL_SRAM_MUX_CFG_SET	((UINT32P)(CAM_BASE+0x40D0))
#define CAM_CTL_SRAM_MUX_CFG_CLR	((UINT32P)(CAM_BASE+0x40D4))
#define CAM_CTL_PIX_ID_SET	((UINT32P)(CAM_BASE+0x40D8))
#define CAM_CTL_PIX_ID_CLR	((UINT32P)(CAM_BASE+0x40DC))
#define CAM_CTL_SPARE0_SET	((UINT32P)(CAM_BASE+0x40E0))
#define CAM_CTL_SPARE0_CLR	((UINT32P)(CAM_BASE+0x40E4))
#define CAM_CTL_CUR_CQ0_BASEADDR	((UINT32P)(CAM_BASE+0x40E8))
#define CAM_CTL_CUR_CQ0B_BASEADDR	((UINT32P)(CAM_BASE+0x40EC))
#define CAM_CTL_CUR_CQ0C_BASEADDR	((UINT32P)(CAM_BASE+0x40F0))
#define CAM_CTL_IMGO_FBC	((UINT32P)(CAM_BASE+0x40F4))
#define CAM_CTL_IMG2O_FBC	((UINT32P)(CAM_BASE+0x40F8))
#define CAM_CTL_FBC_INT	((UINT32P)(CAM_BASE+0x40FC))
#define CAM_CTL_CROP_X	((UINT32P)(CAM_BASE+0x4110))
#define CAM_CTL_CROP_Y	((UINT32P)(CAM_BASE+0x4114))
#define CAM_CTL_IMG2O_SIZE	((UINT32P)(CAM_BASE+0x4138))
#define CAM_CTL_IMGI_SIZE	((UINT32P)(CAM_BASE+0x413C))
#define CAM_CTL_VIDO_SIZE	((UINT32P)(CAM_BASE+0x4144))
#define CAM_CTL_DISPO_SIZE	((UINT32P)(CAM_BASE+0x4148))
#define CAM_CTL_IMGO_SIZE	((UINT32P)(CAM_BASE+0x414C))
#define CAM_CTL_CLK_EN	((UINT32P)(CAM_BASE+0x4150))
#define CAM_CTL_DBG_SET	((UINT32P)(CAM_BASE+0x4160))
#define CAM_CTL_DBG_PORT	((UINT32P)(CAM_BASE+0x4164))
#define CAM_CTL_IMGI_CHECK	((UINT32P)(CAM_BASE+0x4168))
#define CAM_CTL_IMGO_CHECK	((UINT32P)(CAM_BASE+0x416C))
#define CAM_CTL_DATE_CODE	((UINT32P)(CAM_BASE+0x4180))
#define CAM_CTL_PROJ_CODE	((UINT32P)(CAM_BASE+0x4184))
#define CAM_CTL_RAW_DCM_DIS	((UINT32P)(CAM_BASE+0x4190))
#define CAM_CTL_RGB_DCM_DIS	((UINT32P)(CAM_BASE+0x4194))
#define CAM_CTL_YUV_DCM_DIS	((UINT32P)(CAM_BASE+0x4198))
#define CAM_CTL_CDP_DCM_DIS	((UINT32P)(CAM_BASE+0x419C))
#define CAM_CTL_RAW_DCM_STATUS	((UINT32P)(CAM_BASE+0x41A0))
#define CAM_CTL_RGB_DCM_STATUS	((UINT32P)(CAM_BASE+0x41A4))
#define CAM_CTL_YUV_DCM_STATUS	((UINT32P)(CAM_BASE+0x41A8))
#define CAM_CTL_CDP_DCM_STATUS	((UINT32P)(CAM_BASE+0x41AC))
#define CAM_CTL_DMA_DCM_DIS	((UINT32P)(CAM_BASE+0x41B0))
#define CAM_CTL_DMA_DCM_STATUS	((UINT32P)(CAM_BASE+0x41B4))
#define CAM_TG_SEN_MODE	((UINT32P)(CAM_BASE+0x4410))
#define CAM_TG_VF_CON	((UINT32P)(CAM_BASE+0x4414))
#define CAM_TG_SEN_GRAB_PXL	((UINT32P)(CAM_BASE+0x4418))
#define CAM_TG_SEN_GRAB_LIN	((UINT32P)(CAM_BASE+0x441C))
#define CAM_TG_PATH_CFG	((UINT32P)(CAM_BASE+0x4420))
#define CAM_TG_MEMIN_CTL	((UINT32P)(CAM_BASE+0x4424))
#define CAM_TG_INT1	((UINT32P)(CAM_BASE+0x4428))
#define CAM_TG_INT2	((UINT32P)(CAM_BASE+0x442C))
#define CAM_TG_SOF_CNT	((UINT32P)(CAM_BASE+0x4430))
#define CAM_TG_SOT_CNT	((UINT32P)(CAM_BASE+0x4434))
#define CAM_TG_EOT_CNT	((UINT32P)(CAM_BASE+0x4438))
#define CAM_TG_ERR_CTL	((UINT32P)(CAM_BASE+0x443C))
#define CAM_TG_DAT_NO	((UINT32P)(CAM_BASE+0x4440))
#define CAM_TG_FRM_CNT_ST	((UINT32P)(CAM_BASE+0x4444))
#define CAM_TG_FRMSIZE_ST	((UINT32P)(CAM_BASE+0x4448))
#define CAM_TG_INTER_ST	((UINT32P)(CAM_BASE+0x444C))
#define CAM_TG_FLASHA_CTL	((UINT32P)(CAM_BASE+0x4460))
#define CAM_TG_FLASHA_LINE_CNT	((UINT32P)(CAM_BASE+0x4464))
#define CAM_TG_FLASHA_POS	((UINT32P)(CAM_BASE+0x4468))
#define CAM_TG_FLASHB_CTL	((UINT32P)(CAM_BASE+0x446C))
#define CAM_TG_FLASHB_LINE_CNT	((UINT32P)(CAM_BASE+0x4470))
#define CAM_TG_FLASHB_POS	((UINT32P)(CAM_BASE+0x4474))
#define CAM_TG_FLASHB_POS1	((UINT32P)(CAM_BASE+0x4478))
#define CAM_TG_GSCTRL_CTL	((UINT32P)(CAM_BASE+0x447C))
#define CAM_TG_GSCTRL_TIME	((UINT32P)(CAM_BASE+0x4480))
#define CAM_TG_MS_PHASE	((UINT32P)(CAM_BASE+0x4484))
#define CAM_TG_MS_CL_TIME	((UINT32P)(CAM_BASE+0x4488))
#define CAM_TG_MS_OP_TIME	((UINT32P)(CAM_BASE+0x448C))
#define CAM_TG_MS_CLPH_TIME	((UINT32P)(CAM_BASE+0x4490))
#define CAM_TG_MS_OPPH_TIME	((UINT32P)(CAM_BASE+0x4494))
#define CAM_CDRZ_CONTROL	((UINT32P)(CAM_BASE+0x4B00))
#define CAM_CDRZ_INPUT_IMAGE	((UINT32P)(CAM_BASE+0x4B04))
#define CAM_CDRZ_OUTPUT_IMAGE	((UINT32P)(CAM_BASE+0x4B08))
#define CAM_CDRZ_HORIZONTAL_COEFF_STEP	((UINT32P)(CAM_BASE+0x4B0C))
#define CAM_CDRZ_VERTICAL_COEFF_STEP	((UINT32P)(CAM_BASE+0x4B10))
#define CAM_CDRZ_LUMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(CAM_BASE+0x4B14))
#define CAM_CDRZ_LUMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(CAM_BASE+0x4B18))
#define CAM_CDRZ_LUMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(CAM_BASE+0x4B1C))
#define CAM_CDRZ_LUMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(CAM_BASE+0x4B20))
#define CAM_CDRZ_CHROMA_HORIZONTAL_INTEGER_OFFSET	((UINT32P)(CAM_BASE+0x4B24))
#define CAM_CDRZ_CHROMA_HORIZONTAL_SUBPIXEL_OFFSET	((UINT32P)(CAM_BASE+0x4B28))
#define CAM_CDRZ_CHROMA_VERTICAL_INTEGER_OFFSET	((UINT32P)(CAM_BASE+0x4B2C))
#define CAM_CDRZ_CHROMA_VERTICAL_SUBPIXEL_OFFSET	((UINT32P)(CAM_BASE+0x4B30))
#define CAM_CDRZ_DERING_1	((UINT32P)(CAM_BASE+0x4B34))
#define CAM_CDRZ_DERING_2	((UINT32P)(CAM_BASE+0x4B38))
#define CAM_EIS_PREP_ME_CTRL1	((UINT32P)(CAM_BASE+0x4DC0))
#define CAM_EIS_PREP_ME_CTRL2	((UINT32P)(CAM_BASE+0x4DC4))
#define CAM_EIS_LMV_TH	((UINT32P)(CAM_BASE+0x4DC8))
#define CAM_EIS_FL_OFFSET	((UINT32P)(CAM_BASE+0x4DCC))
#define CAM_EIS_MB_OFFSET	((UINT32P)(CAM_BASE+0x4DD0))
#define CAM_EIS_MB_INTERVAL	((UINT32P)(CAM_BASE+0x4DD4))
#define CAM_EIS_GMV	((UINT32P)(CAM_BASE+0x4DD8))
#define CAM_EIS_ERR_CTRL	((UINT32P)(CAM_BASE+0x4DDC))
#define CAM_EIS_IMAGE_CTRL	((UINT32P)(CAM_BASE+0x4DE0))
#define CAM_DMA_SOFT_RSTSTAT	((UINT32P)(CAM_BASE+0x4200))
#define CAM_TDRI_BASE_ADDR	((UINT32P)(CAM_BASE+0x4204))
#define CAM_TDRI_OFST_ADDR	((UINT32P)(CAM_BASE+0x4208))
#define CAM_TDRI_XSIZE	((UINT32P)(CAM_BASE+0x420C))
#define CAM_CQ0I_BASE_ADDR	((UINT32P)(CAM_BASE+0x4210))
#define CAM_CQ0I_XSIZE	((UINT32P)(CAM_BASE+0x4214))
#define CAM_IMGI_SLOW_DOWN	((UINT32P)(CAM_BASE+0x422C))
#define CAM_IMGI_BASE_ADDR	((UINT32P)(CAM_BASE+0x4230))
#define CAM_IMGI_OFST_ADDR	((UINT32P)(CAM_BASE+0x4234))
#define CAM_IMGI_XSIZE	((UINT32P)(CAM_BASE+0x4238))
#define CAM_IMGI_YSIZE	((UINT32P)(CAM_BASE+0x423C))
#define CAM_IMGI_STRIDE	((UINT32P)(CAM_BASE+0x4240))
#define CAM_IMGI_CON	((UINT32P)(CAM_BASE+0x4248))
#define CAM_IMGI_CON2	((UINT32P)(CAM_BASE+0x424C))
#define CAM_LSCI_BASE_ADDR	((UINT32P)(CAM_BASE+0x426C))
#define CAM_LSCI_OFST_ADDR	((UINT32P)(CAM_BASE+0x4270))
#define CAM_LSCI_XSIZE	((UINT32P)(CAM_BASE+0x4274))
#define CAM_LSCI_YSIZE	((UINT32P)(CAM_BASE+0x4278))
#define CAM_LSCI_STRIDE	((UINT32P)(CAM_BASE+0x427C))
#define CAM_LSCI_CON	((UINT32P)(CAM_BASE+0x4280))
#define CAM_LSCI_CON2	((UINT32P)(CAM_BASE+0x4284))
#define CAM_IMGO_BASE_ADDR	((UINT32P)(CAM_BASE+0x4300))
#define CAM_IMGO_OFST_ADDR	((UINT32P)(CAM_BASE+0x4304))
#define CAM_IMGO_XSIZE	((UINT32P)(CAM_BASE+0x4308))
#define CAM_IMGO_YSIZE	((UINT32P)(CAM_BASE+0x430C))
#define CAM_IMGO_STRIDE	((UINT32P)(CAM_BASE+0x4310))
#define CAM_IMGO_CON	((UINT32P)(CAM_BASE+0x4314))
#define CAM_IMGO_CON2	((UINT32P)(CAM_BASE+0x4318))
#define CAM_IMGO_CROP	((UINT32P)(CAM_BASE+0x431C))
#define CAM_IMG2O_BASE_ADDR	((UINT32P)(CAM_BASE+0x4320))
#define CAM_IMG2O_OFST_ADDR	((UINT32P)(CAM_BASE+0x4324))
#define CAM_IMG2O_XSIZE	((UINT32P)(CAM_BASE+0x4328))
#define CAM_IMG2O_YSIZE	((UINT32P)(CAM_BASE+0x432C))
#define CAM_IMG2O_STRIDE	((UINT32P)(CAM_BASE+0x4330))
#define CAM_IMG2O_CON	((UINT32P)(CAM_BASE+0x4334))
#define CAM_IMG2O_CON2	((UINT32P)(CAM_BASE+0x4338))
#define CAM_IMG2O_CROP	((UINT32P)(CAM_BASE+0x433C))
#define CAM_EISO_BASE_ADDR	((UINT32P)(CAM_BASE+0x435C))
#define CAM_EISO_XSIZE	((UINT32P)(CAM_BASE+0x4360))
#define CAM_AFO_BASE_ADDR	((UINT32P)(CAM_BASE+0x4364))
#define CAM_AFO_XSIZE	((UINT32P)(CAM_BASE+0x4368))
#define CAM_ESFKO_BASE_ADDR	((UINT32P)(CAM_BASE+0x436C))
#define CAM_ESFKO_XSIZE	((UINT32P)(CAM_BASE+0x4370))
#define CAM_ESFKO_OFST_ADDR	((UINT32P)(CAM_BASE+0x4374))
#define CAM_ESFKO_YSIZE	((UINT32P)(CAM_BASE+0x4378))
#define CAM_ESFKO_STRIDE	((UINT32P)(CAM_BASE+0x437C))
#define CAM_ESFKO_CON	((UINT32P)(CAM_BASE+0x4380))
#define CAM_ESFKO_CON2	((UINT32P)(CAM_BASE+0x4384))
#define CAM_AAO_BASE_ADDR	((UINT32P)(CAM_BASE+0x4388))
#define CAM_AAO_OFST_ADDR	((UINT32P)(CAM_BASE+0x438C))
#define CAM_AAO_XSIZE	((UINT32P)(CAM_BASE+0x4390))
#define CAM_AAO_YSIZE	((UINT32P)(CAM_BASE+0x4394))
#define CAM_AAO_STRIDE	((UINT32P)(CAM_BASE+0x4398))
#define CAM_AAO_CON	((UINT32P)(CAM_BASE+0x439C))
#define CAM_AAO_CON2	((UINT32P)(CAM_BASE+0x43A0))
#define CAM_DMA_ERR_CTRL	((UINT32P)(CAM_BASE+0x43A4))
#define CAM_IMGI_ERR_STAT	((UINT32P)(CAM_BASE+0x43A8))
#define CAM_LSCI_ERR_STAT	((UINT32P)(CAM_BASE+0x43B0))
#define CAM_IMGO_ERR_STAT	((UINT32P)(CAM_BASE+0x43C4))
#define CAM_IMG2O_ERR_STAT	((UINT32P)(CAM_BASE+0x43C8))
#define CAM_ESFKO_ERR_STAT	((UINT32P)(CAM_BASE+0x43D0))
#define CAM_AAO_ERR_STAT	((UINT32P)(CAM_BASE+0x43D4))
#define CAM_DMA_DEBUG_ADDR	((UINT32P)(CAM_BASE+0x43D8))
#define CAM_DMA_RSV1	((UINT32P)(CAM_BASE+0x43DC))
#define CAM_DMA_RSV2	((UINT32P)(CAM_BASE+0x43E0))
#define CAM_DMA_RSV3	((UINT32P)(CAM_BASE+0x43E4))
#define CAM_DMA_RSV4	((UINT32P)(CAM_BASE+0x43E8))
#define CAM_DMA_RSV5	((UINT32P)(CAM_BASE+0x43EC))
#define CAM_DMA_RSV6	((UINT32P)(CAM_BASE+0x43F0))
#define CAM_AE_HST_CTL	((UINT32P)(CAM_BASE+0x4650))
#define CAM_AE_RAWPREGAIN2_0	((UINT32P)(CAM_BASE+0x4654))
#define CAM_AE_RAWPREGAIN2_1	((UINT32P)(CAM_BASE+0x4658))
#define CAM_AE_RAWLIMIT2_0	((UINT32P)(CAM_BASE+0x465C))
#define CAM_AE_RAWLIMIT2_1	((UINT32P)(CAM_BASE+0x4660))
#define CAM_AE_MATRIX_COEF0	((UINT32P)(CAM_BASE+0x4664))
#define CAM_AE_MATRIX_COEF1	((UINT32P)(CAM_BASE+0x4668))
#define CAM_AE_MATRIX_COEF2	((UINT32P)(CAM_BASE+0x466C))
#define CAM_AE_MATRIX_COEF3	((UINT32P)(CAM_BASE+0x4670))
#define CAM_AE_MATRIX_COEF4	((UINT32P)(CAM_BASE+0x4674))
#define CAM_AE_YGAMMA_0	((UINT32P)(CAM_BASE+0x4678))
#define CAM_AE_YGAMMA_1	((UINT32P)(CAM_BASE+0x467C))
#define CAM_AE_HST_SET	((UINT32P)(CAM_BASE+0x4680))
#define CAM_AE_HST0_RNG	((UINT32P)(CAM_BASE+0x4684))
#define CAM_AE_HST1_RNG	((UINT32P)(CAM_BASE+0x4688))
#define CAM_AE_HST2_RNG	((UINT32P)(CAM_BASE+0x468C))
#define CAM_AE_HST3_RNG	((UINT32P)(CAM_BASE+0x4690))
#define CAM_AE_SPARE	((UINT32P)(CAM_BASE+0x4694))
#define CAM_AF_CON	((UINT32P)(CAM_BASE+0x46B0))
#define CAM_AF_WINX01	((UINT32P)(CAM_BASE+0x46B4))
#define CAM_AF_WINX23	((UINT32P)(CAM_BASE+0x46B8))
#define CAM_AF_WINX45	((UINT32P)(CAM_BASE+0x46BC))
#define CAM_AF_WINY01	((UINT32P)(CAM_BASE+0x46C0))
#define CAM_AF_WINY23	((UINT32P)(CAM_BASE+0x46C4))
#define CAM_AF_WINY45	((UINT32P)(CAM_BASE+0x46C8))
#define CAM_AF_SIZE	((UINT32P)(CAM_BASE+0x46CC))
#define CAM_AF_FILT1_P14	((UINT32P)(CAM_BASE+0x46D4))
#define CAM_AF_FILT1_P58	((UINT32P)(CAM_BASE+0x46D8))
#define CAM_AF_FILT1_P912	((UINT32P)(CAM_BASE+0x46DC))
#define CAM_AF_TH	((UINT32P)(CAM_BASE+0x46E0))
#define CAM_AF_WIN_E	((UINT32P)(CAM_BASE+0x46E4))
#define CAM_AF_SIZE_E	((UINT32P)(CAM_BASE+0x46E8))
#define CAM_AF_TH_E	((UINT32P)(CAM_BASE+0x46EC))
#define CAM_AF_IN_SIZE	((UINT32P)(CAM_BASE+0x46F0))
#define CAM_AF_VFILT_X01	((UINT32P)(CAM_BASE+0x46F4))
#define CAM_AF_VFILT_X23	((UINT32P)(CAM_BASE+0x46F8))
#define CAM_AF_STAT_L	((UINT32P)(CAM_BASE+0x46FC))
#define CAM_AF_STAT_H	((UINT32P)(CAM_BASE+0x4700))
#define CAM_AF_STAT_EL	((UINT32P)(CAM_BASE+0x4704))
#define CAM_AF_STAT_EH	((UINT32P)(CAM_BASE+0x4708))
#define CAM_AWB_WIN_ORG	((UINT32P)(CAM_BASE+0x45B0))
#define CAM_AWB_WIN_SIZE	((UINT32P)(CAM_BASE+0x45B4))
#define CAM_AWB_WIN_PITCH	((UINT32P)(CAM_BASE+0x45B8))
#define CAM_AWB_WIN_NUM	((UINT32P)(CAM_BASE+0x45BC))
#define CAM_AWB_RAWPREGAIN1_0	((UINT32P)(CAM_BASE+0x45C0))
#define CAM_AWB_RAWPREGAIN1_1	((UINT32P)(CAM_BASE+0x45C4))
#define CAM_AWB_RAWLIMIT1_0	((UINT32P)(CAM_BASE+0x45C8))
#define CAM_AWB_RAWLIMIT1_1	((UINT32P)(CAM_BASE+0x45CC))
#define CAM_AWB_LOW_THR	((UINT32P)(CAM_BASE+0x45D0))
#define CAM_AWB_HI_THR	((UINT32P)(CAM_BASE+0x45D4))
#define CAM_AWB_PIXEL_CNT0	((UINT32P)(CAM_BASE+0x45D8))
#define CAM_AWB_PIXEL_CNT1	((UINT32P)(CAM_BASE+0x45DC))
#define CAM_AWB_PIXEL_CNT2	((UINT32P)(CAM_BASE+0x45E0))
#define CAM_AWB_ERR_THR	((UINT32P)(CAM_BASE+0x45E4))
#define CAM_AWB_ROT	((UINT32P)(CAM_BASE+0x45E8))
#define CAM_AWB_L0_X	((UINT32P)(CAM_BASE+0x45EC))
#define CAM_AWB_L0_Y	((UINT32P)(CAM_BASE+0x45F0))
#define CAM_AWB_L1_X	((UINT32P)(CAM_BASE+0x45F4))
#define CAM_AWB_L1_Y	((UINT32P)(CAM_BASE+0x45F8))
#define CAM_AWB_L2_X	((UINT32P)(CAM_BASE+0x45FC))
#define CAM_AWB_L2_Y	((UINT32P)(CAM_BASE+0x4600))
#define CAM_AWB_L3_X	((UINT32P)(CAM_BASE+0x4604))
#define CAM_AWB_L3_Y	((UINT32P)(CAM_BASE+0x4608))
#define CAM_AWB_L4_X	((UINT32P)(CAM_BASE+0x460C))
#define CAM_AWB_L4_Y	((UINT32P)(CAM_BASE+0x4610))
#define CAM_AWB_L5_X	((UINT32P)(CAM_BASE+0x4614))
#define CAM_AWB_L5_Y	((UINT32P)(CAM_BASE+0x4618))
#define CAM_AWB_L6_X	((UINT32P)(CAM_BASE+0x461C))
#define CAM_AWB_L6_Y	((UINT32P)(CAM_BASE+0x4620))
#define CAM_AWB_L7_X	((UINT32P)(CAM_BASE+0x4624))
#define CAM_AWB_L7_Y	((UINT32P)(CAM_BASE+0x4628))
#define CAM_AWB_L8_X	((UINT32P)(CAM_BASE+0x462C))
#define CAM_AWB_L8_Y	((UINT32P)(CAM_BASE+0x4630))
#define CAM_AWB_L9_X	((UINT32P)(CAM_BASE+0x4634))
#define CAM_AWB_L9_Y	((UINT32P)(CAM_BASE+0x4638))
#define CAM_AWB_SPARE	((UINT32P)(CAM_BASE+0x463C))
#define CAM_BIN_SIZE	((UINT32P)(CAM_BASE+0x44F0))
#define CAM_BIN_MODE	((UINT32P)(CAM_BASE+0x44F4))
#define CAM_BPC_CON	((UINT32P)(CAM_BASE+0x4800))
#define CAM_BPC_CD1_1	((UINT32P)(CAM_BASE+0x4804))
#define CAM_BPC_CD1_2	((UINT32P)(CAM_BASE+0x4808))
#define CAM_BPC_CD1_3	((UINT32P)(CAM_BASE+0x480C))
#define CAM_BPC_CD1_4	((UINT32P)(CAM_BASE+0x4810))
#define CAM_BPC_CD1_5	((UINT32P)(CAM_BASE+0x4814))
#define CAM_BPC_CD1_6	((UINT32P)(CAM_BASE+0x4818))
#define CAM_BPC_CD2_1	((UINT32P)(CAM_BASE+0x481C))
#define CAM_BPC_CD2_2	((UINT32P)(CAM_BASE+0x4820))
#define CAM_BPC_CD2_3	((UINT32P)(CAM_BASE+0x4824))
#define CAM_BPC_CD0	((UINT32P)(CAM_BASE+0x4828))
#define CAM_BPC_COR	((UINT32P)(CAM_BASE+0x4830))
#define CAM_NR1_CON	((UINT32P)(CAM_BASE+0x4840))
#define CAM_NR1_CT_CON	((UINT32P)(CAM_BASE+0x4844))
#define CAM_BNR_RSV1	((UINT32P)(CAM_BASE+0x4848))
#define CAM_BNR_RSV2	((UINT32P)(CAM_BASE+0x484C))
#define CAM_FLK_CON	((UINT32P)(CAM_BASE+0x4770))
#define CAM_FLK_SOFST	((UINT32P)(CAM_BASE+0x4774))
#define CAM_FLK_WSIZE	((UINT32P)(CAM_BASE+0x4778))
#define CAM_FLK_WNUM	((UINT32P)(CAM_BASE+0x477C))
#define CAM_HRZ_RES	((UINT32P)(CAM_BASE+0x4580))
#define CAM_HRZ_OUT	((UINT32P)(CAM_BASE+0x4584))
#define CAM_LSC_CTL1	((UINT32P)(CAM_BASE+0x4530))
#define CAM_LSC_CTL2	((UINT32P)(CAM_BASE+0x4534))
#define CAM_LSC_CTL3	((UINT32P)(CAM_BASE+0x4538))
#define CAM_LSC_LBLOCK	((UINT32P)(CAM_BASE+0x453C))
#define CAM_LSC_RATIO	((UINT32P)(CAM_BASE+0x4540))
#define CAM_LSC_TILE_OFST	((UINT32P)(CAM_BASE+0x4544))
#define CAM_LSC_TILE_SIZE	((UINT32P)(CAM_BASE+0x4548))
#define CAM_LSC_GAIN_TH	((UINT32P)(CAM_BASE+0x454C))
#define CAM_OBC_OFFST0	((UINT32P)(CAM_BASE+0x4500))
#define CAM_OBC_OFFST1	((UINT32P)(CAM_BASE+0x4504))
#define CAM_OBC_OFFST2	((UINT32P)(CAM_BASE+0x4508))
#define CAM_OBC_OFFST3	((UINT32P)(CAM_BASE+0x450C))
#define CAM_OBC_GAIN0	((UINT32P)(CAM_BASE+0x4510))
#define CAM_OBC_GAIN1	((UINT32P)(CAM_BASE+0x4514))
#define CAM_OBC_GAIN2	((UINT32P)(CAM_BASE+0x4518))
#define CAM_OBC_GAIN3	((UINT32P)(CAM_BASE+0x451C))
#define CAM_PGN_SATU01	((UINT32P)(CAM_BASE+0x4880))
#define CAM_PGN_SATU23	((UINT32P)(CAM_BASE+0x4884))
#define CAM_PGN_GAIN01	((UINT32P)(CAM_BASE+0x4888))
#define CAM_PGN_GAIN23	((UINT32P)(CAM_BASE+0x488C))
#define CAM_PGN_OFFS01	((UINT32P)(CAM_BASE+0x4890))
#define CAM_PGN_OFFS23	((UINT32P)(CAM_BASE+0x4894))
#define CAM_SGG_PGN	((UINT32P)(CAM_BASE+0x46A0))
#define CAM_SGG_GMR	((UINT32P)(CAM_BASE+0x46A4))
#define CAM_UNP_OFST	((UINT32P)(CAM_BASE+0x4948))
#define CAM_CCL_GTC	((UINT32P)(CAM_BASE+0x4910))
#define CAM_CCL_ADC	((UINT32P)(CAM_BASE+0x4914))
#define CAM_CCL_BAC	((UINT32P)(CAM_BASE+0x4918))
#define CAM_CFA_BYPASS	((UINT32P)(CAM_BASE+0x48A0))
#define CAM_CFA_ED_F	((UINT32P)(CAM_BASE+0x48A4))
#define CAM_CFA_ED_NYQ	((UINT32P)(CAM_BASE+0x48A8))
#define CAM_CFA_ED_STEP	((UINT32P)(CAM_BASE+0x48AC))
#define CAM_CFA_RGB_HF	((UINT32P)(CAM_BASE+0x48B0))
#define CAM_CFA_BW	((UINT32P)(CAM_BASE+0x48B4))
#define CAM_CFA_F1_ACT	((UINT32P)(CAM_BASE+0x48B8))
#define CAM_CFA_F2_ACT	((UINT32P)(CAM_BASE+0x48BC))
#define CAM_CFA_F3_ACT	((UINT32P)(CAM_BASE+0x48C0))
#define CAM_CFA_F4_ACT	((UINT32P)(CAM_BASE+0x48C4))
#define CAM_CFA_F1_L	((UINT32P)(CAM_BASE+0x48C8))
#define CAM_CFA_F2_L	((UINT32P)(CAM_BASE+0x48CC))
#define CAM_CFA_F3_L	((UINT32P)(CAM_BASE+0x48D0))
#define CAM_CFA_F4_L	((UINT32P)(CAM_BASE+0x48D4))
#define CAM_CFA_HF_RB	((UINT32P)(CAM_BASE+0x48D8))
#define CAM_CFA_HF_GAIN	((UINT32P)(CAM_BASE+0x48DC))
#define CAM_CFA_HF_COMP	((UINT32P)(CAM_BASE+0x48E0))
#define CAM_CFA_HF_CORING_TH	((UINT32P)(CAM_BASE+0x48E4))
#define CAM_CFA_ACT_LUT	((UINT32P)(CAM_BASE+0x48E8))
#define CAM_CFA_SPARE	((UINT32P)(CAM_BASE+0x48F0))
#define CAM_CFA_BB	((UINT32P)(CAM_BASE+0x48F4))
#define CAM_G2G_CONV0A	((UINT32P)(CAM_BASE+0x4920))
#define CAM_G2G_CONV0B	((UINT32P)(CAM_BASE+0x4924))
#define CAM_G2G_CONV1A	((UINT32P)(CAM_BASE+0x4928))
#define CAM_G2G_CONV1B	((UINT32P)(CAM_BASE+0x492C))
#define CAM_G2G_CONV2A	((UINT32P)(CAM_BASE+0x4930))
#define CAM_G2G_CONV2B	((UINT32P)(CAM_BASE+0x4934))
#define CAM_G2G_ACC	((UINT32P)(CAM_BASE+0x4938))
#define CAM_GGM_RB_GMT	((UINT32P)(CAM_BASE+0x5000))
#define CAM_GGM_G_GMT	((UINT32P)(CAM_BASE+0x5300))
#define CAM_GGM_CTRL	((UINT32P)(CAM_BASE+0x5600))
#define CAM_SL2_CEN	((UINT32P)(CAM_BASE+0x4F40))
#define CAM_SL2_MAX0_RR	((UINT32P)(CAM_BASE+0x4F44))
#define CAM_SL2_MAX1_RR	((UINT32P)(CAM_BASE+0x4F48))
#define CAM_SL2_MAX2_RR	((UINT32P)(CAM_BASE+0x4F4C))
#define CAM_SL2_HRZ_COMP	((UINT32P)(CAM_BASE+0x4F50))
#define CAM_SL2_XOFF	((UINT32P)(CAM_BASE+0x4F54))
#define CAM_SL2_YOFF	((UINT32P)(CAM_BASE+0x4F58))
#define CAM_C42_CON	((UINT32P)(CAM_BASE+0x4A1C))
#define CAM_G2C_CONV_0A	((UINT32P)(CAM_BASE+0x4A00))
#define CAM_G2C_CONV_0B	((UINT32P)(CAM_BASE+0x4A04))
#define CAM_G2C_CONV_1A	((UINT32P)(CAM_BASE+0x4A08))
#define CAM_G2C_CONV_1B	((UINT32P)(CAM_BASE+0x4A0C))
#define CAM_G2C_CONV_2A	((UINT32P)(CAM_BASE+0x4A10))
#define CAM_G2C_CONV_2B	((UINT32P)(CAM_BASE+0x4A14))
#define CAM_ANR_CON1	((UINT32P)(CAM_BASE+0x4A20))
#define CAM_ANR_CON2	((UINT32P)(CAM_BASE+0x4A24))
#define CAM_ANR_CON3	((UINT32P)(CAM_BASE+0x4A28))
#define CAM_ANR_YAD1	((UINT32P)(CAM_BASE+0x4A2C))
#define CAM_ANR_YAD2	((UINT32P)(CAM_BASE+0x4A30))
#define CAM_ANR_4LUT1	((UINT32P)(CAM_BASE+0x4A34))
#define CAM_ANR_4LUT2	((UINT32P)(CAM_BASE+0x4A38))
#define CAM_ANR_4LUT3	((UINT32P)(CAM_BASE+0x4A3C))
#define CAM_ANR_PTY	((UINT32P)(CAM_BASE+0x4A40))
#define CAM_ANR_CAD	((UINT32P)(CAM_BASE+0x4A44))
#define CAM_ANR_PTC	((UINT32P)(CAM_BASE+0x4A48))
#define CAM_ANR_LCE1	((UINT32P)(CAM_BASE+0x4A4C))
#define CAM_ANR_LCE2	((UINT32P)(CAM_BASE+0x4A50))
#define CAM_ANR_HP1	((UINT32P)(CAM_BASE+0x4A54))
#define CAM_ANR_HP2	((UINT32P)(CAM_BASE+0x4A58))
#define CAM_ANR_HP3	((UINT32P)(CAM_BASE+0x4A5C))
#define CAM_ANR_ACTY	((UINT32P)(CAM_BASE+0x4A60))
#define CAM_ANR_ACTC	((UINT32P)(CAM_BASE+0x4A64))
#define CAM_ANR_RSV1	((UINT32P)(CAM_BASE+0x4A68))
#define CAM_ANR_RSV2	((UINT32P)(CAM_BASE+0x4A6C))
#define CAM_CCR_CON	((UINT32P)(CAM_BASE+0x4A90))
#define CAM_CCR_YLUT	((UINT32P)(CAM_BASE+0x4A94))
#define CAM_CCR_UVLUT	((UINT32P)(CAM_BASE+0x4A98))
#define CAM_CCR_YLUT2	((UINT32P)(CAM_BASE+0x4A9C))
#define CAM_PCA_TBL	((UINT32P)(CAM_BASE+0x5800))
#define CAM_PCA_CON1	((UINT32P)(CAM_BASE+0x5E00))
#define CAM_PCA_CON2	((UINT32P)(CAM_BASE+0x5E04))
#define CAM_SEEE_SRK_CTRL	((UINT32P)(CAM_BASE+0x4AA0))
#define CAM_SEEE_CLIP_CTRL	((UINT32P)(CAM_BASE+0x4AA4))
#define CAM_SEEE_HP_CTRL1	((UINT32P)(CAM_BASE+0x4AA8))
#define CAM_SEEE_HP_CTRL2	((UINT32P)(CAM_BASE+0x4AAC))
#define CAM_SEEE_ED_CTRL1	((UINT32P)(CAM_BASE+0x4AB0))
#define CAM_SEEE_ED_CTRL2	((UINT32P)(CAM_BASE+0x4AB4))
#define CAM_SEEE_ED_CTRL3	((UINT32P)(CAM_BASE+0x4AB8))
#define CAM_SEEE_ED_CTRL4	((UINT32P)(CAM_BASE+0x4ABC))
#define CAM_SEEE_ED_CTRL5	((UINT32P)(CAM_BASE+0x4AC0))
#define CAM_SEEE_ED_CTRL6	((UINT32P)(CAM_BASE+0x4AC4))
#define CAM_SEEE_ED_CTRL7	((UINT32P)(CAM_BASE+0x4AC8))
#define CAM_SEEE_EDGE_CTRL	((UINT32P)(CAM_BASE+0x4ACC))
#define CAM_SEEE_Y_CTRL	((UINT32P)(CAM_BASE+0x4AD0))
#define CAM_SEEE_EDGE_CTRL1	((UINT32P)(CAM_BASE+0x4AD4))
#define CAM_SEEE_EDGE_CTRL2	((UINT32P)(CAM_BASE+0x4AD8))
#define CAM_SEEE_EDGE_CTRL3	((UINT32P)(CAM_BASE+0x4ADC))
#define CAM_SEEE_SPECIAL_CTRL	((UINT32P)(CAM_BASE+0x4AE0))
#define CAM_SEEE_CORE_CTRL1	((UINT32P)(CAM_BASE+0x4AE4))
#define CAM_SEEE_CORE_CTRL2	((UINT32P)(CAM_BASE+0x4AE8))
#define CAM_SEEE_EE_LINK1	((UINT32P)(CAM_BASE+0x4AEC))
#define CAM_SEEE_EE_LINK2	((UINT32P)(CAM_BASE+0x4AF0))
#define CAM_SEEE_EE_LINK3	((UINT32P)(CAM_BASE+0x4AF4))
#define CAM_SEEE_EE_LINK4	((UINT32P)(CAM_BASE+0x4AF8))
#define CAM_SEEE_EE_LINK5	((UINT32P)(CAM_BASE+0x4AFC))

// APB Module csi2
#define CSI2_BASE (0x15000000)
#define SENINF1_CSI2_CTRL	((UINT32P)(CSI2_BASE+0x8100))
#define SENINF1_CSI2_DELAY	((UINT32P)(CSI2_BASE+0x8104))
#define SENINF1_CSI2_INTEN	((UINT32P)(CSI2_BASE+0x8108))
#define SENINF1_CSI2_INTSTA	((UINT32P)(CSI2_BASE+0x810C))
#define SENINF1_CSI2_ECCDBG	((UINT32P)(CSI2_BASE+0x8110))
#define SENINF1_CSI2_CRCDBG	((UINT32P)(CSI2_BASE+0x8114))
#define SENINF1_CSI2_DBG	((UINT32P)(CSI2_BASE+0x8118))
#define SENINF1_CSI2_VER	((UINT32P)(CSI2_BASE+0x811C))
#define SENINF1_CSI2_SHORT_INFO	((UINT32P)(CSI2_BASE+0x8120))
#define SENINF1_CSI2_LNFSM	((UINT32P)(CSI2_BASE+0x8124))
#define SENINF1_CSI2_LNMUX	((UINT32P)(CSI2_BASE+0x8128))
#define SENINF1_CSI2_HSYNC_CNT	((UINT32P)(CSI2_BASE+0x812C))
#define SENINF1_CSI2_CAL	((UINT32P)(CSI2_BASE+0x8130))
#define SENINF1_CSI2_DS	((UINT32P)(CSI2_BASE+0x8134))
#define SENINF1_CSI2_VS	((UINT32P)(CSI2_BASE+0x8138))
#define SENINF1_CSI2_BIST	((UINT32P)(CSI2_BASE+0x813C))
#define SENINF2_CSI2_CTRL	((UINT32P)(CSI2_BASE+0x8180))
#define SENINF2_CSI2_DELAY	((UINT32P)(CSI2_BASE+0x8184))
#define SENINF2_CSI2_INTEN	((UINT32P)(CSI2_BASE+0x8188))
#define SENINF2_CSI2_INTSTA	((UINT32P)(CSI2_BASE+0x818C))
#define SENINF2_CSI2_ECCDBG	((UINT32P)(CSI2_BASE+0x8190))
#define SENINF2_CSI2_CRCDBG	((UINT32P)(CSI2_BASE+0x8194))
#define SENINF2_CSI2_DBG	((UINT32P)(CSI2_BASE+0x8198))
#define SENINF2_CSI2_VER	((UINT32P)(CSI2_BASE+0x819C))
#define SENINF2_CSI2_SHORT_INFO	((UINT32P)(CSI2_BASE+0x81A0))
#define SENINF2_CSI2_LNFSM	((UINT32P)(CSI2_BASE+0x81A4))
#define SENINF2_CSI2_LNMUX	((UINT32P)(CSI2_BASE+0x81A8))
#define SENINF2_CSI2_HSYNC_CNT	((UINT32P)(CSI2_BASE+0x81AC))
#define SENINF2_CSI2_CAL	((UINT32P)(CSI2_BASE+0x81B0))
#define SENINF2_CSI2_DS	((UINT32P)(CSI2_BASE+0x81B4))
#define SENINF2_CSI2_VS	((UINT32P)(CSI2_BASE+0x81B8))
#define SENINF2_CSI2_BIST	((UINT32P)(CSI2_BASE+0x81BC))

// APB Module seninf
#define SENINF_BASE (0x15000000)
#define SENINF1_CTRL	((UINT32P)(SENINF_BASE+0x8010))
#define SENINF1_INTEN	((UINT32P)(SENINF_BASE+0x8014))
#define SENINF1_INTSTA	((UINT32P)(SENINF_BASE+0x8018))
#define SENINF1_SIZE	((UINT32P)(SENINF_BASE+0x801C))
#define SENINF1_DEBUG_1	((UINT32P)(SENINF_BASE+0x8020))
#define SENINF1_DEBUG_2	((UINT32P)(SENINF_BASE+0x8024))
#define SENINF1_DEBUG_3	((UINT32P)(SENINF_BASE+0x8028))
#define SENINF1_DEBUG_4	((UINT32P)(SENINF_BASE+0x802C))
#define SENINF1_DEBUG_5	((UINT32P)(SENINF_BASE+0x8030))
#define SENINF1_DEBUG_6	((UINT32P)(SENINF_BASE+0x8034))
#define SENINF1_DEBUG_7	((UINT32P)(SENINF_BASE+0x8038))
#define SENINF1_SPARE	((UINT32P)(SENINF_BASE+0x803C))
#define SENINF1_DATA	((UINT32P)(SENINF_BASE+0x8040))
#define SENINF2_CTRL	((UINT32P)(SENINF_BASE+0x8090))
#define SENINF2_INTEN	((UINT32P)(SENINF_BASE+0x8094))
#define SENINF2_INTSTA	((UINT32P)(SENINF_BASE+0x8098))
#define SENINF2_SIZE	((UINT32P)(SENINF_BASE+0x809C))
#define SENINF2_DEBUG_1	((UINT32P)(SENINF_BASE+0x80A0))
#define SENINF2_DEBUG_2	((UINT32P)(SENINF_BASE+0x80A4))
#define SENINF2_DEBUG_3	((UINT32P)(SENINF_BASE+0x80A8))
#define SENINF2_DEBUG_4	((UINT32P)(SENINF_BASE+0x80AC))
#define SENINF2_DEBUG_5	((UINT32P)(SENINF_BASE+0x80B0))
#define SENINF2_DEBUG_6	((UINT32P)(SENINF_BASE+0x80B4))
#define SENINF2_DEBUG_7	((UINT32P)(SENINF_BASE+0x80B8))
#define SENINF2_SPARE	((UINT32P)(SENINF_BASE+0x80BC))
#define SENINF2_DATA	((UINT32P)(SENINF_BASE+0x80C0))

// APB Module seninf_tg
#define SENINF_TG_BASE (0x15000000)
#define SENINF_TG1_PH_CNT	((UINT32P)(SENINF_TG_BASE+0x8300))
#define SENINF_TG1_SEN_CK	((UINT32P)(SENINF_TG_BASE+0x8304))
#define SENINF_TG1_TM_CTL	((UINT32P)(SENINF_TG_BASE+0x8308))
#define SENINF_TG1_TM_SIZE	((UINT32P)(SENINF_TG_BASE+0x830C))
#define SENINF_TG1_TM_CLK	((UINT32P)(SENINF_TG_BASE+0x8310))
#define SENINF_TG2_PH_CNT	((UINT32P)(SENINF_TG_BASE+0x83A0))
#define SENINF_TG2_SEN_CK	((UINT32P)(SENINF_TG_BASE+0x83A4))
#define SENINF_TG2_TM_CTL	((UINT32P)(SENINF_TG_BASE+0x83A8))
#define SENINF_TG2_TM_SIZE	((UINT32P)(SENINF_TG_BASE+0x83AC))
#define SENINF_TG2_TM_CLK	((UINT32P)(SENINF_TG_BASE+0x83B0))

// APB Module seninf_top
#define SENINF_TOP_BASE (0x15000000)
#define SENINF_TOP_CTRL	((UINT32P)(SENINF_TOP_BASE+0x8000))

// APB Module mipi_rx_config
#define MIPI_RX_CONFIG_BASE (0x1500C000)
#define MIPI_RX_CON00	((UINT32P)(MIPI_RX_CONFIG_BASE+0x00))
#define MIPI_RX_CON04	((UINT32P)(MIPI_RX_CONFIG_BASE+0x04))
#define MIPI_RX_CON08	((UINT32P)(MIPI_RX_CONFIG_BASE+0x08))
#define MIPI_RX_CON0C	((UINT32P)(MIPI_RX_CONFIG_BASE+0x0C))
#define MIPI_RX_CON10	((UINT32P)(MIPI_RX_CONFIG_BASE+0x10))
#define MIPI_RX_CON14	((UINT32P)(MIPI_RX_CONFIG_BASE+0x14))
#define MIPI_RX_CON18	((UINT32P)(MIPI_RX_CONFIG_BASE+0x18))
#define MIPI_RX_CON1C	((UINT32P)(MIPI_RX_CONFIG_BASE+0x1C))
#define MIPI_RX_CON24	((UINT32P)(MIPI_RX_CONFIG_BASE+0x24))
#define MIPI_RX_CON28	((UINT32P)(MIPI_RX_CONFIG_BASE+0x28))
#define MIPI_RX_CON2C	((UINT32P)(MIPI_RX_CONFIG_BASE+0x2C))
#define MIPI_RX_CON30	((UINT32P)(MIPI_RX_CONFIG_BASE+0x30))
#define MIPI_RX_CON34	((UINT32P)(MIPI_RX_CONFIG_BASE+0x34))
#define MIPI_RX_CON38	((UINT32P)(MIPI_RX_CONFIG_BASE+0x38))
#define MIPI_RX_CON3C	((UINT32P)(MIPI_RX_CONFIG_BASE+0x3C))
#define MIPI_RX_CON40	((UINT32P)(MIPI_RX_CONFIG_BASE+0x40))
#define MIPI_RX_CON44	((UINT32P)(MIPI_RX_CONFIG_BASE+0x44))
#define MIPI_RX_CON48	((UINT32P)(MIPI_RX_CONFIG_BASE+0x48))
#define MIPI_RX_CON4C	((UINT32P)(MIPI_RX_CONFIG_BASE+0x4C))
#define MIPI_RX_CON50	((UINT32P)(MIPI_RX_CONFIG_BASE+0x50))

// APB Module scam
#define SCAM_BASE (0x15008000)
#define SCAM1_CFG	((UINT32P)(SCAM_BASE+0x200))
#define SCAM1_CON	((UINT32P)(SCAM_BASE+0x204))
#define SCAM1_STA	((UINT32P)(SCAM_BASE+0x208))
#define SCAM1_INT	((UINT32P)(SCAM_BASE+0x20C))
#define SCAM1_SIZE	((UINT32P)(SCAM_BASE+0x210))
#define SCAM1_CFG2	((UINT32P)(SCAM_BASE+0x220))
#define SCAM1_INFO0	((UINT32P)(SCAM_BASE+0x230))
#define SCAM1_INFO1	((UINT32P)(SCAM_BASE+0x234))
#define SCAM1_INFO2	((UINT32P)(SCAM_BASE+0x238))
#define SCAM1_INFO3	((UINT32P)(SCAM_BASE+0x23C))
#define SCAM1_INFO4	((UINT32P)(SCAM_BASE+0x240))
#define SCAM1_INFO5	((UINT32P)(SCAM_BASE+0x244))
#define SCAM2_CFG	((UINT32P)(SCAM_BASE+0x280))
#define SCAM2_CON	((UINT32P)(SCAM_BASE+0x284))
#define SCAM2_STA	((UINT32P)(SCAM_BASE+0x288))
#define SCAM2_INT	((UINT32P)(SCAM_BASE+0x28C))
#define SCAM2_SIZE	((UINT32P)(SCAM_BASE+0x290))
#define SCAM2_CFG2	((UINT32P)(SCAM_BASE+0x2A0))
#define SCAM2_INFO0	((UINT32P)(SCAM_BASE+0x2B0))
#define SCAM2_INFO1	((UINT32P)(SCAM_BASE+0x2B4))
#define SCAM2_INFO2	((UINT32P)(SCAM_BASE+0x2B8))
#define SCAM2_INFO3	((UINT32P)(SCAM_BASE+0x2BC))
#define SCAM2_INFO4	((UINT32P)(SCAM_BASE+0x2C0))
#define SCAM2_INFO5	((UINT32P)(SCAM_BASE+0x2C4))
#define SCAM1_DUMMY0	((UINT32P)(SCAM_BASE+0x220))
#define SCAM2_DUMMY0	((UINT32P)(SCAM_BASE+0x2A0))

// APB Module ncsi2
#define NCSI2_BASE (0x15008000)
#define SENINF1_NCSI2_CTL	((UINT32P)(NCSI2_BASE+0x600))
#define SENINF1_NCSI2_LNRC_TIMING	((UINT32P)(NCSI2_BASE+0x604))
#define SENINF1_NCSI2_LNRD_TIMING	((UINT32P)(NCSI2_BASE+0x608))
#define SENINF1_NCSI2_DPCM	((UINT32P)(NCSI2_BASE+0x60C))
#define SENINF1_NCSI2_VC	((UINT32P)(NCSI2_BASE+0x610))
#define SENINF1_NCSI2_INT_EN	((UINT32P)(NCSI2_BASE+0x614))
#define SENINF1_NCSI2_INT_STATUS	((UINT32P)(NCSI2_BASE+0x618))
#define SENINF1_NCSI2_DGB_SEL	((UINT32P)(NCSI2_BASE+0x61C))
#define SENINF1_NCSI2_DBG_PORT	((UINT32P)(NCSI2_BASE+0x620))
#define SENINF1_NCSI2_LNRC_FSM	((UINT32P)(NCSI2_BASE+0x624))
#define SENINF1_NCSI2_LNRD_FSM	((UINT32P)(NCSI2_BASE+0x628))
#define SENINF1_NCSI2_FRAME_LINE_NUM	((UINT32P)(NCSI2_BASE+0x62C))
#define SENINF1_NCSI2_GENERIC_SHORT	((UINT32P)(NCSI2_BASE+0x630))
#define SENINF1_NCSI2_SPARE0	((UINT32P)(NCSI2_BASE+0x640))
#define SENINF1_NCSI2_SPARE1	((UINT32P)(NCSI2_BASE+0x644))
#define SENINF2_NCSI2_CTL	((UINT32P)(NCSI2_BASE+0x700))
#define SENINF2_NCSI2_LNRC_TIMING	((UINT32P)(NCSI2_BASE+0x704))
#define SENINF2_NCSI2_LNRD_TIMING	((UINT32P)(NCSI2_BASE+0x708))
#define SENINF2_NCSI2_DPCM	((UINT32P)(NCSI2_BASE+0x70C))
#define SENINF2_NCSI2_VC	((UINT32P)(NCSI2_BASE+0x710))
#define SENINF2_NCSI2_INT_EN	((UINT32P)(NCSI2_BASE+0x714))
#define SENINF2_NCSI2_INT_STATUS	((UINT32P)(NCSI2_BASE+0x718))
#define SENINF2_NCSI2_DGB_SEL	((UINT32P)(NCSI2_BASE+0x71C))
#define SENINF2_NCSI2_DBG_PORT	((UINT32P)(NCSI2_BASE+0x720))
#define SENINF2_NCSI2_LNRC_FSM	((UINT32P)(NCSI2_BASE+0x724))
#define SENINF2_NCSI2_LNRD_FSM	((UINT32P)(NCSI2_BASE+0x728))
#define SENINF2_NCSI2_FRAME_LINE_NUM	((UINT32P)(NCSI2_BASE+0x72C))
#define SENINF2_NCSI2_GENERIC_SHORT	((UINT32P)(NCSI2_BASE+0x730))
#define SENINF2_NCSI2_SPARE0	((UINT32P)(NCSI2_BASE+0x740))
#define SENINF2_NCSI2_SPARE1	((UINT32P)(NCSI2_BASE+0x744))

// APB Module ccir656
#define CCIR656_BASE (0x15000000)
#define CCIR656_CTL	((UINT32P)(CCIR656_BASE+0x8400))
#define CCIR656_H	((UINT32P)(CCIR656_BASE+0x8404))
#define CCIR656_PTGEN_H_1	((UINT32P)(CCIR656_BASE+0x8408))
#define CCIR656_PTGEN_H_2	((UINT32P)(CCIR656_BASE+0x840C))
#define CCIR656_PTGEN_V_1	((UINT32P)(CCIR656_BASE+0x8410))
#define CCIR656_PTGEN_V_2	((UINT32P)(CCIR656_BASE+0x8414))
#define CCIR656_PTGEN_CTL1	((UINT32P)(CCIR656_BASE+0x8418))
#define CCIR656_PTGEN_CTL2	((UINT32P)(CCIR656_BASE+0x841C))
#define CCIR656_PTGEN_CTL3	((UINT32P)(CCIR656_BASE+0x8420))
#define CCIR656_STATUS	((UINT32P)(CCIR656_BASE+0x8424))

// APB Module n3d_ctl
#define N3D_CTL_BASE (0x15000000)
#define SENINF_N3D_CTL	((UINT32P)(N3D_CTL_BASE+0x8500))
#define SENINF_N3D_POS	((UINT32P)(N3D_CTL_BASE+0x8504))
#define SENINF_N3D_TRIG	((UINT32P)(N3D_CTL_BASE+0x8508))
#define SENINF_N3D_INT	((UINT32P)(N3D_CTL_BASE+0x850C))
#define SENINF_N3D_CNT0	((UINT32P)(N3D_CTL_BASE+0x8510))
#define SENINF_N3D_CNT1	((UINT32P)(N3D_CTL_BASE+0x8514))
#define SENINF_N3D_DBG	((UINT32P)(N3D_CTL_BASE+0x8518))
#define SENINF_N3D_DIFF_THR	((UINT32P)(N3D_CTL_BASE+0x851C))
#define SENINF_N3D_DIFF_CNT	((UINT32P)(N3D_CTL_BASE+0x8520))

// APB Module fdvt
#define FDVT_BASE (0x1500B000)
#define FDVT_START	((UINT32P)(FDVT_BASE+0x0000))
#define FDVT_ENABLE	((UINT32P)(FDVT_BASE+0x0004))
#define FDVT_RS	((UINT32P)(FDVT_BASE+0x0008))
#define FDVT_RSCON_BASE_ADR	((UINT32P)(FDVT_BASE+0x000c))
#define FDVT_RGB2Y0	((UINT32P)(FDVT_BASE+0x0010))
#define FDVT_RGB2Y1	((UINT32P)(FDVT_BASE+0x0014))
#define FDVT_INVG0	((UINT32P)(FDVT_BASE+0x0018))
#define FDVT_INVG1	((UINT32P)(FDVT_BASE+0x001c))
#define FDVT_INVG2	((UINT32P)(FDVT_BASE+0x0020))
#define FDVT_FNUM_0	((UINT32P)(FDVT_BASE+0x0024))
#define FDVT_FNUM_1	((UINT32P)(FDVT_BASE+0x0028))
#define FDVT_FNUM_2	((UINT32P)(FDVT_BASE+0x002C))
#define FDVT_FNUM_3	((UINT32P)(FDVT_BASE+0x0030))
#define FDVT_T_FNUM_0	((UINT32P)(FDVT_BASE+0x0034))
#define FDVT_T_FNUM_1	((UINT32P)(FDVT_BASE+0x0038))
#define FDVT_T_FNUM_2	((UINT32P)(FDVT_BASE+0x003C))
#define FDVT_T_FNUM_3	((UINT32P)(FDVT_BASE+0x0040))
#define FDVT_FF_NUM_0	((UINT32P)(FDVT_BASE+0x0044))
#define FDVT_FF_NUM_1	((UINT32P)(FDVT_BASE+0x0048))
#define FDVT_FF_NUM_2	((UINT32P)(FDVT_BASE+0x004C))
#define FDVT_FF_NUM_3	((UINT32P)(FDVT_BASE+0x0050))
#define FDVT_FF_BASE_ADR_0	((UINT32P)(FDVT_BASE+0x0054))
#define FDVT_FF_BASE_ADR_1	((UINT32P)(FDVT_BASE+0x0058))
#define FDVT_FF_BASE_ADR_2	((UINT32P)(FDVT_BASE+0x005c))
#define FDVT_FF_BASE_ADR_3	((UINT32P)(FDVT_BASE+0x0060))
#define FDVT_FF_BASE_ADR_4	((UINT32P)(FDVT_BASE+0x0064))
#define FDVT_FF_BASE_ADR_5	((UINT32P)(FDVT_BASE+0x0068))
#define FDVT_FF_BASE_ADR_6	((UINT32P)(FDVT_BASE+0x006c))
#define FDVT_FF_BASE_ADR_7	((UINT32P)(FDVT_BASE+0x0070))
#define FDVT_RMAP_0	((UINT32P)(FDVT_BASE+0x0074))
#define FDVT_RMAP_1	((UINT32P)(FDVT_BASE+0x0078))
#define FDVT_FD	((UINT32P)(FDVT_BASE+0x007c))
#define FDVT_FD_CON_BASE_ADR	((UINT32P)(FDVT_BASE+0x0080))
#define FDVT_TC	((UINT32P)(FDVT_BASE+0x0084))
#define FDVT_LFD	((UINT32P)(FDVT_BASE+0x0088))
#define FDVT_GFD_POS_0	((UINT32P)(FDVT_BASE+0x008c))
#define FDVT_GFD_POS_1	((UINT32P)(FDVT_BASE+0x0090))
#define FDVT_GFD_DET_0	((UINT32P)(FDVT_BASE+0x0094))
#define FDVT_GFD_DET_1	((UINT32P)(FDVT_BASE+0x0098))
#define FDVT_FD_RLT_BASE_ADR	((UINT32P)(FDVT_BASE+0x009c))
#define FDVT_TC_RLT_BASE_ADR	((UINT32P)(FDVT_BASE+0x00a0))
#define LFD_INFO_CTRL_0	((UINT32P)(FDVT_BASE+0x00a4))
#define LFD_INFO_XPOS_0	((UINT32P)(FDVT_BASE+0x00a8))
#define LFD_INFO_YPOS_0	((UINT32P)(FDVT_BASE+0x00ac))
#define LFD_INFO_CTRL_1	((UINT32P)(FDVT_BASE+0x00b0))
#define LFD_INFO_XPOS_1	((UINT32P)(FDVT_BASE+0x00b4))
#define LFD_INFO_YPOS_1	((UINT32P)(FDVT_BASE+0x00b8))
#define LFD_INFO_CTRL_2	((UINT32P)(FDVT_BASE+0x00bc))
#define LFD_INFO_XPOS_2	((UINT32P)(FDVT_BASE+0x00c0))
#define LFD_INFO_YPOS_2	((UINT32P)(FDVT_BASE+0x00c4))
#define LFD_INFO_CTRL_3	((UINT32P)(FDVT_BASE+0x00c8))
#define LFD_INFO_XPOS_3	((UINT32P)(FDVT_BASE+0x00cc))
#define LFD_INFO_YPOS_3	((UINT32P)(FDVT_BASE+0x00d0))
#define LFD_INFO_CTRL_4	((UINT32P)(FDVT_BASE+0x00d4))
#define LFD_INFO_XPOS_4	((UINT32P)(FDVT_BASE+0x00d8))
#define LFD_INFO_YPOS_4	((UINT32P)(FDVT_BASE+0x00dc))
#define LFD_INFO_CTRL_5	((UINT32P)(FDVT_BASE+0x00e0))
#define LFD_INFO_XPOS_5	((UINT32P)(FDVT_BASE+0x00e4))
#define LFD_INFO_YPOS_5	((UINT32P)(FDVT_BASE+0x00e8))
#define LFD_INFO_CTRL_6	((UINT32P)(FDVT_BASE+0x00ec))
#define LFD_INFO_XPOS_6	((UINT32P)(FDVT_BASE+0x00f0))
#define LFD_INFO_YPOS_6	((UINT32P)(FDVT_BASE+0x00f4))
#define LFD_INFO_CTRL_7	((UINT32P)(FDVT_BASE+0x00f8))
#define LFD_INFO_XPOS_7	((UINT32P)(FDVT_BASE+0x00fc))
#define LFD_INFO_YPOS_7	((UINT32P)(FDVT_BASE+0x0100))
#define LFD_INFO_CTRL_8	((UINT32P)(FDVT_BASE+0x0104))
#define LFD_INFO_XPOS_8	((UINT32P)(FDVT_BASE+0x0108))
#define LFD_INFO_YPOS_8	((UINT32P)(FDVT_BASE+0x010c))
#define LFD_INFO_CTRL_9	((UINT32P)(FDVT_BASE+0x0110))
#define LFD_INFO_XPOS_9	((UINT32P)(FDVT_BASE+0x0114))
#define LFD_INFO_YPOS_9	((UINT32P)(FDVT_BASE+0x0118))
#define LFD_INFO_CTRL_10	((UINT32P)(FDVT_BASE+0x011c))
#define LFD_INFO_XPOS_10	((UINT32P)(FDVT_BASE+0x0120))
#define LFD_INFO_YPOS_10	((UINT32P)(FDVT_BASE+0x0124))
#define LFD_INFO_CTRL_11	((UINT32P)(FDVT_BASE+0x0128))
#define LFD_INFO_XPOS_11	((UINT32P)(FDVT_BASE+0x012c))
#define LFD_INFO_YPOS_11	((UINT32P)(FDVT_BASE+0x0130))
#define LFD_INFO_CTRL_12	((UINT32P)(FDVT_BASE+0x0134))
#define LFD_INFO_XPOS_12	((UINT32P)(FDVT_BASE+0x0138))
#define LFD_INFO_YPOS_12	((UINT32P)(FDVT_BASE+0x013c))
#define LFD_INFO_CTRL_13	((UINT32P)(FDVT_BASE+0x0140))
#define LFD_INFO_XPOS_13	((UINT32P)(FDVT_BASE+0x0144))
#define LFD_INFO_YPOS_13	((UINT32P)(FDVT_BASE+0x0148))
#define LFD_INFO_CTRL_14	((UINT32P)(FDVT_BASE+0x014c))
#define LFD_INFO_XPOS_14	((UINT32P)(FDVT_BASE+0x0150))
#define LFD_INFO_YPOS_14	((UINT32P)(FDVT_BASE+0x0154))
#define TC_ENABLE_RESULT	((UINT32P)(FDVT_BASE+0x0158))
#define FDVT_INT_EN	((UINT32P)(FDVT_BASE+0x015c))
#define FDVT_SRC_WD_HT	((UINT32P)(FDVT_BASE+0x0160))
#define FDVT_SRC_IMG_BASE_ADDR	((UINT32P)(FDVT_BASE+0x0164))
#define FDVT_INT	((UINT32P)(FDVT_BASE+0x0168))
#define DEBUG_INFO_1	((UINT32P)(FDVT_BASE+0x016c))
#define DEBUG_INFO_2	((UINT32P)(FDVT_BASE+0x0170))
#define DEBUG_INFO_3	((UINT32P)(FDVT_BASE+0x0174))
#define FDVT_RESULT	((UINT32P)(FDVT_BASE+0x0178))
#define FDVT_SRC_UV_IMG_BASE_ADDR	((UINT32P)(FDVT_BASE+0x017c))
#define OT_SRC_IMG_BASE_ADDR	((UINT32P)(FDVT_BASE+0x0180))
#define OT_IMG_UV_SRC_BASE_ADDR	((UINT32P)(FDVT_BASE+0x0184))
#define OT_SETTING	((UINT32P)(FDVT_BASE+0x0188))
#define OT_BIN_IMG_BASE_ADDR	((UINT32P)(FDVT_BASE+0x018c))
#define OT_BIN_ZONE_SETTING_0	((UINT32P)(FDVT_BASE+0x0190))
#define OT_BIN_ZONE_SETTING_1	((UINT32P)(FDVT_BASE+0x0194))
#define SPARE_CELL	((UINT32P)(FDVT_BASE+0x0198))

// APB Module audiosys
#define AUDIOSYS_BASE (0x11220000)
#define AUDIO_TOP_CON0	((UINT32P)(AUDIOSYS_BASE+0x0000))
#define AUDIO_TOP_CON1	((UINT32P)(AUDIOSYS_BASE+0x0004))
#define AUDIO_TOP_CON2	((UINT32P)(AUDIOSYS_BASE+0x0008))
#define AUDIO_TOP_CON3	((UINT32P)(AUDIOSYS_BASE+0x000c))
#define AUDIO_TOP_STA0	((UINT32P)(AUDIOSYS_BASE+0x0400))
#define AUDIO_TOP_STA1	((UINT32P)(AUDIOSYS_BASE+0x0404))
#define AFE_DAC_CON0	((UINT32P)(AUDIOSYS_BASE+0x0010))
#define AFE_DAC_CON1	((UINT32P)(AUDIOSYS_BASE+0x0014))
#define AFE_I2S_CON	((UINT32P)(AUDIOSYS_BASE+0x0018))
#define AFE_I2S_CON1	((UINT32P)(AUDIOSYS_BASE+0x0034))
#define AFE_I2S_CON2	((UINT32P)(AUDIOSYS_BASE+0x0038))
#define AFE_I2S_CON3	((UINT32P)(AUDIOSYS_BASE+0x004c))
#define AFE_DAIBT_CON0	((UINT32P)(AUDIOSYS_BASE+0x001c))
#define AFE_BT_SECURITY0	((UINT32P)(AUDIOSYS_BASE+0x0320))
#define AFE_BT_SECURITY1	((UINT32P)(AUDIOSYS_BASE+0x0324))
#define AFE_CONN0	((UINT32P)(AUDIOSYS_BASE+0x0020))
#define AFE_CONN1	((UINT32P)(AUDIOSYS_BASE+0x0024))
#define AFE_CONN2	((UINT32P)(AUDIOSYS_BASE+0x0028))
#define AFE_CONN3	((UINT32P)(AUDIOSYS_BASE+0x002c))
#define AFE_CONN4	((UINT32P)(AUDIOSYS_BASE+0x0030))
#define AFE_GAIN1_CON0	((UINT32P)(AUDIOSYS_BASE+0x0410))
#define AFE_GAIN1_CON1	((UINT32P)(AUDIOSYS_BASE+0x0414))
#define AFE_GAIN1_CON2	((UINT32P)(AUDIOSYS_BASE+0x0418))
#define AFE_GAIN1_CON3	((UINT32P)(AUDIOSYS_BASE+0x041c))
#define AFE_GAIN1_CONN	((UINT32P)(AUDIOSYS_BASE+0x0420))
#define AFE_GAIN1_CUR	((UINT32P)(AUDIOSYS_BASE+0x0424))
#define AFE_GAIN2_CON0	((UINT32P)(AUDIOSYS_BASE+0x0428))
#define AFE_GAIN2_CON1	((UINT32P)(AUDIOSYS_BASE+0x042c))
#define AFE_GAIN2_CON2	((UINT32P)(AUDIOSYS_BASE+0x0430))
#define AFE_GAIN2_CON3	((UINT32P)(AUDIOSYS_BASE+0x0434))
#define AFE_GAIN2_CONN	((UINT32P)(AUDIOSYS_BASE+0x0438))
#define AFE_GAIN2_CUR	((UINT32P)(AUDIOSYS_BASE+0x043c))
#define AFE_GAIN2_CONN2	((UINT32P)(AUDIOSYS_BASE+0x0440))
#define AFE_DL1_BASE	((UINT32P)(AUDIOSYS_BASE+0x0040))
#define AFE_DL1_CUR	((UINT32P)(AUDIOSYS_BASE+0x0044))
#define AFE_DL1_END	((UINT32P)(AUDIOSYS_BASE+0x0048))
#define AFE_DL2_BASE	((UINT32P)(AUDIOSYS_BASE+0x0050))
#define AFE_DL2_CUR	((UINT32P)(AUDIOSYS_BASE+0x0054))
#define AFE_DL2_END	((UINT32P)(AUDIOSYS_BASE+0x0058))
#define AFE_I2S_BASE	((UINT32P)(AUDIOSYS_BASE+0x0060))
#define AFE_I2S_CUR	((UINT32P)(AUDIOSYS_BASE+0x0064))
#define AFE_I2S_END	((UINT32P)(AUDIOSYS_BASE+0x0068))
#define AFE_AWB_BASE	((UINT32P)(AUDIOSYS_BASE+0x0070))
#define AFE_AWB_CUR	((UINT32P)(AUDIOSYS_BASE+0x0074))
#define AFE_AWB_END	((UINT32P)(AUDIOSYS_BASE+0x0078))
#define AFE_AWB_WR_CUR	((UINT32P)(AUDIOSYS_BASE+0x007c))
#define AFE_VUL_BASE	((UINT32P)(AUDIOSYS_BASE+0x0080))
#define AFE_VUL_CUR	((UINT32P)(AUDIOSYS_BASE+0x0084))
#define AFE_VUL_END	((UINT32P)(AUDIOSYS_BASE+0x0088))
#define AFE_VUL_WR_CUR	((UINT32P)(AUDIOSYS_BASE+0x008c))
#define AFE_DAI_BASE	((UINT32P)(AUDIOSYS_BASE+0x0090))
#define AFE_DAI_CUR	((UINT32P)(AUDIOSYS_BASE+0x0094))
#define AFE_DAI_END	((UINT32P)(AUDIOSYS_BASE+0x0098))
#define AFE_DAI_WR_CUR	((UINT32P)(AUDIOSYS_BASE+0x009c))
#define AFE_IRQ_CON	((UINT32P)(AUDIOSYS_BASE+0x00a0))
#define AFE_IRQ_STATUS	((UINT32P)(AUDIOSYS_BASE+0x00a4))
#define AFE_IRQ_CLR	((UINT32P)(AUDIOSYS_BASE+0x00a8))
#define AFE_IRQ_CNT1	((UINT32P)(AUDIOSYS_BASE+0x00ac))
#define AFE_IRQ_CNT2	((UINT32P)(AUDIOSYS_BASE+0x00b0))
#define AFE_IRQ_MON	((UINT32P)(AUDIOSYS_BASE+0x00b4))
#define AFE_IRQ_MON2	((UINT32P)(AUDIOSYS_BASE+0x00b8))
#define AFE_IRQ1_CNT_MON	((UINT32P)(AUDIOSYS_BASE+0x00c0))
#define AFE_IRQ2_CNT_MON	((UINT32P)(AUDIOSYS_BASE+0x00c4))
#define AFE_IRQ_CNT_MON	((UINT32P)(AUDIOSYS_BASE+0x00c8))
#define AFE_IRQ_MCU_CON	((UINT32P)(AUDIOSYS_BASE+0x03a0))
#define AFE_IRQ_MCU_STATUS	((UINT32P)(AUDIOSYS_BASE+0x03a4))
#define AFE_IRQ_MCU_CLR	((UINT32P)(AUDIOSYS_BASE+0x03a8))
#define AFE_IRQ_MCU_CNT1	((UINT32P)(AUDIOSYS_BASE+0x03ac))
#define AFE_IRQ_MCU_CNT2	((UINT32P)(AUDIOSYS_BASE+0x03b0))
#define AFE_IRQ_MCU_MON	((UINT32P)(AUDIOSYS_BASE+0x03b4))
#define AFE_IRQ_MCU_MON2	((UINT32P)(AUDIOSYS_BASE+0x03b8))
#define AFE_IRQ_MCU_CNT5	((UINT32P)(AUDIOSYS_BASE+0x03bc))
#define AFE_IRQ1_MCU_CNT_MON	((UINT32P)(AUDIOSYS_BASE+0x03c0))
#define AFE_IRQ2_MCU_CNT_MON	((UINT32P)(AUDIOSYS_BASE+0x03c4))
#define AFE_IRQ_MCU_CNT_MON	((UINT32P)(AUDIOSYS_BASE+0x03c8))
#define AFE_IRQ5_MCU_CNT_MON	((UINT32P)(AUDIOSYS_BASE+0x03cc))
#define AFE_MEMIF_MON0	((UINT32P)(AUDIOSYS_BASE+0x00d0))
#define AFE_MEMIF_MON1	((UINT32P)(AUDIOSYS_BASE+0x00d4))
#define AFE_MEMIF_MON2	((UINT32P)(AUDIOSYS_BASE+0x00d8))
#define AFE_MEMIF_MON3	((UINT32P)(AUDIOSYS_BASE+0x00dc))
#define AFE_MEMIF_MON4	((UINT32P)(AUDIOSYS_BASE+0x00e0))
#define AFE_MEMIF_MON5	((UINT32P)(AUDIOSYS_BASE+0x00e4))
#define AFE_MEMIF_MON6	((UINT32P)(AUDIOSYS_BASE+0x00e8))
#define AFE_MEMIF_MON7	((UINT32P)(AUDIOSYS_BASE+0x00ec))
#define AFE_MEMIF_MON8	((UINT32P)(AUDIOSYS_BASE+0x00f0))
#define AFE_MEMIF_MON9	((UINT32P)(AUDIOSYS_BASE+0x00f4))
#define AFE_MEMIF_MON10	((UINT32P)(AUDIOSYS_BASE+0x00f8))
#define AFE_AWB_CHK_SUM1	((UINT32P)(AUDIOSYS_BASE+0x0210))
#define AFE_AWB_CHK_SUM2	((UINT32P)(AUDIOSYS_BASE+0x0214))
#define AFE_AWB_CHK_SUM3	((UINT32P)(AUDIOSYS_BASE+0x0218))
#define AFE_DL1_CHK_SUM1	((UINT32P)(AUDIOSYS_BASE+0x0220))
#define AFE_DL1_CHK_SUM2	((UINT32P)(AUDIOSYS_BASE+0x0224))
#define AFE_DL1_CHK_SUM3	((UINT32P)(AUDIOSYS_BASE+0x0228))
#define AFE_DL1_CHK_SUM4	((UINT32P)(AUDIOSYS_BASE+0x022c))
#define AFE_VUL_CHK_SUM1	((UINT32P)(AUDIOSYS_BASE+0x0230))
#define AFE_BUS_MON1	((UINT32P)(AUDIOSYS_BASE+0x0240))
#define AFE_DATE_CODE	((UINT32P)(AUDIOSYS_BASE+0x0250))
#define AFE_CONN_MON0	((UINT32P)(AUDIOSYS_BASE+0x0280))
#define AFE_CONN_MON1	((UINT32P)(AUDIOSYS_BASE+0x0284))
#define AFE_CONN_MON2	((UINT32P)(AUDIOSYS_BASE+0x0288))
#define AFE_CONN_MON3	((UINT32P)(AUDIOSYS_BASE+0x028c))
#define AFE_DL_SRC1_CON0	((UINT32P)(AUDIOSYS_BASE+0x0100))
#define AFE_DL_SRC1_CON1	((UINT32P)(AUDIOSYS_BASE+0x0104))
#define AFE_ADDA_DL_SRC2_CON0	((UINT32P)(AUDIOSYS_BASE+0x0108))
#define AFE_ADDA_DL_SRC2_CON1	((UINT32P)(AUDIOSYS_BASE+0x010c))
#define AFE_ADDA_DL_SDM_CON0	((UINT32P)(AUDIOSYS_BASE+0x0110))
#define AFE_ADDA_UL_SRC_CON0	((UINT32P)(AUDIOSYS_BASE+0x0114))
#define AFE_ADDA_UL_SRC_CON1	((UINT32P)(AUDIOSYS_BASE+0x0118))
#define AFE_ADDA_TOP_CON0	((UINT32P)(AUDIOSYS_BASE+0x0120))
#define AFE_ADDA_UL_DL_CON0	((UINT32P)(AUDIOSYS_BASE+0x0124))
#define AFE_ADDA_PD_CON0	((UINT32P)(AUDIOSYS_BASE+0x0128))
#define AFE_ADDA_SRC_DEBUG	((UINT32P)(AUDIOSYS_BASE+0x012c))
#define AFE_ADDA_SRC_DEBUG_MON0	((UINT32P)(AUDIOSYS_BASE+0x0130))
#define AFE_ADDA_SRC_DEBUG_MON1	((UINT32P)(AUDIOSYS_BASE+0x0134))
#define AFE_ADDA_NEWIF_CFG0	((UINT32P)(AUDIOSYS_BASE+0x0138))
#define AFE_ADDA_NEWIF_CFG1	((UINT32P)(AUDIOSYS_BASE+0x013c))
#define AFE_VAGC_CON9	((UINT32P)(AUDIOSYS_BASE+0x0140))
#define AFE_VAGC_CON10	((UINT32P)(AUDIOSYS_BASE+0x0144))
#define AFE_VAGC_CON11	((UINT32P)(AUDIOSYS_BASE+0x0148))
#define AFE_VAGC_CON12	((UINT32P)(AUDIOSYS_BASE+0x014c))
#define AFE_VAGC_CON13	((UINT32P)(AUDIOSYS_BASE+0x0150))
#define AFE_VAGC_CON14	((UINT32P)(AUDIOSYS_BASE+0x0154))
#define AFE_VAGC_CON15	((UINT32P)(AUDIOSYS_BASE+0x0158))
#define AFE_VAGC_CON16	((UINT32P)(AUDIOSYS_BASE+0x015c))
#define AFE_VAGC_CON17	((UINT32P)(AUDIOSYS_BASE+0x0160))
#define AFE_VAGC_CON18	((UINT32P)(AUDIOSYS_BASE+0x0164))
#define AFE_VAGC_CON19	((UINT32P)(AUDIOSYS_BASE+0x0168))
#define AFE_FOC_CON0	((UINT32P)(AUDIOSYS_BASE+0x0170))
#define AFE_FOC_CON1	((UINT32P)(AUDIOSYS_BASE+0x0174))
#define AFE_FOC_CON2	((UINT32P)(AUDIOSYS_BASE+0x0178))
#define AFE_FOC_CON3	((UINT32P)(AUDIOSYS_BASE+0x017c))
#define AFE_FOC_CON4	((UINT32P)(AUDIOSYS_BASE+0x0180))
#define AFE_FOC_CON5	((UINT32P)(AUDIOSYS_BASE+0x0184))
#define AFE_FOC_STEP	((UINT32P)(AUDIOSYS_BASE+0x0188))
#define AFE_FOC_ROM_SIG	((UINT32P)(AUDIOSYS_BASE+0x018c))
#define AFE_FOC_MON0	((UINT32P)(AUDIOSYS_BASE+0x0340))
#define AFE_FOC_MON1	((UINT32P)(AUDIOSYS_BASE+0x0344))
#define AFE_FOC_MON2	((UINT32P)(AUDIOSYS_BASE+0x0348))
#define AFE_FOC_MON3	((UINT32P)(AUDIOSYS_BASE+0x034c))
#define AFE_FOC_MON4	((UINT32P)(AUDIOSYS_BASE+0x0350))
#define AFE_FOC_MON5	((UINT32P)(AUDIOSYS_BASE+0x0354))
#define AFE_SRC_REG_1	((UINT32P)(AUDIOSYS_BASE+0x0190))
#define AFE_SRC_REG_2	((UINT32P)(AUDIOSYS_BASE+0x0194))
#define AFE_SRC_REG_3	((UINT32P)(AUDIOSYS_BASE+0x0198))
#define AFE_SRC_REG_4	((UINT32P)(AUDIOSYS_BASE+0x019c))
#define AFE_SRC_REG_5	((UINT32P)(AUDIOSYS_BASE+0x01a0))
#define AFE_SRC_REG_6	((UINT32P)(AUDIOSYS_BASE+0x01a4))
#define AFE_SRC_REG_7	((UINT32P)(AUDIOSYS_BASE+0x01a8))
#define AFE_SRC_REG_8	((UINT32P)(AUDIOSYS_BASE+0x01ac))
#define AFE_SRC_REG_9	((UINT32P)(AUDIOSYS_BASE+0x01b0))
#define AFE_SRC_REG_A	((UINT32P)(AUDIOSYS_BASE+0x01b4))
#define AFE_SRC_REG_B	((UINT32P)(AUDIOSYS_BASE+0x01b8))
#define AFE_SRC_REG_C	((UINT32P)(AUDIOSYS_BASE+0x01bc))
#define AFE_SRC_REG_D	((UINT32P)(AUDIOSYS_BASE+0x01c0))
#define AFE_SRC_REG_E	((UINT32P)(AUDIOSYS_BASE+0x01c4))
#define AFE_SRC_REG_F	((UINT32P)(AUDIOSYS_BASE+0x01c8))
#define AFE_SIDETONE_CON0	((UINT32P)(AUDIOSYS_BASE+0x01e0))
#define AFE_SIDETONE_COEF	((UINT32P)(AUDIOSYS_BASE+0x01e4))
#define AFE_SIDETONE_CON1	((UINT32P)(AUDIOSYS_BASE+0x01e8))
#define AFE_SIDETONE_GAIN	((UINT32P)(AUDIOSYS_BASE+0x01ec))
#define AFE_SIDETONE_DEBUG	((UINT32P)(AUDIOSYS_BASE+0x01d0))
#define AFE_SIDETONE_MON	((UINT32P)(AUDIOSYS_BASE+0x01d4))
#define AFE_SINEGEN_CON0	((UINT32P)(AUDIOSYS_BASE+0x01f0))
#define AFE_SINEGEN_CON1	((UINT32P)(AUDIOSYS_BASE+0x01f4))
#define AFE_AGC_MON0	((UINT32P)(AUDIOSYS_BASE+0x0290))
#define AFE_AGC_MON1	((UINT32P)(AUDIOSYS_BASE+0x0294))
#define AFE_AGC_MON2	((UINT32P)(AUDIOSYS_BASE+0x0298))
#define AFE_AGC_MON3	((UINT32P)(AUDIOSYS_BASE+0x029c))
#define AFE_AGC_MON4	((UINT32P)(AUDIOSYS_BASE+0x02a0))
#define AFE_AGC_MON5	((UINT32P)(AUDIOSYS_BASE+0x0318))
#define AFE_VAD_MON0	((UINT32P)(AUDIOSYS_BASE+0x02a4))
#define AFE_VAD_MON1	((UINT32P)(AUDIOSYS_BASE+0x02a8))
#define AFE_VAD_MON2	((UINT32P)(AUDIOSYS_BASE+0x02ac))
#define AFE_VAD_MON3	((UINT32P)(AUDIOSYS_BASE+0x02b0))
#define AFE_VAD_MON4	((UINT32P)(AUDIOSYS_BASE+0x02b4))
#define AFE_VAD_MON5	((UINT32P)(AUDIOSYS_BASE+0x02b8))
#define AFE_VAD_MON6	((UINT32P)(AUDIOSYS_BASE+0x02bc))
#define AFE_VAD_MON7	((UINT32P)(AUDIOSYS_BASE+0x02c0))
#define AFE_VAD_MON8	((UINT32P)(AUDIOSYS_BASE+0x02c4))
#define AFE_VAD_MON9	((UINT32P)(AUDIOSYS_BASE+0x02c8))
#define AFE_VAD_MON10	((UINT32P)(AUDIOSYS_BASE+0x02cc))
#define AFE_VAD_MON11	((UINT32P)(AUDIOSYS_BASE+0x02d0))
#define AFE_VAD_MON12	((UINT32P)(AUDIOSYS_BASE+0x02d4))
#define AFE_VAD_MON13	((UINT32P)(AUDIOSYS_BASE+0x02d8))
#define AFE_VAD_MON14	((UINT32P)(AUDIOSYS_BASE+0x02dc))
#define AFE_VAD_MON15	((UINT32P)(AUDIOSYS_BASE+0x02e0))
#define AFE_VAD_MON16	((UINT32P)(AUDIOSYS_BASE+0x02e4))
#define AFE_VAD_MON17	((UINT32P)(AUDIOSYS_BASE+0x02e8))
#define AFE_VAD_MON18	((UINT32P)(AUDIOSYS_BASE+0x02ec))
#define AFE_VAD_MON19	((UINT32P)(AUDIOSYS_BASE+0x02f0))
#define AFE_VAD_MON20	((UINT32P)(AUDIOSYS_BASE+0x02f4))
#define AFE_VAD_MON21	((UINT32P)(AUDIOSYS_BASE+0x02f8))
#define AFE_VAD_MON22	((UINT32P)(AUDIOSYS_BASE+0x02fc))
#define AFE_VAD_MON23	((UINT32P)(AUDIOSYS_BASE+0x0300))
#define AFE_VAD_MON24	((UINT32P)(AUDIOSYS_BASE+0x0304))
#define AFE_VAD_MON25	((UINT32P)(AUDIOSYS_BASE+0x0308))
#define AFE_VAD_MON26	((UINT32P)(AUDIOSYS_BASE+0x030c))
#define AFE_VAD_MON27	((UINT32P)(AUDIOSYS_BASE+0x0310))
#define AFE_VAD_MON28	((UINT32P)(AUDIOSYS_BASE+0x0314))
#define AFE_TOP_CON0	((UINT32P)(AUDIOSYS_BASE+0x0200))
#define AFE_TOP_CON1	((UINT32P)(AUDIOSYS_BASE+0x0204))
#define AFE_TOP_CON2	((UINT32P)(AUDIOSYS_BASE+0x0208))
#define AFE_ADDA_PREDIS_CON0	((UINT32P)(AUDIOSYS_BASE+0x0260))
#define AFE_ADDA_PREDIS_CON1	((UINT32P)(AUDIOSYS_BASE+0x0264))
#define AFE_ADDA_SRC_DEBUG_RESERVED	((UINT32P)(AUDIOSYS_BASE+0x0268))
#define AFE_ADDA_SRC_DEBUG_MON0_RESERVED	((UINT32P)(AUDIOSYS_BASE+0x026c))
#define AFE_HDMI_OUT_CON0	((UINT32P)(AUDIOSYS_BASE+0x0370))
#define AFE_HDMI_OUT_BASE	((UINT32P)(AUDIOSYS_BASE+0x0374))
#define AFE_HDMI_OUT_CUR	((UINT32P)(AUDIOSYS_BASE+0x0378))
#define AFE_HDMI_OUT_END	((UINT32P)(AUDIOSYS_BASE+0x037c))
#define AFE_SPDIF_OUT_CON0	((UINT32P)(AUDIOSYS_BASE+0x0380))
#define AFE_SPDIF_OUT_BASE	((UINT32P)(AUDIOSYS_BASE+0x0384))
#define AFE_SPDIF_OUT_CUR	((UINT32P)(AUDIOSYS_BASE+0x0388))
#define AFE_SPDIF_OUT_END	((UINT32P)(AUDIOSYS_BASE+0x038c))
#define AFE_HDMI_CONN0	((UINT32P)(AUDIOSYS_BASE+0x0390))
#define AFE_8CH_I2S_OUT_CON	((UINT32P)(AUDIOSYS_BASE+0x0394))
#define AFE_MEMIF_MINLEN	((UINT32P)(AUDIOSYS_BASE+0x03d0))
#define AFE_MEMIF_MAXLEN	((UINT32P)(AUDIOSYS_BASE+0x03d4))
#define AFE_MEMIF_PBUF_SIZE	((UINT32P)(AUDIOSYS_BASE+0x03d8))
#define AFE_APLL_TUNER_CFG	((UINT32P)(AUDIOSYS_BASE+0x03f0))
#define AFE_MOD_DAI_BASE	((UINT32P)(AUDIOSYS_BASE+0x0330))
#define AFE_MOD_DAI_CUR	((UINT32P)(AUDIOSYS_BASE+0x0334))
#define AFE_MOD_DAI_END	((UINT32P)(AUDIOSYS_BASE+0x0338))
#define AFE_MOD_DAI_WR_CUR	((UINT32P)(AUDIOSYS_BASE+0x033c))
#define AFE_ASRC_CON0	((UINT32P)(AUDIOSYS_BASE+0x0500))
#define AFE_ASRC_CON1	((UINT32P)(AUDIOSYS_BASE+0x0504))
#define AFE_ASRC_CON2	((UINT32P)(AUDIOSYS_BASE+0x0508))
#define AFE_ASRC_CON3	((UINT32P)(AUDIOSYS_BASE+0x050c))
#define AFE_ASRC_CON4	((UINT32P)(AUDIOSYS_BASE+0x0510))
#define AFE_ASRC_CON5	((UINT32P)(AUDIOSYS_BASE+0x0514))
#define AFE_ASRC_CON6	((UINT32P)(AUDIOSYS_BASE+0x0518))
#define AFE_ASRC_CON7	((UINT32P)(AUDIOSYS_BASE+0x051c))
#define AFE_ASRC_CON8	((UINT32P)(AUDIOSYS_BASE+0x0520))
#define AFE_ASRC_CON9	((UINT32P)(AUDIOSYS_BASE+0x0524))
#define AFE_ASRC_CON10	((UINT32P)(AUDIOSYS_BASE+0x0528))
#define AFE_ASRC_CON11	((UINT32P)(AUDIOSYS_BASE+0x052c))
#define AFE_ASRC_CON12	((UINT32P)(AUDIOSYS_BASE+0x0534))
#define AFE_ASRC_CON13	((UINT32P)(AUDIOSYS_BASE+0x0550))
#define AFE_ASRC_CON14	((UINT32P)(AUDIOSYS_BASE+0x0554))
#define AFE_ASRC_CON15	((UINT32P)(AUDIOSYS_BASE+0x0558))
#define AFE_ASRC_CON16	((UINT32P)(AUDIOSYS_BASE+0x055c))
#define AFE_ASRC_CON17	((UINT32P)(AUDIOSYS_BASE+0x0560))
#define AFE_ASRC_CON18	((UINT32P)(AUDIOSYS_BASE+0x0564))
#define AFE_ASRC_CON19	((UINT32P)(AUDIOSYS_BASE+0x0568))
#define AFE_ASRC_CON20	((UINT32P)(AUDIOSYS_BASE+0x056c))
#define AFE_ASRC_CON21	((UINT32P)(AUDIOSYS_BASE+0x0570))
#define AFE_ASRC_CON22	((UINT32P)(AUDIOSYS_BASE+0x0574))
#define AFE_PCM_INTF_CON1	((UINT32P)(AUDIOSYS_BASE+0x0530))
#define AFE_PCM_INTF_CON2	((UINT32P)(AUDIOSYS_BASE+0x0538))
#define AFE_PCM2_INTF_CON	((UINT32P)(AUDIOSYS_BASE+0x053c))
#define AFE_APB_MON	((UINT32P)(AUDIOSYS_BASE+0x0540))
#define AFE_IEC_CFG	((UINT32P)(AUDIOSYS_BASE+0x0480))
#define AFE_IEC_NSNUM	((UINT32P)(AUDIOSYS_BASE+0x0484))
#define AFE_IEC_BURST_INFO	((UINT32P)(AUDIOSYS_BASE+0x0488))
#define AFE_IEC_BURST_LEN	((UINT32P)(AUDIOSYS_BASE+0x048c))
#define AFE_IEC_NSADR	((UINT32P)(AUDIOSYS_BASE+0x0490))
#define AFE_IEC_CHL_STAT0	((UINT32P)(AUDIOSYS_BASE+0x04a0))
#define AFE_IEC_CHL_STAT1	((UINT32P)(AUDIOSYS_BASE+0x04a4))
#define AFE_IEC_CHR_STAT0	((UINT32P)(AUDIOSYS_BASE+0x04a8))
#define AFE_IEC_CHR_STAT1	((UINT32P)(AUDIOSYS_BASE+0x04ac))
#define FPGA_CFG0	((UINT32P)(AUDIOSYS_BASE+0x04c0))
#define FPGA_CFG1	((UINT32P)(AUDIOSYS_BASE+0x04c4))
#define FPGA_CFG2	((UINT32P)(AUDIOSYS_BASE+0x04b8))
#define FPGA_CFG3	((UINT32P)(AUDIOSYS_BASE+0x04bc))
#define ADR_FPGA_VER	((UINT32P)(AUDIOSYS_BASE+0x04c8))
#define ADR_FPGA_STC	((UINT32P)(AUDIOSYS_BASE+0x04cc))
#define ADR_DBG_MON0	((UINT32P)(AUDIOSYS_BASE+0x04d0))
#define ADR_DBG_MON1	((UINT32P)(AUDIOSYS_BASE+0x04d4))
#define ADR_DBG_MON2	((UINT32P)(AUDIOSYS_BASE+0x04d8))
#define ADR_DBG_MON3	((UINT32P)(AUDIOSYS_BASE+0x04dc))
#define ADR_DBG_MON4	((UINT32P)(AUDIOSYS_BASE+0x04e0))
#define ADR_DBG_MON5	((UINT32P)(AUDIOSYS_BASE+0x04e4))
#define ADR_DBG_MON6	((UINT32P)(AUDIOSYS_BASE+0x04e8))
#define ADR_DBG_MON7	((UINT32P)(AUDIOSYS_BASE+0x04ec))
#define AFE_MRGIF_CON	((UINT32P)(AUDIOSYS_BASE+0x003c))
#define AFE_MRGIF_MON0	((UINT32P)(AUDIOSYS_BASE+0x0270))
#define AFE_MRGIF_MON1	((UINT32P)(AUDIOSYS_BASE+0x0274))
#define AFE_MRGIF_MON2	((UINT32P)(AUDIOSYS_BASE+0x0278))

// APB Module alc
#define ALC_BASE (0x60000000)
#define ALC_CTRL_ADDR	((UINT32P)(ALC_BASE+0x0))
#define ALC_CSM_ADDR	((UINT32P)(ALC_BASE+0x1))
#define ALC_REQ_ADDR	((UINT32P)(ALC_BASE+0x2))
#define ALC_DATA_ADDR	((UINT32P)(ALC_BASE+0x3))
#define ALC_FIN_ADDR	((UINT32P)(ALC_BASE+0x4))
#define ALC_CTRL2_ADDR	((UINT32P)(ALC_BASE+0x5))
#define ALC_BASE_ADDR	((UINT32P)(ALC_BASE+0x0))
#define ALC_GEN_CON_ADDR	((UINT32P)(ALC_BASE+0x0000))
#define ALC_FEATURE_CTRL_ADDR	((UINT32P)(ALC_BASE+0x0004))
#define ALC_LOG_BUF0_BSAD_ADDR	((UINT32P)(ALC_BASE+0x0008))
#define ALC_LOG_BUF1_BSAD_ADDR	((UINT32P)(ALC_BASE+0x000C))
#define ALC_LOG_BUF0_SIZE_ADDR	((UINT32P)(ALC_BASE+0x0010))
#define ALC_LOG_BUF1_SIZE_ADDR	((UINT32P)(ALC_BASE+0x0014))
#define ALC_PDI_PAT0_BUF0_ADDR	((UINT32P)(ALC_BASE+0x0018))
#define ALC_PDI_PAT1_BUF0_ADDR	((UINT32P)(ALC_BASE+0x001C))
#define ALC_PDI_PAT0_BUF1_ADDR	((UINT32P)(ALC_BASE+0x0020))
#define ALC_PDI_PAT1_BUF1_ADDR	((UINT32P)(ALC_BASE+0x0024))
#define ALC_GRP_BUF0_ACT_TH_ADDR	((UINT32P)(ALC_BASE+0x0028))
#define ALC_GRP_BUF1_ACT_TH_ADDR	((UINT32P)(ALC_BASE+0x002C))
#define ALC_GRP_BUF0_TH_G0_ADDR	((UINT32P)(ALC_BASE+0x0030))
#define ALC_GRP_BUF0_TH_G1_ADDR	((UINT32P)(ALC_BASE+0x0034))
#define ALC_GRP_BUF0_TH_G2_ADDR	((UINT32P)(ALC_BASE+0x0038))
#define ALC_GRP_BUF0_TH_G3_ADDR	((UINT32P)(ALC_BASE+0x003C))
#define ALC_GRP_BUF1_TH_G0_ADDR	((UINT32P)(ALC_BASE+0x0040))
#define ALC_GRP_BUF1_TH_G1_ADDR	((UINT32P)(ALC_BASE+0x0044))
#define ALC_GRP_BUF1_TH_G2_ADDR	((UINT32P)(ALC_BASE+0x0048))
#define ALC_GRP_BUF1_TH_G3_ADDR	((UINT32P)(ALC_BASE+0x004C))
#define ALC_DBG1	((UINT32P)(ALC_BASE+0x0050))
#define ALC_DBG2	((UINT32P)(ALC_BASE+0x0054))
#define ALC_DBG3	((UINT32P)(ALC_BASE+0x0058))
#define ALC_DBG4	((UINT32P)(ALC_BASE+0x005C))
#define ALC_DBG5	((UINT32P)(ALC_BASE+0x0060))
#define ALC_DBG6	((UINT32P)(ALC_BASE+0x0064))
#define ALC_DBG7	((UINT32P)(ALC_BASE+0x0068))
#define ALC_DBG8	((UINT32P)(ALC_BASE+0x006C))
#define ALC_DBG9	((UINT32P)(ALC_BASE+0x0070))
#define ALC_DBGA	((UINT32P)(ALC_BASE+0x0074))
#define ALC_DBGB	((UINT32P)(ALC_BASE+0x0078))
#define ALC_DBGC	((UINT32P)(ALC_BASE+0x007C))
#define ALC_DBGD	((UINT32P)(ALC_BASE+0x00D4))
#define ALC_DBGE	((UINT32P)(ALC_BASE+0x00D8))
#define ALC_DBGF	((UINT32P)(ALC_BASE+0x00DC))
#define ALC_SET2_DBG1	((UINT32P)(ALC_BASE+0x0500))
#define ALC_SET2_DBG2	((UINT32P)(ALC_BASE+0x0504))
#define ALC_SET2_DBG3	((UINT32P)(ALC_BASE+0x0508))
#define ALC_SET2_DBG4	((UINT32P)(ALC_BASE+0x050C))
#define ALC_SET2_DBG5	((UINT32P)(ALC_BASE+0x0510))
#define ALC_SET2_DBG6	((UINT32P)(ALC_BASE+0x0514))
#define ALC_SET2_DBG7	((UINT32P)(ALC_BASE+0x0518))
#define ALC_SET2_DBG8	((UINT32P)(ALC_BASE+0x051C))
#define ALC_SET2_DBG9	((UINT32P)(ALC_BASE+0x0520))
#define ALC_SET2_DBGA	((UINT32P)(ALC_BASE+0x0524))
#define ALC_SET2_DBGB	((UINT32P)(ALC_BASE+0x0528))
#define ALC_SET2_DBGC	((UINT32P)(ALC_BASE+0x052C))
#define ALC_SET2_DBGD	((UINT32P)(ALC_BASE+0x0530))
#define ALC_SET2_DBGE	((UINT32P)(ALC_BASE+0x0534))
#define ALC_SET2_DBGF	((UINT32P)(ALC_BASE+0x0538))
#define ALC_MAX_LIT_RECORDS_NUM_ADDR	((UINT32P)(ALC_BASE+0x0080))
#define ALC_LAST_CSM_ADDR	((UINT32P)(ALC_BASE+0x0084))
#define ALC_CURRENT_DATA_ADDR	((UINT32P)(ALC_BASE+0x0088))
#define ALC_RSTART_PTR_BUF0_ADDR	((UINT32P)(ALC_BASE+0x008C))
#define ALC_RSTART_PTR_BUF1_ADDR	((UINT32P)(ALC_BASE+0x0090))
#define ALC_REND_PTR_BUF0_ADDR	((UINT32P)(ALC_BASE+0x0094))
#define ALC_REND_PTR_BUF1_ADDR	((UINT32P)(ALC_BASE+0x0098))
#define ALC_CURRENT_WRITE_PTR_BUF0_ADDR	((UINT32P)(ALC_BASE+0x009C))
#define ALC_CURRENT_WRITE_PTR_BUF1_ADDR	((UINT32P)(ALC_BASE+0x00A0))
#define ALC_PDI_BUF0_ADDR	((UINT32P)(ALC_BASE+0x00A4))
#define ALC_PDI_BUF1_ADDR	((UINT32P)(ALC_BASE+0x00A8))
#define ALC_PDI_AMOUNT_BUF0_ADDR	((UINT32P)(ALC_BASE+0x00AC))
#define ALC_PDI_AMOUNT_BUF1_ADDR	((UINT32P)(ALC_BASE+0x00B0))
#define ALC_MISC_ERR_ADDR	((UINT32P)(ALC_BASE+0x00B4))
#define ALC_DBG_STATES_ADDR	((UINT32P)(ALC_BASE+0x00B8))
#define ALC_DBG_BUL_BUF0_ADDR	((UINT32P)(ALC_BASE+0x00BC))
#define ALC_DBG_BUL_BUF1_ADDR	((UINT32P)(ALC_BASE+0x00C0))
#define ALC_DBG_SPACE_LEFT_BUF0_ADDR	((UINT32P)(ALC_BASE+0x00C4))
#define ALC_DBG_SPACE_LEFT_BUF1_ADDR	((UINT32P)(ALC_BASE+0x00C8))
#define ALC_DBG_CUR_REQ_ADDR	((UINT32P)(ALC_BASE+0x00CC))
#define ALC_DBG_CUR_DATA_ADDR	((UINT32P)(ALC_BASE+0x00D0))
#define ALC_CURRENT_CSM_ADDR	((UINT32P)(ALC_BASE+0x00E0))
#define ALC_CURRENT_LEFT_LENGTH_ADDR	((UINT32P)(ALC_BASE+0x00E4))
#define ALC_SW_MANUAL_FLUSH_CSM_ADDR	((UINT32P)(ALC_BASE+0x00E8))
#define ALC_SW_MANUAL_FLUSH_VALID_ADDR	((UINT32P)(ALC_BASE+0x00EC))
#define ALC_DMA_HANDLING_ADDR	((UINT32P)(ALC_BASE+0x00F0))
#define ALC_RESUME_BUF0_PTR_ADDR	((UINT32P)(ALC_BASE+0x00F4))
#define ALC_RESUME_BUF1_PTR_ADDR	((UINT32P)(ALC_BASE+0x00F8))
#define ALC_VERSION_ADDR	((UINT32P)(ALC_BASE+0x00FC))

// APB Module md_config
#define MD_CONFIG_BASE (0x80000000)
#define MD_HW_VERSION	((UINT32P)(MD_CONFIG_BASE+0x000))
#define MD_FW_VERSION	((UINT32P)(MD_CONFIG_BASE+0x004))
#define MD_HW_CODE	((UINT32P)(MD_CONFIG_BASE+0x008))
#define MD_HW_SUB_CODE	((UINT32P)(MD_CONFIG_BASE+0x00C))
#define MD_SW_MISC_L	((UINT32P)(MD_CONFIG_BASE+0x010))
#define MD_SW_MISC_H	((UINT32P)(MD_CONFIG_BASE+0x014))
#define MD_CHIP_STATUS	((UINT32P)(MD_CONFIG_BASE+0x018))
#define MD_MCU_CON0	((UINT32P)(MD_CONFIG_BASE+0x100))
#define MD_MCU_CON1	((UINT32P)(MD_CONFIG_BASE+0x104))
#define MD_MCU_CON2	((UINT32P)(MD_CONFIG_BASE+0x108))
#define MD_MCU_STATUS0	((UINT32P)(MD_CONFIG_BASE+0x110))
#define MD_MCU_STATUS1	((UINT32P)(MD_CONFIG_BASE+0x114))
#define MD_MCU_STATUS2	((UINT32P)(MD_CONFIG_BASE+0x118))
#define MD_MCU_STATUS3	((UINT32P)(MD_CONFIG_BASE+0x11C))
#define MD_MCU_STATUS4	((UINT32P)(MD_CONFIG_BASE+0x120))
#define MD_MCU_STATUS5	((UINT32P)(MD_CONFIG_BASE+0x124))
#define MD_MCU_STATUS6	((UINT32P)(MD_CONFIG_BASE+0x128))
#define MD_MCU_STATUS7	((UINT32P)(MD_CONFIG_BASE+0x12C))
#define MD_MCU_STATUS8	((UINT32P)(MD_CONFIG_BASE+0x130))
#define MD_MCU_STATUS9	((UINT32P)(MD_CONFIG_BASE+0x134))
#define MD_MCU_STATUS10	((UINT32P)(MD_CONFIG_BASE+0x138))
#define MD_MCU_STATUS11	((UINT32P)(MD_CONFIG_BASE+0x13C))
#define MD_MCU_STATUS12	((UINT32P)(MD_CONFIG_BASE+0x140))
#define MD_MCU_STATUS13	((UINT32P)(MD_CONFIG_BASE+0x144))
#define MD_MCU_STATUS14	((UINT32P)(MD_CONFIG_BASE+0x148))
#define MD_MCU_STATUS15	((UINT32P)(MD_CONFIG_BASE+0x14C))
#define MD_MCU_STATUS16	((UINT32P)(MD_CONFIG_BASE+0x150))
#define MD_MCU_STATUS17	((UINT32P)(MD_CONFIG_BASE+0x154))
#define MD_MCU_STATUS18	((UINT32P)(MD_CONFIG_BASE+0x158))
#define MD_MCU_STATUS19	((UINT32P)(MD_CONFIG_BASE+0x15C))
#define MD_MCU_STATUS20	((UINT32P)(MD_CONFIG_BASE+0x160))
#define MD_MCU_STATUS21	((UINT32P)(MD_CONFIG_BASE+0x164))
#define MD_MCU_STATUS22	((UINT32P)(MD_CONFIG_BASE+0x168))
#define MD_MCU_STATUS23	((UINT32P)(MD_CONFIG_BASE+0x16C))
#define MD_MCU_STATUS24	((UINT32P)(MD_CONFIG_BASE+0x170))
#define MD_MCU_STATUS25	((UINT32P)(MD_CONFIG_BASE+0x174))
#define MD_MCU_STATUS26	((UINT32P)(MD_CONFIG_BASE+0x178))
#define MD_MCU_STATUS27	((UINT32P)(MD_CONFIG_BASE+0x17C))
#define MD_MCU_STATUS28	((UINT32P)(MD_CONFIG_BASE+0x180))
#define MD_MCU_STATUS29	((UINT32P)(MD_CONFIG_BASE+0x184))
#define MD_MCU_STATUS30	((UINT32P)(MD_CONFIG_BASE+0x188))
#define MD_MCU_STATUS31	((UINT32P)(MD_CONFIG_BASE+0x18C))
#define MD_MCU_STATUS32	((UINT32P)(MD_CONFIG_BASE+0x190))
#define MD_MCU_STATUS33	((UINT32P)(MD_CONFIG_BASE+0x194))
#define MD_MCU_STATUS34	((UINT32P)(MD_CONFIG_BASE+0x198))
#define MD_MCU_STATUS35	((UINT32P)(MD_CONFIG_BASE+0x19C))
#define MD_MCU_STATUS36	((UINT32P)(MD_CONFIG_BASE+0x1A0))
#define MD_MCU_STATUS37	((UINT32P)(MD_CONFIG_BASE+0x1A4))
#define MD_MCU_STATUS38	((UINT32P)(MD_CONFIG_BASE+0x1A8))
#define MD_MCU_STATUS39	((UINT32P)(MD_CONFIG_BASE+0x1AC))
#define MD_MCU_STATUS40	((UINT32P)(MD_CONFIG_BASE+0x1B0))
#define MD_MCU_STATUS41	((UINT32P)(MD_CONFIG_BASE+0x1B4))
#define MD_MCU_STATUS42	((UINT32P)(MD_CONFIG_BASE+0x1B8))
#define MD_MCU_STATUS43	((UINT32P)(MD_CONFIG_BASE+0x1BC))
#define MD_MCU2EMI_CON0	((UINT32P)(MD_CONFIG_BASE+0x200))
#define MD_MCU2EMI_STATUS0	((UINT32P)(MD_CONFIG_BASE+0x204))
#define MD_MCU2EMI_STATUS1	((UINT32P)(MD_CONFIG_BASE+0x208))
#define MD_MCU2EMI_STATUS2	((UINT32P)(MD_CONFIG_BASE+0x20C))
#define MD_PFBUFFER_STATUS0	((UINT32P)(MD_CONFIG_BASE+0x210))
#define MD_PFBUFFER_STATUS1	((UINT32P)(MD_CONFIG_BASE+0x214))
#define MD_PFBUFFER_STATUS2	((UINT32P)(MD_CONFIG_BASE+0x218))
#define MD_PFBUFFER_STATUS3	((UINT32P)(MD_CONFIG_BASE+0x21C))
#define MD_MCU_ELM_CON	((UINT32P)(MD_CONFIG_BASE+0x220))
#define MD_MCU_ELM_STATUS	((UINT32P)(MD_CONFIG_BASE+0x228))
#define MD2EMI_ULTRA_HIGH_STS0	((UINT32P)(MD_CONFIG_BASE+0x400))
#define MD2EMI_ULTRA_HIGH_SET0	((UINT32P)(MD_CONFIG_BASE+0x404))
#define MD2EMI_ULTRA_HIGH_CLR0	((UINT32P)(MD_CONFIG_BASE+0x408))
#define MD2EMI_ULTRA_HIGH_STS1	((UINT32P)(MD_CONFIG_BASE+0x410))
#define MD2EMI_ULTRA_HIGH_SET1	((UINT32P)(MD_CONFIG_BASE+0x414))
#define MD2EMI_ULTRA_HIGH_CLR1	((UINT32P)(MD_CONFIG_BASE+0x418))
#define MD_BUS_CON0	((UINT32P)(MD_CONFIG_BASE+0x420))
#define MD_BUS_CON1	((UINT32P)(MD_CONFIG_BASE+0x424))
#define MD_BACKUP_CON0	((UINT32P)(MD_CONFIG_BASE+0x428))
#define MD_BACKUP_CON1	((UINT32P)(MD_CONFIG_BASE+0x42C))
#define MD_BUS_STATUS0	((UINT32P)(MD_CONFIG_BASE+0x430))
#define MD_BUS_STATUS1	((UINT32P)(MD_CONFIG_BASE+0x434))
#define MD_BUS_STATUS2	((UINT32P)(MD_CONFIG_BASE+0x438))
#define MD_BUS_STATUS3	((UINT32P)(MD_CONFIG_BASE+0x43C))
#define MD_PSYS_BUS_CON0	((UINT32P)(MD_CONFIG_BASE+0x440))
#define MD_PSYS_APB_CON0	((UINT32P)(MD_CONFIG_BASE+0x444))
#define MD_PSYS_APB_CON1	((UINT32P)(MD_CONFIG_BASE+0x448))
#define MD_PSYS_STATUS0	((UINT32P)(MD_CONFIG_BASE+0x44C))
#define MD_GLOBAL_CON0	((UINT32P)(MD_CONFIG_BASE+0x450))
#define MD_GLOBAL_SET0	((UINT32P)(MD_CONFIG_BASE+0x454))
#define MD_GLOBAL_CLR0	((UINT32P)(MD_CONFIG_BASE+0x458))
#define MD_GLOBAL_CON1	((UINT32P)(MD_CONFIG_BASE+0x45C))
#define MD_GLOBAL_CON2	((UINT32P)(MD_CONFIG_BASE+0x460))
#define MD_GLOBAL_STATUS0	((UINT32P)(MD_CONFIG_BASE+0x464))
#define MD_DCM_DEBUG_CON0	((UINT32P)(MD_CONFIG_BASE+0x470))
#define MD_DCM_DEBUG_CON1	((UINT32P)(MD_CONFIG_BASE+0x474))
#define MD_DCM_DEBUG_STATUS0	((UINT32P)(MD_CONFIG_BASE+0x478))
#define MD_DCM_DEBUG_STATUS1	((UINT32P)(MD_CONFIG_BASE+0x47C))
#define MD_DCM_DEBUG_STATUS2	((UINT32P)(MD_CONFIG_BASE+0x480))
#define MD_DCM_DEBUG_STATUS3	((UINT32P)(MD_CONFIG_BASE+0x484))
#define MD_DCM_DEBUG_STATUS4	((UINT32P)(MD_CONFIG_BASE+0x488))
#define MD_DCM_DEBUG_STATUS5	((UINT32P)(MD_CONFIG_BASE+0x48C))
#define MD_MEMPD_CON	((UINT32P)(MD_CONFIG_BASE+0x4A0))
#define MD_MBIST_EN	((UINT32P)(MD_CONFIG_BASE+0x4B0))
#define MD_MBIST_STATUS	((UINT32P)(MD_CONFIG_BASE+0x4B4))
#define MD_TOPSM_CON	((UINT32P)(MD_CONFIG_BASE+0x4C0))
#define MD_INFRA_MISC_CON	((UINT32P)(MD_CONFIG_BASE+0x4D0))
#define MD_TOP_CON	((UINT32P)(MD_CONFIG_BASE+0x500))
#define MD_TOP_CLOCK_CON	((UINT32P)(MD_CONFIG_BASE+0x508))
#define MD_TOP_CLKO_MODE	((UINT32P)(MD_CONFIG_BASE+0x50C))
#define MD_TOP_MDMCU_DCM_CON0	((UINT32P)(MD_CONFIG_BASE+0x510))
#define MD_TOP_MDMCU_DCM_CON1	((UINT32P)(MD_CONFIG_BASE+0x514))
#define MD_TOP_MDBUS_DCM_CON0	((UINT32P)(MD_CONFIG_BASE+0x518))
#define MD_TOP_MDBUS_DCM_CON1	((UINT32P)(MD_CONFIG_BASE+0x51C))
#define MD_TOP_MDDSP_DCM_CON0	((UINT32P)(MD_CONFIG_BASE+0x520))
#define MD_TOP_MDDSP_DCM_CON1	((UINT32P)(MD_CONFIG_BASE+0x524))
#define MD_TOP_DCM_DEBUG_CON0	((UINT32P)(MD_CONFIG_BASE+0x530))
#define MD_TOP_DCM_DEBUG_CON1	((UINT32P)(MD_CONFIG_BASE+0x534))
#define MD_TOP_DCM_DEBUG_STATUS0	((UINT32P)(MD_CONFIG_BASE+0x538))
#define MD_TOP_DCM_DEBUG_STATUS1	((UINT32P)(MD_CONFIG_BASE+0x53C))
#define MD_TOP_DCM_DEBUG_STATUS2	((UINT32P)(MD_CONFIG_BASE+0x540))
#define MD_TOP_DCM_DEBUG_STATUS3	((UINT32P)(MD_CONFIG_BASE+0x544))
#define MD_TOP_DCM_DEBUG_STATUS4	((UINT32P)(MD_CONFIG_BASE+0x548))
#define MD_TOP_DCM_DEBUG_STATUS5	((UINT32P)(MD_CONFIG_BASE+0x54C))
#define MD_DEBUG_CON	((UINT32P)(MD_CONFIG_BASE+0x600))

// APB Module cirq
#define MD_CIRQ_BASE (0x80010000)
#define MD_CIRQ_IRQ_MASK0	((UINT32P)(MD_CIRQ_BASE+0x000))
#define MD_CIRQ_IRQ_MASK1	((UINT32P)(MD_CIRQ_BASE+0x004))
#define MD_CIRQ_IRQ_MASK2	((UINT32P)(MD_CIRQ_BASE+0x008))
#define MD_CIRQ_IRQ_MASK3	((UINT32P)(MD_CIRQ_BASE+0x00c))
#define MD_CIRQ_IRQ_MASK4	((UINT32P)(MD_CIRQ_BASE+0x010))
#define MD_CIRQ_IRQ_MASK5	((UINT32P)(MD_CIRQ_BASE+0x014))
#define MD_CIRQ_IRQ_MASK6	((UINT32P)(MD_CIRQ_BASE+0x018))
#define MD_CIRQ_IRQ_MASK7	((UINT32P)(MD_CIRQ_BASE+0x01c))
#define MD_CIRQ_IRQ_MASK_SET0	((UINT32P)(MD_CIRQ_BASE+0x020))
#define MD_CIRQ_IRQ_MASK_SET1	((UINT32P)(MD_CIRQ_BASE+0x024))
#define MD_CIRQ_IRQ_MASK_SET2	((UINT32P)(MD_CIRQ_BASE+0x028))
#define MD_CIRQ_IRQ_MASK_SET3	((UINT32P)(MD_CIRQ_BASE+0x02c))
#define MD_CIRQ_IRQ_MASK_SET4	((UINT32P)(MD_CIRQ_BASE+0x030))
#define MD_CIRQ_IRQ_MASK_SET5	((UINT32P)(MD_CIRQ_BASE+0x034))
#define MD_CIRQ_IRQ_MASK_SET6	((UINT32P)(MD_CIRQ_BASE+0x038))
#define MD_CIRQ_IRQ_MASK_SET7	((UINT32P)(MD_CIRQ_BASE+0x03c))
#define MD_CIRQ_IRQ_MASK_CLR0	((UINT32P)(MD_CIRQ_BASE+0x040))
#define MD_CIRQ_IRQ_MASK_CLR1	((UINT32P)(MD_CIRQ_BASE+0x044))
#define MD_CIRQ_IRQ_MASK_CLR2	((UINT32P)(MD_CIRQ_BASE+0x048))
#define MD_CIRQ_IRQ_MASK_CLR3	((UINT32P)(MD_CIRQ_BASE+0x04c))
#define MD_CIRQ_IRQ_MASK_CLR4	((UINT32P)(MD_CIRQ_BASE+0x050))
#define MD_CIRQ_IRQ_MASK_CLR5	((UINT32P)(MD_CIRQ_BASE+0x054))
#define MD_CIRQ_IRQ_MASK_CLR6	((UINT32P)(MD_CIRQ_BASE+0x058))
#define MD_CIRQ_IRQ_MASK_CLR7	((UINT32P)(MD_CIRQ_BASE+0x05c))
#define MD_CIRQ_IRQ_SENS0	((UINT32P)(MD_CIRQ_BASE+0x060))
#define MD_CIRQ_IRQ_SENS1	((UINT32P)(MD_CIRQ_BASE+0x064))
#define MD_CIRQ_IRQ_SENS2	((UINT32P)(MD_CIRQ_BASE+0x068))
#define MD_CIRQ_IRQ_SENS3	((UINT32P)(MD_CIRQ_BASE+0x06c))
#define MD_CIRQ_IRQ_SENS4	((UINT32P)(MD_CIRQ_BASE+0x070))
#define MD_CIRQ_IRQ_SENS5	((UINT32P)(MD_CIRQ_BASE+0x074))
#define MD_CIRQ_IRQ_SENS6	((UINT32P)(MD_CIRQ_BASE+0x078))
#define MD_CIRQ_IRQ_SENS7	((UINT32P)(MD_CIRQ_BASE+0x07c))
#define MD_CIRQ_IRQ_SENS_SET0	((UINT32P)(MD_CIRQ_BASE+0x080))
#define MD_CIRQ_IRQ_SENS_SET1	((UINT32P)(MD_CIRQ_BASE+0x084))
#define MD_CIRQ_IRQ_SENS_SET2	((UINT32P)(MD_CIRQ_BASE+0x088))
#define MD_CIRQ_IRQ_SENS_SET3	((UINT32P)(MD_CIRQ_BASE+0x08c))
#define MD_CIRQ_IRQ_SENS_SET4	((UINT32P)(MD_CIRQ_BASE+0x090))
#define MD_CIRQ_IRQ_SENS_SET5	((UINT32P)(MD_CIRQ_BASE+0x094))
#define MD_CIRQ_IRQ_SENS_SET6	((UINT32P)(MD_CIRQ_BASE+0x098))
#define MD_CIRQ_IRQ_SENS_SET7	((UINT32P)(MD_CIRQ_BASE+0x09c))
#define MD_CIRQ_IRQ_SENS_CLR0	((UINT32P)(MD_CIRQ_BASE+0x0a0))
#define MD_CIRQ_IRQ_SENS_CLR1	((UINT32P)(MD_CIRQ_BASE+0x0a4))
#define MD_CIRQ_IRQ_SENS_CLR2	((UINT32P)(MD_CIRQ_BASE+0x0a8))
#define MD_CIRQ_IRQ_SENS_CLR3	((UINT32P)(MD_CIRQ_BASE+0x0ac))
#define MD_CIRQ_IRQ_SENS_CLR4	((UINT32P)(MD_CIRQ_BASE+0x0b0))
#define MD_CIRQ_IRQ_SENS_CLR5	((UINT32P)(MD_CIRQ_BASE+0x0b4))
#define MD_CIRQ_IRQ_SENS_CLR6	((UINT32P)(MD_CIRQ_BASE+0x0b8))
#define MD_CIRQ_IRQ_SENS_CLR7	((UINT32P)(MD_CIRQ_BASE+0x0bc))
#define MD_CIRQ_IRQ_SOFT0	((UINT32P)(MD_CIRQ_BASE+0x0c0))
#define MD_CIRQ_IRQ_SOFT1	((UINT32P)(MD_CIRQ_BASE+0x0c4))
#define MD_CIRQ_IRQ_SOFT2	((UINT32P)(MD_CIRQ_BASE+0x0c8))
#define MD_CIRQ_IRQ_SOFT3	((UINT32P)(MD_CIRQ_BASE+0x0cc))
#define MD_CIRQ_IRQ_SOFT4	((UINT32P)(MD_CIRQ_BASE+0x0d0))
#define MD_CIRQ_IRQ_SOFT5	((UINT32P)(MD_CIRQ_BASE+0x0d4))
#define MD_CIRQ_IRQ_SOFT6	((UINT32P)(MD_CIRQ_BASE+0x0d8))
#define MD_CIRQ_IRQ_SOFT7	((UINT32P)(MD_CIRQ_BASE+0x0dc))
#define MD_CIRQ_IRQ_SOFT_SET0	((UINT32P)(MD_CIRQ_BASE+0x0e0))
#define MD_CIRQ_IRQ_SOFT_SET1	((UINT32P)(MD_CIRQ_BASE+0x0e4))
#define MD_CIRQ_IRQ_SOFT_SET2	((UINT32P)(MD_CIRQ_BASE+0x0e8))
#define MD_CIRQ_IRQ_SOFT_SET3	((UINT32P)(MD_CIRQ_BASE+0x0ec))
#define MD_CIRQ_IRQ_SOFT_SET4	((UINT32P)(MD_CIRQ_BASE+0x0f0))
#define MD_CIRQ_IRQ_SOFT_SET5	((UINT32P)(MD_CIRQ_BASE+0x0f4))
#define MD_CIRQ_IRQ_SOFT_SET6	((UINT32P)(MD_CIRQ_BASE+0x0f8))
#define MD_CIRQ_IRQ_SOFT_SET7	((UINT32P)(MD_CIRQ_BASE+0x0fc))
#define MD_CIRQ_IRQ_SOFT_CLR0	((UINT32P)(MD_CIRQ_BASE+0x100))
#define MD_CIRQ_IRQ_SOFT_CLR1	((UINT32P)(MD_CIRQ_BASE+0x104))
#define MD_CIRQ_IRQ_SOFT_CLR2	((UINT32P)(MD_CIRQ_BASE+0x108))
#define MD_CIRQ_IRQ_SOFT_CLR3	((UINT32P)(MD_CIRQ_BASE+0x10c))
#define MD_CIRQ_IRQ_SOFT_CLR4	((UINT32P)(MD_CIRQ_BASE+0x110))
#define MD_CIRQ_IRQ_SOFT_CLR5	((UINT32P)(MD_CIRQ_BASE+0x114))
#define MD_CIRQ_IRQ_SOFT_CLR6	((UINT32P)(MD_CIRQ_BASE+0x118))
#define MD_CIRQ_IRQ_SOFT_CLR7	((UINT32P)(MD_CIRQ_BASE+0x11c))
#define MD_CIRQ_IRQ_ASTA0	((UINT32P)(MD_CIRQ_BASE+0x120))
#define MD_CIRQ_IRQ_ASTA1	((UINT32P)(MD_CIRQ_BASE+0x124))
#define MD_CIRQ_IRQ_ASTA2	((UINT32P)(MD_CIRQ_BASE+0x128))
#define MD_CIRQ_IRQ_ASTA3	((UINT32P)(MD_CIRQ_BASE+0x12c))
#define MD_CIRQ_IRQ_ASTA4	((UINT32P)(MD_CIRQ_BASE+0x130))
#define MD_CIRQ_IRQ_ASTA5	((UINT32P)(MD_CIRQ_BASE+0x134))
#define MD_CIRQ_IRQ_ASTA6	((UINT32P)(MD_CIRQ_BASE+0x138))
#define MD_CIRQ_IRQ_ASTA7	((UINT32P)(MD_CIRQ_BASE+0x13c))
#define MD_CIRQ_FIQ_ASTA0	((UINT32P)(MD_CIRQ_BASE+0x140))
#define MD_CIRQ_FIQ_ASTA1	((UINT32P)(MD_CIRQ_BASE+0x144))
#define MD_CIRQ_FIQ_ASTA2	((UINT32P)(MD_CIRQ_BASE+0x148))
#define MD_CIRQ_FIQ_ASTA3	((UINT32P)(MD_CIRQ_BASE+0x14c))
#define MD_CIRQ_FIQ_ASTA4	((UINT32P)(MD_CIRQ_BASE+0x150))
#define MD_CIRQ_FIQ_ASTA5	((UINT32P)(MD_CIRQ_BASE+0x154))
#define MD_CIRQ_FIQ_ASTA6	((UINT32P)(MD_CIRQ_BASE+0x158))
#define MD_CIRQ_FIQ_ASTA7	((UINT32P)(MD_CIRQ_BASE+0x15c))
#define MD_CIRQ_IRQ_EOIOH0	((UINT32P)(MD_CIRQ_BASE+0x160))
#define MD_CIRQ_IRQ_EOIOH1	((UINT32P)(MD_CIRQ_BASE+0x164))
#define MD_CIRQ_IRQ_EOIOH2	((UINT32P)(MD_CIRQ_BASE+0x168))
#define MD_CIRQ_IRQ_EOIOH3	((UINT32P)(MD_CIRQ_BASE+0x16c))
#define MD_CIRQ_IRQ_EOIOH4	((UINT32P)(MD_CIRQ_BASE+0x170))
#define MD_CIRQ_IRQ_EOIOH5	((UINT32P)(MD_CIRQ_BASE+0x174))
#define MD_CIRQ_IRQ_EOIOH6	((UINT32P)(MD_CIRQ_BASE+0x178))
#define MD_CIRQ_IRQ_EOIOH7	((UINT32P)(MD_CIRQ_BASE+0x17c))
#define MD_CIRQ_IRQ_FSEL0	((UINT32P)(MD_CIRQ_BASE+0x180))
#define MD_CIRQ_IRQ_FSEL1	((UINT32P)(MD_CIRQ_BASE+0x184))
#define MD_CIRQ_IRQ_FSEL2	((UINT32P)(MD_CIRQ_BASE+0x188))
#define MD_CIRQ_IRQ_FSEL3	((UINT32P)(MD_CIRQ_BASE+0x18c))
#define MD_CIRQ_IRQ_FSEL4	((UINT32P)(MD_CIRQ_BASE+0x190))
#define MD_CIRQ_IRQ_FSEL5	((UINT32P)(MD_CIRQ_BASE+0x194))
#define MD_CIRQ_IRQ_FSEL6	((UINT32P)(MD_CIRQ_BASE+0x198))
#define MD_CIRQ_IRQ_FSEL7	((UINT32P)(MD_CIRQ_BASE+0x19c))
#define MD_CIRQ_IRQ_STA2	((UINT32P)(MD_CIRQ_BASE+0x1a0))
#define MD_CIRQ_FIQ_STA2	((UINT32P)(MD_CIRQ_BASE+0x1a4))
#define MD_CIRQ_IRQ_EOI2	((UINT32P)(MD_CIRQ_BASE+0x1a8))
#define MD_CIRQ_IRQ_PWRCON	((UINT32P)(MD_CIRQ_BASE+0x1ac))
#define MD_CIRQ_IRQ_SEN	((UINT32P)(MD_CIRQ_BASE+0x1b0))
#define MD_CIRQ_IRQ_VIO_DBG0	((UINT32P)(MD_CIRQ_BASE+0x1b4))
#define MD_CIRQ_IRQ_VIO_DBG1	((UINT32P)(MD_CIRQ_BASE+0x1b8))
#define MD_CIRQ_IRQ_STV	((UINT32P)(MD_CIRQ_BASE+0x1bc))
#define MD_CIRQ_IRQ_SEL0	((UINT32P)(MD_CIRQ_BASE+0x200))
#define MD_CIRQ_IRQ_SEL1	((UINT32P)(MD_CIRQ_BASE+0x204))
#define MD_CIRQ_IRQ_SEL2	((UINT32P)(MD_CIRQ_BASE+0x208))
#define MD_CIRQ_IRQ_SEL3	((UINT32P)(MD_CIRQ_BASE+0x20c))
#define MD_CIRQ_IRQ_SEL4	((UINT32P)(MD_CIRQ_BASE+0x210))
#define MD_CIRQ_IRQ_SEL5	((UINT32P)(MD_CIRQ_BASE+0x214))
#define MD_CIRQ_IRQ_SEL6	((UINT32P)(MD_CIRQ_BASE+0x218))
#define MD_CIRQ_IRQ_SEL7	((UINT32P)(MD_CIRQ_BASE+0x21c))
#define MD_CIRQ_IRQ_SEL8	((UINT32P)(MD_CIRQ_BASE+0x220))
#define MD_CIRQ_IRQ_SEL9	((UINT32P)(MD_CIRQ_BASE+0x224))
#define MD_CIRQ_IRQ_SEL10	((UINT32P)(MD_CIRQ_BASE+0x228))
#define MD_CIRQ_IRQ_SEL11	((UINT32P)(MD_CIRQ_BASE+0x22c))
#define MD_CIRQ_IRQ_SEL12	((UINT32P)(MD_CIRQ_BASE+0x230))
#define MD_CIRQ_IRQ_SEL13	((UINT32P)(MD_CIRQ_BASE+0x234))
#define MD_CIRQ_IRQ_SEL14	((UINT32P)(MD_CIRQ_BASE+0x238))
#define MD_CIRQ_IRQ_SEL15	((UINT32P)(MD_CIRQ_BASE+0x23c))
#define MD_CIRQ_IRQ_SEL16	((UINT32P)(MD_CIRQ_BASE+0x240))
#define MD_CIRQ_IRQ_SEL17	((UINT32P)(MD_CIRQ_BASE+0x244))
#define MD_CIRQ_IRQ_SEL18	((UINT32P)(MD_CIRQ_BASE+0x248))
#define MD_CIRQ_IRQ_SEL19	((UINT32P)(MD_CIRQ_BASE+0x24c))
#define MD_CIRQ_IRQ_SEL20	((UINT32P)(MD_CIRQ_BASE+0x250))
#define MD_CIRQ_IRQ_SEL21	((UINT32P)(MD_CIRQ_BASE+0x254))
#define MD_CIRQ_IRQ_SEL22	((UINT32P)(MD_CIRQ_BASE+0x258))
#define MD_CIRQ_IRQ_SEL23	((UINT32P)(MD_CIRQ_BASE+0x25c))
#define MD_CIRQ_IRQ_SEL24	((UINT32P)(MD_CIRQ_BASE+0x260))
#define MD_CIRQ_IRQ_SEL25	((UINT32P)(MD_CIRQ_BASE+0x264))
#define MD_CIRQ_IRQ_SEL26	((UINT32P)(MD_CIRQ_BASE+0x268))
#define MD_CIRQ_IRQ_SEL27	((UINT32P)(MD_CIRQ_BASE+0x26c))
#define MD_CIRQ_IRQ_SEL28	((UINT32P)(MD_CIRQ_BASE+0x270))
#define MD_CIRQ_IRQ_SEL29	((UINT32P)(MD_CIRQ_BASE+0x274))
#define MD_CIRQ_IRQ_SEL30	((UINT32P)(MD_CIRQ_BASE+0x278))
#define MD_CIRQ_IRQ_SEL31	((UINT32P)(MD_CIRQ_BASE+0x27c))
#define MD_CIRQ_IRQ_SEL32	((UINT32P)(MD_CIRQ_BASE+0x280))
#define MD_CIRQ_IRQ_SEL33	((UINT32P)(MD_CIRQ_BASE+0x284))
#define MD_CIRQ_IRQ_SEL34	((UINT32P)(MD_CIRQ_BASE+0x288))
#define MD_CIRQ_IRQ_SEL35	((UINT32P)(MD_CIRQ_BASE+0x28c))
#define MD_CIRQ_IRQ_SEL36	((UINT32P)(MD_CIRQ_BASE+0x290))
#define MD_CIRQ_IRQ_SEL37	((UINT32P)(MD_CIRQ_BASE+0x294))
#define MD_CIRQ_IRQ_SEL38	((UINT32P)(MD_CIRQ_BASE+0x298))
#define MD_CIRQ_IRQ_SEL39	((UINT32P)(MD_CIRQ_BASE+0x29c))
#define MD_CIRQ_IRQ_SEL40	((UINT32P)(MD_CIRQ_BASE+0x2a0))
#define MD_CIRQ_IRQ_SEL41	((UINT32P)(MD_CIRQ_BASE+0x2a4))
#define MD_CIRQ_IRQ_SEL42	((UINT32P)(MD_CIRQ_BASE+0x2a8))
#define MD_CIRQ_IRQ_SEL43	((UINT32P)(MD_CIRQ_BASE+0x2ac))
#define MD_CIRQ_IRQ_SEL44	((UINT32P)(MD_CIRQ_BASE+0x2b0))
#define MD_CIRQ_IRQ_SEL45	((UINT32P)(MD_CIRQ_BASE+0x2b4))
#define MD_CIRQ_IRQ_SEL46	((UINT32P)(MD_CIRQ_BASE+0x2b8))
#define MD_CIRQ_IRQ_SEL47	((UINT32P)(MD_CIRQ_BASE+0x2bc))
#define MD_CIRQ_IRQ_SEL48	((UINT32P)(MD_CIRQ_BASE+0x2c0))
#define MD_CIRQ_IRQ_SEL49	((UINT32P)(MD_CIRQ_BASE+0x2c4))
#define MD_CIRQ_IRQ_SEL50	((UINT32P)(MD_CIRQ_BASE+0x2c8))
#define MD_CIRQ_IRQ_SEL51	((UINT32P)(MD_CIRQ_BASE+0x2cc))
#define MD_CIRQ_IRQ_SEL52	((UINT32P)(MD_CIRQ_BASE+0x2d0))
#define MD_CIRQ_IRQ_SEL53	((UINT32P)(MD_CIRQ_BASE+0x2d4))
#define MD_CIRQ_IRQ_SEL54	((UINT32P)(MD_CIRQ_BASE+0x2d8))
#define MD_CIRQ_IRQ_SEL55	((UINT32P)(MD_CIRQ_BASE+0x2dc))
#define MD_CIRQ_IRQ_SEL56	((UINT32P)(MD_CIRQ_BASE+0x2e0))
#define MD_CIRQ_IRQ_SEL57	((UINT32P)(MD_CIRQ_BASE+0x2e4))
#define MD_CIRQ_IRQ_SEL58	((UINT32P)(MD_CIRQ_BASE+0x2e8))
#define MD_CIRQ_IRQ_SEL59	((UINT32P)(MD_CIRQ_BASE+0x2ec))
#define MD_CIRQ_IRQ_SEL60	((UINT32P)(MD_CIRQ_BASE+0x2f0))
#define MD_CIRQ_IRQ_SEL61	((UINT32P)(MD_CIRQ_BASE+0x2f4))
#define MD_CIRQ_IRQ_SEL62	((UINT32P)(MD_CIRQ_BASE+0x2f8))
#define MD_CIRQ_IRQ_SEL63	((UINT32P)(MD_CIRQ_BASE+0x2fc))
#define MD_CIRQ_EINT_STA	((UINT32P)(MD_CIRQ_BASE+0x300))
#define MD_CIRQ_EINT_STA0	((UINT32P)(MD_CIRQ_BASE+0x300))
#define MD_CIRQ_EINT_STA1	((UINT32P)(MD_CIRQ_BASE+0x304))
#define MD_CIRQ_EINT_INTACK	((UINT32P)(MD_CIRQ_BASE+0x308))
#define MD_CIRQ_EINT_INTACK0	((UINT32P)(MD_CIRQ_BASE+0x308))
#define MD_CIRQ_EINT_INTACK1	((UINT32P)(MD_CIRQ_BASE+0x30c))
#define MD_CIRQ_EINT_EEVT	((UINT32P)(MD_CIRQ_BASE+0x310))
#define MD_CIRQ_EINT_MASK	((UINT32P)(MD_CIRQ_BASE+0x318))
#define MD_CIRQ_EINT_MASK0	((UINT32P)(MD_CIRQ_BASE+0x318))
#define MD_CIRQ_EINT_MASK1	((UINT32P)(MD_CIRQ_BASE+0x31c))
#define MD_CIRQ_EINT_MASK_SET	((UINT32P)(MD_CIRQ_BASE+0x320))
#define MD_CIRQ_EINT_MASK_SET0	((UINT32P)(MD_CIRQ_BASE+0x320))
#define MD_CIRQ_EINT_MASK_SET1	((UINT32P)(MD_CIRQ_BASE+0x324))
#define MD_CIRQ_EINT_MASK_CLR	((UINT32P)(MD_CIRQ_BASE+0x328))
#define MD_CIRQ_EINT_MASK_CLR0	((UINT32P)(MD_CIRQ_BASE+0x328))
#define MD_CIRQ_EINT_MASK_CLR1	((UINT32P)(MD_CIRQ_BASE+0x32c))
#define MD_CIRQ_EINT_SENS	((UINT32P)(MD_CIRQ_BASE+0x330))
#define MD_CIRQ_EINT_SENS0	((UINT32P)(MD_CIRQ_BASE+0x330))
#define MD_CIRQ_EINT_SENS1	((UINT32P)(MD_CIRQ_BASE+0x334))
#define MD_CIRQ_EINT_SENS_SET	((UINT32P)(MD_CIRQ_BASE+0x338))
#define MD_CIRQ_EINT_SENS_SET0	((UINT32P)(MD_CIRQ_BASE+0x338))
#define MD_CIRQ_EINT_SENS_SET1	((UINT32P)(MD_CIRQ_BASE+0x33c))
#define MD_CIRQ_EINT_SENS_CLR	((UINT32P)(MD_CIRQ_BASE+0x340))
#define MD_CIRQ_EINT_SENS_CLR0	((UINT32P)(MD_CIRQ_BASE+0x340))
#define MD_CIRQ_EINT_SENS_CLR1	((UINT32P)(MD_CIRQ_BASE+0x344))
#define MD_CIRQ_EINT_SOFT	((UINT32P)(MD_CIRQ_BASE+0x348))
#define MD_CIRQ_EINT_SOFT0	((UINT32P)(MD_CIRQ_BASE+0x348))
#define MD_CIRQ_EINT_SOFT1	((UINT32P)(MD_CIRQ_BASE+0x34c))
#define MD_CIRQ_EINT_SOFT_SET	((UINT32P)(MD_CIRQ_BASE+0x350))
#define MD_CIRQ_EINT_SOFT_SET0	((UINT32P)(MD_CIRQ_BASE+0x350))
#define MD_CIRQ_EINT_SOFT_SET1	((UINT32P)(MD_CIRQ_BASE+0x354))
#define MD_CIRQ_EINT_SOFT_CLR	((UINT32P)(MD_CIRQ_BASE+0x358))
#define MD_CIRQ_EINT_SOFT_CLR0	((UINT32P)(MD_CIRQ_BASE+0x358))
#define MD_CIRQ_EINT_SOFT_CLR1	((UINT32P)(MD_CIRQ_BASE+0x35c))
#define MD_CIRQ_EINT_D0EN	((UINT32P)(MD_CIRQ_BASE+0x360))
#define MD_CIRQ_EINT_D0EN0	((UINT32P)(MD_CIRQ_BASE+0x360))
#define MD_CIRQ_EINT_D0EN1	((UINT32P)(MD_CIRQ_BASE+0x364))
#define MD_CIRQ_EINT_D1EN	((UINT32P)(MD_CIRQ_BASE+0x368))
#define MD_CIRQ_EINT_D1EN0	((UINT32P)(MD_CIRQ_BASE+0x368))
#define MD_CIRQ_EINT_D1EN1	((UINT32P)(MD_CIRQ_BASE+0x36c))
#define MD_CIRQ_EINT_D2EN	((UINT32P)(MD_CIRQ_BASE+0x370))
#define MD_CIRQ_EINT_D2EN0	((UINT32P)(MD_CIRQ_BASE+0x370))
#define MD_CIRQ_EINT_D2EN1	((UINT32P)(MD_CIRQ_BASE+0x374))
#define MD_CIRQ_EINT_D3EN	((UINT32P)(MD_CIRQ_BASE+0x378))
#define MD_CIRQ_EINT_D3EN0	((UINT32P)(MD_CIRQ_BASE+0x378))
#define MD_CIRQ_EINT_D3EN1	((UINT32P)(MD_CIRQ_BASE+0x37c))
#define MD_CIRQ_EINT0_CON	((UINT32P)(MD_CIRQ_BASE+0x380))
#define MD_CIRQ_EINT1_CON	((UINT32P)(MD_CIRQ_BASE+0x384))
#define MD_CIRQ_EINT2_CON	((UINT32P)(MD_CIRQ_BASE+0x388))
#define MD_CIRQ_EINT3_CON	((UINT32P)(MD_CIRQ_BASE+0x38c))
#define MD_CIRQ_EINT4_CON	((UINT32P)(MD_CIRQ_BASE+0x390))
#define MD_CIRQ_EINT5_CON	((UINT32P)(MD_CIRQ_BASE+0x394))
#define MD_CIRQ_EINT6_CON	((UINT32P)(MD_CIRQ_BASE+0x398))
#define MD_CIRQ_EINT7_CON	((UINT32P)(MD_CIRQ_BASE+0x39c))
#define MD_CIRQ_EINT8_CON	((UINT32P)(MD_CIRQ_BASE+0x3a0))
#define MD_CIRQ_EINT9_CON	((UINT32P)(MD_CIRQ_BASE+0x3a4))
#define MD_CIRQ_EINT10_CON	((UINT32P)(MD_CIRQ_BASE+0x3a8))
#define MD_CIRQ_EINT11_CON	((UINT32P)(MD_CIRQ_BASE+0x3ac))
#define MD_CIRQ_EINT12_CON	((UINT32P)(MD_CIRQ_BASE+0x3b0))
#define MD_CIRQ_EINT13_CON	((UINT32P)(MD_CIRQ_BASE+0x3b4))
#define MD_CIRQ_EINT14_CON	((UINT32P)(MD_CIRQ_BASE+0x3b8))
#define MD_CIRQ_EINT15_CON	((UINT32P)(MD_CIRQ_BASE+0x3bc))
#define MD_CIRQ_EINT16_CON	((UINT32P)(MD_CIRQ_BASE+0x3c0))
#define MD_CIRQ_EINT17_CON	((UINT32P)(MD_CIRQ_BASE+0x3c4))
#define MD_CIRQ_EINT18_CON	((UINT32P)(MD_CIRQ_BASE+0x3c8))
#define MD_CIRQ_EINT19_CON	((UINT32P)(MD_CIRQ_BASE+0x3cc))
#define MD_CIRQ_EINT20_CON	((UINT32P)(MD_CIRQ_BASE+0x3d0))
#define MD_CIRQ_EINT21_CON	((UINT32P)(MD_CIRQ_BASE+0x3d4))
#define MD_CIRQ_EINT22_CON	((UINT32P)(MD_CIRQ_BASE+0x3d8))
#define MD_CIRQ_EINT23_CON	((UINT32P)(MD_CIRQ_BASE+0x3dc))
#define MD_CIRQ_EINT24_CON	((UINT32P)(MD_CIRQ_BASE+0x3e0))
#define MD_CIRQ_EINT25_CON	((UINT32P)(MD_CIRQ_BASE+0x3e4))
#define MD_CIRQ_EINT26_CON	((UINT32P)(MD_CIRQ_BASE+0x3e8))
#define MD_CIRQ_EINT27_CON	((UINT32P)(MD_CIRQ_BASE+0x3ec))
#define MD_CIRQ_EINT28_CON	((UINT32P)(MD_CIRQ_BASE+0x3f0))
#define MD_CIRQ_EINT29_CON	((UINT32P)(MD_CIRQ_BASE+0x3f4))
#define MD_CIRQ_EINT30_CON	((UINT32P)(MD_CIRQ_BASE+0x3f8))
#define MD_CIRQ_EINT31_CON	((UINT32P)(MD_CIRQ_BASE+0x3fc))
#define MD_CIRQ_IRQ_IWR0	((UINT32P)(MD_CIRQ_BASE+0x480))
#define MD_CIRQ_IRQ_IWR1	((UINT32P)(MD_CIRQ_BASE+0x484))
#define MD_CIRQ_IRQ_IWR2	((UINT32P)(MD_CIRQ_BASE+0x488))
#define MD_CIRQ_IRQ_IWR3	((UINT32P)(MD_CIRQ_BASE+0x48c))
#define MD_CIRQ_IRQ_IWR4	((UINT32P)(MD_CIRQ_BASE+0x490))
#define MD_CIRQ_IRQ_IWR5	((UINT32P)(MD_CIRQ_BASE+0x494))
#define MD_CIRQ_IRQ_IWR6	((UINT32P)(MD_CIRQ_BASE+0x498))
#define MD_CIRQ_IRQ_IWR7	((UINT32P)(MD_CIRQ_BASE+0x49c))
#define MD_CIRQ_IRQ_IWR_CLR0	((UINT32P)(MD_CIRQ_BASE+0x4a0))
#define MD_CIRQ_IRQ_IWR_CLR1	((UINT32P)(MD_CIRQ_BASE+0x4a4))
#define MD_CIRQ_IRQ_IWR_CLR2	((UINT32P)(MD_CIRQ_BASE+0x4a8))
#define MD_CIRQ_IRQ_IWR_CLR3	((UINT32P)(MD_CIRQ_BASE+0x4ac))
#define MD_CIRQ_IRQ_IWR_CLR4	((UINT32P)(MD_CIRQ_BASE+0x4b0))
#define MD_CIRQ_IRQ_IWR_CLR5	((UINT32P)(MD_CIRQ_BASE+0x4b4))
#define MD_CIRQ_IRQ_IWR_CLR6	((UINT32P)(MD_CIRQ_BASE+0x4b8))
#define MD_CIRQ_IRQ_IWR_CLR7	((UINT32P)(MD_CIRQ_BASE+0x4bc))
#define MD_CIRQ_IRQ_IWR_SET0	((UINT32P)(MD_CIRQ_BASE+0x4c0))
#define MD_CIRQ_IRQ_IWR_SET1	((UINT32P)(MD_CIRQ_BASE+0x4c4))
#define MD_CIRQ_IRQ_IWR_SET2	((UINT32P)(MD_CIRQ_BASE+0x4c8))
#define MD_CIRQ_IRQ_IWR_SET3	((UINT32P)(MD_CIRQ_BASE+0x4cc))
#define MD_CIRQ_IRQ_IWR_SET4	((UINT32P)(MD_CIRQ_BASE+0x4d0))
#define MD_CIRQ_IRQ_IWR_SET5	((UINT32P)(MD_CIRQ_BASE+0x4d4))
#define MD_CIRQ_IRQ_IWR_SET6	((UINT32P)(MD_CIRQ_BASE+0x4d8))
#define MD_CIRQ_IRQ_IWR_SET7	((UINT32P)(MD_CIRQ_BASE+0x4dc))

// APB Module cirq
#define MD_EINT_BASE (0x80010000)
#define MD_EINT_IRQ_MASK0	((UINT32P)(MD_EINT_BASE+0x000))
#define MD_EINT_IRQ_MASK1	((UINT32P)(MD_EINT_BASE+0x004))
#define MD_EINT_IRQ_MASK2	((UINT32P)(MD_EINT_BASE+0x008))
#define MD_EINT_IRQ_MASK3	((UINT32P)(MD_EINT_BASE+0x00c))
#define MD_EINT_IRQ_MASK4	((UINT32P)(MD_EINT_BASE+0x010))
#define MD_EINT_IRQ_MASK5	((UINT32P)(MD_EINT_BASE+0x014))
#define MD_EINT_IRQ_MASK6	((UINT32P)(MD_EINT_BASE+0x018))
#define MD_EINT_IRQ_MASK7	((UINT32P)(MD_EINT_BASE+0x01c))
#define MD_EINT_IRQ_MASK_SET0	((UINT32P)(MD_EINT_BASE+0x020))
#define MD_EINT_IRQ_MASK_SET1	((UINT32P)(MD_EINT_BASE+0x024))
#define MD_EINT_IRQ_MASK_SET2	((UINT32P)(MD_EINT_BASE+0x028))
#define MD_EINT_IRQ_MASK_SET3	((UINT32P)(MD_EINT_BASE+0x02c))
#define MD_EINT_IRQ_MASK_SET4	((UINT32P)(MD_EINT_BASE+0x030))
#define MD_EINT_IRQ_MASK_SET5	((UINT32P)(MD_EINT_BASE+0x034))
#define MD_EINT_IRQ_MASK_SET6	((UINT32P)(MD_EINT_BASE+0x038))
#define MD_EINT_IRQ_MASK_SET7	((UINT32P)(MD_EINT_BASE+0x03c))
#define MD_EINT_IRQ_MASK_CLR0	((UINT32P)(MD_EINT_BASE+0x040))
#define MD_EINT_IRQ_MASK_CLR1	((UINT32P)(MD_EINT_BASE+0x044))
#define MD_EINT_IRQ_MASK_CLR2	((UINT32P)(MD_EINT_BASE+0x048))
#define MD_EINT_IRQ_MASK_CLR3	((UINT32P)(MD_EINT_BASE+0x04c))
#define MD_EINT_IRQ_MASK_CLR4	((UINT32P)(MD_EINT_BASE+0x050))
#define MD_EINT_IRQ_MASK_CLR5	((UINT32P)(MD_EINT_BASE+0x054))
#define MD_EINT_IRQ_MASK_CLR6	((UINT32P)(MD_EINT_BASE+0x058))
#define MD_EINT_IRQ_MASK_CLR7	((UINT32P)(MD_EINT_BASE+0x05c))
#define MD_EINT_IRQ_SENS0	((UINT32P)(MD_EINT_BASE+0x060))
#define MD_EINT_IRQ_SENS1	((UINT32P)(MD_EINT_BASE+0x064))
#define MD_EINT_IRQ_SENS2	((UINT32P)(MD_EINT_BASE+0x068))
#define MD_EINT_IRQ_SENS3	((UINT32P)(MD_EINT_BASE+0x06c))
#define MD_EINT_IRQ_SENS4	((UINT32P)(MD_EINT_BASE+0x070))
#define MD_EINT_IRQ_SENS5	((UINT32P)(MD_EINT_BASE+0x074))
#define MD_EINT_IRQ_SENS6	((UINT32P)(MD_EINT_BASE+0x078))
#define MD_EINT_IRQ_SENS7	((UINT32P)(MD_EINT_BASE+0x07c))
#define MD_EINT_IRQ_SENS_SET0	((UINT32P)(MD_EINT_BASE+0x080))
#define MD_EINT_IRQ_SENS_SET1	((UINT32P)(MD_EINT_BASE+0x084))
#define MD_EINT_IRQ_SENS_SET2	((UINT32P)(MD_EINT_BASE+0x088))
#define MD_EINT_IRQ_SENS_SET3	((UINT32P)(MD_EINT_BASE+0x08c))
#define MD_EINT_IRQ_SENS_SET4	((UINT32P)(MD_EINT_BASE+0x090))
#define MD_EINT_IRQ_SENS_SET5	((UINT32P)(MD_EINT_BASE+0x094))
#define MD_EINT_IRQ_SENS_SET6	((UINT32P)(MD_EINT_BASE+0x098))
#define MD_EINT_IRQ_SENS_SET7	((UINT32P)(MD_EINT_BASE+0x09c))
#define MD_EINT_IRQ_SENS_CLR0	((UINT32P)(MD_EINT_BASE+0x0a0))
#define MD_EINT_IRQ_SENS_CLR1	((UINT32P)(MD_EINT_BASE+0x0a4))
#define MD_EINT_IRQ_SENS_CLR2	((UINT32P)(MD_EINT_BASE+0x0a8))
#define MD_EINT_IRQ_SENS_CLR3	((UINT32P)(MD_EINT_BASE+0x0ac))
#define MD_EINT_IRQ_SENS_CLR4	((UINT32P)(MD_EINT_BASE+0x0b0))
#define MD_EINT_IRQ_SENS_CLR5	((UINT32P)(MD_EINT_BASE+0x0b4))
#define MD_EINT_IRQ_SENS_CLR6	((UINT32P)(MD_EINT_BASE+0x0b8))
#define MD_EINT_IRQ_SENS_CLR7	((UINT32P)(MD_EINT_BASE+0x0bc))
#define MD_EINT_IRQ_SOFT0	((UINT32P)(MD_EINT_BASE+0x0c0))
#define MD_EINT_IRQ_SOFT1	((UINT32P)(MD_EINT_BASE+0x0c4))
#define MD_EINT_IRQ_SOFT2	((UINT32P)(MD_EINT_BASE+0x0c8))
#define MD_EINT_IRQ_SOFT3	((UINT32P)(MD_EINT_BASE+0x0cc))
#define MD_EINT_IRQ_SOFT4	((UINT32P)(MD_EINT_BASE+0x0d0))
#define MD_EINT_IRQ_SOFT5	((UINT32P)(MD_EINT_BASE+0x0d4))
#define MD_EINT_IRQ_SOFT6	((UINT32P)(MD_EINT_BASE+0x0d8))
#define MD_EINT_IRQ_SOFT7	((UINT32P)(MD_EINT_BASE+0x0dc))
#define MD_EINT_IRQ_SOFT_SET0	((UINT32P)(MD_EINT_BASE+0x0e0))
#define MD_EINT_IRQ_SOFT_SET1	((UINT32P)(MD_EINT_BASE+0x0e4))
#define MD_EINT_IRQ_SOFT_SET2	((UINT32P)(MD_EINT_BASE+0x0e8))
#define MD_EINT_IRQ_SOFT_SET3	((UINT32P)(MD_EINT_BASE+0x0ec))
#define MD_EINT_IRQ_SOFT_SET4	((UINT32P)(MD_EINT_BASE+0x0f0))
#define MD_EINT_IRQ_SOFT_SET5	((UINT32P)(MD_EINT_BASE+0x0f4))
#define MD_EINT_IRQ_SOFT_SET6	((UINT32P)(MD_EINT_BASE+0x0f8))
#define MD_EINT_IRQ_SOFT_SET7	((UINT32P)(MD_EINT_BASE+0x0fc))
#define MD_EINT_IRQ_SOFT_CLR0	((UINT32P)(MD_EINT_BASE+0x100))
#define MD_EINT_IRQ_SOFT_CLR1	((UINT32P)(MD_EINT_BASE+0x104))
#define MD_EINT_IRQ_SOFT_CLR2	((UINT32P)(MD_EINT_BASE+0x108))
#define MD_EINT_IRQ_SOFT_CLR3	((UINT32P)(MD_EINT_BASE+0x10c))
#define MD_EINT_IRQ_SOFT_CLR4	((UINT32P)(MD_EINT_BASE+0x110))
#define MD_EINT_IRQ_SOFT_CLR5	((UINT32P)(MD_EINT_BASE+0x114))
#define MD_EINT_IRQ_SOFT_CLR6	((UINT32P)(MD_EINT_BASE+0x118))
#define MD_EINT_IRQ_SOFT_CLR7	((UINT32P)(MD_EINT_BASE+0x11c))
#define MD_EINT_IRQ_ASTA0	((UINT32P)(MD_EINT_BASE+0x120))
#define MD_EINT_IRQ_ASTA1	((UINT32P)(MD_EINT_BASE+0x124))
#define MD_EINT_IRQ_ASTA2	((UINT32P)(MD_EINT_BASE+0x128))
#define MD_EINT_IRQ_ASTA3	((UINT32P)(MD_EINT_BASE+0x12c))
#define MD_EINT_IRQ_ASTA4	((UINT32P)(MD_EINT_BASE+0x130))
#define MD_EINT_IRQ_ASTA5	((UINT32P)(MD_EINT_BASE+0x134))
#define MD_EINT_IRQ_ASTA6	((UINT32P)(MD_EINT_BASE+0x138))
#define MD_EINT_IRQ_ASTA7	((UINT32P)(MD_EINT_BASE+0x13c))
#define MD_EINT_FIQ_ASTA0	((UINT32P)(MD_EINT_BASE+0x140))
#define MD_EINT_FIQ_ASTA1	((UINT32P)(MD_EINT_BASE+0x144))
#define MD_EINT_FIQ_ASTA2	((UINT32P)(MD_EINT_BASE+0x148))
#define MD_EINT_FIQ_ASTA3	((UINT32P)(MD_EINT_BASE+0x14c))
#define MD_EINT_FIQ_ASTA4	((UINT32P)(MD_EINT_BASE+0x150))
#define MD_EINT_FIQ_ASTA5	((UINT32P)(MD_EINT_BASE+0x154))
#define MD_EINT_FIQ_ASTA6	((UINT32P)(MD_EINT_BASE+0x158))
#define MD_EINT_FIQ_ASTA7	((UINT32P)(MD_EINT_BASE+0x15c))
#define MD_EINT_IRQ_EOIOH0	((UINT32P)(MD_EINT_BASE+0x160))
#define MD_EINT_IRQ_EOIOH1	((UINT32P)(MD_EINT_BASE+0x164))
#define MD_EINT_IRQ_EOIOH2	((UINT32P)(MD_EINT_BASE+0x168))
#define MD_EINT_IRQ_EOIOH3	((UINT32P)(MD_EINT_BASE+0x16c))
#define MD_EINT_IRQ_EOIOH4	((UINT32P)(MD_EINT_BASE+0x170))
#define MD_EINT_IRQ_EOIOH5	((UINT32P)(MD_EINT_BASE+0x174))
#define MD_EINT_IRQ_EOIOH6	((UINT32P)(MD_EINT_BASE+0x178))
#define MD_EINT_IRQ_EOIOH7	((UINT32P)(MD_EINT_BASE+0x17c))
#define MD_EINT_IRQ_FSEL0	((UINT32P)(MD_EINT_BASE+0x180))
#define MD_EINT_IRQ_FSEL1	((UINT32P)(MD_EINT_BASE+0x184))
#define MD_EINT_IRQ_FSEL2	((UINT32P)(MD_EINT_BASE+0x188))
#define MD_EINT_IRQ_FSEL3	((UINT32P)(MD_EINT_BASE+0x18c))
#define MD_EINT_IRQ_FSEL4	((UINT32P)(MD_EINT_BASE+0x190))
#define MD_EINT_IRQ_FSEL5	((UINT32P)(MD_EINT_BASE+0x194))
#define MD_EINT_IRQ_FSEL6	((UINT32P)(MD_EINT_BASE+0x198))
#define MD_EINT_IRQ_FSEL7	((UINT32P)(MD_EINT_BASE+0x19c))
#define MD_EINT_IRQ_STA2	((UINT32P)(MD_EINT_BASE+0x1a0))
#define MD_EINT_FIQ_STA2	((UINT32P)(MD_EINT_BASE+0x1a4))
#define MD_EINT_IRQ_EOI2	((UINT32P)(MD_EINT_BASE+0x1a8))
#define MD_EINT_IRQ_PWRCON	((UINT32P)(MD_EINT_BASE+0x1ac))
#define MD_EINT_IRQ_SEN	((UINT32P)(MD_EINT_BASE+0x1b0))
#define MD_EINT_IRQ_VIO_DBG0	((UINT32P)(MD_EINT_BASE+0x1b4))
#define MD_EINT_IRQ_VIO_DBG1	((UINT32P)(MD_EINT_BASE+0x1b8))
#define MD_EINT_IRQ_STV	((UINT32P)(MD_EINT_BASE+0x1bc))
#define MD_EINT_IRQ_SEL0	((UINT32P)(MD_EINT_BASE+0x200))
#define MD_EINT_IRQ_SEL1	((UINT32P)(MD_EINT_BASE+0x204))
#define MD_EINT_IRQ_SEL2	((UINT32P)(MD_EINT_BASE+0x208))
#define MD_EINT_IRQ_SEL3	((UINT32P)(MD_EINT_BASE+0x20c))
#define MD_EINT_IRQ_SEL4	((UINT32P)(MD_EINT_BASE+0x210))
#define MD_EINT_IRQ_SEL5	((UINT32P)(MD_EINT_BASE+0x214))
#define MD_EINT_IRQ_SEL6	((UINT32P)(MD_EINT_BASE+0x218))
#define MD_EINT_IRQ_SEL7	((UINT32P)(MD_EINT_BASE+0x21c))
#define MD_EINT_IRQ_SEL8	((UINT32P)(MD_EINT_BASE+0x220))
#define MD_EINT_IRQ_SEL9	((UINT32P)(MD_EINT_BASE+0x224))
#define MD_EINT_IRQ_SEL10	((UINT32P)(MD_EINT_BASE+0x228))
#define MD_EINT_IRQ_SEL11	((UINT32P)(MD_EINT_BASE+0x22c))
#define MD_EINT_IRQ_SEL12	((UINT32P)(MD_EINT_BASE+0x230))
#define MD_EINT_IRQ_SEL13	((UINT32P)(MD_EINT_BASE+0x234))
#define MD_EINT_IRQ_SEL14	((UINT32P)(MD_EINT_BASE+0x238))
#define MD_EINT_IRQ_SEL15	((UINT32P)(MD_EINT_BASE+0x23c))
#define MD_EINT_IRQ_SEL16	((UINT32P)(MD_EINT_BASE+0x240))
#define MD_EINT_IRQ_SEL17	((UINT32P)(MD_EINT_BASE+0x244))
#define MD_EINT_IRQ_SEL18	((UINT32P)(MD_EINT_BASE+0x248))
#define MD_EINT_IRQ_SEL19	((UINT32P)(MD_EINT_BASE+0x24c))
#define MD_EINT_IRQ_SEL20	((UINT32P)(MD_EINT_BASE+0x250))
#define MD_EINT_IRQ_SEL21	((UINT32P)(MD_EINT_BASE+0x254))
#define MD_EINT_IRQ_SEL22	((UINT32P)(MD_EINT_BASE+0x258))
#define MD_EINT_IRQ_SEL23	((UINT32P)(MD_EINT_BASE+0x25c))
#define MD_EINT_IRQ_SEL24	((UINT32P)(MD_EINT_BASE+0x260))
#define MD_EINT_IRQ_SEL25	((UINT32P)(MD_EINT_BASE+0x264))
#define MD_EINT_IRQ_SEL26	((UINT32P)(MD_EINT_BASE+0x268))
#define MD_EINT_IRQ_SEL27	((UINT32P)(MD_EINT_BASE+0x26c))
#define MD_EINT_IRQ_SEL28	((UINT32P)(MD_EINT_BASE+0x270))
#define MD_EINT_IRQ_SEL29	((UINT32P)(MD_EINT_BASE+0x274))
#define MD_EINT_IRQ_SEL30	((UINT32P)(MD_EINT_BASE+0x278))
#define MD_EINT_IRQ_SEL31	((UINT32P)(MD_EINT_BASE+0x27c))
#define MD_EINT_IRQ_SEL32	((UINT32P)(MD_EINT_BASE+0x280))
#define MD_EINT_IRQ_SEL33	((UINT32P)(MD_EINT_BASE+0x284))
#define MD_EINT_IRQ_SEL34	((UINT32P)(MD_EINT_BASE+0x288))
#define MD_EINT_IRQ_SEL35	((UINT32P)(MD_EINT_BASE+0x28c))
#define MD_EINT_IRQ_SEL36	((UINT32P)(MD_EINT_BASE+0x290))
#define MD_EINT_IRQ_SEL37	((UINT32P)(MD_EINT_BASE+0x294))
#define MD_EINT_IRQ_SEL38	((UINT32P)(MD_EINT_BASE+0x298))
#define MD_EINT_IRQ_SEL39	((UINT32P)(MD_EINT_BASE+0x29c))
#define MD_EINT_IRQ_SEL40	((UINT32P)(MD_EINT_BASE+0x2a0))
#define MD_EINT_IRQ_SEL41	((UINT32P)(MD_EINT_BASE+0x2a4))
#define MD_EINT_IRQ_SEL42	((UINT32P)(MD_EINT_BASE+0x2a8))
#define MD_EINT_IRQ_SEL43	((UINT32P)(MD_EINT_BASE+0x2ac))
#define MD_EINT_IRQ_SEL44	((UINT32P)(MD_EINT_BASE+0x2b0))
#define MD_EINT_IRQ_SEL45	((UINT32P)(MD_EINT_BASE+0x2b4))
#define MD_EINT_IRQ_SEL46	((UINT32P)(MD_EINT_BASE+0x2b8))
#define MD_EINT_IRQ_SEL47	((UINT32P)(MD_EINT_BASE+0x2bc))
#define MD_EINT_IRQ_SEL48	((UINT32P)(MD_EINT_BASE+0x2c0))
#define MD_EINT_IRQ_SEL49	((UINT32P)(MD_EINT_BASE+0x2c4))
#define MD_EINT_IRQ_SEL50	((UINT32P)(MD_EINT_BASE+0x2c8))
#define MD_EINT_IRQ_SEL51	((UINT32P)(MD_EINT_BASE+0x2cc))
#define MD_EINT_IRQ_SEL52	((UINT32P)(MD_EINT_BASE+0x2d0))
#define MD_EINT_IRQ_SEL53	((UINT32P)(MD_EINT_BASE+0x2d4))
#define MD_EINT_IRQ_SEL54	((UINT32P)(MD_EINT_BASE+0x2d8))
#define MD_EINT_IRQ_SEL55	((UINT32P)(MD_EINT_BASE+0x2dc))
#define MD_EINT_IRQ_SEL56	((UINT32P)(MD_EINT_BASE+0x2e0))
#define MD_EINT_IRQ_SEL57	((UINT32P)(MD_EINT_BASE+0x2e4))
#define MD_EINT_IRQ_SEL58	((UINT32P)(MD_EINT_BASE+0x2e8))
#define MD_EINT_IRQ_SEL59	((UINT32P)(MD_EINT_BASE+0x2ec))
#define MD_EINT_IRQ_SEL60	((UINT32P)(MD_EINT_BASE+0x2f0))
#define MD_EINT_IRQ_SEL61	((UINT32P)(MD_EINT_BASE+0x2f4))
#define MD_EINT_IRQ_SEL62	((UINT32P)(MD_EINT_BASE+0x2f8))
#define MD_EINT_IRQ_SEL63	((UINT32P)(MD_EINT_BASE+0x2fc))
#define MD_EINT_EINT_STA	((UINT32P)(MD_EINT_BASE+0x300))
#define MD_EINT_EINT_STA0	((UINT32P)(MD_EINT_BASE+0x300))
#define MD_EINT_EINT_STA1	((UINT32P)(MD_EINT_BASE+0x304))
#define MD_EINT_EINT_INTACK	((UINT32P)(MD_EINT_BASE+0x308))
#define MD_EINT_EINT_INTACK0	((UINT32P)(MD_EINT_BASE+0x308))
#define MD_EINT_EINT_INTACK1	((UINT32P)(MD_EINT_BASE+0x30c))
#define MD_EINT_EINT_EEVT	((UINT32P)(MD_EINT_BASE+0x310))
#define MD_EINT_EINT_MASK	((UINT32P)(MD_EINT_BASE+0x318))
#define MD_EINT_EINT_MASK0	((UINT32P)(MD_EINT_BASE+0x318))
#define MD_EINT_EINT_MASK1	((UINT32P)(MD_EINT_BASE+0x31c))
#define MD_EINT_EINT_MASK_SET	((UINT32P)(MD_EINT_BASE+0x320))
#define MD_EINT_EINT_MASK_SET0	((UINT32P)(MD_EINT_BASE+0x320))
#define MD_EINT_EINT_MASK_SET1	((UINT32P)(MD_EINT_BASE+0x324))
#define MD_EINT_EINT_MASK_CLR	((UINT32P)(MD_EINT_BASE+0x328))
#define MD_EINT_EINT_MASK_CLR0	((UINT32P)(MD_EINT_BASE+0x328))
#define MD_EINT_EINT_MASK_CLR1	((UINT32P)(MD_EINT_BASE+0x32c))
#define MD_EINT_EINT_SENS	((UINT32P)(MD_EINT_BASE+0x330))
#define MD_EINT_EINT_SENS0	((UINT32P)(MD_EINT_BASE+0x330))
#define MD_EINT_EINT_SENS1	((UINT32P)(MD_EINT_BASE+0x334))
#define MD_EINT_EINT_SENS_SET	((UINT32P)(MD_EINT_BASE+0x338))
#define MD_EINT_EINT_SENS_SET0	((UINT32P)(MD_EINT_BASE+0x338))
#define MD_EINT_EINT_SENS_SET1	((UINT32P)(MD_EINT_BASE+0x33c))
#define MD_EINT_EINT_SENS_CLR	((UINT32P)(MD_EINT_BASE+0x340))
#define MD_EINT_EINT_SENS_CLR0	((UINT32P)(MD_EINT_BASE+0x340))
#define MD_EINT_EINT_SENS_CLR1	((UINT32P)(MD_EINT_BASE+0x344))
#define MD_EINT_EINT_SOFT	((UINT32P)(MD_EINT_BASE+0x348))
#define MD_EINT_EINT_SOFT0	((UINT32P)(MD_EINT_BASE+0x348))
#define MD_EINT_EINT_SOFT1	((UINT32P)(MD_EINT_BASE+0x34c))
#define MD_EINT_EINT_SOFT_SET	((UINT32P)(MD_EINT_BASE+0x350))
#define MD_EINT_EINT_SOFT_SET0	((UINT32P)(MD_EINT_BASE+0x350))
#define MD_EINT_EINT_SOFT_SET1	((UINT32P)(MD_EINT_BASE+0x354))
#define MD_EINT_EINT_SOFT_CLR	((UINT32P)(MD_EINT_BASE+0x358))
#define MD_EINT_EINT_SOFT_CLR0	((UINT32P)(MD_EINT_BASE+0x358))
#define MD_EINT_EINT_SOFT_CLR1	((UINT32P)(MD_EINT_BASE+0x35c))
#define MD_EINT_EINT_D0EN	((UINT32P)(MD_EINT_BASE+0x360))
#define MD_EINT_EINT_D0EN0	((UINT32P)(MD_EINT_BASE+0x360))
#define MD_EINT_EINT_D0EN1	((UINT32P)(MD_EINT_BASE+0x364))
#define MD_EINT_EINT_D1EN	((UINT32P)(MD_EINT_BASE+0x368))
#define MD_EINT_EINT_D1EN0	((UINT32P)(MD_EINT_BASE+0x368))
#define MD_EINT_EINT_D1EN1	((UINT32P)(MD_EINT_BASE+0x36c))
#define MD_EINT_EINT_D2EN	((UINT32P)(MD_EINT_BASE+0x370))
#define MD_EINT_EINT_D2EN0	((UINT32P)(MD_EINT_BASE+0x370))
#define MD_EINT_EINT_D2EN1	((UINT32P)(MD_EINT_BASE+0x374))
#define MD_EINT_EINT_D3EN	((UINT32P)(MD_EINT_BASE+0x378))
#define MD_EINT_EINT_D3EN0	((UINT32P)(MD_EINT_BASE+0x378))
#define MD_EINT_EINT_D3EN1	((UINT32P)(MD_EINT_BASE+0x37c))
#define MD_EINT_EINT0_CON	((UINT32P)(MD_EINT_BASE+0x380))
#define MD_EINT_EINT1_CON	((UINT32P)(MD_EINT_BASE+0x384))
#define MD_EINT_EINT2_CON	((UINT32P)(MD_EINT_BASE+0x388))
#define MD_EINT_EINT3_CON	((UINT32P)(MD_EINT_BASE+0x38c))
#define MD_EINT_EINT4_CON	((UINT32P)(MD_EINT_BASE+0x390))
#define MD_EINT_EINT5_CON	((UINT32P)(MD_EINT_BASE+0x394))
#define MD_EINT_EINT6_CON	((UINT32P)(MD_EINT_BASE+0x398))
#define MD_EINT_EINT7_CON	((UINT32P)(MD_EINT_BASE+0x39c))
#define MD_EINT_EINT8_CON	((UINT32P)(MD_EINT_BASE+0x3a0))
#define MD_EINT_EINT9_CON	((UINT32P)(MD_EINT_BASE+0x3a4))
#define MD_EINT_EINT10_CON	((UINT32P)(MD_EINT_BASE+0x3a8))
#define MD_EINT_EINT11_CON	((UINT32P)(MD_EINT_BASE+0x3ac))
#define MD_EINT_EINT12_CON	((UINT32P)(MD_EINT_BASE+0x3b0))
#define MD_EINT_EINT13_CON	((UINT32P)(MD_EINT_BASE+0x3b4))
#define MD_EINT_EINT14_CON	((UINT32P)(MD_EINT_BASE+0x3b8))
#define MD_EINT_EINT15_CON	((UINT32P)(MD_EINT_BASE+0x3bc))
#define MD_EINT_EINT16_CON	((UINT32P)(MD_EINT_BASE+0x3c0))
#define MD_EINT_EINT17_CON	((UINT32P)(MD_EINT_BASE+0x3c4))
#define MD_EINT_EINT18_CON	((UINT32P)(MD_EINT_BASE+0x3c8))
#define MD_EINT_EINT19_CON	((UINT32P)(MD_EINT_BASE+0x3cc))
#define MD_EINT_EINT20_CON	((UINT32P)(MD_EINT_BASE+0x3d0))
#define MD_EINT_EINT21_CON	((UINT32P)(MD_EINT_BASE+0x3d4))
#define MD_EINT_EINT22_CON	((UINT32P)(MD_EINT_BASE+0x3d8))
#define MD_EINT_EINT23_CON	((UINT32P)(MD_EINT_BASE+0x3dc))
#define MD_EINT_EINT24_CON	((UINT32P)(MD_EINT_BASE+0x3e0))
#define MD_EINT_EINT25_CON	((UINT32P)(MD_EINT_BASE+0x3e4))
#define MD_EINT_EINT26_CON	((UINT32P)(MD_EINT_BASE+0x3e8))
#define MD_EINT_EINT27_CON	((UINT32P)(MD_EINT_BASE+0x3ec))
#define MD_EINT_EINT28_CON	((UINT32P)(MD_EINT_BASE+0x3f0))
#define MD_EINT_EINT29_CON	((UINT32P)(MD_EINT_BASE+0x3f4))
#define MD_EINT_EINT30_CON	((UINT32P)(MD_EINT_BASE+0x3f8))
#define MD_EINT_EINT31_CON	((UINT32P)(MD_EINT_BASE+0x3fc))
#define MD_EINT_IRQ_IWR0	((UINT32P)(MD_EINT_BASE+0x480))
#define MD_EINT_IRQ_IWR1	((UINT32P)(MD_EINT_BASE+0x484))
#define MD_EINT_IRQ_IWR2	((UINT32P)(MD_EINT_BASE+0x488))
#define MD_EINT_IRQ_IWR3	((UINT32P)(MD_EINT_BASE+0x48c))
#define MD_EINT_IRQ_IWR4	((UINT32P)(MD_EINT_BASE+0x490))
#define MD_EINT_IRQ_IWR5	((UINT32P)(MD_EINT_BASE+0x494))
#define MD_EINT_IRQ_IWR6	((UINT32P)(MD_EINT_BASE+0x498))
#define MD_EINT_IRQ_IWR7	((UINT32P)(MD_EINT_BASE+0x49c))
#define MD_EINT_IRQ_IWR_CLR0	((UINT32P)(MD_EINT_BASE+0x4a0))
#define MD_EINT_IRQ_IWR_CLR1	((UINT32P)(MD_EINT_BASE+0x4a4))
#define MD_EINT_IRQ_IWR_CLR2	((UINT32P)(MD_EINT_BASE+0x4a8))
#define MD_EINT_IRQ_IWR_CLR3	((UINT32P)(MD_EINT_BASE+0x4ac))
#define MD_EINT_IRQ_IWR_CLR4	((UINT32P)(MD_EINT_BASE+0x4b0))
#define MD_EINT_IRQ_IWR_CLR5	((UINT32P)(MD_EINT_BASE+0x4b4))
#define MD_EINT_IRQ_IWR_CLR6	((UINT32P)(MD_EINT_BASE+0x4b8))
#define MD_EINT_IRQ_IWR_CLR7	((UINT32P)(MD_EINT_BASE+0x4bc))
#define MD_EINT_IRQ_IWR_SET0	((UINT32P)(MD_EINT_BASE+0x4c0))
#define MD_EINT_IRQ_IWR_SET1	((UINT32P)(MD_EINT_BASE+0x4c4))
#define MD_EINT_IRQ_IWR_SET2	((UINT32P)(MD_EINT_BASE+0x4c8))
#define MD_EINT_IRQ_IWR_SET3	((UINT32P)(MD_EINT_BASE+0x4cc))
#define MD_EINT_IRQ_IWR_SET4	((UINT32P)(MD_EINT_BASE+0x4d0))
#define MD_EINT_IRQ_IWR_SET5	((UINT32P)(MD_EINT_BASE+0x4d4))
#define MD_EINT_IRQ_IWR_SET6	((UINT32P)(MD_EINT_BASE+0x4d8))
#define MD_EINT_IRQ_IWR_SET7	((UINT32P)(MD_EINT_BASE+0x4dc))

// APB Module mdm
#define MDMCU_MDM_BASE (0x80010000)
#define TM_ERRMSG	((UINT32P)(MDMCU_MDM_BASE+0x0f00))
#define TM_INFOMSG	((UINT32P)(MDMCU_MDM_BASE+0x0f04))
#define TM_ERRCNT	((UINT32P)(MDMCU_MDM_BASE+0x0f08))
#define TM_DBGINFO	((UINT32P)(MDMCU_MDM_BASE+0x0f0c))
#define TM_TERRMSG	((UINT32P)(MDMCU_MDM_BASE+0x0f10))
#define TM_TINFOMSG	((UINT32P)(MDMCU_MDM_BASE+0x0f14))
#define TM_TBLANK	((UINT32P)(MDMCU_MDM_BASE+0x0f18))
#define TM_TTAG	((UINT32P)(MDMCU_MDM_BASE+0x0f1c))
#define TM_TPAR	((UINT32P)(MDMCU_MDM_BASE+0x0f20))
#define TM_ENDFAIL	((UINT32P)(MDMCU_MDM_BASE+0x0f40))
#define TM_ENDSUCC	((UINT32P)(MDMCU_MDM_BASE+0x0f44))
#define TM_ENDSIM	((UINT32P)(MDMCU_MDM_BASE+0x0f48))
#define TM_ENDASSERT	((UINT32P)(MDMCU_MDM_BASE+0x0f4c))
#define TM_ALLFMT32B	((UINT32P)(MDMCU_MDM_BASE+0x0f50))
#define TM_HEXFMT32B	((UINT32P)(MDMCU_MDM_BASE+0x0f54))
#define TM_DECFMT32B	((UINT32P)(MDMCU_MDM_BASE+0x0f58))
#define TM_BINFMT32B	((UINT32P)(MDMCU_MDM_BASE+0x0f5c))
#define TM_HEXFMT16B	((UINT32P)(MDMCU_MDM_BASE+0x0910))
#define TM_DECFMT16B	((UINT32P)(MDMCU_MDM_BASE+0x0914))
#define TM_BINFMT16B	((UINT32P)(MDMCU_MDM_BASE+0x0918))
#define TM_MEMDUMPSTR	((UINT32P)(MDMCU_MDM_BASE+0x0f60))
#define TM_MEMDUMPSTOP	((UINT32P)(MDMCU_MDM_BASE+0x0f64))
#define TM_MEMGOLDENSTR	((UINT32P)(MDMCU_MDM_BASE+0x0f70))
#define TM_MEMGOLDENSTOP	((UINT32P)(MDMCU_MDM_BASE+0x0f74))
#define TM_MEMREVISESTR	((UINT32P)(MDMCU_MDM_BASE+0x0f78))
#define TM_MEMREVISESTOP	((UINT32P)(MDMCU_MDM_BASE+0x0f7c))
#define TM_EXT_MEM_INFO	((UINT32P)(MDMCU_MDM_BASE+0x0f80))
#define TM_RUNTIME_USEC	((UINT32P)(MDMCU_MDM_BASE+0x0f84))
#define TM_PHASE	((UINT32P)(MDMCU_MDM_BASE+0x0f88))
#define TM_SIM_OPTION	((UINT32P)(MDMCU_MDM_BASE+0x0f8c))
#define TM_FSDBDUMPFILE	((UINT32P)(MDMCU_MDM_BASE+0x0fa0))
#define TM_FSDBDUMPVARS	((UINT32P)(MDMCU_MDM_BASE+0x0fa4))
#define TM_FSDBDUMP	((UINT32P)(MDMCU_MDM_BASE+0x0fa8))
#define TM_FSDBDUMPSCOPE	((UINT32P)(MDMCU_MDM_BASE+0x0fac))
#define TM_STR_CLEAR	((UINT32P)(MDMCU_MDM_BASE+0x0fc0))
#define TM_STR_DISPLAY	((UINT32P)(MDMCU_MDM_BASE+0x0fc4))
#define TM_STR0	((UINT32P)(MDMCU_MDM_BASE+0x0fc8))
#define TM_STR1	((UINT32P)(MDMCU_MDM_BASE+0x0fcc))
#define TM_STR2	((UINT32P)(MDMCU_MDM_BASE+0x0fd0))
#define TM_STR3	((UINT32P)(MDMCU_MDM_BASE+0x0fd4))
#define TM_STR4	((UINT32P)(MDMCU_MDM_BASE+0x0fd8))
#define TM_STR5	((UINT32P)(MDMCU_MDM_BASE+0x0fdc))
#define TM_STR6	((UINT32P)(MDMCU_MDM_BASE+0x0fe0))
#define TM_STR7	((UINT32P)(MDMCU_MDM_BASE+0x0fe4))
#define TM_DAT0	((UINT32P)(MDMCU_MDM_BASE+0x0e80))
#define TM_DAT1	((UINT32P)(MDMCU_MDM_BASE+0x0e84))
#define TM_DAT2	((UINT32P)(MDMCU_MDM_BASE+0x0e88))
#define TM_DAT3	((UINT32P)(MDMCU_MDM_BASE+0x0e8c))
#define TM_DAT4	((UINT32P)(MDMCU_MDM_BASE+0x0e90))
#define TM_DAT5	((UINT32P)(MDMCU_MDM_BASE+0x0e94))
#define TM_DAT6	((UINT32P)(MDMCU_MDM_BASE+0x0e98))
#define TM_DAT7	((UINT32P)(MDMCU_MDM_BASE+0x0e9c))
#define TM_DAT8	((UINT32P)(MDMCU_MDM_BASE+0x0ea0))
#define TM_DAT9	((UINT32P)(MDMCU_MDM_BASE+0x0ea4))
#define TM_DAT10	((UINT32P)(MDMCU_MDM_BASE+0x0ea8))
#define TM_DAT11	((UINT32P)(MDMCU_MDM_BASE+0x0eac))
#define TM_DAT12	((UINT32P)(MDMCU_MDM_BASE+0x0eb0))
#define TM_DAT13	((UINT32P)(MDMCU_MDM_BASE+0x0eb4))
#define TM_DAT14	((UINT32P)(MDMCU_MDM_BASE+0x0eb8))
#define TM_DAT15	((UINT32P)(MDMCU_MDM_BASE+0x0ebc))
#define TM_DAT16	((UINT32P)(MDMCU_MDM_BASE+0x0ec0))
#define TM_DAT17	((UINT32P)(MDMCU_MDM_BASE+0x0ec4))
#define TM_DAT18	((UINT32P)(MDMCU_MDM_BASE+0x0ec8))
#define TM_DAT19	((UINT32P)(MDMCU_MDM_BASE+0x0ecc))
#define TM_DAT20	((UINT32P)(MDMCU_MDM_BASE+0x0ed0))
#define TM_DAT21	((UINT32P)(MDMCU_MDM_BASE+0x0ed4))
#define TM_DAT22	((UINT32P)(MDMCU_MDM_BASE+0x0ed8))
#define TM_DAT23	((UINT32P)(MDMCU_MDM_BASE+0x0edc))
#define TM_DAT24	((UINT32P)(MDMCU_MDM_BASE+0x0ee0))
#define TM_DAT25	((UINT32P)(MDMCU_MDM_BASE+0x0ee4))
#define TM_DAT26	((UINT32P)(MDMCU_MDM_BASE+0x0ee8))
#define TM_DAT27	((UINT32P)(MDMCU_MDM_BASE+0x0eec))
#define TM_DAT28	((UINT32P)(MDMCU_MDM_BASE+0x0ef0))
#define TM_DAT29	((UINT32P)(MDMCU_MDM_BASE+0x0ef4))
#define TM_DAT30	((UINT32P)(MDMCU_MDM_BASE+0x0ef8))
#define TM_DAT31	((UINT32P)(MDMCU_MDM_BASE+0x0efc))
#define MDM_SIMIF0_CTRL	((UINT32P)(MDMCU_MDM_BASE+0x0d00))
#define MDM_SIMIF1_CTRL	((UINT32P)(MDMCU_MDM_BASE+0x0d04))
#define TM_FH_CTRL	((UINT32P)(MDMCU_MDM_BASE+0x0d08))

// APB Module topsm
#define MD_TOPSM_BASE (0x80030000)
#define MD_TOPSM_RM_CLK_SETTLE	((UINT32P)(MD_TOPSM_BASE+0x0000))
#define MD_TOPSM_RM_TMRPWR_SETTLE	((UINT32P)(MD_TOPSM_BASE+0x0004))
#define MD_TOPSM_RM_TMR_TRG0	((UINT32P)(MD_TOPSM_BASE+0x0010))
#define MD_TOPSM_RM_TMR_TRG1	((UINT32P)(MD_TOPSM_BASE+0x0014))
#define MD_TOPSM_RM_TMR_PWR0	((UINT32P)(MD_TOPSM_BASE+0x0018))
#define MD_TOPSM_RM_TMR_PWR1	((UINT32P)(MD_TOPSM_BASE+0x001c))
#define MD_TOPSM_RM_PERI_CON	((UINT32P)(MD_TOPSM_BASE+0x0030))
#define MD_TOPSM_RM_TMR_SSTA	((UINT32P)(MD_TOPSM_BASE+0x0040))
#define MD_TOPSM_TOPSM_DBG	((UINT32P)(MD_TOPSM_BASE+0x0050))
#define MD_TOPSM_FRC_SYNC1_STA	((UINT32P)(MD_TOPSM_BASE+0x0070))
#define MD_TOPSM_FRC_SYNC2_STA	((UINT32P)(MD_TOPSM_BASE+0x0074))
#define MD_TOPSM_FRC_CON	((UINT32P)(MD_TOPSM_BASE+0x0080))
#define MD_TOPSM_FRC_F32K_FM	((UINT32P)(MD_TOPSM_BASE+0x0084))
#define MD_TOPSM_FRC_VAL_R	((UINT32P)(MD_TOPSM_BASE+0x0088))
#define MD_TOPSM_FRC_SYNC1L	((UINT32P)(MD_TOPSM_BASE+0x0090))
#define MD_TOPSM_FRC_SYNC1H	((UINT32P)(MD_TOPSM_BASE+0x0094))
#define MD_TOPSM_FRC_SYNC2L	((UINT32P)(MD_TOPSM_BASE+0x0098))
#define MD_TOPSM_FRC_SYNC2H	((UINT32P)(MD_TOPSM_BASE+0x009C))
#define MD_TOPSM_FM_CON	((UINT32P)(MD_TOPSM_BASE+0x00A0))
#define MD_TOPSM_FM_CAL	((UINT32P)(MD_TOPSM_BASE+0x00A4))
#define MD_TOPSM_FM_T0	((UINT32P)(MD_TOPSM_BASE+0x00A8))
#define MD_TOPSM_FM_T1	((UINT32P)(MD_TOPSM_BASE+0x00AC))
#define MD_TOPSM_FPGA_FRC_VAL_R	((UINT32P)(MD_TOPSM_BASE+0x0100))
#define MD_TOPSM_F32K_CNT	((UINT32P)(MD_TOPSM_BASE+0x0104))
#define MD_TOPSM_CCF_CLK_CON	((UINT32P)(MD_TOPSM_BASE+0x0200))
#define MD_TOPSM_GPS_SYNC_CON0	((UINT32P)(MD_TOPSM_BASE+0x0300))
#define MD_TOPSM_GPS_SYNC_CON1	((UINT32P)(MD_TOPSM_BASE+0x0304))
#define MD_TOPSM_TD_SYNC_CON0	((UINT32P)(MD_TOPSM_BASE+0x0310))
#define MD_TOPSM_TD_SYNC_CON1	((UINT32P)(MD_TOPSM_BASE+0x0314))
#define MD_TOPSM_RM_PWR_CON0	((UINT32P)(MD_TOPSM_BASE+0x0800))
#define MD_TOPSM_RM_PWR_CON1	((UINT32P)(MD_TOPSM_BASE+0x0804))
#define MD_TOPSM_RM_PWR_CON2	((UINT32P)(MD_TOPSM_BASE+0x0808))
#define MD_TOPSM_RM_PWR_CON3	((UINT32P)(MD_TOPSM_BASE+0x080c))
#define MD_TOPSM_RM_PWR_CON4	((UINT32P)(MD_TOPSM_BASE+0x0810))
#define MD_TOPSM_RM_PWR_CON5	((UINT32P)(MD_TOPSM_BASE+0x0814))
#define MD_TOPSM_RM_PWR_CON6	((UINT32P)(MD_TOPSM_BASE+0x0818))
#define MD_TOPSM_RM_PWR_CON7	((UINT32P)(MD_TOPSM_BASE+0x081C))
#define MD_TOPSM_RM_PWR_STA	((UINT32P)(MD_TOPSM_BASE+0x0820))
#define MD_TOPSM_RM_PWR_PER0	((UINT32P)(MD_TOPSM_BASE+0x0824))
#define MD_TOPSM_RM_PWR_PER1	((UINT32P)(MD_TOPSM_BASE+0x0828))
#define MD_TOPSM_RM_PLL_MASK0	((UINT32P)(MD_TOPSM_BASE+0x0830))
#define MD_TOPSM_RM_PLL_MASK1	((UINT32P)(MD_TOPSM_BASE+0x0834))
#define MD_TOPSM_RM_PLL_MASK2	((UINT32P)(MD_TOPSM_BASE+0x0838))
#define MD_TOPSM_RM_PLL_MASK3	((UINT32P)(MD_TOPSM_BASE+0x083c))
#define MD_TOPSM_RM_SM_PLL_MASK0	((UINT32P)(MD_TOPSM_BASE+0x0840))
#define MD_TOPSM_RM_SM_PLL_MASK1	((UINT32P)(MD_TOPSM_BASE+0x0844))
#define MD_TOPSM_RM_SM_PWR	((UINT32P)(MD_TOPSM_BASE+0x0850))
#define MD_TOPSM_RM_SM_TRG	((UINT32P)(MD_TOPSM_BASE+0x0860))
#define MD_TOPSM_DBG_RM_SM_MASK	((UINT32P)(MD_TOPSM_BASE+0x0880))
#define MD_TOPSM_RM_SM_MASK	((UINT32P)(MD_TOPSM_BASE+0x0890))
#define MD_TOPSM_SM_SW_WAKEUP	((UINT32P)(MD_TOPSM_BASE+0x08a0))
#define MD_TOPSM_SM_REQ_MASK	((UINT32P)(MD_TOPSM_BASE+0x08b0))
#define MD_TOPSM_SM_SLV_REQ_IRQ	((UINT32P)(MD_TOPSM_BASE+0x08c0))
#define MD_TOPSM_SM_MAS_RDY_IRQ	((UINT32P)(MD_TOPSM_BASE+0x08d0))
#define MD_TOPSM_SM_SLV_REQ_STA	((UINT32P)(MD_TOPSM_BASE+0x08e0))
#define MD_TOPSM_SM_MAS_RDY_STA	((UINT32P)(MD_TOPSM_BASE+0x08f0))
#define MD_TOPSM_SM_TRIG_SETTLE0	((UINT32P)(MD_TOPSM_BASE+0x0900))
#define MD_TOPSM_SM_TRIG_SETTLE1	((UINT32P)(MD_TOPSM_BASE+0x0904))
#define MD_TOPSM_SW_CLK_FORCE_ON_FLAG	((UINT32P)(MD_TOPSM_BASE+0x0a00))
#define MD_TOPSM_SW_CLK_FORCE_ON_SET	((UINT32P)(MD_TOPSM_BASE+0x0a04))
#define MD_TOPSM_SW_CLK_FORCE_ON_CLR	((UINT32P)(MD_TOPSM_BASE+0x0a08))
#define MD_TOPSM_SW_PWR_FORCE_ON_FLAG	((UINT32P)(MD_TOPSM_BASE+0x0a10))
#define MD_TOPSM_SW_PWR_FORCE_ON_SET	((UINT32P)(MD_TOPSM_BASE+0x0a14))
#define MD_TOPSM_SW_PWR_FORCE_ON_CLR	((UINT32P)(MD_TOPSM_BASE+0x0a18))
#define MD_TOPSM_SW_CLK_STA	((UINT32P)(MD_TOPSM_BASE+0x0a20))
#define MD_TOPSM_SW_PWR_STA	((UINT32P)(MD_TOPSM_BASE+0x0a24))
#define MD_TOPSM_MCF_CNT_BASE	((UINT32P)(MD_TOPSM_BASE+0x0a30))
#define MD_TOPSM_RM_SM_SYSCLK_MASK	((UINT32P)(MD_TOPSM_BASE+0x0a40))
#define MD_TOPSM_INDIV_CLK_PROTECT_ACK_MASK	((UINT32P)(MD_TOPSM_BASE+0x0a34))
#define MD_TOPSM_PROTECT_ACK_MASK	((UINT32P)(MD_TOPSM_BASE+0x0a38))

// APB Module ostimer
#define MD_OST_BASE (0x80040000)
#define OST_CON	((UINT32P)(MD_OST_BASE+0x0000))
#define OST_CMD	((UINT32P)(MD_OST_BASE+0x0004))
#define OST_STA	((UINT32P)(MD_OST_BASE+0x0008))
#define OST_FRM	((UINT32P)(MD_OST_BASE+0x000C))
#define OST_FRM_F32K	((UINT32P)(MD_OST_BASE+0x0010))
#define OST_UFN	((UINT32P)(MD_OST_BASE+0x0014))
#define OST_AFN	((UINT32P)(MD_OST_BASE+0x0018))
#define OST_AFN_DLY	((UINT32P)(MD_OST_BASE+0x001C))
#define OST_UFN_R	((UINT32P)(MD_OST_BASE+0x0020))
#define OST_AFN_R	((UINT32P)(MD_OST_BASE+0x0024))
#define OST_INT_MASK	((UINT32P)(MD_OST_BASE+0x0030))
#define OST_ISR	((UINT32P)(MD_OST_BASE+0x0040))
#define OST_ISR_DBG	((UINT32P)(MD_OST_BASE+0x0044))
#define OST_EVENT_MASK	((UINT32P)(MD_OST_BASE+0x0050))
#define OST_WAKEUP_STA	((UINT32P)(MD_OST_BASE+0x0054))
#define OST_EVENT_SAT	((UINT32P)(MD_OST_BASE+0x0058))
#define OST_DBG_WAKEUP	((UINT32P)(MD_OST_BASE+0x0060))

// APB Module md_rgu
#define MD_RGU_BASE (0x80050000)
#define WDT_MD_MODE	((UINT32P)(MD_RGU_BASE+0x0000))
#define WDT_MD_LENGTH	((UINT32P)(MD_RGU_BASE+0x0004))
#define WDT_MD_RESTART	((UINT32P)(MD_RGU_BASE+0x0008))
#define WDT_MD_STA	((UINT32P)(MD_RGU_BASE+0x000c))
#define SW_DSP_RSTN	((UINT32P)(MD_RGU_BASE+0x0014))
#define WDT_MD_INTERNAL	((UINT32P)(MD_RGU_BASE+0x0018))
#define WDT_MD_SWRST	((UINT32P)(MD_RGU_BASE+0x001c))
#define RETN_FLAG	((UINT32P)(MD_RGU_BASE+0x0800))
#define RETN_FLAG_SET	((UINT32P)(MD_RGU_BASE+0x0804))
#define RETN_FLAG_CLR	((UINT32P)(MD_RGU_BASE+0x0808))
#define RETN_FLAG_CLR_CTRL	((UINT32P)(MD_RGU_BASE+0x080c))
#define RETN_WDT_RST_CNT	((UINT32P)(MD_RGU_BASE+0x0810))
#define RETN_DAT0	((UINT32P)(MD_RGU_BASE+0x0814))
#define RETN_DAT1	((UINT32P)(MD_RGU_BASE+0x0818))
#define RETN_DAT2	((UINT32P)(MD_RGU_BASE+0x081c))
#define RETN_DAT3	((UINT32P)(MD_RGU_BASE+0x0820))

// APB Module gptimer
#define MD_GPT_BASE (0x80060000)
#define GPTIMER1_CON	((UINT32P)(MD_GPT_BASE+0x00))
#define GPTIMER1_DAT	((UINT32P)(MD_GPT_BASE+0x04))
#define GPTIMER2_CON	((UINT32P)(MD_GPT_BASE+0x08))
#define GPTIMER2_DAT	((UINT32P)(MD_GPT_BASE+0x0C))
#define GPTIMER_STA	((UINT32P)(MD_GPT_BASE+0x10))
#define GPTIMER1_PRESCALER	((UINT32P)(MD_GPT_BASE+0x14))
#define GPTIMER2_PRESCALER	((UINT32P)(MD_GPT_BASE+0x18))
#define GPTIMER3_CON	((UINT32P)(MD_GPT_BASE+0x1C))
#define GPTIMER3_DAT	((UINT32P)(MD_GPT_BASE+0x20))
#define GPTIMER3_PRESCALER	((UINT32P)(MD_GPT_BASE+0x24))
#define GPTIMER4_CON	((UINT32P)(MD_GPT_BASE+0x28))
#define GPTIMER4_DAT	((UINT32P)(MD_GPT_BASE+0x2C))
#define GPTIMER_EN_STA	((UINT32P)(MD_GPT_BASE+0x30))

// APB Module md_uart
#define MD_UART1_BASE (0x80070000)
#define RBR_THR_DLL_ADDR	((UINT16P)(MD_UART1_BASE+0x00))
#define IER_DLM_ADDR	((UINT16P)(MD_UART1_BASE+0x04))
#define IIR_FCR_EFR_ADDR	((UINT16P)(MD_UART1_BASE+0x08))
#define LCR_ADDR	((UINT16P)(MD_UART1_BASE+0x0C))
#define MCR_XON1_ADDR	((UINT16P)(MD_UART1_BASE+0x10))
#define LSR_XON2_ADDR	((UINT16P)(MD_UART1_BASE+0x14))
#define MSR_XOFF1_ADDR	((UINT16P)(MD_UART1_BASE+0x18))
#define SCR_XOFF2_ADDR	((UINT16P)(MD_UART1_BASE+0x1C))
#define AUTOBAUD_EN_ADDR	((UINT16P)(MD_UART1_BASE+0x20))
#define RATE_STEP_ADDR	((UINT16P)(MD_UART1_BASE+0x24))
#define STEP_COUNT_ADDR	((UINT16P)(MD_UART1_BASE+0x28))
#define SAMPLE_COUNT_ADDR	((UINT16P)(MD_UART1_BASE+0x2C))
#define AUTOBAUD_DATA_ADDR	((UINT16P)(MD_UART1_BASE+0x30))
#define RATE_FIX_ADDR	((UINT16P)(MD_UART1_BASE+0x34))
#define AUTOBAUD_RATE_ADDR	((UINT16P)(MD_UART1_BASE+0x38))
#define GUARD_ADDR	((UINT16P)(MD_UART1_BASE+0x3C))
#define ESC_CHAR_ADDR	((UINT16P)(MD_UART1_BASE+0x40))
#define ESC_EN_ADDR	((UINT16P)(MD_UART1_BASE+0x44))
#define SLEEP_EN_ADDR	((UINT16P)(MD_UART1_BASE+0x48))
#define RXDMA_EN_ADDR	((UINT16P)(MD_UART1_BASE+0x4C))
#define RXTRIG_ADDR	((UINT16P)(MD_UART1_BASE+0x50))
#define FRACDIV_L_ADDR	((UINT16P)(MD_UART1_BASE+0x54))
#define FRACDIV_M_ADDR	((UINT16P)(MD_UART1_BASE+0x58))
#define FCR_ADDR	((UINT16P)(MD_UART1_BASE+0x5C))
#define DEBUG_ADDR	((UINT16P)(MD_UART1_BASE+0x60))
#define DEBUG_1_ADDR	((UINT16P)(MD_UART1_BASE+0x64))
#define DEBUG_2_ADDR	((UINT16P)(MD_UART1_BASE+0x68))
#define DEBUG_3_ADDR	((UINT16P)(MD_UART1_BASE+0x6c))
#define DEBUG_4_ADDR	((UINT16P)(MD_UART1_BASE+0x70))
#define DEBUG_5_ADDR	((UINT16P)(MD_UART1_BASE+0x74))
#define DEBUG_6_ADDR	((UINT16P)(MD_UART1_BASE+0x78))
#define DEBUG_7_ADDR	((UINT16P)(MD_UART1_BASE+0x7c))
#define DEBUG_8_ADDR	((UINT16P)(MD_UART1_BASE+0x80))
#define DEBUG_SEL	((UINT16P)(MD_UART1_BASE+0x84))

// APB Module debug_md
#define MD_DEBUG_BASE (0x80090000)

// APB Module md_p_dma
#define MD_P_DMA_BASE (0x800B0000)
#define MD_P_DMA_GLOBAL_INT_FLAG	((UINT32P)(MD_P_DMA_BASE+0x0000))
#define MD_P_DMA_GLOBAL_RST	((UINT32P)(MD_P_DMA_BASE+0x0004))
#define MD_P_DMA_GLOBAL_RUNNING_STATUS	((UINT32P)(MD_P_DMA_BASE+0x0008))
#define MD_P_DMA_GLOBAL_SLOW_DOWN	((UINT32P)(MD_P_DMA_BASE+0x000c))
#define MD_P_DMA_GLOBAL_SEC_EN	((UINT32P)(MD_P_DMA_BASE+0x0010))
#define MD_P_DMA_GLOBAL_GSEC_EN	((UINT32P)(MD_P_DMA_BASE+0x0014))
#define MD_P_DMA_GLOBAL_VIO_DBG1	((UINT32P)(MD_P_DMA_BASE+0x0018))
#define MD_P_DMA_GLOBAL_VIO_DBG0	((UINT32P)(MD_P_DMA_BASE+0x001c))
#define MD_P_DMA_G_DMA_1_INT_FLAG	((UINT32P)(MD_P_DMA_BASE+0x0080))
#define MD_P_DMA_G_DMA_1_INT_EN	((UINT32P)(MD_P_DMA_BASE+0x0084))
#define MD_P_DMA_G_DMA_1_EN	((UINT32P)(MD_P_DMA_BASE+0x0088))
#define MD_P_DMA_G_DMA_1_RST	((UINT32P)(MD_P_DMA_BASE+0x008c))
#define MD_P_DMA_G_DMA_1_STOP	((UINT32P)(MD_P_DMA_BASE+0x0090))
#define MD_P_DMA_G_DMA_1_FLUSH	((UINT32P)(MD_P_DMA_BASE+0x0094))
#define MD_P_DMA_G_DMA_1_CON	((UINT32P)(MD_P_DMA_BASE+0x0098))
#define MD_P_DMA_G_DMA_1_SRC_ADDR	((UINT32P)(MD_P_DMA_BASE+0x009c))
#define MD_P_DMA_G_DMA_1_DST_ADDR	((UINT32P)(MD_P_DMA_BASE+0x00a0))
#define MD_P_DMA_G_DMA_1_LEN1	((UINT32P)(MD_P_DMA_BASE+0x00a4))
#define MD_P_DMA_G_DMA_1_LEN2	((UINT32P)(MD_P_DMA_BASE+0x00a8))
#define MD_P_DMA_G_DMA_1_JUMP_ADDR	((UINT32P)(MD_P_DMA_BASE+0x00ac))
#define MD_P_DMA_G_DMA_1_INT_BUF_SIZE	((UINT32P)(MD_P_DMA_BASE+0x00b0))
#define MD_P_DMA_G_DMA_1_CONNECT	((UINT32P)(MD_P_DMA_BASE+0x00b4))
#define MD_P_DMA_G_DMA_1_DEBUG_STATUS_00	((UINT32P)(MD_P_DMA_BASE+0x00d0))
#define MD_P_DMA_G_DMA_2_INT_FLAG	((UINT32P)(MD_P_DMA_BASE+0x0100))
#define MD_P_DMA_G_DMA_2_INT_EN	((UINT32P)(MD_P_DMA_BASE+0x0104))
#define MD_P_DMA_G_DMA_2_EN	((UINT32P)(MD_P_DMA_BASE+0x0108))
#define MD_P_DMA_G_DMA_2_RST	((UINT32P)(MD_P_DMA_BASE+0x010c))
#define MD_P_DMA_G_DMA_2_STOP	((UINT32P)(MD_P_DMA_BASE+0x0110))
#define MD_P_DMA_G_DMA_2_FLUSH	((UINT32P)(MD_P_DMA_BASE+0x0114))
#define MD_P_DMA_G_DMA_2_CON	((UINT32P)(MD_P_DMA_BASE+0x0118))
#define MD_P_DMA_G_DMA_2_SRC_ADDR	((UINT32P)(MD_P_DMA_BASE+0x011c))
#define MD_P_DMA_G_DMA_2_DST_ADDR	((UINT32P)(MD_P_DMA_BASE+0x0120))
#define MD_P_DMA_G_DMA_2_LEN1	((UINT32P)(MD_P_DMA_BASE+0x0124))
#define MD_P_DMA_G_DMA_2_LEN2	((UINT32P)(MD_P_DMA_BASE+0x0128))
#define MD_P_DMA_G_DMA_2_JUMP_ADDR	((UINT32P)(MD_P_DMA_BASE+0x012c))
#define MD_P_DMA_G_DMA_2_INT_BUF_SIZE	((UINT32P)(MD_P_DMA_BASE+0x0130))
#define MD_P_DMA_G_DMA_2_CONNECT	((UINT32P)(MD_P_DMA_BASE+0x0134))
#define MD_P_DMA_G_DMA_2_DEBUG_STATUS_00	((UINT32P)(MD_P_DMA_BASE+0x0150))
#define MD_P_DMA_SIM_1_INT_FLAG	((UINT32P)(MD_P_DMA_BASE+0x0180))
#define MD_P_DMA_SIM_1_INT_EN	((UINT32P)(MD_P_DMA_BASE+0x0184))
#define MD_P_DMA_SIM_1_EN	((UINT32P)(MD_P_DMA_BASE+0x0188))
#define MD_P_DMA_SIM_1_RST	((UINT32P)(MD_P_DMA_BASE+0x018c))
#define MD_P_DMA_SIM_1_STOP	((UINT32P)(MD_P_DMA_BASE+0x0190))
#define MD_P_DMA_SIM_1_FLUSH	((UINT32P)(MD_P_DMA_BASE+0x0194))
#define MD_P_DMA_SIM_1_CON	((UINT32P)(MD_P_DMA_BASE+0x0198))
#define MD_P_DMA_SIM_1_TX_MEM_ADDR	((UINT32P)(MD_P_DMA_BASE+0x019c))
#define MD_P_DMA_SIM_1_RX_MEM_ADDR	((UINT32P)(MD_P_DMA_BASE+0x01a0))
#define MD_P_DMA_SIM_1_TX_LEN	((UINT32P)(MD_P_DMA_BASE+0x01a4))
#define MD_P_DMA_SIM_1_RX_LEN	((UINT32P)(MD_P_DMA_BASE+0x01a8))
#define MD_P_DMA_SIM_1_INT_BUF_SIZE	((UINT32P)(MD_P_DMA_BASE+0x01b8))
#define MD_P_DMA_SIM_1_DEBUG_STATUS_00	((UINT32P)(MD_P_DMA_BASE+0x01d0))
#define MD_P_DMA_SIM_2_INT_FLAG	((UINT32P)(MD_P_DMA_BASE+0x0200))
#define MD_P_DMA_SIM_2_INT_EN	((UINT32P)(MD_P_DMA_BASE+0x0204))
#define MD_P_DMA_SIM_2_EN	((UINT32P)(MD_P_DMA_BASE+0x0208))
#define MD_P_DMA_SIM_2_RST	((UINT32P)(MD_P_DMA_BASE+0x020c))
#define MD_P_DMA_SIM_2_STOP	((UINT32P)(MD_P_DMA_BASE+0x0210))
#define MD_P_DMA_SIM_2_FLUSH	((UINT32P)(MD_P_DMA_BASE+0x0214))
#define MD_P_DMA_SIM_2_CON	((UINT32P)(MD_P_DMA_BASE+0x0218))
#define MD_P_DMA_SIM_2_TX_MEM_ADDR	((UINT32P)(MD_P_DMA_BASE+0x021c))
#define MD_P_DMA_SIM_2_RX_MEM_ADDR	((UINT32P)(MD_P_DMA_BASE+0x0220))
#define MD_P_DMA_SIM_2_TX_LEN	((UINT32P)(MD_P_DMA_BASE+0x0224))
#define MD_P_DMA_SIM_2_RX_LEN	((UINT32P)(MD_P_DMA_BASE+0x0228))
#define MD_P_DMA_SIM_2_INT_BUF_SIZE	((UINT32P)(MD_P_DMA_BASE+0x0238))
#define MD_P_DMA_SIM_2_DEBUG_STATUS_00	((UINT32P)(MD_P_DMA_BASE+0x0250))
#define MD_P_DMA_UART_1_TX_INT_FLAG	((UINT32P)(MD_P_DMA_BASE+0x0280))
#define MD_P_DMA_UART_1_TX_INT_EN	((UINT32P)(MD_P_DMA_BASE+0x0284))
#define MD_P_DMA_UART_1_TX_EN	((UINT32P)(MD_P_DMA_BASE+0x0288))
#define MD_P_DMA_UART_1_TX_RST	((UINT32P)(MD_P_DMA_BASE+0x028c))
#define MD_P_DMA_UART_1_TX_STOP	((UINT32P)(MD_P_DMA_BASE+0x0290))
#define MD_P_DMA_UART_1_TX_FLUSH	((UINT32P)(MD_P_DMA_BASE+0x0294))
#define MD_P_DMA_UART_1_TX_VFF_ADDR	((UINT32P)(MD_P_DMA_BASE+0x029c))
#define MD_P_DMA_UART_1_TX_VFF_LEN	((UINT32P)(MD_P_DMA_BASE+0x02a4))
#define MD_P_DMA_UART_1_TX_VFF_THRE	((UINT32P)(MD_P_DMA_BASE+0x02a8))
#define MD_P_DMA_UART_1_TX_VFF_WPT	((UINT32P)(MD_P_DMA_BASE+0x02ac))
#define MD_P_DMA_UART_1_TX_VFF_RPT	((UINT32P)(MD_P_DMA_BASE+0x02b0))
#define MD_P_DMA_UART_1_TX_INT_BUF_SIZE	((UINT32P)(MD_P_DMA_BASE+0x02b8))
#define MD_P_DMA_UART_1_TX_VFF_VALID_SIZE	((UINT32P)(MD_P_DMA_BASE+0x02bc))
#define MD_P_DMA_UART_1_TX_VFF_LEFT_SIZE	((UINT32P)(MD_P_DMA_BASE+0x02c0))
#define MD_P_DMA_UART_1_TX_DEBUG_STATUS_00	((UINT32P)(MD_P_DMA_BASE+0x02d0))
#define MD_P_DMA_UART_1_RX_INT_FLAG	((UINT32P)(MD_P_DMA_BASE+0x0300))
#define MD_P_DMA_UART_1_RX_INT_EN	((UINT32P)(MD_P_DMA_BASE+0x0304))
#define MD_P_DMA_UART_1_RX_EN	((UINT32P)(MD_P_DMA_BASE+0x0308))
#define MD_P_DMA_UART_1_RX_RST	((UINT32P)(MD_P_DMA_BASE+0x030c))
#define MD_P_DMA_UART_1_RX_STOP	((UINT32P)(MD_P_DMA_BASE+0x0310))
#define MD_P_DMA_UART_1_RX_FLUSH	((UINT32P)(MD_P_DMA_BASE+0x0314))
#define MD_P_DMA_UART_1_RX_VFF_ADDR	((UINT32P)(MD_P_DMA_BASE+0x031c))
#define MD_P_DMA_UART_1_RX_VFF_LEN	((UINT32P)(MD_P_DMA_BASE+0x0324))
#define MD_P_DMA_UART_1_RX_VFF_THRE	((UINT32P)(MD_P_DMA_BASE+0x0328))
#define MD_P_DMA_UART_1_RX_VFF_WPT	((UINT32P)(MD_P_DMA_BASE+0x032c))
#define MD_P_DMA_UART_1_RX_VFF_RPT	((UINT32P)(MD_P_DMA_BASE+0x0330))
#define MD_P_DMA_UART_1_RX_FLOW_CTRL_THRE	((UINT32P)(MD_P_DMA_BASE+0x0334))
#define MD_P_DMA_UART_1_RX_INT_BUF_SIZE	((UINT32P)(MD_P_DMA_BASE+0x0338))
#define MD_P_DMA_UART_1_RX_VFF_VALID_SIZE	((UINT32P)(MD_P_DMA_BASE+0x033c))
#define MD_P_DMA_UART_1_RX_VFF_LEFT_SIZE	((UINT32P)(MD_P_DMA_BASE+0x0340))
#define MD_P_DMA_UART_1_RX_DEBUG_STATUS_00	((UINT32P)(MD_P_DMA_BASE+0x0350))

// APB Module simif
#define SIMIF0_BASE (0x800C0000)
#define SIMIF0_SIM_CTRL	((UINT32P)(SIMIF0_BASE+0x0000))
#define SIMIF0_SIM_CONF	((UINT32P)(SIMIF0_BASE+0x0004))
#define SIMIF0_SIM_BRR	((UINT32P)(SIMIF0_BASE+0x0008))
#define SIMIF0_SIM_IRQEN	((UINT32P)(SIMIF0_BASE+0x0010))
#define SIMIF0_SIM_STS	((UINT32P)(SIMIF0_BASE+0x0014))
#define SIMIF0_SIM_RETRY	((UINT32P)(SIMIF0_BASE+0x0020))
#define SIMIF0_SIM_TIDE	((UINT32P)(SIMIF0_BASE+0x0024))
#define SIMIF0_SIM_WRP_RST	((UINT32P)(SIMIF0_BASE+0x0028))
#define SIMIF0_SIM_DATA	((UINT32P)(SIMIF0_BASE+0x0030))
#define SIMIF0_SIM_COUNT	((UINT32P)(SIMIF0_BASE+0x0034))
#define SIMIF0_SIM_ATIME	((UINT32P)(SIMIF0_BASE+0x0040))
#define SIMIF0_SIM_DTIME	((UINT32P)(SIMIF0_BASE+0x0044))
#define SIMIF0_SIM_TOUT	((UINT32P)(SIMIF0_BASE+0x0048))
#define SIMIF0_SIM_GTIME	((UINT32P)(SIMIF0_BASE+0x004C))
#define SIMIF0_SIM_ETIME	((UINT32P)(SIMIF0_BASE+0x0050))
#define SIMIF0_SIM_EXT_TIME	((UINT32P)(SIMIF0_BASE+0x0054))
#define SIMIF0_SIM_CGTIME	((UINT32P)(SIMIF0_BASE+0x0058))
#define SIMIF0_SIM_INS	((UINT32P)(SIMIF0_BASE+0x0060))
#define SIMIF0_SIM_IMP3	((UINT32P)(SIMIF0_BASE+0x0064))
#define SIMIF0_SIM_SW1	((UINT32P)(SIMIF0_BASE+0x0068))
#define SIMIF0_SIM_SW2	((UINT32P)(SIMIF0_BASE+0x006C))
#define SIMIF0_SIM_ATRSTA	((UINT32P)(SIMIF0_BASE+0x0070))
#define SIMIF0_SIM_STATUS	((UINT32P)(SIMIF0_BASE+0x0074))
#define SIMIF0_SIM_DMADATA	((UINT32P)(SIMIF0_BASE+0x0080))
#define SIMIF0_SIM_DBG	((UINT32P)(SIMIF0_BASE+0x0090))
#define SIMIF0_SIM_DBGDATA	((UINT32P)(SIMIF0_BASE+0x0094))
#define SIMIF0_SIM_PMIC_C	((UINT32P)(SIMIF0_BASE+0x0098))

// APB Module simif
#define SIMIF1_BASE (0x800D0000)
#define SIMIF1_SIM_CTRL	((UINT32P)(SIMIF1_BASE+0x0000))
#define SIMIF1_SIM_CONF	((UINT32P)(SIMIF1_BASE+0x0004))
#define SIMIF1_SIM_BRR	((UINT32P)(SIMIF1_BASE+0x0008))
#define SIMIF1_SIM_IRQEN	((UINT32P)(SIMIF1_BASE+0x0010))
#define SIMIF1_SIM_STS	((UINT32P)(SIMIF1_BASE+0x0014))
#define SIMIF1_SIM_RETRY	((UINT32P)(SIMIF1_BASE+0x0020))
#define SIMIF1_SIM_TIDE	((UINT32P)(SIMIF1_BASE+0x0024))
#define SIMIF1_SIM_WRP_RST	((UINT32P)(SIMIF1_BASE+0x0028))
#define SIMIF1_SIM_DATA	((UINT32P)(SIMIF1_BASE+0x0030))
#define SIMIF1_SIM_COUNT	((UINT32P)(SIMIF1_BASE+0x0034))
#define SIMIF1_SIM_ATIME	((UINT32P)(SIMIF1_BASE+0x0040))
#define SIMIF1_SIM_DTIME	((UINT32P)(SIMIF1_BASE+0x0044))
#define SIMIF1_SIM_TOUT	((UINT32P)(SIMIF1_BASE+0x0048))
#define SIMIF1_SIM_GTIME	((UINT32P)(SIMIF1_BASE+0x004C))
#define SIMIF1_SIM_ETIME	((UINT32P)(SIMIF1_BASE+0x0050))
#define SIMIF1_SIM_EXT_TIME	((UINT32P)(SIMIF1_BASE+0x0054))
#define SIMIF1_SIM_CGTIME	((UINT32P)(SIMIF1_BASE+0x0058))
#define SIMIF1_SIM_INS	((UINT32P)(SIMIF1_BASE+0x0060))
#define SIMIF1_SIM_IMP3	((UINT32P)(SIMIF1_BASE+0x0064))
#define SIMIF1_SIM_SW1	((UINT32P)(SIMIF1_BASE+0x0068))
#define SIMIF1_SIM_SW2	((UINT32P)(SIMIF1_BASE+0x006C))
#define SIMIF1_SIM_ATRSTA	((UINT32P)(SIMIF1_BASE+0x0070))
#define SIMIF1_SIM_STATUS	((UINT32P)(SIMIF1_BASE+0x0074))
#define SIMIF1_SIM_DMADATA	((UINT32P)(SIMIF1_BASE+0x0080))
#define SIMIF1_SIM_DBG	((UINT32P)(SIMIF1_BASE+0x0090))
#define SIMIF1_SIM_DBGDATA	((UINT32P)(SIMIF1_BASE+0x0094))
#define SIMIF1_SIM_PMIC_C	((UINT32P)(SIMIF1_BASE+0x0098))

// APB Module md_mbist_config
#define MD_MBIST_CONFIG_BASE (0x800E0000)

// APB Module pll_mixed
#define MD_PLL_MIXEDSYS_BASE (0x80120000)
#define PLL_PLL_CON1	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0044))
#define PLL_PLL_CON2	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0048))
#define PLL_PLL_CON3	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x004C))
#define PLL_CLKSW_CKSEL0	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0060))
#define PLL_CLKSW_CKSEL1	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0064))
#define PLL_CLKSW_CKSEL2	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0068))
#define PLL_CLKSW_CKSEL3	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x006C))
#define PLL_CLKSW_FDIV0	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0070))
#define PLL_CLKSW_FDIV1	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0074))
#define PLL_CLKSW_FDIV2	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0078))
#define PLL_CLKSW_FDIV3	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x007C))
#define PLL_CLKSW_FDIV4	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0080))
#define PLL_CLKSW_FDIV5	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0084))
#define PLL_CLKSW_FDIV6	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0088))
#define PLL_CLKSW_FDIV7	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x008C))
#define PLL_CLKSW_CONN_CON0	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0090))
#define PLL_DFS_CON7	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x00AC))
#define PLL_DFS_CON8	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x00B0))
#define PLL_DFS_CON9	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x00B4))
#define PLL_MDPLL_CON0	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0100))
#define PLL_MDPLL_CON1	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0104))
#define PLL_MDPLL_CON2	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0108))
#define PLL_MDPLL_CON3	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x010C))
#define PLL_MDPLL_CON4	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0110))
#define PLL_MCUPLL_CON0	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0140))
#define PLL_MCUPLL_CON1	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0144))
#define PLL_MCUPLL_CON2	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0148))
#define PLL_MCUPLL_CON3	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x014C))
#define PLL_WPLL_CON0	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x01C0))
#define PLL_WPLL_CON1	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x01C4))
#define PLL_WPLL_CON2	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x01C8))
#define PLL_WPLL_CON3	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x01CC))
#define PLL_WHPLL_CON0	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0200))
#define PLL_WHPLL_CON2	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0208))
#define PLL_WHPLL_CON3	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x020C))
#define PLL_WHPLL_CON4	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0210))
#define PLL_RSV_CON0	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0360))
#define PLL_ABIST_FQMTR_CON0	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0400))
#define PLL_ABIST_FQMTR_CON1	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0404))
#define PLL_ABIST_FQMTR_CON2	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0408))
#define PLL_ABIST_FQMTR_DATA	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x040C))
#define PLL_SYS_ABIST_MON_CON0	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0420))
#define PLL_SYS_ABIST_MON_CON1	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0424))
#define PLL_SYS_ABIST_MON_CON2	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0428))
#define PLL_ABIST_MON_DATA0	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0440))
#define PLL_FH_CON0	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0500))
#define PLL_FH_CON1	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0504))
#define PLL_FH_CON2	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0508))
#define PLL_FH_CON3	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x050C))
#define PLL_FH_CON4	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0510))
#define PLL_FH_CON5	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0514))
#define PLL_FH_CON6	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0518))
#define PLL_FH_CON7	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x051C))
#define PLL_FH_CON9	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0524))
#define PLL_FH_CON10	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0528))
#define PLL_FH_CON11	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x052C))
#define PLL_FH_CON12	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0530))
#define PLL_FH_CON13	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0534))
#define PLL_FH_CON14	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0538))
#define PLL_FH_CON15	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x053C))
#define PLL_FH_CON16	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0540))
#define PLL_FH_CON17	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0544))
#define PLL_FH_CON18	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0548))
#define PLL_FH_CON19	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x054C))
#define PLL_FH_CON20	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0550))
#define PLL_FH_CON21	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0554))
#define PLL_FH_CON22	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0558))
#define PLL_FH_CON23	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x055C))
#define PLL_FH_CON24	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0560))
#define PLL_FH_CON25	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0564))
#define PLL_FH_CON26	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0568))
#define PLL_FH_CON27	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x056C))
#define PLL_FH_CON28	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0570))
#define PLL_FH_CON29	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0574))
#define PLL_FH_CON30	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0578))
#define PLL_FH_CON31	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x057C))
#define PLL_FH_CON32	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0580))
#define PLL_PLLTD_CON0	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0700))
#define PLL_PLLTD_CON1	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0704))
#define PLL_PLLTD_CON2	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0708))
#define PLL_PLLTD_CON3	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x070C))
#define PLL_PLLTD_CON4	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0710))
#define PLL_PLLTD_CON5	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0714))
#define PLL_PLLTD_CON6	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x0718))
#define PLL_PLLTD_CON7	((UINT16P)(MD_PLL_MIXEDSYS_BASE+0x071C))

// APB Module mixed
#define MD1_ABB_MIXEDSYS_BASE (0x80130000)
#define BBRX_C_CON0	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0000))
#define BBRX_C_CON1	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0004))
#define BBRX_C_CON2	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0008))
#define BBRX_CON0	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0020))
#define BBRX_CON1	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0024))
#define BBRX_CON2	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0028))
#define BBRX_CON3	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x002C))
#define BBRX_CON4	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0030))
#define BBRX_CON5	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0034))
#define BBRX_CON6	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0038))
#define BBRX_CON7	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x003C))
#define BBRX_CON8	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0040))
#define BBRX_CON9	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0044))
#define BBRX_CONA	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0048))
#define BBRX_CONB	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x004C))
#define BBRX_CONC	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0050))
#define BBRX_COND	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0054))
#define BBTX_CON0	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x00A0))
#define BBTX_CON1	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x00A4))
#define BBTX_CON2	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x00A8))
#define BBTX_CON3	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x00AC))
#define SDAC_CON0	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x00C0))
#define SDAC_CON1	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x00C4))
#define DIG_CON0	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0100))
#define DIG_CON1	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0104))
#define DIG_CON2	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0108))
#define DIG_CON3	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x010C))
#define DIG_CON4	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0110))
#define DIG_CON7	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x011C))
#define DIG_CON8	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0120))
#define DIG_CONA	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0128))
#define DIG_CONB	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x012C))
#define DIG_CONC	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0130))
#define DIG_COND	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0134))
#define DIG_CONE	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0138))
#define DIG_CON10	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0140))
#define DIG_CON11	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0144))
#define DIG_CON12	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0148))
#define DIG_CON13	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x014C))
#define DIG_CON14	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0150))
#define DIG_CON15	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0154))
#define DIG_CON16	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0158))
#define DIG_CON19	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0164))
#define DIG_CON20	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0180))
#define DIG_CON21	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0184))
#define DIG_CON22	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0188))
#define DIG_CON23	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x018C))
#define DIG_CON24	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0190))
#define DIG_CON25	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0194))
#define DIG_CON26	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0198))
#define DIG_CON27	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x019C))
#define DIG_CON28	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x01A0))
#define DIG_CON29	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x01A4))
#define DIG_CON2A	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x01A8))
#define DIG_CON2B	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x01AC))
#define DIG_CON2C	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x01B0))
#define DIG_CON30	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x01C0))
#define DIG_CON31	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x01C4))
#define DIG_CON32	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x01C8))
#define DIG_CON33	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x01CC))
#define DIG_CON34	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x01D0))
#define DIG_CON35	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x01D4))
#define DIG_CON36	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x01D8))
#define DIG_CON37	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x01DC))
#define DIG_CON38	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x01E0))
#define TXCAL_REG_CON0	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0300))
#define TXCAL_REG_CON1	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0304))
#define TXCAL_REG_CON2	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0308))
#define TXCAL_REG_CON3	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x030C))
#define TXCAL_REG_CON4	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0310))
#define TXCAL_REG_CON5	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0314))
#define TXCAL_REG_CON6	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0318))
#define TXCAL_REG_CON7	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x031C))
#define TXCAL_REG_CON8	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0320))
#define TXCAL_REG_CON9	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0324))
#define TXCAL_REG_CONA	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0328))
#define TXCAL_REG_CONB	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x032C))
#define TXCAL_REG_CONC	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0330))
#define TXCAL_REG_COND	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0334))
#define TXCAL_REG_CONE	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0338))
#define TXCAL_REG_MON0	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0340))
#define TXCAL_REG_MON1	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0344))
#define TXCAL_REG_MON2	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0348))
#define TXCAL_REG_MON3	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x034C))
#define TXCAL_REG_MON4	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0350))
#define TXCAL_REG_MON5	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0354))
#define TXCAL_REG_MON6	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0358))
#define TXCAL_REG_MON7	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x035C))
#define TXCAL_REG_MON8	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0360))
#define TXCAL_REG_MON9	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0364))
#define TXCAL_REG_MONA	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x0368))
#define TXCAL_REG_MONB	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x036C))
#define DBG_CON0	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x03A0))
#define DBG_CON1	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x03A4))
#define DBG_CON2	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x03A8))
#define DBG_CON3	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x03AC))
#define DBG_CON4	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x03B0))
#define DBG_CON5	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x03B4))
#define DBG_CON6	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x03B8))
#define DBG_CON7	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x03BC))
#define MIXED_RSV0	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x03F0))
#define MIXED_RSV1	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x03F4))
#define MIXED_RSV2	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x03F8))
#define MIXED_RSV3	((UINT16P)(MD1_ABB_MIXEDSYS_BASE+0x03FC))

// APB Module mixed_lite
#define MD2_ABB_MIXEDSYS_BASE (0x80130000)
#define BBRX2_CON0	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0000))
#define BBRX2_CON1	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0004))
#define BBRX2_CON2	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0008))
#define BBRX2_2_CON0	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0060))
#define BBRX2_2_CON1	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0064))
#define BBRX2_2_CON2	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0068))
#define BBRX2_2_CON3	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x006C))
#define BBRX2_2_CON4	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0070))
#define BBRX2_2_CON5	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0074))
#define BBRX2_2_CON6	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0078))
#define BBRX2_2_CON7	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x007C))
#define BBRX2_2_CON8	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0080))
#define BBRX2_2_CON9	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0084))
#define BBRX2_2_CONA	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0088))
#define BBRX2_2_CONB	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x008C))
#define BBTX2_CON0	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0300))
#define BBTX2_CON1	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0304))
#define BBTX2_CON2	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0308))
#define BBTX2_CON3	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x030C))
#define BBTX2_CON4	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0310))
#define BBTX2_CON5	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0314))
#define BBTX2_CON6	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0318))
#define BBTX2_CON7	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x031C))
#define BBTX2_COND	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0334))
#define BBTX2_CONE	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0338))
#define BBTX2_CONF	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x033C))
#define BBTX2_CON10	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0340))
#define BBTX2_CON11	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0344))
#define BBTX2_CON12	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0348))
#define BBTX2_CON13	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x034C))
#define BBTX2_CON18	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0360))
#define BBTX2_CON19	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0364))
#define SDAC2_CON0	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x00C0))
#define SDAC2_CON1	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x00C4))
#define DIG2_CON0	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0100))
#define DIG2_CON1	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0104))
#define DIG2_CON2	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0108))
#define DIG2_CON3	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x010C))
#define DIG2_CON4	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0110))
#define DIG2_CON10	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0140))
#define DIG2_CON11	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0144))
#define DIG2_CON12	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0148))
#define DIG2_CON13	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x014C))
#define DIG2_CON14	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0150))
#define DIG2_CON17	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x015C))
#define DIG2_CON18	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0160))
#define DIG2_CON30	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x01C0))
#define DIG2_CON31	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x01C4))
#define DIG2_CON32	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x01C8))
#define DIG2_CON33	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x01CC))
#define DIG2_CON34	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x01D0))
#define DIG2_CON35	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x01D4))
#define DIG2_CON36	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x01D8))
#define DIG2_CON37	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x01DC))
#define DIG2_CON40	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0200))
#define DIG2_CON41	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0204))
#define DIG2_CON42	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0208))
#define DIG2_CON43	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x020C))
#define DBG2_CON0	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0260))
#define DBG2_CON1	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0264))
#define DBG2_CON2	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0268))
#define DBG2_CON3	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x026C))
#define DBG2_CON4	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0270))
#define DBG2_CON5	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0274))
#define DBG2_CON6	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0278))
#define DBG2_CON7	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x027C))
#define DBG2_CON8	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0280))
#define DBG2_CON9	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0284))
#define DBG2_CONA	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0288))
#define DBG2_CONB	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x028C))
#define DBG2_CONC	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0290))
#define DBG2_COND	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x0294))
#define MIXED_RSV2_0	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x02A0))
#define MIXED_RSV2_1	((UINT16P)(MD2_ABB_MIXEDSYS_BASE+0x02A4))

// APB Module abm
#define MD_ABM_BASE (0x80140000)
#define ABM_GEN_CONFIG	((UINT32P)(MD_ABM_BASE+0x000))
#define ABM_MODE_CONFIG	((UINT32P)(MD_ABM_BASE+0x004))
#define ABM_SRAM_FLUSH_TRIG	((UINT32P)(MD_ABM_BASE+0x008))
#define ABM_SRAM_MAX_BUF_SIZE	((UINT32P)(MD_ABM_BASE+0x00C))
#define ABM_BUSY	((UINT32P)(MD_ABM_BASE+0x01C))
#define ABM_SWLA_TRIG	((UINT32P)(MD_ABM_BASE+0x020))
#define ABM_SWLA_SYNC_HEADER0	((UINT32P)(MD_ABM_BASE+0x024))
#define ABM_SWLA_SYNC_HEADER1	((UINT32P)(MD_ABM_BASE+0x028))
#define ABM_SYNC_TRIG	((UINT32P)(MD_ABM_BASE+0x030))
#define ABM_SYNC_PATTERN	((UINT32P)(MD_ABM_BASE+0x034))
#define ABM_SYNC_HEADER	((UINT32P)(MD_ABM_BASE+0x038))
#define ABM_TRACER_SAMPLE_RATE	((UINT32P)(MD_ABM_BASE+0x040))
#define ABM_PROFILE_EN	((UINT32P)(MD_ABM_BASE+0x060))
#define ABM_PROFILE_ADDON_INFO0	((UINT32P)(MD_ABM_BASE+0x064))
#define ABM_PROFILE_ADDON_INFO1	((UINT32P)(MD_ABM_BASE+0x068))
#define ABM_PROFILE_ADDON_INFO2	((UINT32P)(MD_ABM_BASE+0x06C))
#define ABM_PROFILE_ADDON_INFO3	((UINT32P)(MD_ABM_BASE+0x070))
#define ABM_PROFILE_ADDON_INFO4	((UINT32P)(MD_ABM_BASE+0x074))
#define ABM_PROFILE_ADDON_INFO5	((UINT32P)(MD_ABM_BASE+0x078))
#define ABM_PROFILE_ADDON_INFO6	((UINT32P)(MD_ABM_BASE+0x07C))
#define ABM_PROFILE_ADDON_INFO7	((UINT32P)(MD_ABM_BASE+0x080))
#define ABM_PROFILE_ADDON_INFO8	((UINT32P)(MD_ABM_BASE+0x084))
#define ABM_PROFILE_ADDON_INFO9	((UINT32P)(MD_ABM_BASE+0x08C))
#define ABM_PROFILE_ADDON_INFO10	((UINT32P)(MD_ABM_BASE+0x090))
#define ABM_PROFILE_ADDON_INFO11	((UINT32P)(MD_ABM_BASE+0x094))
#define ABM_MON_TRANS_PER_PKT	((UINT32P)(MD_ABM_BASE+0x09C))
#define ABM_MON_RANGE_START0	((UINT32P)(MD_ABM_BASE+0x0A0))
#define ABM_MON_RANGE_END0	((UINT32P)(MD_ABM_BASE+0x0A4))
#define ABM_MON_RANGE_START1	((UINT32P)(MD_ABM_BASE+0x0A8))
#define ABM_MON_RANGE_END1	((UINT32P)(MD_ABM_BASE+0x0C0))
#define ABM_MON_RANGE_START2	((UINT32P)(MD_ABM_BASE+0x0C4))
#define ABM_MON_RANGE_END2	((UINT32P)(MD_ABM_BASE+0x0E0))
#define ABM_MON_RANGE_START3	((UINT32P)(MD_ABM_BASE+0x0E4))
#define ABM_MON_RANGE_END3	((UINT32P)(MD_ABM_BASE+0x0E8))
#define ABM_MON_HEADER0	((UINT32P)(MD_ABM_BASE+0x100))
#define ABM_MON_HEADER1	((UINT32P)(MD_ABM_BASE+0x104))
#define ABM_LOG_BUF_BASEADDR	((UINT32P)(MD_ABM_BASE+0x108))
#define ABM_LOG_BUF_SIZE	((UINT32P)(MD_ABM_BASE+0x10C))
#define ABM_PDI_HEADER0	((UINT32P)(MD_ABM_BASE+0x110))
#define ABM_PDI_HEADER1	((UINT32P)(MD_ABM_BASE+0x114))
#define ABM_PDI_CNT	((UINT32P)(MD_ABM_BASE+0x118))
#define ABM_ETM_MCU_PC_ADDR	((UINT32P)(MD_ABM_BASE+0x11C))
#define ABM_ETM_CONTEXT_ID	((UINT32P)(MD_ABM_BASE+0x120))
#define ABM_PMU_PMC0	((UINT32P)(MD_ABM_BASE+0x124))
#define ABM_PMU_PMC1	((UINT32P)(MD_ABM_BASE+0x128))
#define ABM_PMU_PMC2	((UINT32P)(MD_ABM_BASE+0x180))
#define ABM_PMU_CYCLE_COUNTER	((UINT32P)(MD_ABM_BASE+0x184))
#define ABM_EMI_BCNT	((UINT32P)(MD_ABM_BASE+0x188))
#define ABM_EMI_BACT	((UINT32P)(MD_ABM_BASE+0x18C))
#define ABM_EMI_BSCT	((UINT32P)(MD_ABM_BASE+0x190))
#define ABM_EMI_BSCT2	((UINT32P)(MD_ABM_BASE+0x194))
#define ABM_EMI_BSCT3	((UINT32P)(MD_ABM_BASE+0x198))
#define ABM_DBG1	((UINT32P)(MD_ABM_BASE+0x19C))
#define ABM_DBG2	((UINT32P)(MD_ABM_BASE+0x1A0))
#define ABM_DBG3	((UINT32P)(MD_ABM_BASE+0x1A4))
#define ABM_DBG4	((UINT32P)(MD_ABM_BASE+0x1A8))
#define ABM_DBG5	((UINT32P)(MD_ABM_BASE+0x1AC))
#define ABM_DBG6	((UINT32P)(MD_ABM_BASE+0x1B0))
#define ABM_DBG7	((UINT32P)(MD_ABM_BASE+0x1B4))
#define ABM_DBG8	((UINT32P)(MD_ABM_BASE+0x1B8))
#define ABM_DBG9	((UINT32P)(MD_ABM_BASE+0x1BC))
#define ABM_VERSION	((UINT32P)(MD_ABM_BASE+0x1C0))

// APB Module adoe
#define MD_ADOE_BASE (0x80150000)
#define ADOE_ALC_BUF1_RD_PTR_ADDR	((UINT32P)(MD_ADOE_BASE+0x000))
#define ADOE_ALC_BUF2_RD_PTR_ADDR	((UINT32P)(MD_ADOE_BASE+0x004))
#define ADOE_ALC_BUF1_WR_PTR_ADDR	((UINT32P)(MD_ADOE_BASE+0x008))
#define ADOE_ALC_BUF2_WR_PTR_ADDR	((UINT32P)(MD_ADOE_BASE+0x00C))
#define ADOE_CONFIG	((UINT32P)(MD_ADOE_BASE+0x000))
#define ADOE_BUF_SEL_ALGO	((UINT32P)(MD_ADOE_BASE+0x004))
#define ADOE_OUTPUT_BWL_WINDOW	((UINT32P)(MD_ADOE_BASE+0x008))
#define ADOE_LOG_BUF_BASEADDR_CHN0	((UINT32P)(MD_ADOE_BASE+0x010))
#define ADOE_LOG_BUF_BASEADDR_CHN1	((UINT32P)(MD_ADOE_BASE+0x014))
#define ADOE_LOG_BUF_BASEADDR_CHN2	((UINT32P)(MD_ADOE_BASE+0x018))
#define ADOE_LOG_BUF_SIZE_CHN0	((UINT32P)(MD_ADOE_BASE+0x030))
#define ADOE_LOG_BUF_SIZE_CHN1	((UINT32P)(MD_ADOE_BASE+0x034))
#define ADOE_LOG_BUF_SIZE_CHN2	((UINT32P)(MD_ADOE_BASE+0x038))
#define ADOE_OUTPUT_BWL_THRESH_CHN0	((UINT32P)(MD_ADOE_BASE+0x050))
#define ADOE_OUTPUT_BWL_THRESH_CHN1	((UINT32P)(MD_ADOE_BASE+0x054))
#define ADOE_OUTPUT_BWL_THRESH_CHN2	((UINT32P)(MD_ADOE_BASE+0x058))
#define ADOE_USB_SETTX_ADDR	((UINT32P)(MD_ADOE_BASE+0x0B0))
#define ADOE_USB_EP_NUM	((UINT32P)(MD_ADOE_BASE+0x0C0))
#define ADOE_USB_BASEADDR	((UINT32P)(MD_ADOE_BASE+0x0C4))
#define ADOE_USB_MPS	((UINT32P)(MD_ADOE_BASE+0x0C8))
#define ADOE_USB_BURST_WRITE_LEN	((UINT32P)(MD_ADOE_BASE+0x0D0))
#define ADOE_EMI_BURST_READ_LEN	((UINT32P)(MD_ADOE_BASE+0x0D4))
#define ADOE_EMI_BURST_READ_SIZE	((UINT32P)(MD_ADOE_BASE+0x0D8))
#define ADOE_MODE	((UINT32P)(MD_ADOE_BASE+0x0DC))
#define ADOE_USB_MPS_AVOID_DIS	((UINT32P)(MD_ADOE_BASE+0x0E0))
#define ADOE_RD_PTR_CHN0	((UINT32P)(MD_ADOE_BASE+0x100))
#define ADOE_RD_PTR_CHN1	((UINT32P)(MD_ADOE_BASE+0x104))
#define ADOE_RD_PTR_CHN2	((UINT32P)(MD_ADOE_BASE+0x108))
#define ADOE_WR_PTR_CHN0	((UINT32P)(MD_ADOE_BASE+0x120))
#define ADOE_WR_PTR_CHN1	((UINT32P)(MD_ADOE_BASE+0x124))
#define ADOE_WR_PTR_CHN2	((UINT32P)(MD_ADOE_BASE+0x128))
#define ADOE_BUF_ALT_THRESH_CHN0	((UINT32P)(MD_ADOE_BASE+0x160))
#define ADOE_BUF_ALT_THRESH_CHN1	((UINT32P)(MD_ADOE_BASE+0x164))
#define ADOE_BUF_ALT_THRESH_CHN2	((UINT32P)(MD_ADOE_BASE+0x168))
#define ADOE_INT_EN	((UINT32P)(MD_ADOE_BASE+0x180))
#define ADOE_BUF_ALT_INT_EN	((UINT32P)(MD_ADOE_BASE+0x184))
#define ADOE_BUF_ALT_STAT	((UINT32P)(MD_ADOE_BASE+0x188))
#define ADOE_USB_IDLE_STUCK_INT_EN	((UINT32P)(MD_ADOE_BASE+0x18C))
#define ADOE_USB_IDLE_STUCK_INT_STAT	((UINT32P)(MD_ADOE_BASE+0x190))
#define ADOE_OUTPUT_DATA_TOTAL_CHN0	((UINT32P)(MD_ADOE_BASE+0x1C0))
#define ADOE_OUTPUT_DATA_TOTAL_CHN1	((UINT32P)(MD_ADOE_BASE+0x1C4))
#define ADOE_OUTPUT_DATA_TOTAL_CHN2	((UINT32P)(MD_ADOE_BASE+0x1C8))
#define ADOE_MIN_BUF_SIZE_REC_CHN0	((UINT32P)(MD_ADOE_BASE+0x1E0))
#define ADOE_MIN_BUF_SIZE_REC_CHN1	((UINT32P)(MD_ADOE_BASE+0x1E4))
#define ADOE_MIN_BUF_SIZE_REC_CHN2	((UINT32P)(MD_ADOE_BASE+0x1E8))
#define ADOE_TEST_WR_CHN0	((UINT32P)(MD_ADOE_BASE+0x200))
#define ADOE_TEST_WR_CHN1	((UINT32P)(MD_ADOE_BASE+0x204))
#define ADOE_TEST_WR_CHN2	((UINT32P)(MD_ADOE_BASE+0x208))
#define ADOE_TEST_NXTBUFRDY	((UINT32P)(MD_ADOE_BASE+0x210))
#define ADOE_MANU_SETTX	((UINT32P)(MD_ADOE_BASE+0x220))
#define ADOE_USBPKTWORDS	((UINT32P)(MD_ADOE_BASE+0x224))
#define ADOE_DBG_STATES	((UINT32P)(MD_ADOE_BASE+0x228))
#define ADOE_DBG_INFO	((UINT32P)(MD_ADOE_BASE+0x22C))
#define ADOE_DBG1	((UINT32P)(MD_ADOE_BASE+0x230))
#define ADOE_DBG2	((UINT32P)(MD_ADOE_BASE+0x234))
#define ADOE_DBG3	((UINT32P)(MD_ADOE_BASE+0x238))
#define ADOE_DBG4	((UINT32P)(MD_ADOE_BASE+0x23C))
#define ADOE_DBG5	((UINT32P)(MD_ADOE_BASE+0x240))
#define ADOE_DBG6	((UINT32P)(MD_ADOE_BASE+0x244))
#define ADOE_DBG7	((UINT32P)(MD_ADOE_BASE+0x248))
#define ADOE_DBG8	((UINT32P)(MD_ADOE_BASE+0x24C))
#define ADOE_DBG9	((UINT32P)(MD_ADOE_BASE+0x250))
#define ADOE_VERSION	((UINT32P)(MD_ADOE_BASE+0x300))

// APB Module idma
#define IDMA_BASE (0x82000000)

// APB Module ahb2dspio
#define AHB2DSPIO_BASE (0x82800000)

// APB Module md2gsys_confg
#define MD2G_CONFG_BASE (0x82C00000)
#define MD2GSYS_CG_CON0	((UINT32P)(MD2G_CONFG_BASE+0x0000))
#define MD2GSYS_CG_SET0	((UINT32P)(MD2G_CONFG_BASE+0x0010))
#define MD2GSYS_CG_CLR0	((UINT32P)(MD2G_CONFG_BASE+0x0020))
#define MD2GSYS_CG_CON2	((UINT32P)(MD2G_CONFG_BASE+0x0008))
#define MD2GSYS_CG_SET2	((UINT32P)(MD2G_CONFG_BASE+0x0018))
#define MD2GSYS_CG_CLR2	((UINT32P)(MD2G_CONFG_BASE+0x0028))
#define MD2GSYS_CG_CON4	((UINT32P)(MD2G_CONFG_BASE+0x0030))
#define MD2GSYS_CG_SET4	((UINT32P)(MD2G_CONFG_BASE+0x0034))
#define MD2GSYS_CG_CLR4	((UINT32P)(MD2G_CONFG_BASE+0x0038))
#define MD2GSYS_CG_MASK0	((UINT32P)(MD2G_CONFG_BASE+0x0080))
#define MD2GSYS_CG_MASK2	((UINT32P)(MD2G_CONFG_BASE+0x0088))
#define DSPCLK_CON	((UINT32P)(MD2G_CONFG_BASE+0x0040))
#define SLOWDN_CON	((UINT32P)(MD2G_CONFG_BASE+0x0044))
#define SLOWDN_CNT0	((UINT32P)(MD2G_CONFG_BASE+0x0048))
#define SLOWDN_CNT1	((UINT32P)(MD2G_CONFG_BASE+0x004c))
#define HW_DCM_CON0	((UINT32P)(MD2G_CONFG_BASE+0x0050))
#define HW_DCM_CON1	((UINT32P)(MD2G_CONFG_BASE+0x0054))
#define HWCG_BYPASS	((UINT32P)(MD2G_CONFG_BASE+0x0058))
#define HWCG_CON	((UINT32P)(MD2G_CONFG_BASE+0x005c))
#define MD2GSYS_CG_SWTO26M	((UINT32P)(MD2G_CONFG_BASE+0x0060))
#define MD2GSYS_DELSEL0	((UINT32P)(MD2G_CONFG_BASE+0x0100))
#define MD2GSYS_DELSEL1	((UINT32P)(MD2G_CONFG_BASE+0x0104))
#define MD2GSYS_DELSEL2	((UINT32P)(MD2G_CONFG_BASE+0x0108))
#define MD2GSYS_DELSEL3	((UINT32P)(MD2G_CONFG_BASE+0x010c))
#define MD2GSYS_DELSEL4	((UINT32P)(MD2G_CONFG_BASE+0x0110))
#define MD2GSYS_AXI_STA0	((UINT32P)(MD2G_CONFG_BASE+0x0200))
#define MD2GSYS_AXI_CON0	((UINT32P)(MD2G_CONFG_BASE+0x0204))
#define MD2GSYS_AHB_STA0	((UINT32P)(MD2G_CONFG_BASE+0x0210))
#define MD2GSYS_AHB_CON0	((UINT32P)(MD2G_CONFG_BASE+0x0214))
#define MD2GSYS_APB_STA0	((UINT32P)(MD2G_CONFG_BASE+0x0220))
#define MD2GSYS_APB_CON0	((UINT32P)(MD2G_CONFG_BASE+0x0224))
#define MD2GSYS_DBG_CON0	((UINT32P)(MD2G_CONFG_BASE+0x0300))

// APB Module apc
#define APC_BASE (0x82C30000)
#define APC_PFA0	((UINT32P)(APC_BASE+0x00))
#define APC_PFA1	((UINT32P)(APC_BASE+0x04))
#define APC_PFA2	((UINT32P)(APC_BASE+0x08))
#define APC_PFA3	((UINT32P)(APC_BASE+0x0C))
#define APC_SCAL0L	((UINT16P)(APC_BASE+0x10))
#define APC_SCAL0R	((UINT16P)(APC_BASE+0x14))
#define APC_OFFSET0	((UINT16P)(APC_BASE+0x18))
#define APC_PFB0	((UINT32P)(APC_BASE+0x20))
#define APC_PFB1	((UINT32P)(APC_BASE+0x24))
#define APC_PFB2	((UINT32P)(APC_BASE+0x28))
#define APC_PFB3	((UINT32P)(APC_BASE+0x2C))
#define APC_SCAL1L	((UINT16P)(APC_BASE+0x30))
#define APC_SCAL1R	((UINT16P)(APC_BASE+0x34))
#define APC_OFFSET1	((UINT16P)(APC_BASE+0x38))
#define APC_PFC0	((UINT32P)(APC_BASE+0x40))
#define APC_PFC1	((UINT32P)(APC_BASE+0x44))
#define APC_PFC2	((UINT32P)(APC_BASE+0x48))
#define APC_PFC3	((UINT32P)(APC_BASE+0x4C))
#define APC_SCAL2L	((UINT16P)(APC_BASE+0x50))
#define APC_SCAL2R	((UINT16P)(APC_BASE+0x54))
#define APC_OFFSET2	((UINT16P)(APC_BASE+0x58))
#define APC_PFD0	((UINT32P)(APC_BASE+0x60))
#define APC_PFD1	((UINT32P)(APC_BASE+0x64))
#define APC_PFD2	((UINT32P)(APC_BASE+0x68))
#define APC_PFD3	((UINT32P)(APC_BASE+0x6C))
#define APC_SCAL3L	((UINT16P)(APC_BASE+0x70))
#define APC_SCAL3R	((UINT16P)(APC_BASE+0x74))
#define APC_OFFSET3	((UINT16P)(APC_BASE+0x78))
#define APC_PFE0	((UINT32P)(APC_BASE+0x80))
#define APC_PFE1	((UINT32P)(APC_BASE+0x84))
#define APC_PFE2	((UINT32P)(APC_BASE+0x88))
#define APC_PFE3	((UINT32P)(APC_BASE+0x8C))
#define APC_SCAL4L	((UINT16P)(APC_BASE+0x90))
#define APC_SCAL4R	((UINT16P)(APC_BASE+0x94))
#define APC_OFFSET4	((UINT16P)(APC_BASE+0x98))
#define APC_PFF0	((UINT32P)(APC_BASE+0xA0))
#define APC_PFF1	((UINT32P)(APC_BASE+0xA4))
#define APC_PFF2	((UINT32P)(APC_BASE+0xA8))
#define APC_PFF3	((UINT32P)(APC_BASE+0xAC))
#define APC_SCAL5L	((UINT16P)(APC_BASE+0xB0))
#define APC_SCAL5R	((UINT16P)(APC_BASE+0xB4))
#define APC_OFFSET5	((UINT16P)(APC_BASE+0xB8))
#define APC_PFG0	((UINT32P)(APC_BASE+0xC0))
#define APC_PFG1	((UINT32P)(APC_BASE+0xC4))
#define APC_PFG2	((UINT32P)(APC_BASE+0xC8))
#define APC_PFG3	((UINT32P)(APC_BASE+0xCC))
#define APC_SCAL6L	((UINT16P)(APC_BASE+0xD0))
#define APC_SCAL6R	((UINT16P)(APC_BASE+0xD4))
#define APC_OFFSET6	((UINT16P)(APC_BASE+0xD8))
#define APC_PFH0	((UINT32P)(APC_BASE+0xE0))
#define APC_PFH1	((UINT32P)(APC_BASE+0xE4))
#define APC_PFH2	((UINT32P)(APC_BASE+0xE8))
#define APC_PFH3	((UINT32P)(APC_BASE+0xEC))
#define APC_SCAL7L	((UINT16P)(APC_BASE+0xF0))
#define APC_SCAL7R	((UINT16P)(APC_BASE+0xF4))
#define APC_OFFSET7	((UINT16P)(APC_BASE+0xF8))
#define APC_CON	((UINT32P)(APC_BASE+0x100))

// APB Module csd_acc
#define CSD_ACC_BASE (0x82C70000)
#define CSD_RA0_CON	((UINT32P)(CSD_ACC_BASE+0x0000))
#define CSD_RA0_STA	((UINT32P)(CSD_ACC_BASE+0x0004))
#define CSD_RA0_DI	((UINT32P)(CSD_ACC_BASE+0x0008))
#define CSD_RA0_DO	((UINT32P)(CSD_ACC_BASE+0x000c))
#define CSD_RA1_6K_12K_ULDI0	((UINT32P)(CSD_ACC_BASE+0x0100))
#define CSD_RA1_6K_12K_ULDI1	((UINT32P)(CSD_ACC_BASE+0x0104))
#define CSD_RA1_6K_12K_ULSTUS	((UINT32P)(CSD_ACC_BASE+0x0108))
#define CSD_RA1_6K_12K_ULDO0	((UINT32P)(CSD_ACC_BASE+0x010c))
#define CSD_RA1_6K_12K_ULDO1	((UINT32P)(CSD_ACC_BASE+0x0110))
#define CSD_RA1_6K_12K_DLDI0	((UINT32P)(CSD_ACC_BASE+0x0200))
#define CSD_RA1_6K_12K_DLDI1	((UINT32P)(CSD_ACC_BASE+0x0204))
#define CSD_RA1_6K_12K_DLDO0	((UINT32P)(CSD_ACC_BASE+0x0208))
#define CSD_RA1_6K_12K_DLDO1	((UINT32P)(CSD_ACC_BASE+0x020c))
#define CSD_RA1_6K_12K_DLSTUS	((UINT32P)(CSD_ACC_BASE+0x0210))
#define CSD_RA1_3P6K_ULDI0	((UINT32P)(CSD_ACC_BASE+0x0300))
#define CSD_RA1_3P6K_ULSTUS	((UINT32P)(CSD_ACC_BASE+0x0304))
#define CSD_RA1_3P6K_ULDO0	((UINT32P)(CSD_ACC_BASE+0x0308))
#define CSD_RA1_3P6K_ULDO1	((UINT32P)(CSD_ACC_BASE+0x030c))
#define CSD_RA1_3P6K_DLDI0	((UINT32P)(CSD_ACC_BASE+0x0400))
#define CSD_RA1_3P6K_DLDI1	((UINT32P)(CSD_ACC_BASE+0x0404))
#define CSD_RA1_3P6K_DLDO0	((UINT32P)(CSD_ACC_BASE+0x0408))
#define CSD_RA1_3P6K_DLSTUS	((UINT32P)(CSD_ACC_BASE+0x040c))
#define CSD_FAX_BR1_DI	((UINT32P)(CSD_ACC_BASE+0x0500))
#define CSD_FAX_BR1_DO	((UINT32P)(CSD_ACC_BASE+0x0504))
#define CSD_FAX_BR2_DI	((UINT32P)(CSD_ACC_BASE+0x0510))
#define CSD_FAX_BR2_DO	((UINT32P)(CSD_ACC_BASE+0x0514))

// APB Module share
#define SHARE_D1_BASE (0x82CA0000)
#define SHARE_D1_SHARE_DSP2CTL	((UINT16P)(SHARE_D1_BASE+0x00))
#define SHARE_D1_SHARE_M2D2I1	((UINT16P)(SHARE_D1_BASE+0x04))
#define SHARE_D1_SHARE_M2D2I2	((UINT16P)(SHARE_D1_BASE+0x08))
#define SHARE_D1_SHARE_D22MCTL	((UINT16P)(SHARE_D1_BASE+0x0c))
#define SHARE_D1_SHARE_D22MSTA	((UINT16P)(SHARE_D1_BASE+0x10))
#define SHARE_D1_SHARE_D22MTID	((UINT16P)(SHARE_D1_BASE+0x14))
#define SHARE_D1_SHARE_2TDMAEN	((UINT16P)(SHARE_D1_BASE+0x18))
#define SHARE_D1_SHARE_2TDMAT1	((UINT16P)(SHARE_D1_BASE+0x1c))
#define SHARE_D1_SHARE_2TDMAT2	((UINT16P)(SHARE_D1_BASE+0x20))
#define SHARE_D1_SHARE_2TDMAT3	((UINT16P)(SHARE_D1_BASE+0x24))
#define SHARE_D1_SHARE_DSP2DBG	((UINT16P)(SHARE_D1_BASE+0x28))
#define SHARE_D1_SHARE_DSP2PWDN	((UINT16P)(SHARE_D1_BASE+0x48))
#define SHARE_D1_SHARE_DSP2CKR	((UINT16P)(SHARE_D1_BASE+0x4c))
#define SHARE_D1_SHARE_D22MDAT2	((UINT16P)(SHARE_D1_BASE+0x58))
#define SHARE_D1_SHARE_D22MDAT3	((UINT16P)(SHARE_D1_BASE+0x5c))
#define SHARE_D1_SHARE_D22MDAT4	((UINT16P)(SHARE_D1_BASE+0x60))
#define SHARE_D1_SHARE_D22MDAT5	((UINT16P)(SHARE_D1_BASE+0x64))
#define SHARE_D1_SHARE_D22MDAT6	((UINT16P)(SHARE_D1_BASE+0x68))
#define SHARE_D1_SHARE_D22MDAT7	((UINT16P)(SHARE_D1_BASE+0x6c))
#define SHARE_D1_SHARE_DSP2OPT	((UINT16P)(SHARE_D1_BASE+0x74))
#define SHARE_D1_SHARE_D2M_WAKEUP_CTL	((UINT16P)(SHARE_D1_BASE+0x78))
#define SHARE_D1_SHARE_D2M_WAKEUP_STA	((UINT16P)(SHARE_D1_BASE+0x7C))
#define SHARE_D1_SHREG_DSP2CTL	((UINT32P)(SHARE_D1_BASE+0x0))
#define SHARE_D1_SHREG_M2D2I1	((UINT32P)(SHARE_D1_BASE+0x4))
#define SHARE_D1_SHREG_M2D2I2	((UINT32P)(SHARE_D1_BASE+0x8))
#define SHARE_D1_SHREG_D22MTID	((UINT32P)(SHARE_D1_BASE+0x14))
#define SHARE_D1_SHREG_2TDMAEN	((UINT32P)(SHARE_D1_BASE+0x18))
#define SHARE_D1_SHREG_2TDMAT1	((UINT32P)(SHARE_D1_BASE+0x1C))
#define SHARE_D1_SHREG_2TDMAT2	((UINT32P)(SHARE_D1_BASE+0x20))
#define SHARE_D1_SHREG_2TDMAT3	((UINT32P)(SHARE_D1_BASE+0x24))
#define SHARE_D1_SHREG_2PWDNSRC	((UINT32P)(SHARE_D1_BASE+0x2C))
#define SHARE_D1_SHREG_2PWDNCON	((UINT32P)(SHARE_D1_BASE+0x30))
#define SHARE_D1_SHREG_D2PC	((UINT32P)(SHARE_D1_BASE+0x34))
#define SHARE_D1_SHREG_D2CNTR	((UINT32P)(SHARE_D1_BASE+0x38))
#define SHARE_D1_SHREG_DSP2OPT2	((UINT32P)(SHARE_D1_BASE+0x3C))
#define SHARE_D1_SHREG_D2M_TASK2	((UINT32P)(SHARE_D1_BASE+0x48))
#define SHARE_D1_SHREG_D2M_TASK3	((UINT32P)(SHARE_D1_BASE+0x4C))
#define SHARE_D1_SHREG_D2M_TASK4	((UINT32P)(SHARE_D1_BASE+0x50))
#define SHARE_D1_SHREG_D2M_TASK5	((UINT32P)(SHARE_D1_BASE+0x54))
#define SHARE_D1_SHREG_D2M_TASK6	((UINT32P)(SHARE_D1_BASE+0x58))
#define SHARE_D1_SHREG_D2M_TASK7	((UINT32P)(SHARE_D1_BASE+0x5C))
#define SHARE_D1_SHREG_D2M_WAKEUP_TRIG	((UINT32P)(SHARE_D1_BASE+0x60))

// APB Module irdma
#define IRDMA_BASE (0x82CB0000)
#define IRDMA_IR_CMD	((UINT32P)(IRDMA_BASE+0x0))
#define IRDMA_IR_TASK	((UINT32P)(IRDMA_BASE+0x4))
#define IRDMA_EM_ADDRU	((UINT32P)(IRDMA_BASE+0x8))
#define IRDMA_EM_ADDRL	((UINT32P)(IRDMA_BASE+0xC))
#define IRDMA_PMDM_ADDR	((UINT32P)(IRDMA_BASE+0x10))
#define IRDMA_HI_PER_OPT	((UINT32P)(IRDMA_BASE+0x14))
#define IRDMA_QUE_STA	((UINT32P)(IRDMA_BASE+0x18))
#define IRDMA_CMD_ID0_STA	((UINT32P)(IRDMA_BASE+0x1C))
#define IRDMA_CMD_ID1_STA	((UINT32P)(IRDMA_BASE+0x20))
#define IRDMA_CMD_ID2_STA	((UINT32P)(IRDMA_BASE+0x24))
#define IRDMA_CMD_ID3_STA	((UINT32P)(IRDMA_BASE+0x28))
#define IRDMA_CMD_ID4_STA	((UINT32P)(IRDMA_BASE+0x2C))
#define IRDMA_MPU_CON0_R0	((UINT32P)(IRDMA_BASE+0x34))
#define IRDMA_MPU_CON1_R0	((UINT32P)(IRDMA_BASE+0x38))
#define IRDMA_MPU_CON0_R1	((UINT32P)(IRDMA_BASE+0x3C))
#define IRDMA_MPU_CON1_R1	((UINT32P)(IRDMA_BASE+0x40))
#define IRDMA_MPU_CON0_R2	((UINT32P)(IRDMA_BASE+0x44))
#define IRDMA_MPU_CON1_R2	((UINT32P)(IRDMA_BASE+0x48))
#define IRDMA_MPU_CON0_R3	((UINT32P)(IRDMA_BASE+0x4C))
#define IRDMA_MPU_CON1_R3	((UINT32P)(IRDMA_BASE+0x50))
#define IRDMA_MPU_EML	((UINT32P)(IRDMA_BASE+0x64))
#define IRDMA_MPU_EMU	((UINT32P)(IRDMA_BASE+0x68))
#define IRDMA_MPU_INT	((UINT32P)(IRDMA_BASE+0x6C))
#define IRDMA_MPU_TASK	((UINT32P)(IRDMA_BASE+0x70))
#define IRDMA_INT_CON	((UINT32P)(IRDMA_BASE+0x74))
#define IRDMA_INT_STATUS	((UINT32P)(IRDMA_BASE+0x78))
#define IRDMA_STA	((UINT16P)(IRDMA_BASE+0x00))

// APB Module patch
#define PATCH_BASE (0x82CC0000)
#define PATCH_P0	((UINT16P)(PATCH_BASE+0x000))
#define PATCH_A0	((UINT16P)(PATCH_BASE+0x004))
#define PATCH_I0L	((UINT16P)(PATCH_BASE+0x008))
#define PATCH_I0H	((UINT16P)(PATCH_BASE+0x00c))
#define PATCH_P1	((UINT16P)(PATCH_BASE+0x010))
#define PATCH_A1	((UINT16P)(PATCH_BASE+0x014))
#define PATCH_I1L	((UINT16P)(PATCH_BASE+0x018))
#define PATCH_I1H	((UINT16P)(PATCH_BASE+0x01c))
#define PATCH_EN1L	((UINT16P)(PATCH_BASE+0x100))
#define PATCH_EN1H	((UINT16P)(PATCH_BASE+0x104))
#define TRAP_CFG	((UINT16P)(PATCH_BASE+0x150))
#define TRAP_STA	((UINT16P)(PATCH_BASE+0x154))
#define TRAP_DA0	((UINT16P)(PATCH_BASE+0x158))
#define TRAP_DD0	((UINT16P)(PATCH_BASE+0x15c))
#define TRAP_DC0	((UINT16P)(PATCH_BASE+0x160))
#define TRAP_DA1	((UINT16P)(PATCH_BASE+0x164))
#define TRAP_DD1	((UINT16P)(PATCH_BASE+0x168))
#define TRAP_DC1	((UINT16P)(PATCH_BASE+0x16c))
#define TRAP_DA2	((UINT16P)(PATCH_BASE+0x170))
#define TRAP_DD2	((UINT16P)(PATCH_BASE+0x174))
#define TRAP_DC2	((UINT16P)(PATCH_BASE+0x178))
#define PATCH_EN2	((UINT32P)(PATCH_BASE+0x0))
#define PATCH_EN3	((UINT32P)(PATCH_BASE+0x4))
#define PATCH2	((UINT32P)(PATCH_BASE+0x8))
#define PATCH3	((UINT32P)(PATCH_BASE+0xC))
#define PATCH4	((UINT32P)(PATCH_BASE+0x10))
#define PATCH5	((UINT32P)(PATCH_BASE+0x14))
#define PATCH6	((UINT32P)(PATCH_BASE+0x18))
#define PATCH7	((UINT32P)(PATCH_BASE+0x1C))
#define PATCH8	((UINT32P)(PATCH_BASE+0x20))
#define PATCH9	((UINT32P)(PATCH_BASE+0x24))
#define PATCH10	((UINT32P)(PATCH_BASE+0x28))
#define PATCH11	((UINT32P)(PATCH_BASE+0x2C))
#define PATCH12	((UINT32P)(PATCH_BASE+0x30))
#define PATCH13	((UINT32P)(PATCH_BASE+0x34))
#define PATCH14	((UINT32P)(PATCH_BASE+0x38))
#define PATCH15	((UINT32P)(PATCH_BASE+0x3C))

// APB Module mdafe
#define MDAFE_BASE (0x82CD0000)
#define MDAFE_VMCU_CON0	((UINT16P)(MDAFE_BASE+0x0000))
#define MDAFE_VMCU_CON1	((UINT16P)(MDAFE_BASE+0x000C))
#define MDAFE_VMCU_CON2	((UINT16P)(MDAFE_BASE+0x0010))
#define MDAFE_VMCU_CON3	((UINT16P)(MDAFE_BASE+0x001c))
#define MDAFE_VMCU_CON4	((UINT16P)(MDAFE_BASE+0x01a0))
#define MDAFE_VMCU_CON5	((UINT16P)(MDAFE_BASE+0x01ac))
#define MDAFE_VMCU_CON6	((UINT16P)(MDAFE_BASE+0x01a8))
#define MDAFE_VDB_CON	((UINT16P)(MDAFE_BASE+0x0014))
#define MDAFE_VLB_CON	((UINT16P)(MDAFE_BASE+0x0018))
#define MDAFE_VAGC_CON0	((UINT16P)(MDAFE_BASE+0x0100))
#define MDAFE_VAGC_CON1	((UINT16P)(MDAFE_BASE+0x0104))
#define MDAFE_VAGC_CON2	((UINT16P)(MDAFE_BASE+0x0108))
#define MDAFE_VAGC_CON3	((UINT16P)(MDAFE_BASE+0x010c))
#define MDAFE_VAGC_CON4	((UINT16P)(MDAFE_BASE+0x0110))
#define MDAFE_VAGC_CON5	((UINT16P)(MDAFE_BASE+0x0114))
#define MDAFE_VAGC_CON6	((UINT16P)(MDAFE_BASE+0x0118))
#define MDAFE_VAGC_CON7	((UINT16P)(MDAFE_BASE+0x011c))
#define MDAFE_VAGC2_CON0	((UINT16P)(MDAFE_BASE+0x0120))
#define MDAFE_VAGC2_CON1	((UINT16P)(MDAFE_BASE+0x0124))
#define MDAFE_VAGC2_CON2	((UINT16P)(MDAFE_BASE+0x0128))
#define MDAFE_VAGC2_CON3	((UINT16P)(MDAFE_BASE+0x012c))
#define MDAFE_VAGC2_CON4	((UINT16P)(MDAFE_BASE+0x0130))
#define MDAFE_VAGC2_CON5	((UINT16P)(MDAFE_BASE+0x0134))
#define MDAFE_VAGC2_CON6	((UINT16P)(MDAFE_BASE+0x0138))
#define MDAFE_VAGC2_CON7	((UINT16P)(MDAFE_BASE+0x013c))
#define MDAFE_ACHECK_SUM_R	((UINT16P)(MDAFE_BASE+0x0140))
#define MDAFE_ACHECK_SUM_L	((UINT16P)(MDAFE_BASE+0x0144))
#define MDAFE_VBT_SECURITY0	((UINT16P)(MDAFE_BASE+0x01d0))
#define MDAFE_VBT_SECURITY1	((UINT16P)(MDAFE_BASE+0x01d4))
#define MDAFE_FOC_CON0	((UINT16P)(MDAFE_BASE+0x0150))
#define MDAFE_FOC_CON1	((UINT16P)(MDAFE_BASE+0x0154))
#define MDAFE_FOC_CON2	((UINT16P)(MDAFE_BASE+0x0158))
#define MDAFE_FOC_CON3	((UINT16P)(MDAFE_BASE+0x015c))
#define MDAFE_FOC_CON4	((UINT16P)(MDAFE_BASE+0x0160))
#define MDAFE_FOC_CON5	((UINT16P)(MDAFE_BASE+0x0164))
#define MDAFE_FOC_MON0	((UINT16P)(MDAFE_BASE+0x01b0))
#define MDAFE_FOC_MON1	((UINT16P)(MDAFE_BASE+0x01b4))
#define MDAFE_FOC_MON2	((UINT16P)(MDAFE_BASE+0x01b8))
#define MDAFE_FOC_MON3	((UINT16P)(MDAFE_BASE+0x01bc))
#define MDAFE_FOC_MON4	((UINT16P)(MDAFE_BASE+0x01c0))
#define MDAFE_FOC_MON5	((UINT16P)(MDAFE_BASE+0x01c4))
#define MDAFE_AMCU_CON0	((UINT16P)(MDAFE_BASE+0x0020))
#define MDAFE_AMCU_CON1	((UINT16P)(MDAFE_BASE+0x0024))
#define MDAFE_AMCU_CON2	((UINT16P)(MDAFE_BASE+0x002c))
#define MDAFE_AMCU_CON3	((UINT16P)(MDAFE_BASE+0x0038))
#define MDAFE_AMCU_CON4	((UINT16P)(MDAFE_BASE+0x003c))
#define MDAFE_AMCU_CON5	((UINT16P)(MDAFE_BASE+0x0180))
#define MDAFE_AMCU_CON6	((UINT16P)(MDAFE_BASE+0x0184))
#define MDAFE_AMCU_CON7	((UINT16P)(MDAFE_BASE+0x0188))
#define MDAFE_EDI_CON	((UINT16P)(MDAFE_BASE+0x0028))
#define MDAFE_DAC_TEST	((UINT16P)(MDAFE_BASE+0x0030))
#define MDAFE_VAM_SET	((UINT16P)(MDAFE_BASE+0x0034))
#define MDAFE_EQCOEF0	((UINT16P)(MDAFE_BASE+0x0040))
#define MDAFE_EQCOEF1	((UINT16P)(MDAFE_BASE+0x0044))
#define MDAFE_EQCOEF2	((UINT16P)(MDAFE_BASE+0x0048))
#define MDAFE_EQCOEF3	((UINT16P)(MDAFE_BASE+0x004c))
#define MDAFE_EQCOEF4	((UINT16P)(MDAFE_BASE+0x0050))
#define MDAFE_EQCOEF5	((UINT16P)(MDAFE_BASE+0x0054))
#define MDAFE_EQCOEF6	((UINT16P)(MDAFE_BASE+0x0058))
#define MDAFE_EQCOEF7	((UINT16P)(MDAFE_BASE+0x005c))
#define MDAFE_EQCOEF8	((UINT16P)(MDAFE_BASE+0x0060))
#define MDAFE_EQCOEF9	((UINT16P)(MDAFE_BASE+0x0064))
#define MDAFE_EQCOEF10	((UINT16P)(MDAFE_BASE+0x0068))
#define MDAFE_EQCOEF11	((UINT16P)(MDAFE_BASE+0x006c))
#define MDAFE_EQCOEF12	((UINT16P)(MDAFE_BASE+0x0070))
#define MDAFE_EQCOEF13	((UINT16P)(MDAFE_BASE+0x0074))
#define MDAFE_EQCOEF14	((UINT16P)(MDAFE_BASE+0x0078))
#define MDAFE_EQCOEF15	((UINT16P)(MDAFE_BASE+0x007c))
#define MDAFE_EQCOEF16	((UINT16P)(MDAFE_BASE+0x0080))
#define MDAFE_EQCOEF17	((UINT16P)(MDAFE_BASE+0x0084))
#define MDAFE_EQCOEF18	((UINT16P)(MDAFE_BASE+0x0088))
#define MDAFE_EQCOEF19	((UINT16P)(MDAFE_BASE+0x008c))
#define MDAFE_EQCOEF20	((UINT16P)(MDAFE_BASE+0x0090))
#define MDAFE_EQCOEF21	((UINT16P)(MDAFE_BASE+0x0094))
#define MDAFE_EQCOEF22	((UINT16P)(MDAFE_BASE+0x0098))
#define MDAFE_EQCOEF23	((UINT16P)(MDAFE_BASE+0x009c))
#define MDAFE_EQCOEF24	((UINT16P)(MDAFE_BASE+0x00a0))
#define MDAFE_EQCOEF25	((UINT16P)(MDAFE_BASE+0x00a4))
#define MDAFE_EQCOEF26	((UINT16P)(MDAFE_BASE+0x00a8))
#define MDAFE_EQCOEF27	((UINT16P)(MDAFE_BASE+0x00ac))
#define MDAFE_EQCOEF28	((UINT16P)(MDAFE_BASE+0x00b0))
#define MDAFE_EQCOEF29	((UINT16P)(MDAFE_BASE+0x00b4))
#define MDAFE_EQCOEF30	((UINT16P)(MDAFE_BASE+0x00b8))
#define MDAFE_EQCOEF31	((UINT16P)(MDAFE_BASE+0x00bc))
#define MDAFE_EQCOEF32	((UINT16P)(MDAFE_BASE+0x00c0))
#define MDAFE_EQCOEF33	((UINT16P)(MDAFE_BASE+0x00c4))
#define MDAFE_EQCOEF34	((UINT16P)(MDAFE_BASE+0x00c8))
#define MDAFE_EQCOEF35	((UINT16P)(MDAFE_BASE+0x00cc))
#define MDAFE_EQCOEF36	((UINT16P)(MDAFE_BASE+0x00d0))
#define MDAFE_EQCOEF37	((UINT16P)(MDAFE_BASE+0x00d4))
#define MDAFE_EQCOEF38	((UINT16P)(MDAFE_BASE+0x00d8))
#define MDAFE_EQCOEF39	((UINT16P)(MDAFE_BASE+0x00dc))
#define MDAFE_EQCOEF40	((UINT16P)(MDAFE_BASE+0x00e0))
#define MDAFE_EQCOEF41	((UINT16P)(MDAFE_BASE+0x00e4))
#define MDAFE_EQCOEF42	((UINT16P)(MDAFE_BASE+0x00e8))
#define MDAFE_EQCOEF43	((UINT16P)(MDAFE_BASE+0x00ec))
#define MDAFE_EQCOEF44	((UINT16P)(MDAFE_BASE+0x00f0))
#define MDAFE_EQ_RDATA	((UINT16P)(MDAFE_BASE+0x0170))
#define MDAFE_EQ_STATUS	((UINT16P)(MDAFE_BASE+0x0174))
#define MDAFE_DBG_RD_PRE	((UINT16P)(MDAFE_BASE+0x0190))
#define MDAFE_DBG_MD_CON0	((UINT16P)(MDAFE_BASE+0x0194))
#define MDAFE_DBG_MD_CON1	((UINT16P)(MDAFE_BASE+0x0198))
#define MDAFE_DBG_APB_STATUS	((UINT16P)(MDAFE_BASE+0x019C))
#define MDAFE_DBG_RD_DAT	((UINT16P)(MDAFE_BASE+0x01e0))
#define MDAFE_APBMEM_RD_DAT	((UINT16P)(MDAFE_BASE+0x01e4))
#define MDAFE_APBMEM_RD_PRE	((UINT16P)(MDAFE_BASE+0x01e8))
#define MDAFE_PC_1X_IDX	((UINT16P)(MDAFE_BASE+0x01eC))
#define MDAFE_DBG_SIG	((UINT16P)(MDAFE_BASE+0x01f0))
#define MDAFE_PC_OUT_DBG	((UINT16P)(MDAFE_BASE+0x01f4))
#define MDAFE_DBG_1XDAT	((UINT16P)(MDAFE_BASE+0x01f8))
#define MDAFE_VUL_DAT0	((UINT32P)(MDAFE_BASE+0x0))
#define MDAFE_VUL_DAT1	((UINT32P)(MDAFE_BASE+0x4))
#define MDAFE_VDL_DAT0	((UINT32P)(MDAFE_BASE+0x8))
#define MDAFE_VDL_DAT1	((UINT32P)(MDAFE_BASE+0xC))
#define MDAFE_VDBTX_DAT0	((UINT32P)(MDAFE_BASE+0x10))
#define MDAFE_VDBTX_DAT1	((UINT32P)(MDAFE_BASE+0x14))
#define MDAFE_VDBRX_DAT0	((UINT32P)(MDAFE_BASE+0x18))
#define MDAFE_VDBRX_DAT1	((UINT32P)(MDAFE_BASE+0x1C))
#define MDAFE_VDSP_CON	((UINT32P)(MDAFE_BASE+0x20))
#define MDAFE_EDI_RDATA	((UINT32P)(MDAFE_BASE+0x24))
#define MDAFE_VAGC_VAD	((UINT32P)(MDAFE_BASE+0x28))
#define MDAFE_VAGC_CNTR	((UINT32P)(MDAFE_BASE+0x2C))
#define MDAFE_VAGC_CNTR1	((UINT32P)(MDAFE_BASE+0x30))
#define MDAFE_VAGC_STATE	((UINT32P)(MDAFE_BASE+0x34))
#define MDAFE_VAGC_RMS	((UINT32P)(MDAFE_BASE+0x38))
#define MDAFE_VAGC2_VAD	((UINT32P)(MDAFE_BASE+0x4C))
#define MDAFE_VAGC2_CNTR	((UINT32P)(MDAFE_BASE+0x50))
#define MDAFE_VAGC2_CNTR1	((UINT32P)(MDAFE_BASE+0x54))
#define MDAFE_VAGC2_STATE	((UINT32P)(MDAFE_BASE+0x58))
#define MDAFE_VAGC2_RMS	((UINT32P)(MDAFE_BASE+0x5C))
#define MDAFE_VUL2_DAT0	((UINT32P)(MDAFE_BASE+0x68))
#define MDAFE_VUL2_DAT1	((UINT32P)(MDAFE_BASE+0x6C))
#define MDAFE_ADSP_CON	((UINT32P)(MDAFE_BASE+0x3C))
#define MDAFE_ARCH_DAT0	((UINT32P)(MDAFE_BASE+0x40))
#define MDAFE_VAGC_GAIN	((UINT32P)(MDAFE_BASE+0x44))
#define MDAFE_VAGC2_GAIN	((UINT32P)(MDAFE_BASE+0x48))
#define MDAFE_ALCH_DAT0	((UINT32P)(MDAFE_BASE+0x60))
#define MDAFE_EDI_PTR	((UINT32P)(MDAFE_BASE+0x74))
#define MDAFE_AFIR_RDOUT	((UINT32P)(MDAFE_BASE+0x78))
#define MDAFE_AFIR_LDOUT	((UINT32P)(MDAFE_BASE+0x7C))
#define MDAFE_APTR_INIT	((UINT32P)(MDAFE_BASE+0x64))

// APB Module bfe
#define BFE_BASE (0x82CE0000)

// APB Module modem_confg
#define MODEM_CONFG_BASE (0x83000000)
#define MODEM_CG_CON0	((UINT32P)(MODEM_CONFG_BASE+0x0000))
#define MODEM_CG_CON1	((UINT32P)(MODEM_CONFG_BASE+0x0004))
#define MODEM_CG_CON2	((UINT32P)(MODEM_CONFG_BASE+0x0008))
#define MODEM_CG_CON3	((UINT32P)(MODEM_CONFG_BASE+0x000C))
#define MODEM_CG_CON4	((UINT32P)(MODEM_CONFG_BASE+0x0088))
#define MODEM_CG_CLR0	((UINT32P)(MODEM_CONFG_BASE+0x0010))
#define MODEM_CG_CLR1	((UINT32P)(MODEM_CONFG_BASE+0x0014))
#define MODEM_CG_CLR2	((UINT32P)(MODEM_CONFG_BASE+0x0018))
#define MODEM_CG_CLR3	((UINT32P)(MODEM_CONFG_BASE+0x001C))
#define MODEM_CG_CLR4	((UINT32P)(MODEM_CONFG_BASE+0x0098))
#define MODEM_CG_SET0	((UINT32P)(MODEM_CONFG_BASE+0x0020))
#define MODEM_CG_SET1	((UINT32P)(MODEM_CONFG_BASE+0x0024))
#define MODEM_CG_SET2	((UINT32P)(MODEM_CONFG_BASE+0x0028))
#define MODEM_CG_SET3	((UINT32P)(MODEM_CONFG_BASE+0x002C))
#define MODEM_CG_SET4	((UINT32P)(MODEM_CONFG_BASE+0x00A8))
#define MODEM_CLOCK_CON	((UINT32P)(MODEM_CONFG_BASE+0x0040))
#define MODEM_MEM_CON	((UINT32P)(MODEM_CONFG_BASE+0x0048))
#define HSPA_MEM_CON	((UINT32P)(MODEM_CONFG_BASE+0x004C))
#define MPERI_APB_R2T	((UINT32P)(MODEM_CONFG_BASE+0x0100))
#define MPERI_APB_W2T	((UINT32P)(MODEM_CONFG_BASE+0x0104))
#define MPERI_APB3_SEL	((UINT32P)(MODEM_CONFG_BASE+0x0108))
#define MODEM_SPARE_APB0	((UINT32P)(MODEM_CONFG_BASE+0x0200))
#define MODEM_SPARE_APB1	((UINT32P)(MODEM_CONFG_BASE+0x0204))
#define MODEM_BOND_OPTION	((UINT32P)(MODEM_CONFG_BASE+0x0280))
#define MODEM_DBG_SEL	((UINT32P)(MODEM_CONFG_BASE+0x0284))
#define MPERI_PWR_AWARE	((UINT32P)(MODEM_CONFG_BASE+0x0400))
#define MODEM_BUS_CONFG	((UINT32P)(MODEM_CONFG_BASE+0x0404))
#define MODEM_BUS_STA	((UINT32P)(MODEM_CONFG_BASE+0x0408))
#define HSPA_BUS_CON	((UINT32P)(MODEM_CONFG_BASE+0x040C))

// APB Module topsm
#define MODEM2G_TOPSM_BASE (0x83010000)
#define MODEM2G_TOPSM_RM_CLK_SETTLE	((UINT32P)(MODEM2G_TOPSM_BASE+0x0000))
#define MODEM2G_TOPSM_RM_TMRPWR_SETTLE	((UINT32P)(MODEM2G_TOPSM_BASE+0x0004))
#define MODEM2G_TOPSM_RM_TMR_TRG0	((UINT32P)(MODEM2G_TOPSM_BASE+0x0010))
#define MODEM2G_TOPSM_RM_TMR_TRG1	((UINT32P)(MODEM2G_TOPSM_BASE+0x0014))
#define MODEM2G_TOPSM_RM_TMR_PWR0	((UINT32P)(MODEM2G_TOPSM_BASE+0x0018))
#define MODEM2G_TOPSM_RM_TMR_PWR1	((UINT32P)(MODEM2G_TOPSM_BASE+0x001c))
#define MODEM2G_TOPSM_RM_PERI_CON	((UINT32P)(MODEM2G_TOPSM_BASE+0x0030))
#define MODEM2G_TOPSM_RM_TMR_SSTA	((UINT32P)(MODEM2G_TOPSM_BASE+0x0040))
#define MODEM2G_TOPSM_TOPSM_DBG	((UINT32P)(MODEM2G_TOPSM_BASE+0x0050))
#define MODEM2G_TOPSM_FRC_SYNC1_STA	((UINT32P)(MODEM2G_TOPSM_BASE+0x0070))
#define MODEM2G_TOPSM_FRC_SYNC2_STA	((UINT32P)(MODEM2G_TOPSM_BASE+0x0074))
#define MODEM2G_TOPSM_FRC_CON	((UINT32P)(MODEM2G_TOPSM_BASE+0x0080))
#define MODEM2G_TOPSM_FRC_F32K_FM	((UINT32P)(MODEM2G_TOPSM_BASE+0x0084))
#define MODEM2G_TOPSM_FRC_VAL_R	((UINT32P)(MODEM2G_TOPSM_BASE+0x0088))
#define MODEM2G_TOPSM_FRC_SYNC1L	((UINT32P)(MODEM2G_TOPSM_BASE+0x0090))
#define MODEM2G_TOPSM_FRC_SYNC1H	((UINT32P)(MODEM2G_TOPSM_BASE+0x0094))
#define MODEM2G_TOPSM_FRC_SYNC2L	((UINT32P)(MODEM2G_TOPSM_BASE+0x0098))
#define MODEM2G_TOPSM_FRC_SYNC2H	((UINT32P)(MODEM2G_TOPSM_BASE+0x009C))
#define MODEM2G_TOPSM_FM_CON	((UINT32P)(MODEM2G_TOPSM_BASE+0x00A0))
#define MODEM2G_TOPSM_FM_CAL	((UINT32P)(MODEM2G_TOPSM_BASE+0x00A4))
#define MODEM2G_TOPSM_FM_T0	((UINT32P)(MODEM2G_TOPSM_BASE+0x00A8))
#define MODEM2G_TOPSM_FM_T1	((UINT32P)(MODEM2G_TOPSM_BASE+0x00AC))
#define MODEM2G_TOPSM_FPGA_FRC_VAL_R	((UINT32P)(MODEM2G_TOPSM_BASE+0x0100))
#define MODEM2G_TOPSM_F32K_CNT	((UINT32P)(MODEM2G_TOPSM_BASE+0x0104))
#define MODEM2G_TOPSM_CCF_CLK_CON	((UINT32P)(MODEM2G_TOPSM_BASE+0x0200))
#define MODEM2G_TOPSM_GPS_SYNC_CON0	((UINT32P)(MODEM2G_TOPSM_BASE+0x0300))
#define MODEM2G_TOPSM_GPS_SYNC_CON1	((UINT32P)(MODEM2G_TOPSM_BASE+0x0304))
#define MODEM2G_TOPSM_TD_SYNC_CON0	((UINT32P)(MODEM2G_TOPSM_BASE+0x0310))
#define MODEM2G_TOPSM_TD_SYNC_CON1	((UINT32P)(MODEM2G_TOPSM_BASE+0x0314))
#define MODEM2G_TOPSM_RM_PWR_CON0	((UINT32P)(MODEM2G_TOPSM_BASE+0x0800))
#define MODEM2G_TOPSM_RM_PWR_CON1	((UINT32P)(MODEM2G_TOPSM_BASE+0x0804))
#define MODEM2G_TOPSM_RM_PWR_CON2	((UINT32P)(MODEM2G_TOPSM_BASE+0x0808))
#define MODEM2G_TOPSM_RM_PWR_CON3	((UINT32P)(MODEM2G_TOPSM_BASE+0x080c))
#define MODEM2G_TOPSM_RM_PWR_CON4	((UINT32P)(MODEM2G_TOPSM_BASE+0x0810))
#define MODEM2G_TOPSM_RM_PWR_CON5	((UINT32P)(MODEM2G_TOPSM_BASE+0x0814))
#define MODEM2G_TOPSM_RM_PWR_CON6	((UINT32P)(MODEM2G_TOPSM_BASE+0x0818))
#define MODEM2G_TOPSM_RM_PWR_CON7	((UINT32P)(MODEM2G_TOPSM_BASE+0x081C))
#define MODEM2G_TOPSM_RM_PWR_STA	((UINT32P)(MODEM2G_TOPSM_BASE+0x0820))
#define MODEM2G_TOPSM_RM_PWR_PER0	((UINT32P)(MODEM2G_TOPSM_BASE+0x0824))
#define MODEM2G_TOPSM_RM_PWR_PER1	((UINT32P)(MODEM2G_TOPSM_BASE+0x0828))
#define MODEM2G_TOPSM_RM_PLL_MASK0	((UINT32P)(MODEM2G_TOPSM_BASE+0x0830))
#define MODEM2G_TOPSM_RM_PLL_MASK1	((UINT32P)(MODEM2G_TOPSM_BASE+0x0834))
#define MODEM2G_TOPSM_RM_PLL_MASK2	((UINT32P)(MODEM2G_TOPSM_BASE+0x0838))
#define MODEM2G_TOPSM_RM_PLL_MASK3	((UINT32P)(MODEM2G_TOPSM_BASE+0x083c))
#define MODEM2G_TOPSM_RM_SM_PLL_MASK0	((UINT32P)(MODEM2G_TOPSM_BASE+0x0840))
#define MODEM2G_TOPSM_RM_SM_PLL_MASK1	((UINT32P)(MODEM2G_TOPSM_BASE+0x0844))
#define MODEM2G_TOPSM_RM_SM_PWR	((UINT32P)(MODEM2G_TOPSM_BASE+0x0850))
#define MODEM2G_TOPSM_RM_SM_TRG	((UINT32P)(MODEM2G_TOPSM_BASE+0x0860))
#define MODEM2G_TOPSM_DBG_RM_SM_MASK	((UINT32P)(MODEM2G_TOPSM_BASE+0x0880))
#define MODEM2G_TOPSM_RM_SM_MASK	((UINT32P)(MODEM2G_TOPSM_BASE+0x0890))
#define MODEM2G_TOPSM_SM_SW_WAKEUP	((UINT32P)(MODEM2G_TOPSM_BASE+0x08a0))
#define MODEM2G_TOPSM_SM_REQ_MASK	((UINT32P)(MODEM2G_TOPSM_BASE+0x08b0))
#define MODEM2G_TOPSM_SM_SLV_REQ_IRQ	((UINT32P)(MODEM2G_TOPSM_BASE+0x08c0))
#define MODEM2G_TOPSM_SM_MAS_RDY_IRQ	((UINT32P)(MODEM2G_TOPSM_BASE+0x08d0))
#define MODEM2G_TOPSM_SM_SLV_REQ_STA	((UINT32P)(MODEM2G_TOPSM_BASE+0x08e0))
#define MODEM2G_TOPSM_SM_MAS_RDY_STA	((UINT32P)(MODEM2G_TOPSM_BASE+0x08f0))
#define MODEM2G_TOPSM_SM_TRIG_SETTLE0	((UINT32P)(MODEM2G_TOPSM_BASE+0x0900))
#define MODEM2G_TOPSM_SM_TRIG_SETTLE1	((UINT32P)(MODEM2G_TOPSM_BASE+0x0904))
#define MODEM2G_TOPSM_SW_CLK_FORCE_ON_FLAG	((UINT32P)(MODEM2G_TOPSM_BASE+0x0a00))
#define MODEM2G_TOPSM_SW_CLK_FORCE_ON_SET	((UINT32P)(MODEM2G_TOPSM_BASE+0x0a04))
#define MODEM2G_TOPSM_SW_CLK_FORCE_ON_CLR	((UINT32P)(MODEM2G_TOPSM_BASE+0x0a08))
#define MODEM2G_TOPSM_SW_PWR_FORCE_ON_FLAG	((UINT32P)(MODEM2G_TOPSM_BASE+0x0a10))
#define MODEM2G_TOPSM_SW_PWR_FORCE_ON_SET	((UINT32P)(MODEM2G_TOPSM_BASE+0x0a14))
#define MODEM2G_TOPSM_SW_PWR_FORCE_ON_CLR	((UINT32P)(MODEM2G_TOPSM_BASE+0x0a18))
#define MODEM2G_TOPSM_SW_CLK_STA	((UINT32P)(MODEM2G_TOPSM_BASE+0x0a20))
#define MODEM2G_TOPSM_SW_PWR_STA	((UINT32P)(MODEM2G_TOPSM_BASE+0x0a24))
#define MODEM2G_TOPSM_MCF_CNT_BASE	((UINT32P)(MODEM2G_TOPSM_BASE+0x0a30))
#define MODEM2G_TOPSM_RM_SM_SYSCLK_MASK	((UINT32P)(MODEM2G_TOPSM_BASE+0x0a40))
#define MODEM2G_TOPSM_INDIV_CLK_PROTECT_ACK_MASK	((UINT32P)(MODEM2G_TOPSM_BASE+0x0a34))
#define MODEM2G_TOPSM_PROTECT_ACK_MASK	((UINT32P)(MODEM2G_TOPSM_BASE+0x0a38))

// APB Module tdma
#define TDMA_BASE (0x83020000)
#define TDMA_TQCOUNT	((UINT32P)(TDMA_BASE+0x0000))
#define TDMA_TQWRAP	((UINT32P)(TDMA_BASE+0x0004))
#define TDMA_TQWRAPI	((UINT32P)(TDMA_BASE+0x0008))
#define TDMA_EVTVAL1	((UINT32P)(TDMA_BASE+0x000c))
#define TDMA_DTIRQ	((UINT32P)(TDMA_BASE+0x0010))
#define TDMA_CTIRQ1	((UINT32P)(TDMA_BASE+0x0014))
#define TDMA_CTIRQ2	((UINT32P)(TDMA_BASE+0x0018))
#define TDMA_CTIRQ3	((UINT32P)(TDMA_BASE+0x001c))
#define TDMA_AFCEV0	((UINT32P)(TDMA_BASE+0x0020))
#define TDMA_AFCEV1	((UINT32P)(TDMA_BASE+0x0024))
#define TDMA_AFCEV2	((UINT32P)(TDMA_BASE+0x0028))
#define TDMA_AFCEV3	((UINT32P)(TDMA_BASE+0x002c))
#define TDMA_BDLON0	((UINT32P)(TDMA_BASE+0x0030))
#define TDMA_BDLOFF0	((UINT32P)(TDMA_BASE+0x0034))
#define TDMA_BDLON1	((UINT32P)(TDMA_BASE+0x0038))
#define TDMA_BDLOFF1	((UINT32P)(TDMA_BASE+0x003c))
#define TDMA_BDLON2	((UINT32P)(TDMA_BASE+0x0040))
#define TDMA_BDLOFF2	((UINT32P)(TDMA_BASE+0x0044))
#define TDMA_BDLON3	((UINT32P)(TDMA_BASE+0x0048))
#define TDMA_BDLOFF3	((UINT32P)(TDMA_BASE+0x004c))
#define TDMA_BDLON4	((UINT32P)(TDMA_BASE+0x0050))
#define TDMA_BDLOFF4	((UINT32P)(TDMA_BASE+0x0054))
#define TDMA_BDLON5	((UINT32P)(TDMA_BASE+0x0058))
#define TDMA_BDLOFF5	((UINT32P)(TDMA_BASE+0x005c))
#define TDMA_BULON0	((UINT32P)(TDMA_BASE+0x0060))
#define TDMA_BULOFF0	((UINT32P)(TDMA_BASE+0x0064))
#define TDMA_BULON1	((UINT32P)(TDMA_BASE+0x0068))
#define TDMA_BULOFF1	((UINT32P)(TDMA_BASE+0x006c))
#define TDMA_BULON2	((UINT32P)(TDMA_BASE+0x0070))
#define TDMA_BULOFF2	((UINT32P)(TDMA_BASE+0x0074))
#define TDMA_BULON3	((UINT32P)(TDMA_BASE+0x0078))
#define TDMA_BULOFF3	((UINT32P)(TDMA_BASE+0x007c))
#define TDMA_APCEV0	((UINT32P)(TDMA_BASE+0x0090))
#define TDMA_APCEV1	((UINT32P)(TDMA_BASE+0x0094))
#define TDMA_APCEV2	((UINT32P)(TDMA_BASE+0x0098))
#define TDMA_APCEV3	((UINT32P)(TDMA_BASE+0x009c))
#define TDMA_APCEV4	((UINT32P)(TDMA_BASE+0x00a0))
#define TDMA_APCEV5	((UINT32P)(TDMA_BASE+0x00a4))
#define TDMA_APCEV6	((UINT32P)(TDMA_BASE+0x00a8))
#define TDMA_APCEV7	((UINT32P)(TDMA_BASE+0x00ac))
#define TDMA_BSIEV0	((UINT32P)(TDMA_BASE+0x00b0))
#define TDMA_BSIEV1	((UINT32P)(TDMA_BASE+0x00b4))
#define TDMA_BSIEV2	((UINT32P)(TDMA_BASE+0x00b8))
#define TDMA_BSIEV3	((UINT32P)(TDMA_BASE+0x00bc))
#define TDMA_BSIEV4	((UINT32P)(TDMA_BASE+0x00c0))
#define TDMA_BSIEV5	((UINT32P)(TDMA_BASE+0x00c4))
#define TDMA_BSIEV6	((UINT32P)(TDMA_BASE+0x00c8))
#define TDMA_BSIEV7	((UINT32P)(TDMA_BASE+0x00cc))
#define TDMA_BSIEV8	((UINT32P)(TDMA_BASE+0x00d0))
#define TDMA_BSIEV9	((UINT32P)(TDMA_BASE+0x00d4))
#define TDMA_BSIEV10	((UINT32P)(TDMA_BASE+0x00d8))
#define TDMA_BSIEV11	((UINT32P)(TDMA_BASE+0x00dc))
#define TDMA_BSIEV12	((UINT32P)(TDMA_BASE+0x00e0))
#define TDMA_BSIEV13	((UINT32P)(TDMA_BASE+0x00e4))
#define TDMA_BSIEV14	((UINT32P)(TDMA_BASE+0x00e8))
#define TDMA_BSIEV15	((UINT32P)(TDMA_BASE+0x00ec))
#define TDMA_BSIEV16	((UINT32P)(TDMA_BASE+0x00f0))
#define TDMA_BSIEV17	((UINT32P)(TDMA_BASE+0x00f4))
#define TDMA_BSIEV18	((UINT32P)(TDMA_BASE+0x00f8))
#define TDMA_BSIEV19	((UINT32P)(TDMA_BASE+0x00fc))
#define TDMA_BPIEV0	((UINT32P)(TDMA_BASE+0x0100))
#define TDMA_BPIEV1	((UINT32P)(TDMA_BASE+0x0104))
#define TDMA_BPIEV2	((UINT32P)(TDMA_BASE+0x0108))
#define TDMA_BPIEV3	((UINT32P)(TDMA_BASE+0x010c))
#define TDMA_BPIEV4	((UINT32P)(TDMA_BASE+0x0110))
#define TDMA_BPIEV5	((UINT32P)(TDMA_BASE+0x0114))
#define TDMA_BPIEV6	((UINT32P)(TDMA_BASE+0x0118))
#define TDMA_BPIEV7	((UINT32P)(TDMA_BASE+0x011c))
#define TDMA_BPIEV8	((UINT32P)(TDMA_BASE+0x0120))
#define TDMA_BPIEV9	((UINT32P)(TDMA_BASE+0x0124))
#define TDMA_BPIEV10	((UINT32P)(TDMA_BASE+0x0128))
#define TDMA_BPIEV11	((UINT32P)(TDMA_BASE+0x012c))
#define TDMA_BPIEV12	((UINT32P)(TDMA_BASE+0x0130))
#define TDMA_BPIEV13	((UINT32P)(TDMA_BASE+0x0134))
#define TDMA_BPIEV14	((UINT32P)(TDMA_BASE+0x0138))
#define TDMA_BPIEV15	((UINT32P)(TDMA_BASE+0x013c))
#define TDMA_BPIEV16	((UINT32P)(TDMA_BASE+0x0140))
#define TDMA_BPIEV17	((UINT32P)(TDMA_BASE+0x0144))
#define TDMA_BPIEV18	((UINT32P)(TDMA_BASE+0x0148))
#define TDMA_BPIEV19	((UINT32P)(TDMA_BASE+0x014c))
#define TDMA_ENABLE0	((UINT32P)(TDMA_BASE+0x0150))
#define TDMA_ENABLE1	((UINT32P)(TDMA_BASE+0x0154))
#define TDMA_ENABLE2	((UINT32P)(TDMA_BASE+0x0158))
#define TDMA_ENABLE3	((UINT32P)(TDMA_BASE+0x015c))
#define TDMA_ENABLE4	((UINT32P)(TDMA_BASE+0x0160))
#define TDMA_ENABLE5	((UINT32P)(TDMA_BASE+0x0164))
#define TDMA_ENABLE6	((UINT32P)(TDMA_BASE+0x0168))
#define TDMA_ENABLE7	((UINT32P)(TDMA_BASE+0x016c))
#define TDMA_TOICON	((UINT32P)(TDMA_BASE+0x0170))
#define TDMA_TQBIAS	((UINT32P)(TDMA_BASE+0x0174))
#define TDMA_DTXCON	((UINT32P)(TDMA_BASE+0x0180))
#define TDMA_RXINT	((UINT32P)(TDMA_BASE+0x0184))
#define TDMA_BDLCON	((UINT32P)(TDMA_BASE+0x0188))
#define TDMA_BULCON1	((UINT32P)(TDMA_BASE+0x018c))
#define TDMA_BULCON2	((UINT32P)(TDMA_BASE+0x0190))
#define TDMA_FB_FLAG	((UINT32P)(TDMA_BASE+0x0194))
#define TDMA_FB_CLRI	((UINT32P)(TDMA_BASE+0x0198))
#define TDMA_BPIEV20	((UINT32P)(TDMA_BASE+0x01a0))
#define TDMA_BPIEV21	((UINT32P)(TDMA_BASE+0x01a4))
#define TDMA_BPIEV22	((UINT32P)(TDMA_BASE+0x01a8))
#define TDMA_BPIEV23	((UINT32P)(TDMA_BASE+0x01ac))
#define TDMA_BPIEV24	((UINT32P)(TDMA_BASE+0x01b0))
#define TDMA_BPIEV25	((UINT32P)(TDMA_BASE+0x01b4))
#define TDMA_BPIEV26	((UINT32P)(TDMA_BASE+0x01b8))
#define TDMA_BPIEV27	((UINT32P)(TDMA_BASE+0x01bc))
#define TDMA_BPIEV28	((UINT32P)(TDMA_BASE+0x01c0))
#define TDMA_BPIEV29	((UINT32P)(TDMA_BASE+0x01c4))
#define TDMA_BPIEV30	((UINT32P)(TDMA_BASE+0x01c8))
#define TDMA_BPIEV31	((UINT32P)(TDMA_BASE+0x01cc))
#define TDMA_BPIEV32	((UINT32P)(TDMA_BASE+0x01d0))
#define TDMA_BPIEV33	((UINT32P)(TDMA_BASE+0x01d4))
#define TDMA_BPIEV34	((UINT32P)(TDMA_BASE+0x01d8))
#define TDMA_BPIEV35	((UINT32P)(TDMA_BASE+0x01dc))
#define TDMA_BPIEV36	((UINT32P)(TDMA_BASE+0x01e0))
#define TDMA_BPIEV37	((UINT32P)(TDMA_BASE+0x01e4))
#define TDMA_BPIEV38	((UINT32P)(TDMA_BASE+0x01e8))
#define TDMA_BPIEV39	((UINT32P)(TDMA_BASE+0x01ec))
#define TDMA_BPIEV40	((UINT32P)(TDMA_BASE+0x01f0))
#define TDMA_BPIEV41	((UINT32P)(TDMA_BASE+0x01f4))
#define TDMA_PAUSEM	((UINT32P)(TDMA_BASE+0x0200))
#define TDMA_PAUSEL	((UINT32P)(TDMA_BASE+0x0204))
#define TDMA_CLK_SETTLE	((UINT32P)(TDMA_BASE+0x0208))
#define TDMA_FINAL_PAUSEM	((UINT32P)(TDMA_BASE+0x020c))
#define TDMA_FINAL_PAUSEL	((UINT32P)(TDMA_BASE+0x0210))
#define TDMA_QBIT_START	((UINT32P)(TDMA_BASE+0x0214))
#define TDMA_SMCONTROL	((UINT32P)(TDMA_BASE+0x0218))
#define TDMA_SMSTATUS	((UINT32P)(TDMA_BASE+0x021c))
#define TDMA_FM_DURATION	((UINT32P)(TDMA_BASE+0x0220))
#define TDMA_FM_RESULTM	((UINT32P)(TDMA_BASE+0x0224))
#define TDMA_FM_RESULTL	((UINT32P)(TDMA_BASE+0x0228))
#define TDMA_SMCONFIG	((UINT32P)(TDMA_BASE+0x022c))
#define TDMA_RTCCOUNT	((UINT32P)(TDMA_BASE+0x0230))
#define TDMA_TQWRAP_SM	((UINT32P)(TDMA_BASE+0x0234))
#define WAKE_PLL_SETTING	((UINT32P)(TDMA_BASE+0x0238))
#define TDMA_TQINIT_SM	((UINT32P)(TDMA_BASE+0x023c))
#define TDMA_SW_WAKE_CON	((UINT32P)(TDMA_BASE+0x0240))
#define TDMA_CLK_FINAL_SETTLE	((UINT32P)(TDMA_BASE+0x0244))
#define TDMA_RTC_SAMPLE	((UINT32P)(TDMA_BASE+0x0248))
#define TDMA_RTC_SAMPLE2	((UINT32P)(TDMA_BASE+0x024c))
#define TDMA_PDN_SEQUENCE	((UINT32P)(TDMA_BASE+0x0250))
#define TDMA_PDN_DURATION	((UINT32P)(TDMA_BASE+0x0254))
#define TDMA_RST_DURATION	((UINT32P)(TDMA_BASE+0x0258))
#define TDMA_PDN_CONTROL	((UINT32P)(TDMA_BASE+0x025c))
#define TDMA_PDN_SEQUENCE2	((UINT32P)(TDMA_BASE+0x0260))
#define TDMA_WRAP_CNT	((UINT32P)(TDMA_BASE+0x0264))
#define WAKE_UPLL_SETTING	((UINT32P)(TDMA_BASE+0x0268))
#define GSM2WCDMA_TQCNT	((UINT32P)(TDMA_BASE+0x0300))
#define WCDMA2GSM_SYNC1_TQCNT	((UINT32P)(TDMA_BASE+0x0304))
#define GSM2FRC_TQCNT	((UINT32P)(TDMA_BASE+0x0308))
#define GSM2FRC_IMM	((UINT32P)(TDMA_BASE+0x030c))
#define TDMA_DSPSPROM_HWPD	((UINT32P)(TDMA_BASE+0x0310))
#define TDMA_DSPSPROM_SWPD	((UINT32P)(TDMA_BASE+0x0314))
#define TDMA_FHSTR0	((UINT32P)(TDMA_BASE+0x0320))
#define TDMA_FHSTR1	((UINT32P)(TDMA_BASE+0x0324))
#define TDMA_FHSTR2	((UINT32P)(TDMA_BASE+0x0328))
#define TDMA_FHSTR3	((UINT32P)(TDMA_BASE+0x032c))
#define TDMA_FHSTR4	((UINT32P)(TDMA_BASE+0x0330))
#define TDMA_FHSTR5	((UINT32P)(TDMA_BASE+0x0334))
#define TDMA_FHSTR6	((UINT32P)(TDMA_BASE+0x0338))
#define TDMA_FHSTR7	((UINT32P)(TDMA_BASE+0x033c))
#define TDMA_BDLON6	((UINT32P)(TDMA_BASE+0x0340))
#define TDMA_BDLOFF6	((UINT32P)(TDMA_BASE+0x0344))
#define TDMA_BDLON7	((UINT32P)(TDMA_BASE+0x0348))
#define TDMA_BDLOFF7	((UINT32P)(TDMA_BASE+0x034c))
#define TDMA_BULON4	((UINT32P)(TDMA_BASE+0x0350))
#define TDMA_BULOFF4	((UINT32P)(TDMA_BASE+0x0354))
#define TDMA_BULON5	((UINT32P)(TDMA_BASE+0x0358))
#define TDMA_BULOFF5	((UINT32P)(TDMA_BASE+0x035c))
#define TDMA_BULON6	((UINT32P)(TDMA_BASE+0x0360))
#define TDMA_BULOFF6	((UINT32P)(TDMA_BASE+0x0364))
#define TDMA_BSIEV20	((UINT32P)(TDMA_BASE+0x0370))
#define TDMA_BSIEV21	((UINT32P)(TDMA_BASE+0x0374))
#define TDMA_BSIEV22	((UINT32P)(TDMA_BASE+0x0378))
#define TDMA_BSIEV23	((UINT32P)(TDMA_BASE+0x037c))
#define TDMA_BSIEV24	((UINT32P)(TDMA_BASE+0x0380))
#define TDMA_BSIEV25	((UINT32P)(TDMA_BASE+0x0384))
#define TDMA_BSIEV26	((UINT32P)(TDMA_BASE+0x0388))
#define TDMA_BSIEV27	((UINT32P)(TDMA_BASE+0x038c))
#define TDMA_BSIEV28	((UINT32P)(TDMA_BASE+0x0390))
#define TDMA_BSIEV29	((UINT32P)(TDMA_BASE+0x0394))
#define TDMA_BSIEV30	((UINT32P)(TDMA_BASE+0x0398))
#define TDMA_BSIEV31	((UINT32P)(TDMA_BASE+0x039c))
#define TDMA_BSIEV32	((UINT32P)(TDMA_BASE+0x03a0))
#define TDMA_BSIEV33	((UINT32P)(TDMA_BASE+0x03a4))
#define TDMA_BSIEV34	((UINT32P)(TDMA_BASE+0x03a8))
#define TDMA_BSIEV35	((UINT32P)(TDMA_BASE+0x03ac))
#define TDMA_RD_BSIEV0	((UINT32P)(TDMA_BASE+0x03b0))
#define TDMA_BSIEV36	((UINT32P)(TDMA_BASE+0x03c0))
#define TDMA_BSIEV37	((UINT32P)(TDMA_BASE+0x03c4))
#define TDMA_BSIEV38	((UINT32P)(TDMA_BASE+0x03c8))
#define TDMA_BSIEV39	((UINT32P)(TDMA_BASE+0x03cc))
#define TDMA_BSIEV40	((UINT32P)(TDMA_BASE+0x03d0))
#define TDMA_BSIEV41	((UINT32P)(TDMA_BASE+0x03d4))
#define TDMA_SW_EVTVAL	((UINT32P)(TDMA_BASE+0x03f0))
#define TDMA_BFE_EVTVAL	((UINT32P)(TDMA_BASE+0x03f4))
#define TDMA_AUXEV0	((UINT32P)(TDMA_BASE+0x0400))
#define TDMA_AUXEV1	((UINT32P)(TDMA_BASE+0x0404))
#define TDMA_AUX_GSM_TX0	((UINT32P)(TDMA_BASE+0x0408))
#define TDMA_AUX_GSM_TX1	((UINT32P)(TDMA_BASE+0x040c))
#define TDMA_AUX_GSM_TX2	((UINT32P)(TDMA_BASE+0x0410))
#define TDMA_AUX_GSM_TX3	((UINT32P)(TDMA_BASE+0x0414))
#define TDMA_AUX_GSM_TX4	((UINT32P)(TDMA_BASE+0x0418))
#define TDMA_AUX_GSM_TX5	((UINT32P)(TDMA_BASE+0x041c))
#define TDMA_AFCEV4	((UINT32P)(TDMA_BASE+0x0420))
#define TDMA_AFCEV5	((UINT32P)(TDMA_BASE+0x0424))
#define TDMA_RWGEN_EV0	((UINT32P)(TDMA_BASE+0x0430))
#define TDMA_RWGEN_EV1	((UINT32P)(TDMA_BASE+0x0434))
#define TDMA_GBL_CON	((UINT32P)(TDMA_BASE+0x04f0))
#define TDMA_TRXEN_OFFSET	((UINT32P)(TDMA_BASE+0x04f4))
#define TDMA_SM_CON	((UINT32P)(TDMA_BASE+0x0500))
#define TDMA_SM_PROT_TIME	((UINT32P)(TDMA_BASE+0x0504))
#define TDMA_SM_PAUSE_TIME	((UINT32P)(TDMA_BASE+0x0508))
#define TDMA_SM_STA	((UINT32P)(TDMA_BASE+0x050c))
#define TDMA_SM_CNF	((UINT32P)(TDMA_BASE+0x0510))
#define TDMA_SM_SW_WAKE_CON	((UINT32P)(TDMA_BASE+0x0514))
#define TDMA_SM_SLEEP_WRAP	((UINT32P)(TDMA_BASE+0x0518))
#define TDMA_SM_TQ_FRAC	((UINT32P)(TDMA_BASE+0x051c))
#define TDMA_SM_TQCOUNT_F32K_INT	((UINT32P)(TDMA_BASE+0x0520))
#define TDMA_SM_TQCOUNT_F32K_FRAC	((UINT32P)(TDMA_BASE+0x0524))
#define TDMA_SM_FRM_COUNT_F32K	((UINT32P)(TDMA_BASE+0x0528))
#define TDMA_SM_QBIT_START	((UINT32P)(TDMA_BASE+0x052c))
#define TDMA_SM_FRM_QBIT_START	((UINT32P)(TDMA_BASE+0x0530))
#define TDMA_SM_INT_QBIT_START	((UINT32P)(TDMA_BASE+0x0534))
#define TDMA_SM_TQINIT	((UINT32P)(TDMA_BASE+0x0538))
#define TDMA_SM_FINAL_PAUSE_DUR	((UINT32P)(TDMA_BASE+0x053c))
#define TDMA_SM_PRESLP_CNT	((UINT32P)(TDMA_BASE+0x0540))
#define TDMA_SM_INT_FRM_START	((UINT32P)(TDMA_BASE+0x0544))
#define TDMA_SM_FRM_F32K_START	((UINT32P)(TDMA_BASE+0x0548))
#define TDMA_SM_INT_F32K_START	((UINT32P)(TDMA_BASE+0x054c))
#define TDMA_SM_DEBUG	((UINT32P)(TDMA_BASE+0x05f0))
#define TDMA_BULCON3	((UINT32P)(TDMA_BASE+0x0600))
#define TDMA_BDLCON2	((UINT32P)(TDMA_BASE+0x0604))
#define TDMA_BPIEV42	((UINT32P)(TDMA_BASE+0x0620))
#define TDMA_BPIEV43	((UINT32P)(TDMA_BASE+0x0624))
#define TDMA_BPIEV44	((UINT32P)(TDMA_BASE+0x0628))
#define TDMA_BPIEV45	((UINT32P)(TDMA_BASE+0x062c))
#define TDMA_BPIEV46	((UINT32P)(TDMA_BASE+0x0630))
#define TDMA_BPIEV47	((UINT32P)(TDMA_BASE+0x0634))
#define TDMA_BPIEV48	((UINT32P)(TDMA_BASE+0x0638))
#define GSM2TDD_TQCNT	((UINT32P)(TDMA_BASE+0x0700))
#define GSM2LTE_TQCNT	((UINT32P)(TDMA_BASE+0x0704))
#define TDMA_BSIEV42	((UINT32P)(TDMA_BASE+0x0800))
#define TDMA_BSIEV43	((UINT32P)(TDMA_BASE+0x0804))
#define TDMA_BSIEV44	((UINT32P)(TDMA_BASE+0x0808))
#define TDMA_BSIEV45	((UINT32P)(TDMA_BASE+0x080c))
#define TDMA_BSIEV46	((UINT32P)(TDMA_BASE+0x0810))
#define TDMA_BSIEV47	((UINT32P)(TDMA_BASE+0x0814))
#define TDMA_BSIEV48	((UINT32P)(TDMA_BASE+0x0818))
#define TDMA_BSIEV49	((UINT32P)(TDMA_BASE+0x081c))
#define TDMA_BSIEV50	((UINT32P)(TDMA_BASE+0x0820))
#define TDMA_BSIEV51	((UINT32P)(TDMA_BASE+0x0824))
#define TDMA_BSIEV52	((UINT32P)(TDMA_BASE+0x0828))
#define TDMA_BSIEV53	((UINT32P)(TDMA_BASE+0x082c))
#define TDMA_BSIEV54	((UINT32P)(TDMA_BASE+0x0830))
#define TDMA_BSIEV55	((UINT32P)(TDMA_BASE+0x0834))
#define TDMA_BSIEV56	((UINT32P)(TDMA_BASE+0x0838))
#define TDMA_BSIEV57	((UINT32P)(TDMA_BASE+0x083c))
#define TDMA_BSIEV58	((UINT32P)(TDMA_BASE+0x0840))
#define TDMA_BSIEV59	((UINT32P)(TDMA_BASE+0x0844))
#define TDMA_BSIEV60	((UINT32P)(TDMA_BASE+0x0848))
#define TDMA_BSIEV61	((UINT32P)(TDMA_BASE+0x084c))
#define TDMA_BSIEV62	((UINT32P)(TDMA_BASE+0x0850))
#define TDMA_BSIEV63	((UINT32P)(TDMA_BASE+0x0854))
#define TDMA_BSIEV64	((UINT32P)(TDMA_BASE+0x0858))
#define TDMA_BSIEV65	((UINT32P)(TDMA_BASE+0x085c))
#define TDMA_BSIEV66	((UINT32P)(TDMA_BASE+0x0860))
#define TDMA_BSIEV67	((UINT32P)(TDMA_BASE+0x0864))
#define TDMA_BSIEV68	((UINT32P)(TDMA_BASE+0x0868))
#define TDMA_BSIEV69	((UINT32P)(TDMA_BASE+0x086c))
#define TDMA_BSIEV70	((UINT32P)(TDMA_BASE+0x0870))
#define TDMA_BSIEV71	((UINT32P)(TDMA_BASE+0x0874))
#define TDMA_BSIEV72	((UINT32P)(TDMA_BASE+0x0878))
#define TDMA_BSIEV73	((UINT32P)(TDMA_BASE+0x087c))
#define TDMA_BSIEV74	((UINT32P)(TDMA_BASE+0x0880))
#define TDMA_BSIEV75	((UINT32P)(TDMA_BASE+0x0884))
#define TDMA_BSIEV76	((UINT32P)(TDMA_BASE+0x0888))
#define TDMA_BSIEV77	((UINT32P)(TDMA_BASE+0x088c))
#define TDMA_BSIEV78	((UINT32P)(TDMA_BASE+0x0890))
#define TDMA_BSIEV79	((UINT32P)(TDMA_BASE+0x0894))
#define TDMA_BSIEV80	((UINT32P)(TDMA_BASE+0x0898))
#define TDMA_BSIEV81	((UINT32P)(TDMA_BASE+0x089c))
#define TDMA_BSIEV82	((UINT32P)(TDMA_BASE+0x08a0))
#define TDMA_BSIEV83	((UINT32P)(TDMA_BASE+0x08a4))
#define TDMA_BSIEV84	((UINT32P)(TDMA_BASE+0x08a8))
#define TDMA_BSIEV85	((UINT32P)(TDMA_BASE+0x08ac))
#define TDMA_BSIEV86	((UINT32P)(TDMA_BASE+0x08b0))
#define TDMA_BSIEV87	((UINT32P)(TDMA_BASE+0x08b4))
#define TDMA_BSIEV88	((UINT32P)(TDMA_BASE+0x08b8))
#define TDMA_BSIEV89	((UINT32P)(TDMA_BASE+0x08bc))
#define TDMA_BSIEV90	((UINT32P)(TDMA_BASE+0x08c0))
#define TDMA_BSIEV91	((UINT32P)(TDMA_BASE+0x08c4))
#define TDMA_BSIEV92	((UINT32P)(TDMA_BASE+0x08c8))
#define TDMA_BSIEV93	((UINT32P)(TDMA_BASE+0x08cc))
#define TDMA_BSIEV94	((UINT32P)(TDMA_BASE+0x08d0))
#define TDMA_BSIEV95	((UINT32P)(TDMA_BASE+0x08d4))
#define TDMA_BSIEV96	((UINT32P)(TDMA_BASE+0x08d8))
#define TDMA_BSIEV97	((UINT32P)(TDMA_BASE+0x08dc))
#define TDMA_BSIEV98	((UINT32P)(TDMA_BASE+0x08e0))
#define TDMA_BSIEV99	((UINT32P)(TDMA_BASE+0x08e4))
#define TDMA_BSIEV100	((UINT32P)(TDMA_BASE+0x08e8))
#define TDMA_BSIEV101	((UINT32P)(TDMA_BASE+0x08ec))
#define TDMA_BSIEV102	((UINT32P)(TDMA_BASE+0x08f0))
#define TDMA_BSIEV103	((UINT32P)(TDMA_BASE+0x08f4))
#define TDMA_BSIEV104	((UINT32P)(TDMA_BASE+0x08f8))
#define TDMA_BSIEV105	((UINT32P)(TDMA_BASE+0x08fc))
#define TDMA_BSIEV106	((UINT32P)(TDMA_BASE+0x0900))
#define TDMA_BSIEV107	((UINT32P)(TDMA_BASE+0x0904))
#define TDMA_BSIEV108	((UINT32P)(TDMA_BASE+0x0908))
#define TDMA_BSIEV109	((UINT32P)(TDMA_BASE+0x090c))
#define TDMA_BSIEV110	((UINT32P)(TDMA_BASE+0x0910))
#define TDMA_BSIEV111	((UINT32P)(TDMA_BASE+0x0914))
#define TDMA_BSIEV112	((UINT32P)(TDMA_BASE+0x0918))
#define TDMA_BSIEV113	((UINT32P)(TDMA_BASE+0x091c))
#define TDMA_BSIEV114	((UINT32P)(TDMA_BASE+0x0920))
#define TDMA_BSIEV115	((UINT32P)(TDMA_BASE+0x0924))
#define TDMA_BSIEV116	((UINT32P)(TDMA_BASE+0x0928))
#define TDMA_BSIEV117	((UINT32P)(TDMA_BASE+0x092c))
#define TDMA_BSIEV118	((UINT32P)(TDMA_BASE+0x0930))
#define TDMA_BSIEV119	((UINT32P)(TDMA_BASE+0x0934))
#define TDMA_BSIEV120	((UINT32P)(TDMA_BASE+0x0938))
#define TDMA_BSIEV121	((UINT32P)(TDMA_BASE+0x093c))
#define TDMA_BSIEV122	((UINT32P)(TDMA_BASE+0x0940))
#define TDMA_BSIEV123	((UINT32P)(TDMA_BASE+0x0944))
#define TDMA_BSIEV124	((UINT32P)(TDMA_BASE+0x0948))
#define TDMA_BSIEV125	((UINT32P)(TDMA_BASE+0x094c))
#define TDMA_BSIEV126	((UINT32P)(TDMA_BASE+0x0950))
#define TDMA_BSIEV127	((UINT32P)(TDMA_BASE+0x0954))
#define TDMA_BSIEV128	((UINT32P)(TDMA_BASE+0x0958))
#define TDMA_BSIEV129	((UINT32P)(TDMA_BASE+0x095c))
#define TDMA_BSIEV130	((UINT32P)(TDMA_BASE+0x0960))
#define TDMA_BSIEV131	((UINT32P)(TDMA_BASE+0x0964))
#define TDMA_BSIEV132	((UINT32P)(TDMA_BASE+0x0968))
#define TDMA_BSIEV133	((UINT32P)(TDMA_BASE+0x096c))
#define TDMA_BSIEV134	((UINT32P)(TDMA_BASE+0x0970))
#define TDMA_BSIEV135	((UINT32P)(TDMA_BASE+0x0974))
#define TDMA_BSIEV136	((UINT32P)(TDMA_BASE+0x0978))
#define TDMA_BSIEV137	((UINT32P)(TDMA_BASE+0x097c))
#define TDMA_BSIEV138	((UINT32P)(TDMA_BASE+0x0980))
#define TDMA_BSIEV139	((UINT32P)(TDMA_BASE+0x0984))
#define TDMA_BSIEV140	((UINT32P)(TDMA_BASE+0x0988))
#define TDMA_BSIEV141	((UINT32P)(TDMA_BASE+0x098c))
#define TDMA_BSIEV142	((UINT32P)(TDMA_BASE+0x0990))
#define TDMA_BSIEV143	((UINT32P)(TDMA_BASE+0x0994))
#define TDMA_BSIEV144	((UINT32P)(TDMA_BASE+0x0998))
#define TDMA_BSIEV145	((UINT32P)(TDMA_BASE+0x099c))
#define TDMA_BSIEV146	((UINT32P)(TDMA_BASE+0x09a0))
#define TDMA_BSIEV147	((UINT32P)(TDMA_BASE+0x09a4))
#define TDMA_BSIEV148	((UINT32P)(TDMA_BASE+0x09a8))
#define TDMA_BSIEV149	((UINT32P)(TDMA_BASE+0x09ac))
#define TDMA_BSIEV150	((UINT32P)(TDMA_BASE+0x09b0))
#define TDMA_BSIEV151	((UINT32P)(TDMA_BASE+0x09b4))
#define TDMA_BSIEV152	((UINT32P)(TDMA_BASE+0x09b8))
#define TDMA_BSIEV153	((UINT32P)(TDMA_BASE+0x09bc))
#define TDMA_BSIEV154	((UINT32P)(TDMA_BASE+0x09c0))
#define TDMA_BSIEV155	((UINT32P)(TDMA_BASE+0x09c4))
#define TDMA_BSIEV156	((UINT32P)(TDMA_BASE+0x09c8))
#define TDMA_BSIEV157	((UINT32P)(TDMA_BASE+0x09cc))
#define TDMA_BSIEV158	((UINT32P)(TDMA_BASE+0x09d0))
#define TDMA_BSIEV159	((UINT32P)(TDMA_BASE+0x09d4))
#define TDMA_ENABLE8	((UINT32P)(TDMA_BASE+0x09f0))
#define TDMA_ENABLE9	((UINT32P)(TDMA_BASE+0x09f4))
#define TDMA_ENABLE10	((UINT32P)(TDMA_BASE+0x09f8))
#define TDMA_ENABLE11	((UINT32P)(TDMA_BASE+0x09fc))

// APB Module share
#define SHREG2_BASE (0x83030000)
#define SHREG2_SHARE_DSP2CTL	((UINT16P)(SHREG2_BASE+0x00))
#define SHREG2_SHARE_M2D2I1	((UINT16P)(SHREG2_BASE+0x04))
#define SHREG2_SHARE_M2D2I2	((UINT16P)(SHREG2_BASE+0x08))
#define SHREG2_SHARE_D22MCTL	((UINT16P)(SHREG2_BASE+0x0c))
#define SHREG2_SHARE_D22MSTA	((UINT16P)(SHREG2_BASE+0x10))
#define SHREG2_SHARE_D22MTID	((UINT16P)(SHREG2_BASE+0x14))
#define SHREG2_SHARE_2TDMAEN	((UINT16P)(SHREG2_BASE+0x18))
#define SHREG2_SHARE_2TDMAT1	((UINT16P)(SHREG2_BASE+0x1c))
#define SHREG2_SHARE_2TDMAT2	((UINT16P)(SHREG2_BASE+0x20))
#define SHREG2_SHARE_2TDMAT3	((UINT16P)(SHREG2_BASE+0x24))
#define SHREG2_SHARE_DSP2DBG	((UINT16P)(SHREG2_BASE+0x28))
#define SHREG2_SHARE_DSP2PWDN	((UINT16P)(SHREG2_BASE+0x48))
#define SHREG2_SHARE_DSP2CKR	((UINT16P)(SHREG2_BASE+0x4c))
#define SHREG2_SHARE_D22MDAT2	((UINT16P)(SHREG2_BASE+0x58))
#define SHREG2_SHARE_D22MDAT3	((UINT16P)(SHREG2_BASE+0x5c))
#define SHREG2_SHARE_D22MDAT4	((UINT16P)(SHREG2_BASE+0x60))
#define SHREG2_SHARE_D22MDAT5	((UINT16P)(SHREG2_BASE+0x64))
#define SHREG2_SHARE_D22MDAT6	((UINT16P)(SHREG2_BASE+0x68))
#define SHREG2_SHARE_D22MDAT7	((UINT16P)(SHREG2_BASE+0x6c))
#define SHREG2_SHARE_DSP2OPT	((UINT16P)(SHREG2_BASE+0x74))
#define SHREG2_SHARE_D2M_WAKEUP_CTL	((UINT16P)(SHREG2_BASE+0x78))
#define SHREG2_SHARE_D2M_WAKEUP_STA	((UINT16P)(SHREG2_BASE+0x7C))
#define SHREG2_SHREG_DSP2CTL	((UINT32P)(SHREG2_BASE+0x0))
#define SHREG2_SHREG_M2D2I1	((UINT32P)(SHREG2_BASE+0x4))
#define SHREG2_SHREG_M2D2I2	((UINT32P)(SHREG2_BASE+0x8))
#define SHREG2_SHREG_D22MTID	((UINT32P)(SHREG2_BASE+0x14))
#define SHREG2_SHREG_2TDMAEN	((UINT32P)(SHREG2_BASE+0x18))
#define SHREG2_SHREG_2TDMAT1	((UINT32P)(SHREG2_BASE+0x1C))
#define SHREG2_SHREG_2TDMAT2	((UINT32P)(SHREG2_BASE+0x20))
#define SHREG2_SHREG_2TDMAT3	((UINT32P)(SHREG2_BASE+0x24))
#define SHREG2_SHREG_2PWDNSRC	((UINT32P)(SHREG2_BASE+0x2C))
#define SHREG2_SHREG_2PWDNCON	((UINT32P)(SHREG2_BASE+0x30))
#define SHREG2_SHREG_D2PC	((UINT32P)(SHREG2_BASE+0x34))
#define SHREG2_SHREG_D2CNTR	((UINT32P)(SHREG2_BASE+0x38))
#define SHREG2_SHREG_DSP2OPT2	((UINT32P)(SHREG2_BASE+0x3C))
#define SHREG2_SHREG_D2M_TASK2	((UINT32P)(SHREG2_BASE+0x48))
#define SHREG2_SHREG_D2M_TASK3	((UINT32P)(SHREG2_BASE+0x4C))
#define SHREG2_SHREG_D2M_TASK4	((UINT32P)(SHREG2_BASE+0x50))
#define SHREG2_SHREG_D2M_TASK5	((UINT32P)(SHREG2_BASE+0x54))
#define SHREG2_SHREG_D2M_TASK6	((UINT32P)(SHREG2_BASE+0x58))
#define SHREG2_SHREG_D2M_TASK7	((UINT32P)(SHREG2_BASE+0x5C))
#define SHREG2_SHREG_D2M_WAKEUP_TRIG	((UINT32P)(SHREG2_BASE+0x60))

// APB Module divider
#define DIVIDER_BASE (0x83040000)
#define DIV_CON	((UINT32P)(DIVIDER_BASE+0x00))
#define DIV_DIVIDENDL	((UINT32P)(DIVIDER_BASE+0x04))
#define DIV_DIVISORL	((UINT32P)(DIVIDER_BASE+0x08))
#define DIV_QUOTIENTL	((UINT32P)(DIVIDER_BASE+0x0c))
#define DIV_REMAINDERL	((UINT32P)(DIVIDER_BASE+0x10))
#define DIV_DIVIDENDM	((UINT32P)(DIVIDER_BASE+0x14))
#define DIV_DIVISORM	((UINT32P)(DIVIDER_BASE+0x18))
#define DIV_QUOTIENTM	((UINT32P)(DIVIDER_BASE+0x1c))
#define DIV_REMAINDERM	((UINT32P)(DIVIDER_BASE+0x20))

// APB Module fcs
#define FCS_BASE (0x83050000)
#define FCS_DATA	((UINT16P)(FCS_BASE+0x0000))
#define FCS_DLEN	((UINT16P)(FCS_BASE+0x0004))
#define FCS_PAR1	((UINT16P)(FCS_BASE+0x0008))
#define FCS_PAR2	((UINT16P)(FCS_BASE+0x000C))
#define FCS_STAT	((UINT16P)(FCS_BASE+0x0010))
#define FCS_RST	((UINT16P)(FCS_BASE+0x0014))

// APB Module gcu
#define GCU_BASE (0x83060000)
#define GCU_CON	((UINT32P)(GCU_BASE+0x0000))
#define GCU_STA	((UINT32P)(GCU_BASE+0x0004))
#define GCU_SKEY0	((UINT32P)(GCU_BASE+0x0008))
#define GCU_SKEY1	((UINT32P)(GCU_BASE+0x000c))
#define GCU_MKEY	((UINT32P)(GCU_BASE+0x0010))
#define GCU_CKEY	((UINT32P)(GCU_BASE+0x0014))
#define GCU_SKEY2	((UINT32P)(GCU_BASE+0x0018))
#define GCU_SKEY3	((UINT32P)(GCU_BASE+0x001c))

// APB Module dual_bsi
#define BSI_BASE (0x83070000)
#define GSM_BSI_CON	((UINT32P)(BSI_BASE+0x0000))
#define GSM_BSI_ENA0	((UINT32P)(BSI_BASE+0x06A0))
#define GSM_BSI_ENA1	((UINT32P)(BSI_BASE+0x06A4))
#define GSM_BSI_ACTUPT	((UINT32P)(BSI_BASE+0x06A8))
#define GSM_BSI_TXDATA_CON	((UINT32P)(BSI_BASE+0x06AC))
#define UMTS_BSI_CON	((UINT32P)(BSI_BASE+0x0708))
#define UMTS_BSI_ENA0	((UINT32P)(BSI_BASE+0x0C00))
#define UMTS_BSI_ENA1	((UINT32P)(BSI_BASE+0x0C04))
#define UMTS_BSI_IO_CON	((UINT32P)(BSI_BASE+0x0C08))
#define UMTS_BSI_DOUT	((UINT32P)(BSI_BASE+0x0C0C))
#define UMTS_BSI_DIN	((UINT32P)(BSI_BASE+0x0C10))
#define UMTS_BSI_AGC0_CON	((UINT32P)(BSI_BASE+0x0C20))
#define UMTS_BSI_PGA_CON	((UINT32P)(BSI_BASE+0x0C24))
#define UMTS_BSI_PA_CON	((UINT32P)(BSI_BASE+0x0C28))
#define UMTS_BSI_IDLE_CNT	((UINT32P)(BSI_BASE+0x0C30))
#define UMTS_BSI_RDCON	((UINT32P)(BSI_BASE+0x0C40))
#define UMTS_BSI_RDADDR_CON	((UINT32P)(BSI_BASE+0x0C44))
#define UMTS_BSI_RDADDR	((UINT32P)(BSI_BASE+0x0C48))
#define UMTS_BSI_RDCS_CON	((UINT32P)(BSI_BASE+0x0C4C))
#define UMTS_BSI_RDDAT_L	((UINT32P)(BSI_BASE+0x0C50))
#define UMTS_BSI_RDDAT_H	((UINT32P)(BSI_BASE+0x0C54))
#define TXUPC_BSI_RDCON	((UINT32P)(BSI_BASE+0x0C58))
#define TXUPC_BSI_RDADDR_CON	((UINT32P)(BSI_BASE+0x0C5C))
#define TXUPC_BSI_RDADDR	((UINT32P)(BSI_BASE+0x0C60))
#define TXUPC_BSI_RDCS_CON	((UINT32P)(BSI_BASE+0x0C64))
#define TXUPC_BSI_RDDAT_L	((UINT32P)(BSI_BASE+0x0C68))
#define TXUPC_BSI_RDDAT_H	((UINT32P)(BSI_BASE+0x0C6C))
#define GSM_BSI_RDCON	((UINT32P)(BSI_BASE+0x0C70))
#define GSM_BSI_RDADDR_CON	((UINT32P)(BSI_BASE+0x0C74))
#define GSM_BSI_RDADDR	((UINT32P)(BSI_BASE+0x0C78))
#define GSM_BSI_RDCS_CON	((UINT32P)(BSI_BASE+0x0C7C))
#define GSM_BSI_RDDAT_L	((UINT32P)(BSI_BASE+0x0C80))
#define GSM_BSI_RDDAT_H	((UINT32P)(BSI_BASE+0x0C84))
#define BSI_IMM_WD_RDY	((UINT32P)(BSI_BASE+0x0C88))
#define UMTS_BSI_ERR_DET_EVT_SET0	((UINT32P)(BSI_BASE+0x0C8C))
#define UMTS_BSI_ERR_DET_EVT_SET1	((UINT32P)(BSI_BASE+0x0C90))
#define UMTS_BSI_ERR_DET_EVT_CLR0	((UINT32P)(BSI_BASE+0x0C94))
#define UMTS_BSI_ERR_DET_EVT_CLR1	((UINT32P)(BSI_BASE+0x0C98))
#define UMTS_BSI_ERR_DET_EVT_TYPE0	((UINT32P)(BSI_BASE+0x0C9C))
#define UMTS_BSI_ERR_DET_EVT_TYPE1	((UINT32P)(BSI_BASE+0x0CA0))
#define UMTS_BSI_ERR_DET_STA	((UINT32P)(BSI_BASE+0x0CAC))
#define UMTS_BSI_ERR_DET	((UINT32P)(BSI_BASE+0x0CB0))
#define UMTS_BSI_UMTS_IDL	((UINT32P)(BSI_BASE+0x0CB4))
#define UMTS_BSI_UMTS_IDH	((UINT32P)(BSI_BASE+0x0CB8))
#define UMTS_BSI_GSM_IDL	((UINT32P)(BSI_BASE+0x0CBC))
#define UMTS_BSI_GSM_IDH	((UINT32P)(BSI_BASE+0x0CC0))
#define UMTS_BSI_AFC_SHIFT	((UINT32P)(BSI_BASE+0x0CD0))
#define UMTS_BSI_AFC_MASK	((UINT32P)(BSI_BASE+0x0CD4))
#define UMTS_BSI_AFC_VALUE	((UINT32P)(BSI_BASE+0x0CD8))
#define UMTS_BSI_AFC_CON	((UINT32P)(BSI_BASE+0x0CDC))
#define UMTS_BSI_AFC_CW	((UINT32P)(BSI_BASE+0x0CE0))
#define UMTS_BSI_MIPI_CON	((UINT32P)(BSI_BASE+0x0CF0))
#define GSM_BSI_MIPI_BURST_EN0	((UINT32P)(BSI_BASE+0x0CF4))
#define GSM_BSI_MIPI_BURST_EN1	((UINT32P)(BSI_BASE+0x0CF8))
#define UMTS_BSI_MIPI_BURST_EN0	((UINT32P)(BSI_BASE+0x0CFC))
#define UMTS_BSI_MIPI_BURST_EN1	((UINT32P)(BSI_BASE+0x0D00))
#define UMTS_BSI_AGC1_CON	((UINT32P)(BSI_BASE+0x0D04))
#define BSI_PMIC_CON	((UINT32P)(BSI_BASE+0x0E00))
#define BSI_PMIC_DATA	((UINT32P)(BSI_BASE+0x0E04))
#define UMTS_BSI_PA_CON1	((UINT32P)(BSI_BASE+0x0F00))

// APB Module dual_bpi
#define BPI_BASE (0x83080000)
#define GSM_BPI_BUF0	((UINT32P)(BPI_BASE+0x004))
#define GSM_BPI_BUF1	((UINT32P)(BPI_BASE+0x008))
#define GSM_BPI_BUF2	((UINT32P)(BPI_BASE+0x00C))
#define GSM_BPI_BUF3	((UINT32P)(BPI_BASE+0x010))
#define GSM_BPI_BUF4	((UINT32P)(BPI_BASE+0x014))
#define GSM_BPI_BUF5	((UINT32P)(BPI_BASE+0x018))
#define GSM_BPI_BUF6	((UINT32P)(BPI_BASE+0x01C))
#define GSM_BPI_BUF7	((UINT32P)(BPI_BASE+0x020))
#define GSM_BPI_BUF8	((UINT32P)(BPI_BASE+0x024))
#define GSM_BPI_BUF9	((UINT32P)(BPI_BASE+0x028))
#define GSM_BPI_BUF10	((UINT32P)(BPI_BASE+0x02C))
#define GSM_BPI_BUF11	((UINT32P)(BPI_BASE+0x030))
#define GSM_BPI_BUF12	((UINT32P)(BPI_BASE+0x034))
#define GSM_BPI_BUF13	((UINT32P)(BPI_BASE+0x038))
#define GSM_BPI_BUF14	((UINT32P)(BPI_BASE+0x03C))
#define GSM_BPI_BUF15	((UINT32P)(BPI_BASE+0x040))
#define GSM_BPI_BUF16	((UINT32P)(BPI_BASE+0x044))
#define GSM_BPI_BUF17	((UINT32P)(BPI_BASE+0x048))
#define GSM_BPI_BUF18	((UINT32P)(BPI_BASE+0x04C))
#define GSM_BPI_BUF19	((UINT32P)(BPI_BASE+0x050))
#define GSM_BPI_BUF20	((UINT32P)(BPI_BASE+0x054))
#define GSM_BPI_BUF21	((UINT32P)(BPI_BASE+0x058))
#define GSM_BPI_BUF22	((UINT32P)(BPI_BASE+0x05C))
#define GSM_BPI_BUF23	((UINT32P)(BPI_BASE+0x060))
#define GSM_BPI_BUF24	((UINT32P)(BPI_BASE+0x064))
#define GSM_BPI_BUF25	((UINT32P)(BPI_BASE+0x068))
#define GSM_BPI_BUF26	((UINT32P)(BPI_BASE+0x06C))
#define GSM_BPI_BUF27	((UINT32P)(BPI_BASE+0x070))
#define GSM_BPI_BUF28	((UINT32P)(BPI_BASE+0x074))
#define GSM_BPI_BUF29	((UINT32P)(BPI_BASE+0x078))
#define GSM_BPI_BUF30	((UINT32P)(BPI_BASE+0x07C))
#define GSM_BPI_BUF31	((UINT32P)(BPI_BASE+0x080))
#define GSM_BPI_BUF32	((UINT32P)(BPI_BASE+0x084))
#define GSM_BPI_BUFI	((UINT32P)(BPI_BASE+0x0AC))
#define GSM_BPI_ENA0	((UINT32P)(BPI_BASE+0x0B0))
#define GSM_BPI_ENA1	((UINT32P)(BPI_BASE+0x0B4))
#define GSM_BPI_MASK	((UINT32P)(BPI_BASE+0x0B8))
#define GSM_BPI_ACTUPT	((UINT32P)(BPI_BASE+0x0BC))
#define UMTS_BPI_BUF0	((UINT32P)(BPI_BASE+0x104))
#define UMTS_BPI_BUF1	((UINT32P)(BPI_BASE+0x108))
#define UMTS_BPI_BUF2	((UINT32P)(BPI_BASE+0x10C))
#define UMTS_BPI_BUF3	((UINT32P)(BPI_BASE+0x110))
#define UMTS_BPI_BUF4	((UINT32P)(BPI_BASE+0x114))
#define UMTS_BPI_BUF5	((UINT32P)(BPI_BASE+0x118))
#define UMTS_BPI_BUF6	((UINT32P)(BPI_BASE+0x11C))
#define UMTS_BPI_BUF7	((UINT32P)(BPI_BASE+0x120))
#define UMTS_BPI_BUF8	((UINT32P)(BPI_BASE+0x124))
#define UMTS_BPI_BUF9	((UINT32P)(BPI_BASE+0x128))
#define UMTS_BPI_BUF10	((UINT32P)(BPI_BASE+0x12C))
#define UMTS_BPI_BUF11	((UINT32P)(BPI_BASE+0x130))
#define UMTS_BPI_BUF12	((UINT32P)(BPI_BASE+0x134))
#define UMTS_BPI_BUF13	((UINT32P)(BPI_BASE+0x138))
#define UMTS_BPI_BUF14	((UINT32P)(BPI_BASE+0x13C))
#define UMTS_BPI_BUF15	((UINT32P)(BPI_BASE+0x140))
#define UMTS_BPI_BUF16	((UINT32P)(BPI_BASE+0x144))
#define UMTS_BPI_BUF17	((UINT32P)(BPI_BASE+0x148))
#define UMTS_BPI_BUF18	((UINT32P)(BPI_BASE+0x14C))
#define UMTS_BPI_BUF19	((UINT32P)(BPI_BASE+0x150))
#define UMTS_BPI_BUF20	((UINT32P)(BPI_BASE+0x154))
#define UMTS_BPI_BUF21	((UINT32P)(BPI_BASE+0x158))
#define UMTS_BPI_BUF22	((UINT32P)(BPI_BASE+0x15C))
#define UMTS_BPI_BUF23	((UINT32P)(BPI_BASE+0x160))
#define UMTS_BPI_BUF24	((UINT32P)(BPI_BASE+0x164))
#define UMTS_BPI_BUF25	((UINT32P)(BPI_BASE+0x168))
#define UMTS_BPI_BUF26	((UINT32P)(BPI_BASE+0x16C))
#define UMTS_BPI_BUF27	((UINT32P)(BPI_BASE+0x170))
#define UMTS_BPI_BUF28	((UINT32P)(BPI_BASE+0x174))
#define UMTS_BPI_BUF29	((UINT32P)(BPI_BASE+0x178))
#define UMTS_TXUPC_BPI_DISABLE	((UINT32P)(BPI_BASE+0x190))
#define UMTS_BPI_BUFTXI	((UINT32P)(BPI_BASE+0x1A0))
#define UMTS_BPI_BUFRXI	((UINT32P)(BPI_BASE+0x1A4))
#define UMTS_BPI_BUFRXDI	((UINT32P)(BPI_BASE+0x1A8))
#define UMTS_BPI_DEDICATION0	((UINT32P)(BPI_BASE+0x1B0))
#define UMTS_BPI_DEDICATION1	((UINT32P)(BPI_BASE+0x1B4))
#define UMTS_BPI_ENA0	((UINT32P)(BPI_BASE+0x1B8))
#define UMTS_BPI_MASK	((UINT32P)(BPI_BASE+0x1C0))
#define UMTS_BPI_ERR_DET	((UINT32P)(BPI_BASE+0x1f0))
#define UMTS_BPI_UMTS_ID	((UINT32P)(BPI_BASE+0x1f4))
#define UMTS_BPI_GSM_IDL	((UINT32P)(BPI_BASE+0x1f8))
#define UMTS_BPI_GSM_IDH	((UINT32P)(BPI_BASE+0x1fc))

// APB Module afc
#define AFC_BASE (0x83090000)
#define AFC_CON	((UINT16P)(AFC_BASE+0x00))
#define AFC_BUF0	((UINT16P)(AFC_BASE+0x04))
#define AFC_BUF1	((UINT16P)(AFC_BASE+0x08))
#define AFC_BUF2	((UINT16P)(AFC_BASE+0x0C))
#define AFC_BUF3	((UINT16P)(AFC_BASE+0x10))
#define AFC_DUR	((UINT16P)(AFC_BASE+0x14))
#define AFC_UMTS_CON	((UINT16P)(AFC_BASE+0x18))
#define AFC_UMTS_IM_DAT	((UINT16P)(AFC_BASE+0x1C))
#define AFC_DAC	((UINT16P)(AFC_BASE+0x20))

// APB Module wcdma_timer
#define WCDMA_TIMER_BASE (0x830A0000)
#define RTR_TIMER	((UINT32P)(WCDMA_TIMER_BASE+0x0000))
#define RTR_OFSINS	((UINT32P)(WCDMA_TIMER_BASE+0x0004))
#define RTR_CHIPADJ	((UINT32P)(WCDMA_TIMER_BASE+0x0008))
#define RTR_SLTADJ	((UINT32P)(WCDMA_TIMER_BASE+0x000C))
#define RTR_SLTADJIMD	((UINT32P)(WCDMA_TIMER_BASE+0x0010))
#define RTR_IRQ	((UINT32P)(WCDMA_TIMER_BASE+0x0014))
#define RTR_FRMCNT	((UINT32P)(WCDMA_TIMER_BASE+0x0018))
#define RTR_FRMADJ	((UINT32P)(WCDMA_TIMER_BASE+0x001C))
#define RTR_RAKECON	((UINT32P)(WCDMA_TIMER_BASE+0x0020))
#define RTR_RAKECON2	((UINT32P)(WCDMA_TIMER_BASE+0x00C8))
#define RTR_SYNC0	((UINT32P)(WCDMA_TIMER_BASE+0x0024))
#define RTR_SYNC1	((UINT32P)(WCDMA_TIMER_BASE+0x0028))
#define RTR_SYNC2	((UINT32P)(WCDMA_TIMER_BASE+0x002C))
#define RTR_CSEVENT0	((UINT32P)(WCDMA_TIMER_BASE+0x0030))
#define RTR_CSEVENT1	((UINT32P)(WCDMA_TIMER_BASE+0x0034))
#define RTR_CSEVENT2	((UINT32P)(WCDMA_TIMER_BASE+0x0038))
#define RTR_CSEVENT3	((UINT32P)(WCDMA_TIMER_BASE+0x0048))
#define RTR_CSEVENT4	((UINT32P)(WCDMA_TIMER_BASE+0x00C4))
#define RTR_PACEVENT	((UINT32P)(WCDMA_TIMER_BASE+0x003C))
#define RTR_UPAEVENT	((UINT32P)(WCDMA_TIMER_BASE+0x026C))
#define RTR_TXK0EVENT	((UINT32P)(WCDMA_TIMER_BASE+0x0270))
#define RTR_TXK1EVENT	((UINT32P)(WCDMA_TIMER_BASE+0x0274))
#define RTR_TXCON	((UINT32P)(WCDMA_TIMER_BASE+0x0040))
#define RTR_EVTVALID	((UINT32P)(WCDMA_TIMER_BASE+0x0044))
#define RTR_ASY_RD_ADR	((UINT32P)(WCDMA_TIMER_BASE+0x0600))
#define RTR_ASY_RD_DAT	((UINT32P)(WCDMA_TIMER_BASE+0x0604))
#define RTR_TIMER_COARSE	((UINT32P)(WCDMA_TIMER_BASE+0x0608))
#define RTR_DCXO_AUTORST	((UINT32P)(WCDMA_TIMER_BASE+0x060C))
#define RTR_DCXO_ADJ_ENA	((UINT32P)(WCDMA_TIMER_BASE+0x0054))
#define RTR_DCXO_ADV_RET	((UINT32P)(WCDMA_TIMER_BASE+0x0058))
#define RTR_TOPSM_SYNC_EN	((UINT32P)(WCDMA_TIMER_BASE+0x0500))
#define RTR_TOPSM_SYNC0	((UINT32P)(WCDMA_TIMER_BASE+0x0504))
#define RTR_TOPSM_SYNC1	((UINT32P)(WCDMA_TIMER_BASE+0x0508))
#define RTR_TOPSM_SYNC2	((UINT32P)(WCDMA_TIMER_BASE+0x050c))
#define RTR_SPCL_IRQ0	((UINT32P)(WCDMA_TIMER_BASE+0x0510))
#define RTR_SPCL_IRQ_EN	((UINT32P)(WCDMA_TIMER_BASE+0x0514))
#define RTR_FASTSLP_EN	((UINT32P)(WCDMA_TIMER_BASE+0x0518))
#define RTR_FASTSLP	((UINT32P)(WCDMA_TIMER_BASE+0x0520))
#define RTR_HYPERSLP_EN	((UINT32P)(WCDMA_TIMER_BASE+0x0524))
#define RTR_HYPERSLP	((UINT32P)(WCDMA_TIMER_BASE+0x0528))
#define RTR_EXTSYNC	((UINT32P)(WCDMA_TIMER_BASE+0x004C))
#define RTR_BIAS	((UINT32P)(WCDMA_TIMER_BASE+0x0050))
#define RTR_GENCON	((UINT32P)(WCDMA_TIMER_BASE+0x005C))
#define RTR_EVENTEN_BSI1	((UINT32P)(WCDMA_TIMER_BASE+0x0060))
#define RTR_EVENTEN_BSI2	((UINT32P)(WCDMA_TIMER_BASE+0x0860))
#define RTR_BSI0	((UINT32P)(WCDMA_TIMER_BASE+0x0064))
#define RTR_BSI1	((UINT32P)(WCDMA_TIMER_BASE+0x0068))
#define RTR_BSI2	((UINT32P)(WCDMA_TIMER_BASE+0x006C))
#define RTR_BSI3	((UINT32P)(WCDMA_TIMER_BASE+0x0070))
#define RTR_BSI4	((UINT32P)(WCDMA_TIMER_BASE+0x0074))
#define RTR_BSI5	((UINT32P)(WCDMA_TIMER_BASE+0x0078))
#define RTR_BSI6	((UINT32P)(WCDMA_TIMER_BASE+0x007C))
#define RTR_BSI7	((UINT32P)(WCDMA_TIMER_BASE+0x0080))
#define RTR_BSI8	((UINT32P)(WCDMA_TIMER_BASE+0x0084))
#define RTR_BSI9	((UINT32P)(WCDMA_TIMER_BASE+0x0088))
#define RTR_BSI10	((UINT32P)(WCDMA_TIMER_BASE+0x008C))
#define RTR_BSI11	((UINT32P)(WCDMA_TIMER_BASE+0x0090))
#define RTR_BSI12	((UINT32P)(WCDMA_TIMER_BASE+0x0094))
#define RTR_BSI13	((UINT32P)(WCDMA_TIMER_BASE+0x0098))
#define RTR_BSI14	((UINT32P)(WCDMA_TIMER_BASE+0x009C))
#define RTR_BSI15	((UINT32P)(WCDMA_TIMER_BASE+0x00A0))
#define RTR_BSI16	((UINT32P)(WCDMA_TIMER_BASE+0x00A4))
#define RTR_BSI17	((UINT32P)(WCDMA_TIMER_BASE+0x00A8))
#define RTR_BSI18	((UINT32P)(WCDMA_TIMER_BASE+0x00AC))
#define RTR_BSI19	((UINT32P)(WCDMA_TIMER_BASE+0x00B0))
#define RTR_BSI20	((UINT32P)(WCDMA_TIMER_BASE+0x00B4))
#define RTR_BSI21	((UINT32P)(WCDMA_TIMER_BASE+0x00B8))
#define RTR_BSI22	((UINT32P)(WCDMA_TIMER_BASE+0x00BC))
#define RTR_BSI23	((UINT32P)(WCDMA_TIMER_BASE+0x00C0))
#define RTR_BSI24	((UINT32P)(WCDMA_TIMER_BASE+0x0864))
#define RTR_BSI25	((UINT32P)(WCDMA_TIMER_BASE+0x0868))
#define RTR_BSI26	((UINT32P)(WCDMA_TIMER_BASE+0x086C))
#define RTR_BSI27	((UINT32P)(WCDMA_TIMER_BASE+0x0870))
#define RTR_BSI28	((UINT32P)(WCDMA_TIMER_BASE+0x0874))
#define RTR_BSI29	((UINT32P)(WCDMA_TIMER_BASE+0x0878))
#define RTR_BSI30	((UINT32P)(WCDMA_TIMER_BASE+0x087C))
#define RTR_BSI31	((UINT32P)(WCDMA_TIMER_BASE+0x0880))
#define RTR_BSI32	((UINT32P)(WCDMA_TIMER_BASE+0x0884))
#define RTR_BSI33	((UINT32P)(WCDMA_TIMER_BASE+0x0888))
#define RTR_BSI34	((UINT32P)(WCDMA_TIMER_BASE+0x088C))
#define RTR_BSI35	((UINT32P)(WCDMA_TIMER_BASE+0x0890))
#define RTR_BSI36	((UINT32P)(WCDMA_TIMER_BASE+0x0894))
#define RTR_BSI37	((UINT32P)(WCDMA_TIMER_BASE+0x0898))
#define RTR_BSI38	((UINT32P)(WCDMA_TIMER_BASE+0x089C))
#define RTR_BSI39	((UINT32P)(WCDMA_TIMER_BASE+0x08A0))
#define RTR_BSI40	((UINT32P)(WCDMA_TIMER_BASE+0x08A4))
#define RTR_BSI41	((UINT32P)(WCDMA_TIMER_BASE+0x08A8))
#define RTR_BSI42	((UINT32P)(WCDMA_TIMER_BASE+0x08AC))
#define RTR_BSI43	((UINT32P)(WCDMA_TIMER_BASE+0x0900))
#define RTR_BSI44	((UINT32P)(WCDMA_TIMER_BASE+0x0904))
#define RTR_BSI45	((UINT32P)(WCDMA_TIMER_BASE+0x0908))
#define RTR_BSI46	((UINT32P)(WCDMA_TIMER_BASE+0x090C))
#define RTR_BSI47	((UINT32P)(WCDMA_TIMER_BASE+0x0910))
#define RTR_BSI48	((UINT32P)(WCDMA_TIMER_BASE+0x0914))
#define RTR_BSI49	((UINT32P)(WCDMA_TIMER_BASE+0x0918))
#define RTR_BSI50	((UINT32P)(WCDMA_TIMER_BASE+0x091C))
#define RTR_BSI51	((UINT32P)(WCDMA_TIMER_BASE+0x0920))
#define RTR_BSI52	((UINT32P)(WCDMA_TIMER_BASE+0x0924))
#define RTR_BSI53	((UINT32P)(WCDMA_TIMER_BASE+0x0928))
#define RTR_BSI54	((UINT32P)(WCDMA_TIMER_BASE+0x092C))
#define RTR_BSI55	((UINT32P)(WCDMA_TIMER_BASE+0x0930))
#define RTR_BSI56	((UINT32P)(WCDMA_TIMER_BASE+0x0934))
#define RTR_BSI57	((UINT32P)(WCDMA_TIMER_BASE+0x0938))
#define RTR_BSI58	((UINT32P)(WCDMA_TIMER_BASE+0x093C))
#define RTR_BSI59	((UINT32P)(WCDMA_TIMER_BASE+0x0940))
#define RTR_BSI60	((UINT32P)(WCDMA_TIMER_BASE+0x0944))
#define RTR_BSI61	((UINT32P)(WCDMA_TIMER_BASE+0x0948))
#define RTR_BSI62	((UINT32P)(WCDMA_TIMER_BASE+0x094C))
#define RTR_BSI63	((UINT32P)(WCDMA_TIMER_BASE+0x0950))
#define RTR_EVENTEN1	((UINT32P)(WCDMA_TIMER_BASE+0x00E0))
#define RTR_BPI0	((UINT32P)(WCDMA_TIMER_BASE+0x00E4))
#define RTR_BPI1	((UINT32P)(WCDMA_TIMER_BASE+0x00E8))
#define RTR_BPI2	((UINT32P)(WCDMA_TIMER_BASE+0x00EC))
#define RTR_BPI3	((UINT32P)(WCDMA_TIMER_BASE+0x00F0))
#define RTR_BPI4	((UINT32P)(WCDMA_TIMER_BASE+0x00F4))
#define RTR_BPI5	((UINT32P)(WCDMA_TIMER_BASE+0x00F8))
#define RTR_BPI6	((UINT32P)(WCDMA_TIMER_BASE+0x00FC))
#define RTR_BPI7	((UINT32P)(WCDMA_TIMER_BASE+0x0100))
#define RTR_BPI8	((UINT32P)(WCDMA_TIMER_BASE+0x0104))
#define RTR_BPI9	((UINT32P)(WCDMA_TIMER_BASE+0x0108))
#define RTR_BPI10	((UINT32P)(WCDMA_TIMER_BASE+0x010C))
#define RTR_BPI11	((UINT32P)(WCDMA_TIMER_BASE+0x0110))
#define RTR_BPI12	((UINT32P)(WCDMA_TIMER_BASE+0x0114))
#define RTR_BPI13	((UINT32P)(WCDMA_TIMER_BASE+0x0118))
#define RTR_BPI14	((UINT32P)(WCDMA_TIMER_BASE+0x011C))
#define RTR_BPI15	((UINT32P)(WCDMA_TIMER_BASE+0x0120))
#define RTR_BPI16	((UINT32P)(WCDMA_TIMER_BASE+0x0124))
#define RTR_BPI17	((UINT32P)(WCDMA_TIMER_BASE+0x0128))
#define RTR_BPI18	((UINT32P)(WCDMA_TIMER_BASE+0x012C))
#define RTR_BPI19	((UINT32P)(WCDMA_TIMER_BASE+0x0130))
#define RTR_BPI20	((UINT32P)(WCDMA_TIMER_BASE+0x0134))
#define RTR_BPI21	((UINT32P)(WCDMA_TIMER_BASE+0x0138))
#define RTR_BPI22	((UINT32P)(WCDMA_TIMER_BASE+0x013C))
#define RTR_BPI23	((UINT32P)(WCDMA_TIMER_BASE+0x0140))
#define RTR_BPI24	((UINT32P)(WCDMA_TIMER_BASE+0x0144))
#define RTR_BPI25	((UINT32P)(WCDMA_TIMER_BASE+0x0148))
#define RTR_BPI26	((UINT32P)(WCDMA_TIMER_BASE+0x014C))
#define RTR_BPI27	((UINT32P)(WCDMA_TIMER_BASE+0x0190))
#define RTR_BPI28	((UINT32P)(WCDMA_TIMER_BASE+0x0194))
#define RTR_BPI29	((UINT32P)(WCDMA_TIMER_BASE+0x0198))
#define RTR_EVENTEN2	((UINT32P)(WCDMA_TIMER_BASE+0x0150))
#define RTR_BDLON0	((UINT32P)(WCDMA_TIMER_BASE+0x0154))
#define RTR_BDLOFF0	((UINT32P)(WCDMA_TIMER_BASE+0x0158))
#define RTR_BDLON1	((UINT32P)(WCDMA_TIMER_BASE+0x015C))
#define RTR_BDLOFF1	((UINT32P)(WCDMA_TIMER_BASE+0x0160))
#define RTR_BDLON2	((UINT32P)(WCDMA_TIMER_BASE+0x0164))
#define RTR_BDLOFF2	((UINT32P)(WCDMA_TIMER_BASE+0x0168))
#define RTR_BDLON3	((UINT32P)(WCDMA_TIMER_BASE+0x016C))
#define RTR_BDLOFF3	((UINT32P)(WCDMA_TIMER_BASE+0x0170))
#define RTR_BDLON4	((UINT32P)(WCDMA_TIMER_BASE+0x0174))
#define RTR_BDLOFF4	((UINT32P)(WCDMA_TIMER_BASE+0x0178))
#define RTR_BDLON5	((UINT32P)(WCDMA_TIMER_BASE+0x017C))
#define RTR_BDLOFF5	((UINT32P)(WCDMA_TIMER_BASE+0x0180))
#define RTR_BDLON6	((UINT32P)(WCDMA_TIMER_BASE+0x0184))
#define RTR_BDLOFF6	((UINT32P)(WCDMA_TIMER_BASE+0x0188))
#define RTR_EVENTEN3	((UINT32P)(WCDMA_TIMER_BASE+0x0200))
#define RTR_BULON0	((UINT32P)(WCDMA_TIMER_BASE+0x0204))
#define RTR_BULOFF0	((UINT32P)(WCDMA_TIMER_BASE+0x0208))
#define RTR_BULON1	((UINT32P)(WCDMA_TIMER_BASE+0x020C))
#define RTR_BULOFF1	((UINT32P)(WCDMA_TIMER_BASE+0x0210))
#define RTR_BULON2	((UINT32P)(WCDMA_TIMER_BASE+0x0214))
#define RTR_BULOFF2	((UINT32P)(WCDMA_TIMER_BASE+0x0218))
#define RTR_BULON3	((UINT32P)(WCDMA_TIMER_BASE+0x021C))
#define RTR_BULOFF3	((UINT32P)(WCDMA_TIMER_BASE+0x0220))
#define RTR_BULIMM_EN	((UINT32P)(WCDMA_TIMER_BASE+0x0224))
#define RTR_BULIMM_SET	((UINT32P)(WCDMA_TIMER_BASE+0x0228))
#define RTR_BULON4	((UINT32P)(WCDMA_TIMER_BASE+0x0240))
#define RTR_BULOFF4	((UINT32P)(WCDMA_TIMER_BASE+0x0244))
#define RTR_BFECON0	((UINT32P)(WCDMA_TIMER_BASE+0x0230))
#define RTR_BFECON1	((UINT32P)(WCDMA_TIMER_BASE+0x0234))
#define RTR_TPCEVENT0	((UINT32P)(WCDMA_TIMER_BASE+0x01A0))
#define RTR_TPCEVENT1	((UINT32P)(WCDMA_TIMER_BASE+0x01A4))
#define RTR_TPCEVENT2	((UINT32P)(WCDMA_TIMER_BASE+0x01A8))
#define RTR_DFE_CALRX_ANT0	((UINT32P)(WCDMA_TIMER_BASE+0x01B4))
#define RTR_DFE_CALRX_ANT1	((UINT32P)(WCDMA_TIMER_BASE+0x01BC))
#define RTR_DFE_CALTX	((UINT32P)(WCDMA_TIMER_BASE+0x01B8))
#define RTR_DFEEVENT0	((UINT32P)(WCDMA_TIMER_BASE+0x0250))
#define RTR_DFEEVENT1	((UINT32P)(WCDMA_TIMER_BASE+0x0254))
#define RTR_DFEEVENT2	((UINT32P)(WCDMA_TIMER_BASE+0x0258))
#define RTR_DFEEVENT3	((UINT32P)(WCDMA_TIMER_BASE+0x025C))
#define RTR_DFEEVENT4	((UINT32P)(WCDMA_TIMER_BASE+0x0260))
#define RTR_DFEEVENT5	((UINT32P)(WCDMA_TIMER_BASE+0x0264))
#define RTR_DFEEVENT6	((UINT32P)(WCDMA_TIMER_BASE+0x0268))
#define RTR_ADCCON0	((UINT32P)(WCDMA_TIMER_BASE+0x01C0))
#define RTR_ADCCON1	((UINT32P)(WCDMA_TIMER_BASE+0x01C4))
#define RTR_BSIPWREVENT	((UINT32P)(WCDMA_TIMER_BASE+0x01C8))
#define RTR_DACCON0	((UINT32P)(WCDMA_TIMER_BASE+0x01D0))
#define RTR_DACCON1	((UINT32P)(WCDMA_TIMER_BASE+0x01D4))
#define RTRSM_PAUSE	((UINT32P)(WCDMA_TIMER_BASE+0x0300))
#define RTRSM_CLK_SETTLE	((UINT32P)(WCDMA_TIMER_BASE+0x0304))
#define RTRSM_FINAL_PAUSE	((UINT32P)(WCDMA_TIMER_BASE+0x0308))
#define RTRSM_FINAL_SETTLE	((UINT32P)(WCDMA_TIMER_BASE+0x030C))
#define RTRSM_CHIP_START	((UINT32P)(WCDMA_TIMER_BASE+0x0310))
#define RTRSM_CON0	((UINT32P)(WCDMA_TIMER_BASE+0x0314))
#define RTRSM_CON1	((UINT32P)(WCDMA_TIMER_BASE+0x0318))
#define RTRSM_STA	((UINT32P)(WCDMA_TIMER_BASE+0x031C))
#define RTRSM_FM_DURATION	((UINT32P)(WCDMA_TIMER_BASE+0x0320))
#define RTRSM_FM_RESULT	((UINT32P)(WCDMA_TIMER_BASE+0x0324))
#define RTRSM_CNF	((UINT32P)(WCDMA_TIMER_BASE+0x032C))
#define RTR_PWRMEAS_CON	((UINT32P)(WCDMA_TIMER_BASE+0x0400))

// APB Module dpa_bc
#define DPA_BC_BASE (0x830B0000)

// APB Module pfc_encode
#define PFC_ENCODE_BASE (0x830C0000)

// APB Module pfc_decode
#define PFC_DECODE_BASE (0x830D0000)

// APB Module hspasys_1_confg
#define HSPASYS_1_CONFG_BASE (0x83200000)

// APB Module hseq
#define HSEQ_BASE (0x83210000)

// APB Module hsce
#define HSCE_BASE (0x83220000)
#define HSCE_RC0	((UINT32P)(HSCE_BASE+0xA000))
#define HSCE_RC1	((UINT32P)(HSCE_BASE+0xA004))
#define HSCE_RC2	((UINT32P)(HSCE_BASE+0xA008))
#define HSCE_RC3	((UINT32P)(HSCE_BASE+0xA00C))
#define HSCE_RC4	((UINT32P)(HSCE_BASE+0xA010))
#define HSCE_RC5	((UINT32P)(HSCE_BASE+0xA014))
#define HSCE_RC6	((UINT32P)(HSCE_BASE+0xA018))
#define HSCE_RC7	((UINT32P)(HSCE_BASE+0xA01C))
#define HSCE_ITP0	((UINT32P)(HSCE_BASE+0xA020))
#define HSCE_ITP1	((UINT32P)(HSCE_BASE+0xA024))
#define HSCE_ITP2	((UINT32P)(HSCE_BASE+0xA150))
#define HSCE_ITP3	((UINT32P)(HSCE_BASE+0xA154))
#define HSCE_ITP4	((UINT32P)(HSCE_BASE+0xA158))
#define HSCE_ITP5	((UINT32P)(HSCE_BASE+0xA15C))
#define HSCE_ITP6	((UINT32P)(HSCE_BASE+0xA160))
#define HSCE_ITP7	((UINT32P)(HSCE_BASE+0xA164))
#define HSCE_OV_CON	((UINT32P)(HSCE_BASE+0xA168))
#define HSCE_OCIC	((UINT32P)(HSCE_BASE+0xA028))
#define HSCE_RST	((UINT32P)(HSCE_BASE+0xA02C))
#define HSCE_CON0	((UINT32P)(HSCE_BASE+0xA030))
#define HSCE_CON1	((UINT32P)(HSCE_BASE+0xA034))
#define HSCE_CH1_CON0	((UINT32P)(HSCE_BASE+0xA038))
#define HSCE_CH1_CON1	((UINT32P)(HSCE_BASE+0xA03C))
#define HSCE_CH1_CON2	((UINT32P)(HSCE_BASE+0xA040))
#define HSCE_CH1_CON3	((UINT32P)(HSCE_BASE+0xA044))
#define HSCE_CH2_CON0	((UINT32P)(HSCE_BASE+0xA048))
#define HSCE_CH2_CON1	((UINT32P)(HSCE_BASE+0xA04C))
#define HSCE_CH2_CON2	((UINT32P)(HSCE_BASE+0xA050))
#define HSCE_CH3_CON0	((UINT32P)(HSCE_BASE+0xA080))
#define HSCE_CH3_CON1	((UINT32P)(HSCE_BASE+0xA084))
#define HSCE_CH4_CON0	((UINT32P)(HSCE_BASE+0xA088))
#define HSCE_CH4_CON1	((UINT32P)(HSCE_BASE+0xA08C))
#define HSCE_EQ0	((UINT32P)(HSCE_BASE+0xA054))
#define HSCE_EQ1	((UINT32P)(HSCE_BASE+0xA058))
#define HSCE_EQ2	((UINT32P)(HSCE_BASE+0xA05C))
#define HSCE_MPATH0	((UINT32P)(HSCE_BASE+0xA060))
#define HSCE_MPATH1	((UINT32P)(HSCE_BASE+0xA064))
#define HSCE_MPATH2	((UINT32P)(HSCE_BASE+0xA068))
#define HSCE_MPATH3	((UINT32P)(HSCE_BASE+0xA190))
#define HSCE_MPATH4	((UINT32P)(HSCE_BASE+0xA194))
#define HSCE_MPATH5	((UINT32P)(HSCE_BASE+0xA198))
#define HSCE_LS_TIME_CON0	((UINT32P)(HSCE_BASE+0xA19C))
#define HSCE_LS_PEAK0	((UINT32P)(HSCE_BASE+0xA1A0))
#define HSCE_LS_PEAK1	((UINT32P)(HSCE_BASE+0xA1A4))
#define HSCE_LS_PEAK2	((UINT32P)(HSCE_BASE+0xA1A8))
#define HSCE_LS_PEAK3	((UINT32P)(HSCE_BASE+0xA1AC))
#define HSCE_LS_PEAK4	((UINT32P)(HSCE_BASE+0xA1B0))
#define HSCE_LS_PEAK5	((UINT32P)(HSCE_BASE+0xA1B4))
#define HSCE_LS_LAST0	((UINT32P)(HSCE_BASE+0xA1B8))
#define HSCE_LS_LAST1	((UINT32P)(HSCE_BASE+0xA1BC))
#define HSCE_LS_LAST2	((UINT32P)(HSCE_BASE+0xA1C0))
#define HSCE_LS_LAST3	((UINT32P)(HSCE_BASE+0xA1C4))
#define HSCE_LS_LAST4	((UINT32P)(HSCE_BASE+0xA1C8))
#define HSCE_LS_LAST5	((UINT32P)(HSCE_BASE+0xA1CC))
#define HSCE_LS_LAST6	((UINT32P)(HSCE_BASE+0xA1D0))
#define HSCE_LS_LAST7	((UINT32P)(HSCE_BASE+0xA1D4))
#define HSCE_LS_LAST8	((UINT32P)(HSCE_BASE+0xA1D8))
#define HSCE_LS_LAST9	((UINT32P)(HSCE_BASE+0xA1DC))
#define HSCE_IOEST	((UINT32P)(HSCE_BASE+0xA070))
#define HSCE_WC0	((UINT32P)(HSCE_BASE+0xA074))
#define HSCE_WC1	((UINT32P)(HSCE_BASE+0xA078))
#define HSCE_WC2	((UINT32P)(HSCE_BASE+0xA07C))
#define HSCE_WC3	((UINT32P)(HSCE_BASE+0xA16C))
#define HSCE_SPEST_CON0	((UINT32P)(HSCE_BASE+0xA170))
#define HSCE_SPEST_CON1	((UINT32P)(HSCE_BASE+0xA174))
#define HSCE_SPEST_LCR0	((UINT32P)(HSCE_BASE+0xA178))
#define HSCE_SPEST_LCR1	((UINT32P)(HSCE_BASE+0xA17C))
#define HSCE_SPEST_LCR2	((UINT32P)(HSCE_BASE+0xA180))
#define HSCE_SPEST_LCR3	((UINT32P)(HSCE_BASE+0xA184))
#define HSCE_SPEST_INT0	((UINT32P)(HSCE_BASE+0xA188))
#define HSCE_SPEST_INT1	((UINT32P)(HSCE_BASE+0xA18C))
#define HSCE_STA0	((UINT32P)(HSCE_BASE+0xA090))
#define HSCE_FOE	((UINT32P)(HSCE_BASE+0xA124))
#define HSCE_DBG_CON	((UINT32P)(HSCE_BASE+0xA100))
#define HSCE_DBG_LOG0	((UINT32P)(HSCE_BASE+0xA104))
#define HSCE_DBG_LOG1	((UINT32P)(HSCE_BASE+0xA108))
#define HSCE_DBG_LOG2	((UINT32P)(HSCE_BASE+0xA10C))
#define HSCE_DBG_LOG3	((UINT32P)(HSCE_BASE+0xA110))
#define HSCE_DBG_LOG4	((UINT32P)(HSCE_BASE+0xA114))
#define HSCE_DBG_LOG5	((UINT32P)(HSCE_BASE+0xA118))
#define HSCE_DBG_LOG6	((UINT32P)(HSCE_BASE+0xA11C))
#define HSCE_DBG_LOG7	((UINT32P)(HSCE_BASE+0xA13C))
#define HSCE_DBG_LOG8	((UINT32P)(HSCE_BASE+0xA128))
#define HSCE_PWR_AWARE	((UINT32P)(HSCE_BASE+0xA120))

// APB Module hspasys_1_mbist
#define HSPASYS_1_MBIST_BASE (0x83230000)

// APB Module hspasys_2_confg
#define HSPASYS_2_CONFG_BASE (0x83400000)

// APB Module hseq_dc
#define HSEQ_DC_BASE (0x83410000)

// APB Module hsce_dc
#define HSCE_DC_BASE (0x83420000)

// APB Module rake_dc
#define RAKE_DC_BASE (0x83430000)

// APB Module hspasys_2_mbist
#define HSPASYS_2_MBIST_BASE (0x83440000)

// APB Module uea_uia0
#define UEA_UIA_U0_BASE (0x83600000)

// APB Module uea_uia1
#define UEA_UIA_U1_BASE (0x83610000)

// APB Module dpa_rlc
#define DPA_RLC_BASE (0x83620000)

// APB Module dpa_mac
#define DPA_MAC_BASE (0x83630000)

// APB Module upa
#define UPA_BASE (0x83640000)

// APB Module h_rxbrp
#define H_RXBRP_BASE (0x83650000)

// APB Module rxbrp
#define RXBRP_BASE (0x83660000)
#define TrCH0_CFG	((UINT32P)(RXBRP_BASE+0x0000))
#define TrCH0_TrBK	((UINT32P)(RXBRP_BASE+0x0004))
#define TrCH0_CoBK	((UINT32P)(RXBRP_BASE+0x0008))
#define TrCH0_CLEN	((UINT32P)(RXBRP_BASE+0x000C))
#define TrCH0_GLEN	((UINT32P)(RXBRP_BASE+0x0010))
#define TrCH0_BASEP	((UINT32P)(RXBRP_BASE+0x0014))
#define TrCH0_E_PLUS	((UINT32P)(RXBRP_BASE+0x0018))
#define TrCH0_E_MINUS	((UINT32P)(RXBRP_BASE+0x001C))
#define TrCH0_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0020))
#define TrCH0_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0024))
#define TrCH0_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0040))
#define TrCH0_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0044))
#define TrCH0_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0048))
#define TrCH0_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x004C))
#define TrCH0_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0050))
#define TrCH0_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0054))
#define TrCH0_TTISCF	((UINT32P)(RXBRP_BASE+0x0058))
#define TrCH0_ACC	((UINT32P)(RXBRP_BASE+0x005C))
#define TrCH0_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0028))
#define TrCH0_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x002C))
#define TrCH0_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0030))
#define TrCH0_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0034))
#define TrCH1_CFG	((UINT32P)(RXBRP_BASE+0x0100))
#define TrCH1_TrBK	((UINT32P)(RXBRP_BASE+0x0104))
#define TrCH1_CoBK	((UINT32P)(RXBRP_BASE+0x0108))
#define TrCH1_CLEN	((UINT32P)(RXBRP_BASE+0x010C))
#define TrCH1_GLEN	((UINT32P)(RXBRP_BASE+0x0110))
#define TrCH1_BASEP	((UINT32P)(RXBRP_BASE+0x0114))
#define TrCH1_E_PLUS	((UINT32P)(RXBRP_BASE+0x0118))
#define TrCH1_E_MINUS	((UINT32P)(RXBRP_BASE+0x011C))
#define TrCH1_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0120))
#define TrCH1_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0124))
#define TrCH1_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0140))
#define TrCH1_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0144))
#define TrCH1_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0148))
#define TrCH1_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x014C))
#define TrCH1_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0150))
#define TrCH1_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0154))
#define TrCH1_TTISCF	((UINT32P)(RXBRP_BASE+0x0158))
#define TrCH1_ACC	((UINT32P)(RXBRP_BASE+0x015C))
#define TrCH1_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0128))
#define TrCH1_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x012C))
#define TrCH1_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0130))
#define TrCH1_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0134))
#define TrCH2_CFG	((UINT32P)(RXBRP_BASE+0x0200))
#define TrCH2_TrBK	((UINT32P)(RXBRP_BASE+0x0204))
#define TrCH2_CoBK	((UINT32P)(RXBRP_BASE+0x0208))
#define TrCH2_CLEN	((UINT32P)(RXBRP_BASE+0x020C))
#define TrCH2_GLEN	((UINT32P)(RXBRP_BASE+0x0210))
#define TrCH2_BASEP	((UINT32P)(RXBRP_BASE+0x0214))
#define TrCH2_E_PLUS	((UINT32P)(RXBRP_BASE+0x0218))
#define TrCH2_E_MINUS	((UINT32P)(RXBRP_BASE+0x021C))
#define TrCH2_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0220))
#define TrCH2_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0224))
#define TrCH2_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0240))
#define TrCH2_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0244))
#define TrCH2_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0248))
#define TrCH2_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x024C))
#define TrCH2_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0250))
#define TrCH2_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0254))
#define TrCH2_TTISCF	((UINT32P)(RXBRP_BASE+0x0258))
#define TrCH2_ACC	((UINT32P)(RXBRP_BASE+0x025C))
#define TrCH2_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0228))
#define TrCH2_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x022C))
#define TrCH2_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0230))
#define TrCH2_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0234))
#define TrCH3_CFG	((UINT32P)(RXBRP_BASE+0x0300))
#define TrCH3_TrBK	((UINT32P)(RXBRP_BASE+0x0304))
#define TrCH3_CoBK	((UINT32P)(RXBRP_BASE+0x0308))
#define TrCH3_CLEN	((UINT32P)(RXBRP_BASE+0x030C))
#define TrCH3_GLEN	((UINT32P)(RXBRP_BASE+0x0310))
#define TrCH3_BASEP	((UINT32P)(RXBRP_BASE+0x0314))
#define TrCH3_E_PLUS	((UINT32P)(RXBRP_BASE+0x0318))
#define TrCH3_E_MINUS	((UINT32P)(RXBRP_BASE+0x031C))
#define TrCH3_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0320))
#define TrCH3_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0324))
#define TrCH3_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0340))
#define TrCH3_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0344))
#define TrCH3_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0348))
#define TrCH3_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x034C))
#define TrCH3_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0350))
#define TrCH3_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0354))
#define TrCH3_TTISCF	((UINT32P)(RXBRP_BASE+0x0358))
#define TrCH3_ACC	((UINT32P)(RXBRP_BASE+0x035C))
#define TrCH3_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0328))
#define TrCH3_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x032C))
#define TrCH3_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0330))
#define TrCH3_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0334))
#define TrCH4_CFG	((UINT32P)(RXBRP_BASE+0x0400))
#define TrCH4_TrBK	((UINT32P)(RXBRP_BASE+0x0404))
#define TrCH4_CoBK	((UINT32P)(RXBRP_BASE+0x0408))
#define TrCH4_CLEN	((UINT32P)(RXBRP_BASE+0x040C))
#define TrCH4_GLEN	((UINT32P)(RXBRP_BASE+0x0410))
#define TrCH4_BASEP	((UINT32P)(RXBRP_BASE+0x0414))
#define TrCH4_E_PLUS	((UINT32P)(RXBRP_BASE+0x0418))
#define TrCH4_E_MINUS	((UINT32P)(RXBRP_BASE+0x041C))
#define TrCH4_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0420))
#define TrCH4_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0424))
#define TrCH4_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0440))
#define TrCH4_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0444))
#define TrCH4_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0448))
#define TrCH4_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x044C))
#define TrCH4_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0450))
#define TrCH4_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0454))
#define TrCH4_TTISCF	((UINT32P)(RXBRP_BASE+0x0458))
#define TrCH4_ACC	((UINT32P)(RXBRP_BASE+0x045C))
#define TrCH4_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0428))
#define TrCH4_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x042C))
#define TrCH4_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0430))
#define TrCH4_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0434))
#define TrCH5_CFG	((UINT32P)(RXBRP_BASE+0x0500))
#define TrCH5_TrBK	((UINT32P)(RXBRP_BASE+0x0504))
#define TrCH5_CoBK	((UINT32P)(RXBRP_BASE+0x0508))
#define TrCH5_CLEN	((UINT32P)(RXBRP_BASE+0x050C))
#define TrCH5_GLEN	((UINT32P)(RXBRP_BASE+0x0510))
#define TrCH5_BASEP	((UINT32P)(RXBRP_BASE+0x0514))
#define TrCH5_E_PLUS	((UINT32P)(RXBRP_BASE+0x0518))
#define TrCH5_E_MINUS	((UINT32P)(RXBRP_BASE+0x051C))
#define TrCH5_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0520))
#define TrCH5_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0524))
#define TrCH5_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0540))
#define TrCH5_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0544))
#define TrCH5_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0548))
#define TrCH5_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x054C))
#define TrCH5_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0550))
#define TrCH5_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0554))
#define TrCH5_TTISCF	((UINT32P)(RXBRP_BASE+0x0558))
#define TrCH5_ACC	((UINT32P)(RXBRP_BASE+0x055C))
#define TrCH5_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0528))
#define TrCH5_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x052C))
#define TrCH5_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0530))
#define TrCH5_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0534))
#define TrCH6_CFG	((UINT32P)(RXBRP_BASE+0x0600))
#define TrCH6_TrBK	((UINT32P)(RXBRP_BASE+0x0604))
#define TrCH6_CoBK	((UINT32P)(RXBRP_BASE+0x0608))
#define TrCH6_CLEN	((UINT32P)(RXBRP_BASE+0x060C))
#define TrCH6_GLEN	((UINT32P)(RXBRP_BASE+0x0610))
#define TrCH6_BASEP	((UINT32P)(RXBRP_BASE+0x0614))
#define TrCH6_E_PLUS	((UINT32P)(RXBRP_BASE+0x0618))
#define TrCH6_E_MINUS	((UINT32P)(RXBRP_BASE+0x061C))
#define TrCH6_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0620))
#define TrCH6_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0624))
#define TrCH6_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0640))
#define TrCH6_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0644))
#define TrCH6_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0648))
#define TrCH6_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x064C))
#define TrCH6_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0650))
#define TrCH6_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0654))
#define TrCH6_TTISCF	((UINT32P)(RXBRP_BASE+0x0658))
#define TrCH6_ACC	((UINT32P)(RXBRP_BASE+0x065C))
#define TrCH6_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0628))
#define TrCH6_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x062C))
#define TrCH6_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0630))
#define TrCH6_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0634))
#define TrCH7_CFG	((UINT32P)(RXBRP_BASE+0x0700))
#define TrCH7_TrBK	((UINT32P)(RXBRP_BASE+0x0704))
#define TrCH7_CoBK	((UINT32P)(RXBRP_BASE+0x0708))
#define TrCH7_CLEN	((UINT32P)(RXBRP_BASE+0x070C))
#define TrCH7_GLEN	((UINT32P)(RXBRP_BASE+0x0710))
#define TrCH7_BASEP	((UINT32P)(RXBRP_BASE+0x0714))
#define TrCH7_E_PLUS	((UINT32P)(RXBRP_BASE+0x0718))
#define TrCH7_E_MINUS	((UINT32P)(RXBRP_BASE+0x071C))
#define TrCH7_DST_ADDR	((UINT32P)(RXBRP_BASE+0x0720))
#define TrCH7_DMA_CFG	((UINT32P)(RXBRP_BASE+0x0724))
#define TrCH7_CB0_SVALUE	((UINT32P)(RXBRP_BASE+0x0740))
#define TrCH7_CB1_SVALUE	((UINT32P)(RXBRP_BASE+0x0744))
#define TrCH7_CB2_SVALUE	((UINT32P)(RXBRP_BASE+0x0748))
#define TrCH7_CB3_SVALUE	((UINT32P)(RXBRP_BASE+0x074C))
#define TrCH7_CB4_SVALUE	((UINT32P)(RXBRP_BASE+0x0750))
#define TrCH7_TBCRC_STATUS	((UINT32P)(RXBRP_BASE+0x0754))
#define TrCH7_TTISCF	((UINT32P)(RXBRP_BASE+0x0758))
#define TrCH7_ACC	((UINT32P)(RXBRP_BASE+0x075C))
#define TrCH7_PBITS_FRAME01	((UINT32P)(RXBRP_BASE+0x0728))
#define TrCH7_PBITS_FRAME23	((UINT32P)(RXBRP_BASE+0x072C))
#define TrCH7_PBITS_FRAME45	((UINT32P)(RXBRP_BASE+0x0730))
#define TrCH7_PBITS_FRAME67	((UINT32P)(RXBRP_BASE+0x0734))
#define SOVA_TRCH_ID	((UINT32P)(RXBRP_BASE+0x5000))
#define SOVA_TRCH0_DST_ADDR	((UINT32P)(RXBRP_BASE+0x5004))
#define SOVA_TRCH1_DST_ADDR	((UINT32P)(RXBRP_BASE+0x5008))
#define SOVA_TRCH2_DST_ADDR	((UINT32P)(RXBRP_BASE+0x500C))
#define BCH_GNRL_CFG	((UINT32P)(RXBRP_BASE+0x1000))
#define BCH_SFN	((UINT32P)(RXBRP_BASE+0x1004))
#define BCH_DST_ADDR	((UINT32P)(RXBRP_BASE+0x1008))
#define BCH_DMA_CFG	((UINT32P)(RXBRP_BASE+0x100C))
#define BCH_CB_SVALUE	((UINT32P)(RXBRP_BASE+0x1010))
#define BCH_CONTROL	((UINT32P)(RXBRP_BASE+0x1014))
#define CC_CONTROL	((UINT32P)(RXBRP_BASE+0x2000))
#define PHCH_MAPPING	((UINT32P)(RXBRP_BASE+0x2004))
#define PHCC_VECTOR	((UINT32P)(RXBRP_BASE+0x2008))
#define MEM_SHARE_FLAG	((UINT32P)(RXBRP_BASE+0x200C))
#define CC0_PARAM	((UINT32P)(RXBRP_BASE+0x2100))
#define CC1_PARAM	((UINT32P)(RXBRP_BASE+0x2200))
#define CC0_LEN	((UINT32P)(RXBRP_BASE+0x2104))
#define CC1_LEN	((UINT32P)(RXBRP_BASE+0x2204))
#define CC0_2ND	((UINT32P)(RXBRP_BASE+0x2108))
#define CC1_2ND	((UINT32P)(RXBRP_BASE+0x2208))
#define CC0TRCH_COPY_BSY	((UINT32P)(RXBRP_BASE+0x210C))
#define CC1TRCH_COPY_BSY	((UINT32P)(RXBRP_BASE+0x220C))
#define CC0_IRQ_STA	((UINT32P)(RXBRP_BASE+0x2110))
#define CC1_IRQ_STA	((UINT32P)(RXBRP_BASE+0x2210))
#define CC0_IRQ_ENAB	((UINT32P)(RXBRP_BASE+0x2114))
#define CC1_IRQ_ENAB	((UINT32P)(RXBRP_BASE+0x2214))
#define CC0_BTFD_DMA_DST_CALC	((UINT32P)(RXBRP_BASE+0x3080))
#define CC0_BTFD_PHASE_ACT	((UINT32P)(RXBRP_BASE+0x3084))
#define CC0_BTFD_NEND0	((UINT32P)(RXBRP_BASE+0x3000))
#define CC0_BTFD_NEND1	((UINT32P)(RXBRP_BASE+0x3100))
#define CC0_BTFD_NEND2	((UINT32P)(RXBRP_BASE+0x3200))
#define CC0_BTFD_NEND3	((UINT32P)(RXBRP_BASE+0x3300))
#define CC0_BTFD_NEND4	((UINT32P)(RXBRP_BASE+0x3400))
#define CC0_BTFD_NEND5	((UINT32P)(RXBRP_BASE+0x3500))
#define CC0_BTFD_NEND6	((UINT32P)(RXBRP_BASE+0x3600))
#define CC0_BTFD_NEND7	((UINT32P)(RXBRP_BASE+0x3700))
#define CC0_BTFD_NEND8	((UINT32P)(RXBRP_BASE+0x3800))
#define CC0_BTFD_NEND9	((UINT32P)(RXBRP_BASE+0x3900))
#define CC0_BTFD_NENDA	((UINT32P)(RXBRP_BASE+0x3A00))
#define CC0_BTFD_NENDB	((UINT32P)(RXBRP_BASE+0x3B00))
#define CC0_BTFD_NENDC	((UINT32P)(RXBRP_BASE+0x3C00))
#define CC0_BTFD_NENDD	((UINT32P)(RXBRP_BASE+0x3D00))
#define CC0_BTFD_NENDE	((UINT32P)(RXBRP_BASE+0x3E00))
#define CC0_BTFD_NENDF	((UINT32P)(RXBRP_BASE+0x3F00))
#define CC0_BTFD_CRCPT0	((UINT32P)(RXBRP_BASE+0x3004))
#define CC0_BTFD_CRCPT1	((UINT32P)(RXBRP_BASE+0x3104))
#define CC0_BTFD_CRCPT2	((UINT32P)(RXBRP_BASE+0x3204))
#define CC0_BTFD_CRCPT3	((UINT32P)(RXBRP_BASE+0x3304))
#define CC0_BTFD_CRCPT4	((UINT32P)(RXBRP_BASE+0x3404))
#define CC0_BTFD_CRCPT5	((UINT32P)(RXBRP_BASE+0x3504))
#define CC0_BTFD_CRCPT6	((UINT32P)(RXBRP_BASE+0x3604))
#define CC0_BTFD_CRCPT7	((UINT32P)(RXBRP_BASE+0x3704))
#define CC0_BTFD_CRCPT8	((UINT32P)(RXBRP_BASE+0x3804))
#define CC0_BTFD_CRCPT9	((UINT32P)(RXBRP_BASE+0x3904))
#define CC0_BTFD_CRCPTA	((UINT32P)(RXBRP_BASE+0x3A04))
#define CC0_BTFD_CRCPTB	((UINT32P)(RXBRP_BASE+0x3B04))
#define CC0_BTFD_CRCPTC	((UINT32P)(RXBRP_BASE+0x3C04))
#define CC0_BTFD_CRCPTD	((UINT32P)(RXBRP_BASE+0x3D04))
#define CC0_BTFD_CRCPTE	((UINT32P)(RXBRP_BASE+0x3E04))
#define CC0_BTFD_CRCPTF	((UINT32P)(RXBRP_BASE+0x3F04))
#define CC0_BTFD_EBD0PARAM	((UINT32P)(RXBRP_BASE+0x3014))
#define CC0_BTFD_EBD1PARAM	((UINT32P)(RXBRP_BASE+0x3024))
#define CC0_BTFD_EBD2PARAM	((UINT32P)(RXBRP_BASE+0x3034))
#define CC0_BTFD_EBD0RESULT	((UINT32P)(RXBRP_BASE+0x3044))
#define CC0_BTFD_EBD1RESULT	((UINT32P)(RXBRP_BASE+0x3054))
#define CC0_BTFD_EBD2RESULT	((UINT32P)(RXBRP_BASE+0x3064))
#define CC1_BTFD_DMA_DST_CALC	((UINT32P)(RXBRP_BASE+0x4080))
#define CC1_BTFD_PHASE_ACT	((UINT32P)(RXBRP_BASE+0x4084))
#define CC1_BTFD_NEND0	((UINT32P)(RXBRP_BASE+0x4000))
#define CC1_BTFD_NEND1	((UINT32P)(RXBRP_BASE+0x4100))
#define CC1_BTFD_NEND2	((UINT32P)(RXBRP_BASE+0x4200))
#define CC1_BTFD_NEND3	((UINT32P)(RXBRP_BASE+0x4300))
#define CC1_BTFD_NEND4	((UINT32P)(RXBRP_BASE+0x4400))
#define CC1_BTFD_NEND5	((UINT32P)(RXBRP_BASE+0x4500))
#define CC1_BTFD_NEND6	((UINT32P)(RXBRP_BASE+0x4600))
#define CC1_BTFD_NEND7	((UINT32P)(RXBRP_BASE+0x4700))
#define CC1_BTFD_NEND8	((UINT32P)(RXBRP_BASE+0x4800))
#define CC1_BTFD_NEND9	((UINT32P)(RXBRP_BASE+0x4900))
#define CC1_BTFD_NENDA	((UINT32P)(RXBRP_BASE+0x4A00))
#define CC1_BTFD_NENDB	((UINT32P)(RXBRP_BASE+0x4B00))
#define CC1_BTFD_NENDC	((UINT32P)(RXBRP_BASE+0x4C00))
#define CC1_BTFD_NENDD	((UINT32P)(RXBRP_BASE+0x4D00))
#define CC1_BTFD_NENDE	((UINT32P)(RXBRP_BASE+0x4E00))
#define CC1_BTFD_NENDF	((UINT32P)(RXBRP_BASE+0x4F00))
#define CC1_BTFD_CRCPT0	((UINT32P)(RXBRP_BASE+0x4004))
#define CC1_BTFD_CRCPT1	((UINT32P)(RXBRP_BASE+0x4104))
#define CC1_BTFD_CRCPT2	((UINT32P)(RXBRP_BASE+0x4204))
#define CC1_BTFD_CRCPT3	((UINT32P)(RXBRP_BASE+0x4304))
#define CC1_BTFD_CRCPT4	((UINT32P)(RXBRP_BASE+0x4404))
#define CC1_BTFD_CRCPT5	((UINT32P)(RXBRP_BASE+0x4504))
#define CC1_BTFD_CRCPT6	((UINT32P)(RXBRP_BASE+0x4604))
#define CC1_BTFD_CRCPT7	((UINT32P)(RXBRP_BASE+0x4704))
#define CC1_BTFD_CRCPT8	((UINT32P)(RXBRP_BASE+0x4804))
#define CC1_BTFD_CRCPT9	((UINT32P)(RXBRP_BASE+0x4904))
#define CC1_BTFD_CRCPTA	((UINT32P)(RXBRP_BASE+0x4A04))
#define CC1_BTFD_CRCPTB	((UINT32P)(RXBRP_BASE+0x4B04))
#define CC1_BTFD_CRCPTC	((UINT32P)(RXBRP_BASE+0x4C04))
#define CC1_BTFD_CRCPTD	((UINT32P)(RXBRP_BASE+0x4D04))
#define CC1_BTFD_CRCPTE	((UINT32P)(RXBRP_BASE+0x4E04))
#define CC1_BTFD_CRCPTF	((UINT32P)(RXBRP_BASE+0x4F04))
#define CC1_BTFD_EBD0PARAM	((UINT32P)(RXBRP_BASE+0x4014))
#define CC1_BTFD_EBD1PARAM	((UINT32P)(RXBRP_BASE+0x4024))
#define CC1_BTFD_EBD2PARAM	((UINT32P)(RXBRP_BASE+0x4034))
#define CC1_BTFD_EBD0RESULT	((UINT32P)(RXBRP_BASE+0x4044))
#define CC1_BTFD_EBD1RESULT	((UINT32P)(RXBRP_BASE+0x4054))
#define CC1_BTFD_EBD2RESULT	((UINT32P)(RXBRP_BASE+0x4064))
#define DTX_PARAM	((UINT32P)(RXBRP_BASE+0x6000))
#define SET_PT_PARAM	((UINT32P)(RXBRP_BASE+0x6004))
#define VDEC_PARAM	((UINT32P)(RXBRP_BASE+0x6008))
#define TDEC_PARAM	((UINT32P)(RXBRP_BASE+0x600C))
#define CC0_TDEC_EXTR_CHKSUM	((UINT32P)(RXBRP_BASE+0x6010))
#define CC1_TDEC_EXTR_CHKSUM	((UINT32P)(RXBRP_BASE+0x6014))
#define SCF_CONTROL	((UINT32P)(RXBRP_BASE+0x6018))
#define CC0_FRAME_SCF	((UINT32P)(RXBRP_BASE+0x601C))
#define CC1_FRAME_SCF	((UINT32P)(RXBRP_BASE+0x6020))
#define SW_CG_SWITCH	((UINT32P)(RXBRP_BASE+0x6024))
#define DBG_CC0VITIPB_DSTADDR	((UINT32P)(RXBRP_BASE+0xB000))
#define DBG_CC1VITIPB_DSTADDR	((UINT32P)(RXBRP_BASE+0xB004))
#define DBG_CCBVITIPB_DSTADDR	((UINT32P)(RXBRP_BASE+0xB008))
#define DBG_CC0TURIPB_DSTADDR	((UINT32P)(RXBRP_BASE+0xB00C))
#define DBG_CC1TURIPB_DSTADDR	((UINT32P)(RXBRP_BASE+0xB010))
#define DBG_CHDEC_CTRL	((UINT32P)(RXBRP_BASE+0xB014))
#define DBG_CC0_VIT_IN_CRC	((UINT32P)(RXBRP_BASE+0xB018))
#define DBG_CC1_VIT_IN_CRC	((UINT32P)(RXBRP_BASE+0xB01C))
#define DBG_CC0_TUR_IN_CRC	((UINT32P)(RXBRP_BASE+0xB020))
#define DBG_CC1_TUR_IN_CRC	((UINT32P)(RXBRP_BASE+0xB024))
#define DBG_FRAME_DST_ADDR	((UINT32P)(RXBRP_BASE+0xBF0C))
#define DBG_FRAME_DUMP_START_ADDR	((UINT32P)(RXBRP_BASE+0xBF10))
#define DBG_FRAME_DUMP_LENGTH	((UINT32P)(RXBRP_BASE+0xBF14))
#define DBG_FRAME_DUMP_CTRL	((UINT32P)(RXBRP_BASE+0xBF18))
#define DBG_TTI_DST_ADDR	((UINT32P)(RXBRP_BASE+0xBF1C))
#define DBG_TTI_DUMP_START_ADDR	((UINT32P)(RXBRP_BASE+0xBF20))
#define DBG_TTI_DUMP_LENGTH	((UINT32P)(RXBRP_BASE+0xBF24))
#define DBG_TTI_DUMP_CTRL	((UINT32P)(RXBRP_BASE+0xBF28))
#define IEMU_CC0SLOTSIZE	((UINT32P)(RXBRP_BASE+0xA000))
#define IEMU_CC1SLOTSIZE	((UINT32P)(RXBRP_BASE+0xA004))
#define IEMU_CC0SF	((UINT32P)(RXBRP_BASE+0xA008))
#define IEMU_CC1SF	((UINT32P)(RXBRP_BASE+0xA00C))
#define IEMU_PHCH_ENAB	((UINT32P)(RXBRP_BASE+0xA010))
#define IEMU_CC0SRCADDR	((UINT32P)(RXBRP_BASE+0xA014))
#define IEMU_CC1SRCADDR	((UINT32P)(RXBRP_BASE+0xA018))
#define IEMU_CCBSRCADDR	((UINT32P)(RXBRP_BASE+0xA01C))
#define IEMU_DATA_MASK	((UINT32P)(RXBRP_BASE+0xA020))
#define IEMU_IEMU_ENAB	((UINT32P)(RXBRP_BASE+0xA024))
#define IEMU_CCX_OFFSET	((UINT32P)(RXBRP_BASE+0xA028))
#define RXBRP_DBG0	((UINT32P)(RXBRP_BASE+0xF000))
#define RXBRP_DBG1	((UINT32P)(RXBRP_BASE+0xF004))
#define RXBRP_DBG2	((UINT32P)(RXBRP_BASE+0xF008))
#define RXBRP_DBG3	((UINT32P)(RXBRP_BASE+0xF00C))
#define RXBRP_DBG4	((UINT32P)(RXBRP_BASE+0xF010))
#define RXBRP_DBG5	((UINT32P)(RXBRP_BASE+0xF014))
#define RXBRP_DBG6	((UINT32P)(RXBRP_BASE+0xF018))
#define RXBRP_DBG7	((UINT32P)(RXBRP_BASE+0xF01C))
#define RXBRP_DBG8	((UINT32P)(RXBRP_BASE+0xF020))
#define RXBRP_DBG9	((UINT32P)(RXBRP_BASE+0xF024))
#define RXBRP_DBGA	((UINT32P)(RXBRP_BASE+0xF028))
#define RXBRP_DBGB	((UINT32P)(RXBRP_BASE+0xF02C))
#define RXBRP_DBGC	((UINT32P)(RXBRP_BASE+0xF030))
#define RXBRP_DBGD	((UINT32P)(RXBRP_BASE+0xF034))
#define RXBRP_DBGE	((UINT32P)(RXBRP_BASE+0xF038))
#define RXBRP_DBGF	((UINT32P)(RXBRP_BASE+0xF03C))
#define RXBRP_DBGG	((UINT32P)(RXBRP_BASE+0xF040))
#define RXBRP_DBGH	((UINT32P)(RXBRP_BASE+0xF044))
#define RXBRP_DBGI	((UINT32P)(RXBRP_BASE+0xF048))
#define RXBRP_DBGJ	((UINT32P)(RXBRP_BASE+0xF04C))
#define RXBRP_PWR_SIM	((UINT32P)(RXBRP_BASE+0xF100))

// APB Module hspasys_3_confg
#define HSPASYS_3_CONFG_BASE (0x83670000)
#define HSPASYS_3_APB_CYCLE_R	((UINT32P)(HSPASYS_3_CONFG_BASE+0x0000))
#define HSPASYS_3_APB_CYCLE_W	((UINT32P)(HSPASYS_3_CONFG_BASE+0x0004))
#define HSPASYS_3_SPARE_APB0	((UINT32P)(HSPASYS_3_CONFG_BASE+0x0008))
#define HSPASYS_3_SPARE_APB1	((UINT32P)(HSPASYS_3_CONFG_BASE+0x000c))
#define HSPASYS_3_PWR_AWARE	((UINT32P)(HSPASYS_3_CONFG_BASE+0x0010))
#define HSPASYS_3_HIGH_PRIORITY	((UINT32P)(HSPASYS_3_CONFG_BASE+0x0014))
#define HSPASYS_3_CHNL_DISABLE	((UINT32P)(HSPASYS_3_CONFG_BASE+0x0018))
#define HSPASYS_3_CHNL_IDLE	((UINT32P)(HSPASYS_3_CONFG_BASE+0x001c))
#define HSPASYS_3_GPIO_DBG	((UINT32P)(HSPASYS_3_CONFG_BASE+0x0020))
#define HSPASYS_3_CG_CON	((UINT32P)(HSPASYS_3_CONFG_BASE+0x0024))
#define HSPASYS_3_CG_SET	((UINT32P)(HSPASYS_3_CONFG_BASE+0x0028))
#define HSPASYS_3_CG_CLR	((UINT32P)(HSPASYS_3_CONFG_BASE+0x002c))

// APB Module txbrp
#define TXBRP_BASE (0x83680000)
#define TXBRP_CONFIG	((UINT16P)(TXBRP_BASE+0x0000))
#define TXBRP_CHN_CON	((UINT16P)(TXBRP_BASE+0x0004))
#define TXBRP_CHN_PRGS	((UINT16P)(TXBRP_BASE+0x0008))
#define TXBRP_2ND_INTLV	((UINT16P)(TXBRP_BASE+0x000C))
#define TXBRP_CHN_FCOUNT	((UINT16P)(TXBRP_BASE+0x0010))
#define TXBRP_CHN_START	((UINT16P)(TXBRP_BASE+0x0014))
#define TXBRP_ENC_DONE_TIME	((UINT16P)(TXBRP_BASE+0x0018))
#define TXBRP_CH1_ADDR	((UINT16P)(TXBRP_BASE+0x0100))
#define TXBRP_CH1_CFG	((UINT16P)(TXBRP_BASE+0x0110))
#define TXBRP_CH1_TBS	((UINT16P)(TXBRP_BASE+0x0120))
#define TXBRP_CH1_CRC	((UINT16P)(TXBRP_BASE+0x0130))
#define TXBRP_CH1_CBS	((UINT16P)(TXBRP_BASE+0x0140))
#define TXBRP_CH1_PADDING	((UINT16P)(TXBRP_BASE+0x0150))
#define TXBRP_CH1_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0160))
#define TXBRP_CH1_RM_CFG	((UINT16P)(TXBRP_BASE+0x0170))
#define TXBRP_CH1_E_INI	((UINT16P)(TXBRP_BASE+0x0180))
#define TXBRP_CH1_E_PLUS	((UINT16P)(TXBRP_BASE+0x0190))
#define TXBRP_CH1_E_MINUS	((UINT16P)(TXBRP_BASE+0x01A0))
#define TXBRP_CH2_ADDR	((UINT16P)(TXBRP_BASE+0x0200))
#define TXBRP_CH2_CFG	((UINT16P)(TXBRP_BASE+0x0210))
#define TXBRP_CH2_TBS	((UINT16P)(TXBRP_BASE+0x0220))
#define TXBRP_CH2_CRC	((UINT16P)(TXBRP_BASE+0x0230))
#define TXBRP_CH2_CBS	((UINT16P)(TXBRP_BASE+0x0240))
#define TXBRP_CH2_PADDING	((UINT16P)(TXBRP_BASE+0x0250))
#define TXBRP_CH2_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0260))
#define TXBRP_CH2_RM_CFG	((UINT16P)(TXBRP_BASE+0x0270))
#define TXBRP_CH2_E_INI	((UINT16P)(TXBRP_BASE+0x0280))
#define TXBRP_CH2_E_PLUS	((UINT16P)(TXBRP_BASE+0x0290))
#define TXBRP_CH2_E_MINUS	((UINT16P)(TXBRP_BASE+0x02A0))
#define TXBRP_CH3_ADDR	((UINT16P)(TXBRP_BASE+0x0300))
#define TXBRP_CH3_CFG	((UINT16P)(TXBRP_BASE+0x0310))
#define TXBRP_CH3_TBS	((UINT16P)(TXBRP_BASE+0x0320))
#define TXBRP_CH3_CRC	((UINT16P)(TXBRP_BASE+0x0330))
#define TXBRP_CH3_CBS	((UINT16P)(TXBRP_BASE+0x0340))
#define TXBRP_CH3_PADDING	((UINT16P)(TXBRP_BASE+0x0350))
#define TXBRP_CH3_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0360))
#define TXBRP_CH3_RM_CFG	((UINT16P)(TXBRP_BASE+0x0370))
#define TXBRP_CH3_E_INI	((UINT16P)(TXBRP_BASE+0x0380))
#define TXBRP_CH3_E_PLUS	((UINT16P)(TXBRP_BASE+0x0390))
#define TXBRP_CH3_E_MINUS	((UINT16P)(TXBRP_BASE+0x03A0))
#define TXBRP_CH4_ADDR	((UINT16P)(TXBRP_BASE+0x0400))
#define TXBRP_CH4_CFG	((UINT16P)(TXBRP_BASE+0x0410))
#define TXBRP_CH4_TBS	((UINT16P)(TXBRP_BASE+0x0420))
#define TXBRP_CH4_CRC	((UINT16P)(TXBRP_BASE+0x0430))
#define TXBRP_CH4_CBS	((UINT16P)(TXBRP_BASE+0x0440))
#define TXBRP_CH4_PADDING	((UINT16P)(TXBRP_BASE+0x0450))
#define TXBRP_CH4_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0460))
#define TXBRP_CH4_RM_CFG	((UINT16P)(TXBRP_BASE+0x0470))
#define TXBRP_CH4_E_INI	((UINT16P)(TXBRP_BASE+0x0480))
#define TXBRP_CH4_E_PLUS	((UINT16P)(TXBRP_BASE+0x0490))
#define TXBRP_CH4_E_MINUS	((UINT16P)(TXBRP_BASE+0x04A0))
#define TXBRP_CH5_ADDR	((UINT16P)(TXBRP_BASE+0x0500))
#define TXBRP_CH5_CFG	((UINT16P)(TXBRP_BASE+0x0510))
#define TXBRP_CH5_TBS	((UINT16P)(TXBRP_BASE+0x0520))
#define TXBRP_CH5_CRC	((UINT16P)(TXBRP_BASE+0x0530))
#define TXBRP_CH5_CBS	((UINT16P)(TXBRP_BASE+0x0540))
#define TXBRP_CH5_PADDING	((UINT16P)(TXBRP_BASE+0x0550))
#define TXBRP_CH5_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0560))
#define TXBRP_CH5_RM_CFG	((UINT16P)(TXBRP_BASE+0x0570))
#define TXBRP_CH5_E_INI	((UINT16P)(TXBRP_BASE+0x0580))
#define TXBRP_CH5_E_PLUS	((UINT16P)(TXBRP_BASE+0x0590))
#define TXBRP_CH5_E_MINUS	((UINT16P)(TXBRP_BASE+0x05A0))
#define TXBRP_CH6_ADDR	((UINT16P)(TXBRP_BASE+0x0600))
#define TXBRP_CH6_CFG	((UINT16P)(TXBRP_BASE+0x0610))
#define TXBRP_CH6_TBS	((UINT16P)(TXBRP_BASE+0x0620))
#define TXBRP_CH6_CRC	((UINT16P)(TXBRP_BASE+0x0630))
#define TXBRP_CH6_CBS	((UINT16P)(TXBRP_BASE+0x0640))
#define TXBRP_CH6_PADDING	((UINT16P)(TXBRP_BASE+0x0650))
#define TXBRP_CH6_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0660))
#define TXBRP_CH6_RM_CFG	((UINT16P)(TXBRP_BASE+0x0670))
#define TXBRP_CH6_E_INI	((UINT16P)(TXBRP_BASE+0x0680))
#define TXBRP_CH6_E_PLUS	((UINT16P)(TXBRP_BASE+0x0690))
#define TXBRP_CH6_E_MINUS	((UINT16P)(TXBRP_BASE+0x06A0))
#define TXBRP_CH7_ADDR	((UINT16P)(TXBRP_BASE+0x0700))
#define TXBRP_CH7_CFG	((UINT16P)(TXBRP_BASE+0x0710))
#define TXBRP_CH7_TBS	((UINT16P)(TXBRP_BASE+0x0720))
#define TXBRP_CH7_CRC	((UINT16P)(TXBRP_BASE+0x0730))
#define TXBRP_CH7_CBS	((UINT16P)(TXBRP_BASE+0x0740))
#define TXBRP_CH7_PADDING	((UINT16P)(TXBRP_BASE+0x0750))
#define TXBRP_CH7_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0760))
#define TXBRP_CH7_RM_CFG	((UINT16P)(TXBRP_BASE+0x0770))
#define TXBRP_CH7_E_INI	((UINT16P)(TXBRP_BASE+0x0780))
#define TXBRP_CH7_E_PLUS	((UINT16P)(TXBRP_BASE+0x0790))
#define TXBRP_CH7_E_MINUS	((UINT16P)(TXBRP_BASE+0x07A0))
#define TXBRP_CH8_ADDR	((UINT16P)(TXBRP_BASE+0x0800))
#define TXBRP_CH8_CFG	((UINT16P)(TXBRP_BASE+0x0810))
#define TXBRP_CH8_TBS	((UINT16P)(TXBRP_BASE+0x0820))
#define TXBRP_CH8_CRC	((UINT16P)(TXBRP_BASE+0x0830))
#define TXBRP_CH8_CBS	((UINT16P)(TXBRP_BASE+0x0840))
#define TXBRP_CH8_PADDING	((UINT16P)(TXBRP_BASE+0x0850))
#define TXBRP_CH8_1ST_INTLV	((UINT16P)(TXBRP_BASE+0x0860))
#define TXBRP_CH8_RM_CFG	((UINT16P)(TXBRP_BASE+0x0870))
#define TXBRP_CH8_E_INI	((UINT16P)(TXBRP_BASE+0x0880))
#define TXBRP_CH8_E_PLUS	((UINT16P)(TXBRP_BASE+0x0890))
#define TXBRP_CH8_E_MINUS	((UINT16P)(TXBRP_BASE+0x08A0))

// APB Module txcrp
#define TXCRP_BASE (0x83690000)
#define TXCRP_CNFG	((UINT32P)(TXCRP_BASE+0x0000))
#define TXCRP_CON	((UINT32P)(TXCRP_BASE+0x0004))
#define TXCRP_CLTDEN	((UINT32P)(TXCRP_BASE+0x0008))
#define TXCRP_DPDCH_CNFGEN	((UINT32P)(TXCRP_BASE+0x000C))
#define TXCRP_DPCHSTSP	((UINT32P)(TXCRP_BASE+0x0010))
#define TXCRP_MSGSTSP	((UINT32P)(TXCRP_BASE+0x0014))
#define TXCRP_PRESTSP	((UINT32P)(TXCRP_BASE+0x0018))
#define TXCRP_MU_OFFSET	((UINT32P)(TXCRP_BASE+0x001C))
#define TXCRP_MUQ_OFFSET	((UINT32P)(TXCRP_BASE+0x0068))
#define TXCRP_OFFSET	((UINT32P)(TXCRP_BASE+0x0020))
#define TXCRP_DBG_CON	((UINT32P)(TXCRP_BASE+0x0024))
#define TXCRP_RXOFFSET	((UINT32P)(TXCRP_BASE+0x0028))
#define TXCRP_ADJUST	((UINT32P)(TXCRP_BASE+0x002C))
#define TXCRP_CHEN	((UINT32P)(TXCRP_BASE+0x0030))
#define TXCRP_SLMAP	((UINT32P)(TXCRP_BASE+0x0034))
#define TXCRP_INT_STA	((UINT32P)(TXCRP_BASE+0x0038))
#define TXCRP_STA	((UINT32P)(TXCRP_BASE+0x003C))
#define TXCRP_WDCHSFCN	((UINT32P)(TXCRP_BASE+0x0040))
#define TXCRP_WCCHSFCN	((UINT32P)(TXCRP_BASE+0x0044))
#define TXCRP_MSGDSFCN	((UINT32P)(TXCRP_BASE+0x0048))
#define TXCRP_MSGCSFCN	((UINT32P)(TXCRP_BASE+0x004C))
#define TXCRP_PRESFCN	((UINT32P)(TXCRP_BASE+0x0050))
#define TXCRP_RPILOT	((UINT32P)(TXCRP_BASE+0x0054))
#define TXCRP_INT_STA2	((UINT32P)(TXCRP_BASE+0x0058))
#define TXCRP_INT_STA3	((UINT32P)(TXCRP_BASE+0x005C))
#define TXCRP_DPCHGAIN	((UINT32P)(TXCRP_BASE+0x0060))
#define TXCRP_RACHNORM	((UINT32P)(TXCRP_BASE+0x0064))
#define TXCRP_GAINEN	((UINT32P)(TXCRP_BASE+0x0078))
#define TXCRP_CCHFMT	((UINT32P)(TXCRP_BASE+0x0080))
#define TXCRP_CCHTFCI1	((UINT32P)(TXCRP_BASE+0x0084))
#define TXCRP_CCHTFCI2	((UINT32P)(TXCRP_BASE+0x0088))
#define TXCRP_SW_FBI1	((UINT32P)(TXCRP_BASE+0x008C))
#define TXCRP_SW_FBI2	((UINT32P)(TXCRP_BASE+0x0090))
#define TXCRP_SRP_DATA	((UINT32P)(TXCRP_BASE+0x0094))
#define TXCRP_XO_DRF_COMP_CON	((UINT32P)(TXCRP_BASE+0x0098))
#define TXCRP_AFC_DRF_PPB	((UINT32P)(TXCRP_BASE+0x009C))
#define TXCRP_AFC_DRF_HZ	((UINT32P)(TXCRP_BASE+0x00A0))
#define TXCRP_LONGINI	((UINT32P)(TXCRP_BASE+0x00A8))
#define TXCRP_SHORTINI	((UINT32P)(TXCRP_BASE+0x00B4))
#define TXCRP_TFCIIN	((UINT32P)(TXCRP_BASE+0x00C0))
#define TXCRP_TFCIOUT	((UINT32P)(TXCRP_BASE+0x00C4))
#define TXCRP_DCOFFSET	((UINT32P)(TXCRP_BASE+0x00D0))
#define TXCRP_PHASESEL	((UINT32P)(TXCRP_BASE+0x00D4))
#define TXCRP_GAINSEL	((UINT32P)(TXCRP_BASE+0x00D8))
#define TXCRP_POLARITY	((UINT32P)(TXCRP_BASE+0x00DC))
#define TXCRP_BSI_ACK	((UINT32P)(TXCRP_BASE+0x00E0))
#define TXCRP_BSI_NACK	((UINT32P)(TXCRP_BASE+0x00E4))
#define TXCRP_BSI_NOACK	((UINT32P)(TXCRP_BASE+0x00E8))
#define TXCRP_BSI_EAI_NACK	((UINT32P)(TXCRP_BASE+0x00EC))
#define TXCRP_BPI_ACK	((UINT32P)(TXCRP_BASE+0x00F0))
#define TXCRP_BPI_NACK	((UINT32P)(TXCRP_BASE+0x00F4))
#define TXCRP_BPI_NOACK	((UINT32P)(TXCRP_BASE+0x00F8))
#define TXCRP_UPC_STSP	((UINT32P)(TXCRP_BASE+0x00FC))
#define TXCRP_UPC_STSP_ACK	((UINT32P)(TXCRP_BASE+0x0100))
#define TXCRP_UPC_STSP_NOACK	((UINT32P)(TXCRP_BASE+0x0104))
#define TXCRP_UPC_RACH_PWR_ST	((UINT32P)(TXCRP_BASE+0x0108))
#define TXCRP_UPC_RACH_PWR_ST_ACK	((UINT32P)(TXCRP_BASE+0x010C))
#define TXCRP_UPC_RACH_PWR_ST_NOACK	((UINT32P)(TXCRP_BASE+0x0110))
#define TXCRP_UPC_RACH_PWR_SP	((UINT32P)(TXCRP_BASE+0x0114))
#define TXCRP_UPC_RACH_PWR_SP_ACK	((UINT32P)(TXCRP_BASE+0x0118))
#define TXCRP_UPC_RACH_PWR_SP_NOACK	((UINT32P)(TXCRP_BASE+0x011C))
#define TXCRP_UPC_RACH_POW_ST	((UINT32P)(TXCRP_BASE+0x0178))
#define TXCRP_UPC_RACH_POW_ST_ACK	((UINT32P)(TXCRP_BASE+0x017C))
#define TXCRP_UPC_RACH_POW_ST_NOACK	((UINT32P)(TXCRP_BASE+0x0180))
#define TXCRP_BSI_ACK1	((UINT32P)(TXCRP_BASE+0x0190))
#define TXCRP_BSI_NACK1	((UINT32P)(TXCRP_BASE+0x0194))
#define TXCRP_BSI_NOACK1	((UINT32P)(TXCRP_BASE+0x0198))
#define TXCRP_BSI_EAI_NACK1	((UINT32P)(TXCRP_BASE+0x019C))
#define TXCRP_BPI_EAI_NACK	((UINT32P)(TXCRP_BASE+0x01A0))
#define TXCRP_UPC_RACH_PGA2_ST	((UINT32P)(TXCRP_BASE+0x01A4))
#define TXCRP_UPC_RACH_PGA2_ST_ACK	((UINT32P)(TXCRP_BASE+0x01A8))
#define TXCRP_UPC_RACH_PGA2_ST_NOACK	((UINT32P)(TXCRP_BASE+0x01AC))
#define TXCRP_PSEUDO_RXSRP	((UINT32P)(TXCRP_BASE+0x0120))
#define TXCRP_PSEUDO_AI	((UINT32P)(TXCRP_BASE+0x0124))
#define TXCRP_PSEUDO_DPC	((UINT32P)(TXCRP_BASE+0x0128))
#define TXCRP_PSEUDO_AIDELAY	((UINT32P)(TXCRP_BASE+0x0130))
#define TXCRP_DFE_DATA	((UINT32P)(TXCRP_BASE+0x0138))
#define TXCRP_DACSTA	((UINT32P)(TXCRP_BASE+0x013C))
#define TXCRP_UPC_RACH_PGA_ST	((UINT32P)(TXCRP_BASE+0x0140))
#define TXCRP_UPC_RACH_PGA_ST_ACK	((UINT32P)(TXCRP_BASE+0x0144))
#define TXCRP_UPC_RACH_PGA_ST_NOACK	((UINT32P)(TXCRP_BASE+0x0148))
#define TXCRP_UPC_RACH_PGA_SP	((UINT32P)(TXCRP_BASE+0x014C))
#define TXCRP_UPC_RACH_PGA_SP_ACK	((UINT32P)(TXCRP_BASE+0x0150))
#define TXCRP_UPC_RACH_PGA_SP_NOACK	((UINT32P)(TXCRP_BASE+0x0154))
#define TXCRP_UPC_RACH_ST_STA	((UINT32P)(TXCRP_BASE+0x0158))
#define TXCRP_UPC_RACH_SP_STA	((UINT32P)(TXCRP_BASE+0x015C))
#define TXCRP_UPC_RACH_STA	((UINT32P)(TXCRP_BASE+0x0160))
#define TXCRP_PSEUDO_UPC0	((UINT32P)(TXCRP_BASE+0x0164))
#define TXCRP_PSEUDO_UPC1	((UINT32P)(TXCRP_BASE+0x0168))
#define TXCRP_PSEUDO_UPC_PCTIME	((UINT32P)(TXCRP_BASE+0x016C))
#define TXCRP_PSEUDO_UPCEN	((UINT32P)(TXCRP_BASE+0x0174))
#define TXCRP_NORMP_STA	((UINT32P)(TXCRP_BASE+0x01C0))
#define TXCRP_NORMQ_STA	((UINT32P)(TXCRP_BASE+0x01C4))
#define TXCRP_PSEUDO_AFC_EN	((UINT32P)(TXCRP_BASE+0x01D0))
#define TXCRP_PSEUDO_AFC_DRF_PPB	((UINT32P)(TXCRP_BASE+0x01D4))
#define TXCRP_PSEUDO_AFC_DRF_HZ	((UINT32P)(TXCRP_BASE+0x01D8))
#define TXCRP_PSEUDO_AFC_DRFTIME	((UINT32P)(TXCRP_BASE+0x01DC))
#define TXCRP_DPCCHEN_DTXSLTCON_EN	((UINT32P)(TXCRP_BASE+0x1E0))
#define TXCRP_DPCCHEN_DTXSLTCON	((UINT32P)(TXCRP_BASE+0x1E4))
#define TXCRP_DPCCHEN_DTXFRMCON	((UINT32P)(TXCRP_BASE+0x1E8))
#define TXCRP_RFCOMP_CON	((UINT32P)(TXCRP_BASE+0x0600))
#define TXCRP_GAINRF_THRE	((UINT32P)(TXCRP_BASE+0x0604))
#define TXCRP_PA_PHCOMPH	((UINT32P)(TXCRP_BASE+0x0610))
#define TXCRP_PA_PHCOMPM	((UINT32P)(TXCRP_BASE+0x0614))
#define TXCRP_PA_PHCOMPL	((UINT32P)(TXCRP_BASE+0x0618))
#define TXCRP_PGA_PHCOMP00	((UINT32P)(TXCRP_BASE+0x0620))
#define TXCRP_PGA_PHCOMP01	((UINT32P)(TXCRP_BASE+0x0624))
#define TXCRP_PGA_PHCOMP02	((UINT32P)(TXCRP_BASE+0x0628))
#define TXCRP_PGA_PHCOMP03	((UINT32P)(TXCRP_BASE+0x062C))
#define TXCRP_PGA_PHCOMP04	((UINT32P)(TXCRP_BASE+0x0630))
#define TXCRP_PGA_PHCOMP05	((UINT32P)(TXCRP_BASE+0x0634))
#define TXCRP_PGA_PHCOMP06	((UINT32P)(TXCRP_BASE+0x0638))
#define TXCRP_PGA_PHCOMP07	((UINT32P)(TXCRP_BASE+0x063C))
#define TXCRP_PGA_PHCOMP08	((UINT32P)(TXCRP_BASE+0x0640))
#define TXCRP_PGA_PHCOMP09	((UINT32P)(TXCRP_BASE+0x0644))
#define TXCRP_PGA_PHCOMP10	((UINT32P)(TXCRP_BASE+0x0648))
#define TXCRP_PGA_PHCOMP11	((UINT32P)(TXCRP_BASE+0x064C))
#define TXCRP_PGA_PHCOMP12	((UINT32P)(TXCRP_BASE+0x0650))
#define TXCRP_PGA_PHCOMP13	((UINT32P)(TXCRP_BASE+0x0654))
#define TXCRP_PGA_PHCOMP14	((UINT32P)(TXCRP_BASE+0x0658))
#define TXCRP_PGA_PHCOMP15	((UINT32P)(TXCRP_BASE+0x065C))
#define TXCRP_IQMIS_COMPH	((UINT32P)(TXCRP_BASE+0x0660))
#define TXCRP_IQMIS_COMPL	((UINT32P)(TXCRP_BASE+0x0664))
#define TXCRP_DCRF_COMP00	((UINT32P)(TXCRP_BASE+0x06A0))
#define TXCRP_DCRF_COMP01	((UINT32P)(TXCRP_BASE+0x06A4))
#define TXCRP_DCRF_COMP02	((UINT32P)(TXCRP_BASE+0x06A8))
#define TXCRP_DCRF_COMP03	((UINT32P)(TXCRP_BASE+0x06AC))
#define TXCRP_DCRF_COMP04	((UINT32P)(TXCRP_BASE+0x06B0))
#define TXCRP_DCRF_COMP05	((UINT32P)(TXCRP_BASE+0x06B4))
#define TXCRP_DCRF_COMP06	((UINT32P)(TXCRP_BASE+0x06B8))
#define TXCRP_DCRF_COMP07	((UINT32P)(TXCRP_BASE+0x06BC))
#define TXCRP_DCRF_COMP08	((UINT32P)(TXCRP_BASE+0x06C0))
#define TXCRP_DCRF_COMP09	((UINT32P)(TXCRP_BASE+0x06C4))
#define TXCRP_DCRF_COMP10	((UINT32P)(TXCRP_BASE+0x06C8))
#define TXCRP_DCRF_COMP11	((UINT32P)(TXCRP_BASE+0x06CC))
#define TXCRP_DCRF_COMP12	((UINT32P)(TXCRP_BASE+0x06D0))
#define TXCRP_DCRF_COMP13	((UINT32P)(TXCRP_BASE+0x06D4))
#define TXCRP_DCRF_COMP14	((UINT32P)(TXCRP_BASE+0x06D8))
#define TXCRP_DCRF_COMP15	((UINT32P)(TXCRP_BASE+0x06DC))
#define TXCRP_DCBB_COMPH	((UINT32P)(TXCRP_BASE+0x06E0))
#define TXCRP_DCBB_COMPL	((UINT32P)(TXCRP_BASE+0x06E4))
#define TXCRP_SCALE_CON	((UINT32P)(TXCRP_BASE+0x0710))
#define TXCRP_CRC_CON	((UINT32P)(TXCRP_BASE+0x0714))
#define TXCRP_CRC_STA	((UINT32P)(TXCRP_BASE+0x0718))
#define TXCRP_PSEUDO_UPC_PAPGA	((UINT32P)(TXCRP_BASE+0x0780))
#define TXCRP_PSEUDO_UPC_PATIME	((UINT32P)(TXCRP_BASE+0x0790))
#define TXCRP_PSEUDO_UPC_PGATIMEP	((UINT32P)(TXCRP_BASE+0x0794))
#define TXCRP_PSEUDO_UPC_PGATIMEQ	((UINT32P)(TXCRP_BASE+0x0798))
#define TXCRP_PA_PHCOMP_STA	((UINT32P)(TXCRP_BASE+0x0800))
#define TXCRP_PGA_PHCOMP_STA	((UINT32P)(TXCRP_BASE+0x0804))
#define TXCRP_PHRO_COMP_STA	((UINT32P)(TXCRP_BASE+0x0808))
#define TXCRP_IQMIS_COMP_STA	((UINT32P)(TXCRP_BASE+0x080C))
#define TXCRP_DC_COMP_STA	((UINT32P)(TXCRP_BASE+0x0810))
#define TXCRP_HSCCH_CNFGEN	((UINT32P)(TXCRP_BASE+0x0200))
#define TXCRP_HST_SUBFRAME	((UINT32P)(TXCRP_BASE+0x0204))
#define TXCRP_HST	((UINT32P)(TXCRP_BASE+0x0208))
#define TXCRP_HSP	((UINT32P)(TXCRP_BASE+0x020C))
#define TXCRP_HSFCN0	((UINT32P)(TXCRP_BASE+0x0210))
#define TXCRP_HSFCN1	((UINT32P)(TXCRP_BASE+0x0214))
#define TXCRP_HARQREPT	((UINT32P)(TXCRP_BASE+0x0218))
#define TXCRP_HARQEN	((UINT32P)(TXCRP_BASE+0x021C))
#define TXCRP_HCQIEN	((UINT32P)(TXCRP_BASE+0x0220))
#define TXCRP_HCQIUP	((UINT32P)(TXCRP_BASE+0x0224))
#define TXCRP_HCQITH00	((UINT32P)(TXCRP_BASE+0x0228))
#define TXCRP_HCQITH02	((UINT32P)(TXCRP_BASE+0x022C))
#define TXCRP_HCQITH04	((UINT32P)(TXCRP_BASE+0x0230))
#define TXCRP_HCQITH06	((UINT32P)(TXCRP_BASE+0x0234))
#define TXCRP_HCQITH08	((UINT32P)(TXCRP_BASE+0x0238))
#define TXCRP_HCQITH10	((UINT32P)(TXCRP_BASE+0x023C))
#define TXCRP_HCQITH12	((UINT32P)(TXCRP_BASE+0x0240))
#define TXCRP_HCQITH14	((UINT32P)(TXCRP_BASE+0x0244))
#define TXCRP_HCQITH16	((UINT32P)(TXCRP_BASE+0x0248))
#define TXCRP_HCQITH18	((UINT32P)(TXCRP_BASE+0x024C))
#define TXCRP_HCQITH20	((UINT32P)(TXCRP_BASE+0x0250))
#define TXCRP_HCQITH22	((UINT32P)(TXCRP_BASE+0x0254))
#define TXCRP_HCQITH24	((UINT32P)(TXCRP_BASE+0x0258))
#define TXCRP_HCQITH26	((UINT32P)(TXCRP_BASE+0x025C))
#define TXCRP_HCQITH28	((UINT32P)(TXCRP_BASE+0x0260))
#define TXCRP_LATCH_VALID	((UINT32P)(TXCRP_BASE+0x0264))
#define TXCRP_HCQITH00_2ND	((UINT32P)(TXCRP_BASE+0x0900))
#define TXCRP_HCQITH02_2ND	((UINT32P)(TXCRP_BASE+0x0904))
#define TXCRP_HCQITH04_2ND	((UINT32P)(TXCRP_BASE+0x0908))
#define TXCRP_HCQITH06_2ND	((UINT32P)(TXCRP_BASE+0x090C))
#define TXCRP_HCQITH08_2ND	((UINT32P)(TXCRP_BASE+0x0910))
#define TXCRP_HCQITH10_2ND	((UINT32P)(TXCRP_BASE+0x0914))
#define TXCRP_HCQITH12_2ND	((UINT32P)(TXCRP_BASE+0x0918))
#define TXCRP_HCQITH14_2ND	((UINT32P)(TXCRP_BASE+0x091C))
#define TXCRP_HCQITH16_2ND	((UINT32P)(TXCRP_BASE+0x0920))
#define TXCRP_HCQITH18_2ND	((UINT32P)(TXCRP_BASE+0x0924))
#define TXCRP_HCQITH20_2ND	((UINT32P)(TXCRP_BASE+0x0928))
#define TXCRP_HCQITH22_2ND	((UINT32P)(TXCRP_BASE+0x092C))
#define TXCRP_HCQITH24_2ND	((UINT32P)(TXCRP_BASE+0x0930))
#define TXCRP_HCQITH26_2ND	((UINT32P)(TXCRP_BASE+0x0934))
#define TXCRP_HCQITH28_2ND	((UINT32P)(TXCRP_BASE+0x0938))
#define TXCRP_LATCH_2ND_VALID	((UINT32P)(TXCRP_BASE+0x093C))
#define TXCRP_HCQI_SIR_PRD_CTRL	((UINT32P)(TXCRP_BASE+0x0980))
#define TXCRP_HCQI_SIR_PRD_PAR0	((UINT32P)(TXCRP_BASE+0x0984))
#define TXCRP_HCQI_SIR_PRD_PAR1	((UINT32P)(TXCRP_BASE+0x0988))
#define TXCRP_HPREEN	((UINT32P)(TXCRP_BASE+0x02A0))
#define TXCRP_HAACK	((UINT32P)(TXCRP_BASE+0x02A4))
#define TXCRP_HANACK	((UINT32P)(TXCRP_BASE+0x02A8))
#define TXCRP_HACQI	((UINT32P)(TXCRP_BASE+0x02AC))
#define TXCRP_HHARQ_RST	((UINT32P)(TXCRP_BASE+0x02B0))
#define TXCRP_HMP_OFFSET	((UINT32P)(TXCRP_BASE+0x02B4))
#define TXCRP_HCHEN	((UINT32P)(TXCRP_BASE+0x02B8))
#define TXCRP_HMP_OFFSET_2ND	((UINT32P)(TXCRP_BASE+0x02BC))
#define TXCRP_HCQIEN_DTXSUBFCON_EN	((UINT32P)(TXCRP_BASE+0x02C0))
#define TXCRP_HCQIEN_DTXSUBFCON	((UINT32P)(TXCRP_BASE+0x02C4))
#define TXCRP_HCQIEN_DTXFRMCON	((UINT32P)(TXCRP_BASE+0x02C8))
#define TXCRP_ORDER_SUBFCON_EN	((UINT32P)(TXCRP_BASE+0x02CC))
#define TXCRP_ORDER_SUBFCON	((UINT32P)(TXCRP_BASE+0x02D0))
#define TXCRP_ORDER_FRMCON	((UINT32P)(TXCRP_BASE+0x02D4))
#define TXCRP_HPSEUDO_EN	((UINT32P)(TXCRP_BASE+0x0300))
#define TXCRP_HPSEUDO_HSCCH	((UINT32P)(TXCRP_BASE+0x0304))
#define TXCRP_HPSEUDO_HDSCH	((UINT32P)(TXCRP_BASE+0x0308))
#define TXCRP_HPSEUDO_HSIR0	((UINT32P)(TXCRP_BASE+0x030C))
#define TXCRP_HPSEUDO_HSIR1	((UINT32P)(TXCRP_BASE+0x0310))
#define TXCRP_HPSEUDO_HSIR2	((UINT32P)(TXCRP_BASE+0x0314))
#define TXCRP_HPSEUDO_HSIR3	((UINT32P)(TXCRP_BASE+0x0318))
#define TXCRP_HPSEUDO_HSIR4	((UINT32P)(TXCRP_BASE+0x031C))
#define TXCRP_HPSEUDO_ABORT	((UINT32P)(TXCRP_BASE+0x0320))
#define TXCRP_HSTAI_SUBF0	((UINT32P)(TXCRP_BASE+0x0340))
#define TXCRP_HSTAI_SUBF1	((UINT32P)(TXCRP_BASE+0x0344))
#define TXCRP_HSTAI_SUBF2	((UINT32P)(TXCRP_BASE+0x0348))
#define TXCRP_HSTAI_SUBF3	((UINT32P)(TXCRP_BASE+0x034C))
#define TXCRP_HSTAI_SUBF4	((UINT32P)(TXCRP_BASE+0x0350))
#define TXCRP_HSTAO_SUBF0	((UINT32P)(TXCRP_BASE+0x0354))
#define TXCRP_HSTAO_SUBF1	((UINT32P)(TXCRP_BASE+0x0358))
#define TXCRP_HSTAO_SUBF2	((UINT32P)(TXCRP_BASE+0x035C))
#define TXCRP_HSTAO_SUBF3	((UINT32P)(TXCRP_BASE+0x0360))
#define TXCRP_HSTAO_SUBF4	((UINT32P)(TXCRP_BASE+0x0364))
#define TXCRP_HSTA	((UINT32P)(TXCRP_BASE+0x0368))
#define TXCRP_HBETA	((UINT32P)(TXCRP_BASE+0x036C))
#define TXCRP_HSTAI_2ND_SUBF0	((UINT32P)(TXCRP_BASE+0x0370))
#define TXCRP_HSTAI_2ND_SUBF1	((UINT32P)(TXCRP_BASE+0x0374))
#define TXCRP_HSTAI_2ND_SUBF2	((UINT32P)(TXCRP_BASE+0x0378))
#define TXCRP_HSTAI_2ND_SUBF3	((UINT32P)(TXCRP_BASE+0x037C))
#define TXCRP_HSTAI_2ND_SUBF4	((UINT32P)(TXCRP_BASE+0x0380))
#define TXCRP_UDCH_4PAM_EN	((UINT32P)(TXCRP_BASE+0x0400))
#define TXCRP_UTTI	((UINT32P)(TXCRP_BASE+0x0404))
#define TXCRP_UTTI_TXON	((UINT32P)(TXCRP_BASE+0x0408))
#define TXCRP_UCHEN	((UINT32P)(TXCRP_BASE+0x0410))
#define TXCRP_UISLMAP	((UINT32P)(TXCRP_BASE+0x0414))
#define TXCRP_UCSFCN	((UINT32P)(TXCRP_BASE+0x0418))
#define TXCRP_UDSFCN0	((UINT32P)(TXCRP_BASE+0x041C))
#define TXCRP_UDSFCN1	((UINT32P)(TXCRP_BASE+0x0420))
#define TXCRP_UDSFCN2	((UINT32P)(TXCRP_BASE+0x0424))
#define TXCRP_UDSFCN3	((UINT32P)(TXCRP_BASE+0x0428))
#define TXCRP_UCDAT	((UINT32P)(TXCRP_BASE+0x042C))
#define TXCRP_UBETAUC	((UINT32P)(TXCRP_BASE+0x0430))
#define TXCRP_UBETAUD0	((UINT32P)(TXCRP_BASE+0x0434))
#define TXCRP_UBETAUD1	((UINT32P)(TXCRP_BASE+0x0438))
#define TXCRP_UBETAUD2	((UINT32P)(TXCRP_BASE+0x043C))
#define TXCRP_UBETAUD3	((UINT32P)(TXCRP_BASE+0x0440))
#define TXCRP_UBETAUDIR	((UINT32P)(TXCRP_BASE+0x0500))
#define TXCRP_UBETAUDQR	((UINT32P)(TXCRP_BASE+0x0504))
#define TXCRP_UTTI_HWGATED	((UINT32P)(TXCRP_BASE+0x0508))
#define TXCRP_HWGATED_SFCNT	((UINT32P)(TXCRP_BASE+0x050C))
#define TXCRP_HWGATED_STA	((UINT32P)(TXCRP_BASE+0x0510))
#define TXCRP_POWERMODE1	((UINT32P)(TXCRP_BASE+0x0a00))
#define TXCRP_POWERMODE2	((UINT32P)(TXCRP_BASE+0x0a04))
#define TXCRP_DPD_CTRL1	((UINT32P)(TXCRP_BASE+0x0b00))
#define TXCRP_DPD_CTRL2_DBG	((UINT32P)(TXCRP_BASE+0x0b04))
#define TXCRP_DPD_CTRL3_DBG	((UINT32P)(TXCRP_BASE+0x0b08))
#define TXCRP_DPD_PHGA_00	((UINT32P)(TXCRP_BASE+0x0c00))
#define TXCRP_DPD_PHGA_01	((UINT32P)(TXCRP_BASE+0x0c04))
#define TXCRP_DPD_PHGA_02	((UINT32P)(TXCRP_BASE+0x0c08))
#define TXCRP_DPD_PHGA_03	((UINT32P)(TXCRP_BASE+0x0c0C))
#define TXCRP_DPD_PHGA_04	((UINT32P)(TXCRP_BASE+0x0c10))
#define TXCRP_DPD_PHGA_05	((UINT32P)(TXCRP_BASE+0x0c14))
#define TXCRP_DPD_PHGA_06	((UINT32P)(TXCRP_BASE+0x0c18))
#define TXCRP_DPD_PHGA_07	((UINT32P)(TXCRP_BASE+0x0c1C))
#define TXCRP_DPD_PHGA_08	((UINT32P)(TXCRP_BASE+0x0c20))
#define TXCRP_DPD_PHGA_09	((UINT32P)(TXCRP_BASE+0x0c24))
#define TXCRP_DPD_PHGA_10	((UINT32P)(TXCRP_BASE+0x0c28))
#define TXCRP_DPD_PHGA_11	((UINT32P)(TXCRP_BASE+0x0c2C))
#define TXCRP_DPD_PHGA_12	((UINT32P)(TXCRP_BASE+0x0c30))
#define TXCRP_DPD_PHGA_13	((UINT32P)(TXCRP_BASE+0x0c34))
#define TXCRP_DPD_PHGA_14	((UINT32P)(TXCRP_BASE+0x0c38))
#define TXCRP_DPD_PHGA_15	((UINT32P)(TXCRP_BASE+0x0c3C))
#define TXCRP_DPD_PHGA_16	((UINT32P)(TXCRP_BASE+0x0c40))
#define TXCRP_DPD_PHGA_17	((UINT32P)(TXCRP_BASE+0x0c44))
#define TXCRP_DPD_PHGA_18	((UINT32P)(TXCRP_BASE+0x0c48))
#define TXCRP_DPD_PHGA_19	((UINT32P)(TXCRP_BASE+0x0c4C))
#define TXCRP_DPD_PHGA_20	((UINT32P)(TXCRP_BASE+0x0c50))
#define TXCRP_DPD_PHGA_21	((UINT32P)(TXCRP_BASE+0x0c54))
#define TXCRP_DPD_PHGA_22	((UINT32P)(TXCRP_BASE+0x0c58))
#define TXCRP_DPD_PHGA_23	((UINT32P)(TXCRP_BASE+0x0c5C))
#define TXCRP_DPD_PHGA_24	((UINT32P)(TXCRP_BASE+0x0c60))
#define TXCRP_DPD_PHGA_25	((UINT32P)(TXCRP_BASE+0x0c64))
#define TXCRP_DPD_PHGA_26	((UINT32P)(TXCRP_BASE+0x0c68))
#define TXCRP_DPD_PHGA_27	((UINT32P)(TXCRP_BASE+0x0c6C))
#define TXCRP_DPD_PHGA_28	((UINT32P)(TXCRP_BASE+0x0c70))
#define TXCRP_DPD_PHGA_29	((UINT32P)(TXCRP_BASE+0x0c74))
#define TXCRP_DPD_PHGA_30	((UINT32P)(TXCRP_BASE+0x0c78))
#define TXCRP_DPD_PHGA_31	((UINT32P)(TXCRP_BASE+0x0c7C))
#define TXCRP_BSI_ACK2	((UINT32P)(TXCRP_BASE+0x0d00))
#define TXCRP_BSI_NACK2	((UINT32P)(TXCRP_BASE+0x0d04))
#define TXCRP_BSI_NOACK2	((UINT32P)(TXCRP_BASE+0x0d08))
#define TXCRP_BSI_EAI_NACK2	((UINT32P)(TXCRP_BASE+0x0d0C))
#define TXCRP_BSI_ACK3	((UINT32P)(TXCRP_BASE+0x0d10))
#define TXCRP_BSI_NACK3	((UINT32P)(TXCRP_BASE+0x0d14))
#define TXCRP_BSI_NOACK3	((UINT32P)(TXCRP_BASE+0x0d18))
#define TXCRP_BSI_EAI_NACK3	((UINT32P)(TXCRP_BASE+0x0d1C))
#define TXCRP_BSI_ACK4	((UINT32P)(TXCRP_BASE+0x0d20))
#define TXCRP_BSI_NACK4	((UINT32P)(TXCRP_BASE+0x0d24))
#define TXCRP_BSI_NOACK4	((UINT32P)(TXCRP_BASE+0x0d28))
#define TXCRP_BSI_EAI_NACK4	((UINT32P)(TXCRP_BASE+0x0d2C))

// APB Module h_txbrp
#define H_TXBRP_BASE (0x836A0000)
#define UTXBRP_CONFIG	((UINT16P)(H_TXBRP_BASE+0x0000))
#define UTXBRP_2ND_INTLV_1_2	((UINT32P)(H_TXBRP_BASE+0x0004))
#define UTXBRP_2ND_INTLV_3_4	((UINT32P)(H_TXBRP_BASE+0x0008))
#define UTXBRP_CHN_START	((UINT16P)(H_TXBRP_BASE+0x000C))
#define UTXBRP_ENC_DONE_TIME	((UINT32P)(H_TXBRP_BASE+0x0010))
#define UTXBRP_CH1_ADDR	((UINT32P)(H_TXBRP_BASE+0x0014))
#define UTXBRP_FRAME_SIZE	((UINT32P)(H_TXBRP_BASE+0x0018))
#define UTXBRP_CH1_TBS	((UINT16P)(H_TXBRP_BASE+0x0020))
#define UTXBRP_CH1_CBS	((UINT16P)(H_TXBRP_BASE+0x0024))
#define UTXBRP_CH1_PADDING	((UINT16P)(H_TXBRP_BASE+0x0028))
#define UTXBRP_PH_NUM	((UINT16P)(H_TXBRP_BASE+0x002C))
#define UTXBRP_FRAME_SIZE_12	((UINT32P)(H_TXBRP_BASE+0x0030))
#define UTXBRP_FRAME_SIZE_34	((UINT32P)(H_TXBRP_BASE+0x0034))
#define UTXBRP_CH1_RM_CFG	((UINT16P)(H_TXBRP_BASE+0x0038))
#define UTXBRP_CH1_E_INI	((UINT32P)(H_TXBRP_BASE+0x003C))
#define UTXBRP_CH1_E_PLUS	((UINT32P)(H_TXBRP_BASE+0x0040))
#define UTXBRP_CH1_E_MINUS	((UINT32P)(H_TXBRP_BASE+0x0044))
#define UTXBRP_E_S_INI	((UINT16P)(H_TXBRP_BASE+0x0048))
#define UTXBRP_E_S_PM	((UINT32P)(H_TXBRP_BASE+0x004C))
#define UTXBRP_REAL_FRAME_SIZE_12	((UINT32P)(H_TXBRP_BASE+0x0050))
#define UTXBRP_REAL_FRAME_SIZE_34	((UINT32P)(H_TXBRP_BASE+0x0054))
#define UTXBRP_ENC_START_TIME	((UINT32P)(H_TXBRP_BASE+0x0058))
#define UTXBRP_4PAM	((UINT16P)(H_TXBRP_BASE+0x005C))
#define UTXBRP_DBG	((UINT16P)(H_TXBRP_BASE+0x0060))
#define UTXBRP_L2_STATUS	((UINT32P)(H_TXBRP_BASE+0x0064))
#define UTXBRP_SUB_INDEX	((UINT16P)(H_TXBRP_BASE+0x0068))

// APB Module txupc
#define TXUPC_BASE (0x836B0000)
#define TXUPC_CON	((UINT32P)(TXUPC_BASE+0x0000))
#define TXUPC_UPC_SLOTEN	((UINT32P)(TXUPC_BASE+0x0004))
#define TXUPC_PC_OFFSET	((UINT32P)(TXUPC_BASE+0x0008))
#define TXUPC_PSP1_SLOTEN	((UINT32P)(TXUPC_BASE+0x000C))
#define TXUPC_PSP1_OFFSET0	((UINT32P)(TXUPC_BASE+0x0010))
#define TXUPC_PSP1_OFFSET1	((UINT32P)(TXUPC_BASE+0x0014))
#define TXUPC_PSP1_OFFSET2	((UINT32P)(TXUPC_BASE+0x0018))
#define TXUPC_PSP1_OFFSET_CON	((UINT32P)(TXUPC_BASE+0x001C))
#define TXUPC_PSQ1_SLOTEN	((UINT32P)(TXUPC_BASE+0x0020))
#define TXUPC_PSQ1_OFFSET	((UINT32P)(TXUPC_BASE+0x0024))
#define TXUPC_PDP1_OFFSET	((UINT32P)(TXUPC_BASE+0x0028))
#define TXUPC_PDQ1_OFFSET	((UINT32P)(TXUPC_BASE+0x002C))
#define TXUPC_PSP2_OFFSET	((UINT32P)(TXUPC_BASE+0x0030))
#define TXUPC_PSQ2_OFFSET	((UINT32P)(TXUPC_BASE+0x0034))
#define TXUPC_PDP2_OFFSET	((UINT32P)(TXUPC_BASE+0x0038))
#define TXUPC_PDQ2_OFFSET	((UINT32P)(TXUPC_BASE+0x003C))
#define TXUPC_ETPT1_OFFSET	((UINT32P)(TXUPC_BASE+0x0040))
#define TXUPC_ETQT1_OFFSET	((UINT32P)(TXUPC_BASE+0x0044))
#define TXUPC_ETDAC_OFFP_OFFSET	((UINT32P)(TXUPC_BASE+0x0048))
#define TXUPC_ETDAC_OFFQ_OFFSET	((UINT32P)(TXUPC_BASE+0x004C))
#define TXUPC_PSP1_OFFSET_SLOT	((UINT32P)(TXUPC_BASE+0x0050))
#define TXUPC_PSQ1_OFFSET_SLOT	((UINT32P)(TXUPC_BASE+0x0054))
#define TXUPC_PS1_SLOT_CON	((UINT32P)(TXUPC_BASE+0x0058))
#define TXUPC_READ_CON	((UINT32P)(TXUPC_BASE+0x0070))
#define TXUPC_PAR	((UINT32P)(TXUPC_BASE+0x0100))
#define TXUPC_SLOT0	((UINT32P)(TXUPC_BASE+0x0104))
#define TXUPC_SLOT1	((UINT32P)(TXUPC_BASE+0x0108))
#define TXUPC_PINI	((UINT32P)(TXUPC_BASE+0x010C))
#define TXUPC_DCOMP	((UINT32P)(TXUPC_BASE+0x0110))
#define TXUPC_ASPOW	((UINT32P)(TXUPC_BASE+0x0114))
#define TXUPC_POWNET	((UINT32P)(TXUPC_BASE+0x0118))
#define TXUPC_NORMCON	((UINT32P)(TXUPC_BASE+0x011C))
#define TXUPC_MPRCOEF0	((UINT32P)(TXUPC_BASE+0x0120))
#define TXUPC_MPRCOEF1	((UINT32P)(TXUPC_BASE+0x0124))
#define TXUPC_MPRCOEF2	((UINT32P)(TXUPC_BASE+0x0128))
#define TXUPC_MPRCOEF3	((UINT32P)(TXUPC_BASE+0x012C))
#define TXUPC_MPRCOEF4	((UINT32P)(TXUPC_BASE+0x0130))
#define TXUPC_MPRCOEF5	((UINT32P)(TXUPC_BASE+0x0134))
#define TXUPC_MPRCOEF6	((UINT32P)(TXUPC_BASE+0x0138))
#define TXUPC_MPRCOEF7	((UINT32P)(TXUPC_BASE+0x013C))
#define TXUPC_MPRCOEF8	((UINT32P)(TXUPC_BASE+0x0140))
#define TXUPC_MPRCOEF9	((UINT32P)(TXUPC_BASE+0x0144))
#define TXUPC_CPC_SLOT0	((UINT32P)(TXUPC_BASE+0x0148))
#define TXUPC_CPC_SLOT1	((UINT32P)(TXUPC_BASE+0x014C))
#define TXUPC_CPC_SLOT_EN	((UINT32P)(TXUPC_BASE+0x016C))
#define TXUPC_CPC_SLOT_STATUS	((UINT32P)(TXUPC_BASE+0x017C))
#define TXUPC_BETAUD_MIN	((UINT32P)(TXUPC_BASE+0x0150))
#define TXUPC_BETAUD0_PREBOOST0	((UINT32P)(TXUPC_BASE+0x0154))
#define TXUPC_BETAUD0_PREBOOST1	((UINT32P)(TXUPC_BASE+0x0158))
#define TXUPC_BETAUD1_PREBOOST0	((UINT32P)(TXUPC_BASE+0x015C))
#define TXUPC_BETAUD1_PREBOOST1	((UINT32P)(TXUPC_BASE+0x0160))
#define TXUPC_BETAUC_PREBOOST0	((UINT32P)(TXUPC_BASE+0x0164))
#define TXUPC_BETAUC_PREBOOST1	((UINT32P)(TXUPC_BASE+0x0168))
#define TXUPC_DAC_TAR_DB0	((UINT32P)(TXUPC_BASE+0x0170))
#define TXUPC_DAC_TAR_DB1	((UINT32P)(TXUPC_BASE+0x0174))
#define TXUPC_DAC_TAR_DB2	((UINT32P)(TXUPC_BASE+0x0178))
#define TXUPC_PRF_DSP	((UINT32P)(TXUPC_BASE+0x0C20))
#define TXUPC_PTAR_DSP	((UINT32P)(TXUPC_BASE+0x0C24))
#define TXUPC_GRF_DSP	((UINT32P)(TXUPC_BASE+0x0C28))
#define TXUPC_NORM_DSP	((UINT32P)(TXUPC_BASE+0x0C2C))
#define TXUPC_DSP_RDY	((UINT32P)(TXUPC_BASE+0x0C30))
#define TXUPC_DSP_IRQ_READ	((UINT32P)(TXUPC_BASE+0x0C34))
#define TXUPC_DSP_RDY_TIME	((UINT32P)(TXUPC_BASE+0x0C54))
#define TXUPC_PS_CON	((UINT32P)(TXUPC_BASE+0x0200))
#define TXUPC_VM_CON	((UINT32P)(TXUPC_BASE+0x02C0))
#define TXUPC_VM	((UINT32P)(TXUPC_BASE+0x02C4))
#define TXUPC_VM_OFF	((UINT32P)(TXUPC_BASE+0x02C8))
#define TXUPC_VM_SW	((UINT32P)(TXUPC_BASE+0x0304))
#define TXUPC_DC2DC_CON	((UINT32P)(TXUPC_BASE+0x0340))
#define TXUPC_DC2DC	((UINT32P)(TXUPC_BASE+0x0344))
#define TXUPC_DC2DC_OFF	((UINT32P)(TXUPC_BASE+0x0348))
#define TXUPC_DC2DC_SW	((UINT32P)(TXUPC_BASE+0x0384))
#define TXUPC_DC2DC_SPI_ADDR0	((UINT32P)(TXUPC_BASE+0x0360))
#define TXUPC_DC2DC_SPI_DATA0	((UINT32P)(TXUPC_BASE+0x0364))
#define TXUPC_DC2DC_SPI_DATA1	((UINT32P)(TXUPC_BASE+0x0368))
#define TXUPC_DC2DC_SPI_DATA2	((UINT32P)(TXUPC_BASE+0x036C))
#define TXUPC_DC2DC_SPI_DATA3	((UINT32P)(TXUPC_BASE+0x0370))
#define TXUPC_DC2DC_SPI_DBG_CON	((UINT32P)(TXUPC_BASE+0x0374))
#define TXUPC_DC2DC_SPI_STA	((UINT32P)(TXUPC_BASE+0x0F60))
#define TXUPC_VBIAS_CON	((UINT32P)(TXUPC_BASE+0x03C0))
#define TXUPC_VBIASDAC0	((UINT32P)(TXUPC_BASE+0x03C4))
#define TXUPC_VBIASDAC1	((UINT32P)(TXUPC_BASE+0x03C8))
#define TXUPC_VBIASDAC2	((UINT32P)(TXUPC_BASE+0x03CC))
#define TXUPC_VBIASDAC3	((UINT32P)(TXUPC_BASE+0x03D0))
#define TXUPC_VBIASDAC_OFF	((UINT32P)(TXUPC_BASE+0x03D4))
#define TXUPC_VBIAS_SW	((UINT32P)(TXUPC_BASE+0x0404))
#define TXUPC_PGABSI_CON	((UINT32P)(TXUPC_BASE+0x0500))
#define TXUPC_PGABSI_OFF	((UINT32P)(TXUPC_BASE+0x0504))
#define TXUPC_PGABSI_MASK	((UINT32P)(TXUPC_BASE+0x0514))
#define TXUPC_PGABSI_VALUE	((UINT32P)(TXUPC_BASE+0x0518))
#define TXUPC_PGABSI_SWP0	((UINT32P)(TXUPC_BASE+0x05F0))
#define TXUPC_PGABSI_SWP1	((UINT32P)(TXUPC_BASE+0x05F4))
#define TXUPC_PGABSI_SWQ0	((UINT32P)(TXUPC_BASE+0x05F8))
#define TXUPC_PGABSI_SWQ1	((UINT32P)(TXUPC_BASE+0x05FC))
#define TXUPC_MIPI_CON	((UINT32P)(TXUPC_BASE+0x0700))
#define TXUPC_MIPI	((UINT32P)(TXUPC_BASE+0x0704))
#define TXUPC_MIPI_SW	((UINT32P)(TXUPC_BASE+0x0740))
#define TXUPC_PGABSI2_OFF	((UINT32P)(TXUPC_BASE+0x0800))
#define TXUPC_PGABSI2_MASK	((UINT32P)(TXUPC_BASE+0x0804))
#define TXUPC_PGABSI2_VALUE	((UINT32P)(TXUPC_BASE+0x0808))
#define TXUPC_PGABSI2_SWP0	((UINT32P)(TXUPC_BASE+0x08B0))
#define TXUPC_PGABSI2_SWP1	((UINT32P)(TXUPC_BASE+0x08B4))
#define TXUPC_PGABSI2_SWQ0	((UINT32P)(TXUPC_BASE+0x08B8))
#define TXUPC_PGABSI2_SWQ1	((UINT32P)(TXUPC_BASE+0x08BC))
#define TXUPC_ET_VPA_CON	((UINT32P)(TXUPC_BASE+0x0B1C))
#define TXUPC_DC2DC_BSI_MASK	((UINT32P)(TXUPC_BASE+0x0B50))
#define TXUPC_DC2DC_BSI_VALUE	((UINT32P)(TXUPC_BASE+0x0B54))
#define TXUPC_DC2DC_BSI_OFF	((UINT32P)(TXUPC_BASE+0x0B4C))
#define TXUPC_DC2DC_BSI_SWP	((UINT32P)(TXUPC_BASE+0x0B70))
#define TXUPC_DC2DC_BSI_SWQ	((UINT32P)(TXUPC_BASE+0x0B8C))
#define TXUPC_PACOMP_CON	((UINT32P)(TXUPC_BASE+0x0B00))
#define TXUPC_PGACOMP_CON	((UINT32P)(TXUPC_BASE+0x0B04))
#define TXUPC_PGACOMP_SW	((UINT32P)(TXUPC_BASE+0x0B08))
#define TXUPC_TXIQCOMP_CON	((UINT32P)(TXUPC_BASE+0x0B0C))
#define TXUPC_ET_MIPI_OFFSET_0	((UINT32P)(TXUPC_BASE+0x0780))
#define TXUPC_ET_MIPI_OFFSET_1	((UINT32P)(TXUPC_BASE+0x0784))
#define TXUPC_ET_MIPI_OFFSET_2	((UINT32P)(TXUPC_BASE+0x0788))
#define TXUPC_ET_MIPI_OFFSET_3	((UINT32P)(TXUPC_BASE+0x078C))
#define TXUPC_ET_MIPI_OFFSET_4	((UINT32P)(TXUPC_BASE+0x0790))
#define TXUPC_ET_OFFSET0	((UINT32P)(TXUPC_BASE+0x07C0))
#define TXUPC_PS_ET_CON0	((UINT32P)(TXUPC_BASE+0x07C4))
#define TXUPC_ET_PTAR_OFF	((UINT32P)(TXUPC_BASE+0x07D0))
#define TXUPC_PA_CON	((UINT32P)(TXUPC_BASE+0x0240))
#define TXUPC_GAIN	((UINT32P)(TXUPC_BASE+0x0244))
#define TXUPC_PAGAIN	((UINT32P)(TXUPC_BASE+0x0248))
#define TXUPC_HYSTG	((UINT32P)(TXUPC_BASE+0x024C))
#define TXUPC_PRF_COMPDBH	((UINT32P)(TXUPC_BASE+0x0250))
#define TXUPC_PRF_COMPDBM	((UINT32P)(TXUPC_BASE+0x0254))
#define TXUPC_PRF_COMPDBL	((UINT32P)(TXUPC_BASE+0x0258))
#define TXUPC_PA_OCTLEV_CON0	((UINT32P)(TXUPC_BASE+0x0260))
#define TXUPC_PA_OCTLEV_CON1	((UINT32P)(TXUPC_BASE+0x0264))
#define TXUPC_PA_OCTLEV_CON2	((UINT32P)(TXUPC_BASE+0x0268))
#define TXUPC_PA_OCTLEV_CON3	((UINT32P)(TXUPC_BASE+0x026C))
#define TXUPC_PRF_PA_CHNG_CON	((UINT32P)(TXUPC_BASE+0x0900))
#define TXUPC_PRF_PA_LMCHNG_HCOMP0	((UINT32P)(TXUPC_BASE+0x0904))
#define TXUPC_PRF_PA_LMCHNG_HCOMP1	((UINT32P)(TXUPC_BASE+0x0908))
#define TXUPC_PRF_PA_LHCHNG_HCOMP0	((UINT32P)(TXUPC_BASE+0x090C))
#define TXUPC_PRF_PA_LHCHNG_HCOMP1	((UINT32P)(TXUPC_BASE+0x0910))
#define TXUPC_PRF_PA_MLCHNG_HCOMP0	((UINT32P)(TXUPC_BASE+0x0914))
#define TXUPC_PRF_PA_MLCHNG_HCOMP1	((UINT32P)(TXUPC_BASE+0x0918))
#define TXUPC_PRF_PA_MHCHNG_HCOMP0	((UINT32P)(TXUPC_BASE+0x091C))
#define TXUPC_PRF_PA_MHCHNG_HCOMP1	((UINT32P)(TXUPC_BASE+0x0920))
#define TXUPC_PRF_PA_HLCHNG_HCOMP0	((UINT32P)(TXUPC_BASE+0x0924))
#define TXUPC_PRF_PA_HLCHNG_HCOMP1	((UINT32P)(TXUPC_BASE+0x0928))
#define TXUPC_PRF_PA_HMCHNG_HCOMP0	((UINT32P)(TXUPC_BASE+0x092C))
#define TXUPC_PRF_PA_HMCHNG_HCOMP1	((UINT32P)(TXUPC_BASE+0x0930))
#define TXUPC_PRF_PA_LMCHNG_WCOMP	((UINT32P)(TXUPC_BASE+0x0934))
#define TXUPC_PRF_PA_LHCHNG_WCOMP	((UINT32P)(TXUPC_BASE+0x0938))
#define TXUPC_PRF_PA_MLCHNG_WCOMP	((UINT32P)(TXUPC_BASE+0x093C))
#define TXUPC_PRF_PA_MHCHNG_WCOMP	((UINT32P)(TXUPC_BASE+0x0940))
#define TXUPC_PRF_PA_HLCHNG_WCOMP	((UINT32P)(TXUPC_BASE+0x0944))
#define TXUPC_PRF_PA_HMCHNG_WCOMP	((UINT32P)(TXUPC_BASE+0x0948))
#define TXUPC_PGABSI_COMP	((UINT32P)(TXUPC_BASE+0x051C))
#define TXUPC_PGABSI_RFBDY	((UINT32P)(TXUPC_BASE+0x0520))
#define TXUPC_PGABSI_OHGVGABBBDY	((UINT32P)(TXUPC_BASE+0x0524))
#define TXUPC_PGABSI_GDETBDY	((UINT32P)(TXUPC_BASE+0x0528))
#define TXUPC_PGABSI_MEASEL	((UINT32P)(TXUPC_BASE+0x052C))
#define TXUPC_PGABSI_GPA0	((UINT32P)(TXUPC_BASE+0x0530))
#define TXUPC_PGABSI_GPA1	((UINT32P)(TXUPC_BASE+0x0534))
#define TXUPC_PGABSI_GPA2	((UINT32P)(TXUPC_BASE+0x0538))
#define TXUPC_PGABSI_GPA3	((UINT32P)(TXUPC_BASE+0x053C))
#define TXUPC_PGABSI_COMP2	((UINT32P)(TXUPC_BASE+0x0540))
#define TXUPC_PGABSI_RFDEC00	((UINT32P)(TXUPC_BASE+0x0550))
#define TXUPC_PGABSI_RFDEC01	((UINT32P)(TXUPC_BASE+0x0554))
#define TXUPC_PGABSI_RFDEC02	((UINT32P)(TXUPC_BASE+0x0558))
#define TXUPC_PGABSI_RFDEC03	((UINT32P)(TXUPC_BASE+0x055C))
#define TXUPC_PGABSI_RFDEC04	((UINT32P)(TXUPC_BASE+0x0560))
#define TXUPC_PGABSI_RFDEC05	((UINT32P)(TXUPC_BASE+0x0564))
#define TXUPC_PGABSI_RFDEC06	((UINT32P)(TXUPC_BASE+0x0568))
#define TXUPC_PGABSI_RFDEC07	((UINT32P)(TXUPC_BASE+0x056C))
#define TXUPC_PGABSI_RFDEC08	((UINT32P)(TXUPC_BASE+0x0570))
#define TXUPC_PGABSI_RFDEC09	((UINT32P)(TXUPC_BASE+0x0574))
#define TXUPC_PGABSI_RFDEC10	((UINT32P)(TXUPC_BASE+0x0578))
#define TXUPC_PGABSI_RFDEC11	((UINT32P)(TXUPC_BASE+0x057C))
#define TXUPC_PGABSI_RFDEC12	((UINT32P)(TXUPC_BASE+0x0580))
#define TXUPC_PGABSI_RFDEC13	((UINT32P)(TXUPC_BASE+0x0584))
#define TXUPC_PGABSI_RFDEC14	((UINT32P)(TXUPC_BASE+0x0588))
#define TXUPC_PGABSI_RFDEC15	((UINT32P)(TXUPC_BASE+0x058C))
#define TXUPC_PGABSI_RFDEC16	((UINT32P)(TXUPC_BASE+0x0590))
#define TXUPC_PGABSI_RFDEC17	((UINT32P)(TXUPC_BASE+0x0594))
#define TXUPC_PGABSI_RFDEC18	((UINT32P)(TXUPC_BASE+0x0598))
#define TXUPC_PGABSI_RFDEC19	((UINT32P)(TXUPC_BASE+0x059C))
#define TXUPC_PGABSI_RFDEC20	((UINT32P)(TXUPC_BASE+0x05A0))
#define TXUPC_PGABSI_RFDEC21	((UINT32P)(TXUPC_BASE+0x05A4))
#define TXUPC_PGABSI_RFDEC22	((UINT32P)(TXUPC_BASE+0x05A8))
#define TXUPC_PGABSI_RFDEC23	((UINT32P)(TXUPC_BASE+0x05AC))
#define TXUPC_PGABSI_RFDEC24	((UINT32P)(TXUPC_BASE+0x05B0))
#define TXUPC_PGABSI_RFDEC25	((UINT32P)(TXUPC_BASE+0x05B4))
#define TXUPC_PGABSI_RFDEC26	((UINT32P)(TXUPC_BASE+0x05B8))
#define TXUPC_PGABSI_RFDEC27	((UINT32P)(TXUPC_BASE+0x05BC))
#define TXUPC_PGABSI_GAIN_LUT00	((UINT32P)(TXUPC_BASE+0x0810))
#define TXUPC_PGABSI_GAIN_LUT01	((UINT32P)(TXUPC_BASE+0x0814))
#define TXUPC_PGABSI_GAIN_LUT02	((UINT32P)(TXUPC_BASE+0x0818))
#define TXUPC_PGABSI_GAIN_LUT03	((UINT32P)(TXUPC_BASE+0x081C))
#define TXUPC_PGABSI_GAIN_LUT04	((UINT32P)(TXUPC_BASE+0x0820))
#define TXUPC_PGABSI_GAIN_LUT05	((UINT32P)(TXUPC_BASE+0x0824))
#define TXUPC_PGABSI_GAIN_LUT06	((UINT32P)(TXUPC_BASE+0x0828))
#define TXUPC_PGABSI_GAIN_LUT07	((UINT32P)(TXUPC_BASE+0x082C))
#define TXUPC_PGABSI_GAIN_LUT08	((UINT32P)(TXUPC_BASE+0x0830))
#define TXUPC_PGABSI_GAIN_LUT09	((UINT32P)(TXUPC_BASE+0x0834))
#define TXUPC_PGABSI_GAIN_LUT10	((UINT32P)(TXUPC_BASE+0x0838))
#define TXUPC_PGABSI_GAIN_LUT11	((UINT32P)(TXUPC_BASE+0x083C))
#define TXUPC_PGABSI_GAIN_LUT12	((UINT32P)(TXUPC_BASE+0x0840))
#define TXUPC_PGABSI_GAIN_LUT13	((UINT32P)(TXUPC_BASE+0x0844))
#define TXUPC_PGABSI_GAIN_LUT14	((UINT32P)(TXUPC_BASE+0x0848))
#define TXUPC_PGABSI_GAIN_LUT15	((UINT32P)(TXUPC_BASE+0x084C))
#define TXUPC_PGABSI_GAIN_LUT16	((UINT32P)(TXUPC_BASE+0x0850))
#define TXUPC_PGABSI_GAIN_LUT17	((UINT32P)(TXUPC_BASE+0x0854))
#define TXUPC_PGABSI_GAIN_LUT18	((UINT32P)(TXUPC_BASE+0x0858))
#define TXUPC_PGABSI_GAIN_LUT19	((UINT32P)(TXUPC_BASE+0x08C0))
#define TXUPC_PGABSI_GAIN_LUT20	((UINT32P)(TXUPC_BASE+0x08C4))
#define TXUPC_PGABSI_GAIN_LUT21	((UINT32P)(TXUPC_BASE+0x08C8))
#define TXUPC_PGABSI_GAIN_LUT22	((UINT32P)(TXUPC_BASE+0x08CC))
#define TXUPC_PGABSI_GAIN_LUT23	((UINT32P)(TXUPC_BASE+0x08D0))
#define TXUPC_PGABSI_GAIN_LUT24	((UINT32P)(TXUPC_BASE+0x08D4))
#define TXUPC_PGABSI_GAIN_LUT25	((UINT32P)(TXUPC_BASE+0x08D8))
#define TXUPC_PGABSI_GAIN_LUT26	((UINT32P)(TXUPC_BASE+0x08DC))
#define TXUPC_PGABSI_GAIN_LUT27	((UINT32P)(TXUPC_BASE+0x08E0))
#define TXUPC_PGABSI_GDET_LUT00	((UINT32P)(TXUPC_BASE+0x0860))
#define TXUPC_PGABSI_GDET_LUT01	((UINT32P)(TXUPC_BASE+0x0864))
#define TXUPC_PGABSI_GDET_LUT02	((UINT32P)(TXUPC_BASE+0x0868))
#define TXUPC_PGABSI_GDET_LUT03	((UINT32P)(TXUPC_BASE+0x086C))
#define TXUPC_PGABSI_GDET_LUT04	((UINT32P)(TXUPC_BASE+0x0870))
#define TXUPC_PGABSI_GDET_LUT05	((UINT32P)(TXUPC_BASE+0x0874))
#define TXUPC_PGABSI_GDET_LUT06	((UINT32P)(TXUPC_BASE+0x0878))
#define TXUPC_PGABSI_GDET_LUT07	((UINT32P)(TXUPC_BASE+0x087C))
#define TXUPC_PGABSI_GDET_LUT08	((UINT32P)(TXUPC_BASE+0x0880))
#define TXUPC_PGABSI_GDET_LUT09	((UINT32P)(TXUPC_BASE+0x0884))
#define TXUPC_PGABSI_GDET_LUT10	((UINT32P)(TXUPC_BASE+0x0888))
#define TXUPC_PGABSI_GDET_LUT11	((UINT32P)(TXUPC_BASE+0x088C))
#define TXUPC_PGABSI_GDET_LUT12	((UINT32P)(TXUPC_BASE+0x0890))
#define TXUPC_PGABSI_GDET_LUT13	((UINT32P)(TXUPC_BASE+0x0894))
#define TXUPC_PGABSI_GDET_LUT14	((UINT32P)(TXUPC_BASE+0x0898))
#define TXUPC_PGABSI_GDET_LUT15	((UINT32P)(TXUPC_BASE+0x089C))
#define TXUPC_PGABSI_GDET_LUT16	((UINT32P)(TXUPC_BASE+0x08A0))
#define TXUPC_PGABSI_GDET_LUT17	((UINT32P)(TXUPC_BASE+0x08A4))
#define TXUPC_ET_CON	((UINT32P)(TXUPC_BASE+0x0A00))
#define TXUPC_ET_GMPR0	((UINT32P)(TXUPC_BASE+0x0A04))
#define TXUPC_ET_GMPR1	((UINT32P)(TXUPC_BASE+0x0A08))
#define TXUPC_ET_GMPR2	((UINT32P)(TXUPC_BASE+0x0A0C))
#define TXUPC_ET_GO_LUT_INI	((UINT32P)(TXUPC_BASE+0x0A10))
#define TXUPC_ET_GO_LUT00	((UINT32P)(TXUPC_BASE+0x0A14))
#define TXUPC_ET_GO_LUT01	((UINT32P)(TXUPC_BASE+0x0A18))
#define TXUPC_ET_GO_LUT02	((UINT32P)(TXUPC_BASE+0x0A1C))
#define TXUPC_ET_GO_LUT03	((UINT32P)(TXUPC_BASE+0x0A20))
#define TXUPC_ET_GO_LUT04	((UINT32P)(TXUPC_BASE+0x0A24))
#define TXUPC_ET_GO_LUT05	((UINT32P)(TXUPC_BASE+0x0A28))
#define TXUPC_ET_GO_LUT06	((UINT32P)(TXUPC_BASE+0x0A2C))
#define TXUPC_ET_GO_LUT07	((UINT32P)(TXUPC_BASE+0x0A30))
#define TXUPC_ET_GO_LUT08	((UINT32P)(TXUPC_BASE+0x0A34))
#define TXUPC_ET_GO_LUT09	((UINT32P)(TXUPC_BASE+0x0A38))
#define TXUPC_ET_GO_LUT10	((UINT32P)(TXUPC_BASE+0x0A3C))
#define TXUPC_ET_GO_LUT11	((UINT32P)(TXUPC_BASE+0x0A40))
#define TXUPC_ET_GO_LUT12	((UINT32P)(TXUPC_BASE+0x0A44))
#define TXUPC_ET_GO_LUT13	((UINT32P)(TXUPC_BASE+0x0A48))
#define TXUPC_ET_GO_LUT14	((UINT32P)(TXUPC_BASE+0x0A4C))
#define TXUPC_ET_GO_LUT15	((UINT32P)(TXUPC_BASE+0x0A50))
#define TXUPC_ET_GO_LUT16	((UINT32P)(TXUPC_BASE+0x0A54))
#define TXUPC_ET_GO_LUT17	((UINT32P)(TXUPC_BASE+0x0A58))
#define TXUPC_ET_GO_LUT18	((UINT32P)(TXUPC_BASE+0x0A5C))
#define TXUPC_ET_GO_LUT19	((UINT32P)(TXUPC_BASE+0x0A60))
#define TXUPC_ET_GO_LUT20	((UINT32P)(TXUPC_BASE+0x0A64))
#define TXUPC_ET_GO_LUT21	((UINT32P)(TXUPC_BASE+0x0A68))
#define TXUPC_ET_GO_LUT22	((UINT32P)(TXUPC_BASE+0x0A6C))
#define TXUPC_ET_GO_LUT23	((UINT32P)(TXUPC_BASE+0x0A70))
#define TXUPC_ET_GO_LUT24	((UINT32P)(TXUPC_BASE+0x0A74))
#define TXUPC_ET_AMRMS	((UINT32P)(TXUPC_BASE+0x0A78))
#define TXUPC_ET_VPA_LUT00	((UINT32P)(TXUPC_BASE+0x0A88))
#define TXUPC_ET_VPA_LUT01	((UINT32P)(TXUPC_BASE+0x0A8C))
#define TXUPC_ET_VPA_LUT02	((UINT32P)(TXUPC_BASE+0x0A90))
#define TXUPC_ET_VPA_LUT03	((UINT32P)(TXUPC_BASE+0x0A94))
#define TXUPC_ET_VPA_LUT04	((UINT32P)(TXUPC_BASE+0x0A98))
#define TXUPC_ET_VPA_LUT05	((UINT32P)(TXUPC_BASE+0x0A9C))
#define TXUPC_ET_VPA_LUT06	((UINT32P)(TXUPC_BASE+0x0AA0))
#define TXUPC_ET_VPA_LUT07	((UINT32P)(TXUPC_BASE+0x0AA4))
#define TXUPC_ET_VPA_LUT08	((UINT32P)(TXUPC_BASE+0x0AA8))
#define TXUPC_ET_VPA_LUT09	((UINT32P)(TXUPC_BASE+0x0AAC))
#define TXUPC_ET_VPA_LUT10	((UINT32P)(TXUPC_BASE+0x0AB0))
#define TXUPC_ET_VPA_LUT11	((UINT32P)(TXUPC_BASE+0x0AB4))
#define TXUPC_ET_VPA_LUT12	((UINT32P)(TXUPC_BASE+0x0AB8))
#define TXUPC_ET_VPA_LUT13	((UINT32P)(TXUPC_BASE+0x0ABC))
#define TXUPC_ET_VPA_LUT14	((UINT32P)(TXUPC_BASE+0x0AC0))
#define TXUPC_ET_VPA_LUT15	((UINT32P)(TXUPC_BASE+0x0AC4))
#define TXUPC_ET_PAR	((UINT32P)(TXUPC_BASE+0x0AE0))
#define TXUPC_PD_CON	((UINT32P)(TXUPC_BASE+0x0C00))
#define TXUPC_PDCOMP_CON	((UINT32P)(TXUPC_BASE+0x0C04))
#define TXUPC_PDBSI_SHIFT	((UINT32P)(TXUPC_BASE+0x0D00))
#define TXUPC_PDBSI_MASK	((UINT32P)(TXUPC_BASE+0x0D04))
#define TXUPC_PDBSI_CON1	((UINT32P)(TXUPC_BASE+0x0D08))
#define TXUPC_PDBSI_CON2	((UINT32P)(TXUPC_BASE+0x0D0C))
#define TXUPC_PDBSI_CON3	((UINT32P)(TXUPC_BASE+0x0D10))
#define TXUPC_PSEUDO_TPCIN	((UINT32P)(TXUPC_BASE+0x0E00))
#define TXUPC_PSEUDO_PDBSIINP0	((UINT32P)(TXUPC_BASE+0x0E08))
#define TXUPC_PSEUDO_PDBSIINP1	((UINT32P)(TXUPC_BASE+0x0E0C))
#define TXUPC_PSEUDO_PDBSIINQ0	((UINT32P)(TXUPC_BASE+0x0E10))
#define TXUPC_PSEUDO_PDBSIINQ1	((UINT32P)(TXUPC_BASE+0x0E14))
#define TXUPC_UPC_EN_STA	((UINT32P)(TXUPC_BASE+0x0E40))
#define TXUPC_UPC_DBG_STA	((UINT32P)(TXUPC_BASE+0x0E30))
#define TXUPC_PC_STA0	((UINT32P)(TXUPC_BASE+0x0E44))
#define TXUPC_PC_STA1	((UINT32P)(TXUPC_BASE+0x0E48))
#define TXUPC_PC_FSM_STA	((UINT32P)(TXUPC_BASE+0x0E4C))
#define TXUPC_MPR_STA	((UINT32P)(TXUPC_BASE+0x0E50))
#define TXUPC_STEPP_STA	((UINT32P)(TXUPC_BASE+0x0E54))
#define TXUPC_STEPQ_STA	((UINT32P)(TXUPC_BASE+0x0E58))
#define TXUPC_ADDSC_STA0	((UINT32P)(TXUPC_BASE+0x0E5C))
#define TXUPC_ADDSC_STA1	((UINT32P)(TXUPC_BASE+0x0E60))
#define TXUPC_ADDSC_STA2	((UINT32P)(TXUPC_BASE+0x0E64))
#define TXUPC_ADDSC_STA3	((UINT32P)(TXUPC_BASE+0x0E68))
#define TXUPC_DBB_STA	((UINT32P)(TXUPC_BASE+0x0E6C))
#define TXUPC_DRF_STA	((UINT32P)(TXUPC_BASE+0x0E70))
#define TXUPC_NORM_STA	((UINT32P)(TXUPC_BASE+0x0E74))
#define TXUPC_PTAR_STA	((UINT32P)(TXUPC_BASE+0x0E78))
#define TXUPC_PTAR_REAL_STA	((UINT32P)(TXUPC_BASE+0x0E7C))
#define TXUPC_PDPCCH_COMP_STA	((UINT32P)(TXUPC_BASE+0x0E80))
#define TXUPC_PRF_STA	((UINT32P)(TXUPC_BASE+0x0E84))
#define TXUPC_PRF_DB_STA	((UINT32P)(TXUPC_BASE+0x0E88))
#define TXUPC_PRFTAR_STA	((UINT32P)(TXUPC_BASE+0x0E8C))
#define TXUPC_DRFCORR_STA	((UINT32P)(TXUPC_BASE+0x0E90))
#define TXUPC_PRF_PA_CHNG_COMP_STA	((UINT32P)(TXUPC_BASE+0x0E94))
#define TXUPC_PS_RFSTAP	((UINT32P)(TXUPC_BASE+0x0E98))
#define TXUPC_PS_RFSTAQ	((UINT32P)(TXUPC_BASE+0x0E9C))
#define TXUPC_PA_STA	((UINT32P)(TXUPC_BASE+0x0EA0))
#define TXUPC_PGABSI_STAP0	((UINT32P)(TXUPC_BASE+0x0EB0))
#define TXUPC_PGABSI_STAP1	((UINT32P)(TXUPC_BASE+0x0EB4))
#define TXUPC_PGABSI_STAQ0	((UINT32P)(TXUPC_BASE+0x0EB8))
#define TXUPC_PGABSI_STAQ1	((UINT32P)(TXUPC_BASE+0x0EBC))
#define TXUPC_PGABSI_GSTEP_STA	((UINT32P)(TXUPC_BASE+0x0EC0))
#define TXUPC_PGABSI_GVGAP_STA	((UINT32P)(TXUPC_BASE+0x0EC4))
#define TXUPC_PGABSI_GVGAQ_STA	((UINT32P)(TXUPC_BASE+0x0EC8))
#define TXUPC_PGABSI_GRFP_STA	((UINT32P)(TXUPC_BASE+0x0ECC))
#define TXUPC_PGABSI_GRFQ_STA	((UINT32P)(TXUPC_BASE+0x0ED0))
#define TXUPC_PGABSI_GVGABBP_STA	((UINT32P)(TXUPC_BASE+0x0ED4))
#define TXUPC_PGABSI_GVGABBQ_STA	((UINT32P)(TXUPC_BASE+0x0ED8))
#define TXUPC_PGABSI_GAINRF_STA	((UINT32P)(TXUPC_BASE+0x0EDC))
#define TXUPC_PGABSI_GAINDET_STA	((UINT32P)(TXUPC_BASE+0x0EE0))
#define TXUPC_MIPI_STA	((UINT32P)(TXUPC_BASE+0x0EE4))
#define TXUPC_PGABSI2_STAP0	((UINT32P)(TXUPC_BASE+0x0EE8))
#define TXUPC_PGABSI2_STAP1	((UINT32P)(TXUPC_BASE+0x0EEC))
#define TXUPC_PGABSI2_STAQ0	((UINT32P)(TXUPC_BASE+0x0EF0))
#define TXUPC_PGABSI2_STAQ1	((UINT32P)(TXUPC_BASE+0x0EF4))
#define TXUPC_DC2DC_BSI_STAP	((UINT32P)(TXUPC_BASE+0x0F34))
#define TXUPC_DC2DC_BSI_STAQ	((UINT32P)(TXUPC_BASE+0x0F50))
#define TXUPC_ET_MIPI_STA0	((UINT32P)(TXUPC_BASE+0x0F70))
#define TXUPC_PDBSI_STAP0	((UINT32P)(TXUPC_BASE+0x0EF8))
#define TXUPC_PDBSI_STAP1	((UINT32P)(TXUPC_BASE+0x0EFC))
#define TXUPC_PDBSI_STAQ0	((UINT32P)(TXUPC_BASE+0x0F00))
#define TXUPC_PDBSI_STAQ1	((UINT32P)(TXUPC_BASE+0x0F04))
#define TXUPC_PDBSI_GMEASP_STA	((UINT32P)(TXUPC_BASE+0x0F08))
#define TXUPC_PDBSI_GMEASQ_STA	((UINT32P)(TXUPC_BASE+0x0F0C))
#define TXUPC_PDBSI_GABSPOWERR_STA	((UINT32P)(TXUPC_BASE+0x0F10))
#define TXUPC_PDBSI_GERR_STA	((UINT32P)(TXUPC_BASE+0x0F14))
#define TXUPC_PDBSI_GCORR_STA	((UINT32P)(TXUPC_BASE+0x0F18))

// APB Module bc
#define BC_BASE (0x836C0000)
#define BC_STA	((UINT32P)(BC_BASE+0x0000))
#define BC_SRC	((UINT32P)(BC_BASE+0x0004))
#define BC_DST	((UINT32P)(BC_BASE+0x0008))
#define BC_LDST	((UINT32P)(BC_BASE+0x000C))
#define BC_SIZE	((UINT32P)(BC_BASE+0x0010))
#define BC_CON	((UINT32P)(BC_BASE+0x0014))
#define BC_START	((UINT32P)(BC_BASE+0x0018))

// APB Module dbg_tx
#define DBG_TX_BASE (0x836D0000)

// APB Module hspasys_3_mbist
#define HSPASYS_3_MBIST_BASE (0x836E0000)

// APB Module rxsrp
#define RXSRP_BASE (0x83800000)

// APB Module indec
#define INDEC_BASE (0x83810000)
#define INDEC_CTRL	((UINT16P)(INDEC_BASE+0x0000))
#define INDEC_SW_IRQ	((UINT16P)(INDEC_BASE+0x0004))
#define INDEC_AICH_PAR	((UINT16P)(INDEC_BASE+0x0600))
#define INDEC_AICH_OFFSET	((UINT16P)(INDEC_BASE+0x0604))
#define INDEC_AICH_TH	((UINT32P)(INDEC_BASE+0x0608))
#define INDEC_AICH_OUT	((UINT16P)(INDEC_BASE+0x060C))
#define INDEC_PICH_TH	((UINT16P)(INDEC_BASE+0x0610))
#define INDEC_PICH_OUT	((UINT16P)(INDEC_BASE+0x0614))
#define INDEC_EAI_EN	((UINT16P)(INDEC_BASE+0x0618))
#define INDEC_EAI_PAR	((UINT16P)(INDEC_BASE+0x061C))
#define INDEC_TFCI_CTRL0	((UINT16P)(INDEC_BASE+0x0700))
#define INDEC_TFCI_OUT0	((UINT16P)(INDEC_BASE+0x0704))
#define INDEC_TFCI_CTRL1	((UINT16P)(INDEC_BASE+0x0708))
#define INDEC_TFCI_OUT1	((UINT16P)(INDEC_BASE+0x070C))
#define INDEC_AICH_ACC	((UINT16P)(INDEC_BASE+0x0800))
#define INDEC_AICH_POWH	((UINT16P)(INDEC_BASE+0x0804))
#define INDEC_PICH_ACC	((UINT16P)(INDEC_BASE+0x0808))
#define INDEC_PICH_POWH	((UINT16P)(INDEC_BASE+0x080C))
#define INDEC_AICH_STATUS	((UINT16P)(INDEC_BASE+0x0810))
#define INDEC_PICH_STATUS	((UINT16P)(INDEC_BASE+0x0814))
#define INDEC_TFCI_STS0	((UINT16P)(INDEC_BASE+0x0818))
#define INDEC_TFCI_STS1	((UINT16P)(INDEC_BASE+0x081C))
#define INDEC_EAI_ACC	((UINT16P)(INDEC_BASE+0x0820))
#define INDEC_DBG_00	((UINT16P)(INDEC_BASE+0x0900))
#define INDEC_DBG_01	((UINT16P)(INDEC_BASE+0x0904))
#define INDEC_DBG_02	((UINT16P)(INDEC_BASE+0x0908))
#define INDEC_DBG_03	((UINT16P)(INDEC_BASE+0x090C))
#define INDEC_DBG_04	((UINT16P)(INDEC_BASE+0x0910))
#define INDEC_DBG_05	((UINT16P)(INDEC_BASE+0x0914))
#define INDEC_DBG_06	((UINT16P)(INDEC_BASE+0x0918))
#define INDEC_DBG_07	((UINT16P)(INDEC_BASE+0x091C))
#define INDEC_DBG_08	((UINT16P)(INDEC_BASE+0x0920))
#define INDEC_DBG_09	((UINT16P)(INDEC_BASE+0x0924))
#define INDEC_DBG_10	((UINT16P)(INDEC_BASE+0x0928))
#define INDEC_DBG_11	((UINT16P)(INDEC_BASE+0x092C))
#define INDEC_DBG_12	((UINT16P)(INDEC_BASE+0x0930))
#define INDEC_DBG_13	((UINT16P)(INDEC_BASE+0x0934))
#define INDEC_DBG_14	((UINT16P)(INDEC_BASE+0x0938))
#define INDEC_DBG_15	((UINT16P)(INDEC_BASE+0x093C))

// APB Module rake_0
#define RAKE_0_BASE (0x83820000)
#define RAKE_CON	((UINT32P)(RAKE_0_BASE+0x0000))

// APB Module rake_1
#define RAKE_1_BASE (0x83830000)

// APB Module rake_2
#define RAKE_2_BASE (0x83840000)

// APB Module searcher
#define SEARCHER_BASE (0x83850000)
#define CC_IRQ_EN	((UINT16P)(SEARCHER_BASE+0x0000))
#define CC_IRQ_STA	((UINT16P)(SEARCHER_BASE+0x0004))
#define CC_IRQ_CLR	((UINT16P)(SEARCHER_BASE+0x0008))
#define SEARCHER_PDN	((UINT16P)(SEARCHER_BASE+0x000C))
#define ST_STA	((UINT16P)(SEARCHER_BASE+0x0010))
#define ST_CON	((UINT16P)(SEARCHER_BASE+0x0014))
#define ST_CS1_INTRA_OFFSET	((UINT16P)(SEARCHER_BASE+0x0018))
#define ST_CS1_INTRA_MASK	((UINT16P)(SEARCHER_BASE+0x001C))
#define ST_CS1_INTER_OFFSET	((UINT16P)(SEARCHER_BASE+0x0020))
#define ST_CS1_INTER_MASK	((UINT16P)(SEARCHER_BASE+0x0024))
#define ST_CS2_INTRA_OFFSET	((UINT16P)(SEARCHER_BASE+0x0028))
#define ST_CS2_INTRA_MASK	((UINT16P)(SEARCHER_BASE+0x002C))
#define ST_START	((UINT16P)(SEARCHER_BASE+0x0030))
#define ST_CS1_INTRA_MASK_CLR	((UINT16P)(SEARCHER_BASE+0x0034))
#define ST_CS1_INTER_MASK_CLR	((UINT16P)(SEARCHER_BASE+0x0038))
#define ST_CS2_INTRA_MASK_CLR	((UINT16P)(SEARCHER_BASE+0x003C))
#define CS1_STA	((UINT32P)(SEARCHER_BASE+0x0040))
#define CS1_INTRA_CON	((UINT32P)(SEARCHER_BASE+0x0044))
#define CS1_INTRA_EARLY	((UINT32P)(SEARCHER_BASE+0x0048))
#define CS1_INTRA_START	((UINT16P)(SEARCHER_BASE+0x004C))
#define CS1_INTER_CON	((UINT32P)(SEARCHER_BASE+0x0050))
#define CS1_INTER_EARLY	((UINT32P)(SEARCHER_BASE+0x0054))
#define CS1_INTER_START	((UINT16P)(SEARCHER_BASE+0x0058))
#define CS1_VALID_NUM	((UINT16P)(SEARCHER_BASE+0x005C))
#define CS1_PP0	((UINT32P)(SEARCHER_BASE+0x0060))
#define CS1_PP1	((UINT32P)(SEARCHER_BASE+0x0064))
#define CS1_PP2	((UINT32P)(SEARCHER_BASE+0x0068))
#define CS1_PP3	((UINT32P)(SEARCHER_BASE+0x006C))
#define CS1_PP4	((UINT32P)(SEARCHER_BASE+0x0070))
#define CS1_PP5	((UINT32P)(SEARCHER_BASE+0x0074))
#define CS1_PP6	((UINT32P)(SEARCHER_BASE+0x0078))
#define CS1_PP7	((UINT32P)(SEARCHER_BASE+0x007C))
#define CS1_PP8	((UINT32P)(SEARCHER_BASE+0x0080))
#define CS1_PP9	((UINT32P)(SEARCHER_BASE+0x0084))
#define CS1_PP10	((UINT32P)(SEARCHER_BASE+0x0088))
#define CS1_PP11	((UINT32P)(SEARCHER_BASE+0x008C))
#define CS1_PP12	((UINT32P)(SEARCHER_BASE+0x0090))
#define CS1_PP13	((UINT32P)(SEARCHER_BASE+0x0094))
#define CS1_PP14	((UINT32P)(SEARCHER_BASE+0x0098))
#define CS1_PP15	((UINT32P)(SEARCHER_BASE+0x009C))
#define CS2_STA	((UINT16P)(SEARCHER_BASE+0x0100))
#define CS2_MASK	((UINT16P)(SEARCHER_BASE+0x0104))
#define CS2_CON	((UINT16P)(SEARCHER_BASE+0x0108))
#define CS2_START	((UINT16P)(SEARCHER_BASE+0x010C))
#define CS2_OFFSET0	((UINT16P)(SEARCHER_BASE+0x0110))
#define CS2_OFFSET1	((UINT16P)(SEARCHER_BASE+0x0114))
#define CS2_OFFSET2	((UINT16P)(SEARCHER_BASE+0x0118))
#define CS2_OFFSET3	((UINT16P)(SEARCHER_BASE+0x011C))
#define CS2_MAX0	((UINT32P)(SEARCHER_BASE+0x0120))
#define CS2_MAX1	((UINT32P)(SEARCHER_BASE+0x0124))
#define CS2_MAX2	((UINT32P)(SEARCHER_BASE+0x0128))
#define CS2_MAX3	((UINT32P)(SEARCHER_BASE+0x012C))
#define CS2_BIN_SEL	((UINT16P)(SEARCHER_BASE+0x0130))
#define DD_STA	((UINT16P)(SEARCHER_BASE+0x0200))
#define DD_CON	((UINT32P)(SEARCHER_BASE+0x0204))
#define DD_START	((UINT16P)(SEARCHER_BASE+0x0208))
#define DD0_IOEST	((UINT32P)(SEARCHER_BASE+0x020C))
#define DD1_IOEST	((UINT32P)(SEARCHER_BASE+0x0210))
#define DD0_RSSI	((UINT32P)(SEARCHER_BASE+0x0214))
#define DD1_RSSI	((UINT32P)(SEARCHER_BASE+0x0218))
#define DD0_RSSI_DRIFT	((UINT32P)(SEARCHER_BASE+0x021C))
#define DD1_RSSI_DRIFT	((UINT32P)(SEARCHER_BASE+0x0220))
#define MS3_PEAK_INFO	((UINT32P)(SEARCHER_BASE+0x05A0))
#define MS3_PEAK_DBG0	((UINT32P)(SEARCHER_BASE+0x05A4))
#define MS3_PEAK_DBG1	((UINT32P)(SEARCHER_BASE+0x05A8))
#define MS3_CELL_INFO	((UINT32P)(SEARCHER_BASE+0x05B0))
#define MS3_CELL_DBG0	((UINT32P)(SEARCHER_BASE+0x05B4))
#define MS3_CELL_DBG1	((UINT32P)(SEARCHER_BASE+0x05B8))
#define SG1_STA	((UINT16P)(SEARCHER_BASE+0x0250))
#define SG1_PHASE	((UINT16P)(SEARCHER_BASE+0x0254))
#define SG1_SHIFT	((UINT32P)(SEARCHER_BASE+0x0258))
#define SG1_START	((UINT16P)(SEARCHER_BASE+0x025C))
#define SG1_SEEDX0	((UINT32P)(SEARCHER_BASE+0x0260))
#define SG1_SEEDX1	((UINT32P)(SEARCHER_BASE+0x0264))
#define SG1_SEEDY	((UINT32P)(SEARCHER_BASE+0x0268))
#define MS3_STA0	((UINT32P)(SEARCHER_BASE+0x0500))
#define MS3_STA1	((UINT32P)(SEARCHER_BASE+0x0504))
#define MS3_SEQ_CON0	((UINT16P)(SEARCHER_BASE+0x0508))
#define MS3_SEQ_CON1	((UINT16P)(SEARCHER_BASE+0x050C))
#define MS3_CON0A	((UINT32P)(SEARCHER_BASE+0x0510))
#define MS3_CON0B	((UINT32P)(SEARCHER_BASE+0x0514))
#define MS3_CON0C	((UINT32P)(SEARCHER_BASE+0x0518))
#define MS3_CON1A	((UINT32P)(SEARCHER_BASE+0x0520))
#define MS3_CON1B	((UINT32P)(SEARCHER_BASE+0x0524))
#define MS3_CON1C	((UINT32P)(SEARCHER_BASE+0x0528))
#define MS3_CON2A	((UINT32P)(SEARCHER_BASE+0x0530))
#define MS3_CON2B	((UINT32P)(SEARCHER_BASE+0x0534))
#define MS3_CON2C	((UINT32P)(SEARCHER_BASE+0x0538))
#define MS3_CON3A	((UINT32P)(SEARCHER_BASE+0x0540))
#define MS3_CON3B	((UINT32P)(SEARCHER_BASE+0x0544))
#define MS3_CON3C	((UINT32P)(SEARCHER_BASE+0x0548))
#define MS3_CON4A	((UINT32P)(SEARCHER_BASE+0x0550))
#define MS3_CON4B	((UINT32P)(SEARCHER_BASE+0x0554))
#define MS3_CON4C	((UINT32P)(SEARCHER_BASE+0x0558))
#define MS3_CON5A	((UINT32P)(SEARCHER_BASE+0x0560))
#define MS3_CON5B	((UINT32P)(SEARCHER_BASE+0x0564))
#define MS3_CON5C	((UINT32P)(SEARCHER_BASE+0x0568))
#define MS3_DMA0	((UINT32P)(SEARCHER_BASE+0x0570))
#define MS3_DMA1	((UINT32P)(SEARCHER_BASE+0x0574))
#define MS3_DMA2	((UINT32P)(SEARCHER_BASE+0x0578))
#define MS3_DMA3	((UINT32P)(SEARCHER_BASE+0x057C))
#define MS3_DMA4	((UINT32P)(SEARCHER_BASE+0x0580))
#define MS3_DMA5	((UINT32P)(SEARCHER_BASE+0x0584))
#define MS3_START	((UINT16P)(SEARCHER_BASE+0x0590))
#define MS3_DBG_CON	((UINT32P)(SEARCHER_BASE+0x05C0))
#define MS3_DBG0	((UINT32P)(SEARCHER_BASE+0x05C4))
#define MS3_DBG1	((UINT32P)(SEARCHER_BASE+0x05C8))
#define MS3_DBG2	((UINT32P)(SEARCHER_BASE+0x05CC))
#define MS3_DBG3	((UINT32P)(SEARCHER_BASE+0x05D0))
#define CS4_STA	((UINT32P)(SEARCHER_BASE+0x0600))
#define CS4_CON	((UINT32P)(SEARCHER_BASE+0x0604))
#define CS4_SEEDX	((UINT32P)(SEARCHER_BASE+0x0608))
#define CS4_SEEDY	((UINT32P)(SEARCHER_BASE+0x060C))
#define CS4_SEEDFX	((UINT32P)(SEARCHER_BASE+0x0610))
#define CS4_START	((UINT16P)(SEARCHER_BASE+0x0614))
#define CS4_FOE	((UINT32P)(SEARCHER_BASE+0x0618))
#define CS4_TXTD	((UINT16P)(SEARCHER_BASE+0x061C))
#define CS4_SEC_CON	((UINT32P)(SEARCHER_BASE+0x0620))
#define CS4_SEC_SEEDX	((UINT32P)(SEARCHER_BASE+0x0624))
#define CS4_SEC_SEEDY	((UINT32P)(SEARCHER_BASE+0x0628))
#define CS4_SEC_SEEDFX	((UINT32P)(SEARCHER_BASE+0x062C))
#define CS4_SEC_FOE	((UINT32P)(SEARCHER_BASE+0x0630))
#define CS4_SEC_TXTD	((UINT16P)(SEARCHER_BASE+0x0634))
#define CS4_WD_TB1A	((UINT32P)(SEARCHER_BASE+0x0638))
#define CS4_WD_TB1B	((UINT32P)(SEARCHER_BASE+0x063C))
#define CS4_WD_TB1C	((UINT32P)(SEARCHER_BASE+0x0640))
#define CS4_WD_TB2A	((UINT32P)(SEARCHER_BASE+0x0644))
#define CS4_WD_TB2B	((UINT32P)(SEARCHER_BASE+0x0648))
#define CS4_WD_TB2C	((UINT32P)(SEARCHER_BASE+0x064C))
#define CS4_WD_WEAK_CNT	((UINT16P)(SEARCHER_BASE+0x0650))
#define DCXO_DD_CTRL	((UINT16P)(SEARCHER_BASE+0x0700))
#define DCXO_DD_LENGTH	((UINT16P)(SEARCHER_BASE+0x0704))
#define DCXO_DD_START_ADDR	((UINT32P)(SEARCHER_BASE+0x0708))
#define DCXO_CS1_TC_IDX	((UINT32P)(SEARCHER_BASE+0x070C))
#define DCXO_CS2_TC_IDX	((UINT32P)(SEARCHER_BASE+0x0710))
#define DCXO_DD_STA	((UINT32P)(SEARCHER_BASE+0x0714))
#define DCXO_DMA_ADDR	((UINT32P)(SEARCHER_BASE+0x0718))
#define DCXO_DMA_STA	((UINT32P)(SEARCHER_BASE+0x071C))
#define DCXO_MXR_CS1_FCW	((UINT16P)(SEARCHER_BASE+0x0800))
#define DCXO_MXR_CS2_FCW	((UINT16P)(SEARCHER_BASE+0x0804))
#define STC_START	((UINT16P)(SEARCHER_BASE+0x0830))
#define STC_ST_STA	((UINT32P)(SEARCHER_BASE+0x0834))
#define STC_DD_STA	((UINT32P)(SEARCHER_BASE+0x0838))
#define STC_CS4_STA	((UINT32P)(SEARCHER_BASE+0x083C))
#define STC_CS4_SEC_STA	((UINT32P)(SEARCHER_BASE+0x0840))
#define STC_DBG	((UINT16P)(SEARCHER_BASE+0x0844))
#define STC_CTRL	((UINT16P)(SEARCHER_BASE+0x0848))
#define WD_NF	((UINT32P)(SEARCHER_BASE+0x0900))
#define WD_CS12_TB1A	((UINT32P)(SEARCHER_BASE+0x0904))
#define WD_CS12_TB1B	((UINT32P)(SEARCHER_BASE+0x0908))
#define WD_CS12_TB1C	((UINT16P)(SEARCHER_BASE+0x090C))
#define WD_CS12_TB2A	((UINT32P)(SEARCHER_BASE+0x0910))
#define WD_CS12_TB2B	((UINT32P)(SEARCHER_BASE+0x0914))
#define WD_CS12_TB2C	((UINT16P)(SEARCHER_BASE+0x0918))
#define WD_CS1_INTRA_CTRL	((UINT16P)(SEARCHER_BASE+0x091C))
#define WD_CS1_INTER_CTRL	((UINT16P)(SEARCHER_BASE+0x0920))
#define WD_CS2_CTRL	((UINT16P)(SEARCHER_BASE+0x0924))
#define WD_CS12_WEAK_CNT	((UINT32P)(SEARCHER_BASE+0x0928))
#define ASYNC_CG_DELAY	((UINT16P)(SEARCHER_BASE+0x0980))
#define PWR_MEAS_CTRL	((UINT16P)(SEARCHER_BASE+0x09C0))
#define PI_CON0	((UINT32P)(SEARCHER_BASE+0x0A00))
#define PI_CON1	((UINT32P)(SEARCHER_BASE+0x0A04))
#define PI_FOE	((UINT32P)(SEARCHER_BASE+0x0A08))
#define PI_DECODE	((UINT32P)(SEARCHER_BASE+0x0A0C))
#define PI_CE	((UINT32P)(SEARCHER_BASE+0x0A10))

// APB Module rxdfe
#define RXDFE_BASE (0x83860000)
#define RXDFE_PHASE_CON	((UINT32P)(RXDFE_BASE+0x0000))
#define RXDFE_CNFG	((UINT32P)(RXDFE_BASE+0x0004))
#define RXDFE_STATUS	((UINT32P)(RXDFE_BASE+0x0008))
#define RXDFE_SW_DIG_DCOI_ANT0	((UINT32P)(RXDFE_BASE+0x000C))
#define RXDFE_SW_DIG_DCOQ_ANT0	((UINT32P)(RXDFE_BASE+0x0010))
#define RXDFE_SW_DIG_DCOI_ANT1	((UINT32P)(RXDFE_BASE+0x0014))
#define RXDFE_SW_DIG_DCOQ_ANT1	((UINT32P)(RXDFE_BASE+0x0018))
#define RXDFE_SW_RF_DCO_ANT0	((UINT32P)(RXDFE_BASE+0x001C))
#define RXDFE_SW_RF_DCO_ANT1	((UINT32P)(RXDFE_BASE+0x0020))
#define RXDFE_SW_RF_GAIN_ANT0	((UINT32P)(RXDFE_BASE+0x0024))
#define RXDFE_SW_DIG_GAIN_ANT0	((UINT32P)(RXDFE_BASE+0x0028))
#define RXDFE_SW_RF_GAIN_ANT1	((UINT32P)(RXDFE_BASE+0x002C))
#define RXDFE_SW_DIG_GAIN_ANT1	((UINT32P)(RXDFE_BASE+0x0030))
#define RXDFE_SW_IQ_GAIN_SINGLE	((UINT32P)(RXDFE_BASE+0x0034))
#define RXDFE_SW_IQ_GAIN_DUAL	((UINT32P)(RXDFE_BASE+0x0038))
#define RXDFE_IQ_GAIN_RB	((UINT32P)(RXDFE_BASE+0x003C))
#define RXDFE_SW_IQ_PHASE_SINGLE	((UINT32P)(RXDFE_BASE+0x0040))
#define RXDFE_SW_IQ_PHASE_DUAL	((UINT32P)(RXDFE_BASE+0x0044))
#define RXDFE_IQ_PHASE_RB	((UINT32P)(RXDFE_BASE+0x0048))
#define RXDFE_RF_EQ_COEF1_SINGLE	((UINT32P)(RXDFE_BASE+0x004C))
#define RXDFE_RF_EQ_COEF2_SINGLE	((UINT32P)(RXDFE_BASE+0x0050))
#define RXDFE_RF_EQ_COEF3_SINGLE	((UINT32P)(RXDFE_BASE+0x0054))
#define RXDFE_RF_EQ_COEF4_SINGLE	((UINT32P)(RXDFE_BASE+0x0058))
#define RXDFE_RF_EQ_COEF5_SINGLE	((UINT32P)(RXDFE_BASE+0x005C))
#define RXDFE_RF_EQ_COEF6_SINGLE	((UINT32P)(RXDFE_BASE+0x0060))
#define RXDFE_RF_EQ_COEF1_DUAL	((UINT32P)(RXDFE_BASE+0x0064))
#define RXDFE_RF_EQ_COEF2_DUAL	((UINT32P)(RXDFE_BASE+0x0068))
#define RXDFE_RF_EQ_COEF3_DUAL	((UINT32P)(RXDFE_BASE+0x006C))
#define RXDFE_RF_EQ_COEF4_DUAL	((UINT32P)(RXDFE_BASE+0x0070))
#define RXDFE_RF_EQ_COEF5_DUAL	((UINT32P)(RXDFE_BASE+0x0074))
#define RXDFE_RF_EQ_COEF6_DUAL	((UINT32P)(RXDFE_BASE+0x0078))
#define RXDFE_HPF_CON	((UINT32P)(RXDFE_BASE+0x007C))
#define RXDFE_SW_CARRIER_OFFSET0_DUAL0	((UINT32P)(RXDFE_BASE+0x0080))
#define RXDFE_SW_CARRIER_OFFSET_DUAL1	((UINT32P)(RXDFE_BASE+0x0084))
#define RXDFE_NCO_FREQ_OFFSET_DUAL0	((UINT32P)(RXDFE_BASE+0x0088))
#define RXDFE_NCO_FREQ_OFFSET_DUAL0_RXK	((UINT32P)(RXDFE_BASE+0x008C))
#define RXDFE_NCO_FREQ_OFFSET_DUAL1	((UINT32P)(RXDFE_BASE+0x0090))
#define RXDFE_NCO_FREQ_OFFSET_DUAL1_RXK	((UINT32P)(RXDFE_BASE+0x0094))
#define RXDFE_INTPL	((UINT32P)(RXDFE_BASE+0x0098))
#define RXDFE_SW_INTPL	((UINT32P)(RXDFE_BASE+0x009C))
#define RXDFE_CLIP_ITP_DUAL0_ANT0	((UINT32P)(RXDFE_BASE+0x00A0))
#define RXDFE_CLIP_ITP_DUAL1_ANT0	((UINT32P)(RXDFE_BASE+0x00A4))
#define RXDFE_CLIP_ITP_DUAL0_ANT1	((UINT32P)(RXDFE_BASE+0x00A8))
#define RXDFE_CLIP_ITP_DUAL1_ANT1	((UINT32P)(RXDFE_BASE+0x00AC))
#define RXDFE_CIC_CLIP_COUNTER_ANT0	((UINT32P)(RXDFE_BASE+0x00B0))
#define RXDFE_CIC_CLIP_COUNTER_ANT1	((UINT32P)(RXDFE_BASE+0x00B4))
#define RXDFE_PR_CON	((UINT32P)(RXDFE_BASE+0x00B8))
#define RXDFE_PR_H	((UINT32P)(RXDFE_BASE+0x00BC))
#define RXDFE_PR_M	((UINT32P)(RXDFE_BASE+0x00C0))
#define RXDFE_PR_L	((UINT32P)(RXDFE_BASE+0x00C4))
#define RXDFE_WB_COEF0_SINGLE	((UINT32P)(RXDFE_BASE+0x00C8))
#define RXDFE_WB_COEF1_SINGLE	((UINT32P)(RXDFE_BASE+0x00CC))
#define RXDFE_WB_COEF2_SINGLE	((UINT32P)(RXDFE_BASE+0x00D0))
#define RXDFE_WB_COEF0_DUAL	((UINT32P)(RXDFE_BASE+0x0114))
#define RXDFE_WB_COEF1_DUAL	((UINT32P)(RXDFE_BASE+0x0118))
#define RXDFE_WB_COEF2_DUAL	((UINT32P)(RXDFE_BASE+0x011C))
#define DFTC_TIMING_FACTOR_0	((UINT32P)(RXDFE_BASE+0x00D4))
#define DFTC_TIMING_FACTOR_1	((UINT32P)(RXDFE_BASE+0x00D8))
#define DFTC_TIMING_FACTOR_2	((UINT32P)(RXDFE_BASE+0x00DC))
#define DFTC_TIMING_FACTOR_3	((UINT32P)(RXDFE_BASE+0x00E0))
#define RXDFE_VERSION_TAG	((UINT32P)(RXDFE_BASE+0x00E4))
#define RXDFE_DEBUG_1	((UINT32P)(RXDFE_BASE+0x00E8))
#define RXDFE_DEBUG_2	((UINT32P)(RXDFE_BASE+0x00EC))
#define RXDFE_DEBUG_3	((UINT32P)(RXDFE_BASE+0x00F0))
#define RXDFE_GROUP_SELECT	((UINT32P)(RXDFE_BASE+0x00F4))
#define RXDFE_DEBUG_SELECT1	((UINT32P)(RXDFE_BASE+0x00F8))
#define RXDFE_DEBUG_SELECT2	((UINT32P)(RXDFE_BASE+0x00FC))
#define RXDFE_DEBUG_SELECT3	((UINT32P)(RXDFE_BASE+0x0100))
#define RXDFE_DEBUG_CHECK_SUM0	((UINT32P)(RXDFE_BASE+0x0104))
#define RXDFE_DEBUG_CHECK_SUM1	((UINT32P)(RXDFE_BASE+0x0108))
#define RXDFE_DEBUG_OUT0	((UINT32P)(RXDFE_BASE+0x010C))
#define RXDFE_DEBUG_OUT1	((UINT32P)(RXDFE_BASE+0x0110))
#define RXDFE_OVLD	((UINT32P)(RXDFE_BASE+0x0120))
#define RXDFE_TDF_COEF0_ANT0	((UINT32P)(RXDFE_BASE+0x0124))
#define RXDFE_TDF_COEF1_ANT0	((UINT32P)(RXDFE_BASE+0x0128))
#define RXDFE_TDF_COEF2_ANT0	((UINT32P)(RXDFE_BASE+0x012C))
#define RXDFE_TDF_COEF3_ANT0	((UINT32P)(RXDFE_BASE+0x0130))
#define RXDFE_TDF_COEF0_ANT1	((UINT32P)(RXDFE_BASE+0x0134))
#define RXDFE_TDF_COEF1_ANT1	((UINT32P)(RXDFE_BASE+0x0138))
#define RXDFE_TDF_COEF2_ANT1	((UINT32P)(RXDFE_BASE+0x013C))
#define RXDFE_TDF_COEF3_ANT1	((UINT32P)(RXDFE_BASE+0x0140))
#define RXDFE_SPARE1	((UINT32P)(RXDFE_BASE+0x0144))
#define RXDFE_SPARE2	((UINT32P)(RXDFE_BASE+0x0148))
#define RXDFE_SPARE3	((UINT32P)(RXDFE_BASE+0x014C))
#define RXDFE_F208M_SPARE	((UINT32P)(RXDFE_BASE+0x0150))
#define RXDFE_AGCDCCON_ANT0	((UINT32P)(RXDFE_BASE+0x0200))
#define RXDFE_DSCON_ANT0	((UINT32P)(RXDFE_BASE+0x0204))
#define RXDFE_RFDLY_ANT0	((UINT32P)(RXDFE_BASE+0x0208))
#define RXDFE_S_IBWB_ANT0	((UINT32P)(RXDFE_BASE+0x020C))
#define RXDFE_S_DC_ANT0	((UINT32P)(RXDFE_BASE+0x0210))
#define RXDFE_N_BL_IBWB_ANT0	((UINT32P)(RXDFE_BASE+0x0214))
#define RXDFE_N_BR_IB_ANT0	((UINT32P)(RXDFE_BASE+0x0218))
#define RXDFE_N_BR_WB_ANT0	((UINT32P)(RXDFE_BASE+0x021C))
#define RXDFE_N_BL_DC_ANT0	((UINT32P)(RXDFE_BASE+0x0220))
#define RXDFE_N_BR_DC_ANT0	((UINT32P)(RXDFE_BASE+0x0224))
#define RXDFE_N_FL_IB_ANT0	((UINT32P)(RXDFE_BASE+0x0228))
#define RXDFE_N_FL_WB_ANT0	((UINT32P)(RXDFE_BASE+0x022C))
#define RXDFE_N_FL_DC_ANT0	((UINT32P)(RXDFE_BASE+0x0230))
#define RXDFE_RSSI_THRE_ANT0	((UINT32P)(RXDFE_BASE+0x0234))
#define RXDFE_DC_THRE_ANT0	((UINT32P)(RXDFE_BASE+0x0238))
#define RXDFE_ACQ_DC_THRE_ANT0	((UINT32P)(RXDFE_BASE+0x023C))
#define RXDFE_IB_THRE_ANT0	((UINT32P)(RXDFE_BASE+0x0240))
#define RXDFE_WB_THRE_ANT0	((UINT32P)(RXDFE_BASE+0x0244))
#define RXDFE_RFAGC_PAR_ANT0	((UINT32P)(RXDFE_BASE+0x0248))
#define RXDFE_DIGAGC_PAR_ANT0	((UINT32P)(RXDFE_BASE+0x024C))
#define RXDFE_DC_PAR_ANT0	((UINT32P)(RXDFE_BASE+0x0250))
#define RXDFE_INI_STA_ANT0	((UINT32P)(RXDFE_BASE+0x0254))
#define RXDFE_STGLEN_ANT0	((UINT32P)(RXDFE_BASE+0x0258))
#define RXDFE_INI_AGC_ANT0	((UINT32P)(RXDFE_BASE+0x025C))
#define RXDFE_INI_DCI_ANT0	((UINT32P)(RXDFE_BASE+0x0260))
#define RXDFE_INI_DCQ_ANT0	((UINT32P)(RXDFE_BASE+0x0264))
#define RXDFE_CURR_EN_ANT0	((UINT32P)(RXDFE_BASE+0x0268))
#define RXDFE_CURR_STA_ANT0	((UINT32P)(RXDFE_BASE+0x026C))
#define RXDFE_CURR_AGC_ANT0	((UINT32P)(RXDFE_BASE+0x0270))
#define RXDFE_CURR_DCI_ANT0	((UINT32P)(RXDFE_BASE+0x0274))
#define RXDFE_CURR_DCQ_ANT0	((UINT32P)(RXDFE_BASE+0x0278))
#define RXDFE_RSSI_ANT0	((UINT32P)(RXDFE_BASE+0x027C))
#define RXDFE_RSSIC_ANT0	((UINT32P)(RXDFE_BASE+0x0280))
#define RXDFE_RSSI_PAR_ANT0	((UINT32P)(RXDFE_BASE+0x0284))
#define RXDFE_INT_STA_ANT0	((UINT32P)(RXDFE_BASE+0x0288))
#define RXDFE_INT_STA2_ANT0	((UINT32P)(RXDFE_BASE+0x028C))
#define RXDFE_EST_DCI_ANT0	((UINT32P)(RXDFE_BASE+0x0290))
#define RXDFE_EST_DCQ_ANT0	((UINT32P)(RXDFE_BASE+0x0294))
#define RXDFE_GAINDIFF_ANT0	((UINT32P)(RXDFE_BASE+0x0298))
#define RXDFE_GAINDIFF2_ANT0	((UINT32P)(RXDFE_BASE+0x029C))
#define RXDFE_DC1STA_ANT0	((UINT32P)(RXDFE_BASE+0x02A0))
#define RXDFE_DC2STA_ANT0	((UINT32P)(RXDFE_BASE+0x02A4))
#define RXDFE_PGASTA_ANT0	((UINT32P)(RXDFE_BASE+0x02A8))
#define RXDFE_PATH_LOSS_ANT0	((UINT32P)(RXDFE_BASE+0x02AC))
#define RXDFE_RFCON_ANT0	((UINT32P)(RXDFE_BASE+0x02B0))
#define RXDFE_SWGAIN_ANT0	((UINT32P)(RXDFE_BASE+0x02B4))
#define RXDFE_DMADBG_ANT0	((UINT32P)(RXDFE_BASE+0x02B8))
#define RXDFE_PMASK_ANT0	((UINT32P)(RXDFE_BASE+0x02BC))
#define RXDFE_PVALUE_ANT0	((UINT32P)(RXDFE_BASE+0x02C0))
#define RXDFE_IDX_H_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02C4))
#define RXDFE_IDX_M_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02C8))
#define RXDFE_IDX_L_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02CC))
#define RXDFE_ADDR_H_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02D0))
#define RXDFE_ADDR_M_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02D4))
#define RXDFE_ADDR_L_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02D8))
#define RXDFE_HYST1_GAIN_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02DC))
#define RXDFE_HYST2_GAIN_HB_ANT0	((UINT32P)(RXDFE_BASE+0x02E0))
#define RXDFE_IDX_H_LB_ANT0	((UINT32P)(RXDFE_BASE+0x02E4))
#define RXDFE_IDX_M_LB_ANT0	((UINT32P)(RXDFE_BASE+0x02E8))
#define RXDFE_IDX_L_LB_ANT0	((UINT32P)(RXDFE_BASE+0x02EC))
#define RXDFE_ADDR_H_LB_ANT0	((UINT32P)(RXDFE_BASE+0x02F0))
#define RXDFE_ADDR_M_LB_ANT0	((UINT32P)(RXDFE_BASE+0x02F4))
#define RXDFE_ADDR_L_LB_ANT0	((UINT32P)(RXDFE_BASE+0x02F8))
#define RXDFE_HYST1_GAIN_LB_ANT0	((UINT32P)(RXDFE_BASE+0x02FC))
#define RXDFE_HYST2_GAIN_LB_ANT0	((UINT32P)(RXDFE_BASE+0x0300))
#define RXDFE_ADDR_H_HDC_ANT0	((UINT32P)(RXDFE_BASE+0x0304))
#define RXDFE_ADDR_M_HDC_ANT0	((UINT32P)(RXDFE_BASE+0x0308))
#define RXDFE_ADDR_L_HDC_ANT0	((UINT32P)(RXDFE_BASE+0x030C))
#define RXDFE_DC_INIVALID0_ANT0	((UINT32P)(RXDFE_BASE+0x0310))
#define RXDFE_DC_INIVALID1_ANT0	((UINT32P)(RXDFE_BASE+0x0314))
#define RXDFE_ADDR_H_LDC_ANT0	((UINT32P)(RXDFE_BASE+0x0318))
#define RXDFE_ADDR_M_LDC_ANT0	((UINT32P)(RXDFE_BASE+0x031C))
#define RXDFE_ADDR_L_LDC_ANT0	((UINT32P)(RXDFE_BASE+0x0320))
#define RXDFE_ADDR_H_HDC_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x032C))
#define RXDFE_ADDR_M_HDC_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0330))
#define RXDFE_ADDR_L_HDC_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0334))
#define RXDFE_ADDR_H_LDC_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0340))
#define RXDFE_ADDR_M_LDC_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0344))
#define RXDFE_ADDR_L_LDC_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0348))
#define RXDFE_DC_VALID0_ANT0	((UINT32P)(RXDFE_BASE+0x0354))
#define RXDFE_DC_VALID1_ANT0	((UINT32P)(RXDFE_BASE+0x0358))
#define RXDFE_DMASK_ANT0	((UINT32P)(RXDFE_BASE+0x0364))
#define RXDFE_DIALUE_ANT0	((UINT32P)(RXDFE_BASE+0x0368))
#define RXDFE_DQALUE_ANT0	((UINT32P)(RXDFE_BASE+0x036C))
#define RXDFE_DC_SHIFT_ANT0	((UINT32P)(RXDFE_BASE+0x0370))
#define RXDFE_DC_SET_ANT0	((UINT32P)(RXDFE_BASE+0x0374))
#define RXDFE_DC_COMP_H_ANT0	((UINT32P)(RXDFE_BASE+0x0378))
#define RXDFE_DC_COMP_M_ANT0	((UINT32P)(RXDFE_BASE+0x037C))
#define RXDFE_DC_COMP_L_ANT0	((UINT32P)(RXDFE_BASE+0x0380))
#define RXDFE_RFDC_BIQUAD0_ANT0	((UINT32P)(RXDFE_BASE+0x0384))
#define RXDFE_RFDC_BIQUAD1_ANT0	((UINT32P)(RXDFE_BASE+0x0388))
#define RXDFE_BIQUAD_MAPH_ANT0	((UINT32P)(RXDFE_BASE+0x038C))
#define RXDFE_BIQUAD_MAPM_ANT0	((UINT32P)(RXDFE_BASE+0x0390))
#define RXDFE_BIQUAD_MAPL_ANT0	((UINT32P)(RXDFE_BASE+0x0394))
#define RXDFE_INBAND_LEVEL_MAX_ANT0	((UINT32P)(RXDFE_BASE+0x0398))
#define RXDFE_SW_RFDCOI_ANT0	((UINT32P)(RXDFE_BASE+0x039C))
#define RXDFE_SW_RFDCOQ_ANT0	((UINT32P)(RXDFE_BASE+0x03A0))
#define RXDFE_WB_CRISIS_LV_READ_ANT0	((UINT32P)(RXDFE_BASE+0x03A4))
#define RXDFE_WB_OVLD_ANT0	((UINT32P)(RXDFE_BASE+0x03A8))
#define RXDFE_SP_UPDATE_ANT0	((UINT32P)(RXDFE_BASE+0x03AC))
#define RXDFE_DC_SATURATE_ANT0	((UINT32P)(RXDFE_BASE+0x03B0))
#define RXDFE_ALL_CW_ANT0	((UINT32P)(RXDFE_BASE+0x03B4))
#define RXDFE_SPARE4	((UINT32P)(RXDFE_BASE+0x03B8))
#define RXDFE_SPARE5	((UINT32P)(RXDFE_BASE+0x03BC))
#define RXDFE_SPARE6	((UINT32P)(RXDFE_BASE+0x03C0))
#define RXDFE_AGCDCCON_ANT1	((UINT32P)(RXDFE_BASE+0x0400))
#define RXDFE_DSCON_ANT1	((UINT32P)(RXDFE_BASE+0x0404))
#define RXDFE_RFDLY_ANT1	((UINT32P)(RXDFE_BASE+0x0408))
#define RXDFE_S_IBWB_ANT1	((UINT32P)(RXDFE_BASE+0x040C))
#define RXDFE_S_DC_ANT1	((UINT32P)(RXDFE_BASE+0x0410))
#define RXDFE_N_BL_IBWB_ANT1	((UINT32P)(RXDFE_BASE+0x0414))
#define RXDFE_N_BR_IB_ANT1	((UINT32P)(RXDFE_BASE+0x0418))
#define RXDFE_N_BR_WB_ANT1	((UINT32P)(RXDFE_BASE+0x041C))
#define RXDFE_N_BL_DC_ANT1	((UINT32P)(RXDFE_BASE+0x0420))
#define RXDFE_N_BR_DC_ANT1	((UINT32P)(RXDFE_BASE+0x0424))
#define RXDFE_N_FL_IB_ANT1	((UINT32P)(RXDFE_BASE+0x0428))
#define RXDFE_N_FL_WB_ANT1	((UINT32P)(RXDFE_BASE+0x042C))
#define RXDFE_N_FL_DC_ANT1	((UINT32P)(RXDFE_BASE+0x0430))
#define RXDFE_RSSI_THRE_ANT1	((UINT32P)(RXDFE_BASE+0x0434))
#define RXDFE_DC_THRE_ANT1	((UINT32P)(RXDFE_BASE+0x0438))
#define RXDFE_ACQ_DC_THRE_ANT1	((UINT32P)(RXDFE_BASE+0x043C))
#define RXDFE_IB_THRE_ANT1	((UINT32P)(RXDFE_BASE+0x0440))
#define RXDFE_WB_THRE_ANT1	((UINT32P)(RXDFE_BASE+0x0444))
#define RXDFE_RFAGC_PAR_ANT1	((UINT32P)(RXDFE_BASE+0x0448))
#define RXDFE_DIGAGC_PAR_ANT1	((UINT32P)(RXDFE_BASE+0x044C))
#define RXDFE_DC_PAR_ANT1	((UINT32P)(RXDFE_BASE+0x0450))
#define RXDFE_INI_STA_ANT1	((UINT32P)(RXDFE_BASE+0x0454))
#define RXDFE_STGLEN_ANT1	((UINT32P)(RXDFE_BASE+0x0458))
#define RXDFE_INI_AGC_ANT1	((UINT32P)(RXDFE_BASE+0x045C))
#define RXDFE_INI_DCI_ANT1	((UINT32P)(RXDFE_BASE+0x0460))
#define RXDFE_INI_DCQ_ANT1	((UINT32P)(RXDFE_BASE+0x0464))
#define RXDFE_CURR_EN_ANT1	((UINT32P)(RXDFE_BASE+0x0468))
#define RXDFE_CURR_STA_ANT1	((UINT32P)(RXDFE_BASE+0x046C))
#define RXDFE_CURR_AGC_ANT1	((UINT32P)(RXDFE_BASE+0x0470))
#define RXDFE_CURR_DCI_ANT1	((UINT32P)(RXDFE_BASE+0x0474))
#define RXDFE_CURR_DCQ_ANT1	((UINT32P)(RXDFE_BASE+0x0478))
#define RXDFE_RSSI_ANT1	((UINT32P)(RXDFE_BASE+0x047C))
#define RXDFE_RSSIC_ANT1	((UINT32P)(RXDFE_BASE+0x0480))
#define RXDFE_RSSI_PAR_ANT1	((UINT32P)(RXDFE_BASE+0x0484))
#define RXDFE_INT_STA_ANT1	((UINT32P)(RXDFE_BASE+0x0488))
#define RXDFE_INT_STA2_ANT1	((UINT32P)(RXDFE_BASE+0x048C))
#define RXDFE_EST_DCI_ANT1	((UINT32P)(RXDFE_BASE+0x0490))
#define RXDFE_EST_DCQ_ANT1	((UINT32P)(RXDFE_BASE+0x0494))
#define RXDFE_GAINDIFF_ANT1	((UINT32P)(RXDFE_BASE+0x0498))
#define RXDFE_GAINDIFF2_ANT1	((UINT32P)(RXDFE_BASE+0x049C))
#define RXDFE_DC1STA_ANT1	((UINT32P)(RXDFE_BASE+0x04A0))
#define RXDFE_DC2STA_ANT1	((UINT32P)(RXDFE_BASE+0x04A4))
#define RXDFE_PGASTA_ANT1	((UINT32P)(RXDFE_BASE+0x04A8))
#define RXDFE_PATH_LOSS_ANT1	((UINT32P)(RXDFE_BASE+0x04AC))
#define RXDFE_RFCON_ANT1	((UINT32P)(RXDFE_BASE+0x04B0))
#define RXDFE_SWGAIN_ANT1	((UINT32P)(RXDFE_BASE+0x04B4))
#define RXDFE_DMADBG_ANT1	((UINT32P)(RXDFE_BASE+0x04B8))
#define RXDFE_PMASK_ANT1	((UINT32P)(RXDFE_BASE+0x04BC))
#define RXDFE_PVALUE_ANT1	((UINT32P)(RXDFE_BASE+0x04C0))
#define RXDFE_IDX_H_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04C4))
#define RXDFE_IDX_M_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04C8))
#define RXDFE_IDX_L_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04CC))
#define RXDFE_ADDR_H_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04D0))
#define RXDFE_ADDR_M_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04D4))
#define RXDFE_ADDR_L_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04D8))
#define RXDFE_HYST1_GAIN_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04DC))
#define RXDFE_HYST2_GAIN_HB_ANT1	((UINT32P)(RXDFE_BASE+0x04E0))
#define RXDFE_IDX_H_LB_ANT1	((UINT32P)(RXDFE_BASE+0x04E4))
#define RXDFE_IDX_M_LB_ANT1	((UINT32P)(RXDFE_BASE+0x04E8))
#define RXDFE_IDX_L_LB_ANT1	((UINT32P)(RXDFE_BASE+0x04EC))
#define RXDFE_ADDR_H_LB_ANT1	((UINT32P)(RXDFE_BASE+0x04F0))
#define RXDFE_ADDR_M_LB_ANT1	((UINT32P)(RXDFE_BASE+0x04F4))
#define RXDFE_ADDR_L_LB_ANT1	((UINT32P)(RXDFE_BASE+0x04F8))
#define RXDFE_HYST1_GAIN_LB_ANT1	((UINT32P)(RXDFE_BASE+0x04FC))
#define RXDFE_HYST2_GAIN_LB_ANT1	((UINT32P)(RXDFE_BASE+0x0500))
#define RXDFE_ADDR_H_HDC_ANT1	((UINT32P)(RXDFE_BASE+0x0504))
#define RXDFE_ADDR_M_HDC_ANT1	((UINT32P)(RXDFE_BASE+0x0508))
#define RXDFE_ADDR_L_HDC_ANT1	((UINT32P)(RXDFE_BASE+0x050C))
#define RXDFE_DC_INIVALID0_ANT1	((UINT32P)(RXDFE_BASE+0x0510))
#define RXDFE_DC_INIVALID1_ANT1	((UINT32P)(RXDFE_BASE+0x0514))
#define RXDFE_ADDR_H_LDC_ANT1	((UINT32P)(RXDFE_BASE+0x0518))
#define RXDFE_ADDR_M_LDC_ANT1	((UINT32P)(RXDFE_BASE+0x051C))
#define RXDFE_ADDR_L_LDC_ANT1	((UINT32P)(RXDFE_BASE+0x0520))
#define RXDFE_ADDR_H_HDC_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x052C))
#define RXDFE_ADDR_M_HDC_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0530))
#define RXDFE_ADDR_L_HDC_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0534))
#define RXDFE_ADDR_H_LDC_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0540))
#define RXDFE_ADDR_M_LDC_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0544))
#define RXDFE_ADDR_L_LDC_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0548))
#define RXDFE_DC_VALID0_ANT1	((UINT32P)(RXDFE_BASE+0x0554))
#define RXDFE_DC_VALID1_ANT1	((UINT32P)(RXDFE_BASE+0x0558))
#define RXDFE_DMASK_ANT1	((UINT32P)(RXDFE_BASE+0x0564))
#define RXDFE_DIALUE_ANT1	((UINT32P)(RXDFE_BASE+0x0568))
#define RXDFE_DQALUE_ANT1	((UINT32P)(RXDFE_BASE+0x056C))
#define RXDFE_DC_SHIFT_ANT1	((UINT32P)(RXDFE_BASE+0x0570))
#define RXDFE_DC_SET_ANT1	((UINT32P)(RXDFE_BASE+0x0574))
#define RXDFE_DC_COMP_H_ANT1	((UINT32P)(RXDFE_BASE+0x0578))
#define RXDFE_DC_COMP_M_ANT1	((UINT32P)(RXDFE_BASE+0x057C))
#define RXDFE_DC_COMP_L_ANT1	((UINT32P)(RXDFE_BASE+0x0580))
#define RXDFE_RFDC_BIQUAD0_ANT1	((UINT32P)(RXDFE_BASE+0x0584))
#define RXDFE_RFDC_BIQUAD1_ANT1	((UINT32P)(RXDFE_BASE+0x0588))
#define RXDFE_BIQUAD_MAPH_ANT1	((UINT32P)(RXDFE_BASE+0x058C))
#define RXDFE_BIQUAD_MAPM_ANT1	((UINT32P)(RXDFE_BASE+0x0590))
#define RXDFE_BIQUAD_MAPL_ANT1	((UINT32P)(RXDFE_BASE+0x0594))
#define RXDFE_INBAND_LEVEL_MAX_ANT1	((UINT32P)(RXDFE_BASE+0x0598))
#define RXDFE_SW_RFDCOI_ANT1	((UINT32P)(RXDFE_BASE+0x059C))
#define RXDFE_SW_RFDCOQ_ANT1	((UINT32P)(RXDFE_BASE+0x05A0))
#define RXDFE_WB_CRISIS_LV_READ_ANT1	((UINT32P)(RXDFE_BASE+0x05A4))
#define RXDFE_WB_OVLD_ANT1	((UINT32P)(RXDFE_BASE+0x05A8))
#define RXDFE_SP_UPDATE_ANT1	((UINT32P)(RXDFE_BASE+0x05AC))
#define RXDFE_DC_SATURATE_ANT1	((UINT32P)(RXDFE_BASE+0x05B0))
#define RXDFE_ALL_CW_ANT1	((UINT32P)(RXDFE_BASE+0x05B4))
#define RXDFE_SPARE7	((UINT32P)(RXDFE_BASE+0x05B8))
#define RXDFE_SPARE8	((UINT32P)(RXDFE_BASE+0x05BC))
#define RXDFE_SPARE9	((UINT32P)(RXDFE_BASE+0x05C0))
#define RXDFE_CAL_RX_ACT_CFG	((UINT32P)(RXDFE_BASE+0x0600))
#define RXDFE_CAL_RX_ACT_DLY	((UINT32P)(RXDFE_BASE+0x0604))
#define RXDFE_CAL_RX_DCEN_LEN_STL	((UINT32P)(RXDFE_BASE+0x0608))
#define RXDFE_CAL_RX_IQ_EST_LEN	((UINT32P)(RXDFE_BASE+0x060C))
#define RXDFE_CAL_RX_BSI_TT_EN	((UINT32P)(RXDFE_BASE+0x0610))
#define RXDFE_CAL_RX_BSI_TT_DIS	((UINT32P)(RXDFE_BASE+0x0614))
#define RXDFE_CAL_RX_BSI_GAIN	((UINT32P)(RXDFE_BASE+0x0618))
#define RXDFE_CAL_RX_BSI_DC0	((UINT32P)(RXDFE_BASE+0x061C))
#define RXDFE_CAL_RX_BSI_DC1	((UINT32P)(RXDFE_BASE+0x0620))
#define RXDFE_CAL_DEBUG_FSM_ANT0	((UINT32P)(RXDFE_BASE+0x0624))
#define RXDFE_CAL_DEBUG_RX_DC_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x0628))
#define RXDFE_CAL_DEBUG_RX_DC_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x062C))
#define RXDFE_CAL_DEBUG_RX_DC_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0630))
#define RXDFE_CAL_DEBUG_RX_DC_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0634))
#define RXDFE_CAL_RX_GAIN_PHASE_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x0638))
#define RXDFE_CAL_RX_GAIN_PHASE_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x063C))
#define RXDFE_CAL_DEBUG_FSM_ANT1	((UINT32P)(RXDFE_BASE+0x0640))
#define RXDFE_CAL_RX_GAIN_PHASE_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0644))
#define RXDFE_CAL_RX_GAIN_PHASE_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0648))
#define RXDFE_SPARE10	((UINT32P)(RXDFE_BASE+0x064C))
#define RXDFE_SPARE11	((UINT32P)(RXDFE_BASE+0x0650))
#define RXDFE_SPARE12	((UINT32P)(RXDFE_BASE+0x0654))
#define RXDFE_CAL_RX_ACT_CFG_E2	((UINT32P)(RXDFE_BASE+0x0800))
#define RXDFE_CAL_RX_ACT_DLY_E2	((UINT32P)(RXDFE_BASE+0x0804))
#define RXDFE_CAL_RX_IQ_EST_LEN_E2	((UINT32P)(RXDFE_BASE+0x0808))
#define RXDFE_CAL_DEBUG_FSM_E2	((UINT32P)(RXDFE_BASE+0x080C))
#define RXDFE_CAL_I2_POS_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x0810))
#define RXDFE_CAL_Q2_POS_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x0814))
#define RXDFE_CAL_IQ_POS_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x0818))
#define RXDFE_CAL_I2_NEG_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x081C))
#define RXDFE_CAL_Q2_NEG_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x0820))
#define RXDFE_CAL_IQ_NEG_SINGLE_ANT0	((UINT32P)(RXDFE_BASE+0x0824))
#define RXDFE_CAL_I2_POS_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0828))
#define RXDFE_CAL_Q2_POS_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x082C))
#define RXDFE_CAL_IQ_POS_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0830))
#define RXDFE_CAL_I2_NEG_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0834))
#define RXDFE_CAL_Q2_NEG_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x0838))
#define RXDFE_CAL_IQ_NEG_DUAL_ANT0	((UINT32P)(RXDFE_BASE+0x083C))
#define RXDFE_CAL_I2_POS_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x0840))
#define RXDFE_CAL_Q2_POS_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x0844))
#define RXDFE_CAL_IQ_POS_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x0848))
#define RXDFE_CAL_I2_NEG_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x084C))
#define RXDFE_CAL_Q2_NEG_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x0850))
#define RXDFE_CAL_IQ_NEG_SINGLE_ANT1	((UINT32P)(RXDFE_BASE+0x0854))
#define RXDFE_CAL_I2_POS_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0858))
#define RXDFE_CAL_Q2_POS_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x085C))
#define RXDFE_CAL_IQ_POS_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0860))
#define RXDFE_CAL_I2_NEG_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0864))
#define RXDFE_CAL_Q2_NEG_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x0868))
#define RXDFE_CAL_IQ_NEG_DUAL_ANT1	((UINT32P)(RXDFE_BASE+0x086C))
#define RXDFE_CAL_ACC_READY_SINGLE_E2	((UINT32P)(RXDFE_BASE+0x0870))
#define RXDFE_CAL_ACC_READY_DUAL_E2	((UINT32P)(RXDFE_BASE+0x0874))

// APB Module hspasys_4_confg
#define HSPASYS_4_CONFG_BASE (0x83870000)
#define HSPASYS_4_APB_CYCLE_R	((UINT32P)(HSPASYS_4_CONFG_BASE+0x0000))
#define HSPASYS_4_APB_CYCLE_W	((UINT32P)(HSPASYS_4_CONFG_BASE+0x0004))
#define HSPASYS_4_BUS_PRIORITY	((UINT32P)(HSPASYS_4_CONFG_BASE+0x0008))
#define HSPASYS_4_CHANNEL_DIS	((UINT32P)(HSPASYS_4_CONFG_BASE+0x000c))
#define HSPASYS_4_CHANNEL_IDLE	((UINT32P)(HSPASYS_4_CONFG_BASE+0x0010))
#define HSPASYS_4_SPARE_APB0	((UINT32P)(HSPASYS_4_CONFG_BASE+0x0014))
#define HSPASYS_4_SPARE_APB1	((UINT32P)(HSPASYS_4_CONFG_BASE+0x0018))
#define HSPASYS_4_DELSEL0	((UINT32P)(HSPASYS_4_CONFG_BASE+0x001c))
#define HSPASYS_4_DELSEL1	((UINT32P)(HSPASYS_4_CONFG_BASE+0x0020))
#define HSPASYS_4_DELSEL2	((UINT32P)(HSPASYS_4_CONFG_BASE+0x0024))
#define HSPASYS_4_PWR_AWARE	((UINT32P)(HSPASYS_4_CONFG_BASE+0x0028))
#define HSPASYS_4_MBIST_BKGND	((UINT32P)(HSPASYS_4_CONFG_BASE+0x002c))
#define HSPASYS_4_MBIST_BSEL	((UINT32P)(HSPASYS_4_CONFG_BASE+0x0030))
#define HSPASYS_4_GPIO_DBG	((UINT32P)(HSPASYS_4_CONFG_BASE+0x0034))
#define HSPASYS_4_CG_CON	((UINT32P)(HSPASYS_4_CONFG_BASE+0x0038))
#define HSPASYS_4_CG_SET	((UINT32P)(HSPASYS_4_CONFG_BASE+0x003C))
#define HSPASYS_4_CG_CLR	((UINT32P)(HSPASYS_4_CONFG_BASE+0x0040))

// APB Module dbg
#define DBG_BASE (0x83880000)
#define DBG_TXCRP_DST_ADDR	((UINT32P)(DBG_BASE+0x0000))
#define DBG_TXCRP_DUMP_LENGTH	((UINT32P)(DBG_BASE+0x0004))
#define DBG_TXCRP_CTRL	((UINT32P)(DBG_BASE+0x0008))
#define DBG_TXCRP_DUMP_DELAY	((UINT32P)(DBG_BASE+0x000C))
#define DBG_TXCRP_STA	((UINT32P)(DBG_BASE+0x0010))
#define DBG_TXBRP_DST_ADDR	((UINT32P)(DBG_BASE+0x1000))
#define DBG_TXBRP_DUMP_LENGTH	((UINT32P)(DBG_BASE+0x1004))
#define DBG_TXBRP_CTRL	((UINT32P)(DBG_BASE+0x1008))
#define PSEUDO_FBI	((UINT32P)(DBG_BASE+0x2000))
#define PSEUDO_TPC	((UINT32P)(DBG_BASE+0x2004))
#define PSEUDO_AI	((UINT32P)(DBG_BASE+0x2008))
#define PSEUDO_AIDELAY	((UINT32P)(DBG_BASE+0x200C))
#define DBG_RXCSH_SRC_ADDR	((UINT32P)(DBG_BASE+0x3000))
#define DBG_RXCSH_CTRL	((UINT32P)(DBG_BASE+0x3008))
#define DBG_RSSI_SRC_ADDR	((UINT32P)(DBG_BASE+0x3018))
#define DBG_RSSI_CTRL	((UINT32P)(DBG_BASE+0x301C))
#define DBG_PAC_SRC_ADDR	((UINT32P)(DBG_BASE+0x4000))
#define DBG_PAC_UFLOW	((UINT32P)(DBG_BASE+0x4004))
#define DBG_OFFLINE_SRC_ADDR	((UINT32P)(DBG_BASE+0x4008))
#define DBG_DMA0_LEN	((UINT32P)(DBG_BASE+0x5000))
#define DBG_DMA0_SRC_ADDR	((UINT32P)(DBG_BASE+0x5004))
#define DBG_DMA0_DST_ADDR	((UINT32P)(DBG_BASE+0x5008))
#define DBG_DMA0_STA	((UINT32P)(DBG_BASE+0x500C))
#define DBG_DMA1_LEN	((UINT32P)(DBG_BASE+0x5010))
#define DBG_DMA1_SRC_ADDR	((UINT32P)(DBG_BASE+0x5014))
#define DBG_DMA1_DST_ADDR	((UINT32P)(DBG_BASE+0x5018))
#define DBG_DMA1_STA	((UINT32P)(DBG_BASE+0x501C))
#define DBG_MODE_SWITCH	((UINT32P)(DBG_BASE+0xA000))
#define DBG_DBGMUX_SEL	((UINT32P)(DBG_BASE+0xA004))
#define DBG_DMA_CONFG	((UINT32P)(DBG_BASE+0xA008))
#define DBG_TXCRP_CRC32_IDX	((UINT32P)(DBG_BASE+0x001C))
#define DBG_TXCRP_CRC32_0	((UINT32P)(DBG_BASE+0x0020))
#define DBG_TXCRP_CRC32_1	((UINT32P)(DBG_BASE+0x0024))
#define DBG_TXBRP_CRC32_IDX	((UINT32P)(DBG_BASE+0x101C))
#define DBG_TXBRP_CRC32_0	((UINT32P)(DBG_BASE+0x1020))
#define DBG_TXBRP_CRC32_1	((UINT32P)(DBG_BASE+0x1024))
#define DBG_RX_CRC16_EN	((UINT32P)(DBG_BASE+0x6000))
#define DBG_RXSCCH0_CRC16	((UINT32P)(DBG_BASE+0x6004))
#define DBG_RXSCCH1_CRC16	((UINT32P)(DBG_BASE+0x6008))
#define DBG_RXSCCH2_CRC16	((UINT32P)(DBG_BASE+0x600c))
#define DBG_RXSCCH3_CRC16	((UINT32P)(DBG_BASE+0x6010))
#define DBG_RXSCCH0_DC_CRC16	((UINT32P)(DBG_BASE+0x6014))
#define DBG_RXSCCH1_DC_CRC16	((UINT32P)(DBG_BASE+0x6018))
#define DBG_RXSCCH2_DC_CRC16	((UINT32P)(DBG_BASE+0x601c))
#define DBG_RXSCCH3_DC_CRC16	((UINT32P)(DBG_BASE+0x6020))
#define DBG_RXSCCH_TAR_CRC16	((UINT32P)(DBG_BASE+0x6024))
#define DBG_RXSCCH_SFRM_IDX	((UINT32P)(DBG_BASE+0x6028))

// APB Module dbg_wrapper0
#define DWRAP0_BASE (0x83890000)

// APB Module log3g
#define LOG3G_BASE (0x838A0000)
#define LOG3G_USB_BUF_CTRL0	((UINT16P)(LOG3G_BASE+0x0000))
#define LOG3G_USB_BUF_NUM0	((UINT16P)(LOG3G_BASE+0x0004))
#define LOG3G_USB_BUF_SIZE0	((UINT16P)(LOG3G_BASE+0x0008))
#define LOG3G_USB_BUF_ADDR0	((UINT32P)(LOG3G_BASE+0x000C))
#define LOG3G_USB_BUF_CLR0	((UINT16P)(LOG3G_BASE+0x0010))
#define LOG3G_USB_BUF_STS0	((UINT16P)(LOG3G_BASE+0x0014))
#define LOG3G_ATID0	((UINT16P)(LOG3G_BASE+0x0018))
#define LOG3G_USB_BUF_NUM1	((UINT16P)(LOG3G_BASE+0x0104))
#define LOG3G_USB_BUF_SIZE1	((UINT16P)(LOG3G_BASE+0x0108))
#define LOG3G_USB_BUF_ADDR1	((UINT32P)(LOG3G_BASE+0x010C))
#define LOG3G_USB_BUF_CLR1	((UINT16P)(LOG3G_BASE+0x0110))
#define LOG3G_USB_BUF_STS1	((UINT16P)(LOG3G_BASE+0x0114))
#define LOG3G_ATID1	((UINT16P)(LOG3G_BASE+0x0118))
#define LOG3G_USB_BUF_NUM2	((UINT16P)(LOG3G_BASE+0x0204))
#define LOG3G_USB_BUF_SIZE2	((UINT16P)(LOG3G_BASE+0x0208))
#define LOG3G_USB_BUF_ADDR2	((UINT32P)(LOG3G_BASE+0x020C))
#define LOG3G_USB_BUF_CLR2	((UINT16P)(LOG3G_BASE+0x0210))
#define LOG3G_USB_BUF_STS2	((UINT16P)(LOG3G_BASE+0x0214))
#define LOG3G_ATID2	((UINT16P)(LOG3G_BASE+0x0218))
#define LOG3G_L1D_LOG_FILT	((UINT16P)(LOG3G_BASE+0x0300))
#define LOG3G_L1D_DATA_RDY	((UINT16P)(LOG3G_BASE+0x0304))
#define LOG3G_L1D_LOG_STS	((UINT16P)(LOG3G_BASE+0x0308))
#define LOG3G_L1D_PID1	((UINT16P)(LOG3G_BASE+0x0310))
#define LOG3G_L1D_PID2	((UINT16P)(LOG3G_BASE+0x0320))
#define LOG3G_L1D_PID3	((UINT16P)(LOG3G_BASE+0x0330))
#define LOG3G_L1D_PID4	((UINT16P)(LOG3G_BASE+0x0340))
#define LOG3G_L1D_PID5	((UINT16P)(LOG3G_BASE+0x0350))
#define LOG3G_L1D_PID6	((UINT16P)(LOG3G_BASE+0x0360))
#define LOG3G_L1D_PID7	((UINT16P)(LOG3G_BASE+0x0370))
#define LOG3G_L1D_LEN1	((UINT16P)(LOG3G_BASE+0x0314))
#define LOG3G_L1D_LEN2	((UINT16P)(LOG3G_BASE+0x0324))
#define LOG3G_L1D_LEN3	((UINT16P)(LOG3G_BASE+0x0334))
#define LOG3G_L1D_LEN4	((UINT16P)(LOG3G_BASE+0x0344))
#define LOG3G_L1D_LEN5	((UINT16P)(LOG3G_BASE+0x0354))
#define LOG3G_L1D_LEN6	((UINT16P)(LOG3G_BASE+0x0364))
#define LOG3G_L1D_LEN7	((UINT16P)(LOG3G_BASE+0x0374))
#define LOG3G_L1D_ADDR1	((UINT32P)(LOG3G_BASE+0x0318))
#define LOG3G_L1D_ADDR2	((UINT32P)(LOG3G_BASE+0x0328))
#define LOG3G_L1D_ADDR3	((UINT32P)(LOG3G_BASE+0x0338))
#define LOG3G_L1D_ADDR4	((UINT32P)(LOG3G_BASE+0x0348))
#define LOG3G_L1D_ADDR5	((UINT32P)(LOG3G_BASE+0x0358))
#define LOG3G_L1D_ADDR6	((UINT32P)(LOG3G_BASE+0x0368))
#define LOG3G_L1D_ADDR7	((UINT32P)(LOG3G_BASE+0x0378))
#define LOG3G_TX_SRC_LEN	((UINT16P)(LOG3G_BASE+0x0400))
#define LOG3G_DBG_CTRL	((UINT16P)(LOG3G_BASE+0x0500))
#define LOG3G_DBG_BUF_L	((UINT32P)(LOG3G_BASE+0x0504))
#define LOG3G_DBG_BUF_H	((UINT32P)(LOG3G_BASE+0x0508))
#define LOG3G_USB_BUF_CTRL1	((UINT16P)(LOG3G_BASE+0x8000))
#define LOG3G_USB_BUF_NUM3	((UINT16P)(LOG3G_BASE+0x8004))
#define LOG3G_USB_BUF_SIZE3	((UINT16P)(LOG3G_BASE+0x8008))
#define LOG3G_USB_BUF_ADDR3	((UINT32P)(LOG3G_BASE+0x800C))
#define LOG3G_USB_BUF_CLR3	((UINT16P)(LOG3G_BASE+0x8010))
#define LOG3G_USB_BUF_STS3	((UINT16P)(LOG3G_BASE+0x8014))
#define LOG3G_ATID3	((UINT16P)(LOG3G_BASE+0x8018))
#define LOG3G_SCALER_CTRL	((UINT16P)(LOG3G_BASE+0x8100))
#define LOG3G_SCALER_DBGL	((UINT32P)(LOG3G_BASE+0x8104))
#define LOG3G_SCALER_DBGH	((UINT32P)(LOG3G_BASE+0x8108))

// APB Module hspasys_4_mbist
#define HSPASYS_4_MBIST_BASE (0x838B0000)

// APB Module dbg_wrapper1
#define DWRAP1_BASE (0x838C0000)

// APB Module tddsys
#define TDD_BASE (0x84000000)
#define tdd_pmu_pwr_con_misc_offs_2nd	((UINT16P)(TDD_BASE+0x0000001c))
#define tdd_halt_cfg_addr	((UINT16P)(TDD_BASE+0x00000000))
#define tdd_halt_status_addr	((UINT16P)(TDD_BASE+0x00000002))
#define tdd_dual_talk_cfg_addr	((UINT16P)(TDD_BASE+0x00000004))
#define tdd_spi_gpo_sel_reg1_addr	((UINT16P)(TDD_BASE+0x00000006))
#define tdd_spi_gpo_sel_reg2_addr	((UINT16P)(TDD_BASE+0x00000008))
#define tdd_spi_gpo_sel_reg3_addr	((UINT16P)(TDD_BASE+0x0000000a))
#define tdd_twog_status_mdsys_addr	((UINT16P)(TDD_BASE+0x0000000c))
#define tdd_threeg_status_mdsys_addr	((UINT16P)(TDD_BASE+0x0000000e))
#define tdd_scif_async_clk_freq_addr	((UINT16P)(TDD_BASE+0x00000010))
#define tdd_scif_async_clk_status_addr	((UINT16P)(TDD_BASE+0x00000012))
#define tdd_pmu_debug0_addr	((UINT16P)(TDD_BASE+0x00000014))
#define tdd_pmu_debug1_addr	((UINT16P)(TDD_BASE+0x00000016))
#define tdd_pmu_sft_rst_addr	((UINT16P)(TDD_BASE+0x00000018))
#define tdd_pmu_pwr_con_misc_addr	((UINT16P)(TDD_BASE+0x0000001a))
#define tdd_pmu_pwr_con_misc_2nd_addr	((UINT16P)(TDD_BASE+0x00000000))
#define tdd_mbist_ctrl_addr	((UINT16P)(TDD_BASE+0x0000001e))
#define tdd_scif_async_opt_dis_addr	((UINT16P)(TDD_BASE+0x000003de))
#define tdd_halt_rst_mask0_addr	((UINT16P)(TDD_BASE+0x000003e0))
#define tdd_halt_rst_mask1_addr	((UINT16P)(TDD_BASE+0x000003e2))
#define tdd_halt_rst_mask2_addr	((UINT16P)(TDD_BASE+0x000003e4))
#define tdd_ignore_invld_access_dis_addr	((UINT16P)(TDD_BASE+0x000003e6))
#define tdd_ignore_invld_access_addr	((UINT16P)(TDD_BASE+0x000003e8))
#define tdd_ignored_ahb_addr_hi_addr	((UINT16P)(TDD_BASE+0x000003ea))
#define tdd_ignored_ahb_addr_low_addr	((UINT16P)(TDD_BASE+0x000003ec))
#define tdd_debug_sel1_addr	((UINT16P)(TDD_BASE+0x000003ee))
#define tdd_debug_sel2_addr	((UINT16P)(TDD_BASE+0x000003f0))
#define tdd_debug_sel_pg1_addr	((UINT16P)(TDD_BASE+0x000003f2))
#define tdd_debug_sel_pg2_addr	((UINT16P)(TDD_BASE+0x000003f4))
#define tdd_debug_port_hi_addr	((UINT16P)(TDD_BASE+0x000003f6))
#define tdd_debug_port_lo_addr	((UINT16P)(TDD_BASE+0x000003f8))
#define tdd_hold_delay_thresh_addr	((UINT16P)(TDD_BASE+0x000003fa))
#define tdd_fix_idle_dcm_addr	((UINT16P)(TDD_BASE+0x000003fc))
#define tdd_hold_120m_write_addr	((UINT16P)(TDD_BASE+0x000003fe))
#define tdd_zsp_debug_reg_addr	((UINT16P)(TDD_BASE+0x00000400))
#define tdd_host_hsk_reg1_addr	((UINT16P)(TDD_BASE+0x00000406))
#define tdd_host_hsk_reg2_addr	((UINT16P)(TDD_BASE+0x00000408))
#define tdd_dsp_hsk_reg1_addr	((UINT16P)(TDD_BASE+0x0000040a))
#define tdd_dsp_hsk_reg2_addr	((UINT16P)(TDD_BASE+0x0000040c))
#define tdd_scif_endian_cfg_addr	((UINT16P)(TDD_BASE+0x0000040e))
#define tdd_wake_up_2g_int_addr	((UINT16P)(TDD_BASE+0x00000410))
#define tdd_wake_up_2g_int_mask_addr	((UINT16P)(TDD_BASE+0x00000412))
#define tdd_scif_int_status_addr	((UINT16P)(TDD_BASE+0x00000414))
#define tdd_dsp_int_status_addr	((UINT16P)(TDD_BASE+0x00000416))
#define tdd_scif_int_mask_addr	((UINT16P)(TDD_BASE+0x00000418))
#define tdd_dsp_int_mask_addr	((UINT16P)(TDD_BASE+0x0000041a))
#define tdd_tcu_hw_int_reg_addr	((UINT16P)(TDD_BASE+0x0000041c))
#define tdd_tcu_int_mask_addr	((UINT16P)(TDD_BASE+0x0000041e))
#define tdd_scif_int_pol_addr	((UINT16P)(TDD_BASE+0x00000420))
#define tdd_clk_ratio_cfg_reg_addr	((UINT16P)(TDD_BASE+0x00000422))
#define tdd_armsub_sft_rst_reg_addr	((UINT16P)(TDD_BASE+0x00000426))
#define tdd_armsub_clk_en_reg_addr	((UINT16P)(TDD_BASE+0x00000428))
#define tdd_realtime_reg_addr	((UINT16P)(TDD_BASE+0x0000042a))
#define tdd_m_bpi_spi_status_addr	((UINT16P)(TDD_BASE+0x0000042c))
#define tdd_clk_test_sel_reg_addr	((UINT16P)(TDD_BASE+0x00000430))
#define tdd_zsp_cfg_reg_addr	((UINT16P)(TDD_BASE+0x00000432))
#define tdd_clk_freq_status_addr	((UINT16P)(TDD_BASE+0x0000044e))
#define tdd_m_bpi_cfg_addr	((UINT16P)(TDD_BASE+0x00000450))
#define tdd_ignore_timing_latch_type_addr	((UINT16P)(TDD_BASE+0x00000452))
#define tdd_multi_mode_tcu_sync_timing_info_reg3_addr	((UINT16P)(TDD_BASE+0x00000454))
#define tdd_multi_mode_tcu_sync_timing_info_reg2_addr	((UINT16P)(TDD_BASE+0x00000456))
#define tdd_multi_mode_tcu_sync_timing_info_reg1_addr	((UINT16P)(TDD_BASE+0x00000458))
#define tdd_tcu_sync_timing_info_reg3_addr	((UINT16P)(TDD_BASE+0x0000045a))
#define tdd_tcu_sync_timing_info_reg2_addr	((UINT16P)(TDD_BASE+0x0000045c))
#define tdd_tcu_sync_timing_info_reg1_addr	((UINT16P)(TDD_BASE+0x0000045e))
#define tdd_spi_conflict_start_time_addr	((UINT16P)(TDD_BASE+0x0000046a))
#define tdd_spi_conflict_start_sfn_addr	((UINT16P)(TDD_BASE+0x0000046c))
#define tdd_conflict_start_time_addr	((UINT16P)(TDD_BASE+0x0000046e))
#define tdd_conflict_stop_time_addr	((UINT16P)(TDD_BASE+0x00000470))
#define tdd_conflict_start_sfn_addr	((UINT16P)(TDD_BASE+0x00000472))
#define tdd_conflict_stop_sfn_addr	((UINT16P)(TDD_BASE+0x00000474))
#define tdd_m_bpi_sts_addr_cfg_addr	((UINT16P)(TDD_BASE+0x00000476))
#define tdd_mem_delsel_reg1_addr	((UINT16P)(TDD_BASE+0x000004a0))
#define tdd_mem_delsel_reg2_addr	((UINT16P)(TDD_BASE+0x000004a2))
#define tdd_mem_delsel_reg3_addr	((UINT16P)(TDD_BASE+0x000004a4))
#define tdd_mem_delsel_reg4_addr	((UINT16P)(TDD_BASE+0x000004a6))
#define tdd_mem_delsel_reg5_addr	((UINT16P)(TDD_BASE+0x000004a8))
#define tdd_mem_delsel_reg6_addr	((UINT16P)(TDD_BASE+0x000004aa))
#define tdd_mem_delsel_reg7_addr	((UINT16P)(TDD_BASE+0x000004ac))
#define tdd_mem_delsel_reg8_addr	((UINT16P)(TDD_BASE+0x000004ae))
#define tdd_mem_delsel_reg9_addr	((UINT16P)(TDD_BASE+0x000004b0))
#define tdd_mem_delsel_reg10_addr	((UINT16P)(TDD_BASE+0x000004b2))
#define tdd_mem_delsel_reg11_addr	((UINT16P)(TDD_BASE+0x000004b4))
#define tdd_mem_delsel_reg12_addr	((UINT16P)(TDD_BASE+0x000004b6))
#define tdd_mem_delsel_reg13_addr	((UINT16P)(TDD_BASE+0x000004b8))
#define tdd_mem_delsel_reg14_addr	((UINT16P)(TDD_BASE+0x000004ba))
#define tdd_mem_delsel_reg15_addr	((UINT16P)(TDD_BASE+0x000004bc))
#define tdd_mem_delsel_reg16_addr	((UINT16P)(TDD_BASE+0x000004be))
#define tdd_mem_delsel_reg17_addr	((UINT16P)(TDD_BASE+0x000004c0))
#define tdd_mem_delsel_reg18_addr	((UINT16P)(TDD_BASE+0x000004c2))
#define tdd_mem_delsel_reg19_addr	((UINT16P)(TDD_BASE+0x000004c4))
#define tdd_mem_delsel_reg20_addr	((UINT16P)(TDD_BASE+0x000004c6))
#define tdd_mem_delsel_reg21_addr	((UINT16P)(TDD_BASE+0x000004c8))
#define tdd_mem_delsel_reg22_addr	((UINT16P)(TDD_BASE+0x000004ca))
#define tdd_mem_delsel_reg23_addr	((UINT16P)(TDD_BASE+0x000004cc))
#define tdd_mem_delsel_reg24_addr	((UINT16P)(TDD_BASE+0x000004ce))
#define tdd_mem_delsel_reg25_addr	((UINT16P)(TDD_BASE+0x000004d0))
#define tdd_mem_delsel_reg26_addr	((UINT16P)(TDD_BASE+0x000004d2))
#define tdd_mem_delsel_reg27_addr	((UINT16P)(TDD_BASE+0x000004d4))
#define tdd_mem_delsel_reg28_addr	((UINT16P)(TDD_BASE+0x000004d6))
#define tdd_mem_delsel_reg29_addr	((UINT16P)(TDD_BASE+0x000004d8))
#define tdd_mem_delsel_reg30_addr	((UINT16P)(TDD_BASE+0x000004da))
#define tdd_mem_delsel_reg31_addr	((UINT16P)(TDD_BASE+0x000004dc))
#define tdd_mem_delsel_reg32_addr	((UINT16P)(TDD_BASE+0x000004de))
#define tdd_mem_delsel_reg33_addr	((UINT16P)(TDD_BASE+0x000004e0))
#define tdd_mem_delsel_reg34_addr	((UINT16P)(TDD_BASE+0x000004e2))
#define tdd_mem_delsel_reg35_addr	((UINT16P)(TDD_BASE+0x000004e4))
#define tdd_ibuf_addr	((UINT16P)(TDD_BASE+0x00000800))
#define tdd_obuf_addr	((UINT16P)(TDD_BASE+0x00000802))
#define tdd_cipher_cfg_reg_addr	((UINT16P)(TDD_BASE+0x00000804))
#define tdd_cipher_cnt_reg1_addr	((UINT16P)(TDD_BASE+0x00000806))
#define tdd_cipher_cnt_reg2_addr	((UINT16P)(TDD_BASE+0x00000808))
#define tdd_f9_fresh_reg1_addr	((UINT16P)(TDD_BASE+0x0000080a))
#define tdd_f9_fresh_reg2_addr	((UINT16P)(TDD_BASE+0x0000080c))
#define tdd_cipher_key1_reg_addr	((UINT16P)(TDD_BASE+0x0000080e))
#define tdd_cipher_key2_reg_addr	((UINT16P)(TDD_BASE+0x00000810))
#define tdd_cipher_key3_reg_addr	((UINT16P)(TDD_BASE+0x00000812))
#define tdd_cipher_key4_reg_addr	((UINT16P)(TDD_BASE+0x00000814))
#define tdd_cipher_key5_reg_addr	((UINT16P)(TDD_BASE+0x00000816))
#define tdd_cipher_key6_reg_addr	((UINT16P)(TDD_BASE+0x00000818))
#define tdd_cipher_key7_reg_addr	((UINT16P)(TDD_BASE+0x0000081a))
#define tdd_cipher_key8_reg_addr	((UINT16P)(TDD_BASE+0x0000081c))
#define tdd_cipher_len_reg1_addr	((UINT16P)(TDD_BASE+0x0000081e))
#define tdd_cipher_len_reg2_addr	((UINT16P)(TDD_BASE+0x00000820))
#define tdd_f9_mac_reg1_addr	((UINT16P)(TDD_BASE+0x00000822))
#define tdd_f9_mac_reg2_addr	((UINT16P)(TDD_BASE+0x00000824))
#define tdd_cipher_sta_reg_addr	((UINT16P)(TDD_BASE+0x00000826))
#define tdd_cipher_int_reg_addr	((UINT16P)(TDD_BASE+0x00000828))
#define tdd_cipher_int_clr_addr	((UINT16P)(TDD_BASE+0x0000082a))
#define tdd_cipher_int_msk_addr	((UINT16P)(TDD_BASE+0x0000082c))
#define tdd_all_data_endian	((UINT16P)(TDD_BASE+0x00000001))
#define tdd_endian_little8	((UINT16P)(TDD_BASE+0x00000000))
#define tdd_endian_big8	((UINT16P)(TDD_BASE+0x00000001))
#define tdd_endian_little16	((UINT16P)(TDD_BASE+0x00000002))
#define tdd_endian_big16	((UINT16P)(TDD_BASE+0x00000003))
#define tdd_engine_f8	((UINT16P)(TDD_BASE+0x00000000))
#define tdd_engine_f9	((UINT16P)(TDD_BASE+0x00000001))
#define tdd_engine_en	((UINT16P)(TDD_BASE+0x00000001))
#define tdd_mbist_start_0_addr	((UINT16P)(TDD_BASE+0x00050000))
#define tdd_mbist_start_1_addr	((UINT16P)(TDD_BASE+0x00050004))
#define tdd_mbist_hold_addr	((UINT16P)(TDD_BASE+0x00050008))
#define tdd_mbist_background_addr	((UINT16P)(TDD_BASE+0x0005000c))
#define tdd_mbist_bsel_addr	((UINT16P)(TDD_BASE+0x00050010))
#define tdd_mbist_done_sel_addr	((UINT16P)(TDD_BASE+0x00050014))
#define tdd_mbist_fail_sel_addr	((UINT16P)(TDD_BASE+0x00050018))
#define tdd_mbist_done_0_addr	((UINT16P)(TDD_BASE+0x0005001c))
#define tdd_mbist_done_1_addr	((UINT16P)(TDD_BASE+0x00050020))
#define tdd_mbist_fail_0_addr	((UINT16P)(TDD_BASE+0x00050024))
#define tdd_mbist_fail_1_addr	((UINT16P)(TDD_BASE+0x00050028))
#define tdd_mbist_fail_2_addr	((UINT16P)(TDD_BASE+0x0005002c))
#define tdd_mbist_fail_3_addr	((UINT16P)(TDD_BASE+0x00050030))
#define tdd_mbist_fail_4_addr	((UINT16P)(TDD_BASE+0x00050034))
#define tdd_group4_sign_addr	((UINT16P)(TDD_BASE+0x00050038))
#define tdd_group5_sign_addr	((UINT16P)(TDD_BASE+0x0005003c))
#define tdd_group6_sign_addr	((UINT16P)(TDD_BASE+0x00050040))
#define tdd_group27_sign_addr	((UINT16P)(TDD_BASE+0x00050044))
#define tdd_group41_sign_addr	((UINT16P)(TDD_BASE+0x00050048))
#define tdd_group42_sign_addr	((UINT16P)(TDD_BASE+0x0005004c))
#define tdd_group43_sign1_addr	((UINT16P)(TDD_BASE+0x00050050))
#define tdd_group43_sign2_addr	((UINT16P)(TDD_BASE+0x00050054))
#define tdd_group56_sign1a_addr	((UINT16P)(TDD_BASE+0x00050058))
#define tdd_group56_sign2a_addr	((UINT16P)(TDD_BASE+0x0005005c))
#define tdd_mbist_resetb_addr	((UINT16P)(TDD_BASE+0x00050068))
#define tdd_mbist_rp_ok_addr	((UINT16P)(TDD_BASE+0x00050060))
#define tdd_mbist_rp_fail_addr	((UINT16P)(TDD_BASE+0x00050064))
#define tdd_sleep_inv_addr	((UINT16P)(TDD_BASE+0x0005006c))
#define tdd_sleep_w_addr	((UINT16P)(TDD_BASE+0x00050070))
#define tdd_sleep_r_addr	((UINT16P)(TDD_BASE+0x00050074))
#define tdd_csce_cfg	((UINT16P)(TDD_BASE+0x0011f080))
#define tdd_csce_int_sts	((UINT16P)(TDD_BASE+0x0011f084))
#define tdd_csce_int_msk	((UINT16P)(TDD_BASE+0x0011f088))
#define tdd_csce_int_clr	((UINT16P)(TDD_BASE+0x0011f08c))
#define tdd_csce_start	((UINT16P)(TDD_BASE+0x0011f090))
#define tdd_cs1_cfg	((UINT16P)(TDD_BASE+0x0011f094))
#define tdd_cs1_sdc_sel	((UINT16P)(TDD_BASE+0x0011f098))
#define tdd_ceu_cfg	((UINT16P)(TDD_BASE+0x0011f09c))
#define tdd_ceu_thm_off	((UINT16P)(TDD_BASE+0x0011f0a0))
#define tdd_ceu_thn_off	((UINT16P)(TDD_BASE+0x0011f0a4))
#define tdd_ceu_ps_cfg	((UINT16P)(TDD_BASE+0x0011f0a8))
#define tdd_ceu_cell0_cfg0	((UINT16P)(TDD_BASE+0x0011f0ac))
#define tdd_ceu_cell0_cfg1	((UINT16P)(TDD_BASE+0x0011f0b0))
#define tdd_ceu_cell0_path_pos	((UINT16P)(TDD_BASE+0x0011f0b4))
#define tdd_ceu_cell1_cfg0	((UINT16P)(TDD_BASE+0x0011f0b8))
#define tdd_ceu_cell1_cfg1	((UINT16P)(TDD_BASE+0x0011f0bc))
#define tdd_ceu_cell1_path_pos	((UINT16P)(TDD_BASE+0x0011f0c0))
#define tdd_ceu_cell2_cfg0	((UINT16P)(TDD_BASE+0x0011f0c4))
#define tdd_ceu_cell2_cfg1	((UINT16P)(TDD_BASE+0x0011f0c8))
#define tdd_ceu_cell2_path_pos	((UINT16P)(TDD_BASE+0x0011f0cc))
#define tdd_ceu_cell3_cfg0	((UINT16P)(TDD_BASE+0x0011f0d0))
#define tdd_ceu_cell3_cfg1	((UINT16P)(TDD_BASE+0x0011f0d4))
#define tdd_ceu_cell3_path_pos	((UINT16P)(TDD_BASE+0x0011f0d8))
#define tdd_mmc_cfg	((UINT16P)(TDD_BASE+0x0011f0e0))
#define tdd_mmc_mamap0	((UINT16P)(TDD_BASE+0x0011f0e4))
#define tdd_mmc_mamap1	((UINT16P)(TDD_BASE+0x0011f0e8))
#define tdd_mmc_mamap2	((UINT16P)(TDD_BASE+0x0011f0ec))
#define tdd_mmc_mamap3	((UINT16P)(TDD_BASE+0x0011f0f0))
#define tdd_msc_cfg	((UINT16P)(TDD_BASE+0x0011f0f8))
#define tdd_msc_sdc_map	((UINT16P)(TDD_BASE+0x0011f0fc))
#define tdd_ttu_cfg	((UINT16P)(TDD_BASE+0x0011f100))
#define tdd_ttu_thmn_off	((UINT16P)(TDD_BASE+0x0011f104))
#define tdd_ttu_beta	((UINT16P)(TDD_BASE+0x0011f108))
#define tdd_ttu_cell0_cfg0	((UINT16P)(TDD_BASE+0x0011f10c))
#define tdd_ttu_cell0_cfg1	((UINT16P)(TDD_BASE+0x0011f110))
#define tdd_ttu_cell0_path_pos0	((UINT16P)(TDD_BASE+0x0011f114))
#define tdd_ttu_cell0_path_pos1	((UINT16P)(TDD_BASE+0x0011f118))
#define tdd_ttu_cell1_cfg0	((UINT16P)(TDD_BASE+0x0011f11c))
#define tdd_ttu_cell1_cfg1	((UINT16P)(TDD_BASE+0x0011f120))
#define tdd_ttu_cell1_path_pos0	((UINT16P)(TDD_BASE+0x0011f124))
#define tdd_ttu_cell1_path_pos1	((UINT16P)(TDD_BASE+0x0011f128))
#define tdd_ttu_cell2_cfg0	((UINT16P)(TDD_BASE+0x0011f12c))
#define tdd_ttu_cell2_cfg1	((UINT16P)(TDD_BASE+0x0011f130))
#define tdd_ttu_cell2_path_pos0	((UINT16P)(TDD_BASE+0x0011f134))
#define tdd_ttu_cell2_path_pos1	((UINT16P)(TDD_BASE+0x0011f138))
#define tdd_ttu_cell3_cfg0	((UINT16P)(TDD_BASE+0x0011f13c))
#define tdd_ttu_cell3_cfg1	((UINT16P)(TDD_BASE+0x0011f140))
#define tdd_ttu_cell3_path_pos0	((UINT16P)(TDD_BASE+0x0011f144))
#define tdd_ttu_cell3_path_pos1	((UINT16P)(TDD_BASE+0x0011f148))
#define tdd_csce_tim_cnt	((UINT16P)(TDD_BASE+0x0011f14c))
#define tdd_cs1_maxpw_reg0	((UINT16P)(TDD_BASE+0x0011f150))
#define tdd_cs1_maxpw_reg1	((UINT16P)(TDD_BASE+0x0011f154))
#define tdd_cs1_maxpos_reg0	((UINT16P)(TDD_BASE+0x0011f158))
#define tdd_cs1_maxpos_reg1	((UINT16P)(TDD_BASE+0x0011f15c))
#define tdd_cs1_maxsdc_reg	((UINT16P)(TDD_BASE+0x0011f160))
#define tdd_sts_reg0	((UINT16P)(TDD_BASE+0x0011f164))
#define tdd_sts_reg1	((UINT16P)(TDD_BASE+0x0011f168))
#define tdd_eco_reg0	((UINT16P)(TDD_BASE+0x0011f170))
#define tdd_eco_reg1	((UINT16P)(TDD_BASE+0x0011f174))
#define tdd_test_data	((UINT16P)(TDD_BASE+0x0011f16c))
#define tdd_test_reset	((UINT16P)(TDD_BASE+0x0011f17c))
#define tdd_ctd_start_addr	((UINT16P)(TDD_BASE+0x0011f240))
#define tdd_ctd_scch1_detect_addr	((UINT16P)(TDD_BASE+0x0011f242))
#define tdd_ctd_scch2_detect_addr	((UINT16P)(TDD_BASE+0x0011f244))
#define tdd_ctd_scch3_detect_addr	((UINT16P)(TDD_BASE+0x0011f246))
#define tdd_ctd_scch4_detect_addr	((UINT16P)(TDD_BASE+0x0011f248))
#define tdd_ctd_fpach_detect_addr	((UINT16P)(TDD_BASE+0x0011f24a))
#define tdd_ctd_pich_detect_addr	((UINT16P)(TDD_BASE+0x0011f24c))
#define tdd_ctd_int_mask_addr	((UINT16P)(TDD_BASE+0x0011f24e))
#define tdd_ctd_int_reg_addr	((UINT16P)(TDD_BASE+0x0011f250))
#define tdd_ctd_cc1_tfci_size_addr	((UINT16P)(TDD_BASE+0x0011f252))
#define tdd_ctd_cc1_tpc_size_addr	((UINT16P)(TDD_BASE+0x0011f254))
#define tdd_ctd_cc1_tfci_indicator_addr	((UINT16P)(TDD_BASE+0x0011f256))
#define tdd_ctd_cc1_tpc_ss_indicator1_addr	((UINT16P)(TDD_BASE+0x0011f258))
#define tdd_ctd_cc1_tpc_ss_indicator2_addr	((UINT16P)(TDD_BASE+0x0011f25a))
#define tdd_ctd_cc1_tpc_ss_indicator3_addr	((UINT16P)(TDD_BASE+0x0011f25c))
#define tdd_ctd_cc1_tpc_ss_indicator4_addr	((UINT16P)(TDD_BASE+0x0011f25e))
#define tdd_ctd_cc1_code_active_indicator1_addr	((UINT16P)(TDD_BASE+0x0011f260))
#define tdd_ctd_cc1_code_active_indicator2_addr	((UINT16P)(TDD_BASE+0x0011f262))
#define tdd_ctd_cc1_code_active_indicator3_addr	((UINT16P)(TDD_BASE+0x0011f264))
#define tdd_ctd_cc1_code_active_indicator4_addr	((UINT16P)(TDD_BASE+0x0011f266))
#define tdd_ctd_cc1_code_active_indicator5_addr	((UINT16P)(TDD_BASE+0x0011f268))
#define tdd_ctd_cc2_tfci_size_addr	((UINT16P)(TDD_BASE+0x0011f26a))
#define tdd_ctd_cc2_tpc_size_addr	((UINT16P)(TDD_BASE+0x0011f26c))
#define tdd_ctd_cc2_tfci_indicator_addr	((UINT16P)(TDD_BASE+0x0011f26e))
#define tdd_ctd_cc2_tpc_ss_indicator1_addr	((UINT16P)(TDD_BASE+0x0011f270))
#define tdd_ctd_cc2_tpc_ss_indicator2_addr	((UINT16P)(TDD_BASE+0x0011f272))
#define tdd_ctd_cc2_tpc_ss_indicator3_addr	((UINT16P)(TDD_BASE+0x0011f274))
#define tdd_ctd_cc2_tpc_ss_indicator4_addr	((UINT16P)(TDD_BASE+0x0011f276))
#define tdd_ctd_cc2_code_active_indicator1_addr	((UINT16P)(TDD_BASE+0x0011f278))
#define tdd_ctd_cc2_code_active_indicator2_addr	((UINT16P)(TDD_BASE+0x0011f27a))
#define tdd_ctd_cc2_code_active_indicator3_addr	((UINT16P)(TDD_BASE+0x0011f27c))
#define tdd_ctd_cc2_code_active_indicator4_addr	((UINT16P)(TDD_BASE+0x0011f27e))
#define tdd_ctd_cc2_code_active_indicator5_addr	((UINT16P)(TDD_BASE+0x0011f280))
#define tdd_ctd_cc1_sf_addr	((UINT16P)(TDD_BASE+0x0011f282))
#define tdd_ctd_cc2_sf_addr	((UINT16P)(TDD_BASE+0x0011f284))
#define tdd_ctd_cc1_ts_jda_index_addr	((UINT16P)(TDD_BASE+0x0011f286))
#define tdd_ctd_cc2_ts_jda_index_addr	((UINT16P)(TDD_BASE+0x0011f288))
#define tdd_ctd_pdsch_code_active_addr	((UINT16P)(TDD_BASE+0x0011f28a))
#define tdd_ctd_pdsch_code_active_num_addr	((UINT16P)(TDD_BASE+0x0011f28c))
#define tdd_ctd_pdsch_ts_num_addr	((UINT16P)(TDD_BASE+0x0011f28e))
#define tdd_ctd_rearrage_format_addr	((UINT16P)(TDD_BASE+0x0011f290))
#define tdd_ctd_jda_scaling_addr	((UINT16P)(TDD_BASE+0x0011f292))
#define tdd_ctd_trch_num_addr	((UINT16P)(TDD_BASE+0x0011f294))
#define tdd_ctd_trch1_config_addr	((UINT16P)(TDD_BASE+0x0011f296))
#define tdd_ctd_trch2_config_addr	((UINT16P)(TDD_BASE+0x0011f298))
#define tdd_ctd_trch3_config_addr	((UINT16P)(TDD_BASE+0x0011f29a))
#define tdd_ctd_trch4_config_addr	((UINT16P)(TDD_BASE+0x0011f29c))
#define tdd_ctd_trch5_config_addr	((UINT16P)(TDD_BASE+0x0011f29e))
#define tdd_ctd_trch6_config_addr	((UINT16P)(TDD_BASE+0x0011f2a0))
#define tdd_ctd_trch7_config_addr	((UINT16P)(TDD_BASE+0x0011f2a2))
#define tdd_ctd_trch8_config_addr	((UINT16P)(TDD_BASE+0x0011f2a4))
#define tdd_ctd_fpach_pos_addr	((UINT16P)(TDD_BASE+0x0011f2a6))
#define tdd_ctd_pich_pos_addr	((UINT16P)(TDD_BASE+0x0011f2a8))
#define tdd_ctd_scch1_pos_addr	((UINT16P)(TDD_BASE+0x0011f2aa))
#define tdd_ctd_scch2_pos_addr	((UINT16P)(TDD_BASE+0x0011f2ac))
#define tdd_ctd_scch3_pos_addr	((UINT16P)(TDD_BASE+0x0011f2ae))
#define tdd_ctd_scch4_pos_addr	((UINT16P)(TDD_BASE+0x0011f2b0))
#define tdd_ctd_tb_size1_addr	((UINT16P)(TDD_BASE+0x0011f2b2))
#define tdd_ctd_tb_size2_addr	((UINT16P)(TDD_BASE+0x0011f2b4))
#define tdd_ctd_tb_size3_addr	((UINT16P)(TDD_BASE+0x0011f2b6))
#define tdd_ctd_tb_size4_addr	((UINT16P)(TDD_BASE+0x0011f2b8))
#define tdd_ctd_tb_size5_addr	((UINT16P)(TDD_BASE+0x0011f2ba))
#define tdd_ctd_tb_size6_addr	((UINT16P)(TDD_BASE+0x0011f2bc))
#define tdd_ctd_tb_size7_addr	((UINT16P)(TDD_BASE+0x0011f2be))
#define tdd_ctd_tb_size8_addr	((UINT16P)(TDD_BASE+0x0011f2c0))
#define tdd_ctd_trch_dec_mode_addr	((UINT16P)(TDD_BASE+0x0011f2c2))
#define tdd_ctd_trch_valid_addr	((UINT16P)(TDD_BASE+0x0011f2c4))
#define tdd_ctd_tb_num_crc_zero1_addr	((UINT16P)(TDD_BASE+0x0011f2c6))
#define tdd_ctd_tb_num_crc_zero2_addr	((UINT16P)(TDD_BASE+0x0011f2c8))
#define tdd_ctd_tb_num_crc_zero3_addr	((UINT16P)(TDD_BASE+0x0011f2ca))
#define tdd_ctd_tb_num_crc_zero4_addr	((UINT16P)(TDD_BASE+0x0011f2cc))
#define tdd_ctd_tb_num_crc_zero5_addr	((UINT16P)(TDD_BASE+0x0011f2ce))
#define tdd_ctd_tb_num_crc_zero6_addr	((UINT16P)(TDD_BASE+0x0011f2d0))
#define tdd_ctd_tb_num_crc_zero7_addr	((UINT16P)(TDD_BASE+0x0011f2d2))
#define tdd_ctd_tb_num_crc_zero8_addr	((UINT16P)(TDD_BASE+0x0011f2d4))
#define tdd_ctd_code_block_num_size1_addr	((UINT16P)(TDD_BASE+0x0011f2d6))
#define tdd_ctd_code_block_num_size2_addr	((UINT16P)(TDD_BASE+0x0011f2d8))
#define tdd_ctd_code_block_num_size3_addr	((UINT16P)(TDD_BASE+0x0011f2da))
#define tdd_ctd_code_block_num_size4_addr	((UINT16P)(TDD_BASE+0x0011f2dc))
#define tdd_ctd_code_block_num_size5_addr	((UINT16P)(TDD_BASE+0x0011f2de))
#define tdd_ctd_code_block_num_size6_addr	((UINT16P)(TDD_BASE+0x0011f2e0))
#define tdd_ctd_code_block_num_size7_addr	((UINT16P)(TDD_BASE+0x0011f2e2))
#define tdd_ctd_code_block_num_size8_addr	((UINT16P)(TDD_BASE+0x0011f2e4))
#define tdd_ctd_ue_id_addr	((UINT16P)(TDD_BASE+0x0011f2e6))
#define tdd_ctd_veterbi_config_addr	((UINT16P)(TDD_BASE+0x0011f2e8))
#define tdd_ctd_eco0_addr	((UINT16P)(TDD_BASE+0x0011f2ea))
#define tdd_ctd_eco1_addr	((UINT16P)(TDD_BASE+0x0011f2ec))
#define tdd_ctd_debug_reg0_addr	((UINT16P)(TDD_BASE+0x0011f2ee))
#define tdd_ctd_debug_reg1_addr	((UINT16P)(TDD_BASE+0x0011f2f0))
#define tdd_ctd_trch1_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f2f2))
#define tdd_ctd_trch1_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f2f4))
#define tdd_ctd_trch2_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f2f6))
#define tdd_ctd_trch2_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f2f8))
#define tdd_ctd_trch3_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f2fa))
#define tdd_ctd_trch3_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f2fc))
#define tdd_ctd_trch4_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f2fe))
#define tdd_ctd_trch4_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f300))
#define tdd_ctd_trch5_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f302))
#define tdd_ctd_trch5_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f304))
#define tdd_ctd_trch6_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f306))
#define tdd_ctd_trch6_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f308))
#define tdd_ctd_trch7_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f30a))
#define tdd_ctd_trch7_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f30c))
#define tdd_ctd_trch8_rm_init_addr	((UINT16P)(TDD_BASE+0x0011f30e))
#define tdd_ctd_trch8_ni_abs_addr	((UINT16P)(TDD_BASE+0x0011f310))
#define tdd_ctd_pdsch_rm2_sys_einit_addr	((UINT16P)(TDD_BASE+0x0011f312))
#define tdd_ctd_pdsch_rm2_p1_einit_addr	((UINT16P)(TDD_BASE+0x0011f314))
#define tdd_ctd_pdsch_rm2_p2_einit_addr	((UINT16P)(TDD_BASE+0x0011f316))
#define tdd_ctd_pdsch_rm2_nsys_addr	((UINT16P)(TDD_BASE+0x0011f318))
#define tdd_ctd_pdsch_rm2_np1_addr	((UINT16P)(TDD_BASE+0x0011f31a))
#define tdd_ctd_pdsch_rm2_np2_addr	((UINT16P)(TDD_BASE+0x0011f31c))
#define tdd_ctd_pdsch_rm2_ntsys_addr	((UINT16P)(TDD_BASE+0x0011f31e))
#define tdd_ctd_pdsch_rm2_ntp1_addr	((UINT16P)(TDD_BASE+0x0011f320))
#define tdd_ctd_pdsch_rm2_ntp2_addr	((UINT16P)(TDD_BASE+0x0011f322))
#define tdd_ctd_trch1_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f324))
#define tdd_ctd_trch2_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f326))
#define tdd_ctd_trch3_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f328))
#define tdd_ctd_trch4_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f32a))
#define tdd_ctd_trch5_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f32c))
#define tdd_ctd_trch6_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f32e))
#define tdd_ctd_trch7_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f330))
#define tdd_ctd_trch8_rm_init1_addr	((UINT16P)(TDD_BASE+0x0011f332))
#define tdd_ctd_pdsch_rm2_collect_col_addr	((UINT16P)(TDD_BASE+0x0011f334))
#define tdd_ctd_trch_rm_mode_addr	((UINT16P)(TDD_BASE+0x0011f336))
#define tdd_ctd_pdsch_modular_mode_addr	((UINT16P)(TDD_BASE+0x0011f338))
#define tdd_ctd_pdsch_sdram_addr_base_addr	((UINT16P)(TDD_BASE+0x0011f33a))
#define tdd_ctd_pdsch_28m_mode_addr	((UINT16P)(TDD_BASE+0x0011f33c))
#define tdd_ctd_pdsch_combine_mode_addr	((UINT16P)(TDD_BASE+0x0011f33e))
#define tdd_ctd_special_einit_addr	((UINT16P)(TDD_BASE+0x0011f340))
#define tdd_ctd_special_eminus_addr	((UINT16P)(TDD_BASE+0x0011f342))
#define tdd_ctd_special_eplus_addr	((UINT16P)(TDD_BASE+0x0011f344))
#define tdd_ctd_cctrch_2nd_mode_addr	((UINT16P)(TDD_BASE+0x0011f346))
#define tdd_ctd_trch1_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f348))
#define tdd_ctd_trch2_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f34a))
#define tdd_ctd_trch3_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f34c))
#define tdd_ctd_trch4_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f34e))
#define tdd_ctd_trch5_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f350))
#define tdd_ctd_trch6_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f352))
#define tdd_ctd_trch7_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f354))
#define tdd_ctd_trch8_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f356))
#define tdd_ctd_trch1_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f358))
#define tdd_ctd_trch2_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f35a))
#define tdd_ctd_trch3_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f35c))
#define tdd_ctd_trch4_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f35e))
#define tdd_ctd_trch5_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f360))
#define tdd_ctd_trch6_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f362))
#define tdd_ctd_trch7_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f364))
#define tdd_ctd_trch8_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f366))
#define tdd_ctd_fpach_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f368))
#define tdd_ctd_scch1_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f36a))
#define tdd_ctd_scch2_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f36c))
#define tdd_ctd_scch3_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f36e))
#define tdd_ctd_scch4_c_start_addr_addr	((UINT16P)(TDD_BASE+0x0011f370))
#define tdd_ctd_jda_ts1_active_addr	((UINT16P)(TDD_BASE+0x0011f372))
#define tdd_ctd_jda_ts2_active_addr	((UINT16P)(TDD_BASE+0x0011f374))
#define tdd_ctd_jda_ts3_active_addr	((UINT16P)(TDD_BASE+0x0011f376))
#define tdd_ctd_jda_ts4_active_addr	((UINT16P)(TDD_BASE+0x0011f378))
#define tdd_ctd_jda_ts5_active_addr	((UINT16P)(TDD_BASE+0x0011f37a))
#define tdd_ctd_jda_ts6_active_addr	((UINT16P)(TDD_BASE+0x0011f37c))
#define tdd_ctd_jda_ts7_active_addr	((UINT16P)(TDD_BASE+0x0011f37e))
#define tdd_ctd_jda_ts8_active_addr	((UINT16P)(TDD_BASE+0x0011f380))
#define tdd_ctd_jda_ts9_active_addr	((UINT16P)(TDD_BASE+0x0011f382))
#define tdd_ctd_jda_ts10_active_addr	((UINT16P)(TDD_BASE+0x0011f384))
#define tdd_ctd_jda_ts1_active_num_addr	((UINT16P)(TDD_BASE+0x0011f386))
#define tdd_ctd_jda_ts2_active_num_addr	((UINT16P)(TDD_BASE+0x0011f388))
#define tdd_ctd_jda_ts3_active_num_addr	((UINT16P)(TDD_BASE+0x0011f38a))
#define tdd_ctd_jda_ts4_active_num_addr	((UINT16P)(TDD_BASE+0x0011f38c))
#define tdd_ctd_jda_ts5_active_num_addr	((UINT16P)(TDD_BASE+0x0011f38e))
#define tdd_ctd_jda_ts6_active_num_addr	((UINT16P)(TDD_BASE+0x0011f390))
#define tdd_ctd_jda_ts7_active_num_addr	((UINT16P)(TDD_BASE+0x0011f392))
#define tdd_ctd_jda_ts8_active_num_addr	((UINT16P)(TDD_BASE+0x0011f394))
#define tdd_ctd_jda_ts9_active_num_addr	((UINT16P)(TDD_BASE+0x0011f396))
#define tdd_ctd_jda_ts10_active_num_addr	((UINT16P)(TDD_BASE+0x0011f398))
#define tdd_ctd_mpmc_addr_low_addr	((UINT16P)(TDD_BASE+0x0011f39a))
#define tdd_ctd_mpmc_addr_high_addr	((UINT16P)(TDD_BASE+0x0011f39c))
#define tdd_ctd_mpmc_read_addr	((UINT16P)(TDD_BASE+0x0011f39e))
#define tdd_ctd_jda_done_index_addr	((UINT16P)(TDD_BASE+0x0011f3a0))
#define tdd_ctd_debug_mode_addr	((UINT16P)(TDD_BASE+0x0011f3a2))
#define tdd_ctd_a_memory_addr_addr	((UINT16P)(TDD_BASE+0x0011f3a4))
#define tdd_ctd_a_memory_wdata_addr	((UINT16P)(TDD_BASE+0x0011f3a6))
#define tdd_ctd_a_memory_ptr_addr	((UINT16P)(TDD_BASE+0x0011f3a8))
#define tdd_ctd_a_memory_write_addr	((UINT16P)(TDD_BASE+0x0011f3aa))
#define tdd_ctd_b_memory_addr_addr	((UINT16P)(TDD_BASE+0x0011f3ac))
#define tdd_ctd_b_memory_rdata_addr	((UINT16P)(TDD_BASE+0x0011f3ae))
#define tdd_ctd_b_memory_read_addr	((UINT16P)(TDD_BASE+0x0011f3b0))
#define tdd_ctd_mpmc_write_addr	((UINT16P)(TDD_BASE+0x0011f3b2))
#define tdd_ctd_mpmc_write_data_addr	((UINT16P)(TDD_BASE+0x0011f3b4))
#define tdd_ctd_mpmc_read_data_addr	((UINT16P)(TDD_BASE+0x0011f3b6))
#define tdd_ctd_trch_done_addr	((UINT16P)(TDD_BASE+0x0011f3b8))
#define tdd_ctd_spec_vitd_result0_addr	((UINT16P)(TDD_BASE+0x0011f3ba))
#define tdd_ctd_spec_vitd_result1_addr	((UINT16P)(TDD_BASE+0x0011f3bc))
#define tdd_ctd_spec_vitd_index_addr	((UINT16P)(TDD_BASE+0x0011f3c0))
#define tdd_ctd_turbo_config_addr	((UINT16P)(TDD_BASE+0x0011f3c2))
#define tdd_CH0_CTRL	((UINT16P)(TDD_BASE+0x0011f700))
#define tdd_CH0_STATUS	((UINT16P)(TDD_BASE+0x0011f702))
#define tdd_CH0_INT_MASK	((UINT16P)(TDD_BASE+0x0011f704))
#define tdd_CH0_INT_CNT	((UINT16P)(TDD_BASE+0x0011f706))
#define tdd_CH0_DATA_LENGTH	((UINT16P)(TDD_BASE+0x0011f708))
#define tdd_CH0_G1_CONFIG	((UINT16P)(TDD_BASE+0x0011f70a))
#define tdd_CH0_G1_ADDRESS	((UINT16P)(TDD_BASE+0x0011f70c))
#define tdd_CH0_G1_L1_CNT	((UINT16P)(TDD_BASE+0x0011f70e))
#define tdd_CH0_G1_L1_STEP	((UINT16P)(TDD_BASE+0x0011f710))
#define tdd_CH0_G1_L2_CNT	((UINT16P)(TDD_BASE+0x0011f712))
#define tdd_CH0_G1_L2_STEP	((UINT16P)(TDD_BASE+0x0011f714))
#define tdd_CH0_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f716))
#define tdd_CH0_LAST_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f718))
#define tdd_CH0_G2_CONFIG	((UINT16P)(TDD_BASE+0x0011f71a))
#define tdd_CH0_G2_ADDRESS	((UINT16P)(TDD_BASE+0x0011f71c))
#define tdd_CH0_G2_L1_CNT	((UINT16P)(TDD_BASE+0x0011f71e))
#define tdd_CH0_G2_L1_STEP	((UINT16P)(TDD_BASE+0x0011f720))
#define tdd_CH0_G2_L2_CNT	((UINT16P)(TDD_BASE+0x0011f722))
#define tdd_CH0_G2_L2_STEP	((UINT16P)(TDD_BASE+0x0011f724))
#define tdd_CH0_NEXT_S_ADDRESS	((UINT16P)(TDD_BASE+0x0011f726))
#define tdd_CH0_NEXT_D_ADDRESS	((UINT16P)(TDD_BASE+0x0011f728))
#define tdd_CH0_DMAC_DEBUG	((UINT16P)(TDD_BASE+0x0011f72a))
#define tdd_CH0_G1_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f72c))
#define tdd_CH0_G2_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f72e))
#define tdd_CH1_CTRL	((UINT16P)(TDD_BASE+0x0011f740))
#define tdd_CH1_STATUS	((UINT16P)(TDD_BASE+0x0011f742))
#define tdd_CH1_INT_MASK	((UINT16P)(TDD_BASE+0x0011f744))
#define tdd_CH1_INT_CNT	((UINT16P)(TDD_BASE+0x0011f746))
#define tdd_CH1_DATA_LENGTH	((UINT16P)(TDD_BASE+0x0011f748))
#define tdd_CH1_G1_CONFIG	((UINT16P)(TDD_BASE+0x0011f74a))
#define tdd_CH1_G1_ADDRESS	((UINT16P)(TDD_BASE+0x0011f74c))
#define tdd_CH1_G1_L1_CNT	((UINT16P)(TDD_BASE+0x0011f74e))
#define tdd_CH1_G1_L1_STEP	((UINT16P)(TDD_BASE+0x0011f750))
#define tdd_CH1_G1_L2_CNT	((UINT16P)(TDD_BASE+0x0011f752))
#define tdd_CH1_G1_L2_STEP	((UINT16P)(TDD_BASE+0x0011f754))
#define tdd_CH1_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f756))
#define tdd_CH1_LAST_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f758))
#define tdd_CH1_G2_CONFIG	((UINT16P)(TDD_BASE+0x0011f75a))
#define tdd_CH1_G2_ADDRESS	((UINT16P)(TDD_BASE+0x0011f75c))
#define tdd_CH1_G2_L1_CNT	((UINT16P)(TDD_BASE+0x0011f75e))
#define tdd_CH1_G2_L1_STEP	((UINT16P)(TDD_BASE+0x0011f760))
#define tdd_CH1_G2_L2_CNT	((UINT16P)(TDD_BASE+0x0011f762))
#define tdd_CH1_G2_L2_STEP	((UINT16P)(TDD_BASE+0x0011f764))
#define tdd_CH1_NEXT_S_ADDRESS	((UINT16P)(TDD_BASE+0x0011f766))
#define tdd_CH1_NEXT_D_ADDRESS	((UINT16P)(TDD_BASE+0x0011f768))
#define tdd_CH1_DMAC_DEBUG	((UINT16P)(TDD_BASE+0x0011f76a))
#define tdd_CH1_G1_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f76c))
#define tdd_CH1_G2_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f76e))
#define tdd_CH2_CTRL	((UINT16P)(TDD_BASE+0x0011f780))
#define tdd_CH2_STATUS	((UINT16P)(TDD_BASE+0x0011f782))
#define tdd_CH2_INT_MASK	((UINT16P)(TDD_BASE+0x0011f784))
#define tdd_CH2_INT_CNT	((UINT16P)(TDD_BASE+0x0011f786))
#define tdd_CH2_DATA_LENGTH	((UINT16P)(TDD_BASE+0x0011f788))
#define tdd_CH2_G1_CONFIG	((UINT16P)(TDD_BASE+0x0011f78a))
#define tdd_CH2_G1_ADDRESS	((UINT16P)(TDD_BASE+0x0011f78c))
#define tdd_CH2_G1_L1_CNT	((UINT16P)(TDD_BASE+0x0011f78e))
#define tdd_CH2_G1_L1_STEP	((UINT16P)(TDD_BASE+0x0011f790))
#define tdd_CH2_G1_L2_CNT	((UINT16P)(TDD_BASE+0x0011f792))
#define tdd_CH2_G1_L2_STEP	((UINT16P)(TDD_BASE+0x0011f794))
#define tdd_CH2_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f796))
#define tdd_CH2_LAST_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f798))
#define tdd_CH2_G2_CONFIG	((UINT16P)(TDD_BASE+0x0011f79a))
#define tdd_CH2_G2_ADDRESS	((UINT16P)(TDD_BASE+0x0011f79c))
#define tdd_CH2_G2_L1_CNT	((UINT16P)(TDD_BASE+0x0011f79e))
#define tdd_CH2_G2_L1_STEP	((UINT16P)(TDD_BASE+0x0011f7a0))
#define tdd_CH2_G2_L2_CNT	((UINT16P)(TDD_BASE+0x0011f7a2))
#define tdd_CH2_G2_L2_STEP	((UINT16P)(TDD_BASE+0x0011f7a4))
#define tdd_CH2_NEXT_S_ADDRESS	((UINT16P)(TDD_BASE+0x0011f7a6))
#define tdd_CH2_NEXT_D_ADDRESS	((UINT16P)(TDD_BASE+0x0011f7a8))
#define tdd_CH2_DMAC_DEBUG	((UINT16P)(TDD_BASE+0x0011f7aa))
#define tdd_CH2_G1_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f7ac))
#define tdd_CH2_G2_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f7ae))
#define tdd_CH3_CTRL	((UINT16P)(TDD_BASE+0x0011f7c0))
#define tdd_CH3_STATUS	((UINT16P)(TDD_BASE+0x0011f7c2))
#define tdd_CH3_INT_MASK	((UINT16P)(TDD_BASE+0x0011f7c4))
#define tdd_CH3_INT_CNT	((UINT16P)(TDD_BASE+0x0011f7c6))
#define tdd_CH3_DATA_LENGTH	((UINT16P)(TDD_BASE+0x0011f7c8))
#define tdd_CH3_G1_CONFIG	((UINT16P)(TDD_BASE+0x0011f7ca))
#define tdd_CH3_G1_ADDRESS	((UINT16P)(TDD_BASE+0x0011f7cc))
#define tdd_CH3_G1_L1_CNT	((UINT16P)(TDD_BASE+0x0011f7ce))
#define tdd_CH3_G1_L1_STEP	((UINT16P)(TDD_BASE+0x0011f7d0))
#define tdd_CH3_G1_L2_CNT	((UINT16P)(TDD_BASE+0x0011f7d2))
#define tdd_CH3_G1_L2_STEP	((UINT16P)(TDD_BASE+0x0011f7d4))
#define tdd_CH3_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f7d6))
#define tdd_CH3_LAST_REQ_SIZE	((UINT16P)(TDD_BASE+0x0011f7d8))
#define tdd_CH3_G2_CONFIG	((UINT16P)(TDD_BASE+0x0011f7da))
#define tdd_CH3_G2_ADDRESS	((UINT16P)(TDD_BASE+0x0011f7dc))
#define tdd_CH3_G2_L1_CNT	((UINT16P)(TDD_BASE+0x0011f7de))
#define tdd_CH3_G2_L1_STEP	((UINT16P)(TDD_BASE+0x0011f7e0))
#define tdd_CH3_G2_L2_CNT	((UINT16P)(TDD_BASE+0x0011f7e2))
#define tdd_CH3_G2_L2_STEP	((UINT16P)(TDD_BASE+0x0011f7e4))
#define tdd_CH3_NEXT_S_ADDRESS	((UINT16P)(TDD_BASE+0x0011f7e6))
#define tdd_CH3_NEXT_D_ADDRESS	((UINT16P)(TDD_BASE+0x0011f7e8))
#define tdd_CH3_DMAC_DEBUG	((UINT16P)(TDD_BASE+0x0011f7ea))
#define tdd_CH3_G1_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f7ec))
#define tdd_CH3_G2_ADDR_HI	((UINT16P)(TDD_BASE+0x0011f7ee))
#define tdd_jda_ctl_reg	((UINT16P)(TDD_BASE+0x0011f180))
#define tdd_jda_mode_reg	((UINT16P)(TDD_BASE+0x0011f182))
#define tdd_jda_int_sts_reg	((UINT16P)(TDD_BASE+0x0011f184))
#define tdd_jda_int_msk_reg	((UINT16P)(TDD_BASE+0x0011f186))
#define tdd_jda_int_clr_reg	((UINT16P)(TDD_BASE+0x0011f188))
#define tdd_sf_mode_reg	((UINT16P)(TDD_BASE+0x0011f18a))
#define tdd_pcode_1_reg	((UINT16P)(TDD_BASE+0x0011f18c))
#define tdd_pcode_2_reg	((UINT16P)(TDD_BASE+0x0011f18e))
#define tdd_pcode_3_reg	((UINT16P)(TDD_BASE+0x0011f190))
#define tdd_pcode_4_reg	((UINT16P)(TDD_BASE+0x0011f192))
#define tdd_pcode_5_reg	((UINT16P)(TDD_BASE+0x0011f194))
#define tdd_pcode_6_reg	((UINT16P)(TDD_BASE+0x0011f196))
#define tdd_pcode_7_reg	((UINT16P)(TDD_BASE+0x0011f198))
#define tdd_pcode_8_reg	((UINT16P)(TDD_BASE+0x0011f19a))
#define tdd_pcode_9_reg	((UINT16P)(TDD_BASE+0x0011f19c))
#define tdd_pcode_10_reg	((UINT16P)(TDD_BASE+0x0011f19e))
#define tdd_pcode_11_reg	((UINT16P)(TDD_BASE+0x0011f1a0))
#define tdd_pcode_12_reg	((UINT16P)(TDD_BASE+0x0011f1a2))
#define tdd_pcode_13_reg	((UINT16P)(TDD_BASE+0x0011f1a4))
#define tdd_pcode_14_reg	((UINT16P)(TDD_BASE+0x0011f1a6))
#define tdd_pcode_15_reg	((UINT16P)(TDD_BASE+0x0011f1a8))
#define tdd_pcode_16_reg	((UINT16P)(TDD_BASE+0x0011f1aa))
#define tdd_own_code_bmp_reg	((UINT16P)(TDD_BASE+0x0011f1ac))
#define tdd_k_other_code_reg	((UINT16P)(TDD_BASE+0x0011f1ae))
#define tdd_rake_scaling_reg	((UINT16P)(TDD_BASE+0x0011f1b0))
#define tdd_mb_offset_reg	((UINT16P)(TDD_BASE+0x0011f1b2))
#define tdd_mmse_reg	((UINT16P)(TDD_BASE+0x0011f1b4))
#define tdd_jd_auto_scale_en_reg	((UINT16P)(TDD_BASE+0x0011f1b6))
#define tdd_jd_auto_scale_target_reg	((UINT16P)(TDD_BASE+0x0011f1b8))
#define tdd_jd_scaling_reg	((UINT16P)(TDD_BASE+0x0011f1ba))
#define tdd_pich_flag_reg	((UINT16P)(TDD_BASE+0x0011f1bc))
#define tdd_pich_code_reg	((UINT16P)(TDD_BASE+0x0011f1be))
#define tdd_rx_slot_index_reg	((UINT16P)(TDD_BASE+0x0011f1c0))
#define tdd_cctd_pdsch_mode_reg	((UINT16P)(TDD_BASE+0x0011f1c2))
#define tdd_cctd_hspdsch_code_reg	((UINT16P)(TDD_BASE+0x0011f1c4))
#define tdd_sir_calc_en_reg	((UINT16P)(TDD_BASE+0x0011f1c6))
#define tdd_sir_code_1_reg	((UINT16P)(TDD_BASE+0x0011f1c8))
#define tdd_sir_code_1_type_reg	((UINT16P)(TDD_BASE+0x0011f1ca))
#define tdd_sir_code_2_reg	((UINT16P)(TDD_BASE+0x0011f1cc))
#define tdd_sir_code_2_type_reg	((UINT16P)(TDD_BASE+0x0011f1ce))
#define tdd_mean_amp_1_reg	((UINT16P)(TDD_BASE+0x0011f1d0))
#define tdd_n_sqr_sum_1_l_reg	((UINT16P)(TDD_BASE+0x0011f1d2))
#define tdd_n_sqr_sum_1_m_reg	((UINT16P)(TDD_BASE+0x0011f1d4))
#define tdd_n_sqr_sum_1_h_reg	((UINT16P)(TDD_BASE+0x0011f1d6))
#define tdd_mean_amp_2_reg	((UINT16P)(TDD_BASE+0x0011f1d8))
#define tdd_n_sqr_sum_2_l_reg	((UINT16P)(TDD_BASE+0x0011f1da))
#define tdd_n_sqr_sum_2_m_reg	((UINT16P)(TDD_BASE+0x0011f1dc))
#define tdd_n_sqr_sug	((UINT16P)(TDD_BASE+0x0011f1de))
#define tdd_jd_afc_en_reg	((UINT16P)(TDD_BASE+0x0011f1e0))
#define tdd_jd_afc_code_reg	((UINT16P)(TDD_BASE+0x0011f1e2))
#define tdd_jd_afc_sym_num_reg	((UINT16P)(TDD_BASE+0x0011f1e4))
#define tdd_jd_afc_pn_1__rl_reg	((UINT16P)(TDD_BASE+0x0011f1e6))
#define tdd_jd_afc_pn_1_im_reg	((UINT16P)(TDD_BASE+0x0011f1e8))
#define tdd_jd_afc_sn_1_rl_reg	((UINT16P)(TDD_BASE+0x0011f1ea))
#define tdd_jd_afc_sn_1_im_reg	((UINT16P)(TDD_BASE+0x0011f1ec))
#define tdd_jd_afc_pn_2__rl_reg	((UINT16P)(TDD_BASE+0x0011f1ee))
#define tdd_jd_afc_pn_2_im_reg	((UINT16P)(TDD_BASE+0x0011f1f0))
#define tdd_jd_afc_sn_2_rl_reg	((UINT16P)(TDD_BASE+0x0011f1f2))
#define tdd_jd_afc_sn_2_im_reg	((UINT16P)(TDD_BASE+0x0011f1f4))
#define tdd_sb_pat_num_1_reg	((UINT16P)(TDD_BASE+0x0011f1f6))
#define tdd_sb_pat_num_2_regr	((UINT16P)(TDD_BASE+0x0011f1f8))
#define tdd_sir_code_3_reg	((UINT16P)(TDD_BASE+0x0011f1fa))
#define tdd_mean_amp_3_reg	((UINT16P)(TDD_BASE+0x0011f1fc))
#define tdd_n_sqr_sum_3_l_reg	((UINT16P)(TDD_BASE+0x0011f1fe))
#define tdd_n_sqr_sum_3_m_reg	((UINT16P)(TDD_BASE+0x0011f200))
#define tdd_n_sqr_sum_3_h_reg	((UINT16P)(TDD_BASE+0x0011f202))
#define tdd_rim_obsv_chip_reg	((UINT16P)(TDD_BASE+0x0011f204))
#define tdd_obsv_data1_reg	((UINT16P)(TDD_BASE+0x0011f206))
#define tdd_obsv_data2_reg	((UINT16P)(TDD_BASE+0x0011f208))
#define tdd_rim_chksum_reg	((UINT16P)(TDD_BASE+0x0011f20a))
#define tdd_rake_chksum_i_reg	((UINT16P)(TDD_BASE+0x0011f20c))
#define tdd_ctdmem_chksum_reg	((UINT16P)(TDD_BASE+0x0011f20e))
#define tdd_rim_sample_point_reg	((UINT16P)(TDD_BASE+0x0011f210))
#define tdd_e_hich_code_reg	((UINT16P)(TDD_BASE+0x0011f212))
#define tdd_sir_code_4_reg	((UINT16P)(TDD_BASE+0x0011f214))
#define tdd_sir_code_5_reg	((UINT16P)(TDD_BASE+0x0011f216))
#define tdd_sir_code_6_reg	((UINT16P)(TDD_BASE+0x0011f218))
#define tdd_digital_cfg	((UINT16P)(TDD_BASE+0x0011f23e))
#define tdd_sysmode_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f4c0))
#define tdd_pmu_int_sts_reg_addr	((UINT16P)(TDD_BASE+0x0011f4c2))
#define tdd_pmu_int_msk_reg_addr	((UINT16P)(TDD_BASE+0x0011f4c4))
#define tdd_pmu_int_clr_reg_addr	((UINT16P)(TDD_BASE+0x0011f4c6))
#define tdd_sync_wake_frm_num_addr	((UINT16P)(TDD_BASE+0x0011f4c8))
#define tdd_sync_wake_cyc_num_addr	((UINT16P)(TDD_BASE+0x0011f4ca))
#define tdd_waitclk_setup_cyc_addr	((UINT16P)(TDD_BASE+0x0011f4cc))
#define tdd_mem_on_setup_cyc_addr	((UINT16P)(TDD_BASE+0x0011f4ce))
#define tdd_wakeup_status_addr	((UINT16P)(TDD_BASE+0x0011f4d0))
#define tdd_sfn_control_reg_addr	((UINT16P)(TDD_BASE+0x0011f4d2))
#define tdd_sfn_load_value_reg_addr	((UINT16P)(TDD_BASE+0x0011f4d4))
#define tdd_sfn_reg_addr	((UINT16P)(TDD_BASE+0x0011f4ea))
#define tdd_sleep_sf_cnt_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f4d8))
#define tdd_sleep_sf_cnt_load_value_addr	((UINT16P)(TDD_BASE+0x0011f4da))
#define tdd_sleep_sf_cnt_reg_addr	((UINT16P)(TDD_BASE+0x0011f4ec))
#define tdd_gauging_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f4dc))
#define tdd_cnt_high_lsb_reg_addr	((UINT16P)(TDD_BASE+0x0011f4e2))
#define tdd_cnt_high_msb_reg_addr	((UINT16P)(TDD_BASE+0x0011f4e4))
#define tdd_cnt_32_reg_addr	((UINT16P)(TDD_BASE+0x0011f4e0))
#define tdd_ratio_integer_reg_addr	((UINT16P)(TDD_BASE+0x0011f4e6))
#define tdd_ratio_fraction_reg_addr	((UINT16P)(TDD_BASE+0x0011f4e8))
#define tdd_pmu_debug_reg_addr	((UINT16P)(TDD_BASE+0x0011f4f0))
#define tdd_pmu_status_addr	((UINT16P)(TDD_BASE+0x0011f4f2))
#define tdd_pmu_state_swclkf2s_setup_addr	((UINT16P)(TDD_BASE+0x0011f4f4))
#define tdd_halt_setup_cyc_addr	((UINT16P)(TDD_BASE+0x0011f4f8))
#define tdd_rxe_ctrl_addr	((UINT16P)(TDD_BASE+0x0011f000))
#define tdd_rxe_isr_addr	((UINT16P)(TDD_BASE+0x0011f002))
#define tdd_rxe_imr_addr	((UINT16P)(TDD_BASE+0x0011f004))
#define tdd_rxe_icr_addr	((UINT16P)(TDD_BASE+0x0011f006))
#define tdd_dco_ctrl_addr	((UINT16P)(TDD_BASE+0x0011f008))
#define tdd_dco_ts_en_addr	((UINT16P)(TDD_BASE+0x0011f00a))
#define tdd_dco_ts_pro_en_addr	((UINT16P)(TDD_BASE+0x0011f00c))
#define tdd_dcoe1_start_pos_addr	((UINT16P)(TDD_BASE+0x0011f00e))
#define tdd_dcoe2_start_pos_addr	((UINT16P)(TDD_BASE+0x0011f010))
#define tdd_dcoe2_len_addr	((UINT16P)(TDD_BASE+0x0011f012))
#define tdd_dcoe2_len_inv_addr	((UINT16P)(TDD_BASE+0x0011f014))
#define tdd_dcoe3_start_pos_addr	((UINT16P)(TDD_BASE+0x0011f016))
#define tdd_dcoe3_len_addr	((UINT16P)(TDD_BASE+0x0011f018))
#define tdd_dcoe3_len_inv_addr	((UINT16P)(TDD_BASE+0x0011f01a))
#define tdd_dcoe_before_rrc_i_addr	((UINT16P)(TDD_BASE+0x0011f01c))
#define tdd_dcoe_before_rrc_q_addr	((UINT16P)(TDD_BASE+0x0011f01e))
#define tdd_dcoe1_i_addr	((UINT16P)(TDD_BASE+0x0011f020))
#define tdd_dcoe1_q_addr	((UINT16P)(TDD_BASE+0x0011f022))
#define tdd_dcoe2_i_addr	((UINT16P)(TDD_BASE+0x0011f024))
#define tdd_dcoe2_q_addr	((UINT16P)(TDD_BASE+0x0011f026))
#define tdd_dcoe3_i_addr	((UINT16P)(TDD_BASE+0x0011f028))
#define tdd_dcoe3_q_addr	((UINT16P)(TDD_BASE+0x0011f02a))
#define tdd_dcoe2_i_pro_addr	((UINT16P)(TDD_BASE+0x0011f02c))
#define tdd_dcoe2_q_pro_addr	((UINT16P)(TDD_BASE+0x0011f02e))
#define tdd_dcoe3_i_pro_addr	((UINT16P)(TDD_BASE+0x0011f030))
#define tdd_dcoe3_q_pro_addr	((UINT16P)(TDD_BASE+0x0011f032))
#define tdd_rxe_filter_init_addr	((UINT16P)(TDD_BASE+0x0011f034))
#define tdd_rxe_filter_latency_addr	((UINT16P)(TDD_BASE+0x0011f036))
#define tdd_rxe_rrc_coef_index_addr	((UINT16P)(TDD_BASE+0x0011f038))
#define tdd_rxe_rrc_coef_entry_addr	((UINT16P)(TDD_BASE+0x0011f03a))
#define tdd_rxe_rc_coef_index_addr	((UINT16P)(TDD_BASE+0x0011f03c))
#define tdd_rxe_rc_coef_entry_addr	((UINT16P)(TDD_BASE+0x0011f03e))
#define tdd_rxe_rssi_ts_en_addr	((UINT16P)(TDD_BASE+0x0011f040))
#define tdd_rxe_rssi_start_pos_addr	((UINT16P)(TDD_BASE+0x0011f042))
#define tdd_rxe_rssi_ts_index_addr	((UINT16P)(TDD_BASE+0x0011f046))
#define tdd_rxe_rssi_before_rrc_ts_pwr_addr	((UINT16P)(TDD_BASE+0x0011f048))
#define tdd_rxe_rssi_after_rrc_ts_pwr_addr	((UINT16P)(TDD_BASE+0x0011f04a))
#define tdd_rxe_dagc_cfg_addr	((UINT16P)(TDD_BASE+0x0011f04c))
#define tdd_rxe_digital_shift_num_addr	((UINT16P)(TDD_BASE+0x0011f04e))
#define tdd_jda_ts_en_addr	((UINT16P)(TDD_BASE+0x0011f050))
#define tdd_rxe_idle_trans_data_ctrl_addr	((UINT16P)(TDD_BASE+0x0011f052))
#define tdd_rxe_redundant1_addr	((UINT16P)(TDD_BASE+0x0011f054))
#define tdd_rxe_redundant2_addr	((UINT16P)(TDD_BASE+0x0011f056))
#define tdd_rxe_debug_en_addr	((UINT16P)(TDD_BASE+0x0011f058))
#define tdd_rxe_debug_cfg_addr	((UINT16P)(TDD_BASE+0x0011f05a))
#define tdd_rxe_debug_filter_out_checksum_addr	((UINT16P)(TDD_BASE+0x0011f05c))
#define tdd_rxe_debug_in_i_checksum_addr	((UINT16P)(TDD_BASE+0x0011f05e))
#define tdd_rxe_debug_in_q_checksum_addr	((UINT16P)(TDD_BASE+0x0011f060))
#define tdd_spi_sts_reg_addr	((UINT16P)(TDD_BASE+0x0011f580))
#define tdd_spi_isr_reg_addr	((UINT16P)(TDD_BASE+0x0011f582))
#define tdd_spi_imr_reg_addr	((UINT16P)(TDD_BASE+0x0011f584))
#define tdd_spi_icr_reg_addr	((UINT16P)(TDD_BASE+0x0011f586))
#define tdd_mixedsys_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f588))
#define tdd_mixedsys_addr_reg_addr	((UINT16P)(TDD_BASE+0x0011f58a))
#define tdd_mixedsys_data_reg_addr	((UINT16P)(TDD_BASE+0x0011f58c))
#define tdd_spi_5_wires_format1_reg_addr	((UINT16P)(TDD_BASE+0x0011f58e))
#define tdd_spi_5_wires_format2_reg_addr	((UINT16P)(TDD_BASE+0x0011f590))
#define tdd_spi_ot_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f592))
#define tdd_spi_ot_format1_reg_addr	((UINT16P)(TDD_BASE+0x0011f594))
#define tdd_spi_ot_format2_reg_addr	((UINT16P)(TDD_BASE+0x0011f596))
#define tdd_spi_ot_tx_normal_data_high_reg_addr	((UINT16P)(TDD_BASE+0x0011f598))
#define tdd_spi_ot_tx_normal_data_low_reg_addr	((UINT16P)(TDD_BASE+0x0011f59a))
#define tdd_spi_ot_rx_data_high_reg_addr	((UINT16P)(TDD_BASE+0x0011f59c))
#define tdd_spi_ot_rx_data_low_reg_addr	((UINT16P)(TDD_BASE+0x0011f59e))
#define tdd_mixedsys_conflict_time_reg_addr	((UINT16P)(TDD_BASE+0x0011f5a0))
#define tdd_mixedsys_conflict_sf_cnt_reg_addr	((UINT16P)(TDD_BASE+0x0011f5a2))
#define tdd_clock_enable_0	((UINT16P)(TDD_BASE+0x0011f5c0))
#define tdd_clock_enable_1	((UINT16P)(TDD_BASE+0x0011f5c2))
#define tdd_clock_enable_2	((UINT16P)(TDD_BASE+0x0011f5c4))
#define tdd_clock_enable_3	((UINT16P)(TDD_BASE+0x0011f5c6))
#define tdd_reset_enable_0	((UINT16P)(TDD_BASE+0x0011f5c8))
#define tdd_reset_enable_1	((UINT16P)(TDD_BASE+0x0011f5ca))
#define tdd_mem_switch_ctrl_0	((UINT16P)(TDD_BASE+0x0011f5cc))
#define tdd_mem_switch_ctrl_1	((UINT16P)(TDD_BASE+0x0011f5ce))
#define tdd_dsp_access_bank	((UINT16P)(TDD_BASE+0x0011f5d4))
#define tdd_clk_hwctrl	((UINT16P)(TDD_BASE+0x0011f5d6))
#define tdd_clk_hwinit	((UINT16P)(TDD_BASE+0x0011f5d8))
#define tdd_int_sts	((UINT16P)(TDD_BASE+0x0011f5da))
#define tdd_int_msk	((UINT16P)(TDD_BASE+0x0011f5dc))
#define tdd_int_connection	((UINT16P)(TDD_BASE+0x0011f5de))
#define tdd_int_connection2	((UINT16P)(TDD_BASE+0x0011f5e0))
#define tdd_mixedsys_rx_start_tcu_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f520))
#define tdd_mixedsys_tx_start_tcu_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f522))
#define tdd_tcu_spi_conflict_start_time_reg_addr	((UINT16P)(TDD_BASE+0x0011f524))
#define tdd_tcu_spi_conflict_start_sf_cnt_reg_addr	((UINT16P)(TDD_BASE+0x0011f526))
#define tdd_tcu_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f540))
#define tdd_tcu_sts_reg_addr	((UINT16P)(TDD_BASE+0x0011f542))
#define tdd_tcu_isr_reg_addr	((UINT16P)(TDD_BASE+0x0011f544))
#define tdd_tcu_imr_reg_addr	((UINT16P)(TDD_BASE+0x0011f546))
#define tdd_tcu_icr_reg_addr	((UINT16P)(TDD_BASE+0x0011f548))
#define tdd_tcu_subframe_offset_reg_addr	((UINT16P)(TDD_BASE+0x0011f54a))
#define tdd_tcu_sync_offset_reg_addr	((UINT16P)(TDD_BASE+0x0011f54e))
#define tdd_tcu_cfg0_reg_addr	((UINT16P)(TDD_BASE+0x0011f550))
#define tdd_tcu_cfg1_reg_addr	((UINT16P)(TDD_BASE+0x0011f552))
#define tdd_tcu_cfg2_reg_addr	((UINT16P)(TDD_BASE+0x0011f554))
#define tdd_tcu_rtime_reg_addr	((UINT16P)(TDD_BASE+0x0011f556))
#define tdd_tcu_sw_int_prog_reg_addr	((UINT16P)(TDD_BASE+0x0011f558))
#define tdd_tcu_ts_offset_reg_addr	((UINT16P)(TDD_BASE+0x0011f55a))
#define tdd_tcu_subframe_index_reg_addr	((UINT16P)(TDD_BASE+0x0011f55c))
#define tdd_tcu_isr2_reg_addr	((UINT16P)(TDD_BASE+0x0011f55e))
#define tdd_tcu_imr2_reg_addr	((UINT16P)(TDD_BASE+0x0011f560))
#define tdd_tcu_icr2_reg_addr	((UINT16P)(TDD_BASE+0x0011f562))
#define tdd_tcu_rrc_latency_reg_addr	((UINT16P)(TDD_BASE+0x0011f564))
#define tdd_tcu_rtime_recorded_reg_addr	((UINT16P)(TDD_BASE+0x0011f566))
#define tdd_tcu_sync_offset_recorded_reg_addr	((UINT16P)(TDD_BASE+0x0011f568))
#define tdd_tcu_subframe_index_recorded_reg_addr	((UINT16P)(TDD_BASE+0x0011f56a))
#define tdd_tcu_dual_mode_sync_format_reg_addr	((UINT16P)(TDD_BASE+0x0011f56c))
#define tdd_tcu_subframe_cnt_reg_addr	((UINT16P)(TDD_BASE+0x0011f56e))
#define tdd_tcu_slot_chip_info_reg_addr	((UINT16P)(TDD_BASE+0x0011f570))
#define tdd_tcu_uppts_shift_start_cfg_reg_addr	((UINT16P)(TDD_BASE+0x0011f572))
#define tdd_tcu_uppts_shift_stop_cfg_reg_addr	((UINT16P)(TDD_BASE+0x0011f574))
#define tdd_tcu_antenna_conflict_start_time_reg_addr	((UINT16P)(TDD_BASE+0x0011f576))
#define tdd_tcu_antenna_conflict_stop_time_reg_addr	((UINT16P)(TDD_BASE+0x0011f578))
#define tdd_tcu_redudant1_reg_addr	((UINT16P)(TDD_BASE+0x0011f57a))
#define tdd_tcu_redudant2_reg_addr	((UINT16P)(TDD_BASE+0x0011f57c))
#define tdd_tcu_cfg_wr_enable_reg_addr	((UINT16P)(TDD_BASE+0x0011f57e))
#define tdd_timer_int_reg	((UINT16P)(TDD_BASE+0x0011f500))
#define tdd_timer_int_mask	((UINT16P)(TDD_BASE+0x0011f502))
#define tdd_timer_int_clr	((UINT16P)(TDD_BASE+0x0011f504))
#define tdd_timer_wdog_lock	((UINT16P)(TDD_BASE+0x0011f506))
#define tdd_timer0_load_low	((UINT16P)(TDD_BASE+0x0011f508))
#define tdd_timer0_load_high	((UINT16P)(TDD_BASE+0x0011f50a))
#define tdd_timer0_cfg	((UINT16P)(TDD_BASE+0x0011f50c))
#define tdd_timer0_cnt_low	((UINT16P)(TDD_BASE+0x0011f50e))
#define tdd_timer0_cnt_high	((UINT16P)(TDD_BASE+0x0011f510))
#define tdd_timer1_load_low	((UINT16P)(TDD_BASE+0x0011f512))
#define tdd_timer1_load_high	((UINT16P)(TDD_BASE+0x0011f514))
#define tdd_timer1_cfg	((UINT16P)(TDD_BASE+0x0011f516))
#define tdd_timer1_cnt_low	((UINT16P)(TDD_BASE+0x0011f518))
#define tdd_timer1_cnt_high	((UINT16P)(TDD_BASE+0x0011f51a))
#define tdd_timer2_load_low	((UINT16P)(TDD_BASE+0x0011f51c))
#define tdd_timer2_load_high	((UINT16P)(TDD_BASE+0x0011f51e))
#define tdd_timer2_cfg	((UINT16P)(TDD_BASE+0x0011f520))
#define tdd_timer2_cnt_low	((UINT16P)(TDD_BASE+0x0011f522))
#define tdd_timer2_cnt_high	((UINT16P)(TDD_BASE+0x0011f524))
#define tdd_timer3_load_low	((UINT16P)(TDD_BASE+0x0011f526))
#define tdd_timer3_load_high	((UINT16P)(TDD_BASE+0x0011f528))
#define tdd_timer3_cfg	((UINT16P)(TDD_BASE+0x0011f52a))
#define tdd_timer3_cnt_low	((UINT16P)(TDD_BASE+0x0011f52c))
#define tdd_timer3_cnt_high	((UINT16P)(TDD_BASE+0x0011f52e))
#define tdd_wdog_load_low	((UINT16P)(TDD_BASE+0x0011f530))
#define tdd_wdog_load_high	((UINT16P)(TDD_BASE+0x0011f532))
#define tdd_wdog_cfg	((UINT16P)(TDD_BASE+0x0011f534))
#define tdd_wdog_cnt_low	((UINT16P)(TDD_BASE+0x0011f536))
#define tdd_wdog_cnt_high	((UINT16P)(TDD_BASE+0x0011f538))
#define tdd_txe_ctc_start_reg	((UINT16P)(TDD_BASE+0x0011f410))
#define tdd_cctrch_start_en_reg	((UINT16P)(TDD_BASE+0x0011f412))
#define tdd_cctrch1_contrl_reg	((UINT16P)(TDD_BASE+0x0011f414))
#define tdd_cctrch2_contrl_reg	((UINT16P)(TDD_BASE+0x0011f416))
#define tdd_cctrch3_contrl_reg	((UINT16P)(TDD_BASE+0x0011f418))
#define tdd_reg0a	((UINT16P)(TDD_BASE+0x0011f41a))
#define tdd_cctrch1_ch_en1_reg	((UINT16P)(TDD_BASE+0x0011f41c))
#define tdd_cctrch1_ch_en2_reg	((UINT16P)(TDD_BASE+0x0011f41e))
#define tdd_cctrch2_ch_en1_reg	((UINT16P)(TDD_BASE+0x0011f420))
#define tdd_cctrch2_ch_en2_reg	((UINT16P)(TDD_BASE+0x0011f422))
#define tdd_cctrch3_ch_en1_reg	((UINT16P)(TDD_BASE+0x0011f424))
#define tdd_cctrch3_ch_en2_reg	((UINT16P)(TDD_BASE+0x0011f426))
#define tdd_cctrch1_data_len_reg	((UINT16P)(TDD_BASE+0x0011f428))
#define tdd_cctrch2_data_len_reg	((UINT16P)(TDD_BASE+0x0011f42a))
#define tdd_cctrch3_data_len_reg	((UINT16P)(TDD_BASE+0x0011f42c))
#define tdd_cctrch1_tfci_eucch_data_reg	((UINT16P)(TDD_BASE+0x0011f42e))
#define tdd_cctrch2_tfci_eucch_data_reg	((UINT16P)(TDD_BASE+0x0011f430))
#define tdd_cctrch3_tfci_eucch_data_reg	((UINT16P)(TDD_BASE+0x0011f432))
#define tdd_cctrch1_tfci_eucch_ctl_reg	((UINT16P)(TDD_BASE+0x0011f434))
#define tdd_cctrch1_eucch_s_reg	((UINT16P)(TDD_BASE+0x0011f436))
#define tdd_cctrch2_tfci_eucch_ctl_reg	((UINT16P)(TDD_BASE+0x0011f438))
#define tdd_cctrch2_eucch_s_reg	((UINT16P)(TDD_BASE+0x0011f43a))
#define tdd_cctrch3_tfci_eucch_ctl_reg	((UINT16P)(TDD_BASE+0x0011f43c))
#define tdd_cctrch3_eucch_s_reg	((UINT16P)(TDD_BASE+0x0011f43e))
#define tdd_hssich_cfg_reg	((UINT16P)(TDD_BASE+0x0011f440))
#define tdd_hssich_tpc_ss_data_reg	((UINT16P)(TDD_BASE+0x0011f442))
#define tdd_hssich_k_shift_c_sum_w_reg	((UINT16P)(TDD_BASE+0x0011f444))
#define tdd_hssich_ma_scale_reg	((UINT16P)(TDD_BASE+0x0011f446))
#define tdd_hssich_data_scale_reg	((UINT16P)(TDD_BASE+0x0011f448))
#define tdd_cell_scr_code_reg	((UINT16P)(TDD_BASE+0x0011f44a))
#define tdd_code_id_reg	((UINT16P)(TDD_BASE+0x0011f44c))
#define tdd_uppts_data_scale_filter_reg	((UINT16P)(TDD_BASE+0x0011f44e))
#define tdd_uppts_data_scale_reg	((UINT16P)(TDD_BASE+0x0011f450))
#define tdd_ts1_c_sum_reg	((UINT16P)(TDD_BASE+0x0011f452))
#define tdd_ts2_c_sum_reg	((UINT16P)(TDD_BASE+0x0011f454))
#define tdd_ts3_c_sum_reg	((UINT16P)(TDD_BASE+0x0011f456))
#define tdd_ts4_c_sum_reg	((UINT16P)(TDD_BASE+0x0011f458))
#define tdd_ts5_c_sum_reg	((UINT16P)(TDD_BASE+0x0011f45a))
#define tdd_ts1_tpc_ss_len_reg	((UINT16P)(TDD_BASE+0x0011f45c))
#define tdd_ts2_tpc_ss_len_reg	((UINT16P)(TDD_BASE+0x0011f45e))
#define tdd_ts3_tpc_ss_len_reg	((UINT16P)(TDD_BASE+0x0011f460))
#define tdd_ts4_tpc_ss_len_reg	((UINT16P)(TDD_BASE+0x0011f462))
#define tdd_ts5_tpc_ss_len_reg	((UINT16P)(TDD_BASE+0x0011f464))
#define tdd_txe_mem_endian_cfg_reg	((UINT16P)(TDD_BASE+0x0011f466))
#define tdd_int_status_reg	((UINT16P)(TDD_BASE+0x0011f468))
#define tdd_int_mask_reg	((UINT16P)(TDD_BASE+0x0011f46a))
#define tdd_int_clr_reg	((UINT16P)(TDD_BASE+0x0011f46c))
#define tdd_reg5e	((UINT16P)(TDD_BASE+0x0011f46e))
#define tdd_memory_entry_reg	((UINT16P)(TDD_BASE+0x0011f470))
#define tdd_memory_sel_reg	((UINT16P)(TDD_BASE+0x0011f472))
#define tdd_memory_entry_access_flush_reg	((UINT16P)(TDD_BASE+0x0011f474))
#define tdd_memory_offset_addr_ctrl_reg	((UINT16P)(TDD_BASE+0x0011f476))
#define tdd_comb_data_checksum_reg	((UINT16P)(TDD_BASE+0x0011f478))
#define tdd_data_iq_out_checksum_reg	((UINT16P)(TDD_BASE+0x0011f47a))
#define tdd_tbe_cfg_reg	((UINT16P)(TDD_BASE+0x0011f47c))
#define tdd_tbe_status_reg	((UINT16P)(TDD_BASE+0x0011f47e))
#define tdd_txe_filter_index	((UINT16P)(TDD_BASE+0x0011f488))
#define tdd_txe_filter_data	((UINT16P)(TDD_BASE+0x0011f48a))
#define tdd_txe_up_pos_cfg	((UINT16P)(TDD_BASE+0x0011f490))
#define tdd_txe_ts_pos_cfg	((UINT16P)(TDD_BASE+0x0011f492))
#define tdd_paddr_uartdr	((UINT16P)(TDD_BASE+0x0011f660))
#define tdd_paddr_uartrsr	((UINT16P)(TDD_BASE+0x0011f662))
#define tdd_paddr_uartecr	((UINT16P)(TDD_BASE+0x0011f662))
#define tdd_paddr_uartfr	((UINT16P)(TDD_BASE+0x0011f664))
#define tdd_paddr_uartilpr	((UINT16P)(TDD_BASE+0x0011f666))
#define tdd_paddr_uartibrd	((UINT16P)(TDD_BASE+0x0011f668))
#define tdd_paddr_uartfbrd	((UINT16P)(TDD_BASE+0x0011f66a))
#define tdd_paddr_uartlcrh_new	((UINT16P)(TDD_BASE+0x0011f66c))
#define tdd_paddr_uartcr_new	((UINT16P)(TDD_BASE+0x0011f66e))
#define tdd_paddr_uartifls	((UINT16P)(TDD_BASE+0x0011f670))
#define tdd_paddr_uartimsc	((UINT16P)(TDD_BASE+0x0011f672))
#define tdd_paddr_uartris	((UINT16P)(TDD_BASE+0x0011f674))
#define tdd_paddr_uartmis	((UINT16P)(TDD_BASE+0x0011f676))
#define tdd_paddr_uarticr	((UINT16P)(TDD_BASE+0x0011f678))
#define tdd_paddr_uartdmacr	((UINT16P)(TDD_BASE+0x0011f67a))
#define tdd_iqif_ctrl_reg_addr	((UINT16P)(TDD_BASE+0x0011f400))
#define tdd_iqif_checksum_reg_addr	((UINT16P)(TDD_BASE+0x0011f402))
#define tdd_iqif_rxe_sample_ctrl_addr	((UINT16P)(TDD_BASE+0x0011f404))
#define tdd_iqif_fifo_status_addr	((UINT16P)(TDD_BASE+0x0011f406))
#define tdd_iqif_reg_load_addr	((UINT16P)(TDD_BASE+0x0011f408))
#define tdd_iqif_rxe_tailing_ctrl_addr	((UINT16P)(TDD_BASE+0x0011f40a))
#define tdd_BU_CTRL0	((UINT16P)(TDD_BASE+0x00060000))
#define tdd_BU_CTRL1	((UINT16P)(TDD_BASE+0x00060004))
#define tdd_BU_CTRL2	((UINT16P)(TDD_BASE+0x00060008))
#define tdd_BU_CTRL3	((UINT16P)(TDD_BASE+0x0006000c))
#define tdd_BU_COUNT0	((UINT16P)(TDD_BASE+0x00060010))
#define tdd_BU_COUNT1	((UINT16P)(TDD_BASE+0x00060014))
#define tdd_BU_COUNT2	((UINT16P)(TDD_BASE+0x00060018))
#define tdd_BU_COUNT3	((UINT16P)(TDD_BASE+0x0006001c))
#define tdd_BU_CTRLG	((UINT16P)(TDD_BASE+0x00060020))
#define tdd_scif_120m_base	((UINT16P)(TDD_BASE+0x0000))
#define tdd_scif_48m_base	((UINT16P)(TDD_BASE+0x0400))
#define tdd_dp_base	((UINT16P)(TDD_BASE+0x1000))
#define tdd_zspi_base	((UINT16P)(TDD_BASE+0x10000))
#define tdd_zspd_base	((UINT16P)(TDD_BASE+0x30000))
#define tdd_cipher_base	((UINT16P)(TDD_BASE+0x0800))
#define tdd_mbist_cfg_base	((UINT16P)(TDD_BASE+0x050000))
#define tdd_csce_base	((UINT16P)(TDD_BASE+0x11f080))
#define tdd_ctd_base	((UINT16P)(TDD_BASE+0x11f240))
#define tdd_DMAC_BASE	((UINT16P)(TDD_BASE+0xFB80))
#define tdd_jda_base	((UINT16P)(TDD_BASE+0x11f180))
#define tdd_pmu_base	((UINT16P)(TDD_BASE+0x11f4c0))
#define tdd_rxe_base	((UINT16P)(TDD_BASE+0x11f000))
#define tdd_mix_bsi_base	((UINT16P)(TDD_BASE+0x11f580))
#define tdd_sysc_base	((UINT16P)(TDD_BASE+0x11f5c0))
#define tdd_tcu_base	((UINT16P)(TDD_BASE+0x11f520))
#define tdd_timer_base	((UINT16P)(TDD_BASE+0x11f500))
#define tdd_txe_base	((UINT16P)(TDD_BASE+0x11f410))
#define tdd_uart_base	((UINT16P)(TDD_BASE+0x11f660))
#define tdd_iqif_base	((UINT16P)(TDD_BASE+0x11f400))
#define tdd_dsp_base	((UINT16P)(TDD_BASE+0x160000))
#define tdd_sysmemc_base	((UINT16P)(TDD_BASE+0x10e000))
#define tdd_BU_UTIL_BASE	((UINT16P)(TDD_BASE+0x60000))
