// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2020 SEAL AG
 */

/dts-v1/;

#include "imx6ull.dtsi"

/ {
	chosen {
		stdout-path = &uart4;
	};

	memory {
		reg = <0x80000000 0>;
	};
};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	status = "okay";

	phy-reset-gpios = <&gpio2 11 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <10>;
	phy-reset-post-delay = <1>;

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			reg = <0>;
		};
	};
};

&i2c3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	clock_frequency = <400000>;
	status = "okay";

	ds3231: ds3231@68 {
		#clock-cells = <1>;
		compatible = "maxim,ds3231", "dallas,ds3231";
		reg = <0x68>;
	};
};

&iomuxc {
	pinctrl_enet1: enet1grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0a9
			MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0a9
			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1f0a9
			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0a9
			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1f0a9
			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1f0a9
			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0a9
			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0a9
			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0a9
			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
			MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05	0x1b0b0
			MX6UL_PAD_ENET2_TX_DATA0__GPIO2_IO11	0x18
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX6UL_PAD_LCD_DATA00__I2C3_SDA	0x4001b8b0
			MX6UL_PAD_LCD_DATA01__I2C3_SCL	0x4001b8b0
		>;
	};

	pinctrl_uart4: uart4grp {
		fsl,pins = <
			MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX	0x1b0b1
			MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX	0x1b0b1
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX6UL_PAD_NAND_RE_B__USDHC2_CLK		0x17070
			MX6UL_PAD_NAND_WE_B__USDHC2_CMD		0x10070
			MX6UL_PAD_NAND_DATA00__USDHC2_DATA0	0x17070
			MX6UL_PAD_NAND_DATA01__USDHC2_DATA1	0x17070
			MX6UL_PAD_NAND_DATA02__USDHC2_DATA2	0x17070
			MX6UL_PAD_NAND_DATA03__USDHC2_DATA3	0x17070
			MX6UL_PAD_NAND_DATA04__USDHC2_DATA4	0x17070
			MX6UL_PAD_NAND_DATA05__USDHC2_DATA5	0x17070
			MX6UL_PAD_NAND_DATA06__USDHC2_DATA6	0x17070
			MX6UL_PAD_NAND_DATA07__USDHC2_DATA7	0x17070
			MX6UL_PAD_NAND_ALE__USDHC2_RESET_B	0x17070
		>;
	};
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	bus-width = <8>;
	no-1-8-v;
	non-removable;
	status = "okay";
};
