# Synopsys Constraint Checker(syntax only), version maplat, Build 1796R, built Aug  4 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Feb  3 21:29:57 2019


##### DESIGN INFO #######################################################

Top View:                "LoRaTransmitter"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                      Requested     Requested     Clock                                                Clock                   Clock
Level     Clock                                      Frequency     Period        Type                                                 Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                     64.0 MHz      15.625        system                                               system_clkgroup         0    
                                                                                                                                                                   
0 -       my_pll_64mhz|CLKOP_inferred_clock          64.0 MHz      15.625        inferred                                             Inferred_clkgroup_0     33   
1 .         clockDivider_4s|clkOut_derived_clock     64.0 MHz      15.625        derived (from my_pll_64mhz|CLKOP_inferred_clock)     Inferred_clkgroup_0     311  
===================================================================================================================================================================
