# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_4.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.vhdl" \
"../../../../Lab_4.srcs/sources_1/imports/Code/Audio_Codec_Wrapper.vhd" \
"../../../../Lab_4.srcs/sources_1/new/Lab4_Pack.vhd" \
"../../../../Lab_4.srcs/sources_1/new/Lab4.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/Code/TWICtl.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/Code/i2s_ctl.vhd" \
"../../../../Lab_4.srcs/sources_1/new/lab4_datapath.vhd" \
"../../../../Lab_4.srcs/sources_1/new/lab4_fsm.vhd" \
"../../../../Lab_4.srcs/sim_1/new/Lab4_tb.vhd" \

# Do not sort compile order
nosort
