
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Tue May 06 11:37:57 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project ludcmp 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top ludcmp 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 34287
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.32 seconds. CPU system time: 0.52 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.11 seconds. CPU system time: 0.53 seconds. Elapsed time: 2.72 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8) in function 'ludcmp' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8) in function 'ludcmp' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8) in function 'ludcmp' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_9' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8) in function 'ludcmp' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.221 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_13_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8:12) in function 'ludcmp' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8:12) in function 'ludcmp' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_12_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8:9) in function 'ludcmp' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8:9) in function 'ludcmp' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_36_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:8:9) in function 'ludcmp' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ludcmp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ludcmp_Pipeline_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_3'.
WARNING: [HLS 200-880] The II Violation in module 'ludcmp_Pipeline_VITIS_LOOP_15_3' (loop 'VITIS_LOOP_15_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('w_write_ln15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15) of variable 'w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16 on local variable 'w' and 'load' operation ('w_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) on local variable 'w'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ludcmp_Pipeline_VITIS_LOOP_15_3' (loop 'VITIS_LOOP_15_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('w_write_ln15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15) of variable 'w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16 on local variable 'w' and 'load' operation ('w_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) on local variable 'w'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ludcmp_Pipeline_VITIS_LOOP_15_3' (loop 'VITIS_LOOP_15_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('w_write_ln15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15) of variable 'w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16 on local variable 'w' and 'load' operation ('w_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16) on local variable 'w'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'VITIS_LOOP_15_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ludcmp_Pipeline_VITIS_LOOP_22_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_5'.
WARNING: [HLS 200-880] The II Violation in module 'ludcmp_Pipeline_VITIS_LOOP_22_5' (loop 'VITIS_LOOP_22_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('w_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:22) of variable 'w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:23 on local variable 'w' and 'load' operation ('w_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:23) on local variable 'w'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ludcmp_Pipeline_VITIS_LOOP_22_5' (loop 'VITIS_LOOP_22_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('w_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:22) of variable 'w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:23 on local variable 'w' and 'load' operation ('w_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:23) on local variable 'w'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ludcmp_Pipeline_VITIS_LOOP_22_5' (loop 'VITIS_LOOP_22_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('w_write_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:22) of variable 'w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:23 on local variable 'w' and 'load' operation ('w_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:23) on local variable 'w'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'VITIS_LOOP_22_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ludcmp_Pipeline_VITIS_LOOP_31_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_7'.
WARNING: [HLS 200-880] The II Violation in module 'ludcmp_Pipeline_VITIS_LOOP_31_7' (loop 'VITIS_LOOP_31_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('w_2_write_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:31) of variable 'w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:32 on local variable 'w' and 'load' operation ('w_2_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:32) on local variable 'w'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ludcmp_Pipeline_VITIS_LOOP_31_7' (loop 'VITIS_LOOP_31_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('w_2_write_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:31) of variable 'w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:32 on local variable 'w' and 'load' operation ('w_2_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:32) on local variable 'w'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ludcmp_Pipeline_VITIS_LOOP_31_7' (loop 'VITIS_LOOP_31_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('w_2_write_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:31) of variable 'w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:32 on local variable 'w' and 'load' operation ('w_2_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:32) on local variable 'w'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'VITIS_LOOP_31_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ludcmp_Pipeline_VITIS_LOOP_38_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_9'.
WARNING: [HLS 200-880] The II Violation in module 'ludcmp_Pipeline_VITIS_LOOP_38_9' (loop 'VITIS_LOOP_38_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('w_write_ln38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:38) of variable 'w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39 on local variable 'w' and 'load' operation ('w_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39) on local variable 'w'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ludcmp_Pipeline_VITIS_LOOP_38_9' (loop 'VITIS_LOOP_38_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('w_write_ln38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:38) of variable 'w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39 on local variable 'w' and 'load' operation ('w_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39) on local variable 'w'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'ludcmp_Pipeline_VITIS_LOOP_38_9' (loop 'VITIS_LOOP_38_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('w_write_ln38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:38) of variable 'w', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39 on local variable 'w' and 'load' operation ('w_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39) on local variable 'w'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 13, loop 'VITIS_LOOP_38_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ludcmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ludcmp_Pipeline_VITIS_LOOP_15_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ludcmp_Pipeline_VITIS_LOOP_15_3' pipeline 'VITIS_LOOP_15_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ludcmp_Pipeline_VITIS_LOOP_15_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ludcmp_Pipeline_VITIS_LOOP_22_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ludcmp_Pipeline_VITIS_LOOP_22_5' pipeline 'VITIS_LOOP_22_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ludcmp_Pipeline_VITIS_LOOP_22_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ludcmp_Pipeline_VITIS_LOOP_31_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ludcmp_Pipeline_VITIS_LOOP_31_7' pipeline 'VITIS_LOOP_31_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ludcmp_Pipeline_VITIS_LOOP_31_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ludcmp_Pipeline_VITIS_LOOP_38_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ludcmp_Pipeline_VITIS_LOOP_38_9' pipeline 'VITIS_LOOP_38_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ludcmp_Pipeline_VITIS_LOOP_38_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ludcmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ludcmp/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ludcmp/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ludcmp/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ludcmp/y' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ludcmp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ludcmp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.274 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for ludcmp.
INFO: [VLOG 209-307] Generating Verilog RTL for ludcmp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 300.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.95 seconds. CPU system time: 1.22 seconds. Elapsed time: 6.67 seconds; current allocated memory: 78.238 MB.
INFO: [HLS 200-112] Total CPU user time: 7.31 seconds. Total CPU system time: 1.87 seconds. Total elapsed time: 19.85 seconds; peak allocated memory: 1.275 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue May  6 11:38:16 2025...
