INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:27:51 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 2.349ns (34.874%)  route 4.387ns (65.126%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2072, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X46Y74         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf0/operator/sigProdExt_c2_reg[15]/Q
                         net (fo=1, routed)           0.507     1.247    mulf0/operator/sigProdExt_c2[15]
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.126     1.373 r  mulf0/operator/level5_c1[6]_i_7/O
                         net (fo=1, routed)           0.329     1.702    mulf0/operator/level5_c1[6]_i_7_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I2_O)        0.043     1.745 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.745    mulf0/operator/RoundingAdder/S[0]
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.983 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.983    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.033 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.007     2.040    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.090 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.090    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.140 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.140    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.190 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.190    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_5_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.240 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.240    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     2.387 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/O[3]
                         net (fo=6, routed)           0.517     2.903    mulf0/operator/RoundingAdder/ip_result__0[27]
    SLICE_X45Y82         LUT5 (Prop_lut5_I0_O)        0.120     3.023 f  mulf0/operator/RoundingAdder/extendedExpInc_c4_reg[4]_srl4_i_4/O
                         net (fo=4, routed)           0.439     3.462    mulf0/operator/RoundingAdder/exc_c2_reg[1]_7[5]
    SLICE_X44Y82         LUT5 (Prop_lut5_I0_O)        0.043     3.505 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_5/O
                         net (fo=4, routed)           0.219     3.725    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X47Y82         LUT4 (Prop_lut4_I0_O)        0.043     3.768 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_3/O
                         net (fo=25, routed)          0.420     4.188    mulf0/operator/RoundingAdder/exc_c2_reg[1]_9
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.043     4.231 r  mulf0/operator/RoundingAdder/level4_c1[20]_i_2/O
                         net (fo=5, routed)           0.313     4.544    control_merge1/tehb/control/excExpFracY_c0[17]
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.043     4.587 r  control_merge1/tehb/control/ltOp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.270     4.857    addf0/operator/ltOp_carry__2_0[1]
    SLICE_X42Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.102 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.102    addf0/operator/ltOp_carry__1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.152 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.152    addf0/operator/ltOp_carry__2_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.274 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=95, routed)          0.299     5.573    control_merge1/tehb/control/CO[0]
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.127     5.700 r  control_merge1/tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.173     5.872    addf0/operator/p_1_in[0]
    SLICE_X42Y81         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.314     6.186 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.420     6.606    addf0/operator/RightShifterComponent/O[3]
    SLICE_X41Y81         LUT6 (Prop_lut6_I0_O)        0.120     6.726 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.100     6.826    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X41Y81         LUT4 (Prop_lut4_I0_O)        0.043     6.869 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.374     7.244    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X39Y80         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=2072, unset)         0.483     7.683    addf0/operator/RightShifterComponent/clk
    SLICE_X39Y80         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X39Y80         FDRE (Setup_fdre_C_R)       -0.295     7.352    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.352    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  0.109    




