// Seed: 2553386307
module module_0 (
    input wand id_0
    , id_2
);
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_1 (
    input  wor  id_0,
    input  wor  id_1,
    input  tri1 id_2,
    input  wire id_3,
    input  tri0 id_4,
    input  tri  id_5,
    output wand id_6,
    input  wand id_7
);
  tri0 id_9 = 1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3, id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_4 = id_2;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  always_ff
    if (id_3) id_4 <= "" == 1'b0;
    else if (id_3) id_4 <= id_2;
endmodule : SymbolIdentifier
