%TF.GenerationSoftware,KiCad,Pcbnew,8.0.6*%
%TF.CreationDate,2024-11-20T23:28:48-08:00*%
%TF.ProjectId,411 Schematic,34313120-5363-4686-956d-617469632e6b,4*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.6) date 2024-11-20 23:28:48*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
%TA.AperFunction,ComponentPad*%
%ADD10C,3.900000*%
%TD*%
%TA.AperFunction,ConnectorPad*%
%ADD11C,7.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12C,2.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,2.400000X2.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD16C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD17C,0.500000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,REF\u002A\u002A,1*%
%TO.N,N/C*%
X44000000Y-96000000D03*
D11*
X44000000Y-96000000D03*
%TD*%
D10*
%TO.P,REF\u002A\u002A,1*%
%TO.N,N/C*%
X44000000Y-56000000D03*
D11*
X44000000Y-56000000D03*
%TD*%
D12*
%TO.P,R1,1*%
%TO.N,Q3*%
X86612100Y-64116500D03*
D13*
%TO.P,R1,2*%
%TO.N,Net-(Q3-E)*%
X91692100Y-64116500D03*
%TD*%
D12*
%TO.P,R5,1*%
%TO.N,Net-(40_Pin_Header1-3.3V)*%
X130000000Y-64000000D03*
D13*
%TO.P,R5,2*%
%TO.N,Net-(40_Pin_Header1-GPIO01)*%
X124920000Y-64000000D03*
%TD*%
D12*
%TO.P,R2,1*%
%TO.N,Q2*%
X86452100Y-80116500D03*
D13*
%TO.P,R2,2*%
%TO.N,Net-(Q2-E)*%
X91532100Y-80116500D03*
%TD*%
D12*
%TO.P,R4,1*%
%TO.N,Net-(40_Pin_Header1-3.3V)*%
X130000000Y-80000000D03*
D13*
%TO.P,R4,2*%
%TO.N,Net-(40_Pin_Header1-GPIO11)*%
X124920000Y-80000000D03*
%TD*%
D12*
%TO.P,R3,1*%
%TO.N,Q1*%
X86452100Y-72116500D03*
D13*
%TO.P,R3,2*%
%TO.N,Net-(Q1-E)*%
X91532100Y-72116500D03*
%TD*%
D14*
%TO.P,U4,1,VCC*%
%TO.N,5V*%
X144500000Y-70500000D03*
D15*
%TO.P,U4,2,TRIG*%
%TO.N,/Trigger*%
X144500000Y-73040000D03*
%TO.P,U4,3,ECHO*%
%TO.N,/Echo*%
X144500000Y-75580000D03*
%TO.P,U4,4,GND*%
%TO.N,Net-(U4-GND)*%
X144500000Y-78120000D03*
%TD*%
D12*
%TO.P,R6,1*%
%TO.N,Net-(40_Pin_Header1-3.3V)*%
X130000000Y-72000000D03*
D13*
%TO.P,R6,2*%
%TO.N,Net-(40_Pin_Header1-GPIO13)*%
X124920000Y-72000000D03*
%TD*%
D14*
%TO.P,40_Pin_Header1,1,3.3V*%
%TO.N,Net-(40_Pin_Header1-3.3V)*%
X148160000Y-93500000D03*
D15*
%TO.P,40_Pin_Header1,2,5.0V*%
%TO.N,5V*%
X148160000Y-96040000D03*
%TO.P,40_Pin_Header1,3,I2C1_SDA*%
%TO.N,unconnected-(40_Pin_Header1-I2C1_SDA-Pad3)*%
X145620000Y-93500000D03*
%TO.P,40_Pin_Header1,4,5.0V*%
%TO.N,unconnected-(40_Pin_Header1-5.0V-Pad4)*%
X145620000Y-96040000D03*
%TO.P,40_Pin_Header1,5,I2C1_SCL*%
%TO.N,unconnected-(40_Pin_Header1-I2C1_SCL-Pad5)*%
X143080000Y-93500000D03*
%TO.P,40_Pin_Header1,6,GND*%
%TO.N,unconnected-(40_Pin_Header1-GND-Pad6)*%
X143080000Y-96040000D03*
%TO.P,40_Pin_Header1,7,GPIO09*%
%TO.N,/Trigger*%
X140540000Y-93500000D03*
%TO.P,40_Pin_Header1,8,UART1_TXD*%
%TO.N,unconnected-(40_Pin_Header1-UART1_TXD-Pad8)*%
X140540000Y-96040000D03*
%TO.P,40_Pin_Header1,9,GND*%
%TO.N,Net-(U4-GND)*%
X138000000Y-93500000D03*
%TO.P,40_Pin_Header1,10,UART1_RXD*%
%TO.N,unconnected-(40_Pin_Header1-UART1_RXD-Pad10)*%
X138000000Y-96040000D03*
%TO.P,40_Pin_Header1,11,UART1_RTS*%
%TO.N,unconnected-(40_Pin_Header1-UART1_RTS-Pad11)*%
X135460000Y-93500000D03*
%TO.P,40_Pin_Header1,12,I2S0_SCLK*%
%TO.N,unconnected-(40_Pin_Header1-I2S0_SCLK-Pad12)*%
X135460000Y-96040000D03*
%TO.P,40_Pin_Header1,13,SPI1_SCK*%
%TO.N,unconnected-(40_Pin_Header1-SPI1_SCK-Pad13)*%
X132920000Y-93500000D03*
%TO.P,40_Pin_Header1,14,GND*%
%TO.N,unconnected-(40_Pin_Header1-GND-Pad14)*%
X132920000Y-96040000D03*
%TO.P,40_Pin_Header1,15,GPIO12*%
%TO.N,/Echo*%
X130380000Y-93500000D03*
%TO.P,40_Pin_Header1,16,SPI1_CSI1*%
%TO.N,unconnected-(40_Pin_Header1-SPI1_CSI1-Pad16)*%
X130380000Y-96040000D03*
%TO.P,40_Pin_Header1,17,3.3V*%
%TO.N,unconnected-(40_Pin_Header1-3.3V-Pad17)*%
X127840000Y-93500000D03*
%TO.P,40_Pin_Header1,18,SPI1_CSI0*%
%TO.N,unconnected-(40_Pin_Header1-SPI1_CSI0-Pad18)*%
X127840000Y-96040000D03*
%TO.P,40_Pin_Header1,19,SPI0_MOSI*%
%TO.N,unconnected-(40_Pin_Header1-SPI0_MOSI-Pad19)*%
X125300000Y-93500000D03*
%TO.P,40_Pin_Header1,20,GND*%
%TO.N,unconnected-(40_Pin_Header1-GND-Pad20)*%
X125300000Y-96040000D03*
%TO.P,40_Pin_Header1,21,SPI0_MISO*%
%TO.N,unconnected-(40_Pin_Header1-SPI0_MISO-Pad21)*%
X122760000Y-93500000D03*
%TO.P,40_Pin_Header1,22,SPI1_MISO*%
%TO.N,unconnected-(40_Pin_Header1-SPI1_MISO-Pad22)*%
X122760000Y-96040000D03*
%TO.P,40_Pin_Header1,23,SPI0_SCK*%
%TO.N,unconnected-(40_Pin_Header1-SPI0_SCK-Pad23)*%
X120220000Y-93500000D03*
%TO.P,40_Pin_Header1,24,SPI0_CS0*%
%TO.N,unconnected-(40_Pin_Header1-SPI0_CS0-Pad24)*%
X120220000Y-96040000D03*
%TO.P,40_Pin_Header1,25,GND*%
%TO.N,unconnected-(40_Pin_Header1-GND-Pad25)*%
X117680000Y-93500000D03*
%TO.P,40_Pin_Header1,26,SPI0_CS1*%
%TO.N,unconnected-(40_Pin_Header1-SPI0_CS1-Pad26)*%
X117680000Y-96040000D03*
%TO.P,40_Pin_Header1,27,I2C0_SDA*%
%TO.N,unconnected-(40_Pin_Header1-I2C0_SDA-Pad27)*%
X115140000Y-93500000D03*
%TO.P,40_Pin_Header1,28,I2C0_SCL*%
%TO.N,unconnected-(40_Pin_Header1-I2C0_SCL-Pad28)*%
X115140000Y-96040000D03*
%TO.P,40_Pin_Header1,29,GPIO01*%
%TO.N,Net-(40_Pin_Header1-GPIO01)*%
X112600000Y-93500000D03*
%TO.P,40_Pin_Header1,30,GND*%
%TO.N,unconnected-(40_Pin_Header1-GND-Pad30)*%
X112600000Y-96040000D03*
%TO.P,40_Pin_Header1,31,GPIO11*%
%TO.N,Net-(40_Pin_Header1-GPIO11)*%
X110060000Y-93500000D03*
%TO.P,40_Pin_Header1,32,GPIO07*%
%TO.N,unconnected-(40_Pin_Header1-GPIO07-Pad32)*%
X110060000Y-96040000D03*
%TO.P,40_Pin_Header1,33,GPIO13*%
%TO.N,Net-(40_Pin_Header1-GPIO13)*%
X107520000Y-93500000D03*
%TO.P,40_Pin_Header1,34,GND*%
%TO.N,unconnected-(40_Pin_Header1-GND-Pad34)*%
X107520000Y-96040000D03*
%TO.P,40_Pin_Header1,35,I2S0_FS*%
%TO.N,unconnected-(40_Pin_Header1-I2S0_FS-Pad35)*%
X104980000Y-93500000D03*
%TO.P,40_Pin_Header1,36,UART1_CTS*%
%TO.N,unconnected-(40_Pin_Header1-UART1_CTS-Pad36)*%
X104980000Y-96040000D03*
%TO.P,40_Pin_Header1,37,SPI1_MOSI*%
%TO.N,unconnected-(40_Pin_Header1-SPI1_MOSI-Pad37)*%
X102440000Y-93500000D03*
%TO.P,40_Pin_Header1,38,I2S0_DIN*%
%TO.N,unconnected-(40_Pin_Header1-I2S0_DIN-Pad38)*%
X102440000Y-96040000D03*
%TO.P,40_Pin_Header1,39,GND*%
%TO.N,GND*%
X99900000Y-93500000D03*
%TO.P,40_Pin_Header1,40,I2S0_DOUT*%
%TO.N,unconnected-(40_Pin_Header1-I2S0_DOUT-Pad40)*%
X99900000Y-96040000D03*
%TO.P,40_Pin_Header1,41*%
%TO.N,N/C*%
X97360000Y-93500000D03*
%TO.P,40_Pin_Header1,42*%
X97360000Y-96040000D03*
%TO.P,40_Pin_Header1,43*%
X94820000Y-93500000D03*
%TO.P,40_Pin_Header1,44*%
X94820000Y-96040000D03*
%TO.P,40_Pin_Header1,45*%
X92280000Y-93500000D03*
%TO.P,40_Pin_Header1,46*%
X92280000Y-96040000D03*
%TO.P,40_Pin_Header1,47*%
X89740000Y-93500000D03*
%TO.P,40_Pin_Header1,48*%
X89740000Y-96040000D03*
%TO.P,40_Pin_Header1,49*%
X87200000Y-93500000D03*
%TO.P,40_Pin_Header1,50*%
X87200000Y-96040000D03*
%TO.P,40_Pin_Header1,51*%
X84660000Y-93500000D03*
%TO.P,40_Pin_Header1,52*%
X84660000Y-96040000D03*
%TO.P,40_Pin_Header1,53*%
X82120000Y-93500000D03*
%TO.P,40_Pin_Header1,54*%
X82120000Y-96040000D03*
%TO.P,40_Pin_Header1,55*%
X79580000Y-93500000D03*
%TO.P,40_Pin_Header1,56*%
X79580000Y-96040000D03*
%TO.P,40_Pin_Header1,57*%
X77040000Y-93500000D03*
%TO.P,40_Pin_Header1,58*%
X77040000Y-96040000D03*
%TO.P,40_Pin_Header1,59*%
X74500000Y-93500000D03*
%TO.P,40_Pin_Header1,60*%
X74500000Y-96040000D03*
%TO.P,40_Pin_Header1,61*%
X71960000Y-93500000D03*
%TO.P,40_Pin_Header1,62*%
X71960000Y-96040000D03*
%TO.P,40_Pin_Header1,63*%
X69420000Y-93500000D03*
%TO.P,40_Pin_Header1,64*%
X69420000Y-96040000D03*
%TO.P,40_Pin_Header1,65*%
X66880000Y-93500000D03*
%TO.P,40_Pin_Header1,66*%
X66880000Y-96040000D03*
%TO.P,40_Pin_Header1,67*%
X64340000Y-93500000D03*
%TO.P,40_Pin_Header1,68*%
X64340000Y-96040000D03*
%TO.P,40_Pin_Header1,69*%
X61800000Y-93500000D03*
%TO.P,40_Pin_Header1,70*%
X61800000Y-96040000D03*
%TO.P,40_Pin_Header1,71*%
X59260000Y-93500000D03*
%TO.P,40_Pin_Header1,72*%
X59260000Y-96040000D03*
%TO.P,40_Pin_Header1,73*%
X56720000Y-93500000D03*
%TO.P,40_Pin_Header1,74*%
X56720000Y-96040000D03*
%TO.P,40_Pin_Header1,75*%
X54180000Y-93500000D03*
%TO.P,40_Pin_Header1,76*%
X54180000Y-96040000D03*
%TO.P,40_Pin_Header1,77*%
X51640000Y-93500000D03*
%TO.P,40_Pin_Header1,78*%
X51640000Y-96040000D03*
%TO.P,40_Pin_Header1,79*%
X49100000Y-93500000D03*
%TO.P,40_Pin_Header1,80*%
X49100000Y-96040000D03*
%TD*%
D11*
%TO.P,REF\u002A\u002A,1*%
%TO.N,N/C*%
X158000000Y-56000000D03*
D10*
X158000000Y-56000000D03*
%TD*%
%TO.P,REF\u002A\u002A,1*%
%TO.N,N/C*%
X158000000Y-96000000D03*
D11*
X158000000Y-96000000D03*
%TD*%
D16*
%TO.N,GND*%
X72600000Y-72700000D03*
X91500000Y-85000000D03*
X52600000Y-72700000D03*
X62600000Y-72700000D03*
%TO.N,Q1*%
X77400000Y-71000000D03*
X67400000Y-71000000D03*
X57400000Y-71000000D03*
%TO.N,5V*%
X110678800Y-69214000D03*
X110413500Y-57714000D03*
X150500000Y-68000000D03*
X110678800Y-81214000D03*
%TO.N,Net-(40_Pin_Header1-3.3V)*%
X138000000Y-64000000D03*
%TO.N,Net-(40_Pin_Header1-GPIO11)*%
X120500000Y-82500000D03*
X110678800Y-85786000D03*
%TD*%
D17*
%TO.N,GND*%
X52500000Y-72800000D02*
X52600000Y-72700000D01*
X52500000Y-80000000D02*
X52500000Y-72800000D01*
X57500000Y-85000000D02*
X52500000Y-80000000D01*
X62500000Y-85000000D02*
X57500000Y-85000000D01*
%TO.N,5V*%
X144500000Y-57500000D02*
X114000000Y-57500000D01*
X153000000Y-66000000D02*
X144500000Y-57500000D01*
X153000000Y-68000000D02*
X153000000Y-66000000D01*
%TO.N,GND*%
X95500000Y-89120000D02*
X95500000Y-89000000D01*
X62500000Y-85000000D02*
X62500000Y-72800000D01*
X72500000Y-72800000D02*
X72600000Y-72700000D01*
X62500000Y-72800000D02*
X62600000Y-72700000D01*
X72500000Y-85000000D02*
X72500000Y-72800000D01*
X72500000Y-85000000D02*
X91500000Y-85000000D01*
X95500000Y-89000000D02*
X91500000Y-85000000D01*
X99840000Y-93460000D02*
X95500000Y-89120000D01*
X72500000Y-85000000D02*
X62500000Y-85000000D01*
%TO.N,Q1*%
X60500000Y-67000000D02*
X60000000Y-67500000D01*
X79500000Y-71000000D02*
X77400000Y-71000000D01*
X70000000Y-67000000D02*
X60500000Y-67000000D01*
X69500000Y-71000000D02*
X67400000Y-71000000D01*
X85500000Y-67000000D02*
X80000000Y-67000000D01*
X60000000Y-67500000D02*
X60000000Y-70500000D01*
X86452100Y-72116500D02*
X86452100Y-67952100D01*
X80000000Y-67000000D02*
X70000000Y-67000000D01*
X86452100Y-67952100D02*
X85500000Y-67000000D01*
X70000000Y-70500000D02*
X69500000Y-71000000D01*
X80000000Y-67000000D02*
X80000000Y-70500000D01*
X59500000Y-71000000D02*
X57400000Y-71000000D01*
X60000000Y-70500000D02*
X59500000Y-71000000D01*
X80000000Y-70500000D02*
X79500000Y-71000000D01*
X70000000Y-67000000D02*
X70000000Y-70500000D01*
%TO.N,5V*%
X153000000Y-68000000D02*
X150500000Y-68000000D01*
X151500000Y-96000000D02*
X153000000Y-94500000D01*
X153000000Y-70500000D02*
X153000000Y-68000000D01*
X110627500Y-57500000D02*
X110413500Y-57714000D01*
X114000000Y-68000000D02*
X112786000Y-69214000D01*
X112786000Y-69214000D02*
X110678800Y-69214000D01*
X114000000Y-57500000D02*
X114000000Y-68000000D01*
X144500000Y-70500000D02*
X153000000Y-70500000D01*
X148100000Y-96000000D02*
X151500000Y-96000000D01*
X113500000Y-68500000D02*
X113500000Y-80000000D01*
X113500000Y-80000000D02*
X112286000Y-81214000D01*
X153000000Y-94500000D02*
X153000000Y-70500000D01*
X114000000Y-57500000D02*
X110627500Y-57500000D01*
X114000000Y-68000000D02*
X113500000Y-68500000D01*
X112286000Y-81214000D02*
X110678800Y-81214000D01*
%TO.N,Net-(40_Pin_Header1-3.3V)*%
X147500000Y-87500000D02*
X148100000Y-88100000D01*
X133000000Y-87500000D02*
X130000000Y-84500000D01*
X148100000Y-88100000D02*
X148100000Y-93460000D01*
X147500000Y-87500000D02*
X133000000Y-87500000D01*
X130000000Y-72000000D02*
X130000000Y-64000000D01*
X130000000Y-84500000D02*
X130000000Y-80000000D01*
X130000000Y-64000000D02*
X138000000Y-64000000D01*
X130000000Y-80000000D02*
X130000000Y-72000000D01*
%TO.N,Net-(40_Pin_Header1-GPIO11)*%
X117000000Y-86000000D02*
X110928000Y-86000000D01*
X110714000Y-85786000D02*
X110928000Y-86000000D01*
X110000000Y-86464800D02*
X110678800Y-85786000D01*
X110000000Y-93460000D02*
X110000000Y-86464800D01*
X124920000Y-80000000D02*
X123000000Y-80000000D01*
X110678800Y-85786000D02*
X110714000Y-85786000D01*
X123000000Y-80000000D02*
X120500000Y-82500000D01*
X120500000Y-82500000D02*
X117000000Y-86000000D01*
%TD*%
M02*
