// Seed: 1270818974
module module_0;
  logic id_1 = id_1;
  assign module_1.id_3 = 0;
  parameter  id_2  =  -1  ,  id_3  =  1  ,  id_4  =  id_2  ?  id_2  :  -1  ,  id_5  =  (  id_2  )  ,  id_6  =  -1 'b0 ,  id_7  =  ~  id_6  ,  id_8  =  1 'b0 ;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri0 id_3#(
        .id_11(-1),
        .id_12(1),
        .id_13(-1)
    ),
    output wand id_4,
    input supply1 void id_5,
    output tri0 id_6,
    input wire id_7,
    input supply0 id_8,
    input uwire id_9
);
  logic id_14;
  module_0 modCall_1 ();
  assign id_0 = id_12;
endmodule
