$date
	Wed Oct 11 17:31:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # i [7:0] $end
$scope module stage0 $end
$var wire 1 " clk $end
$var wire 8 $ i [7:0] $end
$var reg 8 % q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b10101010 $
b10101010 #
0"
bx !
$end
#10
b10101010 !
b10101010 %
1"
#20
0"
b1010101 #
b1010101 $
#30
b1010101 !
b1010101 %
1"
#40
0"
b11101010 #
b11101010 $
#50
b11101010 !
b11101010 %
1"
#60
0"
b1011111 #
b1011111 $
#70
b1011111 !
b1011111 %
1"
#80
0"
b0 #
b0 $
#90
b0 !
b0 %
1"
#100
0"
b1111100 #
b1111100 $
#110
b1111100 !
b1111100 %
1"
#120
0"
b10000000 #
b10000000 $
#130
b10000000 !
b10000000 %
1"
#140
0"
b10001 #
b10001 $
#150
b10001 !
b10001 %
1"
#160
0"
