library IEEE;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity cont4b_upc is
	port(reloj_50M, n_rst:	in std_logic;
			Sa, Sb, Sc, Sd, Se, Sf, Sg: out std_logic);
			--Â¿Se escucha?
end cont4b_upc;

architecture estructura of cont4b_upc is
	signal interna1: std_logic;
	signal interna2: std_logic_vector(3 downto 0);
	
	component divisor is
		port(	entrada:	in std_logic;
				salida: out std_logic);
	end component;
	
	component cont4b is
		port( in_clk, n_rst: in std_logic;
				q: out std_logic_vector(3 downto 0));
	end component;	
	
	component decbin7scc is
		port(	E:	in std_logic_vector(3 downto 0);
				Sa, Sb, Sc, Sd, Se, Sf, Sg:	out std_logic);
	end component;

	begin
		u1: divisor PORT MAP(reloj_50M, interna1);
		u2: cont4b PORT MAP(interna1, n_rst, interna2);
		u3: decbin7scc PORT MAP(interna2, Sa, Sb, Sc, Sd, Se, Sf, Sg);
end estructura;
		