$date
	Sun Oct 23 08:36:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#719439
b100 !
1"
#719442
b100 &
b100 %
1$
#719443
0"
#719446
b10 &
b10 %
#719450
b1 &
b1 %
1#
#719454
b0 &
0#
b0 %
0$
#1700285
b1011 !
1"
#1700286
b1011 &
b1011 %
1$
#1700287
0"
#1700290
b100010 &
b100010 %
#1700294
b10001 &
b10001 %
#1700298
b110100 &
b110100 %
#1700302
b11010 &
b11010 %
#1700306
b1101 &
b1101 %
#1700310
b101000 &
b101000 %
#1700314
b10100 &
b10100 %
#1700318
b1010 &
b1010 %
#1700322
b101 &
b101 %
#1700326
b10000 &
b10000 %
#1700330
b1000 &
b1000 %
#1700334
b100 &
b100 %
#1700338
b10 &
b10 %
#1700342
b1 &
1#
b1 %
#1700346
b0 &
b0 %
0#
0$
#2676806
b100 &
b100 %
1$
b100 !
1"
#2676807
0"
#2676810
b10 &
b10 %
#2676814
b1 &
1#
b1 %
#2676818
b0 &
b0 %
0#
0$
#4500012
