<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI_FRONTEND</h2>
</div>

# Course Report

## Name: [VATTURI DAYANANDA SATYA VENKAT]

## Qualifications: [PERSUING 4TH YEAR  B.TECH]

Welcome to the course report for the [VLSI_FRONTEND]! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the 4_STAGE ELEVATOR AND DUAL PORT RAM  and SPI_MASTER_PROTOCAL completed during the course:

| Description                               | Link                                    |
|-------------------------------------------|-----------------------------------------|
| Mini Projects: 4_STAGE ELEVATOR | [click here](https://github.com/venkatvatturi/G15-VLSI_Frontend/tree/main/Mini%20Projects/Venkat%20Vatturi/4_stage_elevator_controller(miniproject))                        | 
| Mini Projects: DUAL PORT RAM    | [click here](https://github.com/venkatvatturi/G15-VLSI_Frontend/tree/main/Mini%20Projects/Venkat%20Vatturi/Dual_port_ram(mini_project))                         |                        |
| Final Project: [SPI_MASTER_PROTOCAL]  | [click here](https://github.com/venkatvatturi/G15-VLSI_Frontend/tree/main/Final%20Capstone%20Project/Venkat%20Vatturi/spi_master_major_project)                         |
