#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000143b16158f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v00000143b1638d20_0 .net "PC", 31 0, v00000143b1630340_0;  1 drivers
v00000143b1637c40_0 .var "clk", 0 0;
v00000143b1638280_0 .net "clkout", 0 0, L_00000143b163bba0;  1 drivers
v00000143b1637ce0_0 .net "cycles_consumed", 31 0, v00000143b16371a0_0;  1 drivers
v00000143b1637d80_0 .net "regs0", 31 0, L_00000143b163c540;  1 drivers
v00000143b1638dc0_0 .net "regs1", 31 0, L_00000143b163c460;  1 drivers
v00000143b1637ec0_0 .net "regs2", 31 0, L_00000143b163c1c0;  1 drivers
v00000143b16380a0_0 .net "regs3", 31 0, L_00000143b163c620;  1 drivers
v00000143b1637f60_0 .net "regs4", 31 0, L_00000143b163c0e0;  1 drivers
v00000143b16381e0_0 .net "regs5", 31 0, L_00000143b163c690;  1 drivers
v00000143b163b0e0_0 .var "rst", 0 0;
S_00000143b1619c40 .scope module, "cpu" "processor" 2 35, 3 4 0, S_00000143b16158f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000143b1618c30 .param/l "RType" 0 4 9, C4<000000>;
P_00000143b1618c68 .param/l "add" 0 4 12, C4<100000>;
P_00000143b1618ca0 .param/l "addi" 0 4 15, C4<001000>;
P_00000143b1618cd8 .param/l "addu" 0 4 12, C4<100001>;
P_00000143b1618d10 .param/l "and_" 0 4 12, C4<100100>;
P_00000143b1618d48 .param/l "andi" 0 4 15, C4<001100>;
P_00000143b1618d80 .param/l "beq" 0 4 17, C4<000100>;
P_00000143b1618db8 .param/l "bne" 0 4 17, C4<000101>;
P_00000143b1618df0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_00000143b1618e28 .param/l "j" 0 4 19, C4<000010>;
P_00000143b1618e60 .param/l "jal" 0 4 19, C4<000011>;
P_00000143b1618e98 .param/l "jr" 0 4 13, C4<001000>;
P_00000143b1618ed0 .param/l "lw" 0 4 15, C4<100011>;
P_00000143b1618f08 .param/l "nor_" 0 4 12, C4<100111>;
P_00000143b1618f40 .param/l "or_" 0 4 12, C4<100101>;
P_00000143b1618f78 .param/l "ori" 0 4 15, C4<001101>;
P_00000143b1618fb0 .param/l "sgt" 0 4 13, C4<101011>;
P_00000143b1618fe8 .param/l "sll" 0 4 13, C4<000000>;
P_00000143b1619020 .param/l "slt" 0 4 12, C4<101010>;
P_00000143b1619058 .param/l "slti" 0 4 15, C4<101010>;
P_00000143b1619090 .param/l "srl" 0 4 13, C4<000010>;
P_00000143b16190c8 .param/l "sub" 0 4 12, C4<100010>;
P_00000143b1619100 .param/l "subu" 0 4 12, C4<100011>;
P_00000143b1619138 .param/l "sw" 0 4 15, C4<101011>;
P_00000143b1619170 .param/l "xor_" 0 4 12, C4<100110>;
P_00000143b16191a8 .param/l "xori" 0 4 15, C4<001110>;
L_00000143b163be40 .functor NOT 1, v00000143b163b0e0_0, C4<0>, C4<0>, C4<0>;
L_00000143b163c770 .functor NOT 1, v00000143b163b0e0_0, C4<0>, C4<0>, C4<0>;
L_00000143b163b890 .functor NOT 1, v00000143b163b0e0_0, C4<0>, C4<0>, C4<0>;
L_00000143b163bb30 .functor NOT 1, v00000143b163b0e0_0, C4<0>, C4<0>, C4<0>;
L_00000143b163c070 .functor NOT 1, v00000143b163b0e0_0, C4<0>, C4<0>, C4<0>;
L_00000143b163c5b0 .functor NOT 1, v00000143b163b0e0_0, C4<0>, C4<0>, C4<0>;
L_00000143b163c3f0 .functor NOT 1, v00000143b163b0e0_0, C4<0>, C4<0>, C4<0>;
L_00000143b163b900 .functor NOT 1, v00000143b163b0e0_0, C4<0>, C4<0>, C4<0>;
L_00000143b163bba0 .functor OR 1, v00000143b1637c40_0, v00000143b160b1f0_0, C4<0>, C4<0>;
L_00000143b163bc10 .functor OR 1, L_00000143b163a1e0, L_00000143b163adc0, C4<0>, C4<0>;
L_00000143b163bac0 .functor AND 1, L_00000143b163a0a0, L_00000143b163b680, C4<1>, C4<1>;
L_00000143b163bc80 .functor NOT 1, v00000143b163b0e0_0, C4<0>, C4<0>, C4<0>;
L_00000143b163bcf0 .functor OR 1, L_00000143b163b5e0, L_00000143b163a8c0, C4<0>, C4<0>;
L_00000143b163c150 .functor OR 1, L_00000143b163bcf0, L_00000143b163b720, C4<0>, C4<0>;
L_00000143b163c4d0 .functor OR 1, L_00000143b163e420, L_00000143b163d840, C4<0>, C4<0>;
L_00000143b163c000 .functor AND 1, L_00000143b163d8e0, L_00000143b163c4d0, C4<1>, C4<1>;
L_00000143b163b970 .functor OR 1, L_00000143b163e6a0, L_00000143b163db60, C4<0>, C4<0>;
L_00000143b163c230 .functor AND 1, L_00000143b163dac0, L_00000143b163b970, C4<1>, C4<1>;
v00000143b1632f30_0 .net "ALUOp", 3 0, v00000143b160b330_0;  1 drivers
v00000143b1633cf0_0 .net "ALUResult", 31 0, v00000143b1630f20_0;  1 drivers
v00000143b16325d0_0 .net "ALUSrc", 0 0, v00000143b160a430_0;  1 drivers
v00000143b16339d0_0 .net "ALUin2", 31 0, L_00000143b163d660;  1 drivers
v00000143b16323f0_0 .net "MemReadEn", 0 0, v00000143b160b470_0;  1 drivers
v00000143b1633430_0 .net "MemWriteEn", 0 0, v00000143b160ab10_0;  1 drivers
v00000143b1633930_0 .net "MemtoReg", 0 0, v00000143b160a890_0;  1 drivers
v00000143b1633570_0 .net "PC", 31 0, v00000143b1630340_0;  alias, 1 drivers
v00000143b1632b70_0 .net "PCPlus1", 31 0, L_00000143b163b040;  1 drivers
v00000143b1633d90_0 .net "PCsrc", 0 0, v00000143b1630660_0;  1 drivers
v00000143b16320d0_0 .net "RegDst", 0 0, v00000143b16098f0_0;  1 drivers
v00000143b1633750_0 .net "RegWriteEn", 0 0, v00000143b160b3d0_0;  1 drivers
v00000143b16337f0_0 .net "WriteRegister", 4 0, L_00000143b163a460;  1 drivers
v00000143b1632850_0 .net *"_ivl_0", 0 0, L_00000143b163be40;  1 drivers
L_00000143b1684f10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000143b1632c10_0 .net/2u *"_ivl_10", 4 0, L_00000143b1684f10;  1 drivers
L_00000143b1685300 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b1632cb0_0 .net *"_ivl_101", 25 0, L_00000143b1685300;  1 drivers
L_00000143b1685348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b1633a70_0 .net/2u *"_ivl_102", 31 0, L_00000143b1685348;  1 drivers
v00000143b1632ad0_0 .net *"_ivl_104", 0 0, L_00000143b163a0a0;  1 drivers
L_00000143b1685390 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000143b16336b0_0 .net/2u *"_ivl_106", 5 0, L_00000143b1685390;  1 drivers
v00000143b1632170_0 .net *"_ivl_108", 0 0, L_00000143b163b680;  1 drivers
v00000143b1633610_0 .net *"_ivl_111", 0 0, L_00000143b163bac0;  1 drivers
v00000143b1633070_0 .net *"_ivl_113", 9 0, L_00000143b1639ce0;  1 drivers
v00000143b1632d50_0 .net *"_ivl_114", 31 0, L_00000143b1639f60;  1 drivers
L_00000143b16853d8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b16332f0_0 .net *"_ivl_117", 21 0, L_00000143b16853d8;  1 drivers
v00000143b1633890_0 .net *"_ivl_118", 31 0, L_00000143b163a820;  1 drivers
L_00000143b1684f58 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000143b1632350_0 .net/2u *"_ivl_12", 5 0, L_00000143b1684f58;  1 drivers
v00000143b1632490_0 .net *"_ivl_120", 31 0, L_00000143b163b540;  1 drivers
v00000143b1632670_0 .net *"_ivl_124", 0 0, L_00000143b163bc80;  1 drivers
L_00000143b1685468 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b1632710_0 .net/2u *"_ivl_126", 31 0, L_00000143b1685468;  1 drivers
L_00000143b1685540 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000143b1633390_0 .net/2u *"_ivl_130", 5 0, L_00000143b1685540;  1 drivers
v00000143b1632fd0_0 .net *"_ivl_132", 0 0, L_00000143b163b5e0;  1 drivers
L_00000143b1685588 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000143b16327b0_0 .net/2u *"_ivl_134", 5 0, L_00000143b1685588;  1 drivers
v00000143b1632df0_0 .net *"_ivl_136", 0 0, L_00000143b163a8c0;  1 drivers
v00000143b1633b10_0 .net *"_ivl_139", 0 0, L_00000143b163bcf0;  1 drivers
v00000143b16322b0_0 .net *"_ivl_14", 0 0, L_00000143b163b360;  1 drivers
L_00000143b16855d0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000143b1632e90_0 .net/2u *"_ivl_140", 5 0, L_00000143b16855d0;  1 drivers
v00000143b16328f0_0 .net *"_ivl_142", 0 0, L_00000143b163b720;  1 drivers
v00000143b1633110_0 .net *"_ivl_145", 0 0, L_00000143b163c150;  1 drivers
L_00000143b1685618 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b1633bb0_0 .net/2u *"_ivl_146", 15 0, L_00000143b1685618;  1 drivers
v00000143b1632990_0 .net *"_ivl_148", 31 0, L_00000143b1639880;  1 drivers
v00000143b1633c50_0 .net *"_ivl_151", 0 0, L_00000143b163a960;  1 drivers
v00000143b1633e30_0 .net *"_ivl_152", 15 0, L_00000143b1639c40;  1 drivers
v00000143b1632210_0 .net *"_ivl_154", 31 0, L_00000143b163d3e0;  1 drivers
v00000143b1633ed0_0 .net *"_ivl_158", 31 0, L_00000143b163d160;  1 drivers
L_00000143b1684fa0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000143b1632a30_0 .net/2u *"_ivl_16", 4 0, L_00000143b1684fa0;  1 drivers
L_00000143b1685660 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b1632030_0 .net *"_ivl_161", 25 0, L_00000143b1685660;  1 drivers
L_00000143b16856a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b16331b0_0 .net/2u *"_ivl_162", 31 0, L_00000143b16856a8;  1 drivers
v00000143b1633250_0 .net *"_ivl_164", 0 0, L_00000143b163d8e0;  1 drivers
L_00000143b16856f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000143b1634fe0_0 .net/2u *"_ivl_166", 5 0, L_00000143b16856f0;  1 drivers
v00000143b16356c0_0 .net *"_ivl_168", 0 0, L_00000143b163e420;  1 drivers
L_00000143b1685738 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000143b16359e0_0 .net/2u *"_ivl_170", 5 0, L_00000143b1685738;  1 drivers
v00000143b1634ae0_0 .net *"_ivl_172", 0 0, L_00000143b163d840;  1 drivers
v00000143b1635620_0 .net *"_ivl_175", 0 0, L_00000143b163c4d0;  1 drivers
v00000143b1635ee0_0 .net *"_ivl_177", 0 0, L_00000143b163c000;  1 drivers
L_00000143b1685780 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000143b1635080_0 .net/2u *"_ivl_178", 5 0, L_00000143b1685780;  1 drivers
v00000143b1634180_0 .net *"_ivl_180", 0 0, L_00000143b163e240;  1 drivers
L_00000143b16857c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000143b1635120_0 .net/2u *"_ivl_182", 31 0, L_00000143b16857c8;  1 drivers
v00000143b16340e0_0 .net *"_ivl_184", 31 0, L_00000143b163e4c0;  1 drivers
v00000143b1634900_0 .net *"_ivl_188", 31 0, L_00000143b163d340;  1 drivers
v00000143b1635bc0_0 .net *"_ivl_19", 4 0, L_00000143b163a140;  1 drivers
L_00000143b1685810 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b16351c0_0 .net *"_ivl_191", 25 0, L_00000143b1685810;  1 drivers
L_00000143b1685858 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b16349a0_0 .net/2u *"_ivl_192", 31 0, L_00000143b1685858;  1 drivers
v00000143b1635940_0 .net *"_ivl_194", 0 0, L_00000143b163dac0;  1 drivers
L_00000143b16858a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000143b16345e0_0 .net/2u *"_ivl_196", 5 0, L_00000143b16858a0;  1 drivers
v00000143b1634b80_0 .net *"_ivl_198", 0 0, L_00000143b163e6a0;  1 drivers
L_00000143b1684ec8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000143b1634ea0_0 .net/2u *"_ivl_2", 5 0, L_00000143b1684ec8;  1 drivers
v00000143b1634e00_0 .net *"_ivl_20", 4 0, L_00000143b1639d80;  1 drivers
L_00000143b16858e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000143b1635260_0 .net/2u *"_ivl_200", 5 0, L_00000143b16858e8;  1 drivers
v00000143b16354e0_0 .net *"_ivl_202", 0 0, L_00000143b163db60;  1 drivers
v00000143b16358a0_0 .net *"_ivl_205", 0 0, L_00000143b163b970;  1 drivers
v00000143b1634680_0 .net *"_ivl_207", 0 0, L_00000143b163c230;  1 drivers
L_00000143b1685930 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000143b1634c20_0 .net/2u *"_ivl_208", 5 0, L_00000143b1685930;  1 drivers
v00000143b1634360_0 .net *"_ivl_210", 0 0, L_00000143b163dde0;  1 drivers
v00000143b1634540_0 .net *"_ivl_212", 31 0, L_00000143b163ce40;  1 drivers
v00000143b1634d60_0 .net *"_ivl_24", 0 0, L_00000143b163b890;  1 drivers
L_00000143b1684fe8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000143b1634f40_0 .net/2u *"_ivl_26", 4 0, L_00000143b1684fe8;  1 drivers
v00000143b1635580_0 .net *"_ivl_29", 4 0, L_00000143b163a780;  1 drivers
v00000143b1635a80_0 .net *"_ivl_32", 0 0, L_00000143b163bb30;  1 drivers
L_00000143b1685030 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000143b1635b20_0 .net/2u *"_ivl_34", 4 0, L_00000143b1685030;  1 drivers
v00000143b1634720_0 .net *"_ivl_37", 4 0, L_00000143b1639e20;  1 drivers
v00000143b1635300_0 .net *"_ivl_40", 0 0, L_00000143b163c070;  1 drivers
L_00000143b1685078 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b16353a0_0 .net/2u *"_ivl_42", 15 0, L_00000143b1685078;  1 drivers
v00000143b1635d00_0 .net *"_ivl_45", 15 0, L_00000143b163abe0;  1 drivers
v00000143b1634860_0 .net *"_ivl_48", 0 0, L_00000143b163c5b0;  1 drivers
v00000143b16347c0_0 .net *"_ivl_5", 5 0, L_00000143b163aa00;  1 drivers
L_00000143b16850c0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b1634a40_0 .net/2u *"_ivl_50", 36 0, L_00000143b16850c0;  1 drivers
L_00000143b1685108 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b1635760_0 .net/2u *"_ivl_52", 31 0, L_00000143b1685108;  1 drivers
v00000143b1634040_0 .net *"_ivl_55", 4 0, L_00000143b163a000;  1 drivers
v00000143b1635440_0 .net *"_ivl_56", 36 0, L_00000143b163ab40;  1 drivers
v00000143b1635da0_0 .net *"_ivl_58", 36 0, L_00000143b1639ec0;  1 drivers
v00000143b1635800_0 .net *"_ivl_62", 0 0, L_00000143b163c3f0;  1 drivers
L_00000143b1685150 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000143b1635c60_0 .net/2u *"_ivl_64", 5 0, L_00000143b1685150;  1 drivers
v00000143b1634cc0_0 .net *"_ivl_67", 5 0, L_00000143b163af00;  1 drivers
v00000143b1635e40_0 .net *"_ivl_70", 0 0, L_00000143b163b900;  1 drivers
L_00000143b1685198 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b1634220_0 .net/2u *"_ivl_72", 57 0, L_00000143b1685198;  1 drivers
L_00000143b16851e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b16342c0_0 .net/2u *"_ivl_74", 31 0, L_00000143b16851e0;  1 drivers
v00000143b1634400_0 .net *"_ivl_77", 25 0, L_00000143b163afa0;  1 drivers
v00000143b16344a0_0 .net *"_ivl_78", 57 0, L_00000143b163ac80;  1 drivers
v00000143b16383c0_0 .net *"_ivl_8", 0 0, L_00000143b163c770;  1 drivers
v00000143b16376a0_0 .net *"_ivl_80", 57 0, L_00000143b1639ba0;  1 drivers
L_00000143b1685228 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000143b1637100_0 .net/2u *"_ivl_84", 31 0, L_00000143b1685228;  1 drivers
L_00000143b1685270 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000143b16379c0_0 .net/2u *"_ivl_88", 5 0, L_00000143b1685270;  1 drivers
v00000143b1637e20_0 .net *"_ivl_90", 0 0, L_00000143b163a1e0;  1 drivers
L_00000143b16852b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000143b1638640_0 .net/2u *"_ivl_92", 5 0, L_00000143b16852b8;  1 drivers
v00000143b1637b00_0 .net *"_ivl_94", 0 0, L_00000143b163adc0;  1 drivers
v00000143b16386e0_0 .net *"_ivl_97", 0 0, L_00000143b163bc10;  1 drivers
v00000143b1638140_0 .net *"_ivl_98", 31 0, L_00000143b163b180;  1 drivers
v00000143b1638780_0 .net "adderResult", 31 0, L_00000143b1639b00;  1 drivers
v00000143b1637380_0 .net "address", 31 0, L_00000143b163a320;  1 drivers
v00000143b1638820_0 .net "clk", 0 0, L_00000143b163bba0;  alias, 1 drivers
v00000143b16371a0_0 .var "cycles_consumed", 31 0;
v00000143b16377e0_0 .net "extImm", 31 0, L_00000143b163d7a0;  1 drivers
v00000143b1637240_0 .net "funct", 5 0, L_00000143b16399c0;  1 drivers
v00000143b16374c0_0 .net "hlt", 0 0, v00000143b160b1f0_0;  1 drivers
v00000143b1637420_0 .net "imm", 15 0, L_00000143b163a640;  1 drivers
v00000143b1637560_0 .net "immediate", 31 0, L_00000143b163d980;  1 drivers
v00000143b1638e60_0 .net "input_clk", 0 0, v00000143b1637c40_0;  1 drivers
v00000143b1638320_0 .net "instruction", 31 0, L_00000143b163a280;  1 drivers
v00000143b1638000_0 .net "memoryReadData", 31 0, v00000143b16300c0_0;  1 drivers
v00000143b1638500_0 .net "nextPC", 31 0, L_00000143b163b220;  1 drivers
v00000143b16388c0_0 .net "opcode", 5 0, L_00000143b163b2c0;  1 drivers
v00000143b16372e0_0 .net "rd", 4 0, L_00000143b163a500;  1 drivers
v00000143b1637880_0 .net "readData1", 31 0, L_00000143b163beb0;  1 drivers
v00000143b1637a60_0 .net "readData1_w", 31 0, L_00000143b163d200;  1 drivers
v00000143b16385a0_0 .net "readData2", 31 0, L_00000143b163bf90;  1 drivers
v00000143b1638f00_0 .net "regs0", 31 0, L_00000143b163c540;  alias, 1 drivers
v00000143b1638460_0 .net "regs1", 31 0, L_00000143b163c460;  alias, 1 drivers
v00000143b1638960_0 .net "regs2", 31 0, L_00000143b163c1c0;  alias, 1 drivers
v00000143b1637060_0 .net "regs3", 31 0, L_00000143b163c620;  alias, 1 drivers
v00000143b1637920_0 .net "regs4", 31 0, L_00000143b163c0e0;  alias, 1 drivers
v00000143b1637600_0 .net "regs5", 31 0, L_00000143b163c690;  alias, 1 drivers
v00000143b1637ba0_0 .net "rs", 4 0, L_00000143b163a5a0;  1 drivers
v00000143b1638a00_0 .net "rst", 0 0, v00000143b163b0e0_0;  1 drivers
v00000143b1638aa0_0 .net "rt", 4 0, L_00000143b163aaa0;  1 drivers
v00000143b1637740_0 .net "shamt", 31 0, L_00000143b163a3c0;  1 drivers
v00000143b1638b40_0 .net "wire_instruction", 31 0, L_00000143b163bd60;  1 drivers
v00000143b1638be0_0 .net "writeData", 31 0, L_00000143b163cc60;  1 drivers
v00000143b1638c80_0 .net "zero", 0 0, L_00000143b163de80;  1 drivers
L_00000143b163aa00 .part L_00000143b163a280, 26, 6;
L_00000143b163b2c0 .functor MUXZ 6, L_00000143b163aa00, L_00000143b1684ec8, L_00000143b163be40, C4<>;
L_00000143b163b360 .cmp/eq 6, L_00000143b163b2c0, L_00000143b1684f58;
L_00000143b163a140 .part L_00000143b163a280, 11, 5;
L_00000143b1639d80 .functor MUXZ 5, L_00000143b163a140, L_00000143b1684fa0, L_00000143b163b360, C4<>;
L_00000143b163a500 .functor MUXZ 5, L_00000143b1639d80, L_00000143b1684f10, L_00000143b163c770, C4<>;
L_00000143b163a780 .part L_00000143b163a280, 21, 5;
L_00000143b163a5a0 .functor MUXZ 5, L_00000143b163a780, L_00000143b1684fe8, L_00000143b163b890, C4<>;
L_00000143b1639e20 .part L_00000143b163a280, 16, 5;
L_00000143b163aaa0 .functor MUXZ 5, L_00000143b1639e20, L_00000143b1685030, L_00000143b163bb30, C4<>;
L_00000143b163abe0 .part L_00000143b163a280, 0, 16;
L_00000143b163a640 .functor MUXZ 16, L_00000143b163abe0, L_00000143b1685078, L_00000143b163c070, C4<>;
L_00000143b163a000 .part L_00000143b163a280, 6, 5;
L_00000143b163ab40 .concat [ 5 32 0 0], L_00000143b163a000, L_00000143b1685108;
L_00000143b1639ec0 .functor MUXZ 37, L_00000143b163ab40, L_00000143b16850c0, L_00000143b163c5b0, C4<>;
L_00000143b163a3c0 .part L_00000143b1639ec0, 0, 32;
L_00000143b163af00 .part L_00000143b163a280, 0, 6;
L_00000143b16399c0 .functor MUXZ 6, L_00000143b163af00, L_00000143b1685150, L_00000143b163c3f0, C4<>;
L_00000143b163afa0 .part L_00000143b163a280, 0, 26;
L_00000143b163ac80 .concat [ 26 32 0 0], L_00000143b163afa0, L_00000143b16851e0;
L_00000143b1639ba0 .functor MUXZ 58, L_00000143b163ac80, L_00000143b1685198, L_00000143b163b900, C4<>;
L_00000143b163a320 .part L_00000143b1639ba0, 0, 32;
L_00000143b163b040 .arith/sum 32, v00000143b1630340_0, L_00000143b1685228;
L_00000143b163a1e0 .cmp/eq 6, L_00000143b163b2c0, L_00000143b1685270;
L_00000143b163adc0 .cmp/eq 6, L_00000143b163b2c0, L_00000143b16852b8;
L_00000143b163b180 .concat [ 6 26 0 0], L_00000143b163b2c0, L_00000143b1685300;
L_00000143b163a0a0 .cmp/eq 32, L_00000143b163b180, L_00000143b1685348;
L_00000143b163b680 .cmp/eq 6, L_00000143b16399c0, L_00000143b1685390;
L_00000143b1639ce0 .part L_00000143b163a640, 0, 10;
L_00000143b1639f60 .concat [ 10 22 0 0], L_00000143b1639ce0, L_00000143b16853d8;
L_00000143b163a820 .arith/sum 32, v00000143b1630340_0, L_00000143b1639f60;
L_00000143b163b540 .functor MUXZ 32, L_00000143b163a820, L_00000143b163beb0, L_00000143b163bac0, C4<>;
L_00000143b1639b00 .functor MUXZ 32, L_00000143b163b540, L_00000143b163a320, L_00000143b163bc10, C4<>;
L_00000143b163a280 .functor MUXZ 32, L_00000143b163bd60, L_00000143b1685468, L_00000143b163bc80, C4<>;
L_00000143b163b5e0 .cmp/eq 6, L_00000143b163b2c0, L_00000143b1685540;
L_00000143b163a8c0 .cmp/eq 6, L_00000143b163b2c0, L_00000143b1685588;
L_00000143b163b720 .cmp/eq 6, L_00000143b163b2c0, L_00000143b16855d0;
L_00000143b1639880 .concat [ 16 16 0 0], L_00000143b163a640, L_00000143b1685618;
L_00000143b163a960 .part L_00000143b163a640, 15, 1;
LS_00000143b1639c40_0_0 .concat [ 1 1 1 1], L_00000143b163a960, L_00000143b163a960, L_00000143b163a960, L_00000143b163a960;
LS_00000143b1639c40_0_4 .concat [ 1 1 1 1], L_00000143b163a960, L_00000143b163a960, L_00000143b163a960, L_00000143b163a960;
LS_00000143b1639c40_0_8 .concat [ 1 1 1 1], L_00000143b163a960, L_00000143b163a960, L_00000143b163a960, L_00000143b163a960;
LS_00000143b1639c40_0_12 .concat [ 1 1 1 1], L_00000143b163a960, L_00000143b163a960, L_00000143b163a960, L_00000143b163a960;
L_00000143b1639c40 .concat [ 4 4 4 4], LS_00000143b1639c40_0_0, LS_00000143b1639c40_0_4, LS_00000143b1639c40_0_8, LS_00000143b1639c40_0_12;
L_00000143b163d3e0 .concat [ 16 16 0 0], L_00000143b163a640, L_00000143b1639c40;
L_00000143b163d7a0 .functor MUXZ 32, L_00000143b163d3e0, L_00000143b1639880, L_00000143b163c150, C4<>;
L_00000143b163d160 .concat [ 6 26 0 0], L_00000143b163b2c0, L_00000143b1685660;
L_00000143b163d8e0 .cmp/eq 32, L_00000143b163d160, L_00000143b16856a8;
L_00000143b163e420 .cmp/eq 6, L_00000143b16399c0, L_00000143b16856f0;
L_00000143b163d840 .cmp/eq 6, L_00000143b16399c0, L_00000143b1685738;
L_00000143b163e240 .cmp/eq 6, L_00000143b163b2c0, L_00000143b1685780;
L_00000143b163e4c0 .functor MUXZ 32, L_00000143b163d7a0, L_00000143b16857c8, L_00000143b163e240, C4<>;
L_00000143b163d980 .functor MUXZ 32, L_00000143b163e4c0, L_00000143b163a3c0, L_00000143b163c000, C4<>;
L_00000143b163d340 .concat [ 6 26 0 0], L_00000143b163b2c0, L_00000143b1685810;
L_00000143b163dac0 .cmp/eq 32, L_00000143b163d340, L_00000143b1685858;
L_00000143b163e6a0 .cmp/eq 6, L_00000143b16399c0, L_00000143b16858a0;
L_00000143b163db60 .cmp/eq 6, L_00000143b16399c0, L_00000143b16858e8;
L_00000143b163dde0 .cmp/eq 6, L_00000143b163b2c0, L_00000143b1685930;
L_00000143b163ce40 .functor MUXZ 32, L_00000143b163beb0, v00000143b1630340_0, L_00000143b163dde0, C4<>;
L_00000143b163d200 .functor MUXZ 32, L_00000143b163ce40, L_00000143b163bf90, L_00000143b163c230, C4<>;
L_00000143b163e100 .part v00000143b1630f20_0, 0, 8;
S_00000143b1619dd0 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_00000143b1619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000143b15f5f90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000143b163c700 .functor NOT 1, v00000143b160a430_0, C4<0>, C4<0>, C4<0>;
v00000143b160aa70_0 .net *"_ivl_0", 0 0, L_00000143b163c700;  1 drivers
v00000143b160b790_0 .net "in1", 31 0, L_00000143b163bf90;  alias, 1 drivers
v00000143b160b150_0 .net "in2", 31 0, L_00000143b163d980;  alias, 1 drivers
v00000143b160a390_0 .net "out", 31 0, L_00000143b163d660;  alias, 1 drivers
v00000143b1609d50_0 .net "s", 0 0, v00000143b160a430_0;  alias, 1 drivers
L_00000143b163d660 .functor MUXZ 32, L_00000143b163d980, L_00000143b163bf90, L_00000143b163c700, C4<>;
S_00000143b15a1620 .scope module, "CU" "controlUnit" 3 70, 6 1 0, S_00000143b1619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000143b1682010 .param/l "RType" 0 4 9, C4<000000>;
P_00000143b1682048 .param/l "add" 0 4 12, C4<100000>;
P_00000143b1682080 .param/l "addi" 0 4 15, C4<001000>;
P_00000143b16820b8 .param/l "addu" 0 4 12, C4<100001>;
P_00000143b16820f0 .param/l "and_" 0 4 12, C4<100100>;
P_00000143b1682128 .param/l "andi" 0 4 15, C4<001100>;
P_00000143b1682160 .param/l "beq" 0 4 17, C4<000100>;
P_00000143b1682198 .param/l "bne" 0 4 17, C4<000101>;
P_00000143b16821d0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_00000143b1682208 .param/l "j" 0 4 19, C4<000010>;
P_00000143b1682240 .param/l "jal" 0 4 19, C4<000011>;
P_00000143b1682278 .param/l "jr" 0 4 13, C4<001000>;
P_00000143b16822b0 .param/l "lw" 0 4 15, C4<100011>;
P_00000143b16822e8 .param/l "nor_" 0 4 12, C4<100111>;
P_00000143b1682320 .param/l "or_" 0 4 12, C4<100101>;
P_00000143b1682358 .param/l "ori" 0 4 15, C4<001101>;
P_00000143b1682390 .param/l "sgt" 0 4 13, C4<101011>;
P_00000143b16823c8 .param/l "sll" 0 4 13, C4<000000>;
P_00000143b1682400 .param/l "slt" 0 4 12, C4<101010>;
P_00000143b1682438 .param/l "slti" 0 4 15, C4<101010>;
P_00000143b1682470 .param/l "srl" 0 4 13, C4<000010>;
P_00000143b16824a8 .param/l "sub" 0 4 12, C4<100010>;
P_00000143b16824e0 .param/l "subu" 0 4 12, C4<100011>;
P_00000143b1682518 .param/l "sw" 0 4 15, C4<101011>;
P_00000143b1682550 .param/l "xor_" 0 4 12, C4<100110>;
P_00000143b1682588 .param/l "xori" 0 4 15, C4<001110>;
v00000143b160b330_0 .var "ALUOp", 3 0;
v00000143b160a430_0 .var "ALUSrc", 0 0;
v00000143b160b470_0 .var "MemReadEn", 0 0;
v00000143b160ab10_0 .var "MemWriteEn", 0 0;
v00000143b160a890_0 .var "MemtoReg", 0 0;
v00000143b16098f0_0 .var "RegDst", 0 0;
v00000143b160b3d0_0 .var "RegWriteEn", 0 0;
v00000143b160ae30_0 .net "funct", 5 0, L_00000143b16399c0;  alias, 1 drivers
v00000143b160b1f0_0 .var "hlt", 0 0;
v00000143b1609df0_0 .net "opcode", 5 0, L_00000143b163b2c0;  alias, 1 drivers
v00000143b1609f30_0 .net "rst", 0 0, v00000143b163b0e0_0;  alias, 1 drivers
E_00000143b15f5dd0 .event anyedge, v00000143b1609f30_0, v00000143b1609df0_0, v00000143b160ae30_0;
S_00000143b15a1870 .scope module, "InstMem" "IM" 3 66, 7 2 0, S_00000143b1619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_00000143b163bd60 .functor BUFZ 32, L_00000143b163ad20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143b160b510 .array "InstMem", 0 1023, 31 0;
v00000143b1609e90_0 .net *"_ivl_0", 31 0, L_00000143b163ad20;  1 drivers
v00000143b1609fd0_0 .net *"_ivl_3", 9 0, L_00000143b163b400;  1 drivers
v00000143b160b010_0 .net *"_ivl_4", 11 0, L_00000143b1639920;  1 drivers
L_00000143b1685420 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000143b1609ad0_0 .net *"_ivl_7", 1 0, L_00000143b1685420;  1 drivers
v00000143b1609b70_0 .net "address", 31 0, v00000143b1630340_0;  alias, 1 drivers
v00000143b160a070_0 .net "q", 31 0, L_00000143b163bd60;  alias, 1 drivers
L_00000143b163ad20 .array/port v00000143b160b510, L_00000143b1639920;
L_00000143b163b400 .part v00000143b1630340_0, 0, 10;
L_00000143b1639920 .concat [ 10 2 0 0], L_00000143b163b400, L_00000143b1685420;
S_00000143b15bb270 .scope module, "PCMux" "mux2x1" 3 62, 5 1 0, S_00000143b1619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000143b15f5bd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000143b163bdd0 .functor NOT 1, v00000143b1630660_0, C4<0>, C4<0>, C4<0>;
v00000143b160a110_0 .net *"_ivl_0", 0 0, L_00000143b163bdd0;  1 drivers
v00000143b160a250_0 .net "in1", 31 0, L_00000143b163b040;  alias, 1 drivers
v00000143b160abb0_0 .net "in2", 31 0, L_00000143b1639b00;  alias, 1 drivers
v00000143b160b5b0_0 .net "out", 31 0, L_00000143b163b220;  alias, 1 drivers
v00000143b160ac50_0 .net "s", 0 0, v00000143b1630660_0;  alias, 1 drivers
L_00000143b163b220 .functor MUXZ 32, L_00000143b1639b00, L_00000143b163b040, L_00000143b163bdd0, C4<>;
S_00000143b15bb400 .scope module, "RF" "registerFile" 3 76, 8 1 0, S_00000143b1619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_00000143b163beb0 .functor BUFZ 32, L_00000143b163ae60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000143b163bf90 .functor BUFZ 32, L_00000143b163b4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143b1630b60_1 .array/port v00000143b1630b60, 1;
L_00000143b163c540 .functor BUFZ 32, v00000143b1630b60_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143b1630b60_2 .array/port v00000143b1630b60, 2;
L_00000143b163c460 .functor BUFZ 32, v00000143b1630b60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143b1630b60_3 .array/port v00000143b1630b60, 3;
L_00000143b163c1c0 .functor BUFZ 32, v00000143b1630b60_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143b1630b60_4 .array/port v00000143b1630b60, 4;
L_00000143b163c620 .functor BUFZ 32, v00000143b1630b60_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143b1630b60_5 .array/port v00000143b1630b60, 5;
L_00000143b163c0e0 .functor BUFZ 32, v00000143b1630b60_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143b1630b60_6 .array/port v00000143b1630b60, 6;
L_00000143b163c690 .functor BUFZ 32, v00000143b1630b60_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000143b160b650_0 .net *"_ivl_0", 31 0, L_00000143b163ae60;  1 drivers
v00000143b160a570_0 .net *"_ivl_10", 6 0, L_00000143b1639a60;  1 drivers
L_00000143b16854f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000143b160a610_0 .net *"_ivl_13", 1 0, L_00000143b16854f8;  1 drivers
v00000143b15e91e0_0 .net *"_ivl_2", 6 0, L_00000143b163a6e0;  1 drivers
L_00000143b16854b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000143b15e8880_0 .net *"_ivl_5", 1 0, L_00000143b16854b0;  1 drivers
v00000143b1630980_0 .net *"_ivl_8", 31 0, L_00000143b163b4a0;  1 drivers
v00000143b1631920_0 .net "clk", 0 0, L_00000143b163bba0;  alias, 1 drivers
v00000143b16305c0_0 .var/i "i", 31 0;
v00000143b1630ac0_0 .net "readData1", 31 0, L_00000143b163beb0;  alias, 1 drivers
v00000143b1631ec0_0 .net "readData2", 31 0, L_00000143b163bf90;  alias, 1 drivers
v00000143b1631240_0 .net "readRegister1", 4 0, L_00000143b163a5a0;  alias, 1 drivers
v00000143b1630520_0 .net "readRegister2", 4 0, L_00000143b163aaa0;  alias, 1 drivers
v00000143b1630b60 .array "registers", 31 0, 31 0;
v00000143b1630c00_0 .net "regs0", 31 0, L_00000143b163c540;  alias, 1 drivers
v00000143b16308e0_0 .net "regs1", 31 0, L_00000143b163c460;  alias, 1 drivers
v00000143b1631100_0 .net "regs2", 31 0, L_00000143b163c1c0;  alias, 1 drivers
v00000143b16319c0_0 .net "regs3", 31 0, L_00000143b163c620;  alias, 1 drivers
v00000143b16316a0_0 .net "regs4", 31 0, L_00000143b163c0e0;  alias, 1 drivers
v00000143b1630e80_0 .net "regs5", 31 0, L_00000143b163c690;  alias, 1 drivers
v00000143b1630ca0_0 .net "rst", 0 0, v00000143b163b0e0_0;  alias, 1 drivers
v00000143b1631600_0 .net "we", 0 0, v00000143b160b3d0_0;  alias, 1 drivers
v00000143b1630020_0 .net "writeData", 31 0, L_00000143b163cc60;  alias, 1 drivers
v00000143b16311a0_0 .net "writeRegister", 4 0, L_00000143b163a460;  alias, 1 drivers
E_00000143b15f5f10/0 .event negedge, v00000143b1609f30_0;
E_00000143b15f5f10/1 .event posedge, v00000143b1631920_0;
E_00000143b15f5f10 .event/or E_00000143b15f5f10/0, E_00000143b15f5f10/1;
L_00000143b163ae60 .array/port v00000143b1630b60, L_00000143b163a6e0;
L_00000143b163a6e0 .concat [ 5 2 0 0], L_00000143b163a5a0, L_00000143b16854b0;
L_00000143b163b4a0 .array/port v00000143b1630b60, L_00000143b1639a60;
L_00000143b1639a60 .concat [ 5 2 0 0], L_00000143b163aaa0, L_00000143b16854f8;
S_00000143b15a00e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_00000143b15bb400;
 .timescale 0 0;
v00000143b160a4d0_0 .var/i "i", 31 0;
S_00000143b15a0270 .scope module, "RFMux" "mux2x1" 3 74, 5 1 0, S_00000143b1619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000143b15f5a90 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000143b163bf20 .functor NOT 1, v00000143b16098f0_0, C4<0>, C4<0>, C4<0>;
v00000143b1631e20_0 .net *"_ivl_0", 0 0, L_00000143b163bf20;  1 drivers
v00000143b1631a60_0 .net "in1", 4 0, L_00000143b163aaa0;  alias, 1 drivers
v00000143b16312e0_0 .net "in2", 4 0, L_00000143b163a500;  alias, 1 drivers
v00000143b1631560_0 .net "out", 4 0, L_00000143b163a460;  alias, 1 drivers
v00000143b1631740_0 .net "s", 0 0, v00000143b16098f0_0;  alias, 1 drivers
L_00000143b163a460 .functor MUXZ 5, L_00000143b163a500, L_00000143b163aaa0, L_00000143b163bf20, C4<>;
S_00000143b1589800 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_00000143b1619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000143b15f5c10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000143b163c2a0 .functor NOT 1, v00000143b160a890_0, C4<0>, C4<0>, C4<0>;
v00000143b1630d40_0 .net *"_ivl_0", 0 0, L_00000143b163c2a0;  1 drivers
v00000143b16317e0_0 .net "in1", 31 0, v00000143b1630f20_0;  alias, 1 drivers
v00000143b1631b00_0 .net "in2", 31 0, v00000143b16300c0_0;  alias, 1 drivers
v00000143b1630a20_0 .net "out", 31 0, L_00000143b163cc60;  alias, 1 drivers
v00000143b16307a0_0 .net "s", 0 0, v00000143b160a890_0;  alias, 1 drivers
L_00000143b163cc60 .functor MUXZ 32, v00000143b16300c0_0, v00000143b1630f20_0, L_00000143b163c2a0, C4<>;
S_00000143b1589990 .scope module, "alu" "ALU" 3 91, 9 1 0, S_00000143b1619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000143b15d3930 .param/l "ADD" 0 9 12, C4<0000>;
P_00000143b15d3968 .param/l "AND" 0 9 12, C4<0010>;
P_00000143b15d39a0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000143b15d39d8 .param/l "OR" 0 9 12, C4<0011>;
P_00000143b15d3a10 .param/l "SGT" 0 9 12, C4<0111>;
P_00000143b15d3a48 .param/l "SLL" 0 9 12, C4<1000>;
P_00000143b15d3a80 .param/l "SLT" 0 9 12, C4<0110>;
P_00000143b15d3ab8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000143b15d3af0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000143b15d3b28 .param/l "XOR" 0 9 12, C4<0100>;
P_00000143b15d3b60 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000143b15d3b98 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000143b1685978 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000143b1631d80_0 .net/2u *"_ivl_0", 31 0, L_00000143b1685978;  1 drivers
v00000143b1631880_0 .net "opSel", 3 0, v00000143b160b330_0;  alias, 1 drivers
v00000143b1630700_0 .net "operand1", 31 0, L_00000143b163d200;  alias, 1 drivers
v00000143b1630de0_0 .net "operand2", 31 0, L_00000143b163d660;  alias, 1 drivers
v00000143b1630f20_0 .var "result", 31 0;
v00000143b1631ba0_0 .net "zero", 0 0, L_00000143b163de80;  alias, 1 drivers
E_00000143b15f6490 .event anyedge, v00000143b160b330_0, v00000143b1630700_0, v00000143b160a390_0;
L_00000143b163de80 .cmp/eq 32, v00000143b1630f20_0, L_00000143b1685978;
S_00000143b15d3be0 .scope module, "branchcontroller" "BranchController" 3 53, 10 1 0, S_00000143b1619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000143b16845e0 .param/l "RType" 0 4 9, C4<000000>;
P_00000143b1684618 .param/l "add" 0 4 12, C4<100000>;
P_00000143b1684650 .param/l "addi" 0 4 15, C4<001000>;
P_00000143b1684688 .param/l "addu" 0 4 12, C4<100001>;
P_00000143b16846c0 .param/l "and_" 0 4 12, C4<100100>;
P_00000143b16846f8 .param/l "andi" 0 4 15, C4<001100>;
P_00000143b1684730 .param/l "beq" 0 4 17, C4<000100>;
P_00000143b1684768 .param/l "bne" 0 4 17, C4<000101>;
P_00000143b16847a0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_00000143b16847d8 .param/l "j" 0 4 19, C4<000010>;
P_00000143b1684810 .param/l "jal" 0 4 19, C4<000011>;
P_00000143b1684848 .param/l "jr" 0 4 13, C4<001000>;
P_00000143b1684880 .param/l "lw" 0 4 15, C4<100011>;
P_00000143b16848b8 .param/l "nor_" 0 4 12, C4<100111>;
P_00000143b16848f0 .param/l "or_" 0 4 12, C4<100101>;
P_00000143b1684928 .param/l "ori" 0 4 15, C4<001101>;
P_00000143b1684960 .param/l "sgt" 0 4 13, C4<101011>;
P_00000143b1684998 .param/l "sll" 0 4 13, C4<000000>;
P_00000143b16849d0 .param/l "slt" 0 4 12, C4<101010>;
P_00000143b1684a08 .param/l "slti" 0 4 15, C4<101010>;
P_00000143b1684a40 .param/l "srl" 0 4 13, C4<000010>;
P_00000143b1684a78 .param/l "sub" 0 4 12, C4<100010>;
P_00000143b1684ab0 .param/l "subu" 0 4 12, C4<100011>;
P_00000143b1684ae8 .param/l "sw" 0 4 15, C4<101011>;
P_00000143b1684b20 .param/l "xor_" 0 4 12, C4<100110>;
P_00000143b1684b58 .param/l "xori" 0 4 15, C4<001110>;
v00000143b1630660_0 .var "PCsrc", 0 0;
v00000143b1630480_0 .net "funct", 5 0, L_00000143b16399c0;  alias, 1 drivers
v00000143b1631c40_0 .net "opcode", 5 0, L_00000143b163b2c0;  alias, 1 drivers
v00000143b1631380_0 .net "operand1", 31 0, L_00000143b163beb0;  alias, 1 drivers
v00000143b1630fc0_0 .net "operand2", 31 0, L_00000143b163d660;  alias, 1 drivers
v00000143b1631420_0 .net "rst", 0 0, v00000143b163b0e0_0;  alias, 1 drivers
E_00000143b15f58d0/0 .event anyedge, v00000143b1609f30_0, v00000143b1609df0_0, v00000143b1630ac0_0, v00000143b160a390_0;
E_00000143b15f58d0/1 .event anyedge, v00000143b160ae30_0;
E_00000143b15f58d0 .event/or E_00000143b15f58d0/0, E_00000143b15f58d0/1;
S_00000143b1684ba0 .scope module, "dataMem" "DM" 3 95, 11 2 0, S_00000143b1619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000143b1631ce0_0 .net "address", 7 0, L_00000143b163e100;  1 drivers
v00000143b1630840_0 .net "clock", 0 0, L_00000143b163bba0;  alias, 1 drivers
v00000143b1631060_0 .net "data", 31 0, L_00000143b163bf90;  alias, 1 drivers
v00000143b16314c0 .array "data_mem", 0 1023, 31 0;
v00000143b16303e0_0 .var/i "i", 31 0;
v00000143b16300c0_0 .var "q", 31 0;
v00000143b1630160_0 .net "rden", 0 0, v00000143b160b470_0;  alias, 1 drivers
v00000143b1630200_0 .net "wren", 0 0, v00000143b160ab10_0;  alias, 1 drivers
E_00000143b15f6050 .event negedge, v00000143b1631920_0;
S_00000143b1684d30 .scope module, "pc" "programCounter" 3 63, 12 1 0, S_00000143b1619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000143b15f5f50 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000143b16302a0_0 .net "PCin", 31 0, L_00000143b163b220;  alias, 1 drivers
v00000143b1630340_0 .var "PCout", 31 0;
v00000143b1632530_0 .net "clk", 0 0, L_00000143b163bba0;  alias, 1 drivers
v00000143b16334d0_0 .net "rst", 0 0, v00000143b163b0e0_0;  alias, 1 drivers
    .scope S_00000143b15d3be0;
T_0 ;
    %wait E_00000143b15f58d0;
    %load/vec4 v00000143b1631420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143b1630660_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000143b1631c40_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000143b1631380_0;
    %load/vec4 v00000143b1630fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000143b1631c40_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v00000143b1631380_0;
    %load/vec4 v00000143b1630fc0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000143b1631c40_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000143b1631c40_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000143b1631c40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000143b1630480_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b1630660_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143b1630660_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000143b1684d30;
T_1 ;
    %wait E_00000143b15f5f10;
    %load/vec4 v00000143b16334d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000143b1630340_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000143b16302a0_0;
    %assign/vec4 v00000143b1630340_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000143b15a1870;
T_2 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b160b510, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000143b15a1620;
T_3 ;
    %wait E_00000143b15f5dd0;
    %load/vec4 v00000143b1609f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000143b160b1f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143b160a430_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143b160b3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143b160ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143b160a890_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000143b160b470_0, 0;
    %assign/vec4 v00000143b16098f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000143b160b1f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000143b160b330_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000143b160a430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143b160b3d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143b160ab10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143b160a890_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000143b160b470_0, 0, 1;
    %store/vec4 v00000143b16098f0_0, 0, 1;
    %load/vec4 v00000143b1609df0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160b1f0_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b16098f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160b3d0_0, 0;
    %load/vec4 v00000143b160ae30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160a430_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160a430_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160b3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b16098f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160a430_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000143b16098f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160a430_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160b3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160a430_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160b3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160a430_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160b3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160a430_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160b3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160a430_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160b470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160b3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160a890_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160ab10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000143b160a430_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000143b160b330_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000143b15bb400;
T_4 ;
    %wait E_00000143b15f5f10;
    %fork t_1, S_00000143b15a00e0;
    %jmp t_0;
    .scope S_00000143b15a00e0;
t_1 ;
    %load/vec4 v00000143b1630ca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143b160a4d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000143b160a4d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000143b160a4d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b1630b60, 0, 4;
    %load/vec4 v00000143b160a4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000143b160a4d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000143b1631600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000143b1630020_0;
    %load/vec4 v00000143b16311a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b1630b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b1630b60, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000143b15bb400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000143b15bb400;
T_5 ;
    %delay 2004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143b16305c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000143b16305c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v00000143b16305c0_0;
    %load/vec4a v00000143b1630b60, 4;
    %ix/getv/s 4, v00000143b16305c0_0;
    %load/vec4a v00000143b1630b60, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v00000143b16305c0_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v00000143b16305c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000143b16305c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000143b1589990;
T_6 ;
    %wait E_00000143b15f6490;
    %load/vec4 v00000143b1631880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000143b1630f20_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000143b1630700_0;
    %load/vec4 v00000143b1630de0_0;
    %add;
    %assign/vec4 v00000143b1630f20_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000143b1630700_0;
    %load/vec4 v00000143b1630de0_0;
    %sub;
    %assign/vec4 v00000143b1630f20_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000143b1630700_0;
    %load/vec4 v00000143b1630de0_0;
    %and;
    %assign/vec4 v00000143b1630f20_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000143b1630700_0;
    %load/vec4 v00000143b1630de0_0;
    %or;
    %assign/vec4 v00000143b1630f20_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000143b1630700_0;
    %load/vec4 v00000143b1630de0_0;
    %xor;
    %assign/vec4 v00000143b1630f20_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000143b1630700_0;
    %load/vec4 v00000143b1630de0_0;
    %or;
    %inv;
    %assign/vec4 v00000143b1630f20_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000143b1630700_0;
    %load/vec4 v00000143b1630de0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000143b1630f20_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000143b1630de0_0;
    %load/vec4 v00000143b1630700_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000143b1630f20_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000143b1630700_0;
    %ix/getv 4, v00000143b1630de0_0;
    %shiftl 4;
    %assign/vec4 v00000143b1630f20_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000143b1630700_0;
    %ix/getv 4, v00000143b1630de0_0;
    %shiftr 4;
    %assign/vec4 v00000143b1630f20_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000143b1684ba0;
T_7 ;
    %wait E_00000143b15f6050;
    %load/vec4 v00000143b1630160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000143b1631ce0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000143b16314c0, 4;
    %assign/vec4 v00000143b16300c0_0, 0;
T_7.0 ;
    %load/vec4 v00000143b1630200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000143b1631060_0;
    %load/vec4 v00000143b1631ce0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000143b16314c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000143b1684ba0;
T_8 ;
    %delay 2004, 0;
    %vpi_call 11 25 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000143b16303e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000143b16303e0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v00000143b16303e0_0;
    %load/vec4a v00000143b16314c0, 4;
    %vpi_call 11 27 "$display", "Mem[%d] = %d", &PV<v00000143b16303e0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000143b16303e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000143b16303e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000143b1619c40;
T_9 ;
    %wait E_00000143b15f5f10;
    %load/vec4 v00000143b1638a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000143b16371a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000143b16371a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000143b16371a0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000143b16158f0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143b1637c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143b163b0e0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000143b16158f0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v00000143b1637c40_0;
    %inv;
    %assign/vec4 v00000143b1637c40_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_00000143b16158f0;
T_12 ;
    %vpi_call 2 41 "$dumpfile", "./SimpleDataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000143b163b0e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000143b163b0e0_0, 0, 1;
    %delay 2001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v00000143b1637ce0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.v";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
