/*
 * File: look1_is16lu16n16ts16D_vPytCsBO.h
 *
 * Code generated for Simulink model 'RailP_VD'.
 *
 * Model version                  : 6.1
 * Simulink Coder version         : 9.4 (R2020b) 29-Jul-2020
 * C/C++ source code generated on : Fri Apr 23 14:56:47 2021
 */

#ifndef RTW_HEADER_look1_is16lu16n16ts16D_vPytCsBO_h_
#define RTW_HEADER_look1_is16lu16n16ts16D_vPytCsBO_h_
#include "rtwtypes.h"

extern int16_T look1_is16lu16n16ts16D_vPytCsBO(int16_T u0, const int16_T bp0[],
  const int16_T table[], uint32_T prevIndex[], uint32_T maxIndex);

#endif                       /* RTW_HEADER_look1_is16lu16n16ts16D_vPytCsBO_h_ */

/*
 * File trailer for generated code.
 *
 * [EOF]
 */
