/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [14:0] _01_;
  wire [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [39:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_7z;
  wire [23:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_2z ? celloutsig_1_6z[5] : celloutsig_1_5z;
  assign celloutsig_1_19z = ~(celloutsig_1_8z | celloutsig_1_9z);
  assign celloutsig_0_16z = ~(celloutsig_0_15z | _00_);
  assign celloutsig_1_3z = ~(celloutsig_1_2z | celloutsig_1_1z[7]);
  assign celloutsig_0_2z = ~((_00_ | in_data[24]) & (in_data[35] | celloutsig_0_0z));
  assign celloutsig_0_4z = celloutsig_0_3z | ~(in_data[69]);
  assign celloutsig_0_15z = celloutsig_0_3z | ~(celloutsig_0_7z[2]);
  assign celloutsig_1_8z = in_data[114] | ~(in_data[144]);
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 15'h0000;
    else _01_ <= in_data[59:45];
  reg [3:0] _12_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 4'h0;
    else _12_ <= in_data[72:69];
  assign { _02_[3], _00_, _02_[1:0] } = _12_;
  assign celloutsig_0_8z = { in_data[53:33], celloutsig_0_7z } / { 1'h1, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, _01_, celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_7z / { 1'h1, celloutsig_0_21z[2], celloutsig_0_14z };
  assign celloutsig_1_5z = { in_data[138:136], celloutsig_1_4z } === { in_data[127], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[22:14] >= in_data[21:13];
  assign celloutsig_1_9z = ! celloutsig_1_6z[7:3];
  assign celloutsig_0_10z = ! { in_data[26:25], _02_[3], _00_, _02_[1:0] };
  assign celloutsig_0_14z = ! { celloutsig_0_5z[25], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[160:158] < in_data[162:160];
  assign celloutsig_1_18z = celloutsig_1_4z & ~(celloutsig_1_7z);
  assign celloutsig_0_3z = celloutsig_0_2z & ~(_02_[0]);
  assign celloutsig_0_23z = celloutsig_0_16z & ~(celloutsig_0_14z);
  assign celloutsig_1_2z = in_data[138] & ~(celloutsig_1_1z[0]);
  assign celloutsig_0_7z = { celloutsig_0_5z[12:11], celloutsig_0_2z } % { 1'h1, in_data[47], celloutsig_0_0z };
  assign celloutsig_0_21z = _01_[9:4] % { 1'h1, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_1_6z = in_data[155:147] % { 1'h1, celloutsig_1_1z[4:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_9z = ~ celloutsig_0_8z[8:6];
  assign celloutsig_1_1z = ~ { in_data[123:117], celloutsig_1_0z };
  assign celloutsig_0_12z = & { celloutsig_0_9z, celloutsig_0_8z[23:19], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_4z = & { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[122:110] };
  assign { celloutsig_0_5z[3], celloutsig_0_5z[0], celloutsig_0_5z[2], celloutsig_0_5z[39:4] } = ~ { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, in_data[40:5] };
  assign _02_[2] = _00_;
  assign celloutsig_0_5z[1] = celloutsig_0_5z[3];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
