Time resolution is 1 ps
$finish called at time : 26 ns : File "C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_accumulator_register/MP_lab4_accumulator_register.srcs/sim_1/new/tb_accumulator.v" Line 52
