

================================================================
== Vivado HLS Report for 'pqcrystals_fips202_ref_sha3_256'
================================================================
* Date:           Sun Apr 18 23:58:56 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        SHA
* Solution:       NDT_a
* Product family: artix7l
* Target device:  xc7a75tlftg256-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.440|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   85|   85|         5|          -|          -|    17|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond_i)
	10  / (exitcond_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inlen_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %inlen) nounwind"   --->   Operation 26 'read' 'inlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%s = alloca [25 x i64], align 16" [fips202.c:457]   --->   Operation 27 'alloca' 's' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%out_assign = alloca [136 x i8], align 16"   --->   Operation 28 'alloca' 'out_assign' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 29 [2/2] (0.00ns)   --->   "call fastcc void @keccak_absorb([25 x i64]* %s, [4096 x i8]* %IN_r, i64 %inlen_read) nounwind" [fips202.c:460]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @keccak_absorb([25 x i64]* %s, [4096 x i8]* %IN_r, i64 %inlen_read) nounwind" [fips202.c:460]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s) nounwind" [fips202.c:446->fips202.c:461]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %h) nounwind, !map !42"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i8]* %IN_r) nounwind, !map !48"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %inlen) nounwind, !map !54"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([32 x i8]* @pqcrystals_fips202_r) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s) nounwind" [fips202.c:446->fips202.c:461]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:447->fips202.c:461]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%i_i = phi i5 [ 0, %0 ], [ %i_4_i, %2 ]" [fips202.c:447->fips202.c:461]   --->   Operation 38 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.21ns)   --->   "%exitcond_i = icmp eq i5 %i_i, -15" [fips202.c:447->fips202.c:461]   --->   Operation 39 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17) nounwind"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.54ns)   --->   "%i_4_i = add i5 %i_i, 1" [fips202.c:447->fips202.c:461]   --->   Operation 41 'add' 'i_4_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %keccak_squeezeblocks.exit, label %2" [fips202.c:447->fips202.c:461]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i5 %i_i to i64" [fips202.c:448->fips202.c:461]   --->   Operation 43 'zext' 'tmp_5_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %tmp_5_i" [fips202.c:448->fips202.c:461]   --->   Operation 44 'getelementptr' 's_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:448->fips202.c:461]   --->   Operation 45 'load' 's_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%out_assign_addr = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 0" [fips202.c:464]   --->   Operation 46 'getelementptr' 'out_assign_addr' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (2.77ns)   --->   "%out_assign_load = load i8* %out_assign_addr, align 16" [fips202.c:464]   --->   Operation 47 'load' 'out_assign_load' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%out_assign_addr_1 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 1" [fips202.c:464]   --->   Operation 48 'getelementptr' 'out_assign_addr_1' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (2.77ns)   --->   "%out_assign_load_1 = load i8* %out_assign_addr_1, align 1" [fips202.c:464]   --->   Operation 49 'load' 'out_assign_load_1' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 5.54>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3_i = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_i, i3 0)" [fips202.c:448->fips202.c:461]   --->   Operation 50 'bitconcatenate' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_4_i = zext i8 %tmp_3_i to i64" [fips202.c:448->fips202.c:461]   --->   Operation 51 'zext' 'tmp_4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:448->fips202.c:461]   --->   Operation 52 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %s_load to i8" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 53 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%out_assign_addr_32 = getelementptr [136 x i8]* %out_assign, i64 0, i64 %tmp_4_i" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 54 'getelementptr' 'out_assign_addr_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (2.77ns)   --->   "store i8 %tmp, i8* %out_assign_addr_32, align 8" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 55 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %s_load, i32 8, i32 15)" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 56 'partselect' 'tmp_4_1_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%sum_1_i_i5 = or i8 %tmp_3_i, 1" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 57 'or' 'sum_1_i_i5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%sum_1_i_i5_cast = zext i8 %sum_1_i_i5 to i64" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 58 'zext' 'sum_1_i_i5_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%out_assign_addr_33 = getelementptr [136 x i8]* %out_assign, i64 0, i64 %sum_1_i_i5_cast" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 59 'getelementptr' 'out_assign_addr_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (2.77ns)   --->   "store i8 %tmp_4_1_i_i, i8* %out_assign_addr_33, align 1" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 60 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_4_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %s_load, i32 16, i32 23)" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 61 'partselect' 'tmp_4_2_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_4_3_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %s_load, i32 24, i32 31)" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 62 'partselect' 'tmp_4_3_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_4_4_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %s_load, i32 32, i32 39)" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 63 'partselect' 'tmp_4_4_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4_5_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %s_load, i32 40, i32 47)" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 64 'partselect' 'tmp_4_5_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4_6_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %s_load, i32 48, i32 55)" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 65 'partselect' 'tmp_4_6_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_4_7_i_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %s_load, i32 56, i32 63)" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 66 'partselect' 'tmp_4_7_i_i' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%sum_2_i_i6 = or i8 %tmp_3_i, 2" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 67 'or' 'sum_2_i_i6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%sum_2_i_i6_cast = zext i8 %sum_2_i_i6 to i64" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 68 'zext' 'sum_2_i_i6_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%out_assign_addr_34 = getelementptr [136 x i8]* %out_assign, i64 0, i64 %sum_2_i_i6_cast" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 69 'getelementptr' 'out_assign_addr_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (2.77ns)   --->   "store i8 %tmp_4_2_i_i, i8* %out_assign_addr_34, align 2" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sum_3_i_i7 = or i8 %tmp_3_i, 3" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 71 'or' 'sum_3_i_i7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%sum_3_i_i7_cast = zext i8 %sum_3_i_i7 to i64" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 72 'zext' 'sum_3_i_i7_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%out_assign_addr_35 = getelementptr [136 x i8]* %out_assign, i64 0, i64 %sum_3_i_i7_cast" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 73 'getelementptr' 'out_assign_addr_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (2.77ns)   --->   "store i8 %tmp_4_3_i_i, i8* %out_assign_addr_35, align 1" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 74 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%sum_4_i_i8 = or i8 %tmp_3_i, 4" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 75 'or' 'sum_4_i_i8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%sum_4_i_i8_cast = zext i8 %sum_4_i_i8 to i64" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 76 'zext' 'sum_4_i_i8_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%out_assign_addr_36 = getelementptr [136 x i8]* %out_assign, i64 0, i64 %sum_4_i_i8_cast" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 77 'getelementptr' 'out_assign_addr_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (2.77ns)   --->   "store i8 %tmp_4_4_i_i, i8* %out_assign_addr_36, align 4" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 78 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%sum_5_i_i9 = or i8 %tmp_3_i, 5" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 79 'or' 'sum_5_i_i9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%sum_5_i_i9_cast = zext i8 %sum_5_i_i9 to i64" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 80 'zext' 'sum_5_i_i9_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%out_assign_addr_37 = getelementptr [136 x i8]* %out_assign, i64 0, i64 %sum_5_i_i9_cast" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 81 'getelementptr' 'out_assign_addr_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (2.77ns)   --->   "store i8 %tmp_4_5_i_i, i8* %out_assign_addr_37, align 1" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%sum_6_i_i = or i8 %tmp_3_i, 6" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 83 'or' 'sum_6_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%sum_6_i_i_cast = zext i8 %sum_6_i_i to i64" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 84 'zext' 'sum_6_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%out_assign_addr_38 = getelementptr [136 x i8]* %out_assign, i64 0, i64 %sum_6_i_i_cast" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 85 'getelementptr' 'out_assign_addr_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (2.77ns)   --->   "store i8 %tmp_4_6_i_i, i8* %out_assign_addr_38, align 2" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%sum_7_i_i = or i8 %tmp_3_i, 7" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 87 'or' 'sum_7_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%sum_7_i_i_cast = zext i8 %sum_7_i_i to i64" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 88 'zext' 'sum_7_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%out_assign_addr_39 = getelementptr [136 x i8]* %out_assign, i64 0, i64 %sum_7_i_i_cast" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 89 'getelementptr' 'out_assign_addr_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (2.77ns)   --->   "store i8 %tmp_4_7_i_i, i8* %out_assign_addr_39, align 1" [fips202.c:46->fips202.c:448->fips202.c:461]   --->   Operation 90 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:447->fips202.c:461]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 4.52>
ST_10 : Operation 92 [1/2] (2.77ns)   --->   "%out_assign_load = load i8* %out_assign_addr, align 16" [fips202.c:464]   --->   Operation 92 'load' 'out_assign_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%h_addr = getelementptr [32 x i8]* %h, i64 0, i64 0" [fips202.c:464]   --->   Operation 93 'getelementptr' 'h_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.75ns)   --->   "store i8 %out_assign_load, i8* %h_addr, align 1" [fips202.c:464]   --->   Operation 94 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 95 [1/2] (2.77ns)   --->   "%out_assign_load_1 = load i8* %out_assign_addr_1, align 1" [fips202.c:464]   --->   Operation 95 'load' 'out_assign_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%h_addr_1 = getelementptr [32 x i8]* %h, i64 0, i64 1" [fips202.c:464]   --->   Operation 96 'getelementptr' 'h_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_1, i8* %h_addr_1, align 1" [fips202.c:464]   --->   Operation 97 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%out_assign_addr_2 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 2" [fips202.c:464]   --->   Operation 98 'getelementptr' 'out_assign_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [2/2] (2.77ns)   --->   "%out_assign_load_2 = load i8* %out_assign_addr_2, align 2" [fips202.c:464]   --->   Operation 99 'load' 'out_assign_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%out_assign_addr_3 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 3" [fips202.c:464]   --->   Operation 100 'getelementptr' 'out_assign_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [2/2] (2.77ns)   --->   "%out_assign_load_3 = load i8* %out_assign_addr_3, align 1" [fips202.c:464]   --->   Operation 101 'load' 'out_assign_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 11 <SV = 6> <Delay = 4.52>
ST_11 : Operation 102 [1/2] (2.77ns)   --->   "%out_assign_load_2 = load i8* %out_assign_addr_2, align 2" [fips202.c:464]   --->   Operation 102 'load' 'out_assign_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%h_addr_2 = getelementptr [32 x i8]* %h, i64 0, i64 2" [fips202.c:464]   --->   Operation 103 'getelementptr' 'h_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_2, i8* %h_addr_2, align 1" [fips202.c:464]   --->   Operation 104 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 105 [1/2] (2.77ns)   --->   "%out_assign_load_3 = load i8* %out_assign_addr_3, align 1" [fips202.c:464]   --->   Operation 105 'load' 'out_assign_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%h_addr_3 = getelementptr [32 x i8]* %h, i64 0, i64 3" [fips202.c:464]   --->   Operation 106 'getelementptr' 'h_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_3, i8* %h_addr_3, align 1" [fips202.c:464]   --->   Operation 107 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%out_assign_addr_4 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 4" [fips202.c:464]   --->   Operation 108 'getelementptr' 'out_assign_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [2/2] (2.77ns)   --->   "%out_assign_load_4 = load i8* %out_assign_addr_4, align 4" [fips202.c:464]   --->   Operation 109 'load' 'out_assign_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%out_assign_addr_5 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 5" [fips202.c:464]   --->   Operation 110 'getelementptr' 'out_assign_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [2/2] (2.77ns)   --->   "%out_assign_load_5 = load i8* %out_assign_addr_5, align 1" [fips202.c:464]   --->   Operation 111 'load' 'out_assign_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 12 <SV = 7> <Delay = 4.52>
ST_12 : Operation 112 [1/2] (2.77ns)   --->   "%out_assign_load_4 = load i8* %out_assign_addr_4, align 4" [fips202.c:464]   --->   Operation 112 'load' 'out_assign_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%h_addr_4 = getelementptr [32 x i8]* %h, i64 0, i64 4" [fips202.c:464]   --->   Operation 113 'getelementptr' 'h_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_4, i8* %h_addr_4, align 1" [fips202.c:464]   --->   Operation 114 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 115 [1/2] (2.77ns)   --->   "%out_assign_load_5 = load i8* %out_assign_addr_5, align 1" [fips202.c:464]   --->   Operation 115 'load' 'out_assign_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%h_addr_5 = getelementptr [32 x i8]* %h, i64 0, i64 5" [fips202.c:464]   --->   Operation 116 'getelementptr' 'h_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_5, i8* %h_addr_5, align 1" [fips202.c:464]   --->   Operation 117 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%out_assign_addr_6 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 6" [fips202.c:464]   --->   Operation 118 'getelementptr' 'out_assign_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [2/2] (2.77ns)   --->   "%out_assign_load_6 = load i8* %out_assign_addr_6, align 2" [fips202.c:464]   --->   Operation 119 'load' 'out_assign_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%out_assign_addr_7 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 7" [fips202.c:464]   --->   Operation 120 'getelementptr' 'out_assign_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [2/2] (2.77ns)   --->   "%out_assign_load_7 = load i8* %out_assign_addr_7, align 1" [fips202.c:464]   --->   Operation 121 'load' 'out_assign_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 13 <SV = 8> <Delay = 4.52>
ST_13 : Operation 122 [1/2] (2.77ns)   --->   "%out_assign_load_6 = load i8* %out_assign_addr_6, align 2" [fips202.c:464]   --->   Operation 122 'load' 'out_assign_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%h_addr_6 = getelementptr [32 x i8]* %h, i64 0, i64 6" [fips202.c:464]   --->   Operation 123 'getelementptr' 'h_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_6, i8* %h_addr_6, align 1" [fips202.c:464]   --->   Operation 124 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 125 [1/2] (2.77ns)   --->   "%out_assign_load_7 = load i8* %out_assign_addr_7, align 1" [fips202.c:464]   --->   Operation 125 'load' 'out_assign_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%h_addr_7 = getelementptr [32 x i8]* %h, i64 0, i64 7" [fips202.c:464]   --->   Operation 126 'getelementptr' 'h_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_7, i8* %h_addr_7, align 1" [fips202.c:464]   --->   Operation 127 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%out_assign_addr_8 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 8" [fips202.c:464]   --->   Operation 128 'getelementptr' 'out_assign_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [2/2] (2.77ns)   --->   "%out_assign_load_8 = load i8* %out_assign_addr_8, align 8" [fips202.c:464]   --->   Operation 129 'load' 'out_assign_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%out_assign_addr_9 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 9" [fips202.c:464]   --->   Operation 130 'getelementptr' 'out_assign_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [2/2] (2.77ns)   --->   "%out_assign_load_9 = load i8* %out_assign_addr_9, align 1" [fips202.c:464]   --->   Operation 131 'load' 'out_assign_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 14 <SV = 9> <Delay = 4.52>
ST_14 : Operation 132 [1/2] (2.77ns)   --->   "%out_assign_load_8 = load i8* %out_assign_addr_8, align 8" [fips202.c:464]   --->   Operation 132 'load' 'out_assign_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%h_addr_8 = getelementptr [32 x i8]* %h, i64 0, i64 8" [fips202.c:464]   --->   Operation 133 'getelementptr' 'h_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_8, i8* %h_addr_8, align 1" [fips202.c:464]   --->   Operation 134 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 135 [1/2] (2.77ns)   --->   "%out_assign_load_9 = load i8* %out_assign_addr_9, align 1" [fips202.c:464]   --->   Operation 135 'load' 'out_assign_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%h_addr_9 = getelementptr [32 x i8]* %h, i64 0, i64 9" [fips202.c:464]   --->   Operation 136 'getelementptr' 'h_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_9, i8* %h_addr_9, align 1" [fips202.c:464]   --->   Operation 137 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%out_assign_addr_10 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 10" [fips202.c:464]   --->   Operation 138 'getelementptr' 'out_assign_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [2/2] (2.77ns)   --->   "%out_assign_load_10 = load i8* %out_assign_addr_10, align 2" [fips202.c:464]   --->   Operation 139 'load' 'out_assign_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%out_assign_addr_11 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 11" [fips202.c:464]   --->   Operation 140 'getelementptr' 'out_assign_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [2/2] (2.77ns)   --->   "%out_assign_load_11 = load i8* %out_assign_addr_11, align 1" [fips202.c:464]   --->   Operation 141 'load' 'out_assign_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 15 <SV = 10> <Delay = 4.52>
ST_15 : Operation 142 [1/2] (2.77ns)   --->   "%out_assign_load_10 = load i8* %out_assign_addr_10, align 2" [fips202.c:464]   --->   Operation 142 'load' 'out_assign_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%h_addr_10 = getelementptr [32 x i8]* %h, i64 0, i64 10" [fips202.c:464]   --->   Operation 143 'getelementptr' 'h_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_10, i8* %h_addr_10, align 1" [fips202.c:464]   --->   Operation 144 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 145 [1/2] (2.77ns)   --->   "%out_assign_load_11 = load i8* %out_assign_addr_11, align 1" [fips202.c:464]   --->   Operation 145 'load' 'out_assign_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%h_addr_11 = getelementptr [32 x i8]* %h, i64 0, i64 11" [fips202.c:464]   --->   Operation 146 'getelementptr' 'h_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_11, i8* %h_addr_11, align 1" [fips202.c:464]   --->   Operation 147 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%out_assign_addr_12 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 12" [fips202.c:464]   --->   Operation 148 'getelementptr' 'out_assign_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [2/2] (2.77ns)   --->   "%out_assign_load_12 = load i8* %out_assign_addr_12, align 4" [fips202.c:464]   --->   Operation 149 'load' 'out_assign_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%out_assign_addr_13 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 13" [fips202.c:464]   --->   Operation 150 'getelementptr' 'out_assign_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [2/2] (2.77ns)   --->   "%out_assign_load_13 = load i8* %out_assign_addr_13, align 1" [fips202.c:464]   --->   Operation 151 'load' 'out_assign_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 16 <SV = 11> <Delay = 4.52>
ST_16 : Operation 152 [1/2] (2.77ns)   --->   "%out_assign_load_12 = load i8* %out_assign_addr_12, align 4" [fips202.c:464]   --->   Operation 152 'load' 'out_assign_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%h_addr_12 = getelementptr [32 x i8]* %h, i64 0, i64 12" [fips202.c:464]   --->   Operation 153 'getelementptr' 'h_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_12, i8* %h_addr_12, align 1" [fips202.c:464]   --->   Operation 154 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 155 [1/2] (2.77ns)   --->   "%out_assign_load_13 = load i8* %out_assign_addr_13, align 1" [fips202.c:464]   --->   Operation 155 'load' 'out_assign_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%h_addr_13 = getelementptr [32 x i8]* %h, i64 0, i64 13" [fips202.c:464]   --->   Operation 156 'getelementptr' 'h_addr_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_13, i8* %h_addr_13, align 1" [fips202.c:464]   --->   Operation 157 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%out_assign_addr_14 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 14" [fips202.c:464]   --->   Operation 158 'getelementptr' 'out_assign_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [2/2] (2.77ns)   --->   "%out_assign_load_14 = load i8* %out_assign_addr_14, align 2" [fips202.c:464]   --->   Operation 159 'load' 'out_assign_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%out_assign_addr_15 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 15" [fips202.c:464]   --->   Operation 160 'getelementptr' 'out_assign_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [2/2] (2.77ns)   --->   "%out_assign_load_15 = load i8* %out_assign_addr_15, align 1" [fips202.c:464]   --->   Operation 161 'load' 'out_assign_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 17 <SV = 12> <Delay = 4.52>
ST_17 : Operation 162 [1/2] (2.77ns)   --->   "%out_assign_load_14 = load i8* %out_assign_addr_14, align 2" [fips202.c:464]   --->   Operation 162 'load' 'out_assign_load_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%h_addr_14 = getelementptr [32 x i8]* %h, i64 0, i64 14" [fips202.c:464]   --->   Operation 163 'getelementptr' 'h_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_14, i8* %h_addr_14, align 1" [fips202.c:464]   --->   Operation 164 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 165 [1/2] (2.77ns)   --->   "%out_assign_load_15 = load i8* %out_assign_addr_15, align 1" [fips202.c:464]   --->   Operation 165 'load' 'out_assign_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%h_addr_15 = getelementptr [32 x i8]* %h, i64 0, i64 15" [fips202.c:464]   --->   Operation 166 'getelementptr' 'h_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_15, i8* %h_addr_15, align 1" [fips202.c:464]   --->   Operation 167 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%out_assign_addr_16 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 16" [fips202.c:464]   --->   Operation 168 'getelementptr' 'out_assign_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [2/2] (2.77ns)   --->   "%out_assign_load_16 = load i8* %out_assign_addr_16, align 16" [fips202.c:464]   --->   Operation 169 'load' 'out_assign_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%out_assign_addr_17 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 17" [fips202.c:464]   --->   Operation 170 'getelementptr' 'out_assign_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [2/2] (2.77ns)   --->   "%out_assign_load_17 = load i8* %out_assign_addr_17, align 1" [fips202.c:464]   --->   Operation 171 'load' 'out_assign_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 18 <SV = 13> <Delay = 4.52>
ST_18 : Operation 172 [1/2] (2.77ns)   --->   "%out_assign_load_16 = load i8* %out_assign_addr_16, align 16" [fips202.c:464]   --->   Operation 172 'load' 'out_assign_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%h_addr_16 = getelementptr [32 x i8]* %h, i64 0, i64 16" [fips202.c:464]   --->   Operation 173 'getelementptr' 'h_addr_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_16, i8* %h_addr_16, align 1" [fips202.c:464]   --->   Operation 174 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 175 [1/2] (2.77ns)   --->   "%out_assign_load_17 = load i8* %out_assign_addr_17, align 1" [fips202.c:464]   --->   Operation 175 'load' 'out_assign_load_17' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%h_addr_17 = getelementptr [32 x i8]* %h, i64 0, i64 17" [fips202.c:464]   --->   Operation 176 'getelementptr' 'h_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_17, i8* %h_addr_17, align 1" [fips202.c:464]   --->   Operation 177 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%out_assign_addr_18 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 18" [fips202.c:464]   --->   Operation 178 'getelementptr' 'out_assign_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [2/2] (2.77ns)   --->   "%out_assign_load_18 = load i8* %out_assign_addr_18, align 2" [fips202.c:464]   --->   Operation 179 'load' 'out_assign_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%out_assign_addr_19 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 19" [fips202.c:464]   --->   Operation 180 'getelementptr' 'out_assign_addr_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [2/2] (2.77ns)   --->   "%out_assign_load_19 = load i8* %out_assign_addr_19, align 1" [fips202.c:464]   --->   Operation 181 'load' 'out_assign_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 19 <SV = 14> <Delay = 4.52>
ST_19 : Operation 182 [1/2] (2.77ns)   --->   "%out_assign_load_18 = load i8* %out_assign_addr_18, align 2" [fips202.c:464]   --->   Operation 182 'load' 'out_assign_load_18' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%h_addr_18 = getelementptr [32 x i8]* %h, i64 0, i64 18" [fips202.c:464]   --->   Operation 183 'getelementptr' 'h_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_18, i8* %h_addr_18, align 1" [fips202.c:464]   --->   Operation 184 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 185 [1/2] (2.77ns)   --->   "%out_assign_load_19 = load i8* %out_assign_addr_19, align 1" [fips202.c:464]   --->   Operation 185 'load' 'out_assign_load_19' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%h_addr_19 = getelementptr [32 x i8]* %h, i64 0, i64 19" [fips202.c:464]   --->   Operation 186 'getelementptr' 'h_addr_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_19, i8* %h_addr_19, align 1" [fips202.c:464]   --->   Operation 187 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%out_assign_addr_20 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 20" [fips202.c:464]   --->   Operation 188 'getelementptr' 'out_assign_addr_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [2/2] (2.77ns)   --->   "%out_assign_load_20 = load i8* %out_assign_addr_20, align 4" [fips202.c:464]   --->   Operation 189 'load' 'out_assign_load_20' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "%out_assign_addr_21 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 21" [fips202.c:464]   --->   Operation 190 'getelementptr' 'out_assign_addr_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 191 [2/2] (2.77ns)   --->   "%out_assign_load_21 = load i8* %out_assign_addr_21, align 1" [fips202.c:464]   --->   Operation 191 'load' 'out_assign_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 20 <SV = 15> <Delay = 4.52>
ST_20 : Operation 192 [1/2] (2.77ns)   --->   "%out_assign_load_20 = load i8* %out_assign_addr_20, align 4" [fips202.c:464]   --->   Operation 192 'load' 'out_assign_load_20' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%h_addr_20 = getelementptr [32 x i8]* %h, i64 0, i64 20" [fips202.c:464]   --->   Operation 193 'getelementptr' 'h_addr_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_20, i8* %h_addr_20, align 1" [fips202.c:464]   --->   Operation 194 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 195 [1/2] (2.77ns)   --->   "%out_assign_load_21 = load i8* %out_assign_addr_21, align 1" [fips202.c:464]   --->   Operation 195 'load' 'out_assign_load_21' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%h_addr_21 = getelementptr [32 x i8]* %h, i64 0, i64 21" [fips202.c:464]   --->   Operation 196 'getelementptr' 'h_addr_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_21, i8* %h_addr_21, align 1" [fips202.c:464]   --->   Operation 197 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%out_assign_addr_22 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 22" [fips202.c:464]   --->   Operation 198 'getelementptr' 'out_assign_addr_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [2/2] (2.77ns)   --->   "%out_assign_load_22 = load i8* %out_assign_addr_22, align 2" [fips202.c:464]   --->   Operation 199 'load' 'out_assign_load_22' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%out_assign_addr_23 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 23" [fips202.c:464]   --->   Operation 200 'getelementptr' 'out_assign_addr_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [2/2] (2.77ns)   --->   "%out_assign_load_23 = load i8* %out_assign_addr_23, align 1" [fips202.c:464]   --->   Operation 201 'load' 'out_assign_load_23' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 21 <SV = 16> <Delay = 4.52>
ST_21 : Operation 202 [1/2] (2.77ns)   --->   "%out_assign_load_22 = load i8* %out_assign_addr_22, align 2" [fips202.c:464]   --->   Operation 202 'load' 'out_assign_load_22' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%h_addr_22 = getelementptr [32 x i8]* %h, i64 0, i64 22" [fips202.c:464]   --->   Operation 203 'getelementptr' 'h_addr_22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_22, i8* %h_addr_22, align 1" [fips202.c:464]   --->   Operation 204 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 205 [1/2] (2.77ns)   --->   "%out_assign_load_23 = load i8* %out_assign_addr_23, align 1" [fips202.c:464]   --->   Operation 205 'load' 'out_assign_load_23' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%h_addr_23 = getelementptr [32 x i8]* %h, i64 0, i64 23" [fips202.c:464]   --->   Operation 206 'getelementptr' 'h_addr_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_23, i8* %h_addr_23, align 1" [fips202.c:464]   --->   Operation 207 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%out_assign_addr_24 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 24" [fips202.c:464]   --->   Operation 208 'getelementptr' 'out_assign_addr_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 209 [2/2] (2.77ns)   --->   "%out_assign_load_24 = load i8* %out_assign_addr_24, align 8" [fips202.c:464]   --->   Operation 209 'load' 'out_assign_load_24' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%out_assign_addr_25 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 25" [fips202.c:464]   --->   Operation 210 'getelementptr' 'out_assign_addr_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 211 [2/2] (2.77ns)   --->   "%out_assign_load_25 = load i8* %out_assign_addr_25, align 1" [fips202.c:464]   --->   Operation 211 'load' 'out_assign_load_25' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 22 <SV = 17> <Delay = 4.52>
ST_22 : Operation 212 [1/2] (2.77ns)   --->   "%out_assign_load_24 = load i8* %out_assign_addr_24, align 8" [fips202.c:464]   --->   Operation 212 'load' 'out_assign_load_24' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 213 [1/1] (0.00ns)   --->   "%h_addr_24 = getelementptr [32 x i8]* %h, i64 0, i64 24" [fips202.c:464]   --->   Operation 213 'getelementptr' 'h_addr_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 214 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_24, i8* %h_addr_24, align 1" [fips202.c:464]   --->   Operation 214 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 215 [1/2] (2.77ns)   --->   "%out_assign_load_25 = load i8* %out_assign_addr_25, align 1" [fips202.c:464]   --->   Operation 215 'load' 'out_assign_load_25' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "%h_addr_25 = getelementptr [32 x i8]* %h, i64 0, i64 25" [fips202.c:464]   --->   Operation 216 'getelementptr' 'h_addr_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 217 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_25, i8* %h_addr_25, align 1" [fips202.c:464]   --->   Operation 217 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "%out_assign_addr_26 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 26" [fips202.c:464]   --->   Operation 218 'getelementptr' 'out_assign_addr_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 219 [2/2] (2.77ns)   --->   "%out_assign_load_26 = load i8* %out_assign_addr_26, align 2" [fips202.c:464]   --->   Operation 219 'load' 'out_assign_load_26' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%out_assign_addr_27 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 27" [fips202.c:464]   --->   Operation 220 'getelementptr' 'out_assign_addr_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 221 [2/2] (2.77ns)   --->   "%out_assign_load_27 = load i8* %out_assign_addr_27, align 1" [fips202.c:464]   --->   Operation 221 'load' 'out_assign_load_27' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 23 <SV = 18> <Delay = 4.52>
ST_23 : Operation 222 [1/2] (2.77ns)   --->   "%out_assign_load_26 = load i8* %out_assign_addr_26, align 2" [fips202.c:464]   --->   Operation 222 'load' 'out_assign_load_26' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%h_addr_26 = getelementptr [32 x i8]* %h, i64 0, i64 26" [fips202.c:464]   --->   Operation 223 'getelementptr' 'h_addr_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_26, i8* %h_addr_26, align 1" [fips202.c:464]   --->   Operation 224 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_23 : Operation 225 [1/2] (2.77ns)   --->   "%out_assign_load_27 = load i8* %out_assign_addr_27, align 1" [fips202.c:464]   --->   Operation 225 'load' 'out_assign_load_27' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%h_addr_27 = getelementptr [32 x i8]* %h, i64 0, i64 27" [fips202.c:464]   --->   Operation 226 'getelementptr' 'h_addr_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 227 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_27, i8* %h_addr_27, align 1" [fips202.c:464]   --->   Operation 227 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%out_assign_addr_28 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 28" [fips202.c:464]   --->   Operation 228 'getelementptr' 'out_assign_addr_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 229 [2/2] (2.77ns)   --->   "%out_assign_load_28 = load i8* %out_assign_addr_28, align 4" [fips202.c:464]   --->   Operation 229 'load' 'out_assign_load_28' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%out_assign_addr_29 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 29" [fips202.c:464]   --->   Operation 230 'getelementptr' 'out_assign_addr_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 231 [2/2] (2.77ns)   --->   "%out_assign_load_29 = load i8* %out_assign_addr_29, align 1" [fips202.c:464]   --->   Operation 231 'load' 'out_assign_load_29' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 24 <SV = 19> <Delay = 4.52>
ST_24 : Operation 232 [1/2] (2.77ns)   --->   "%out_assign_load_28 = load i8* %out_assign_addr_28, align 4" [fips202.c:464]   --->   Operation 232 'load' 'out_assign_load_28' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_24 : Operation 233 [1/1] (0.00ns)   --->   "%h_addr_28 = getelementptr [32 x i8]* %h, i64 0, i64 28" [fips202.c:464]   --->   Operation 233 'getelementptr' 'h_addr_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 234 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_28, i8* %h_addr_28, align 1" [fips202.c:464]   --->   Operation 234 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_24 : Operation 235 [1/2] (2.77ns)   --->   "%out_assign_load_29 = load i8* %out_assign_addr_29, align 1" [fips202.c:464]   --->   Operation 235 'load' 'out_assign_load_29' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%h_addr_29 = getelementptr [32 x i8]* %h, i64 0, i64 29" [fips202.c:464]   --->   Operation 236 'getelementptr' 'h_addr_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 237 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_29, i8* %h_addr_29, align 1" [fips202.c:464]   --->   Operation 237 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%out_assign_addr_30 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 30" [fips202.c:464]   --->   Operation 238 'getelementptr' 'out_assign_addr_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 239 [2/2] (2.77ns)   --->   "%out_assign_load_30 = load i8* %out_assign_addr_30, align 2" [fips202.c:464]   --->   Operation 239 'load' 'out_assign_load_30' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%out_assign_addr_31 = getelementptr inbounds [136 x i8]* %out_assign, i64 0, i64 31" [fips202.c:464]   --->   Operation 240 'getelementptr' 'out_assign_addr_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 241 [2/2] (2.77ns)   --->   "%out_assign_load_31 = load i8* %out_assign_addr_31, align 1" [fips202.c:464]   --->   Operation 241 'load' 'out_assign_load_31' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 25 <SV = 20> <Delay = 4.52>
ST_25 : Operation 242 [1/2] (2.77ns)   --->   "%out_assign_load_30 = load i8* %out_assign_addr_30, align 2" [fips202.c:464]   --->   Operation 242 'load' 'out_assign_load_30' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "%h_addr_30 = getelementptr [32 x i8]* %h, i64 0, i64 30" [fips202.c:464]   --->   Operation 243 'getelementptr' 'h_addr_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_30, i8* %h_addr_30, align 1" [fips202.c:464]   --->   Operation 244 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_25 : Operation 245 [1/2] (2.77ns)   --->   "%out_assign_load_31 = load i8* %out_assign_addr_31, align 1" [fips202.c:464]   --->   Operation 245 'load' 'out_assign_load_31' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "%h_addr_31 = getelementptr [32 x i8]* %h, i64 0, i64 31" [fips202.c:464]   --->   Operation 246 'getelementptr' 'h_addr_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 247 [1/1] (1.75ns)   --->   "store i8 %out_assign_load_31, i8* %h_addr_31, align 1" [fips202.c:464]   --->   Operation 247 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "ret void" [fips202.c:465]   --->   Operation 248 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_i', fips202.c:447->fips202.c:461) with incoming values : ('i_4_i', fips202.c:447->fips202.c:461) [16]  (1.35 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i_i', fips202.c:447->fips202.c:461) with incoming values : ('i_4_i', fips202.c:447->fips202.c:461) [16]  (0 ns)
	'getelementptr' operation ('s_addr', fips202.c:448->fips202.c:461) [25]  (0 ns)
	'load' operation ('u', fips202.c:448->fips202.c:461) on array 's', fips202.c:457 [26]  (2.77 ns)

 <State 6>: 5.54ns
The critical path consists of the following:
	'load' operation ('u', fips202.c:448->fips202.c:461) on array 's', fips202.c:457 [26]  (2.77 ns)
	'store' operation (fips202.c:46->fips202.c:448->fips202.c:461) of variable 'tmp', fips202.c:46->fips202.c:448->fips202.c:461 on array 'out' [29]  (2.77 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'or' operation ('sum_2_i_i6', fips202.c:46->fips202.c:448->fips202.c:461) [36]  (0 ns)
	'getelementptr' operation ('out_assign_addr_34', fips202.c:46->fips202.c:448->fips202.c:461) [38]  (0 ns)
	'store' operation (fips202.c:46->fips202.c:448->fips202.c:461) of variable 'tmp_4_2_i_i', fips202.c:46->fips202.c:448->fips202.c:461 on array 'out' [39]  (2.77 ns)

 <State 8>: 2.77ns
The critical path consists of the following:
	'or' operation ('sum_4_i_i8', fips202.c:46->fips202.c:448->fips202.c:461) [46]  (0 ns)
	'getelementptr' operation ('out_assign_addr_36', fips202.c:46->fips202.c:448->fips202.c:461) [48]  (0 ns)
	'store' operation (fips202.c:46->fips202.c:448->fips202.c:461) of variable 'tmp_4_4_i_i', fips202.c:46->fips202.c:448->fips202.c:461 on array 'out' [49]  (2.77 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'or' operation ('sum_6_i_i', fips202.c:46->fips202.c:448->fips202.c:461) [56]  (0 ns)
	'getelementptr' operation ('out_assign_addr_38', fips202.c:46->fips202.c:448->fips202.c:461) [58]  (0 ns)
	'store' operation (fips202.c:46->fips202.c:448->fips202.c:461) of variable 'tmp_4_6_i_i', fips202.c:46->fips202.c:448->fips202.c:461 on array 'out' [59]  (2.77 ns)

 <State 10>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load', fips202.c:464) on array 'out' [68]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load', fips202.c:464 on array 'h' [70]  (1.75 ns)

 <State 11>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_2', fips202.c:464) on array 'out' [76]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_2', fips202.c:464 on array 'h' [78]  (1.75 ns)

 <State 12>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_4', fips202.c:464) on array 'out' [84]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_4', fips202.c:464 on array 'h' [86]  (1.75 ns)

 <State 13>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_6', fips202.c:464) on array 'out' [92]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_6', fips202.c:464 on array 'h' [94]  (1.75 ns)

 <State 14>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_8', fips202.c:464) on array 'out' [100]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_8', fips202.c:464 on array 'h' [102]  (1.75 ns)

 <State 15>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_10', fips202.c:464) on array 'out' [108]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_10', fips202.c:464 on array 'h' [110]  (1.75 ns)

 <State 16>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_12', fips202.c:464) on array 'out' [116]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_12', fips202.c:464 on array 'h' [118]  (1.75 ns)

 <State 17>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_14', fips202.c:464) on array 'out' [124]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_14', fips202.c:464 on array 'h' [126]  (1.75 ns)

 <State 18>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_16', fips202.c:464) on array 'out' [132]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_16', fips202.c:464 on array 'h' [134]  (1.75 ns)

 <State 19>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_18', fips202.c:464) on array 'out' [140]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_18', fips202.c:464 on array 'h' [142]  (1.75 ns)

 <State 20>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_20', fips202.c:464) on array 'out' [148]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_20', fips202.c:464 on array 'h' [150]  (1.75 ns)

 <State 21>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_22', fips202.c:464) on array 'out' [156]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_22', fips202.c:464 on array 'h' [158]  (1.75 ns)

 <State 22>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_24', fips202.c:464) on array 'out' [164]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_24', fips202.c:464 on array 'h' [166]  (1.75 ns)

 <State 23>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_26', fips202.c:464) on array 'out' [172]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_26', fips202.c:464 on array 'h' [174]  (1.75 ns)

 <State 24>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_28', fips202.c:464) on array 'out' [180]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_28', fips202.c:464 on array 'h' [182]  (1.75 ns)

 <State 25>: 4.53ns
The critical path consists of the following:
	'load' operation ('out_assign_load_30', fips202.c:464) on array 'out' [188]  (2.77 ns)
	'store' operation (fips202.c:464) of variable 'out_assign_load_30', fips202.c:464 on array 'h' [190]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
