// Seed: 64555523
module module_0 (
    input wand id_0,
    output wor id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri0 id_4,
    output wand id_5,
    input supply1 id_6,
    output uwire id_7,
    output wand id_8,
    input tri0 id_9,
    input tri1 id_10,
    output tri1 id_11,
    input wand id_12,
    output tri0 id_13,
    input wand id_14
);
  logic id_16 = -1'b0;
  id_17 :
  assert property (@(posedge -1'b0) !id_4)
  else $clog2(76);
  ;
  assign id_16 = 1;
  assign id_17 = 1'b0;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output wire id_2,
    output wand id_3,
    output uwire id_4
    , id_20,
    output uwire id_5,
    output supply1 id_6,
    output uwire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri1 id_12,
    input tri0 id_13,
    output uwire id_14,
    input wor id_15,
    input supply0 id_16,
    input supply0 id_17,
    output wor id_18
);
  module_0 modCall_1 (
      id_15,
      id_14,
      id_15,
      id_13,
      id_1,
      id_6,
      id_13,
      id_7,
      id_2,
      id_9,
      id_12,
      id_5,
      id_10,
      id_18,
      id_16
  );
  assign modCall_1.id_11 = 0;
  initial $unsigned(55);
  ;
endmodule
