#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar  2 22:05:08 2020
# Process ID: 17128
# Current directory: C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17000 C:\Users\mylen\Desktop\projet_machineEtat\project_machineEtat\project_machineEtat.xpr
# Log file: C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/vivado.log
# Journal file: C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.xpr
INFO: [Project 1-313] Project file moved from 'D:/projet_machineEtat/project_machineEtat' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/ViINFO: [IP_Flow 19-2313open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 741.043 ; gain = 90.121
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simu_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simu_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mylen/Desktop/projet_machineEtat/FSM_Mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mylen/Desktop/projet_machineEtat/simu_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simu_FSM
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 57a744fd8a4944c5954399eda6777211 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simu_FSM_behav xil_defaultlib.simu_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM_Mult [fsm_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.simu_fsm
Built simulation snapshot simu_FSM_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim/xsim.dir/simu_FSM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim/xsim.dir/simu_FSM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar  2 22:13:38 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  2 22:13:38 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 769.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_FSM_behav -key {Behavioral:sim_1:Functional:simu_FSM} -tclbatch {simu_FSM.tcl} -view {C:/Users/mylen/Desktop/projet_machineEtat/simu_FSM_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/mylen/Desktop/projet_machineEtat/simu_FSM_behav.wcfg
source simu_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 780.895 ; gain = 11.059
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Mar  2 22:13:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Mar  2 22:14:57 2020] Launched impl_1...
Run output will be captured here: C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100ticsg324-1L
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/mylen/Desktop/projet_machineEtat/constrainst_user.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/mylen/Desktop/projet_machineEtat/constrainst_user.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mylen/Desktop/projet_machineEtat/constrainst_user.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/mylen/Desktop/projet_machineEtat/constrainst_user.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/mylen/Desktop/projet_machineEtat/constrainst_user.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/mylen/Desktop/projet_machineEtat/constrainst_user.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1190.844 ; gain = 393.668
report_timing_summary -file mytiming.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1734.824 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simu_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simu_FSM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 57a744fd8a4944c5954399eda6777211 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simu_FSM_behav xil_defaultlib.simu_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_FSM_behav -key {Behavioral:sim_1:Functional:simu_FSM} -tclbatch {simu_FSM.tcl} -view {C:/Users/mylen/Desktop/projet_machineEtat/simu_FSM_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/mylen/Desktop/projet_machineEtat/simu_FSM_behav.wcfg
source simu_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1734.824 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Mar  2 22:25:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1747.816 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simu_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simu_FSM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 57a744fd8a4944c5954399eda6777211 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simu_FSM_behav xil_defaultlib.simu_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_FSM_behav -key {Behavioral:sim_1:Functional:simu_FSM} -tclbatch {simu_FSM.tcl} -view {C:/Users/mylen/Desktop/projet_machineEtat/simu_FSM_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/mylen/Desktop/projet_machineEtat/simu_FSM_behav.wcfg
source simu_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.816 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Mar  2 22:27:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar  2 22:27:59 2020] Launched impl_1...
Run output will be captured here: C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1904.125 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1904.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design synth_1
report_timing_summary -file mytiming.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary -file mytiming.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100ticsg324-1L
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/mylen/Desktop/projet_machineEtat/constrainst_user.xdc]
Finished Parsing XDC File [C:/Users/mylen/Desktop/projet_machineEtat/constrainst_user.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

design_1
report_timing_summary -file mytiming.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
file mkdir C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.srcs/sources_1/new
close [ open C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.srcs/sources_1/new/FSM_mult1.vhd w ]
add_files C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.srcs/sources_1/new/FSM_mult1.vhd
update_compile_order -fileset sources_1
set_property top FSM_Mult1 [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2343.805 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simu_FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simu_FSM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.srcs/sources_1/new/FSM_mult1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Mult1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mylen/Desktop/projet_machineEtat/simu_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simu_FSM
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 57a744fd8a4944c5954399eda6777211 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simu_FSM_behav xil_defaultlib.simu_FSM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FSM_Mult1 [fsm_mult1_default]
Compiling architecture behavioral of entity xil_defaultlib.simu_fsm
Built simulation snapshot simu_FSM_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim/xsim.dir/simu_FSM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim/xsim.dir/simu_FSM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar  2 23:08:31 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  2 23:08:31 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2343.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mylen/Desktop/projet_machineEtat/project_machineEtat/project_machineEtat.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_FSM_behav -key {Behavioral:sim_1:Functional:simu_FSM} -tclbatch {simu_FSM.tcl} -view {C:/Users/mylen/Desktop/projet_machineEtat/simu_FSM_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/mylen/Desktop/projet_machineEtat/simu_FSM_behav.wcfg
source simu_FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 2343.805 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2343.805 ; gain = 0.000
save_wave_config {C:/Users/mylen/Desktop/projet_machineEtat/simu_FSM_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2343.805 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  2 23:29:36 2020...
