
synthesizer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006784  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000358  08006918  08006918  00016918  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c70  08006c70  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08006c70  08006c70  00016c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c78  08006c78  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c78  08006c78  00016c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c7c  08006c7c  00016c7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006c80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b3c  20000078  08006cf8  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bb4  08006cf8  00020bb4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bb18  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c45  00000000  00000000  0002bbc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b68  00000000  00000000  0002d808  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a80  00000000  00000000  0002e370  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000212bc  00000000  00000000  0002edf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008e8e  00000000  00000000  000500ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c9794  00000000  00000000  00058f3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001226ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003688  00000000  00000000  0012274c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080068fc 	.word	0x080068fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	080068fc 	.word	0x080068fc

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_d2iz>:
 8000b4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b54:	d215      	bcs.n	8000b82 <__aeabi_d2iz+0x36>
 8000b56:	d511      	bpl.n	8000b7c <__aeabi_d2iz+0x30>
 8000b58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b60:	d912      	bls.n	8000b88 <__aeabi_d2iz+0x3c>
 8000b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b72:	fa23 f002 	lsr.w	r0, r3, r2
 8000b76:	bf18      	it	ne
 8000b78:	4240      	negne	r0, r0
 8000b7a:	4770      	bx	lr
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b86:	d105      	bne.n	8000b94 <__aeabi_d2iz+0x48>
 8000b88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	bf08      	it	eq
 8000b8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2uiz>:
 8000b9c:	004a      	lsls	r2, r1, #1
 8000b9e:	d211      	bcs.n	8000bc4 <__aeabi_d2uiz+0x28>
 8000ba0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba4:	d211      	bcs.n	8000bca <__aeabi_d2uiz+0x2e>
 8000ba6:	d50d      	bpl.n	8000bc4 <__aeabi_d2uiz+0x28>
 8000ba8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb0:	d40e      	bmi.n	8000bd0 <__aeabi_d2uiz+0x34>
 8000bb2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	4770      	bx	lr
 8000bc4:	f04f 0000 	mov.w	r0, #0
 8000bc8:	4770      	bx	lr
 8000bca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bce:	d102      	bne.n	8000bd6 <__aeabi_d2uiz+0x3a>
 8000bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd4:	4770      	bx	lr
 8000bd6:	f04f 0000 	mov.w	r0, #0
 8000bda:	4770      	bx	lr

08000bdc <__aeabi_uldivmod>:
 8000bdc:	b953      	cbnz	r3, 8000bf4 <__aeabi_uldivmod+0x18>
 8000bde:	b94a      	cbnz	r2, 8000bf4 <__aeabi_uldivmod+0x18>
 8000be0:	2900      	cmp	r1, #0
 8000be2:	bf08      	it	eq
 8000be4:	2800      	cmpeq	r0, #0
 8000be6:	bf1c      	itt	ne
 8000be8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bec:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf0:	f000 b972 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bfc:	f000 f806 	bl	8000c0c <__udivmoddi4>
 8000c00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c08:	b004      	add	sp, #16
 8000c0a:	4770      	bx	lr

08000c0c <__udivmoddi4>:
 8000c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c10:	9e08      	ldr	r6, [sp, #32]
 8000c12:	4604      	mov	r4, r0
 8000c14:	4688      	mov	r8, r1
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d14b      	bne.n	8000cb2 <__udivmoddi4+0xa6>
 8000c1a:	428a      	cmp	r2, r1
 8000c1c:	4615      	mov	r5, r2
 8000c1e:	d967      	bls.n	8000cf0 <__udivmoddi4+0xe4>
 8000c20:	fab2 f282 	clz	r2, r2
 8000c24:	b14a      	cbz	r2, 8000c3a <__udivmoddi4+0x2e>
 8000c26:	f1c2 0720 	rsb	r7, r2, #32
 8000c2a:	fa01 f302 	lsl.w	r3, r1, r2
 8000c2e:	fa20 f707 	lsr.w	r7, r0, r7
 8000c32:	4095      	lsls	r5, r2
 8000c34:	ea47 0803 	orr.w	r8, r7, r3
 8000c38:	4094      	lsls	r4, r2
 8000c3a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c3e:	0c23      	lsrs	r3, r4, #16
 8000c40:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c44:	fa1f fc85 	uxth.w	ip, r5
 8000c48:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c4c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c50:	fb07 f10c 	mul.w	r1, r7, ip
 8000c54:	4299      	cmp	r1, r3
 8000c56:	d909      	bls.n	8000c6c <__udivmoddi4+0x60>
 8000c58:	18eb      	adds	r3, r5, r3
 8000c5a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c5e:	f080 811b 	bcs.w	8000e98 <__udivmoddi4+0x28c>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 8118 	bls.w	8000e98 <__udivmoddi4+0x28c>
 8000c68:	3f02      	subs	r7, #2
 8000c6a:	442b      	add	r3, r5
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c74:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c80:	45a4      	cmp	ip, r4
 8000c82:	d909      	bls.n	8000c98 <__udivmoddi4+0x8c>
 8000c84:	192c      	adds	r4, r5, r4
 8000c86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8a:	f080 8107 	bcs.w	8000e9c <__udivmoddi4+0x290>
 8000c8e:	45a4      	cmp	ip, r4
 8000c90:	f240 8104 	bls.w	8000e9c <__udivmoddi4+0x290>
 8000c94:	3802      	subs	r0, #2
 8000c96:	442c      	add	r4, r5
 8000c98:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c9c:	eba4 040c 	sub.w	r4, r4, ip
 8000ca0:	2700      	movs	r7, #0
 8000ca2:	b11e      	cbz	r6, 8000cac <__udivmoddi4+0xa0>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c6 4300 	strd	r4, r3, [r6]
 8000cac:	4639      	mov	r1, r7
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xbe>
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	f000 80eb 	beq.w	8000e92 <__udivmoddi4+0x286>
 8000cbc:	2700      	movs	r7, #0
 8000cbe:	e9c6 0100 	strd	r0, r1, [r6]
 8000cc2:	4638      	mov	r0, r7
 8000cc4:	4639      	mov	r1, r7
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f783 	clz	r7, r3
 8000cce:	2f00      	cmp	r7, #0
 8000cd0:	d147      	bne.n	8000d62 <__udivmoddi4+0x156>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd0>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80fa 	bhi.w	8000ed0 <__udivmoddi4+0x2c4>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	4698      	mov	r8, r3
 8000ce6:	2e00      	cmp	r6, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa0>
 8000cea:	e9c6 4800 	strd	r4, r8, [r6]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa0>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xe8>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 808f 	bne.w	8000e1c <__udivmoddi4+0x210>
 8000cfe:	1b49      	subs	r1, r1, r5
 8000d00:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d04:	fa1f f885 	uxth.w	r8, r5
 8000d08:	2701      	movs	r7, #1
 8000d0a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d0e:	0c23      	lsrs	r3, r4, #16
 8000d10:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d14:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d18:	fb08 f10c 	mul.w	r1, r8, ip
 8000d1c:	4299      	cmp	r1, r3
 8000d1e:	d907      	bls.n	8000d30 <__udivmoddi4+0x124>
 8000d20:	18eb      	adds	r3, r5, r3
 8000d22:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x122>
 8000d28:	4299      	cmp	r1, r3
 8000d2a:	f200 80cd 	bhi.w	8000ec8 <__udivmoddi4+0x2bc>
 8000d2e:	4684      	mov	ip, r0
 8000d30:	1a59      	subs	r1, r3, r1
 8000d32:	b2a3      	uxth	r3, r4
 8000d34:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d38:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d3c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d40:	fb08 f800 	mul.w	r8, r8, r0
 8000d44:	45a0      	cmp	r8, r4
 8000d46:	d907      	bls.n	8000d58 <__udivmoddi4+0x14c>
 8000d48:	192c      	adds	r4, r5, r4
 8000d4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4e:	d202      	bcs.n	8000d56 <__udivmoddi4+0x14a>
 8000d50:	45a0      	cmp	r8, r4
 8000d52:	f200 80b6 	bhi.w	8000ec2 <__udivmoddi4+0x2b6>
 8000d56:	4618      	mov	r0, r3
 8000d58:	eba4 0408 	sub.w	r4, r4, r8
 8000d5c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d60:	e79f      	b.n	8000ca2 <__udivmoddi4+0x96>
 8000d62:	f1c7 0c20 	rsb	ip, r7, #32
 8000d66:	40bb      	lsls	r3, r7
 8000d68:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d6c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d70:	fa01 f407 	lsl.w	r4, r1, r7
 8000d74:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d78:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d7c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d80:	4325      	orrs	r5, r4
 8000d82:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d86:	0c2c      	lsrs	r4, r5, #16
 8000d88:	fb08 3319 	mls	r3, r8, r9, r3
 8000d8c:	fa1f fa8e 	uxth.w	sl, lr
 8000d90:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d94:	fb09 f40a 	mul.w	r4, r9, sl
 8000d98:	429c      	cmp	r4, r3
 8000d9a:	fa02 f207 	lsl.w	r2, r2, r7
 8000d9e:	fa00 f107 	lsl.w	r1, r0, r7
 8000da2:	d90b      	bls.n	8000dbc <__udivmoddi4+0x1b0>
 8000da4:	eb1e 0303 	adds.w	r3, lr, r3
 8000da8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dac:	f080 8087 	bcs.w	8000ebe <__udivmoddi4+0x2b2>
 8000db0:	429c      	cmp	r4, r3
 8000db2:	f240 8084 	bls.w	8000ebe <__udivmoddi4+0x2b2>
 8000db6:	f1a9 0902 	sub.w	r9, r9, #2
 8000dba:	4473      	add	r3, lr
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	b2ad      	uxth	r5, r5
 8000dc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dcc:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dd0:	45a2      	cmp	sl, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1da>
 8000dd4:	eb1e 0404 	adds.w	r4, lr, r4
 8000dd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ddc:	d26b      	bcs.n	8000eb6 <__udivmoddi4+0x2aa>
 8000dde:	45a2      	cmp	sl, r4
 8000de0:	d969      	bls.n	8000eb6 <__udivmoddi4+0x2aa>
 8000de2:	3802      	subs	r0, #2
 8000de4:	4474      	add	r4, lr
 8000de6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dea:	fba0 8902 	umull	r8, r9, r0, r2
 8000dee:	eba4 040a 	sub.w	r4, r4, sl
 8000df2:	454c      	cmp	r4, r9
 8000df4:	46c2      	mov	sl, r8
 8000df6:	464b      	mov	r3, r9
 8000df8:	d354      	bcc.n	8000ea4 <__udivmoddi4+0x298>
 8000dfa:	d051      	beq.n	8000ea0 <__udivmoddi4+0x294>
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d069      	beq.n	8000ed4 <__udivmoddi4+0x2c8>
 8000e00:	ebb1 050a 	subs.w	r5, r1, sl
 8000e04:	eb64 0403 	sbc.w	r4, r4, r3
 8000e08:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e0c:	40fd      	lsrs	r5, r7
 8000e0e:	40fc      	lsrs	r4, r7
 8000e10:	ea4c 0505 	orr.w	r5, ip, r5
 8000e14:	e9c6 5400 	strd	r5, r4, [r6]
 8000e18:	2700      	movs	r7, #0
 8000e1a:	e747      	b.n	8000cac <__udivmoddi4+0xa0>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f703 	lsr.w	r7, r0, r3
 8000e24:	4095      	lsls	r5, r2
 8000e26:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2a:	fa21 f303 	lsr.w	r3, r1, r3
 8000e2e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e32:	4338      	orrs	r0, r7
 8000e34:	0c01      	lsrs	r1, r0, #16
 8000e36:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e3a:	fa1f f885 	uxth.w	r8, r5
 8000e3e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e46:	fb07 f308 	mul.w	r3, r7, r8
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	fa04 f402 	lsl.w	r4, r4, r2
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x256>
 8000e52:	1869      	adds	r1, r5, r1
 8000e54:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e58:	d22f      	bcs.n	8000eba <__udivmoddi4+0x2ae>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d92d      	bls.n	8000eba <__udivmoddi4+0x2ae>
 8000e5e:	3f02      	subs	r7, #2
 8000e60:	4429      	add	r1, r5
 8000e62:	1acb      	subs	r3, r1, r3
 8000e64:	b281      	uxth	r1, r0
 8000e66:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb00 f308 	mul.w	r3, r0, r8
 8000e76:	428b      	cmp	r3, r1
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x27e>
 8000e7a:	1869      	adds	r1, r5, r1
 8000e7c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e80:	d217      	bcs.n	8000eb2 <__udivmoddi4+0x2a6>
 8000e82:	428b      	cmp	r3, r1
 8000e84:	d915      	bls.n	8000eb2 <__udivmoddi4+0x2a6>
 8000e86:	3802      	subs	r0, #2
 8000e88:	4429      	add	r1, r5
 8000e8a:	1ac9      	subs	r1, r1, r3
 8000e8c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e90:	e73b      	b.n	8000d0a <__udivmoddi4+0xfe>
 8000e92:	4637      	mov	r7, r6
 8000e94:	4630      	mov	r0, r6
 8000e96:	e709      	b.n	8000cac <__udivmoddi4+0xa0>
 8000e98:	4607      	mov	r7, r0
 8000e9a:	e6e7      	b.n	8000c6c <__udivmoddi4+0x60>
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	e6fb      	b.n	8000c98 <__udivmoddi4+0x8c>
 8000ea0:	4541      	cmp	r1, r8
 8000ea2:	d2ab      	bcs.n	8000dfc <__udivmoddi4+0x1f0>
 8000ea4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ea8:	eb69 020e 	sbc.w	r2, r9, lr
 8000eac:	3801      	subs	r0, #1
 8000eae:	4613      	mov	r3, r2
 8000eb0:	e7a4      	b.n	8000dfc <__udivmoddi4+0x1f0>
 8000eb2:	4660      	mov	r0, ip
 8000eb4:	e7e9      	b.n	8000e8a <__udivmoddi4+0x27e>
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	e795      	b.n	8000de6 <__udivmoddi4+0x1da>
 8000eba:	4667      	mov	r7, ip
 8000ebc:	e7d1      	b.n	8000e62 <__udivmoddi4+0x256>
 8000ebe:	4681      	mov	r9, r0
 8000ec0:	e77c      	b.n	8000dbc <__udivmoddi4+0x1b0>
 8000ec2:	3802      	subs	r0, #2
 8000ec4:	442c      	add	r4, r5
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0x14c>
 8000ec8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ecc:	442b      	add	r3, r5
 8000ece:	e72f      	b.n	8000d30 <__udivmoddi4+0x124>
 8000ed0:	4638      	mov	r0, r7
 8000ed2:	e708      	b.n	8000ce6 <__udivmoddi4+0xda>
 8000ed4:	4637      	mov	r7, r6
 8000ed6:	e6e9      	b.n	8000cac <__udivmoddi4+0xa0>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <setNote>:
#include <string.h>

void setNote(char* note, TIM_HandleTypeDef* htim){
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
   HAL_TIM_Base_Stop_IT(htim);
 8000ee6:	6838      	ldr	r0, [r7, #0]
 8000ee8:	f003 fcd1 	bl	800488e <HAL_TIM_Base_Stop_IT>
   __HAL_TIM_SET_COUNTER(htim, 0);
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	625a      	str	r2, [r3, #36]	; 0x24
   HAL_TIM_Base_Start_IT(htim);
 8000ef4:	6838      	ldr	r0, [r7, #0]
 8000ef6:	f003 fca6 	bl	8004846 <HAL_TIM_Base_Start_IT>
   if(strcmp(note, "pp ") == 0){
 8000efa:	49a3      	ldr	r1, [pc, #652]	; (8001188 <setNote+0x2ac>)
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f7ff f967 	bl	80001d0 <strcmp>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d108      	bne.n	8000f1a <setNote+0x3e>
          htim->Instance->PSC = 13;
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	220d      	movs	r2, #13
 8000f0e:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 59999;
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8000f18:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "C2 ") == 0){
 8000f1a:	499c      	ldr	r1, [pc, #624]	; (800118c <setNote+0x2b0>)
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f7ff f957 	bl	80001d0 <strcmp>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d108      	bne.n	8000f3a <setNote+0x5e>
          htim->Instance->PSC = 6460;
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f641 123c 	movw	r2, #6460	; 0x193c
 8000f30:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 1;
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2201      	movs	r2, #1
 8000f38:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "CS2") == 0){
 8000f3a:	4995      	ldr	r1, [pc, #596]	; (8001190 <setNote+0x2b4>)
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f7ff f947 	bl	80001d0 <strcmp>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d108      	bne.n	8000f5a <setNote+0x7e>
          htim->Instance->PSC = 1738;
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f240 62ca 	movw	r2, #1738	; 0x6ca
 8000f50:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 6;
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	2206      	movs	r2, #6
 8000f58:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "D2 ") == 0){
 8000f5a:	498e      	ldr	r1, [pc, #568]	; (8001194 <setNote+0x2b8>)
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f7ff f937 	bl	80001d0 <strcmp>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d108      	bne.n	8000f7a <setNote+0x9e>
          htim->Instance->PSC = 10;
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	220a      	movs	r2, #10
 8000f6e:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 1045;
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f240 4215 	movw	r2, #1045	; 0x415
 8000f78:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "DS2") == 0){
 8000f7a:	4987      	ldr	r1, [pc, #540]	; (8001198 <setNote+0x2bc>)
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f7ff f927 	bl	80001d0 <strcmp>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d108      	bne.n	8000f9a <setNote+0xbe>
          htim->Instance->PSC = 10;
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	220a      	movs	r2, #10
 8000f8e:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 978;
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f240 32d2 	movw	r2, #978	; 0x3d2
 8000f98:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "E2 ") == 0){
 8000f9a:	4980      	ldr	r1, [pc, #512]	; (800119c <setNote+0x2c0>)
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f7ff f917 	bl	80001d0 <strcmp>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d108      	bne.n	8000fba <setNote+0xde>
          htim->Instance->PSC = 568;
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f44f 720e 	mov.w	r2, #568	; 0x238
 8000fb0:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 17;
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2211      	movs	r2, #17
 8000fb8:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "F2 ") == 0){
 8000fba:	4979      	ldr	r1, [pc, #484]	; (80011a0 <setNote+0x2c4>)
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f7ff f907 	bl	80001d0 <strcmp>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d108      	bne.n	8000fda <setNote+0xfe>
          htim->Instance->PSC = 1930;
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f240 728a 	movw	r2, #1930	; 0x78a
 8000fd0:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 4;
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2204      	movs	r2, #4
 8000fd8:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "FS2") == 0){
 8000fda:	4972      	ldr	r1, [pc, #456]	; (80011a4 <setNote+0x2c8>)
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f7ff f8f7 	bl	80001d0 <strcmp>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d107      	bne.n	8000ff8 <setNote+0x11c>
          htim->Instance->PSC = 54;
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2236      	movs	r2, #54	; 0x36
 8000fee:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 165;
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	22a5      	movs	r2, #165	; 0xa5
 8000ff6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "G2 ") == 0){
 8000ff8:	496b      	ldr	r1, [pc, #428]	; (80011a8 <setNote+0x2cc>)
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f7ff f8e8 	bl	80001d0 <strcmp>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d108      	bne.n	8001018 <setNote+0x13c>
          htim->Instance->PSC = 2856;
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f640 3228 	movw	r2, #2856	; 0xb28
 800100e:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 2;
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2202      	movs	r2, #2
 8001016:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "GS2") == 0){
 8001018:	4964      	ldr	r1, [pc, #400]	; (80011ac <setNote+0x2d0>)
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f7ff f8d8 	bl	80001d0 <strcmp>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d108      	bne.n	8001038 <setNote+0x15c>
          htim->Instance->PSC = 672;
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f44f 7228 	mov.w	r2, #672	; 0x2a0
 800102e:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 11;
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	220b      	movs	r2, #11
 8001036:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "A2 ") == 0){
 8001038:	495d      	ldr	r1, [pc, #372]	; (80011b0 <setNote+0x2d4>)
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f7ff f8c8 	bl	80001d0 <strcmp>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d108      	bne.n	8001058 <setNote+0x17c>
          htim->Instance->PSC = 22;
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2216      	movs	r2, #22
 800104c:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 331;
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f240 124b 	movw	r2, #331	; 0x14b
 8001056:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "AS2") == 0){
 8001058:	4956      	ldr	r1, [pc, #344]	; (80011b4 <setNote+0x2d8>)
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f7ff f8b8 	bl	80001d0 <strcmp>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d108      	bne.n	8001078 <setNote+0x19c>
          htim->Instance->PSC = 2392;
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f640 1258 	movw	r2, #2392	; 0x958
 800106e:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 2;
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2202      	movs	r2, #2
 8001076:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "B2 ") == 0){
 8001078:	494f      	ldr	r1, [pc, #316]	; (80011b8 <setNote+0x2dc>)
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff f8a8 	bl	80001d0 <strcmp>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d108      	bne.n	8001098 <setNote+0x1bc>
          htim->Instance->PSC = 568;
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f44f 720e 	mov.w	r2, #568	; 0x238
 800108e:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 11;
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	220b      	movs	r2, #11
 8001096:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "C3 ") == 0){
 8001098:	4948      	ldr	r1, [pc, #288]	; (80011bc <setNote+0x2e0>)
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f7ff f898 	bl	80001d0 <strcmp>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d108      	bne.n	80010b8 <setNote+0x1dc>
          htim->Instance->PSC = 1602;
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f240 6242 	movw	r2, #1602	; 0x642
 80010ae:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 3;
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2203      	movs	r2, #3
 80010b6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "CS3") == 0){
 80010b8:	4941      	ldr	r1, [pc, #260]	; (80011c0 <setNote+0x2e4>)
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff f888 	bl	80001d0 <strcmp>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d108      	bne.n	80010d8 <setNote+0x1fc>
          htim->Instance->PSC = 3020;
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f640 32cc 	movw	r2, #3020	; 0xbcc
 80010ce:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 1;
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2201      	movs	r2, #1
 80010d6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "D3 ") == 0){
 80010d8:	493a      	ldr	r1, [pc, #232]	; (80011c4 <setNote+0x2e8>)
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f7ff f878 	bl	80001d0 <strcmp>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d108      	bne.n	80010f8 <setNote+0x21c>
          htim->Instance->PSC = 2856;
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f640 3228 	movw	r2, #2856	; 0xb28
 80010ee:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 1;
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2201      	movs	r2, #1
 80010f6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "DS3") == 0){
 80010f8:	4933      	ldr	r1, [pc, #204]	; (80011c8 <setNote+0x2ec>)
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f7ff f868 	bl	80001d0 <strcmp>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d108      	bne.n	8001118 <setNote+0x23c>
          htim->Instance->PSC = 672;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f44f 7228 	mov.w	r2, #672	; 0x2a0
 800110e:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 7;
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2207      	movs	r2, #7
 8001116:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "E3 ") == 0){
 8001118:	492c      	ldr	r1, [pc, #176]	; (80011cc <setNote+0x2f0>)
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f7ff f858 	bl	80001d0 <strcmp>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d108      	bne.n	8001138 <setNote+0x25c>
          htim->Instance->PSC = 2544;
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f44f 621f 	mov.w	r2, #2544	; 0x9f0
 800112e:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 1;
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2201      	movs	r2, #1
 8001136:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "F3 ") == 0){
 8001138:	4925      	ldr	r1, [pc, #148]	; (80011d0 <setNote+0x2f4>)
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff f848 	bl	80001d0 <strcmp>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d108      	bne.n	8001158 <setNote+0x27c>
          htim->Instance->PSC = 0;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2200      	movs	r2, #0
 800114c:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 4799;
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f241 22bf 	movw	r2, #4799	; 0x12bf
 8001156:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "FS3") == 0){
 8001158:	491e      	ldr	r1, [pc, #120]	; (80011d4 <setNote+0x2f8>)
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f7ff f838 	bl	80001d0 <strcmp>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d108      	bne.n	8001178 <setNote+0x29c>
          htim->Instance->PSC = 1134;
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f240 426e 	movw	r2, #1134	; 0x46e
 800116e:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 3;
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2203      	movs	r2, #3
 8001176:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "G3 ") == 0){
 8001178:	4917      	ldr	r1, [pc, #92]	; (80011d8 <setNote+0x2fc>)
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff f828 	bl	80001d0 <strcmp>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	e02a      	b.n	80011dc <setNote+0x300>
 8001186:	bf00      	nop
 8001188:	08006918 	.word	0x08006918
 800118c:	0800691c 	.word	0x0800691c
 8001190:	08006920 	.word	0x08006920
 8001194:	08006924 	.word	0x08006924
 8001198:	08006928 	.word	0x08006928
 800119c:	0800692c 	.word	0x0800692c
 80011a0:	08006930 	.word	0x08006930
 80011a4:	08006934 	.word	0x08006934
 80011a8:	08006938 	.word	0x08006938
 80011ac:	0800693c 	.word	0x0800693c
 80011b0:	08006940 	.word	0x08006940
 80011b4:	08006944 	.word	0x08006944
 80011b8:	08006948 	.word	0x08006948
 80011bc:	0800694c 	.word	0x0800694c
 80011c0:	08006950 	.word	0x08006950
 80011c4:	08006954 	.word	0x08006954
 80011c8:	08006958 	.word	0x08006958
 80011cc:	0800695c 	.word	0x0800695c
 80011d0:	08006960 	.word	0x08006960
 80011d4:	08006964 	.word	0x08006964
 80011d8:	08006968 	.word	0x08006968
 80011dc:	d108      	bne.n	80011f0 <setNote+0x314>
          htim->Instance->PSC = 856;
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f44f 7256 	mov.w	r2, #856	; 0x358
 80011e6:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 4;
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2204      	movs	r2, #4
 80011ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "GS3") == 0){
 80011f0:	499f      	ldr	r1, [pc, #636]	; (8001470 <setNote+0x594>)
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7fe ffec 	bl	80001d0 <strcmp>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d108      	bne.n	8001210 <setNote+0x334>
          htim->Instance->PSC = 672;
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f44f 7228 	mov.w	r2, #672	; 0x2a0
 8001206:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 5;
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2205      	movs	r2, #5
 800120e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "A3 ") == 0){
 8001210:	4998      	ldr	r1, [pc, #608]	; (8001474 <setNote+0x598>)
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7fe ffdc 	bl	80001d0 <strcmp>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d107      	bne.n	800122e <setNote+0x352>
          htim->Instance->PSC = 22;
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	2216      	movs	r2, #22
 8001224:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 165;
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	22a5      	movs	r2, #165	; 0xa5
 800122c:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "AS3") == 0){
 800122e:	4992      	ldr	r1, [pc, #584]	; (8001478 <setNote+0x59c>)
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7fe ffcd 	bl	80001d0 <strcmp>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d108      	bne.n	800124e <setNote+0x372>
          htim->Instance->PSC = 720;
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 8001244:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 4;
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	2204      	movs	r2, #4
 800124c:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "B3 ") == 0){
 800124e:	498b      	ldr	r1, [pc, #556]	; (800147c <setNote+0x5a0>)
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f7fe ffbd 	bl	80001d0 <strcmp>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d108      	bne.n	800126e <setNote+0x392>
          htim->Instance->PSC = 424;
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
 8001264:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 7;
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2207      	movs	r2, #7
 800126c:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "C4 ") == 0){
 800126e:	4984      	ldr	r1, [pc, #528]	; (8001480 <setNote+0x5a4>)
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7fe ffad 	bl	80001d0 <strcmp>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d108      	bne.n	800128e <setNote+0x3b2>
          htim->Instance->PSC = 1602;
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f240 6242 	movw	r2, #1602	; 0x642
 8001284:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 1;
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2201      	movs	r2, #1
 800128c:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "CS4") == 0){
 800128e:	497d      	ldr	r1, [pc, #500]	; (8001484 <setNote+0x5a8>)
 8001290:	6878      	ldr	r0, [r7, #4]
 8001292:	f7fe ff9d 	bl	80001d0 <strcmp>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d108      	bne.n	80012ae <setNote+0x3d2>
          htim->Instance->PSC = 378;
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f44f 72bd 	mov.w	r2, #378	; 0x17a
 80012a4:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 7;
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	2207      	movs	r2, #7
 80012ac:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "D4 ") == 0){
 80012ae:	4976      	ldr	r1, [pc, #472]	; (8001488 <setNote+0x5ac>)
 80012b0:	6878      	ldr	r0, [r7, #4]
 80012b2:	f7fe ff8d 	bl	80001d0 <strcmp>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d107      	bne.n	80012cc <setNote+0x3f0>
          htim->Instance->PSC = 118;
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2276      	movs	r2, #118	; 0x76
 80012c2:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 23;
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2217      	movs	r2, #23
 80012ca:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "DS4") == 0){
 80012cc:	496f      	ldr	r1, [pc, #444]	; (800148c <setNote+0x5b0>)
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7fe ff7e 	bl	80001d0 <strcmp>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d107      	bne.n	80012ea <setNote+0x40e>
          htim->Instance->PSC = 44;
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	222c      	movs	r2, #44	; 0x2c
 80012e0:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 59;
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	223b      	movs	r2, #59	; 0x3b
 80012e8:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "E4 ") == 0){
 80012ea:	4969      	ldr	r1, [pc, #420]	; (8001490 <setNote+0x5b4>)
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f7fe ff6f 	bl	80001d0 <strcmp>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d108      	bne.n	800130a <setNote+0x42e>
          htim->Instance->PSC = 508;
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f44f 72fe 	mov.w	r2, #508	; 0x1fc
 8001300:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 4;
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	2204      	movs	r2, #4
 8001308:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "F4 ") == 0){
 800130a:	4962      	ldr	r1, [pc, #392]	; (8001494 <setNote+0x5b8>)
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7fe ff5f 	bl	80001d0 <strcmp>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d108      	bne.n	800132a <setNote+0x44e>
          htim->Instance->PSC = 1202;
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f240 42b2 	movw	r2, #1202	; 0x4b2
 8001320:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 1;
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2201      	movs	r2, #1
 8001328:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "FS4") == 0){
 800132a:	495b      	ldr	r1, [pc, #364]	; (8001498 <setNote+0x5bc>)
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f7fe ff4f 	bl	80001d0 <strcmp>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d108      	bne.n	800134a <setNote+0x46e>
          htim->Instance->PSC = 1134;
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f240 426e 	movw	r2, #1134	; 0x46e
 8001340:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 1;
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2201      	movs	r2, #1
 8001348:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "G4 ") == 0){
 800134a:	4954      	ldr	r1, [pc, #336]	; (800149c <setNote+0x5c0>)
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f7fe ff3f 	bl	80001d0 <strcmp>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d107      	bne.n	8001368 <setNote+0x48c>
          htim->Instance->PSC = 62;
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	223e      	movs	r2, #62	; 0x3e
 800135e:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 33;
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2221      	movs	r2, #33	; 0x21
 8001366:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "GS4") == 0){
 8001368:	494d      	ldr	r1, [pc, #308]	; (80014a0 <setNote+0x5c4>)
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f7fe ff30 	bl	80001d0 <strcmp>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d107      	bne.n	8001386 <setNote+0x4aa>
          htim->Instance->PSC = 22;
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	2216      	movs	r2, #22
 800137c:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 87;
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	2257      	movs	r2, #87	; 0x57
 8001384:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "A4 ") == 0){
 8001386:	4947      	ldr	r1, [pc, #284]	; (80014a4 <setNote+0x5c8>)
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7fe ff21 	bl	80001d0 <strcmp>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d107      	bne.n	80013a4 <setNote+0x4c8>
          htim->Instance->PSC = 22;
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2216      	movs	r2, #22
 800139a:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 82;
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2252      	movs	r2, #82	; 0x52
 80013a2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "AS4") == 0){
 80013a4:	4940      	ldr	r1, [pc, #256]	; (80014a8 <setNote+0x5cc>)
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f7fe ff12 	bl	80001d0 <strcmp>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d107      	bne.n	80013c2 <setNote+0x4e6>
          htim->Instance->PSC = 52;
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2234      	movs	r2, #52	; 0x34
 80013b8:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 33;
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2221      	movs	r2, #33	; 0x21
 80013c0:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "B4 ") == 0){
 80013c2:	493a      	ldr	r1, [pc, #232]	; (80014ac <setNote+0x5d0>)
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f7fe ff03 	bl	80001d0 <strcmp>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d108      	bne.n	80013e2 <setNote+0x506>
          htim->Instance->PSC = 424;
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
 80013d8:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 3;
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2203      	movs	r2, #3
 80013e0:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "C5 ") == 0){
 80013e2:	4933      	ldr	r1, [pc, #204]	; (80014b0 <setNote+0x5d4>)
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7fe fef3 	bl	80001d0 <strcmp>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d108      	bne.n	8001402 <setNote+0x526>
          htim->Instance->PSC = 802;
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f240 3222 	movw	r2, #802	; 0x322
 80013f8:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 1;
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2201      	movs	r2, #1
 8001400:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "CS5") == 0){
 8001402:	492c      	ldr	r1, [pc, #176]	; (80014b4 <setNote+0x5d8>)
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f7fe fee3 	bl	80001d0 <strcmp>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d108      	bne.n	8001422 <setNote+0x546>
          htim->Instance->PSC = 378;
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f44f 72bd 	mov.w	r2, #378	; 0x17a
 8001418:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 3;
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2203      	movs	r2, #3
 8001420:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "D5 ") == 0){
 8001422:	4925      	ldr	r1, [pc, #148]	; (80014b8 <setNote+0x5dc>)
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	f7fe fed3 	bl	80001d0 <strcmp>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d108      	bne.n	8001442 <setNote+0x566>
          htim->Instance->PSC = 476;
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 8001438:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 2;
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2202      	movs	r2, #2
 8001440:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "DS5") == 0){
 8001442:	491e      	ldr	r1, [pc, #120]	; (80014bc <setNote+0x5e0>)
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7fe fec3 	bl	80001d0 <strcmp>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d107      	bne.n	8001460 <setNote+0x584>
          htim->Instance->PSC = 44;
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	222c      	movs	r2, #44	; 0x2c
 8001456:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 29;
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	221d      	movs	r2, #29
 800145e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "E5 ") == 0){
 8001460:	4917      	ldr	r1, [pc, #92]	; (80014c0 <setNote+0x5e4>)
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7fe feb4 	bl	80001d0 <strcmp>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d132      	bne.n	80014d4 <setNote+0x5f8>
 800146e:	e029      	b.n	80014c4 <setNote+0x5e8>
 8001470:	0800696c 	.word	0x0800696c
 8001474:	08006970 	.word	0x08006970
 8001478:	08006974 	.word	0x08006974
 800147c:	08006978 	.word	0x08006978
 8001480:	0800697c 	.word	0x0800697c
 8001484:	08006980 	.word	0x08006980
 8001488:	08006984 	.word	0x08006984
 800148c:	08006988 	.word	0x08006988
 8001490:	0800698c 	.word	0x0800698c
 8001494:	08006990 	.word	0x08006990
 8001498:	08006994 	.word	0x08006994
 800149c:	08006998 	.word	0x08006998
 80014a0:	0800699c 	.word	0x0800699c
 80014a4:	080069a0 	.word	0x080069a0
 80014a8:	080069a4 	.word	0x080069a4
 80014ac:	080069a8 	.word	0x080069a8
 80014b0:	080069ac 	.word	0x080069ac
 80014b4:	080069b0 	.word	0x080069b0
 80014b8:	080069b4 	.word	0x080069b4
 80014bc:	080069b8 	.word	0x080069b8
 80014c0:	080069bc 	.word	0x080069bc
          htim->Instance->PSC = 12;
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	220c      	movs	r2, #12
 80014ca:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 97;
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2261      	movs	r2, #97	; 0x61
 80014d2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "F5 ") == 0){
 80014d4:	499a      	ldr	r1, [pc, #616]	; (8001740 <setNote+0x864>)
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f7fe fe7a 	bl	80001d0 <strcmp>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d108      	bne.n	80014f4 <setNote+0x618>
          htim->Instance->PSC = 400;
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80014ea:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 2;
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2202      	movs	r2, #2
 80014f2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "FS5") == 0){
 80014f4:	4993      	ldr	r1, [pc, #588]	; (8001744 <setNote+0x868>)
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f7fe fe6a 	bl	80001d0 <strcmp>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d107      	bne.n	8001512 <setNote+0x636>
          htim->Instance->PSC = 226;
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	22e2      	movs	r2, #226	; 0xe2
 8001508:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 4;
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2204      	movs	r2, #4
 8001510:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "G5 ") == 0){
 8001512:	498d      	ldr	r1, [pc, #564]	; (8001748 <setNote+0x86c>)
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7fe fe5b 	bl	80001d0 <strcmp>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d107      	bne.n	8001530 <setNote+0x654>
          htim->Instance->PSC = 62;
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	223e      	movs	r2, #62	; 0x3e
 8001526:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 16;
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2210      	movs	r2, #16
 800152e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "GS5") == 0){
 8001530:	4986      	ldr	r1, [pc, #536]	; (800174c <setNote+0x870>)
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7fe fe4c 	bl	80001d0 <strcmp>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d107      	bne.n	800154e <setNote+0x672>
          htim->Instance->PSC = 100;
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	2264      	movs	r2, #100	; 0x64
 8001544:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 9;
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2209      	movs	r2, #9
 800154c:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "A5 ") == 0){
 800154e:	4980      	ldr	r1, [pc, #512]	; (8001750 <setNote+0x874>)
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7fe fe3d 	bl	80001d0 <strcmp>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d108      	bne.n	800156e <setNote+0x692>
          htim->Instance->PSC = 476;
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f44f 72ee 	mov.w	r2, #476	; 0x1dc
 8001564:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 1;
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2201      	movs	r2, #1
 800156c:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "AS5") == 0){
 800156e:	4979      	ldr	r1, [pc, #484]	; (8001754 <setNote+0x878>)
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7fe fe2d 	bl	80001d0 <strcmp>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d107      	bne.n	800158c <setNote+0x6b0>
          htim->Instance->PSC = 52;
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2234      	movs	r2, #52	; 0x34
 8001582:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 16;
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2210      	movs	r2, #16
 800158a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "B5 ") == 0){
 800158c:	4972      	ldr	r1, [pc, #456]	; (8001758 <setNote+0x87c>)
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f7fe fe1e 	bl	80001d0 <strcmp>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d108      	bne.n	80015ac <setNote+0x6d0>
          htim->Instance->PSC = 424;
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
 80015a2:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 1;
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2201      	movs	r2, #1
 80015aa:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "C6 ") == 0){
 80015ac:	496b      	ldr	r1, [pc, #428]	; (800175c <setNote+0x880>)
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7fe fe0e 	bl	80001d0 <strcmp>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d108      	bne.n	80015cc <setNote+0x6f0>
          htim->Instance->PSC = 400;
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80015c2:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 1;
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2201      	movs	r2, #1
 80015ca:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "CS6") == 0){
 80015cc:	4964      	ldr	r1, [pc, #400]	; (8001760 <setNote+0x884>)
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f7fe fdfe 	bl	80001d0 <strcmp>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d107      	bne.n	80015ea <setNote+0x70e>
          htim->Instance->PSC = 26;
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	221a      	movs	r2, #26
 80015e0:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 27;
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	221b      	movs	r2, #27
 80015e8:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "D6 ") == 0){
 80015ea:	495e      	ldr	r1, [pc, #376]	; (8001764 <setNote+0x888>)
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f7fe fdef 	bl	80001d0 <strcmp>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d107      	bne.n	8001608 <setNote+0x72c>
          htim->Instance->PSC = 16;
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2210      	movs	r2, #16
 80015fe:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 41;
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2229      	movs	r2, #41	; 0x29
 8001606:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "DS6") == 0){
 8001608:	4957      	ldr	r1, [pc, #348]	; (8001768 <setNote+0x88c>)
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f7fe fde0 	bl	80001d0 <strcmp>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d108      	bne.n	8001628 <setNote+0x74c>
          htim->Instance->PSC = 336;
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f44f 72a8 	mov.w	r2, #336	; 0x150
 800161e:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 1;
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2201      	movs	r2, #1
 8001626:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "E6 ") == 0){
 8001628:	4950      	ldr	r1, [pc, #320]	; (800176c <setNote+0x890>)
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7fe fdd0 	bl	80001d0 <strcmp>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d107      	bne.n	8001646 <setNote+0x76a>
          htim->Instance->PSC = 12;
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	220c      	movs	r2, #12
 800163c:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 48;
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2230      	movs	r2, #48	; 0x30
 8001644:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "F6 ") == 0){
 8001646:	494a      	ldr	r1, [pc, #296]	; (8001770 <setNote+0x894>)
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f7fe fdc1 	bl	80001d0 <strcmp>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d107      	bne.n	8001664 <setNote+0x788>
          htim->Instance->PSC = 12;
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	220c      	movs	r2, #12
 800165a:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 45;
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	222d      	movs	r2, #45	; 0x2d
 8001662:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "FS6") == 0){
 8001664:	4943      	ldr	r1, [pc, #268]	; (8001774 <setNote+0x898>)
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7fe fdb2 	bl	80001d0 <strcmp>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d107      	bne.n	8001682 <setNote+0x7a6>
          htim->Instance->PSC = 188;
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	22bc      	movs	r2, #188	; 0xbc
 8001678:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 2;
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2202      	movs	r2, #2
 8001680:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "G6 ") == 0){
 8001682:	493d      	ldr	r1, [pc, #244]	; (8001778 <setNote+0x89c>)
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f7fe fda3 	bl	80001d0 <strcmp>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d107      	bne.n	80016a0 <setNote+0x7c4>
          htim->Instance->PSC = 106;
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	226a      	movs	r2, #106	; 0x6a
 8001696:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 4;
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2204      	movs	r2, #4
 800169e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "GS6") == 0){
 80016a0:	4936      	ldr	r1, [pc, #216]	; (800177c <setNote+0x8a0>)
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f7fe fd94 	bl	80001d0 <strcmp>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d107      	bne.n	80016be <setNote+0x7e2>
          htim->Instance->PSC = 100;
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2264      	movs	r2, #100	; 0x64
 80016b4:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 4;
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2204      	movs	r2, #4
 80016bc:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "A6 ") == 0){
 80016be:	4930      	ldr	r1, [pc, #192]	; (8001780 <setNote+0x8a4>)
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7fe fd85 	bl	80001d0 <strcmp>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d107      	bne.n	80016dc <setNote+0x800>
          htim->Instance->PSC = 52;
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2234      	movs	r2, #52	; 0x34
 80016d2:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 8;
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2208      	movs	r2, #8
 80016da:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "AS6") == 0){
 80016dc:	4929      	ldr	r1, [pc, #164]	; (8001784 <setNote+0x8a8>)
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f7fe fd76 	bl	80001d0 <strcmp>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d107      	bne.n	80016fa <setNote+0x81e>
          htim->Instance->PSC = 224;
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	22e0      	movs	r2, #224	; 0xe0
 80016f0:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 1;
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	2201      	movs	r2, #1
 80016f8:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "B6 ") == 0){
 80016fa:	4923      	ldr	r1, [pc, #140]	; (8001788 <setNote+0x8ac>)
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f7fe fd67 	bl	80001d0 <strcmp>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d107      	bne.n	8001718 <setNote+0x83c>
          htim->Instance->PSC = 16;
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2210      	movs	r2, #16
 800170e:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 24;
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2218      	movs	r2, #24
 8001716:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      if(strcmp(note, "C7 ") == 0){
 8001718:	491c      	ldr	r1, [pc, #112]	; (800178c <setNote+0x8b0>)
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f7fe fd58 	bl	80001d0 <strcmp>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d107      	bne.n	8001736 <setNote+0x85a>
          htim->Instance->PSC = 18;
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2212      	movs	r2, #18
 800172c:	629a      	str	r2, [r3, #40]	; 0x28
          htim->Instance->ARR = 20;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2214      	movs	r2, #20
 8001734:	62da      	str	r2, [r3, #44]	; 0x2c
      }
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	080069c0 	.word	0x080069c0
 8001744:	080069c4 	.word	0x080069c4
 8001748:	080069c8 	.word	0x080069c8
 800174c:	080069cc 	.word	0x080069cc
 8001750:	080069d0 	.word	0x080069d0
 8001754:	080069d4 	.word	0x080069d4
 8001758:	080069d8 	.word	0x080069d8
 800175c:	080069dc 	.word	0x080069dc
 8001760:	080069e0 	.word	0x080069e0
 8001764:	080069e4 	.word	0x080069e4
 8001768:	080069e8 	.word	0x080069e8
 800176c:	080069ec 	.word	0x080069ec
 8001770:	080069f0 	.word	0x080069f0
 8001774:	080069f4 	.word	0x080069f4
 8001778:	080069f8 	.word	0x080069f8
 800177c:	080069fc 	.word	0x080069fc
 8001780:	08006a00 	.word	0x08006a00
 8001784:	08006a04 	.word	0x08006a04
 8001788:	08006a08 	.word	0x08006a08
 800178c:	08006a0c 	.word	0x08006a0c

08001790 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
//		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
//		setNote(sequence[sequence_iterator], &htim7);
//		sequence_iterator++;
//		if(sequence_iterator == 8) sequence_iterator = 0;
	}
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <map>:

uint32_t sine_val[SAMPLING_RATE];
uint32_t saw_val[SAMPLING_RATE];
uint32_t quad_val[SAMPLING_RATE];

float map(float v, float is, float ie, float os, float oe){
 80017a4:	b480      	push	{r7}
 80017a6:	b087      	sub	sp, #28
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	ed87 0a05 	vstr	s0, [r7, #20]
 80017ae:	edc7 0a04 	vstr	s1, [r7, #16]
 80017b2:	ed87 1a03 	vstr	s2, [r7, #12]
 80017b6:	edc7 1a02 	vstr	s3, [r7, #8]
 80017ba:	ed87 2a01 	vstr	s4, [r7, #4]
	return os + (oe - os) * ((v - is)/(ie - is));
 80017be:	ed97 7a01 	vldr	s14, [r7, #4]
 80017c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80017c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017ca:	edd7 6a05 	vldr	s13, [r7, #20]
 80017ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80017d2:	ee36 6ae7 	vsub.f32	s12, s13, s15
 80017d6:	edd7 6a03 	vldr	s13, [r7, #12]
 80017da:	edd7 7a04 	vldr	s15, [r7, #16]
 80017de:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80017e2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80017e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80017ee:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80017f2:	eeb0 0a67 	vmov.f32	s0, s15
 80017f6:	371c      	adds	r7, #28
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <get_sineval>:

void get_sineval(){
 8001800:	b590      	push	{r4, r7, lr}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
	for(int i = 0; i < SAMPLING_RATE; i++){
 8001806:	2300      	movs	r3, #0
 8001808:	607b      	str	r3, [r7, #4]
 800180a:	e035      	b.n	8001878 <get_sineval+0x78>
		sine_val[i] = ((sin(i*2*PI/SAMPLING_RATE) + 1)*(4096/2));
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	ee07 3a90 	vmov	s15, r3
 8001814:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001818:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001888 <get_sineval+0x88>
 800181c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001820:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800188c <get_sineval+0x8c>
 8001824:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001828:	ee16 0a90 	vmov	r0, s13
 800182c:	f7fe fe9c 	bl	8000568 <__aeabi_f2d>
 8001830:	4603      	mov	r3, r0
 8001832:	460c      	mov	r4, r1
 8001834:	ec44 3b10 	vmov	d0, r3, r4
 8001838:	f004 f84e 	bl	80058d8 <sin>
 800183c:	ec51 0b10 	vmov	r0, r1, d0
 8001840:	f04f 0200 	mov.w	r2, #0
 8001844:	4b12      	ldr	r3, [pc, #72]	; (8001890 <get_sineval+0x90>)
 8001846:	f7fe fd31 	bl	80002ac <__adddf3>
 800184a:	4603      	mov	r3, r0
 800184c:	460c      	mov	r4, r1
 800184e:	4618      	mov	r0, r3
 8001850:	4621      	mov	r1, r4
 8001852:	f04f 0200 	mov.w	r2, #0
 8001856:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <get_sineval+0x94>)
 8001858:	f7fe fede 	bl	8000618 <__aeabi_dmul>
 800185c:	4603      	mov	r3, r0
 800185e:	460c      	mov	r4, r1
 8001860:	4618      	mov	r0, r3
 8001862:	4621      	mov	r1, r4
 8001864:	f7ff f99a 	bl	8000b9c <__aeabi_d2uiz>
 8001868:	4601      	mov	r1, r0
 800186a:	4a0b      	ldr	r2, [pc, #44]	; (8001898 <get_sineval+0x98>)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < SAMPLING_RATE; i++){
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	3301      	adds	r3, #1
 8001876:	607b      	str	r3, [r7, #4]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2bc7      	cmp	r3, #199	; 0xc7
 800187c:	ddc6      	ble.n	800180c <get_sineval+0xc>
	}
}
 800187e:	bf00      	nop
 8001880:	370c      	adds	r7, #12
 8001882:	46bd      	mov	sp, r7
 8001884:	bd90      	pop	{r4, r7, pc}
 8001886:	bf00      	nop
 8001888:	40490ff9 	.word	0x40490ff9
 800188c:	43480000 	.word	0x43480000
 8001890:	3ff00000 	.word	0x3ff00000
 8001894:	40a00000 	.word	0x40a00000
 8001898:	200000e4 	.word	0x200000e4

0800189c <get_sawval>:

void get_sawval(){
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
	for(int i = 0; i < SAMPLING_RATE; i++){
 80018a2:	2300      	movs	r3, #0
 80018a4:	607b      	str	r3, [r7, #4]
 80018a6:	e021      	b.n	80018ec <get_sawval+0x50>
		saw_val[i] = map(i, 0, 100, 0, 2)*(4096/2);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	ee07 3a90 	vmov	s15, r3
 80018ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018b2:	eeb0 2a00 	vmov.f32	s4, #0	; 0x40000000  2.0
 80018b6:	eddf 1a11 	vldr	s3, [pc, #68]	; 80018fc <get_sawval+0x60>
 80018ba:	ed9f 1a11 	vldr	s2, [pc, #68]	; 8001900 <get_sawval+0x64>
 80018be:	eddf 0a0f 	vldr	s1, [pc, #60]	; 80018fc <get_sawval+0x60>
 80018c2:	eeb0 0a67 	vmov.f32	s0, s15
 80018c6:	f7ff ff6d 	bl	80017a4 <map>
 80018ca:	eeb0 7a40 	vmov.f32	s14, s0
 80018ce:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8001904 <get_sawval+0x68>
 80018d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018da:	ee17 1a90 	vmov	r1, s15
 80018de:	4a0a      	ldr	r2, [pc, #40]	; (8001908 <get_sawval+0x6c>)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < SAMPLING_RATE; i++){
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	3301      	adds	r3, #1
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2bc7      	cmp	r3, #199	; 0xc7
 80018f0:	ddda      	ble.n	80018a8 <get_sawval+0xc>
	}
}
 80018f2:	bf00      	nop
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	00000000 	.word	0x00000000
 8001900:	42c80000 	.word	0x42c80000
 8001904:	45000000 	.word	0x45000000
 8001908:	200007e0 	.word	0x200007e0

0800190c <get_quadval>:

void get_quadval(){
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
	for(int i = 0; i < 50; i++){
 8001912:	2300      	movs	r3, #0
 8001914:	607b      	str	r3, [r7, #4]
 8001916:	e008      	b.n	800192a <get_quadval+0x1e>
		quad_val[i] = 4095;
 8001918:	4a0f      	ldr	r2, [pc, #60]	; (8001958 <get_quadval+0x4c>)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	f640 71ff 	movw	r1, #4095	; 0xfff
 8001920:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < 50; i++){
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	3301      	adds	r3, #1
 8001928:	607b      	str	r3, [r7, #4]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2b31      	cmp	r3, #49	; 0x31
 800192e:	ddf3      	ble.n	8001918 <get_quadval+0xc>
	}
	for(int i = 50; i < 100; i++){
 8001930:	2332      	movs	r3, #50	; 0x32
 8001932:	603b      	str	r3, [r7, #0]
 8001934:	e007      	b.n	8001946 <get_quadval+0x3a>
		quad_val[i] = 0;
 8001936:	4a08      	ldr	r2, [pc, #32]	; (8001958 <get_quadval+0x4c>)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	2100      	movs	r1, #0
 800193c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 50; i < 100; i++){
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	3301      	adds	r3, #1
 8001944:	603b      	str	r3, [r7, #0]
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	2b63      	cmp	r3, #99	; 0x63
 800194a:	ddf4      	ble.n	8001936 <get_quadval+0x2a>
	}
}
 800194c:	bf00      	nop
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr
 8001958:	20000478 	.word	0x20000478

0800195c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	next_octave = octave + 1;
 8001962:	4bc5      	ldr	r3, [pc, #788]	; (8001c78 <main+0x31c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	3301      	adds	r3, #1
 8001968:	4ac4      	ldr	r2, [pc, #784]	; (8001c7c <main+0x320>)
 800196a:	6013      	str	r3, [r2, #0]
	sprintf(octave_str, "%d", octave);
 800196c:	4bc2      	ldr	r3, [pc, #776]	; (8001c78 <main+0x31c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	461a      	mov	r2, r3
 8001972:	49c3      	ldr	r1, [pc, #780]	; (8001c80 <main+0x324>)
 8001974:	48c3      	ldr	r0, [pc, #780]	; (8001c84 <main+0x328>)
 8001976:	f003 fb99 	bl	80050ac <siprintf>
	sprintf(next_octave_str, "%d", next_octave);
 800197a:	4bc0      	ldr	r3, [pc, #768]	; (8001c7c <main+0x320>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	461a      	mov	r2, r3
 8001980:	49bf      	ldr	r1, [pc, #764]	; (8001c80 <main+0x324>)
 8001982:	48c1      	ldr	r0, [pc, #772]	; (8001c88 <main+0x32c>)
 8001984:	f003 fb92 	bl	80050ac <siprintf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001988:	f001 f936 	bl	8002bf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800198c:	f000 fce8 	bl	8002360 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001990:	f000 fe64 	bl	800265c <MX_GPIO_Init>
  MX_DMA_Init();
 8001994:	f000 fe3a 	bl	800260c <MX_DMA_Init>
  MX_DAC_Init();
 8001998:	f000 fd4c 	bl	8002434 <MX_DAC_Init>
  MX_TIM6_Init();
 800199c:	f000 fdce 	bl	800253c <MX_TIM6_Init>
  MX_TIM7_Init();
 80019a0:	f000 fe00 	bl	80025a4 <MX_TIM7_Init>
  MX_TIM4_Init();
 80019a4:	f000 fd7c 	bl	80024a0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 80019a8:	48b8      	ldr	r0, [pc, #736]	; (8001c8c <main+0x330>)
 80019aa:	f002 ff4c 	bl	8004846 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 80019ae:	48b8      	ldr	r0, [pc, #736]	; (8001c90 <main+0x334>)
 80019b0:	f002 ff49 	bl	8004846 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80019b4:	48b7      	ldr	r0, [pc, #732]	; (8001c94 <main+0x338>)
 80019b6:	f002 ff46 	bl	8004846 <HAL_TIM_Base_Start_IT>
  get_sineval();
 80019ba:	f7ff ff21 	bl	8001800 <get_sineval>
  get_sawval();
 80019be:	f7ff ff6d 	bl	800189c <get_sawval>
  get_quadval();
 80019c2:	f7ff ffa3 	bl	800190c <get_quadval>
  HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, saw_val, SAMPLING_RATE, DAC_ALIGN_12B_R);
 80019c6:	2300      	movs	r3, #0
 80019c8:	9300      	str	r3, [sp, #0]
 80019ca:	23c8      	movs	r3, #200	; 0xc8
 80019cc:	4ab2      	ldr	r2, [pc, #712]	; (8001c98 <main+0x33c>)
 80019ce:	2100      	movs	r1, #0
 80019d0:	48b2      	ldr	r0, [pc, #712]	; (8001c9c <main+0x340>)
 80019d2:	f001 fad9 	bl	8002f88 <HAL_DAC_Start_DMA>
  HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_2, quad_val, SAMPLING_RATE, DAC_ALIGN_12B_R);
 80019d6:	2300      	movs	r3, #0
 80019d8:	9300      	str	r3, [sp, #0]
 80019da:	23c8      	movs	r3, #200	; 0xc8
 80019dc:	4ab0      	ldr	r2, [pc, #704]	; (8001ca0 <main+0x344>)
 80019de:	2110      	movs	r1, #16
 80019e0:	48ae      	ldr	r0, [pc, #696]	; (8001c9c <main+0x340>)
 80019e2:	f001 fad1 	bl	8002f88 <HAL_DAC_Start_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);
 80019e6:	2200      	movs	r2, #0
 80019e8:	2180      	movs	r1, #128	; 0x80
 80019ea:	48ae      	ldr	r0, [pc, #696]	; (8001ca4 <main+0x348>)
 80019ec:	f002 fa9e 	bl	8003f2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 80019f0:	2201      	movs	r2, #1
 80019f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019f6:	48ab      	ldr	r0, [pc, #684]	; (8001ca4 <main+0x348>)
 80019f8:	f002 fa98 	bl	8003f2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);
 80019fc:	2201      	movs	r2, #1
 80019fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a02:	48a8      	ldr	r0, [pc, #672]	; (8001ca4 <main+0x348>)
 8001a04:	f002 fa92 	bl	8003f2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
 8001a08:	2201      	movs	r2, #1
 8001a0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a0e:	48a5      	ldr	r0, [pc, #660]	; (8001ca4 <main+0x348>)
 8001a10:	f002 fa8c 	bl	8003f2c <HAL_GPIO_WritePin>
	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11))){
 8001a14:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a18:	48a3      	ldr	r0, [pc, #652]	; (8001ca8 <main+0x34c>)
 8001a1a:	f002 fa6f 	bl	8003efc <HAL_GPIO_ReadPin>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d134      	bne.n	8001a8e <main+0x132>
		HAL_Delay(delay);
 8001a24:	4ba1      	ldr	r3, [pc, #644]	; (8001cac <main+0x350>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f001 f957 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_11))){
 8001a2e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a32:	489d      	ldr	r0, [pc, #628]	; (8001ca8 <main+0x34c>)
 8001a34:	f002 fa62 	bl	8003efc <HAL_GPIO_ReadPin>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d127      	bne.n	8001a8e <main+0x132>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001a3e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a42:	489b      	ldr	r0, [pc, #620]	; (8001cb0 <main+0x354>)
 8001a44:	f002 fa8b 	bl	8003f5e <HAL_GPIO_TogglePin>
			strcpy(active_note, "");
 8001a48:	4b9a      	ldr	r3, [pc, #616]	; (8001cb4 <main+0x358>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	701a      	strb	r2, [r3, #0]
			strcat(active_note, "C");
 8001a4e:	4899      	ldr	r0, [pc, #612]	; (8001cb4 <main+0x358>)
 8001a50:	f7fe fbc8 	bl	80001e4 <strlen>
 8001a54:	4603      	mov	r3, r0
 8001a56:	461a      	mov	r2, r3
 8001a58:	4b96      	ldr	r3, [pc, #600]	; (8001cb4 <main+0x358>)
 8001a5a:	4413      	add	r3, r2
 8001a5c:	4996      	ldr	r1, [pc, #600]	; (8001cb8 <main+0x35c>)
 8001a5e:	461a      	mov	r2, r3
 8001a60:	460b      	mov	r3, r1
 8001a62:	881b      	ldrh	r3, [r3, #0]
 8001a64:	8013      	strh	r3, [r2, #0]
			strcat(active_note, octave_str);
 8001a66:	4987      	ldr	r1, [pc, #540]	; (8001c84 <main+0x328>)
 8001a68:	4892      	ldr	r0, [pc, #584]	; (8001cb4 <main+0x358>)
 8001a6a:	f003 fb3f 	bl	80050ec <strcat>
			strcat(active_note, " ");
 8001a6e:	4891      	ldr	r0, [pc, #580]	; (8001cb4 <main+0x358>)
 8001a70:	f7fe fbb8 	bl	80001e4 <strlen>
 8001a74:	4603      	mov	r3, r0
 8001a76:	461a      	mov	r2, r3
 8001a78:	4b8e      	ldr	r3, [pc, #568]	; (8001cb4 <main+0x358>)
 8001a7a:	4413      	add	r3, r2
 8001a7c:	498f      	ldr	r1, [pc, #572]	; (8001cbc <main+0x360>)
 8001a7e:	461a      	mov	r2, r3
 8001a80:	460b      	mov	r3, r1
 8001a82:	881b      	ldrh	r3, [r3, #0]
 8001a84:	8013      	strh	r3, [r2, #0]
			setNote(active_note, &htim6);
 8001a86:	4981      	ldr	r1, [pc, #516]	; (8001c8c <main+0x330>)
 8001a88:	488a      	ldr	r0, [pc, #552]	; (8001cb4 <main+0x358>)
 8001a8a:	f7ff fa27 	bl	8000edc <setNote>
		}
	  }

	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12))){
 8001a8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a92:	4885      	ldr	r0, [pc, #532]	; (8001ca8 <main+0x34c>)
 8001a94:	f002 fa32 	bl	8003efc <HAL_GPIO_ReadPin>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d128      	bne.n	8001af0 <main+0x194>
		HAL_Delay(delay);
 8001a9e:	4b83      	ldr	r3, [pc, #524]	; (8001cac <main+0x350>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f001 f91a 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_12))){
 8001aa8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001aac:	487e      	ldr	r0, [pc, #504]	; (8001ca8 <main+0x34c>)
 8001aae:	f002 fa25 	bl	8003efc <HAL_GPIO_ReadPin>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d11b      	bne.n	8001af0 <main+0x194>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001ab8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001abc:	487c      	ldr	r0, [pc, #496]	; (8001cb0 <main+0x354>)
 8001abe:	f002 fa4e 	bl	8003f5e <HAL_GPIO_TogglePin>
			strcpy(active_note, "");
 8001ac2:	4b7c      	ldr	r3, [pc, #496]	; (8001cb4 <main+0x358>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	701a      	strb	r2, [r3, #0]
			strcat(active_note, "CS");
 8001ac8:	487a      	ldr	r0, [pc, #488]	; (8001cb4 <main+0x358>)
 8001aca:	f7fe fb8b 	bl	80001e4 <strlen>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4b78      	ldr	r3, [pc, #480]	; (8001cb4 <main+0x358>)
 8001ad4:	4413      	add	r3, r2
 8001ad6:	4a7a      	ldr	r2, [pc, #488]	; (8001cc0 <main+0x364>)
 8001ad8:	8811      	ldrh	r1, [r2, #0]
 8001ada:	7892      	ldrb	r2, [r2, #2]
 8001adc:	8019      	strh	r1, [r3, #0]
 8001ade:	709a      	strb	r2, [r3, #2]
			strcat(active_note, octave_str);
 8001ae0:	4968      	ldr	r1, [pc, #416]	; (8001c84 <main+0x328>)
 8001ae2:	4874      	ldr	r0, [pc, #464]	; (8001cb4 <main+0x358>)
 8001ae4:	f003 fb02 	bl	80050ec <strcat>
			setNote(active_note, &htim6);
 8001ae8:	4968      	ldr	r1, [pc, #416]	; (8001c8c <main+0x330>)
 8001aea:	4872      	ldr	r0, [pc, #456]	; (8001cb4 <main+0x358>)
 8001aec:	f7ff f9f6 	bl	8000edc <setNote>
		}
	  }

	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13))){
 8001af0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001af4:	486c      	ldr	r0, [pc, #432]	; (8001ca8 <main+0x34c>)
 8001af6:	f002 fa01 	bl	8003efc <HAL_GPIO_ReadPin>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d134      	bne.n	8001b6a <main+0x20e>
		HAL_Delay(delay);
 8001b00:	4b6a      	ldr	r3, [pc, #424]	; (8001cac <main+0x350>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f001 f8e9 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13))){
 8001b0a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b0e:	4866      	ldr	r0, [pc, #408]	; (8001ca8 <main+0x34c>)
 8001b10:	f002 f9f4 	bl	8003efc <HAL_GPIO_ReadPin>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d127      	bne.n	8001b6a <main+0x20e>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001b1a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b1e:	4864      	ldr	r0, [pc, #400]	; (8001cb0 <main+0x354>)
 8001b20:	f002 fa1d 	bl	8003f5e <HAL_GPIO_TogglePin>
			strcpy(active_note, "");
 8001b24:	4b63      	ldr	r3, [pc, #396]	; (8001cb4 <main+0x358>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	701a      	strb	r2, [r3, #0]
			strcat(active_note, "D");
 8001b2a:	4862      	ldr	r0, [pc, #392]	; (8001cb4 <main+0x358>)
 8001b2c:	f7fe fb5a 	bl	80001e4 <strlen>
 8001b30:	4603      	mov	r3, r0
 8001b32:	461a      	mov	r2, r3
 8001b34:	4b5f      	ldr	r3, [pc, #380]	; (8001cb4 <main+0x358>)
 8001b36:	4413      	add	r3, r2
 8001b38:	4962      	ldr	r1, [pc, #392]	; (8001cc4 <main+0x368>)
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	881b      	ldrh	r3, [r3, #0]
 8001b40:	8013      	strh	r3, [r2, #0]
			strcat(active_note, octave_str);
 8001b42:	4950      	ldr	r1, [pc, #320]	; (8001c84 <main+0x328>)
 8001b44:	485b      	ldr	r0, [pc, #364]	; (8001cb4 <main+0x358>)
 8001b46:	f003 fad1 	bl	80050ec <strcat>
			strcat(active_note, " ");
 8001b4a:	485a      	ldr	r0, [pc, #360]	; (8001cb4 <main+0x358>)
 8001b4c:	f7fe fb4a 	bl	80001e4 <strlen>
 8001b50:	4603      	mov	r3, r0
 8001b52:	461a      	mov	r2, r3
 8001b54:	4b57      	ldr	r3, [pc, #348]	; (8001cb4 <main+0x358>)
 8001b56:	4413      	add	r3, r2
 8001b58:	4958      	ldr	r1, [pc, #352]	; (8001cbc <main+0x360>)
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	881b      	ldrh	r3, [r3, #0]
 8001b60:	8013      	strh	r3, [r2, #0]
			setNote(active_note, &htim6);
 8001b62:	494a      	ldr	r1, [pc, #296]	; (8001c8c <main+0x330>)
 8001b64:	4853      	ldr	r0, [pc, #332]	; (8001cb4 <main+0x358>)
 8001b66:	f7ff f9b9 	bl	8000edc <setNote>
		}
	  }

	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))){
 8001b6a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b6e:	484e      	ldr	r0, [pc, #312]	; (8001ca8 <main+0x34c>)
 8001b70:	f002 f9c4 	bl	8003efc <HAL_GPIO_ReadPin>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d128      	bne.n	8001bcc <main+0x270>
		HAL_Delay(delay);
 8001b7a:	4b4c      	ldr	r3, [pc, #304]	; (8001cac <main+0x350>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f001 f8ac 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))){
 8001b84:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b88:	4847      	ldr	r0, [pc, #284]	; (8001ca8 <main+0x34c>)
 8001b8a:	f002 f9b7 	bl	8003efc <HAL_GPIO_ReadPin>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d11b      	bne.n	8001bcc <main+0x270>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001b94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b98:	4845      	ldr	r0, [pc, #276]	; (8001cb0 <main+0x354>)
 8001b9a:	f002 f9e0 	bl	8003f5e <HAL_GPIO_TogglePin>
			strcpy(active_note, "");
 8001b9e:	4b45      	ldr	r3, [pc, #276]	; (8001cb4 <main+0x358>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	701a      	strb	r2, [r3, #0]
			strcat(active_note, "DS");
 8001ba4:	4843      	ldr	r0, [pc, #268]	; (8001cb4 <main+0x358>)
 8001ba6:	f7fe fb1d 	bl	80001e4 <strlen>
 8001baa:	4603      	mov	r3, r0
 8001bac:	461a      	mov	r2, r3
 8001bae:	4b41      	ldr	r3, [pc, #260]	; (8001cb4 <main+0x358>)
 8001bb0:	4413      	add	r3, r2
 8001bb2:	4a45      	ldr	r2, [pc, #276]	; (8001cc8 <main+0x36c>)
 8001bb4:	8811      	ldrh	r1, [r2, #0]
 8001bb6:	7892      	ldrb	r2, [r2, #2]
 8001bb8:	8019      	strh	r1, [r3, #0]
 8001bba:	709a      	strb	r2, [r3, #2]
			strcat(active_note, octave_str);
 8001bbc:	4931      	ldr	r1, [pc, #196]	; (8001c84 <main+0x328>)
 8001bbe:	483d      	ldr	r0, [pc, #244]	; (8001cb4 <main+0x358>)
 8001bc0:	f003 fa94 	bl	80050ec <strcat>
			setNote(active_note, &htim6);
 8001bc4:	4931      	ldr	r1, [pc, #196]	; (8001c8c <main+0x330>)
 8001bc6:	483b      	ldr	r0, [pc, #236]	; (8001cb4 <main+0x358>)
 8001bc8:	f7ff f988 	bl	8000edc <setNote>
		}
	  }
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_SET);
 8001bcc:	2201      	movs	r2, #1
 8001bce:	2180      	movs	r1, #128	; 0x80
 8001bd0:	4834      	ldr	r0, [pc, #208]	; (8001ca4 <main+0x348>)
 8001bd2:	f002 f9ab 	bl	8003f2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bdc:	4831      	ldr	r0, [pc, #196]	; (8001ca4 <main+0x348>)
 8001bde:	f002 f9a5 	bl	8003f2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);
 8001be2:	2201      	movs	r2, #1
 8001be4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001be8:	482e      	ldr	r0, [pc, #184]	; (8001ca4 <main+0x348>)
 8001bea:	f002 f99f 	bl	8003f2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bf4:	482b      	ldr	r0, [pc, #172]	; (8001ca4 <main+0x348>)
 8001bf6:	f002 f999 	bl	8003f2c <HAL_GPIO_WritePin>
	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11))){
 8001bfa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bfe:	482a      	ldr	r0, [pc, #168]	; (8001ca8 <main+0x34c>)
 8001c00:	f002 f97c 	bl	8003efc <HAL_GPIO_ReadPin>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d162      	bne.n	8001cd0 <main+0x374>
		HAL_Delay(delay);
 8001c0a:	4b28      	ldr	r3, [pc, #160]	; (8001cac <main+0x350>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f001 f864 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11))){
 8001c14:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c18:	4823      	ldr	r0, [pc, #140]	; (8001ca8 <main+0x34c>)
 8001c1a:	f002 f96f 	bl	8003efc <HAL_GPIO_ReadPin>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d155      	bne.n	8001cd0 <main+0x374>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001c24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c28:	4821      	ldr	r0, [pc, #132]	; (8001cb0 <main+0x354>)
 8001c2a:	f002 f998 	bl	8003f5e <HAL_GPIO_TogglePin>
			strcpy(active_note, "");
 8001c2e:	4b21      	ldr	r3, [pc, #132]	; (8001cb4 <main+0x358>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
			strcat(active_note, "E");
 8001c34:	481f      	ldr	r0, [pc, #124]	; (8001cb4 <main+0x358>)
 8001c36:	f7fe fad5 	bl	80001e4 <strlen>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	4b1d      	ldr	r3, [pc, #116]	; (8001cb4 <main+0x358>)
 8001c40:	4413      	add	r3, r2
 8001c42:	4922      	ldr	r1, [pc, #136]	; (8001ccc <main+0x370>)
 8001c44:	461a      	mov	r2, r3
 8001c46:	460b      	mov	r3, r1
 8001c48:	881b      	ldrh	r3, [r3, #0]
 8001c4a:	8013      	strh	r3, [r2, #0]
			strcat(active_note, octave_str);
 8001c4c:	490d      	ldr	r1, [pc, #52]	; (8001c84 <main+0x328>)
 8001c4e:	4819      	ldr	r0, [pc, #100]	; (8001cb4 <main+0x358>)
 8001c50:	f003 fa4c 	bl	80050ec <strcat>
			strcat(active_note, " ");
 8001c54:	4817      	ldr	r0, [pc, #92]	; (8001cb4 <main+0x358>)
 8001c56:	f7fe fac5 	bl	80001e4 <strlen>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	4b15      	ldr	r3, [pc, #84]	; (8001cb4 <main+0x358>)
 8001c60:	4413      	add	r3, r2
 8001c62:	4916      	ldr	r1, [pc, #88]	; (8001cbc <main+0x360>)
 8001c64:	461a      	mov	r2, r3
 8001c66:	460b      	mov	r3, r1
 8001c68:	881b      	ldrh	r3, [r3, #0]
 8001c6a:	8013      	strh	r3, [r2, #0]
			setNote(active_note, &htim6);
 8001c6c:	4907      	ldr	r1, [pc, #28]	; (8001c8c <main+0x330>)
 8001c6e:	4811      	ldr	r0, [pc, #68]	; (8001cb4 <main+0x358>)
 8001c70:	f7ff f934 	bl	8000edc <setNote>
 8001c74:	e02c      	b.n	8001cd0 <main+0x374>
 8001c76:	bf00      	nop
 8001c78:	20000004 	.word	0x20000004
 8001c7c:	20000b00 	.word	0x20000b00
 8001c80:	08006a10 	.word	0x08006a10
 8001c84:	20000b68 	.word	0x20000b68
 8001c88:	20000b04 	.word	0x20000b04
 8001c8c:	2000079c 	.word	0x2000079c
 8001c90:	20000b6c 	.word	0x20000b6c
 8001c94:	200000a4 	.word	0x200000a4
 8001c98:	200007e0 	.word	0x200007e0
 8001c9c:	20000464 	.word	0x20000464
 8001ca0:	20000478 	.word	0x20000478
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	40020400 	.word	0x40020400
 8001cac:	20000000 	.word	0x20000000
 8001cb0:	40020c00 	.word	0x40020c00
 8001cb4:	20000798 	.word	0x20000798
 8001cb8:	08006a14 	.word	0x08006a14
 8001cbc:	08006a18 	.word	0x08006a18
 8001cc0:	08006a1c 	.word	0x08006a1c
 8001cc4:	08006a20 	.word	0x08006a20
 8001cc8:	08006a24 	.word	0x08006a24
 8001ccc:	08006a28 	.word	0x08006a28
		}
	  }

	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12))){
 8001cd0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cd4:	48c4      	ldr	r0, [pc, #784]	; (8001fe8 <main+0x68c>)
 8001cd6:	f002 f911 	bl	8003efc <HAL_GPIO_ReadPin>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d134      	bne.n	8001d4a <main+0x3ee>
		HAL_Delay(delay);
 8001ce0:	4bc2      	ldr	r3, [pc, #776]	; (8001fec <main+0x690>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f000 fff9 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12))){
 8001cea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cee:	48be      	ldr	r0, [pc, #760]	; (8001fe8 <main+0x68c>)
 8001cf0:	f002 f904 	bl	8003efc <HAL_GPIO_ReadPin>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d127      	bne.n	8001d4a <main+0x3ee>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001cfa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cfe:	48bc      	ldr	r0, [pc, #752]	; (8001ff0 <main+0x694>)
 8001d00:	f002 f92d 	bl	8003f5e <HAL_GPIO_TogglePin>
			strcpy(active_note, "");
 8001d04:	4bbb      	ldr	r3, [pc, #748]	; (8001ff4 <main+0x698>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	701a      	strb	r2, [r3, #0]
			strcat(active_note, "F");
 8001d0a:	48ba      	ldr	r0, [pc, #744]	; (8001ff4 <main+0x698>)
 8001d0c:	f7fe fa6a 	bl	80001e4 <strlen>
 8001d10:	4603      	mov	r3, r0
 8001d12:	461a      	mov	r2, r3
 8001d14:	4bb7      	ldr	r3, [pc, #732]	; (8001ff4 <main+0x698>)
 8001d16:	4413      	add	r3, r2
 8001d18:	49b7      	ldr	r1, [pc, #732]	; (8001ff8 <main+0x69c>)
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	8013      	strh	r3, [r2, #0]
			strcat(active_note, octave_str);
 8001d22:	49b6      	ldr	r1, [pc, #728]	; (8001ffc <main+0x6a0>)
 8001d24:	48b3      	ldr	r0, [pc, #716]	; (8001ff4 <main+0x698>)
 8001d26:	f003 f9e1 	bl	80050ec <strcat>
			strcat(active_note, " ");
 8001d2a:	48b2      	ldr	r0, [pc, #712]	; (8001ff4 <main+0x698>)
 8001d2c:	f7fe fa5a 	bl	80001e4 <strlen>
 8001d30:	4603      	mov	r3, r0
 8001d32:	461a      	mov	r2, r3
 8001d34:	4baf      	ldr	r3, [pc, #700]	; (8001ff4 <main+0x698>)
 8001d36:	4413      	add	r3, r2
 8001d38:	49b1      	ldr	r1, [pc, #708]	; (8002000 <main+0x6a4>)
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	881b      	ldrh	r3, [r3, #0]
 8001d40:	8013      	strh	r3, [r2, #0]
			setNote(active_note, &htim6);
 8001d42:	49b0      	ldr	r1, [pc, #704]	; (8002004 <main+0x6a8>)
 8001d44:	48ab      	ldr	r0, [pc, #684]	; (8001ff4 <main+0x698>)
 8001d46:	f7ff f8c9 	bl	8000edc <setNote>
		}
	  }

	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13))){
 8001d4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d4e:	48a6      	ldr	r0, [pc, #664]	; (8001fe8 <main+0x68c>)
 8001d50:	f002 f8d4 	bl	8003efc <HAL_GPIO_ReadPin>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d128      	bne.n	8001dac <main+0x450>
		HAL_Delay(delay);
 8001d5a:	4ba4      	ldr	r3, [pc, #656]	; (8001fec <main+0x690>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f000 ffbc 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13))){
 8001d64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d68:	489f      	ldr	r0, [pc, #636]	; (8001fe8 <main+0x68c>)
 8001d6a:	f002 f8c7 	bl	8003efc <HAL_GPIO_ReadPin>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d11b      	bne.n	8001dac <main+0x450>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001d74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d78:	489d      	ldr	r0, [pc, #628]	; (8001ff0 <main+0x694>)
 8001d7a:	f002 f8f0 	bl	8003f5e <HAL_GPIO_TogglePin>
			strcpy(active_note, "");
 8001d7e:	4b9d      	ldr	r3, [pc, #628]	; (8001ff4 <main+0x698>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	701a      	strb	r2, [r3, #0]
			strcat(active_note, "FS");
 8001d84:	489b      	ldr	r0, [pc, #620]	; (8001ff4 <main+0x698>)
 8001d86:	f7fe fa2d 	bl	80001e4 <strlen>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4b99      	ldr	r3, [pc, #612]	; (8001ff4 <main+0x698>)
 8001d90:	4413      	add	r3, r2
 8001d92:	4a9d      	ldr	r2, [pc, #628]	; (8002008 <main+0x6ac>)
 8001d94:	8811      	ldrh	r1, [r2, #0]
 8001d96:	7892      	ldrb	r2, [r2, #2]
 8001d98:	8019      	strh	r1, [r3, #0]
 8001d9a:	709a      	strb	r2, [r3, #2]
			strcat(active_note, octave_str);
 8001d9c:	4997      	ldr	r1, [pc, #604]	; (8001ffc <main+0x6a0>)
 8001d9e:	4895      	ldr	r0, [pc, #596]	; (8001ff4 <main+0x698>)
 8001da0:	f003 f9a4 	bl	80050ec <strcat>
			setNote(active_note, &htim6);
 8001da4:	4997      	ldr	r1, [pc, #604]	; (8002004 <main+0x6a8>)
 8001da6:	4893      	ldr	r0, [pc, #588]	; (8001ff4 <main+0x698>)
 8001da8:	f7ff f898 	bl	8000edc <setNote>
		}
	  }

	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))){
 8001dac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001db0:	488d      	ldr	r0, [pc, #564]	; (8001fe8 <main+0x68c>)
 8001db2:	f002 f8a3 	bl	8003efc <HAL_GPIO_ReadPin>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d134      	bne.n	8001e26 <main+0x4ca>
		HAL_Delay(delay);
 8001dbc:	4b8b      	ldr	r3, [pc, #556]	; (8001fec <main+0x690>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f000 ff8b 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))){
 8001dc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001dca:	4887      	ldr	r0, [pc, #540]	; (8001fe8 <main+0x68c>)
 8001dcc:	f002 f896 	bl	8003efc <HAL_GPIO_ReadPin>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d127      	bne.n	8001e26 <main+0x4ca>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001dd6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001dda:	4885      	ldr	r0, [pc, #532]	; (8001ff0 <main+0x694>)
 8001ddc:	f002 f8bf 	bl	8003f5e <HAL_GPIO_TogglePin>
			strcpy(active_note, "");
 8001de0:	4b84      	ldr	r3, [pc, #528]	; (8001ff4 <main+0x698>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	701a      	strb	r2, [r3, #0]
			strcat(active_note, "G");
 8001de6:	4883      	ldr	r0, [pc, #524]	; (8001ff4 <main+0x698>)
 8001de8:	f7fe f9fc 	bl	80001e4 <strlen>
 8001dec:	4603      	mov	r3, r0
 8001dee:	461a      	mov	r2, r3
 8001df0:	4b80      	ldr	r3, [pc, #512]	; (8001ff4 <main+0x698>)
 8001df2:	4413      	add	r3, r2
 8001df4:	4985      	ldr	r1, [pc, #532]	; (800200c <main+0x6b0>)
 8001df6:	461a      	mov	r2, r3
 8001df8:	460b      	mov	r3, r1
 8001dfa:	881b      	ldrh	r3, [r3, #0]
 8001dfc:	8013      	strh	r3, [r2, #0]
			strcat(active_note, octave_str);
 8001dfe:	497f      	ldr	r1, [pc, #508]	; (8001ffc <main+0x6a0>)
 8001e00:	487c      	ldr	r0, [pc, #496]	; (8001ff4 <main+0x698>)
 8001e02:	f003 f973 	bl	80050ec <strcat>
			strcat(active_note, " ");
 8001e06:	487b      	ldr	r0, [pc, #492]	; (8001ff4 <main+0x698>)
 8001e08:	f7fe f9ec 	bl	80001e4 <strlen>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	461a      	mov	r2, r3
 8001e10:	4b78      	ldr	r3, [pc, #480]	; (8001ff4 <main+0x698>)
 8001e12:	4413      	add	r3, r2
 8001e14:	497a      	ldr	r1, [pc, #488]	; (8002000 <main+0x6a4>)
 8001e16:	461a      	mov	r2, r3
 8001e18:	460b      	mov	r3, r1
 8001e1a:	881b      	ldrh	r3, [r3, #0]
 8001e1c:	8013      	strh	r3, [r2, #0]
			setNote(active_note, &htim6);
 8001e1e:	4979      	ldr	r1, [pc, #484]	; (8002004 <main+0x6a8>)
 8001e20:	4874      	ldr	r0, [pc, #464]	; (8001ff4 <main+0x698>)
 8001e22:	f7ff f85b 	bl	8000edc <setNote>
		}
	  }
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_SET);
 8001e26:	2201      	movs	r2, #1
 8001e28:	2180      	movs	r1, #128	; 0x80
 8001e2a:	4879      	ldr	r0, [pc, #484]	; (8002010 <main+0x6b4>)
 8001e2c:	f002 f87e 	bl	8003f2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 8001e30:	2201      	movs	r2, #1
 8001e32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e36:	4876      	ldr	r0, [pc, #472]	; (8002010 <main+0x6b4>)
 8001e38:	f002 f878 	bl	8003f2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e42:	4873      	ldr	r0, [pc, #460]	; (8002010 <main+0x6b4>)
 8001e44:	f002 f872 	bl	8003f2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
 8001e48:	2201      	movs	r2, #1
 8001e4a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e4e:	4870      	ldr	r0, [pc, #448]	; (8002010 <main+0x6b4>)
 8001e50:	f002 f86c 	bl	8003f2c <HAL_GPIO_WritePin>
	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11))){
 8001e54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e58:	4863      	ldr	r0, [pc, #396]	; (8001fe8 <main+0x68c>)
 8001e5a:	f002 f84f 	bl	8003efc <HAL_GPIO_ReadPin>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d128      	bne.n	8001eb6 <main+0x55a>
		HAL_Delay(delay);
 8001e64:	4b61      	ldr	r3, [pc, #388]	; (8001fec <main+0x690>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f000 ff37 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11))){
 8001e6e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e72:	485d      	ldr	r0, [pc, #372]	; (8001fe8 <main+0x68c>)
 8001e74:	f002 f842 	bl	8003efc <HAL_GPIO_ReadPin>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d11b      	bne.n	8001eb6 <main+0x55a>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001e7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e82:	485b      	ldr	r0, [pc, #364]	; (8001ff0 <main+0x694>)
 8001e84:	f002 f86b 	bl	8003f5e <HAL_GPIO_TogglePin>
			strcpy(active_note, "");
 8001e88:	4b5a      	ldr	r3, [pc, #360]	; (8001ff4 <main+0x698>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	701a      	strb	r2, [r3, #0]
			strcat(active_note, "GS");
 8001e8e:	4859      	ldr	r0, [pc, #356]	; (8001ff4 <main+0x698>)
 8001e90:	f7fe f9a8 	bl	80001e4 <strlen>
 8001e94:	4603      	mov	r3, r0
 8001e96:	461a      	mov	r2, r3
 8001e98:	4b56      	ldr	r3, [pc, #344]	; (8001ff4 <main+0x698>)
 8001e9a:	4413      	add	r3, r2
 8001e9c:	4a5d      	ldr	r2, [pc, #372]	; (8002014 <main+0x6b8>)
 8001e9e:	8811      	ldrh	r1, [r2, #0]
 8001ea0:	7892      	ldrb	r2, [r2, #2]
 8001ea2:	8019      	strh	r1, [r3, #0]
 8001ea4:	709a      	strb	r2, [r3, #2]
			strcat(active_note, octave_str);
 8001ea6:	4955      	ldr	r1, [pc, #340]	; (8001ffc <main+0x6a0>)
 8001ea8:	4852      	ldr	r0, [pc, #328]	; (8001ff4 <main+0x698>)
 8001eaa:	f003 f91f 	bl	80050ec <strcat>
			setNote(active_note, &htim6);
 8001eae:	4955      	ldr	r1, [pc, #340]	; (8002004 <main+0x6a8>)
 8001eb0:	4850      	ldr	r0, [pc, #320]	; (8001ff4 <main+0x698>)
 8001eb2:	f7ff f813 	bl	8000edc <setNote>
		}
	  }

	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12))){
 8001eb6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001eba:	484b      	ldr	r0, [pc, #300]	; (8001fe8 <main+0x68c>)
 8001ebc:	f002 f81e 	bl	8003efc <HAL_GPIO_ReadPin>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d134      	bne.n	8001f30 <main+0x5d4>
		HAL_Delay(delay);
 8001ec6:	4b49      	ldr	r3, [pc, #292]	; (8001fec <main+0x690>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f000 ff06 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12))){
 8001ed0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ed4:	4844      	ldr	r0, [pc, #272]	; (8001fe8 <main+0x68c>)
 8001ed6:	f002 f811 	bl	8003efc <HAL_GPIO_ReadPin>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d127      	bne.n	8001f30 <main+0x5d4>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001ee0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ee4:	4842      	ldr	r0, [pc, #264]	; (8001ff0 <main+0x694>)
 8001ee6:	f002 f83a 	bl	8003f5e <HAL_GPIO_TogglePin>
			strcpy(active_note, "");
 8001eea:	4b42      	ldr	r3, [pc, #264]	; (8001ff4 <main+0x698>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	701a      	strb	r2, [r3, #0]
			strcat(active_note, "A");
 8001ef0:	4840      	ldr	r0, [pc, #256]	; (8001ff4 <main+0x698>)
 8001ef2:	f7fe f977 	bl	80001e4 <strlen>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4b3e      	ldr	r3, [pc, #248]	; (8001ff4 <main+0x698>)
 8001efc:	4413      	add	r3, r2
 8001efe:	4946      	ldr	r1, [pc, #280]	; (8002018 <main+0x6bc>)
 8001f00:	461a      	mov	r2, r3
 8001f02:	460b      	mov	r3, r1
 8001f04:	881b      	ldrh	r3, [r3, #0]
 8001f06:	8013      	strh	r3, [r2, #0]
			strcat(active_note, octave_str);
 8001f08:	493c      	ldr	r1, [pc, #240]	; (8001ffc <main+0x6a0>)
 8001f0a:	483a      	ldr	r0, [pc, #232]	; (8001ff4 <main+0x698>)
 8001f0c:	f003 f8ee 	bl	80050ec <strcat>
			strcat(active_note, " ");
 8001f10:	4838      	ldr	r0, [pc, #224]	; (8001ff4 <main+0x698>)
 8001f12:	f7fe f967 	bl	80001e4 <strlen>
 8001f16:	4603      	mov	r3, r0
 8001f18:	461a      	mov	r2, r3
 8001f1a:	4b36      	ldr	r3, [pc, #216]	; (8001ff4 <main+0x698>)
 8001f1c:	4413      	add	r3, r2
 8001f1e:	4938      	ldr	r1, [pc, #224]	; (8002000 <main+0x6a4>)
 8001f20:	461a      	mov	r2, r3
 8001f22:	460b      	mov	r3, r1
 8001f24:	881b      	ldrh	r3, [r3, #0]
 8001f26:	8013      	strh	r3, [r2, #0]
			setNote(active_note, &htim6);
 8001f28:	4936      	ldr	r1, [pc, #216]	; (8002004 <main+0x6a8>)
 8001f2a:	4832      	ldr	r0, [pc, #200]	; (8001ff4 <main+0x698>)
 8001f2c:	f7fe ffd6 	bl	8000edc <setNote>
		}
	  }

	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13))){
 8001f30:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f34:	482c      	ldr	r0, [pc, #176]	; (8001fe8 <main+0x68c>)
 8001f36:	f001 ffe1 	bl	8003efc <HAL_GPIO_ReadPin>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d128      	bne.n	8001f92 <main+0x636>
		HAL_Delay(delay);
 8001f40:	4b2a      	ldr	r3, [pc, #168]	; (8001fec <main+0x690>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f000 fec9 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13))){
 8001f4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f4e:	4826      	ldr	r0, [pc, #152]	; (8001fe8 <main+0x68c>)
 8001f50:	f001 ffd4 	bl	8003efc <HAL_GPIO_ReadPin>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d11b      	bne.n	8001f92 <main+0x636>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001f5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f5e:	4824      	ldr	r0, [pc, #144]	; (8001ff0 <main+0x694>)
 8001f60:	f001 fffd 	bl	8003f5e <HAL_GPIO_TogglePin>
			strcpy(active_note, "");
 8001f64:	4b23      	ldr	r3, [pc, #140]	; (8001ff4 <main+0x698>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	701a      	strb	r2, [r3, #0]
			strcat(active_note, "AS");
 8001f6a:	4822      	ldr	r0, [pc, #136]	; (8001ff4 <main+0x698>)
 8001f6c:	f7fe f93a 	bl	80001e4 <strlen>
 8001f70:	4603      	mov	r3, r0
 8001f72:	461a      	mov	r2, r3
 8001f74:	4b1f      	ldr	r3, [pc, #124]	; (8001ff4 <main+0x698>)
 8001f76:	4413      	add	r3, r2
 8001f78:	4a28      	ldr	r2, [pc, #160]	; (800201c <main+0x6c0>)
 8001f7a:	8811      	ldrh	r1, [r2, #0]
 8001f7c:	7892      	ldrb	r2, [r2, #2]
 8001f7e:	8019      	strh	r1, [r3, #0]
 8001f80:	709a      	strb	r2, [r3, #2]
			strcat(active_note, octave_str);
 8001f82:	491e      	ldr	r1, [pc, #120]	; (8001ffc <main+0x6a0>)
 8001f84:	481b      	ldr	r0, [pc, #108]	; (8001ff4 <main+0x698>)
 8001f86:	f003 f8b1 	bl	80050ec <strcat>
		  	setNote(active_note, &htim6);
 8001f8a:	491e      	ldr	r1, [pc, #120]	; (8002004 <main+0x6a8>)
 8001f8c:	4819      	ldr	r0, [pc, #100]	; (8001ff4 <main+0x698>)
 8001f8e:	f7fe ffa5 	bl	8000edc <setNote>
		}
	  }

	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))){
 8001f92:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f96:	4814      	ldr	r0, [pc, #80]	; (8001fe8 <main+0x68c>)
 8001f98:	f001 ffb0 	bl	8003efc <HAL_GPIO_ReadPin>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d154      	bne.n	800204c <main+0x6f0>
		HAL_Delay(delay);
 8001fa2:	4b12      	ldr	r3, [pc, #72]	; (8001fec <main+0x690>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f000 fe98 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))){
 8001fac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001fb0:	480d      	ldr	r0, [pc, #52]	; (8001fe8 <main+0x68c>)
 8001fb2:	f001 ffa3 	bl	8003efc <HAL_GPIO_ReadPin>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d147      	bne.n	800204c <main+0x6f0>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001fbc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fc0:	480b      	ldr	r0, [pc, #44]	; (8001ff0 <main+0x694>)
 8001fc2:	f001 ffcc 	bl	8003f5e <HAL_GPIO_TogglePin>
			strcpy(active_note, "");
 8001fc6:	4b0b      	ldr	r3, [pc, #44]	; (8001ff4 <main+0x698>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	701a      	strb	r2, [r3, #0]
			strcat(active_note, "B");
 8001fcc:	4809      	ldr	r0, [pc, #36]	; (8001ff4 <main+0x698>)
 8001fce:	f7fe f909 	bl	80001e4 <strlen>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	4b07      	ldr	r3, [pc, #28]	; (8001ff4 <main+0x698>)
 8001fd8:	4413      	add	r3, r2
 8001fda:	4911      	ldr	r1, [pc, #68]	; (8002020 <main+0x6c4>)
 8001fdc:	461a      	mov	r2, r3
 8001fde:	460b      	mov	r3, r1
 8001fe0:	881b      	ldrh	r3, [r3, #0]
 8001fe2:	8013      	strh	r3, [r2, #0]
 8001fe4:	e01e      	b.n	8002024 <main+0x6c8>
 8001fe6:	bf00      	nop
 8001fe8:	40020400 	.word	0x40020400
 8001fec:	20000000 	.word	0x20000000
 8001ff0:	40020c00 	.word	0x40020c00
 8001ff4:	20000798 	.word	0x20000798
 8001ff8:	08006a2c 	.word	0x08006a2c
 8001ffc:	20000b68 	.word	0x20000b68
 8002000:	08006a18 	.word	0x08006a18
 8002004:	2000079c 	.word	0x2000079c
 8002008:	08006a30 	.word	0x08006a30
 800200c:	08006a34 	.word	0x08006a34
 8002010:	40021000 	.word	0x40021000
 8002014:	08006a38 	.word	0x08006a38
 8002018:	08006a3c 	.word	0x08006a3c
 800201c:	08006a40 	.word	0x08006a40
 8002020:	08006a44 	.word	0x08006a44
			strcat(active_note, octave_str);
 8002024:	49a9      	ldr	r1, [pc, #676]	; (80022cc <main+0x970>)
 8002026:	48aa      	ldr	r0, [pc, #680]	; (80022d0 <main+0x974>)
 8002028:	f003 f860 	bl	80050ec <strcat>
			strcat(active_note, " ");
 800202c:	48a8      	ldr	r0, [pc, #672]	; (80022d0 <main+0x974>)
 800202e:	f7fe f8d9 	bl	80001e4 <strlen>
 8002032:	4603      	mov	r3, r0
 8002034:	461a      	mov	r2, r3
 8002036:	4ba6      	ldr	r3, [pc, #664]	; (80022d0 <main+0x974>)
 8002038:	4413      	add	r3, r2
 800203a:	49a6      	ldr	r1, [pc, #664]	; (80022d4 <main+0x978>)
 800203c:	461a      	mov	r2, r3
 800203e:	460b      	mov	r3, r1
 8002040:	881b      	ldrh	r3, [r3, #0]
 8002042:	8013      	strh	r3, [r2, #0]
			setNote(active_note, &htim6);
 8002044:	49a4      	ldr	r1, [pc, #656]	; (80022d8 <main+0x97c>)
 8002046:	48a2      	ldr	r0, [pc, #648]	; (80022d0 <main+0x974>)
 8002048:	f7fe ff48 	bl	8000edc <setNote>
		}
	  }
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_SET);
 800204c:	2201      	movs	r2, #1
 800204e:	2180      	movs	r1, #128	; 0x80
 8002050:	48a2      	ldr	r0, [pc, #648]	; (80022dc <main+0x980>)
 8002052:	f001 ff6b 	bl	8003f2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 8002056:	2201      	movs	r2, #1
 8002058:	f44f 7180 	mov.w	r1, #256	; 0x100
 800205c:	489f      	ldr	r0, [pc, #636]	; (80022dc <main+0x980>)
 800205e:	f001 ff65 	bl	8003f2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);
 8002062:	2201      	movs	r2, #1
 8002064:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002068:	489c      	ldr	r0, [pc, #624]	; (80022dc <main+0x980>)
 800206a:	f001 ff5f 	bl	8003f2c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 800206e:	2200      	movs	r2, #0
 8002070:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002074:	4899      	ldr	r0, [pc, #612]	; (80022dc <main+0x980>)
 8002076:	f001 ff59 	bl	8003f2c <HAL_GPIO_WritePin>
	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11))){
 800207a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800207e:	4898      	ldr	r0, [pc, #608]	; (80022e0 <main+0x984>)
 8002080:	f001 ff3c 	bl	8003efc <HAL_GPIO_ReadPin>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d12f      	bne.n	80020ea <main+0x78e>
		HAL_Delay(delay);
 800208a:	4b96      	ldr	r3, [pc, #600]	; (80022e4 <main+0x988>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4618      	mov	r0, r3
 8002090:	f000 fe24 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11))){
 8002094:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002098:	4891      	ldr	r0, [pc, #580]	; (80022e0 <main+0x984>)
 800209a:	f001 ff2f 	bl	8003efc <HAL_GPIO_ReadPin>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d122      	bne.n	80020ea <main+0x78e>
			strcpy(active_note, "");
 80020a4:	4b8a      	ldr	r3, [pc, #552]	; (80022d0 <main+0x974>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	701a      	strb	r2, [r3, #0]
			strcat(active_note, "C");
 80020aa:	4889      	ldr	r0, [pc, #548]	; (80022d0 <main+0x974>)
 80020ac:	f7fe f89a 	bl	80001e4 <strlen>
 80020b0:	4603      	mov	r3, r0
 80020b2:	461a      	mov	r2, r3
 80020b4:	4b86      	ldr	r3, [pc, #536]	; (80022d0 <main+0x974>)
 80020b6:	4413      	add	r3, r2
 80020b8:	498b      	ldr	r1, [pc, #556]	; (80022e8 <main+0x98c>)
 80020ba:	461a      	mov	r2, r3
 80020bc:	460b      	mov	r3, r1
 80020be:	881b      	ldrh	r3, [r3, #0]
 80020c0:	8013      	strh	r3, [r2, #0]
			strcat(active_note, next_octave_str);
 80020c2:	498a      	ldr	r1, [pc, #552]	; (80022ec <main+0x990>)
 80020c4:	4882      	ldr	r0, [pc, #520]	; (80022d0 <main+0x974>)
 80020c6:	f003 f811 	bl	80050ec <strcat>
			strcat(active_note, " ");
 80020ca:	4881      	ldr	r0, [pc, #516]	; (80022d0 <main+0x974>)
 80020cc:	f7fe f88a 	bl	80001e4 <strlen>
 80020d0:	4603      	mov	r3, r0
 80020d2:	461a      	mov	r2, r3
 80020d4:	4b7e      	ldr	r3, [pc, #504]	; (80022d0 <main+0x974>)
 80020d6:	4413      	add	r3, r2
 80020d8:	497e      	ldr	r1, [pc, #504]	; (80022d4 <main+0x978>)
 80020da:	461a      	mov	r2, r3
 80020dc:	460b      	mov	r3, r1
 80020de:	881b      	ldrh	r3, [r3, #0]
 80020e0:	8013      	strh	r3, [r2, #0]
		  	setNote(active_note, &htim6);
 80020e2:	497d      	ldr	r1, [pc, #500]	; (80022d8 <main+0x97c>)
 80020e4:	487a      	ldr	r0, [pc, #488]	; (80022d0 <main+0x974>)
 80020e6:	f7fe fef9 	bl	8000edc <setNote>
		}
	  }

	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12))){
 80020ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020ee:	487c      	ldr	r0, [pc, #496]	; (80022e0 <main+0x984>)
 80020f0:	f001 ff04 	bl	8003efc <HAL_GPIO_ReadPin>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d150      	bne.n	800219c <main+0x840>
		HAL_Delay(delay);
 80020fa:	4b7a      	ldr	r3, [pc, #488]	; (80022e4 <main+0x988>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4618      	mov	r0, r3
 8002100:	f000 fdec 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12))){
 8002104:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002108:	4875      	ldr	r0, [pc, #468]	; (80022e0 <main+0x984>)
 800210a:	f001 fef7 	bl	8003efc <HAL_GPIO_ReadPin>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d143      	bne.n	800219c <main+0x840>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8002114:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002118:	4875      	ldr	r0, [pc, #468]	; (80022f0 <main+0x994>)
 800211a:	f001 ff20 	bl	8003f5e <HAL_GPIO_TogglePin>
			if(chosen_wave == 0){
 800211e:	4b75      	ldr	r3, [pc, #468]	; (80022f4 <main+0x998>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d111      	bne.n	800214a <main+0x7ee>
				HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8002126:	2100      	movs	r1, #0
 8002128:	4873      	ldr	r0, [pc, #460]	; (80022f8 <main+0x99c>)
 800212a:	f000 ffdb 	bl	80030e4 <HAL_DAC_Stop_DMA>
				HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, sine_val, SAMPLING_RATE, DAC_ALIGN_12B_R);
 800212e:	2300      	movs	r3, #0
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	23c8      	movs	r3, #200	; 0xc8
 8002134:	4a71      	ldr	r2, [pc, #452]	; (80022fc <main+0x9a0>)
 8002136:	2100      	movs	r1, #0
 8002138:	486f      	ldr	r0, [pc, #444]	; (80022f8 <main+0x99c>)
 800213a:	f000 ff25 	bl	8002f88 <HAL_DAC_Start_DMA>
				chosen_wave += 1;
 800213e:	4b6d      	ldr	r3, [pc, #436]	; (80022f4 <main+0x998>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	3301      	adds	r3, #1
 8002144:	4a6b      	ldr	r2, [pc, #428]	; (80022f4 <main+0x998>)
 8002146:	6013      	str	r3, [r2, #0]
 8002148:	e028      	b.n	800219c <main+0x840>
			}else if(chosen_wave == 1){
 800214a:	4b6a      	ldr	r3, [pc, #424]	; (80022f4 <main+0x998>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2b01      	cmp	r3, #1
 8002150:	d111      	bne.n	8002176 <main+0x81a>
				HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8002152:	2100      	movs	r1, #0
 8002154:	4868      	ldr	r0, [pc, #416]	; (80022f8 <main+0x99c>)
 8002156:	f000 ffc5 	bl	80030e4 <HAL_DAC_Stop_DMA>
				HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, saw_val, SAMPLING_RATE, DAC_ALIGN_12B_R);
 800215a:	2300      	movs	r3, #0
 800215c:	9300      	str	r3, [sp, #0]
 800215e:	23c8      	movs	r3, #200	; 0xc8
 8002160:	4a67      	ldr	r2, [pc, #412]	; (8002300 <main+0x9a4>)
 8002162:	2100      	movs	r1, #0
 8002164:	4864      	ldr	r0, [pc, #400]	; (80022f8 <main+0x99c>)
 8002166:	f000 ff0f 	bl	8002f88 <HAL_DAC_Start_DMA>
				chosen_wave += 1;
 800216a:	4b62      	ldr	r3, [pc, #392]	; (80022f4 <main+0x998>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	3301      	adds	r3, #1
 8002170:	4a60      	ldr	r2, [pc, #384]	; (80022f4 <main+0x998>)
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	e012      	b.n	800219c <main+0x840>
			}else if(chosen_wave == 2){
 8002176:	4b5f      	ldr	r3, [pc, #380]	; (80022f4 <main+0x998>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2b02      	cmp	r3, #2
 800217c:	d10e      	bne.n	800219c <main+0x840>
				HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 800217e:	2100      	movs	r1, #0
 8002180:	485d      	ldr	r0, [pc, #372]	; (80022f8 <main+0x99c>)
 8002182:	f000 ffaf 	bl	80030e4 <HAL_DAC_Stop_DMA>
				HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, quad_val, SAMPLING_RATE, DAC_ALIGN_12B_R);
 8002186:	2300      	movs	r3, #0
 8002188:	9300      	str	r3, [sp, #0]
 800218a:	23c8      	movs	r3, #200	; 0xc8
 800218c:	4a5d      	ldr	r2, [pc, #372]	; (8002304 <main+0x9a8>)
 800218e:	2100      	movs	r1, #0
 8002190:	4859      	ldr	r0, [pc, #356]	; (80022f8 <main+0x99c>)
 8002192:	f000 fef9 	bl	8002f88 <HAL_DAC_Start_DMA>
				chosen_wave = 0;
 8002196:	4b57      	ldr	r3, [pc, #348]	; (80022f4 <main+0x998>)
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
			}
		}
	  }

	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13))){
 800219c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021a0:	484f      	ldr	r0, [pc, #316]	; (80022e0 <main+0x984>)
 80021a2:	f001 feab 	bl	8003efc <HAL_GPIO_ReadPin>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d14d      	bne.n	8002248 <main+0x8ec>
		HAL_Delay(delay);
 80021ac:	4b4d      	ldr	r3, [pc, #308]	; (80022e4 <main+0x988>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f000 fd93 	bl	8002cdc <HAL_Delay>
		if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13))){
 80021b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021ba:	4849      	ldr	r0, [pc, #292]	; (80022e0 <main+0x984>)
 80021bc:	f001 fe9e 	bl	8003efc <HAL_GPIO_ReadPin>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d140      	bne.n	8002248 <main+0x8ec>
			if(octave > 2){
 80021c6:	4b50      	ldr	r3, [pc, #320]	; (8002308 <main+0x9ac>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	dd3c      	ble.n	8002248 <main+0x8ec>
				octave -= 1;
 80021ce:	4b4e      	ldr	r3, [pc, #312]	; (8002308 <main+0x9ac>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	3b01      	subs	r3, #1
 80021d4:	4a4c      	ldr	r2, [pc, #304]	; (8002308 <main+0x9ac>)
 80021d6:	6013      	str	r3, [r2, #0]
				next_octave = octave + 1;
 80021d8:	4b4b      	ldr	r3, [pc, #300]	; (8002308 <main+0x9ac>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	3301      	adds	r3, #1
 80021de:	4a4b      	ldr	r2, [pc, #300]	; (800230c <main+0x9b0>)
 80021e0:	6013      	str	r3, [r2, #0]
				sprintf(octave_str, "%d", octave);
 80021e2:	4b49      	ldr	r3, [pc, #292]	; (8002308 <main+0x9ac>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	461a      	mov	r2, r3
 80021e8:	4949      	ldr	r1, [pc, #292]	; (8002310 <main+0x9b4>)
 80021ea:	4838      	ldr	r0, [pc, #224]	; (80022cc <main+0x970>)
 80021ec:	f002 ff5e 	bl	80050ac <siprintf>
				sprintf(next_octave_str, "%d", next_octave);
 80021f0:	4b46      	ldr	r3, [pc, #280]	; (800230c <main+0x9b0>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	461a      	mov	r2, r3
 80021f6:	4946      	ldr	r1, [pc, #280]	; (8002310 <main+0x9b4>)
 80021f8:	483c      	ldr	r0, [pc, #240]	; (80022ec <main+0x990>)
 80021fa:	f002 ff57 	bl	80050ac <siprintf>
				if(active_note[1] == 'S'){
 80021fe:	4b34      	ldr	r3, [pc, #208]	; (80022d0 <main+0x974>)
 8002200:	785b      	ldrb	r3, [r3, #1]
 8002202:	2b53      	cmp	r3, #83	; 0x53
 8002204:	d104      	bne.n	8002210 <main+0x8b4>
					active_note[2] = octave_str;
 8002206:	4b31      	ldr	r3, [pc, #196]	; (80022cc <main+0x970>)
 8002208:	b2da      	uxtb	r2, r3
 800220a:	4b31      	ldr	r3, [pc, #196]	; (80022d0 <main+0x974>)
 800220c:	709a      	strb	r2, [r3, #2]
 800220e:	e017      	b.n	8002240 <main+0x8e4>
				}else{
					if(active_note[0] == 'C'){
 8002210:	4b2f      	ldr	r3, [pc, #188]	; (80022d0 <main+0x974>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b43      	cmp	r3, #67	; 0x43
 8002216:	d10f      	bne.n	8002238 <main+0x8dc>
						if(active_note[1] != next_octave_str){
 8002218:	4b2d      	ldr	r3, [pc, #180]	; (80022d0 <main+0x974>)
 800221a:	785b      	ldrb	r3, [r3, #1]
 800221c:	461a      	mov	r2, r3
 800221e:	4b33      	ldr	r3, [pc, #204]	; (80022ec <main+0x990>)
 8002220:	429a      	cmp	r2, r3
 8002222:	d004      	beq.n	800222e <main+0x8d2>
							active_note[1] = next_octave_str;
 8002224:	4b31      	ldr	r3, [pc, #196]	; (80022ec <main+0x990>)
 8002226:	b2da      	uxtb	r2, r3
 8002228:	4b29      	ldr	r3, [pc, #164]	; (80022d0 <main+0x974>)
 800222a:	705a      	strb	r2, [r3, #1]
 800222c:	e008      	b.n	8002240 <main+0x8e4>
						}else{
							active_note[1] = octave_str;
 800222e:	4b27      	ldr	r3, [pc, #156]	; (80022cc <main+0x970>)
 8002230:	b2da      	uxtb	r2, r3
 8002232:	4b27      	ldr	r3, [pc, #156]	; (80022d0 <main+0x974>)
 8002234:	705a      	strb	r2, [r3, #1]
 8002236:	e003      	b.n	8002240 <main+0x8e4>
						}
					}else{
						active_note[1] = octave_str;
 8002238:	4b24      	ldr	r3, [pc, #144]	; (80022cc <main+0x970>)
 800223a:	b2da      	uxtb	r2, r3
 800223c:	4b24      	ldr	r3, [pc, #144]	; (80022d0 <main+0x974>)
 800223e:	705a      	strb	r2, [r3, #1]
					}
				}
				setNote(active_note, &htim6);
 8002240:	4925      	ldr	r1, [pc, #148]	; (80022d8 <main+0x97c>)
 8002242:	4823      	ldr	r0, [pc, #140]	; (80022d0 <main+0x974>)
 8002244:	f7fe fe4a 	bl	8000edc <setNote>
			}
		}
	  }

	  if (!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))){
 8002248:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800224c:	4824      	ldr	r0, [pc, #144]	; (80022e0 <main+0x984>)
 800224e:	f001 fe55 	bl	8003efc <HAL_GPIO_ReadPin>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	f47f abc6 	bne.w	80019e6 <main+0x8a>
		HAL_Delay(delay);
 800225a:	4b22      	ldr	r3, [pc, #136]	; (80022e4 <main+0x988>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4618      	mov	r0, r3
 8002260:	f000 fd3c 	bl	8002cdc <HAL_Delay>
	  	if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14))){
 8002264:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002268:	481d      	ldr	r0, [pc, #116]	; (80022e0 <main+0x984>)
 800226a:	f001 fe47 	bl	8003efc <HAL_GPIO_ReadPin>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	f47f abb8 	bne.w	80019e6 <main+0x8a>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8002276:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800227a:	481d      	ldr	r0, [pc, #116]	; (80022f0 <main+0x994>)
 800227c:	f001 fe6f 	bl	8003f5e <HAL_GPIO_TogglePin>
			if(octave < 6){
 8002280:	4b21      	ldr	r3, [pc, #132]	; (8002308 <main+0x9ac>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2b05      	cmp	r3, #5
 8002286:	f73f abae 	bgt.w	80019e6 <main+0x8a>
				octave += 1;
 800228a:	4b1f      	ldr	r3, [pc, #124]	; (8002308 <main+0x9ac>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	3301      	adds	r3, #1
 8002290:	4a1d      	ldr	r2, [pc, #116]	; (8002308 <main+0x9ac>)
 8002292:	6013      	str	r3, [r2, #0]
				next_octave = octave + 1;
 8002294:	4b1c      	ldr	r3, [pc, #112]	; (8002308 <main+0x9ac>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	3301      	adds	r3, #1
 800229a:	4a1c      	ldr	r2, [pc, #112]	; (800230c <main+0x9b0>)
 800229c:	6013      	str	r3, [r2, #0]
				sprintf(octave_str, "%d", octave);
 800229e:	4b1a      	ldr	r3, [pc, #104]	; (8002308 <main+0x9ac>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	461a      	mov	r2, r3
 80022a4:	491a      	ldr	r1, [pc, #104]	; (8002310 <main+0x9b4>)
 80022a6:	4809      	ldr	r0, [pc, #36]	; (80022cc <main+0x970>)
 80022a8:	f002 ff00 	bl	80050ac <siprintf>
				sprintf(next_octave_str, "%d", next_octave);
 80022ac:	4b17      	ldr	r3, [pc, #92]	; (800230c <main+0x9b0>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	461a      	mov	r2, r3
 80022b2:	4917      	ldr	r1, [pc, #92]	; (8002310 <main+0x9b4>)
 80022b4:	480d      	ldr	r0, [pc, #52]	; (80022ec <main+0x990>)
 80022b6:	f002 fef9 	bl	80050ac <siprintf>
				if(active_note[1] == 'S'){
 80022ba:	4b05      	ldr	r3, [pc, #20]	; (80022d0 <main+0x974>)
 80022bc:	785b      	ldrb	r3, [r3, #1]
 80022be:	2b53      	cmp	r3, #83	; 0x53
 80022c0:	d128      	bne.n	8002314 <main+0x9b8>
					active_note[2] = octave_str;
 80022c2:	4b02      	ldr	r3, [pc, #8]	; (80022cc <main+0x970>)
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	4b02      	ldr	r3, [pc, #8]	; (80022d0 <main+0x974>)
 80022c8:	709a      	strb	r2, [r3, #2]
 80022ca:	e03b      	b.n	8002344 <main+0x9e8>
 80022cc:	20000b68 	.word	0x20000b68
 80022d0:	20000798 	.word	0x20000798
 80022d4:	08006a18 	.word	0x08006a18
 80022d8:	2000079c 	.word	0x2000079c
 80022dc:	40021000 	.word	0x40021000
 80022e0:	40020400 	.word	0x40020400
 80022e4:	20000000 	.word	0x20000000
 80022e8:	08006a14 	.word	0x08006a14
 80022ec:	20000b04 	.word	0x20000b04
 80022f0:	40020c00 	.word	0x40020c00
 80022f4:	20000094 	.word	0x20000094
 80022f8:	20000464 	.word	0x20000464
 80022fc:	200000e4 	.word	0x200000e4
 8002300:	200007e0 	.word	0x200007e0
 8002304:	20000478 	.word	0x20000478
 8002308:	20000004 	.word	0x20000004
 800230c:	20000b00 	.word	0x20000b00
 8002310:	08006a10 	.word	0x08006a10
				}else{
					if(active_note[0] == 'C'){
 8002314:	4b0e      	ldr	r3, [pc, #56]	; (8002350 <main+0x9f4>)
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	2b43      	cmp	r3, #67	; 0x43
 800231a:	d10f      	bne.n	800233c <main+0x9e0>
						if(active_note[1] != next_octave_str){
 800231c:	4b0c      	ldr	r3, [pc, #48]	; (8002350 <main+0x9f4>)
 800231e:	785b      	ldrb	r3, [r3, #1]
 8002320:	461a      	mov	r2, r3
 8002322:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <main+0x9f8>)
 8002324:	429a      	cmp	r2, r3
 8002326:	d004      	beq.n	8002332 <main+0x9d6>
							active_note[1] = next_octave_str;
 8002328:	4b0a      	ldr	r3, [pc, #40]	; (8002354 <main+0x9f8>)
 800232a:	b2da      	uxtb	r2, r3
 800232c:	4b08      	ldr	r3, [pc, #32]	; (8002350 <main+0x9f4>)
 800232e:	705a      	strb	r2, [r3, #1]
 8002330:	e008      	b.n	8002344 <main+0x9e8>
						}else{
							active_note[1] = octave_str;
 8002332:	4b09      	ldr	r3, [pc, #36]	; (8002358 <main+0x9fc>)
 8002334:	b2da      	uxtb	r2, r3
 8002336:	4b06      	ldr	r3, [pc, #24]	; (8002350 <main+0x9f4>)
 8002338:	705a      	strb	r2, [r3, #1]
 800233a:	e003      	b.n	8002344 <main+0x9e8>
						}
					}else{
						active_note[1] = octave_str;
 800233c:	4b06      	ldr	r3, [pc, #24]	; (8002358 <main+0x9fc>)
 800233e:	b2da      	uxtb	r2, r3
 8002340:	4b03      	ldr	r3, [pc, #12]	; (8002350 <main+0x9f4>)
 8002342:	705a      	strb	r2, [r3, #1]
					}
				}
				setNote(active_note, &htim6);
 8002344:	4905      	ldr	r1, [pc, #20]	; (800235c <main+0xa00>)
 8002346:	4802      	ldr	r0, [pc, #8]	; (8002350 <main+0x9f4>)
 8002348:	f7fe fdc8 	bl	8000edc <setNote>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);
 800234c:	f7ff bb4b 	b.w	80019e6 <main+0x8a>
 8002350:	20000798 	.word	0x20000798
 8002354:	20000b04 	.word	0x20000b04
 8002358:	20000b68 	.word	0x20000b68
 800235c:	2000079c 	.word	0x2000079c

08002360 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b094      	sub	sp, #80	; 0x50
 8002364:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002366:	f107 0320 	add.w	r3, r7, #32
 800236a:	2230      	movs	r2, #48	; 0x30
 800236c:	2100      	movs	r1, #0
 800236e:	4618      	mov	r0, r3
 8002370:	f002 fe94 	bl	800509c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002374:	f107 030c 	add.w	r3, r7, #12
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	605a      	str	r2, [r3, #4]
 800237e:	609a      	str	r2, [r3, #8]
 8002380:	60da      	str	r2, [r3, #12]
 8002382:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002384:	2300      	movs	r3, #0
 8002386:	60bb      	str	r3, [r7, #8]
 8002388:	4b28      	ldr	r3, [pc, #160]	; (800242c <SystemClock_Config+0xcc>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238c:	4a27      	ldr	r2, [pc, #156]	; (800242c <SystemClock_Config+0xcc>)
 800238e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002392:	6413      	str	r3, [r2, #64]	; 0x40
 8002394:	4b25      	ldr	r3, [pc, #148]	; (800242c <SystemClock_Config+0xcc>)
 8002396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002398:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800239c:	60bb      	str	r3, [r7, #8]
 800239e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023a0:	2300      	movs	r3, #0
 80023a2:	607b      	str	r3, [r7, #4]
 80023a4:	4b22      	ldr	r3, [pc, #136]	; (8002430 <SystemClock_Config+0xd0>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a21      	ldr	r2, [pc, #132]	; (8002430 <SystemClock_Config+0xd0>)
 80023aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023ae:	6013      	str	r3, [r2, #0]
 80023b0:	4b1f      	ldr	r3, [pc, #124]	; (8002430 <SystemClock_Config+0xd0>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023b8:	607b      	str	r3, [r7, #4]
 80023ba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80023bc:	2301      	movs	r3, #1
 80023be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023c4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023c6:	2302      	movs	r3, #2
 80023c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023ca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80023ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80023d0:	2304      	movs	r3, #4
 80023d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80023d4:	23a8      	movs	r3, #168	; 0xa8
 80023d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023d8:	2302      	movs	r3, #2
 80023da:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80023dc:	2304      	movs	r3, #4
 80023de:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023e0:	f107 0320 	add.w	r3, r7, #32
 80023e4:	4618      	mov	r0, r3
 80023e6:	f001 fdd5 	bl	8003f94 <HAL_RCC_OscConfig>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80023f0:	f000 f9d6 	bl	80027a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023f4:	230f      	movs	r3, #15
 80023f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023f8:	2302      	movs	r3, #2
 80023fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023fc:	2300      	movs	r3, #0
 80023fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002400:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002404:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002406:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800240a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800240c:	f107 030c 	add.w	r3, r7, #12
 8002410:	2105      	movs	r1, #5
 8002412:	4618      	mov	r0, r3
 8002414:	f002 f82e 	bl	8004474 <HAL_RCC_ClockConfig>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800241e:	f000 f9bf 	bl	80027a0 <Error_Handler>
  }
}
 8002422:	bf00      	nop
 8002424:	3750      	adds	r7, #80	; 0x50
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40023800 	.word	0x40023800
 8002430:	40007000 	.word	0x40007000

08002434 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800243a:	463b      	mov	r3, r7
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
 8002440:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 8002442:	4b15      	ldr	r3, [pc, #84]	; (8002498 <MX_DAC_Init+0x64>)
 8002444:	4a15      	ldr	r2, [pc, #84]	; (800249c <MX_DAC_Init+0x68>)
 8002446:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002448:	4813      	ldr	r0, [pc, #76]	; (8002498 <MX_DAC_Init+0x64>)
 800244a:	f000 fd7a 	bl	8002f42 <HAL_DAC_Init>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002454:	f000 f9a4 	bl	80027a0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8002458:	2304      	movs	r3, #4
 800245a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800245c:	2300      	movs	r3, #0
 800245e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002460:	463b      	mov	r3, r7
 8002462:	2200      	movs	r2, #0
 8002464:	4619      	mov	r1, r3
 8002466:	480c      	ldr	r0, [pc, #48]	; (8002498 <MX_DAC_Init+0x64>)
 8002468:	f000 feef 	bl	800324a <HAL_DAC_ConfigChannel>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d001      	beq.n	8002476 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002472:	f000 f995 	bl	80027a0 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8002476:	2314      	movs	r3, #20
 8002478:	603b      	str	r3, [r7, #0]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800247a:	463b      	mov	r3, r7
 800247c:	2210      	movs	r2, #16
 800247e:	4619      	mov	r1, r3
 8002480:	4805      	ldr	r0, [pc, #20]	; (8002498 <MX_DAC_Init+0x64>)
 8002482:	f000 fee2 	bl	800324a <HAL_DAC_ConfigChannel>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <MX_DAC_Init+0x5c>
  {
    Error_Handler();
 800248c:	f000 f988 	bl	80027a0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002490:	bf00      	nop
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	20000464 	.word	0x20000464
 800249c:	40007400 	.word	0x40007400

080024a0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024a6:	f107 0308 	add.w	r3, r7, #8
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	605a      	str	r2, [r3, #4]
 80024b0:	609a      	str	r2, [r3, #8]
 80024b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024b4:	463b      	mov	r3, r7
 80024b6:	2200      	movs	r2, #0
 80024b8:	601a      	str	r2, [r3, #0]
 80024ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024bc:	4b1d      	ldr	r3, [pc, #116]	; (8002534 <MX_TIM4_Init+0x94>)
 80024be:	4a1e      	ldr	r2, [pc, #120]	; (8002538 <MX_TIM4_Init+0x98>)
 80024c0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 6999;
 80024c2:	4b1c      	ldr	r3, [pc, #112]	; (8002534 <MX_TIM4_Init+0x94>)
 80024c4:	f641 3257 	movw	r2, #6999	; 0x1b57
 80024c8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ca:	4b1a      	ldr	r3, [pc, #104]	; (8002534 <MX_TIM4_Init+0x94>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 11999;
 80024d0:	4b18      	ldr	r3, [pc, #96]	; (8002534 <MX_TIM4_Init+0x94>)
 80024d2:	f642 62df 	movw	r2, #11999	; 0x2edf
 80024d6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024d8:	4b16      	ldr	r3, [pc, #88]	; (8002534 <MX_TIM4_Init+0x94>)
 80024da:	2200      	movs	r2, #0
 80024dc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024de:	4b15      	ldr	r3, [pc, #84]	; (8002534 <MX_TIM4_Init+0x94>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80024e4:	4813      	ldr	r0, [pc, #76]	; (8002534 <MX_TIM4_Init+0x94>)
 80024e6:	f002 f983 	bl	80047f0 <HAL_TIM_Base_Init>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80024f0:	f000 f956 	bl	80027a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80024fa:	f107 0308 	add.w	r3, r7, #8
 80024fe:	4619      	mov	r1, r3
 8002500:	480c      	ldr	r0, [pc, #48]	; (8002534 <MX_TIM4_Init+0x94>)
 8002502:	f002 faf7 	bl	8004af4 <HAL_TIM_ConfigClockSource>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 800250c:	f000 f948 	bl	80027a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002510:	2300      	movs	r3, #0
 8002512:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002514:	2300      	movs	r3, #0
 8002516:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002518:	463b      	mov	r3, r7
 800251a:	4619      	mov	r1, r3
 800251c:	4805      	ldr	r0, [pc, #20]	; (8002534 <MX_TIM4_Init+0x94>)
 800251e:	f002 fd03 	bl	8004f28 <HAL_TIMEx_MasterConfigSynchronization>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002528:	f000 f93a 	bl	80027a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800252c:	bf00      	nop
 800252e:	3718      	adds	r7, #24
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	200000a4 	.word	0x200000a4
 8002538:	40000800 	.word	0x40000800

0800253c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002542:	463b      	mov	r3, r7
 8002544:	2200      	movs	r2, #0
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800254a:	4b14      	ldr	r3, [pc, #80]	; (800259c <MX_TIM6_Init+0x60>)
 800254c:	4a14      	ldr	r2, [pc, #80]	; (80025a0 <MX_TIM6_Init+0x64>)
 800254e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8002550:	4b12      	ldr	r3, [pc, #72]	; (800259c <MX_TIM6_Init+0x60>)
 8002552:	2200      	movs	r2, #0
 8002554:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002556:	4b11      	ldr	r3, [pc, #68]	; (800259c <MX_TIM6_Init+0x60>)
 8002558:	2200      	movs	r2, #0
 800255a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0;
 800255c:	4b0f      	ldr	r3, [pc, #60]	; (800259c <MX_TIM6_Init+0x60>)
 800255e:	2200      	movs	r2, #0
 8002560:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002562:	4b0e      	ldr	r3, [pc, #56]	; (800259c <MX_TIM6_Init+0x60>)
 8002564:	2200      	movs	r2, #0
 8002566:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002568:	480c      	ldr	r0, [pc, #48]	; (800259c <MX_TIM6_Init+0x60>)
 800256a:	f002 f941 	bl	80047f0 <HAL_TIM_Base_Init>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8002574:	f000 f914 	bl	80027a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002578:	2320      	movs	r3, #32
 800257a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800257c:	2300      	movs	r3, #0
 800257e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002580:	463b      	mov	r3, r7
 8002582:	4619      	mov	r1, r3
 8002584:	4805      	ldr	r0, [pc, #20]	; (800259c <MX_TIM6_Init+0x60>)
 8002586:	f002 fccf 	bl	8004f28 <HAL_TIMEx_MasterConfigSynchronization>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8002590:	f000 f906 	bl	80027a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002594:	bf00      	nop
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	2000079c 	.word	0x2000079c
 80025a0:	40001000 	.word	0x40001000

080025a4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025aa:	463b      	mov	r3, r7
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80025b2:	4b14      	ldr	r3, [pc, #80]	; (8002604 <MX_TIM7_Init+0x60>)
 80025b4:	4a14      	ldr	r2, [pc, #80]	; (8002608 <MX_TIM7_Init+0x64>)
 80025b6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 80025b8:	4b12      	ldr	r3, [pc, #72]	; (8002604 <MX_TIM7_Init+0x60>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025be:	4b11      	ldr	r3, [pc, #68]	; (8002604 <MX_TIM7_Init+0x60>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 0;
 80025c4:	4b0f      	ldr	r3, [pc, #60]	; (8002604 <MX_TIM7_Init+0x60>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ca:	4b0e      	ldr	r3, [pc, #56]	; (8002604 <MX_TIM7_Init+0x60>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80025d0:	480c      	ldr	r0, [pc, #48]	; (8002604 <MX_TIM7_Init+0x60>)
 80025d2:	f002 f90d 	bl	80047f0 <HAL_TIM_Base_Init>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 80025dc:	f000 f8e0 	bl	80027a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80025e0:	2320      	movs	r3, #32
 80025e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025e4:	2300      	movs	r3, #0
 80025e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80025e8:	463b      	mov	r3, r7
 80025ea:	4619      	mov	r1, r3
 80025ec:	4805      	ldr	r0, [pc, #20]	; (8002604 <MX_TIM7_Init+0x60>)
 80025ee:	f002 fc9b 	bl	8004f28 <HAL_TIMEx_MasterConfigSynchronization>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 80025f8:	f000 f8d2 	bl	80027a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80025fc:	bf00      	nop
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	20000b6c 	.word	0x20000b6c
 8002608:	40001400 	.word	0x40001400

0800260c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002612:	2300      	movs	r3, #0
 8002614:	607b      	str	r3, [r7, #4]
 8002616:	4b10      	ldr	r3, [pc, #64]	; (8002658 <MX_DMA_Init+0x4c>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261a:	4a0f      	ldr	r2, [pc, #60]	; (8002658 <MX_DMA_Init+0x4c>)
 800261c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002620:	6313      	str	r3, [r2, #48]	; 0x30
 8002622:	4b0d      	ldr	r3, [pc, #52]	; (8002658 <MX_DMA_Init+0x4c>)
 8002624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002626:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800262a:	607b      	str	r3, [r7, #4]
 800262c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800262e:	2200      	movs	r2, #0
 8002630:	2100      	movs	r1, #0
 8002632:	2010      	movs	r0, #16
 8002634:	f000 fc4f 	bl	8002ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002638:	2010      	movs	r0, #16
 800263a:	f000 fc68 	bl	8002f0e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800263e:	2200      	movs	r2, #0
 8002640:	2100      	movs	r1, #0
 8002642:	2011      	movs	r0, #17
 8002644:	f000 fc47 	bl	8002ed6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002648:	2011      	movs	r0, #17
 800264a:	f000 fc60 	bl	8002f0e <HAL_NVIC_EnableIRQ>

}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	40023800 	.word	0x40023800

0800265c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b08a      	sub	sp, #40	; 0x28
 8002660:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002662:	f107 0314 	add.w	r3, r7, #20
 8002666:	2200      	movs	r2, #0
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	605a      	str	r2, [r3, #4]
 800266c:	609a      	str	r2, [r3, #8]
 800266e:	60da      	str	r2, [r3, #12]
 8002670:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002672:	2300      	movs	r3, #0
 8002674:	613b      	str	r3, [r7, #16]
 8002676:	4b45      	ldr	r3, [pc, #276]	; (800278c <MX_GPIO_Init+0x130>)
 8002678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267a:	4a44      	ldr	r2, [pc, #272]	; (800278c <MX_GPIO_Init+0x130>)
 800267c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002680:	6313      	str	r3, [r2, #48]	; 0x30
 8002682:	4b42      	ldr	r3, [pc, #264]	; (800278c <MX_GPIO_Init+0x130>)
 8002684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800268a:	613b      	str	r3, [r7, #16]
 800268c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800268e:	2300      	movs	r3, #0
 8002690:	60fb      	str	r3, [r7, #12]
 8002692:	4b3e      	ldr	r3, [pc, #248]	; (800278c <MX_GPIO_Init+0x130>)
 8002694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002696:	4a3d      	ldr	r2, [pc, #244]	; (800278c <MX_GPIO_Init+0x130>)
 8002698:	f043 0301 	orr.w	r3, r3, #1
 800269c:	6313      	str	r3, [r2, #48]	; 0x30
 800269e:	4b3b      	ldr	r3, [pc, #236]	; (800278c <MX_GPIO_Init+0x130>)
 80026a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a2:	f003 0301 	and.w	r3, r3, #1
 80026a6:	60fb      	str	r3, [r7, #12]
 80026a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80026aa:	2300      	movs	r3, #0
 80026ac:	60bb      	str	r3, [r7, #8]
 80026ae:	4b37      	ldr	r3, [pc, #220]	; (800278c <MX_GPIO_Init+0x130>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	4a36      	ldr	r2, [pc, #216]	; (800278c <MX_GPIO_Init+0x130>)
 80026b4:	f043 0310 	orr.w	r3, r3, #16
 80026b8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ba:	4b34      	ldr	r3, [pc, #208]	; (800278c <MX_GPIO_Init+0x130>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026be:	f003 0310 	and.w	r3, r3, #16
 80026c2:	60bb      	str	r3, [r7, #8]
 80026c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026c6:	2300      	movs	r3, #0
 80026c8:	607b      	str	r3, [r7, #4]
 80026ca:	4b30      	ldr	r3, [pc, #192]	; (800278c <MX_GPIO_Init+0x130>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ce:	4a2f      	ldr	r2, [pc, #188]	; (800278c <MX_GPIO_Init+0x130>)
 80026d0:	f043 0302 	orr.w	r3, r3, #2
 80026d4:	6313      	str	r3, [r2, #48]	; 0x30
 80026d6:	4b2d      	ldr	r3, [pc, #180]	; (800278c <MX_GPIO_Init+0x130>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026da:	f003 0302 	and.w	r3, r3, #2
 80026de:	607b      	str	r3, [r7, #4]
 80026e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	603b      	str	r3, [r7, #0]
 80026e6:	4b29      	ldr	r3, [pc, #164]	; (800278c <MX_GPIO_Init+0x130>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ea:	4a28      	ldr	r2, [pc, #160]	; (800278c <MX_GPIO_Init+0x130>)
 80026ec:	f043 0308 	orr.w	r3, r3, #8
 80026f0:	6313      	str	r3, [r2, #48]	; 0x30
 80026f2:	4b26      	ldr	r3, [pc, #152]	; (800278c <MX_GPIO_Init+0x130>)
 80026f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f6:	f003 0308 	and.w	r3, r3, #8
 80026fa:	603b      	str	r3, [r7, #0]
 80026fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_SET);
 80026fe:	2201      	movs	r2, #1
 8002700:	f44f 61f0 	mov.w	r1, #1920	; 0x780
 8002704:	4822      	ldr	r0, [pc, #136]	; (8002790 <MX_GPIO_Init+0x134>)
 8002706:	f001 fc11 	bl	8003f2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800270a:	2200      	movs	r2, #0
 800270c:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002710:	4820      	ldr	r0, [pc, #128]	; (8002794 <MX_GPIO_Init+0x138>)
 8002712:	f001 fc0b 	bl	8003f2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002716:	2301      	movs	r3, #1
 8002718:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800271a:	2300      	movs	r3, #0
 800271c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271e:	2300      	movs	r3, #0
 8002720:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002722:	f107 0314 	add.w	r3, r7, #20
 8002726:	4619      	mov	r1, r3
 8002728:	481b      	ldr	r0, [pc, #108]	; (8002798 <MX_GPIO_Init+0x13c>)
 800272a:	f001 fa4d 	bl	8003bc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800272e:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8002732:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002734:	2301      	movs	r3, #1
 8002736:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002738:	2302      	movs	r3, #2
 800273a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800273c:	2300      	movs	r3, #0
 800273e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002740:	f107 0314 	add.w	r3, r7, #20
 8002744:	4619      	mov	r1, r3
 8002746:	4812      	ldr	r0, [pc, #72]	; (8002790 <MX_GPIO_Init+0x134>)
 8002748:	f001 fa3e 	bl	8003bc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800274c:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8002750:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002752:	2300      	movs	r3, #0
 8002754:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002756:	2301      	movs	r3, #1
 8002758:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800275a:	f107 0314 	add.w	r3, r7, #20
 800275e:	4619      	mov	r1, r3
 8002760:	480e      	ldr	r0, [pc, #56]	; (800279c <MX_GPIO_Init+0x140>)
 8002762:	f001 fa31 	bl	8003bc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002766:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800276a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800276c:	2301      	movs	r3, #1
 800276e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002770:	2302      	movs	r3, #2
 8002772:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002774:	2300      	movs	r3, #0
 8002776:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002778:	f107 0314 	add.w	r3, r7, #20
 800277c:	4619      	mov	r1, r3
 800277e:	4805      	ldr	r0, [pc, #20]	; (8002794 <MX_GPIO_Init+0x138>)
 8002780:	f001 fa22 	bl	8003bc8 <HAL_GPIO_Init>

}
 8002784:	bf00      	nop
 8002786:	3728      	adds	r7, #40	; 0x28
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	40023800 	.word	0x40023800
 8002790:	40021000 	.word	0x40021000
 8002794:	40020c00 	.word	0x40020c00
 8002798:	40020000 	.word	0x40020000
 800279c:	40020400 	.word	0x40020400

080027a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80027a4:	bf00      	nop
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
	...

080027b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027b6:	2300      	movs	r3, #0
 80027b8:	607b      	str	r3, [r7, #4]
 80027ba:	4b10      	ldr	r3, [pc, #64]	; (80027fc <HAL_MspInit+0x4c>)
 80027bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027be:	4a0f      	ldr	r2, [pc, #60]	; (80027fc <HAL_MspInit+0x4c>)
 80027c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027c4:	6453      	str	r3, [r2, #68]	; 0x44
 80027c6:	4b0d      	ldr	r3, [pc, #52]	; (80027fc <HAL_MspInit+0x4c>)
 80027c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027ce:	607b      	str	r3, [r7, #4]
 80027d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027d2:	2300      	movs	r3, #0
 80027d4:	603b      	str	r3, [r7, #0]
 80027d6:	4b09      	ldr	r3, [pc, #36]	; (80027fc <HAL_MspInit+0x4c>)
 80027d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027da:	4a08      	ldr	r2, [pc, #32]	; (80027fc <HAL_MspInit+0x4c>)
 80027dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027e0:	6413      	str	r3, [r2, #64]	; 0x40
 80027e2:	4b06      	ldr	r3, [pc, #24]	; (80027fc <HAL_MspInit+0x4c>)
 80027e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ea:	603b      	str	r3, [r7, #0]
 80027ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027ee:	bf00      	nop
 80027f0:	370c      	adds	r7, #12
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	40023800 	.word	0x40023800

08002800 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b08a      	sub	sp, #40	; 0x28
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002808:	f107 0314 	add.w	r3, r7, #20
 800280c:	2200      	movs	r2, #0
 800280e:	601a      	str	r2, [r3, #0]
 8002810:	605a      	str	r2, [r3, #4]
 8002812:	609a      	str	r2, [r3, #8]
 8002814:	60da      	str	r2, [r3, #12]
 8002816:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a55      	ldr	r2, [pc, #340]	; (8002974 <HAL_DAC_MspInit+0x174>)
 800281e:	4293      	cmp	r3, r2
 8002820:	f040 80a4 	bne.w	800296c <HAL_DAC_MspInit+0x16c>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002824:	2300      	movs	r3, #0
 8002826:	613b      	str	r3, [r7, #16]
 8002828:	4b53      	ldr	r3, [pc, #332]	; (8002978 <HAL_DAC_MspInit+0x178>)
 800282a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282c:	4a52      	ldr	r2, [pc, #328]	; (8002978 <HAL_DAC_MspInit+0x178>)
 800282e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002832:	6413      	str	r3, [r2, #64]	; 0x40
 8002834:	4b50      	ldr	r3, [pc, #320]	; (8002978 <HAL_DAC_MspInit+0x178>)
 8002836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002838:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800283c:	613b      	str	r3, [r7, #16]
 800283e:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002840:	2300      	movs	r3, #0
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	4b4c      	ldr	r3, [pc, #304]	; (8002978 <HAL_DAC_MspInit+0x178>)
 8002846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002848:	4a4b      	ldr	r2, [pc, #300]	; (8002978 <HAL_DAC_MspInit+0x178>)
 800284a:	f043 0301 	orr.w	r3, r3, #1
 800284e:	6313      	str	r3, [r2, #48]	; 0x30
 8002850:	4b49      	ldr	r3, [pc, #292]	; (8002978 <HAL_DAC_MspInit+0x178>)
 8002852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002854:	f003 0301 	and.w	r3, r3, #1
 8002858:	60fb      	str	r3, [r7, #12]
 800285a:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800285c:	2330      	movs	r3, #48	; 0x30
 800285e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002860:	2303      	movs	r3, #3
 8002862:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002864:	2300      	movs	r3, #0
 8002866:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002868:	f107 0314 	add.w	r3, r7, #20
 800286c:	4619      	mov	r1, r3
 800286e:	4843      	ldr	r0, [pc, #268]	; (800297c <HAL_DAC_MspInit+0x17c>)
 8002870:	f001 f9aa 	bl	8003bc8 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8002874:	4b42      	ldr	r3, [pc, #264]	; (8002980 <HAL_DAC_MspInit+0x180>)
 8002876:	4a43      	ldr	r2, [pc, #268]	; (8002984 <HAL_DAC_MspInit+0x184>)
 8002878:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 800287a:	4b41      	ldr	r3, [pc, #260]	; (8002980 <HAL_DAC_MspInit+0x180>)
 800287c:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8002880:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002882:	4b3f      	ldr	r3, [pc, #252]	; (8002980 <HAL_DAC_MspInit+0x180>)
 8002884:	2240      	movs	r2, #64	; 0x40
 8002886:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002888:	4b3d      	ldr	r3, [pc, #244]	; (8002980 <HAL_DAC_MspInit+0x180>)
 800288a:	2200      	movs	r2, #0
 800288c:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 800288e:	4b3c      	ldr	r3, [pc, #240]	; (8002980 <HAL_DAC_MspInit+0x180>)
 8002890:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002894:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002896:	4b3a      	ldr	r3, [pc, #232]	; (8002980 <HAL_DAC_MspInit+0x180>)
 8002898:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800289c:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800289e:	4b38      	ldr	r3, [pc, #224]	; (8002980 <HAL_DAC_MspInit+0x180>)
 80028a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80028a4:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80028a6:	4b36      	ldr	r3, [pc, #216]	; (8002980 <HAL_DAC_MspInit+0x180>)
 80028a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028ac:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 80028ae:	4b34      	ldr	r3, [pc, #208]	; (8002980 <HAL_DAC_MspInit+0x180>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80028b4:	4b32      	ldr	r3, [pc, #200]	; (8002980 <HAL_DAC_MspInit+0x180>)
 80028b6:	2204      	movs	r2, #4
 80028b8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80028ba:	4b31      	ldr	r3, [pc, #196]	; (8002980 <HAL_DAC_MspInit+0x180>)
 80028bc:	2203      	movs	r2, #3
 80028be:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_dac1.Init.MemBurst = DMA_MBURST_SINGLE;
 80028c0:	4b2f      	ldr	r3, [pc, #188]	; (8002980 <HAL_DAC_MspInit+0x180>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_dac1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80028c6:	4b2e      	ldr	r3, [pc, #184]	; (8002980 <HAL_DAC_MspInit+0x180>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80028cc:	482c      	ldr	r0, [pc, #176]	; (8002980 <HAL_DAC_MspInit+0x180>)
 80028ce:	f000 fd9d 	bl	800340c <HAL_DMA_Init>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <HAL_DAC_MspInit+0xdc>
    {
      Error_Handler();
 80028d8:	f7ff ff62 	bl	80027a0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4a28      	ldr	r2, [pc, #160]	; (8002980 <HAL_DAC_MspInit+0x180>)
 80028e0:	609a      	str	r2, [r3, #8]
 80028e2:	4a27      	ldr	r2, [pc, #156]	; (8002980 <HAL_DAC_MspInit+0x180>)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 80028e8:	4b27      	ldr	r3, [pc, #156]	; (8002988 <HAL_DAC_MspInit+0x188>)
 80028ea:	4a28      	ldr	r2, [pc, #160]	; (800298c <HAL_DAC_MspInit+0x18c>)
 80028ec:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 80028ee:	4b26      	ldr	r3, [pc, #152]	; (8002988 <HAL_DAC_MspInit+0x188>)
 80028f0:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80028f4:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80028f6:	4b24      	ldr	r3, [pc, #144]	; (8002988 <HAL_DAC_MspInit+0x188>)
 80028f8:	2240      	movs	r2, #64	; 0x40
 80028fa:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 80028fc:	4b22      	ldr	r3, [pc, #136]	; (8002988 <HAL_DAC_MspInit+0x188>)
 80028fe:	2200      	movs	r2, #0
 8002900:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 8002902:	4b21      	ldr	r3, [pc, #132]	; (8002988 <HAL_DAC_MspInit+0x188>)
 8002904:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002908:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800290a:	4b1f      	ldr	r3, [pc, #124]	; (8002988 <HAL_DAC_MspInit+0x188>)
 800290c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002910:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002912:	4b1d      	ldr	r3, [pc, #116]	; (8002988 <HAL_DAC_MspInit+0x188>)
 8002914:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002918:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 800291a:	4b1b      	ldr	r3, [pc, #108]	; (8002988 <HAL_DAC_MspInit+0x188>)
 800291c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002920:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_LOW;
 8002922:	4b19      	ldr	r3, [pc, #100]	; (8002988 <HAL_DAC_MspInit+0x188>)
 8002924:	2200      	movs	r2, #0
 8002926:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002928:	4b17      	ldr	r3, [pc, #92]	; (8002988 <HAL_DAC_MspInit+0x188>)
 800292a:	2204      	movs	r2, #4
 800292c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_dac2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800292e:	4b16      	ldr	r3, [pc, #88]	; (8002988 <HAL_DAC_MspInit+0x188>)
 8002930:	2203      	movs	r2, #3
 8002932:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_dac2.Init.MemBurst = DMA_MBURST_SINGLE;
 8002934:	4b14      	ldr	r3, [pc, #80]	; (8002988 <HAL_DAC_MspInit+0x188>)
 8002936:	2200      	movs	r2, #0
 8002938:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_dac2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800293a:	4b13      	ldr	r3, [pc, #76]	; (8002988 <HAL_DAC_MspInit+0x188>)
 800293c:	2200      	movs	r2, #0
 800293e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 8002940:	4811      	ldr	r0, [pc, #68]	; (8002988 <HAL_DAC_MspInit+0x188>)
 8002942:	f000 fd63 	bl	800340c <HAL_DMA_Init>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <HAL_DAC_MspInit+0x150>
    {
      Error_Handler();
 800294c:	f7ff ff28 	bl	80027a0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4a0d      	ldr	r2, [pc, #52]	; (8002988 <HAL_DAC_MspInit+0x188>)
 8002954:	60da      	str	r2, [r3, #12]
 8002956:	4a0c      	ldr	r2, [pc, #48]	; (8002988 <HAL_DAC_MspInit+0x188>)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800295c:	2200      	movs	r2, #0
 800295e:	2100      	movs	r1, #0
 8002960:	2036      	movs	r0, #54	; 0x36
 8002962:	f000 fab8 	bl	8002ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002966:	2036      	movs	r0, #54	; 0x36
 8002968:	f000 fad1 	bl	8002f0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800296c:	bf00      	nop
 800296e:	3728      	adds	r7, #40	; 0x28
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40007400 	.word	0x40007400
 8002978:	40023800 	.word	0x40023800
 800297c:	40020000 	.word	0x40020000
 8002980:	20000404 	.word	0x20000404
 8002984:	40026088 	.word	0x40026088
 8002988:	20000b08 	.word	0x20000b08
 800298c:	400260a0 	.word	0x400260a0

08002990 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a2a      	ldr	r2, [pc, #168]	; (8002a48 <HAL_TIM_Base_MspInit+0xb8>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d116      	bne.n	80029d0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80029a2:	2300      	movs	r3, #0
 80029a4:	617b      	str	r3, [r7, #20]
 80029a6:	4b29      	ldr	r3, [pc, #164]	; (8002a4c <HAL_TIM_Base_MspInit+0xbc>)
 80029a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029aa:	4a28      	ldr	r2, [pc, #160]	; (8002a4c <HAL_TIM_Base_MspInit+0xbc>)
 80029ac:	f043 0304 	orr.w	r3, r3, #4
 80029b0:	6413      	str	r3, [r2, #64]	; 0x40
 80029b2:	4b26      	ldr	r3, [pc, #152]	; (8002a4c <HAL_TIM_Base_MspInit+0xbc>)
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	f003 0304 	and.w	r3, r3, #4
 80029ba:	617b      	str	r3, [r7, #20]
 80029bc:	697b      	ldr	r3, [r7, #20]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80029be:	2200      	movs	r2, #0
 80029c0:	2100      	movs	r1, #0
 80029c2:	201e      	movs	r0, #30
 80029c4:	f000 fa87 	bl	8002ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80029c8:	201e      	movs	r0, #30
 80029ca:	f000 faa0 	bl	8002f0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80029ce:	e036      	b.n	8002a3e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM6)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a1e      	ldr	r2, [pc, #120]	; (8002a50 <HAL_TIM_Base_MspInit+0xc0>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d116      	bne.n	8002a08 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80029da:	2300      	movs	r3, #0
 80029dc:	613b      	str	r3, [r7, #16]
 80029de:	4b1b      	ldr	r3, [pc, #108]	; (8002a4c <HAL_TIM_Base_MspInit+0xbc>)
 80029e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e2:	4a1a      	ldr	r2, [pc, #104]	; (8002a4c <HAL_TIM_Base_MspInit+0xbc>)
 80029e4:	f043 0310 	orr.w	r3, r3, #16
 80029e8:	6413      	str	r3, [r2, #64]	; 0x40
 80029ea:	4b18      	ldr	r3, [pc, #96]	; (8002a4c <HAL_TIM_Base_MspInit+0xbc>)
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	f003 0310 	and.w	r3, r3, #16
 80029f2:	613b      	str	r3, [r7, #16]
 80029f4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80029f6:	2200      	movs	r2, #0
 80029f8:	2100      	movs	r1, #0
 80029fa:	2036      	movs	r0, #54	; 0x36
 80029fc:	f000 fa6b 	bl	8002ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002a00:	2036      	movs	r0, #54	; 0x36
 8002a02:	f000 fa84 	bl	8002f0e <HAL_NVIC_EnableIRQ>
}
 8002a06:	e01a      	b.n	8002a3e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM7)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a11      	ldr	r2, [pc, #68]	; (8002a54 <HAL_TIM_Base_MspInit+0xc4>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d115      	bne.n	8002a3e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002a12:	2300      	movs	r3, #0
 8002a14:	60fb      	str	r3, [r7, #12]
 8002a16:	4b0d      	ldr	r3, [pc, #52]	; (8002a4c <HAL_TIM_Base_MspInit+0xbc>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1a:	4a0c      	ldr	r2, [pc, #48]	; (8002a4c <HAL_TIM_Base_MspInit+0xbc>)
 8002a1c:	f043 0320 	orr.w	r3, r3, #32
 8002a20:	6413      	str	r3, [r2, #64]	; 0x40
 8002a22:	4b0a      	ldr	r3, [pc, #40]	; (8002a4c <HAL_TIM_Base_MspInit+0xbc>)
 8002a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a26:	f003 0320 	and.w	r3, r3, #32
 8002a2a:	60fb      	str	r3, [r7, #12]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2100      	movs	r1, #0
 8002a32:	2037      	movs	r0, #55	; 0x37
 8002a34:	f000 fa4f 	bl	8002ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002a38:	2037      	movs	r0, #55	; 0x37
 8002a3a:	f000 fa68 	bl	8002f0e <HAL_NVIC_EnableIRQ>
}
 8002a3e:	bf00      	nop
 8002a40:	3718      	adds	r7, #24
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	40000800 	.word	0x40000800
 8002a4c:	40023800 	.word	0x40023800
 8002a50:	40001000 	.word	0x40001000
 8002a54:	40001400 	.word	0x40001400

08002a58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002a5c:	bf00      	nop
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr

08002a66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a66:	b480      	push	{r7}
 8002a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a6a:	e7fe      	b.n	8002a6a <HardFault_Handler+0x4>

08002a6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a70:	e7fe      	b.n	8002a70 <MemManage_Handler+0x4>

08002a72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a72:	b480      	push	{r7}
 8002a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a76:	e7fe      	b.n	8002a76 <BusFault_Handler+0x4>

08002a78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a7c:	e7fe      	b.n	8002a7c <UsageFault_Handler+0x4>

08002a7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a82:	bf00      	nop
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a90:	bf00      	nop
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr

08002a9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a9e:	bf00      	nop
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002aac:	f000 f8f6 	bl	8002c9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ab0:	bf00      	nop
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8002ab8:	4802      	ldr	r0, [pc, #8]	; (8002ac4 <DMA1_Stream5_IRQHandler+0x10>)
 8002aba:	f000 fe1d 	bl	80036f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002abe:	bf00      	nop
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	20000404 	.word	0x20000404

08002ac8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 8002acc:	4802      	ldr	r0, [pc, #8]	; (8002ad8 <DMA1_Stream6_IRQHandler+0x10>)
 8002ace:	f000 fe13 	bl	80036f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002ad2:	bf00      	nop
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	20000b08 	.word	0x20000b08

08002adc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002ae0:	4802      	ldr	r0, [pc, #8]	; (8002aec <TIM4_IRQHandler+0x10>)
 8002ae2:	f001 feff 	bl	80048e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002ae6:	bf00      	nop
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	200000a4 	.word	0x200000a4

08002af0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8002af4:	4803      	ldr	r0, [pc, #12]	; (8002b04 <TIM6_DAC_IRQHandler+0x14>)
 8002af6:	f000 fb36 	bl	8003166 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8002afa:	4803      	ldr	r0, [pc, #12]	; (8002b08 <TIM6_DAC_IRQHandler+0x18>)
 8002afc:	f001 fef2 	bl	80048e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002b00:	bf00      	nop
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	20000464 	.word	0x20000464
 8002b08:	2000079c 	.word	0x2000079c

08002b0c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002b10:	4802      	ldr	r0, [pc, #8]	; (8002b1c <TIM7_IRQHandler+0x10>)
 8002b12:	f001 fee7 	bl	80048e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002b16:	bf00      	nop
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	20000b6c 	.word	0x20000b6c

08002b20 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002b28:	4b11      	ldr	r3, [pc, #68]	; (8002b70 <_sbrk+0x50>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d102      	bne.n	8002b36 <_sbrk+0x16>
		heap_end = &end;
 8002b30:	4b0f      	ldr	r3, [pc, #60]	; (8002b70 <_sbrk+0x50>)
 8002b32:	4a10      	ldr	r2, [pc, #64]	; (8002b74 <_sbrk+0x54>)
 8002b34:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002b36:	4b0e      	ldr	r3, [pc, #56]	; (8002b70 <_sbrk+0x50>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002b3c:	4b0c      	ldr	r3, [pc, #48]	; (8002b70 <_sbrk+0x50>)
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4413      	add	r3, r2
 8002b44:	466a      	mov	r2, sp
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d907      	bls.n	8002b5a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002b4a:	f002 fa7d 	bl	8005048 <__errno>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	230c      	movs	r3, #12
 8002b52:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002b54:	f04f 33ff 	mov.w	r3, #4294967295
 8002b58:	e006      	b.n	8002b68 <_sbrk+0x48>
	}

	heap_end += incr;
 8002b5a:	4b05      	ldr	r3, [pc, #20]	; (8002b70 <_sbrk+0x50>)
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4413      	add	r3, r2
 8002b62:	4a03      	ldr	r2, [pc, #12]	; (8002b70 <_sbrk+0x50>)
 8002b64:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002b66:	68fb      	ldr	r3, [r7, #12]
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3710      	adds	r7, #16
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	20000098 	.word	0x20000098
 8002b74:	20000bb8 	.word	0x20000bb8

08002b78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b7c:	4b08      	ldr	r3, [pc, #32]	; (8002ba0 <SystemInit+0x28>)
 8002b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b82:	4a07      	ldr	r2, [pc, #28]	; (8002ba0 <SystemInit+0x28>)
 8002b84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002b8c:	4b04      	ldr	r3, [pc, #16]	; (8002ba0 <SystemInit+0x28>)
 8002b8e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b92:	609a      	str	r2, [r3, #8]
#endif
}
 8002b94:	bf00      	nop
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	e000ed00 	.word	0xe000ed00

08002ba4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ba4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002bdc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002ba8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002baa:	e003      	b.n	8002bb4 <LoopCopyDataInit>

08002bac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002bac:	4b0c      	ldr	r3, [pc, #48]	; (8002be0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002bae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002bb0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002bb2:	3104      	adds	r1, #4

08002bb4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002bb4:	480b      	ldr	r0, [pc, #44]	; (8002be4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002bb6:	4b0c      	ldr	r3, [pc, #48]	; (8002be8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002bb8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002bba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002bbc:	d3f6      	bcc.n	8002bac <CopyDataInit>
  ldr  r2, =_sbss
 8002bbe:	4a0b      	ldr	r2, [pc, #44]	; (8002bec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002bc0:	e002      	b.n	8002bc8 <LoopFillZerobss>

08002bc2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002bc2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002bc4:	f842 3b04 	str.w	r3, [r2], #4

08002bc8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002bc8:	4b09      	ldr	r3, [pc, #36]	; (8002bf0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002bca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002bcc:	d3f9      	bcc.n	8002bc2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002bce:	f7ff ffd3 	bl	8002b78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bd2:	f002 fa3f 	bl	8005054 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bd6:	f7fe fec1 	bl	800195c <main>
  bx  lr    
 8002bda:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002bdc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002be0:	08006c80 	.word	0x08006c80
  ldr  r0, =_sdata
 8002be4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002be8:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 8002bec:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8002bf0:	20000bb4 	.word	0x20000bb4

08002bf4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bf4:	e7fe      	b.n	8002bf4 <ADC_IRQHandler>
	...

08002bf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bfc:	4b0e      	ldr	r3, [pc, #56]	; (8002c38 <HAL_Init+0x40>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a0d      	ldr	r2, [pc, #52]	; (8002c38 <HAL_Init+0x40>)
 8002c02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c08:	4b0b      	ldr	r3, [pc, #44]	; (8002c38 <HAL_Init+0x40>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a0a      	ldr	r2, [pc, #40]	; (8002c38 <HAL_Init+0x40>)
 8002c0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c14:	4b08      	ldr	r3, [pc, #32]	; (8002c38 <HAL_Init+0x40>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a07      	ldr	r2, [pc, #28]	; (8002c38 <HAL_Init+0x40>)
 8002c1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c20:	2003      	movs	r0, #3
 8002c22:	f000 f94d 	bl	8002ec0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c26:	2000      	movs	r0, #0
 8002c28:	f000 f808 	bl	8002c3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c2c:	f7ff fdc0 	bl	80027b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	40023c00 	.word	0x40023c00

08002c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c44:	4b12      	ldr	r3, [pc, #72]	; (8002c90 <HAL_InitTick+0x54>)
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	4b12      	ldr	r3, [pc, #72]	; (8002c94 <HAL_InitTick+0x58>)
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f000 f965 	bl	8002f2a <HAL_SYSTICK_Config>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e00e      	b.n	8002c88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2b0f      	cmp	r3, #15
 8002c6e:	d80a      	bhi.n	8002c86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c70:	2200      	movs	r2, #0
 8002c72:	6879      	ldr	r1, [r7, #4]
 8002c74:	f04f 30ff 	mov.w	r0, #4294967295
 8002c78:	f000 f92d 	bl	8002ed6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c7c:	4a06      	ldr	r2, [pc, #24]	; (8002c98 <HAL_InitTick+0x5c>)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c82:	2300      	movs	r3, #0
 8002c84:	e000      	b.n	8002c88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3708      	adds	r7, #8
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	20000008 	.word	0x20000008
 8002c94:	20000010 	.word	0x20000010
 8002c98:	2000000c 	.word	0x2000000c

08002c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ca0:	4b06      	ldr	r3, [pc, #24]	; (8002cbc <HAL_IncTick+0x20>)
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	4b06      	ldr	r3, [pc, #24]	; (8002cc0 <HAL_IncTick+0x24>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4413      	add	r3, r2
 8002cac:	4a04      	ldr	r2, [pc, #16]	; (8002cc0 <HAL_IncTick+0x24>)
 8002cae:	6013      	str	r3, [r2, #0]
}
 8002cb0:	bf00      	nop
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	20000010 	.word	0x20000010
 8002cc0:	20000bac 	.word	0x20000bac

08002cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8002cc8:	4b03      	ldr	r3, [pc, #12]	; (8002cd8 <HAL_GetTick+0x14>)
 8002cca:	681b      	ldr	r3, [r3, #0]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	20000bac 	.word	0x20000bac

08002cdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ce4:	f7ff ffee 	bl	8002cc4 <HAL_GetTick>
 8002ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf4:	d005      	beq.n	8002d02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cf6:	4b09      	ldr	r3, [pc, #36]	; (8002d1c <HAL_Delay+0x40>)
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	4413      	add	r3, r2
 8002d00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d02:	bf00      	nop
 8002d04:	f7ff ffde 	bl	8002cc4 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d8f7      	bhi.n	8002d04 <HAL_Delay+0x28>
  {
  }
}
 8002d14:	bf00      	nop
 8002d16:	3710      	adds	r7, #16
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	20000010 	.word	0x20000010

08002d20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d30:	4b0c      	ldr	r3, [pc, #48]	; (8002d64 <__NVIC_SetPriorityGrouping+0x44>)
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d36:	68ba      	ldr	r2, [r7, #8]
 8002d38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d52:	4a04      	ldr	r2, [pc, #16]	; (8002d64 <__NVIC_SetPriorityGrouping+0x44>)
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	60d3      	str	r3, [r2, #12]
}
 8002d58:	bf00      	nop
 8002d5a:	3714      	adds	r7, #20
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr
 8002d64:	e000ed00 	.word	0xe000ed00

08002d68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d6c:	4b04      	ldr	r3, [pc, #16]	; (8002d80 <__NVIC_GetPriorityGrouping+0x18>)
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	0a1b      	lsrs	r3, r3, #8
 8002d72:	f003 0307 	and.w	r3, r3, #7
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr
 8002d80:	e000ed00 	.word	0xe000ed00

08002d84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	db0b      	blt.n	8002dae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	f003 021f 	and.w	r2, r3, #31
 8002d9c:	4907      	ldr	r1, [pc, #28]	; (8002dbc <__NVIC_EnableIRQ+0x38>)
 8002d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da2:	095b      	lsrs	r3, r3, #5
 8002da4:	2001      	movs	r0, #1
 8002da6:	fa00 f202 	lsl.w	r2, r0, r2
 8002daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	e000e100 	.word	0xe000e100

08002dc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	6039      	str	r1, [r7, #0]
 8002dca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	db0a      	blt.n	8002dea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	b2da      	uxtb	r2, r3
 8002dd8:	490c      	ldr	r1, [pc, #48]	; (8002e0c <__NVIC_SetPriority+0x4c>)
 8002dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dde:	0112      	lsls	r2, r2, #4
 8002de0:	b2d2      	uxtb	r2, r2
 8002de2:	440b      	add	r3, r1
 8002de4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002de8:	e00a      	b.n	8002e00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	b2da      	uxtb	r2, r3
 8002dee:	4908      	ldr	r1, [pc, #32]	; (8002e10 <__NVIC_SetPriority+0x50>)
 8002df0:	79fb      	ldrb	r3, [r7, #7]
 8002df2:	f003 030f 	and.w	r3, r3, #15
 8002df6:	3b04      	subs	r3, #4
 8002df8:	0112      	lsls	r2, r2, #4
 8002dfa:	b2d2      	uxtb	r2, r2
 8002dfc:	440b      	add	r3, r1
 8002dfe:	761a      	strb	r2, [r3, #24]
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr
 8002e0c:	e000e100 	.word	0xe000e100
 8002e10:	e000ed00 	.word	0xe000ed00

08002e14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b089      	sub	sp, #36	; 0x24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	f1c3 0307 	rsb	r3, r3, #7
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	bf28      	it	cs
 8002e32:	2304      	movcs	r3, #4
 8002e34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	3304      	adds	r3, #4
 8002e3a:	2b06      	cmp	r3, #6
 8002e3c:	d902      	bls.n	8002e44 <NVIC_EncodePriority+0x30>
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	3b03      	subs	r3, #3
 8002e42:	e000      	b.n	8002e46 <NVIC_EncodePriority+0x32>
 8002e44:	2300      	movs	r3, #0
 8002e46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e48:	f04f 32ff 	mov.w	r2, #4294967295
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	43da      	mvns	r2, r3
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	401a      	ands	r2, r3
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	fa01 f303 	lsl.w	r3, r1, r3
 8002e66:	43d9      	mvns	r1, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e6c:	4313      	orrs	r3, r2
         );
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3724      	adds	r7, #36	; 0x24
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
	...

08002e7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3b01      	subs	r3, #1
 8002e88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e8c:	d301      	bcc.n	8002e92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e00f      	b.n	8002eb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e92:	4a0a      	ldr	r2, [pc, #40]	; (8002ebc <SysTick_Config+0x40>)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	3b01      	subs	r3, #1
 8002e98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e9a:	210f      	movs	r1, #15
 8002e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea0:	f7ff ff8e 	bl	8002dc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ea4:	4b05      	ldr	r3, [pc, #20]	; (8002ebc <SysTick_Config+0x40>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eaa:	4b04      	ldr	r3, [pc, #16]	; (8002ebc <SysTick_Config+0x40>)
 8002eac:	2207      	movs	r2, #7
 8002eae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	e000e010 	.word	0xe000e010

08002ec0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f7ff ff29 	bl	8002d20 <__NVIC_SetPriorityGrouping>
}
 8002ece:	bf00      	nop
 8002ed0:	3708      	adds	r7, #8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b086      	sub	sp, #24
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	4603      	mov	r3, r0
 8002ede:	60b9      	str	r1, [r7, #8]
 8002ee0:	607a      	str	r2, [r7, #4]
 8002ee2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ee8:	f7ff ff3e 	bl	8002d68 <__NVIC_GetPriorityGrouping>
 8002eec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	68b9      	ldr	r1, [r7, #8]
 8002ef2:	6978      	ldr	r0, [r7, #20]
 8002ef4:	f7ff ff8e 	bl	8002e14 <NVIC_EncodePriority>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002efe:	4611      	mov	r1, r2
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7ff ff5d 	bl	8002dc0 <__NVIC_SetPriority>
}
 8002f06:	bf00      	nop
 8002f08:	3718      	adds	r7, #24
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b082      	sub	sp, #8
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	4603      	mov	r3, r0
 8002f16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff ff31 	bl	8002d84 <__NVIC_EnableIRQ>
}
 8002f22:	bf00      	nop
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}

08002f2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f2a:	b580      	push	{r7, lr}
 8002f2c:	b082      	sub	sp, #8
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f7ff ffa2 	bl	8002e7c <SysTick_Config>
 8002f38:	4603      	mov	r3, r0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b082      	sub	sp, #8
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d101      	bne.n	8002f54 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e014      	b.n	8002f7e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	791b      	ldrb	r3, [r3, #4]
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d105      	bne.n	8002f6a <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f7ff fc4b 	bl	8002800 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
	...

08002f88 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
 8002f94:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 8002f96:	2300      	movs	r3, #0
 8002f98:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	795b      	ldrb	r3, [r3, #5]
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d101      	bne.n	8002fa6 <HAL_DAC_Start_DMA+0x1e>
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	e08e      	b.n	80030c4 <HAL_DAC_Start_DMA+0x13c>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2202      	movs	r2, #2
 8002fb0:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d12a      	bne.n	800300e <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	4a43      	ldr	r2, [pc, #268]	; (80030cc <HAL_DAC_Start_DMA+0x144>)
 8002fbe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	4a42      	ldr	r2, [pc, #264]	; (80030d0 <HAL_DAC_Start_DMA+0x148>)
 8002fc6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	4a41      	ldr	r2, [pc, #260]	; (80030d4 <HAL_DAC_Start_DMA+0x14c>)
 8002fce:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002fde:	601a      	str	r2, [r3, #0]
    
    /* Case of use of channel 1 */
    switch(Alignment)
 8002fe0:	6a3b      	ldr	r3, [r7, #32]
 8002fe2:	2b04      	cmp	r3, #4
 8002fe4:	d009      	beq.n	8002ffa <HAL_DAC_Start_DMA+0x72>
 8002fe6:	2b08      	cmp	r3, #8
 8002fe8:	d00c      	beq.n	8003004 <HAL_DAC_Start_DMA+0x7c>
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d000      	beq.n	8002ff0 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8002fee:	e039      	b.n	8003064 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	3308      	adds	r3, #8
 8002ff6:	617b      	str	r3, [r7, #20]
        break;
 8002ff8:	e034      	b.n	8003064 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	330c      	adds	r3, #12
 8003000:	617b      	str	r3, [r7, #20]
        break;
 8003002:	e02f      	b.n	8003064 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	3310      	adds	r3, #16
 800300a:	617b      	str	r3, [r7, #20]
        break;
 800300c:	e02a      	b.n	8003064 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	4a31      	ldr	r2, [pc, #196]	; (80030d8 <HAL_DAC_Start_DMA+0x150>)
 8003014:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	4a30      	ldr	r2, [pc, #192]	; (80030dc <HAL_DAC_Start_DMA+0x154>)
 800301c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	4a2f      	ldr	r2, [pc, #188]	; (80030e0 <HAL_DAC_Start_DMA+0x158>)
 8003024:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003034:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch(Alignment)
 8003036:	6a3b      	ldr	r3, [r7, #32]
 8003038:	2b04      	cmp	r3, #4
 800303a:	d009      	beq.n	8003050 <HAL_DAC_Start_DMA+0xc8>
 800303c:	2b08      	cmp	r3, #8
 800303e:	d00c      	beq.n	800305a <HAL_DAC_Start_DMA+0xd2>
 8003040:	2b00      	cmp	r3, #0
 8003042:	d000      	beq.n	8003046 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003044:	e00e      	b.n	8003064 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	3314      	adds	r3, #20
 800304c:	617b      	str	r3, [r7, #20]
        break;
 800304e:	e009      	b.n	8003064 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	3318      	adds	r3, #24
 8003056:	617b      	str	r3, [r7, #20]
        break;
 8003058:	e004      	b.n	8003064 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	331c      	adds	r3, #28
 8003060:	617b      	str	r3, [r7, #20]
        break;
 8003062:	bf00      	nop
    }
  }
  
  /* Enable the DMA Stream */
  if(Channel == DAC_CHANNEL_1)
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d10f      	bne.n	800308a <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003078:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6898      	ldr	r0, [r3, #8]
 800307e:	6879      	ldr	r1, [r7, #4]
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	697a      	ldr	r2, [r7, #20]
 8003084:	f000 fa70 	bl	8003568 <HAL_DMA_Start_IT>
 8003088:	e00e      	b.n	80030a8 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003098:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	68d8      	ldr	r0, [r3, #12]
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	f000 fa60 	bl	8003568 <HAL_DMA_Start_IT>
  }
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	6819      	ldr	r1, [r3, #0]
 80030ae:	2201      	movs	r2, #1
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	409a      	lsls	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	430a      	orrs	r2, r1
 80030ba:	601a      	str	r2, [r3, #0]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3718      	adds	r7, #24
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	080032e5 	.word	0x080032e5
 80030d0:	08003307 	.word	0x08003307
 80030d4:	08003323 	.word	0x08003323
 80030d8:	080033a1 	.word	0x080033a1
 80030dc:	080033c3 	.word	0x080033c3
 80030e0:	080033df 	.word	0x080033df

080030e4 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030ee:	2300      	movs	r3, #0
 80030f0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the selected DAC channel DMA request */
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	6819      	ldr	r1, [r3, #0]
 80030f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003102:	43da      	mvns	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	400a      	ands	r2, r1
 800310a:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6819      	ldr	r1, [r3, #0]
 8003112:	2201      	movs	r2, #1
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	fa02 f303 	lsl.w	r3, r2, r3
 800311a:	43da      	mvns	r2, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	400a      	ands	r2, r1
 8003122:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA Channel */
  /* Channel1 is used */
  if(Channel == DAC_CHANNEL_1)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d107      	bne.n	800313a <HAL_DAC_Stop_DMA+0x56>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	4618      	mov	r0, r3
 8003130:	f000 fa72 	bl	8003618 <HAL_DMA_Abort>
 8003134:	4603      	mov	r3, r0
 8003136:	73fb      	strb	r3, [r7, #15]
 8003138:	e006      	b.n	8003148 <HAL_DAC_Stop_DMA+0x64>
  }
  else /* Channel2 is used for */
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	4618      	mov	r0, r3
 8003140:	f000 fa6a 	bl	8003618 <HAL_DMA_Abort>
 8003144:	4603      	mov	r3, r0
 8003146:	73fb      	strb	r3, [r7, #15]
  }

  /* Check if DMA Channel effectively disabled */
  if(status != HAL_OK)
 8003148:	7bfb      	ldrb	r3, [r7, #15]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d003      	beq.n	8003156 <HAL_DAC_Stop_DMA+0x72>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;      
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2204      	movs	r2, #4
 8003152:	711a      	strb	r2, [r3, #4]
 8003154:	e002      	b.n	800315c <HAL_DAC_Stop_DMA+0x78>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2201      	movs	r2, #1
 800315a:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 800315c:	7bfb      	ldrb	r3, [r7, #15]
}
 800315e:	4618      	mov	r0, r3
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b082      	sub	sp, #8
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003174:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003178:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800317c:	d118      	bne.n	80031b0 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2204      	movs	r2, #4
 8003182:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	f043 0201 	orr.w	r2, r3, #1
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003198:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80031a8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f000 f843 	bl	8003236 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80031be:	d118      	bne.n	80031f2 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2204      	movs	r2, #4
 80031c4:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	f043 0202 	orr.w	r2, r3, #2
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80031da:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80031ea:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f000 f8cd 	bl	800338c <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 80031f2:	bf00      	nop
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}

080031fa <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80031fa:	b480      	push	{r7}
 80031fc:	b083      	sub	sp, #12
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 8003202:	bf00      	nop
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr

0800320e <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 800320e:	b480      	push	{r7}
 8003210:	b083      	sub	sp, #12
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr

08003222 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003222:	b480      	push	{r7}
 8003224:	b083      	sub	sp, #12
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800322a:	bf00      	nop
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr

08003236 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003236:	b480      	push	{r7}
 8003238:	b083      	sub	sp, #12
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800323e:	bf00      	nop
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr

0800324a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800324a:	b480      	push	{r7}
 800324c:	b087      	sub	sp, #28
 800324e:	af00      	add	r7, sp, #0
 8003250:	60f8      	str	r0, [r7, #12]
 8003252:	60b9      	str	r1, [r7, #8]
 8003254:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8003256:	2300      	movs	r3, #0
 8003258:	617b      	str	r3, [r7, #20]
 800325a:	2300      	movs	r3, #0
 800325c:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	795b      	ldrb	r3, [r3, #5]
 8003262:	2b01      	cmp	r3, #1
 8003264:	d101      	bne.n	800326a <HAL_DAC_ConfigChannel+0x20>
 8003266:	2302      	movs	r3, #2
 8003268:	e036      	b.n	80032d8 <HAL_DAC_ConfigChannel+0x8e>
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2201      	movs	r2, #1
 800326e:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2202      	movs	r2, #2
 8003274:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800327e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	fa02 f303 	lsl.w	r3, r2, r3
 8003288:	43db      	mvns	r3, r3
 800328a:	697a      	ldr	r2, [r7, #20]
 800328c:	4013      	ands	r3, r2
 800328e:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	4313      	orrs	r3, r2
 800329a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	697a      	ldr	r2, [r7, #20]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	697a      	ldr	r2, [r7, #20]
 80032b0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6819      	ldr	r1, [r3, #0]
 80032b8:	22c0      	movs	r2, #192	; 0xc0
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	fa02 f303 	lsl.w	r3, r2, r3
 80032c0:	43da      	mvns	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	400a      	ands	r2, r1
 80032c8:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2201      	movs	r2, #1
 80032ce:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2200      	movs	r2, #0
 80032d4:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	371c      	adds	r7, #28
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032f0:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f7ff ff81 	bl	80031fa <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2201      	movs	r2, #1
 80032fc:	711a      	strb	r2, [r3, #4]
}
 80032fe:	bf00      	nop
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8003306:	b580      	push	{r7, lr}
 8003308:	b084      	sub	sp, #16
 800330a:	af00      	add	r7, sp, #0
 800330c:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003312:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8003314:	68f8      	ldr	r0, [r7, #12]
 8003316:	f7ff ff7a 	bl	800320e <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800331a:	bf00      	nop
 800331c:	3710      	adds	r7, #16
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b084      	sub	sp, #16
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800332e:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	691b      	ldr	r3, [r3, #16]
 8003334:	f043 0204 	orr.w	r2, r3, #4
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac); 
 800333c:	68f8      	ldr	r0, [r7, #12]
 800333e:	f7ff ff70 	bl	8003222 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2201      	movs	r2, #1
 8003346:	711a      	strb	r2, [r3, #4]
}
 8003348:	bf00      	nop
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 8003358:	bf00      	nop
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 8003380:	bf00      	nop
 8003382:	370c      	adds	r7, #12
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr

0800338c <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800338c:	b480      	push	{r7}
 800338e:	b083      	sub	sp, #12
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003394:	bf00      	nop
 8003396:	370c      	adds	r7, #12
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ac:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	f7ff ffce 	bl	8003350 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2201      	movs	r2, #1
 80033b8:	711a      	strb	r2, [r3, #4]
}
 80033ba:	bf00      	nop
 80033bc:	3710      	adds	r7, #16
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b084      	sub	sp, #16
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ce:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 80033d0:	68f8      	ldr	r0, [r7, #12]
 80033d2:	f7ff ffc7 	bl	8003364 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80033d6:	bf00      	nop
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}

080033de <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 80033de:	b580      	push	{r7, lr}
 80033e0:	b084      	sub	sp, #16
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ea:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	691b      	ldr	r3, [r3, #16]
 80033f0:	f043 0204 	orr.w	r2, r3, #4
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 80033f8:	68f8      	ldr	r0, [r7, #12]
 80033fa:	f7ff ffbd 	bl	8003378 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2201      	movs	r2, #1
 8003402:	711a      	strb	r2, [r3, #4]
}
 8003404:	bf00      	nop
 8003406:	3710      	adds	r7, #16
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}

0800340c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b086      	sub	sp, #24
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003414:	2300      	movs	r3, #0
 8003416:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003418:	f7ff fc54 	bl	8002cc4 <HAL_GetTick>
 800341c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d101      	bne.n	8003428 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e099      	b.n	800355c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2202      	movs	r2, #2
 8003434:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f022 0201 	bic.w	r2, r2, #1
 8003446:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003448:	e00f      	b.n	800346a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800344a:	f7ff fc3b 	bl	8002cc4 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	2b05      	cmp	r3, #5
 8003456:	d908      	bls.n	800346a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2220      	movs	r2, #32
 800345c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2203      	movs	r2, #3
 8003462:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e078      	b.n	800355c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0301 	and.w	r3, r3, #1
 8003474:	2b00      	cmp	r3, #0
 8003476:	d1e8      	bne.n	800344a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003480:	697a      	ldr	r2, [r7, #20]
 8003482:	4b38      	ldr	r3, [pc, #224]	; (8003564 <HAL_DMA_Init+0x158>)
 8003484:	4013      	ands	r3, r2
 8003486:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685a      	ldr	r2, [r3, #4]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003496:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	691b      	ldr	r3, [r3, #16]
 800349c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	699b      	ldr	r3, [r3, #24]
 80034a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a1b      	ldr	r3, [r3, #32]
 80034b4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034b6:	697a      	ldr	r2, [r7, #20]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c0:	2b04      	cmp	r3, #4
 80034c2:	d107      	bne.n	80034d4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034cc:	4313      	orrs	r3, r2
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	697a      	ldr	r2, [r7, #20]
 80034da:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	695b      	ldr	r3, [r3, #20]
 80034e2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f023 0307 	bic.w	r3, r3, #7
 80034ea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f0:	697a      	ldr	r2, [r7, #20]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fa:	2b04      	cmp	r3, #4
 80034fc:	d117      	bne.n	800352e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	4313      	orrs	r3, r2
 8003506:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350c:	2b00      	cmp	r3, #0
 800350e:	d00e      	beq.n	800352e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f000 fadf 	bl	8003ad4 <DMA_CheckFifoParam>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d008      	beq.n	800352e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2240      	movs	r2, #64	; 0x40
 8003520:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800352a:	2301      	movs	r3, #1
 800352c:	e016      	b.n	800355c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	697a      	ldr	r2, [r7, #20]
 8003534:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 fa96 	bl	8003a68 <DMA_CalcBaseAndBitshift>
 800353c:	4603      	mov	r3, r0
 800353e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003544:	223f      	movs	r2, #63	; 0x3f
 8003546:	409a      	lsls	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2201      	movs	r2, #1
 8003556:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3718      	adds	r7, #24
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	f010803f 	.word	0xf010803f

08003568 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b086      	sub	sp, #24
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	607a      	str	r2, [r7, #4]
 8003574:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003576:	2300      	movs	r3, #0
 8003578:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800357e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003586:	2b01      	cmp	r3, #1
 8003588:	d101      	bne.n	800358e <HAL_DMA_Start_IT+0x26>
 800358a:	2302      	movs	r3, #2
 800358c:	e040      	b.n	8003610 <HAL_DMA_Start_IT+0xa8>
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2201      	movs	r2, #1
 8003592:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d12f      	bne.n	8003602 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2202      	movs	r2, #2
 80035a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	68b9      	ldr	r1, [r7, #8]
 80035b6:	68f8      	ldr	r0, [r7, #12]
 80035b8:	f000 fa28 	bl	8003a0c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035c0:	223f      	movs	r2, #63	; 0x3f
 80035c2:	409a      	lsls	r2, r3
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f042 0216 	orr.w	r2, r2, #22
 80035d6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d007      	beq.n	80035f0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f042 0208 	orr.w	r2, r2, #8
 80035ee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f042 0201 	orr.w	r2, r2, #1
 80035fe:	601a      	str	r2, [r3, #0]
 8003600:	e005      	b.n	800360e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800360a:	2302      	movs	r3, #2
 800360c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800360e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003610:	4618      	mov	r0, r3
 8003612:	3718      	adds	r7, #24
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003624:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003626:	f7ff fb4d 	bl	8002cc4 <HAL_GetTick>
 800362a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003632:	b2db      	uxtb	r3, r3
 8003634:	2b02      	cmp	r3, #2
 8003636:	d008      	beq.n	800364a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2280      	movs	r2, #128	; 0x80
 800363c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e052      	b.n	80036f0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f022 0216 	bic.w	r2, r2, #22
 8003658:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	695a      	ldr	r2, [r3, #20]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003668:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366e:	2b00      	cmp	r3, #0
 8003670:	d103      	bne.n	800367a <HAL_DMA_Abort+0x62>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003676:	2b00      	cmp	r3, #0
 8003678:	d007      	beq.n	800368a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f022 0208 	bic.w	r2, r2, #8
 8003688:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f022 0201 	bic.w	r2, r2, #1
 8003698:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800369a:	e013      	b.n	80036c4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800369c:	f7ff fb12 	bl	8002cc4 <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b05      	cmp	r3, #5
 80036a8:	d90c      	bls.n	80036c4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2220      	movs	r2, #32
 80036ae:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2203      	movs	r2, #3
 80036bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80036c0:	2303      	movs	r3, #3
 80036c2:	e015      	b.n	80036f0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d1e4      	bne.n	800369c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036d6:	223f      	movs	r2, #63	; 0x3f
 80036d8:	409a      	lsls	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2201      	movs	r2, #1
 80036ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3710      	adds	r7, #16
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b086      	sub	sp, #24
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003700:	2300      	movs	r3, #0
 8003702:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003704:	4b92      	ldr	r3, [pc, #584]	; (8003950 <HAL_DMA_IRQHandler+0x258>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a92      	ldr	r2, [pc, #584]	; (8003954 <HAL_DMA_IRQHandler+0x25c>)
 800370a:	fba2 2303 	umull	r2, r3, r2, r3
 800370e:	0a9b      	lsrs	r3, r3, #10
 8003710:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003716:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003722:	2208      	movs	r2, #8
 8003724:	409a      	lsls	r2, r3
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	4013      	ands	r3, r2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d01a      	beq.n	8003764 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0304 	and.w	r3, r3, #4
 8003738:	2b00      	cmp	r3, #0
 800373a:	d013      	beq.n	8003764 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f022 0204 	bic.w	r2, r2, #4
 800374a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003750:	2208      	movs	r2, #8
 8003752:	409a      	lsls	r2, r3
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800375c:	f043 0201 	orr.w	r2, r3, #1
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003768:	2201      	movs	r2, #1
 800376a:	409a      	lsls	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	4013      	ands	r3, r2
 8003770:	2b00      	cmp	r3, #0
 8003772:	d012      	beq.n	800379a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800377e:	2b00      	cmp	r3, #0
 8003780:	d00b      	beq.n	800379a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003786:	2201      	movs	r2, #1
 8003788:	409a      	lsls	r2, r3
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003792:	f043 0202 	orr.w	r2, r3, #2
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800379e:	2204      	movs	r2, #4
 80037a0:	409a      	lsls	r2, r3
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	4013      	ands	r3, r2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d012      	beq.n	80037d0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d00b      	beq.n	80037d0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037bc:	2204      	movs	r2, #4
 80037be:	409a      	lsls	r2, r3
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037c8:	f043 0204 	orr.w	r2, r3, #4
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d4:	2210      	movs	r2, #16
 80037d6:	409a      	lsls	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	4013      	ands	r3, r2
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d043      	beq.n	8003868 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0308 	and.w	r3, r3, #8
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d03c      	beq.n	8003868 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037f2:	2210      	movs	r2, #16
 80037f4:	409a      	lsls	r2, r3
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d018      	beq.n	800383a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d108      	bne.n	8003828 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381a:	2b00      	cmp	r3, #0
 800381c:	d024      	beq.n	8003868 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	4798      	blx	r3
 8003826:	e01f      	b.n	8003868 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800382c:	2b00      	cmp	r3, #0
 800382e:	d01b      	beq.n	8003868 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	4798      	blx	r3
 8003838:	e016      	b.n	8003868 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003844:	2b00      	cmp	r3, #0
 8003846:	d107      	bne.n	8003858 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f022 0208 	bic.w	r2, r2, #8
 8003856:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385c:	2b00      	cmp	r3, #0
 800385e:	d003      	beq.n	8003868 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800386c:	2220      	movs	r2, #32
 800386e:	409a      	lsls	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	4013      	ands	r3, r2
 8003874:	2b00      	cmp	r3, #0
 8003876:	f000 808e 	beq.w	8003996 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 0310 	and.w	r3, r3, #16
 8003884:	2b00      	cmp	r3, #0
 8003886:	f000 8086 	beq.w	8003996 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800388e:	2220      	movs	r2, #32
 8003890:	409a      	lsls	r2, r3
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b05      	cmp	r3, #5
 80038a0:	d136      	bne.n	8003910 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f022 0216 	bic.w	r2, r2, #22
 80038b0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	695a      	ldr	r2, [r3, #20]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038c0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d103      	bne.n	80038d2 <HAL_DMA_IRQHandler+0x1da>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d007      	beq.n	80038e2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f022 0208 	bic.w	r2, r2, #8
 80038e0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038e6:	223f      	movs	r2, #63	; 0x3f
 80038e8:	409a      	lsls	r2, r3
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003902:	2b00      	cmp	r3, #0
 8003904:	d07d      	beq.n	8003a02 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	4798      	blx	r3
        }
        return;
 800390e:	e078      	b.n	8003a02 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d01c      	beq.n	8003958 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d108      	bne.n	800393e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003930:	2b00      	cmp	r3, #0
 8003932:	d030      	beq.n	8003996 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	4798      	blx	r3
 800393c:	e02b      	b.n	8003996 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003942:	2b00      	cmp	r3, #0
 8003944:	d027      	beq.n	8003996 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	4798      	blx	r3
 800394e:	e022      	b.n	8003996 <HAL_DMA_IRQHandler+0x29e>
 8003950:	20000008 	.word	0x20000008
 8003954:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003962:	2b00      	cmp	r3, #0
 8003964:	d10f      	bne.n	8003986 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f022 0210 	bic.w	r2, r2, #16
 8003974:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2201      	movs	r2, #1
 8003982:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800398a:	2b00      	cmp	r3, #0
 800398c:	d003      	beq.n	8003996 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800399a:	2b00      	cmp	r3, #0
 800399c:	d032      	beq.n	8003a04 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039a2:	f003 0301 	and.w	r3, r3, #1
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d022      	beq.n	80039f0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2205      	movs	r2, #5
 80039ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 0201 	bic.w	r2, r2, #1
 80039c0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	3301      	adds	r3, #1
 80039c6:	60bb      	str	r3, [r7, #8]
 80039c8:	697a      	ldr	r2, [r7, #20]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d307      	bcc.n	80039de <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 0301 	and.w	r3, r3, #1
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d1f2      	bne.n	80039c2 <HAL_DMA_IRQHandler+0x2ca>
 80039dc:	e000      	b.n	80039e0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80039de:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d005      	beq.n	8003a04 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	4798      	blx	r3
 8003a00:	e000      	b.n	8003a04 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003a02:	bf00      	nop
    }
  }
}
 8003a04:	3718      	adds	r7, #24
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop

08003a0c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b085      	sub	sp, #20
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	607a      	str	r2, [r7, #4]
 8003a18:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003a28:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	683a      	ldr	r2, [r7, #0]
 8003a30:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	2b40      	cmp	r3, #64	; 0x40
 8003a38:	d108      	bne.n	8003a4c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	68ba      	ldr	r2, [r7, #8]
 8003a48:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003a4a:	e007      	b.n	8003a5c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	68ba      	ldr	r2, [r7, #8]
 8003a52:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	60da      	str	r2, [r3, #12]
}
 8003a5c:	bf00      	nop
 8003a5e:	3714      	adds	r7, #20
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	3b10      	subs	r3, #16
 8003a78:	4a14      	ldr	r2, [pc, #80]	; (8003acc <DMA_CalcBaseAndBitshift+0x64>)
 8003a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7e:	091b      	lsrs	r3, r3, #4
 8003a80:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003a82:	4a13      	ldr	r2, [pc, #76]	; (8003ad0 <DMA_CalcBaseAndBitshift+0x68>)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	4413      	add	r3, r2
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2b03      	cmp	r3, #3
 8003a94:	d909      	bls.n	8003aaa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003a9e:	f023 0303 	bic.w	r3, r3, #3
 8003aa2:	1d1a      	adds	r2, r3, #4
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	659a      	str	r2, [r3, #88]	; 0x58
 8003aa8:	e007      	b.n	8003aba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003ab2:	f023 0303 	bic.w	r3, r3, #3
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3714      	adds	r7, #20
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	aaaaaaab 	.word	0xaaaaaaab
 8003ad0:	08006a58 	.word	0x08006a58

08003ad4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b085      	sub	sp, #20
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003adc:	2300      	movs	r3, #0
 8003ade:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ae4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d11f      	bne.n	8003b2e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	2b03      	cmp	r3, #3
 8003af2:	d855      	bhi.n	8003ba0 <DMA_CheckFifoParam+0xcc>
 8003af4:	a201      	add	r2, pc, #4	; (adr r2, 8003afc <DMA_CheckFifoParam+0x28>)
 8003af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003afa:	bf00      	nop
 8003afc:	08003b0d 	.word	0x08003b0d
 8003b00:	08003b1f 	.word	0x08003b1f
 8003b04:	08003b0d 	.word	0x08003b0d
 8003b08:	08003ba1 	.word	0x08003ba1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d045      	beq.n	8003ba4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b1c:	e042      	b.n	8003ba4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b22:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b26:	d13f      	bne.n	8003ba8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b2c:	e03c      	b.n	8003ba8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b36:	d121      	bne.n	8003b7c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	2b03      	cmp	r3, #3
 8003b3c:	d836      	bhi.n	8003bac <DMA_CheckFifoParam+0xd8>
 8003b3e:	a201      	add	r2, pc, #4	; (adr r2, 8003b44 <DMA_CheckFifoParam+0x70>)
 8003b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b44:	08003b55 	.word	0x08003b55
 8003b48:	08003b5b 	.word	0x08003b5b
 8003b4c:	08003b55 	.word	0x08003b55
 8003b50:	08003b6d 	.word	0x08003b6d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	73fb      	strb	r3, [r7, #15]
      break;
 8003b58:	e02f      	b.n	8003bba <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d024      	beq.n	8003bb0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b6a:	e021      	b.n	8003bb0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b70:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b74:	d11e      	bne.n	8003bb4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b7a:	e01b      	b.n	8003bb4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d902      	bls.n	8003b88 <DMA_CheckFifoParam+0xb4>
 8003b82:	2b03      	cmp	r3, #3
 8003b84:	d003      	beq.n	8003b8e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b86:	e018      	b.n	8003bba <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b8c:	e015      	b.n	8003bba <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d00e      	beq.n	8003bb8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	73fb      	strb	r3, [r7, #15]
      break;
 8003b9e:	e00b      	b.n	8003bb8 <DMA_CheckFifoParam+0xe4>
      break;
 8003ba0:	bf00      	nop
 8003ba2:	e00a      	b.n	8003bba <DMA_CheckFifoParam+0xe6>
      break;
 8003ba4:	bf00      	nop
 8003ba6:	e008      	b.n	8003bba <DMA_CheckFifoParam+0xe6>
      break;
 8003ba8:	bf00      	nop
 8003baa:	e006      	b.n	8003bba <DMA_CheckFifoParam+0xe6>
      break;
 8003bac:	bf00      	nop
 8003bae:	e004      	b.n	8003bba <DMA_CheckFifoParam+0xe6>
      break;
 8003bb0:	bf00      	nop
 8003bb2:	e002      	b.n	8003bba <DMA_CheckFifoParam+0xe6>
      break;   
 8003bb4:	bf00      	nop
 8003bb6:	e000      	b.n	8003bba <DMA_CheckFifoParam+0xe6>
      break;
 8003bb8:	bf00      	nop
    }
  } 
  
  return status; 
 8003bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3714      	adds	r7, #20
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr

08003bc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b089      	sub	sp, #36	; 0x24
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bde:	2300      	movs	r3, #0
 8003be0:	61fb      	str	r3, [r7, #28]
 8003be2:	e16b      	b.n	8003ebc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003be4:	2201      	movs	r2, #1
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003bf8:	693a      	ldr	r2, [r7, #16]
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	f040 815a 	bne.w	8003eb6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d00b      	beq.n	8003c22 <HAL_GPIO_Init+0x5a>
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d007      	beq.n	8003c22 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003c16:	2b11      	cmp	r3, #17
 8003c18:	d003      	beq.n	8003c22 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	2b12      	cmp	r3, #18
 8003c20:	d130      	bne.n	8003c84 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	005b      	lsls	r3, r3, #1
 8003c2c:	2203      	movs	r2, #3
 8003c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c32:	43db      	mvns	r3, r3
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	4013      	ands	r3, r2
 8003c38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	68da      	ldr	r2, [r3, #12]
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	005b      	lsls	r3, r3, #1
 8003c42:	fa02 f303 	lsl.w	r3, r2, r3
 8003c46:	69ba      	ldr	r2, [r7, #24]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	69ba      	ldr	r2, [r7, #24]
 8003c50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c58:	2201      	movs	r2, #1
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	43db      	mvns	r3, r3
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4013      	ands	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	091b      	lsrs	r3, r3, #4
 8003c6e:	f003 0201 	and.w	r2, r3, #1
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	fa02 f303 	lsl.w	r3, r2, r3
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	005b      	lsls	r3, r3, #1
 8003c8e:	2203      	movs	r2, #3
 8003c90:	fa02 f303 	lsl.w	r3, r2, r3
 8003c94:	43db      	mvns	r3, r3
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	69ba      	ldr	r2, [r7, #24]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	69ba      	ldr	r2, [r7, #24]
 8003cb2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d003      	beq.n	8003cc4 <HAL_GPIO_Init+0xfc>
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	2b12      	cmp	r3, #18
 8003cc2:	d123      	bne.n	8003d0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	08da      	lsrs	r2, r3, #3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	3208      	adds	r2, #8
 8003ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	f003 0307 	and.w	r3, r3, #7
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	220f      	movs	r2, #15
 8003cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce0:	43db      	mvns	r3, r3
 8003ce2:	69ba      	ldr	r2, [r7, #24]
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	691a      	ldr	r2, [r3, #16]
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	f003 0307 	and.w	r3, r3, #7
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf8:	69ba      	ldr	r2, [r7, #24]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	08da      	lsrs	r2, r3, #3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	3208      	adds	r2, #8
 8003d06:	69b9      	ldr	r1, [r7, #24]
 8003d08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	005b      	lsls	r3, r3, #1
 8003d16:	2203      	movs	r2, #3
 8003d18:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1c:	43db      	mvns	r3, r3
 8003d1e:	69ba      	ldr	r2, [r7, #24]
 8003d20:	4013      	ands	r3, r2
 8003d22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f003 0203 	and.w	r2, r3, #3
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	005b      	lsls	r3, r3, #1
 8003d30:	fa02 f303 	lsl.w	r3, r2, r3
 8003d34:	69ba      	ldr	r2, [r7, #24]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	69ba      	ldr	r2, [r7, #24]
 8003d3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	f000 80b4 	beq.w	8003eb6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d4e:	2300      	movs	r3, #0
 8003d50:	60fb      	str	r3, [r7, #12]
 8003d52:	4b5f      	ldr	r3, [pc, #380]	; (8003ed0 <HAL_GPIO_Init+0x308>)
 8003d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d56:	4a5e      	ldr	r2, [pc, #376]	; (8003ed0 <HAL_GPIO_Init+0x308>)
 8003d58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d5c:	6453      	str	r3, [r2, #68]	; 0x44
 8003d5e:	4b5c      	ldr	r3, [pc, #368]	; (8003ed0 <HAL_GPIO_Init+0x308>)
 8003d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d66:	60fb      	str	r3, [r7, #12]
 8003d68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d6a:	4a5a      	ldr	r2, [pc, #360]	; (8003ed4 <HAL_GPIO_Init+0x30c>)
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	089b      	lsrs	r3, r3, #2
 8003d70:	3302      	adds	r3, #2
 8003d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d78:	69fb      	ldr	r3, [r7, #28]
 8003d7a:	f003 0303 	and.w	r3, r3, #3
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	220f      	movs	r2, #15
 8003d82:	fa02 f303 	lsl.w	r3, r2, r3
 8003d86:	43db      	mvns	r3, r3
 8003d88:	69ba      	ldr	r2, [r7, #24]
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a51      	ldr	r2, [pc, #324]	; (8003ed8 <HAL_GPIO_Init+0x310>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d02b      	beq.n	8003dee <HAL_GPIO_Init+0x226>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a50      	ldr	r2, [pc, #320]	; (8003edc <HAL_GPIO_Init+0x314>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d025      	beq.n	8003dea <HAL_GPIO_Init+0x222>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a4f      	ldr	r2, [pc, #316]	; (8003ee0 <HAL_GPIO_Init+0x318>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d01f      	beq.n	8003de6 <HAL_GPIO_Init+0x21e>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a4e      	ldr	r2, [pc, #312]	; (8003ee4 <HAL_GPIO_Init+0x31c>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d019      	beq.n	8003de2 <HAL_GPIO_Init+0x21a>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a4d      	ldr	r2, [pc, #308]	; (8003ee8 <HAL_GPIO_Init+0x320>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d013      	beq.n	8003dde <HAL_GPIO_Init+0x216>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a4c      	ldr	r2, [pc, #304]	; (8003eec <HAL_GPIO_Init+0x324>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d00d      	beq.n	8003dda <HAL_GPIO_Init+0x212>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a4b      	ldr	r2, [pc, #300]	; (8003ef0 <HAL_GPIO_Init+0x328>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d007      	beq.n	8003dd6 <HAL_GPIO_Init+0x20e>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a4a      	ldr	r2, [pc, #296]	; (8003ef4 <HAL_GPIO_Init+0x32c>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d101      	bne.n	8003dd2 <HAL_GPIO_Init+0x20a>
 8003dce:	2307      	movs	r3, #7
 8003dd0:	e00e      	b.n	8003df0 <HAL_GPIO_Init+0x228>
 8003dd2:	2308      	movs	r3, #8
 8003dd4:	e00c      	b.n	8003df0 <HAL_GPIO_Init+0x228>
 8003dd6:	2306      	movs	r3, #6
 8003dd8:	e00a      	b.n	8003df0 <HAL_GPIO_Init+0x228>
 8003dda:	2305      	movs	r3, #5
 8003ddc:	e008      	b.n	8003df0 <HAL_GPIO_Init+0x228>
 8003dde:	2304      	movs	r3, #4
 8003de0:	e006      	b.n	8003df0 <HAL_GPIO_Init+0x228>
 8003de2:	2303      	movs	r3, #3
 8003de4:	e004      	b.n	8003df0 <HAL_GPIO_Init+0x228>
 8003de6:	2302      	movs	r3, #2
 8003de8:	e002      	b.n	8003df0 <HAL_GPIO_Init+0x228>
 8003dea:	2301      	movs	r3, #1
 8003dec:	e000      	b.n	8003df0 <HAL_GPIO_Init+0x228>
 8003dee:	2300      	movs	r3, #0
 8003df0:	69fa      	ldr	r2, [r7, #28]
 8003df2:	f002 0203 	and.w	r2, r2, #3
 8003df6:	0092      	lsls	r2, r2, #2
 8003df8:	4093      	lsls	r3, r2
 8003dfa:	69ba      	ldr	r2, [r7, #24]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e00:	4934      	ldr	r1, [pc, #208]	; (8003ed4 <HAL_GPIO_Init+0x30c>)
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	089b      	lsrs	r3, r3, #2
 8003e06:	3302      	adds	r3, #2
 8003e08:	69ba      	ldr	r2, [r7, #24]
 8003e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e0e:	4b3a      	ldr	r3, [pc, #232]	; (8003ef8 <HAL_GPIO_Init+0x330>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	43db      	mvns	r3, r3
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d003      	beq.n	8003e32 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003e2a:	69ba      	ldr	r2, [r7, #24]
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e32:	4a31      	ldr	r2, [pc, #196]	; (8003ef8 <HAL_GPIO_Init+0x330>)
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003e38:	4b2f      	ldr	r3, [pc, #188]	; (8003ef8 <HAL_GPIO_Init+0x330>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	43db      	mvns	r3, r3
 8003e42:	69ba      	ldr	r2, [r7, #24]
 8003e44:	4013      	ands	r3, r2
 8003e46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d003      	beq.n	8003e5c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e5c:	4a26      	ldr	r2, [pc, #152]	; (8003ef8 <HAL_GPIO_Init+0x330>)
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e62:	4b25      	ldr	r3, [pc, #148]	; (8003ef8 <HAL_GPIO_Init+0x330>)
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	43db      	mvns	r3, r3
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d003      	beq.n	8003e86 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003e7e:	69ba      	ldr	r2, [r7, #24]
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e86:	4a1c      	ldr	r2, [pc, #112]	; (8003ef8 <HAL_GPIO_Init+0x330>)
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e8c:	4b1a      	ldr	r3, [pc, #104]	; (8003ef8 <HAL_GPIO_Init+0x330>)
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	43db      	mvns	r3, r3
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	4013      	ands	r3, r2
 8003e9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d003      	beq.n	8003eb0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003eb0:	4a11      	ldr	r2, [pc, #68]	; (8003ef8 <HAL_GPIO_Init+0x330>)
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	3301      	adds	r3, #1
 8003eba:	61fb      	str	r3, [r7, #28]
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	2b0f      	cmp	r3, #15
 8003ec0:	f67f ae90 	bls.w	8003be4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ec4:	bf00      	nop
 8003ec6:	3724      	adds	r7, #36	; 0x24
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	40023800 	.word	0x40023800
 8003ed4:	40013800 	.word	0x40013800
 8003ed8:	40020000 	.word	0x40020000
 8003edc:	40020400 	.word	0x40020400
 8003ee0:	40020800 	.word	0x40020800
 8003ee4:	40020c00 	.word	0x40020c00
 8003ee8:	40021000 	.word	0x40021000
 8003eec:	40021400 	.word	0x40021400
 8003ef0:	40021800 	.word	0x40021800
 8003ef4:	40021c00 	.word	0x40021c00
 8003ef8:	40013c00 	.word	0x40013c00

08003efc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b085      	sub	sp, #20
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	460b      	mov	r3, r1
 8003f06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	691a      	ldr	r2, [r3, #16]
 8003f0c:	887b      	ldrh	r3, [r7, #2]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d002      	beq.n	8003f1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f14:	2301      	movs	r3, #1
 8003f16:	73fb      	strb	r3, [r7, #15]
 8003f18:	e001      	b.n	8003f1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3714      	adds	r7, #20
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	460b      	mov	r3, r1
 8003f36:	807b      	strh	r3, [r7, #2]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f3c:	787b      	ldrb	r3, [r7, #1]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d003      	beq.n	8003f4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f42:	887a      	ldrh	r2, [r7, #2]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003f48:	e003      	b.n	8003f52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f4a:	887b      	ldrh	r3, [r7, #2]
 8003f4c:	041a      	lsls	r2, r3, #16
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	619a      	str	r2, [r3, #24]
}
 8003f52:	bf00      	nop
 8003f54:	370c      	adds	r7, #12
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr

08003f5e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f5e:	b480      	push	{r7}
 8003f60:	b083      	sub	sp, #12
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
 8003f66:	460b      	mov	r3, r1
 8003f68:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	695a      	ldr	r2, [r3, #20]
 8003f6e:	887b      	ldrh	r3, [r7, #2]
 8003f70:	401a      	ands	r2, r3
 8003f72:	887b      	ldrh	r3, [r7, #2]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d104      	bne.n	8003f82 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003f78:	887b      	ldrh	r3, [r7, #2]
 8003f7a:	041a      	lsls	r2, r3, #16
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8003f80:	e002      	b.n	8003f88 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8003f82:	887a      	ldrh	r2, [r7, #2]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	619a      	str	r2, [r3, #24]
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b086      	sub	sp, #24
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d101      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e25b      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d075      	beq.n	800409e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003fb2:	4ba3      	ldr	r3, [pc, #652]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f003 030c 	and.w	r3, r3, #12
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d00c      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fbe:	4ba0      	ldr	r3, [pc, #640]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003fc6:	2b08      	cmp	r3, #8
 8003fc8:	d112      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fca:	4b9d      	ldr	r3, [pc, #628]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fd2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fd6:	d10b      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fd8:	4b99      	ldr	r3, [pc, #612]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d05b      	beq.n	800409c <HAL_RCC_OscConfig+0x108>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d157      	bne.n	800409c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e236      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ff8:	d106      	bne.n	8004008 <HAL_RCC_OscConfig+0x74>
 8003ffa:	4b91      	ldr	r3, [pc, #580]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a90      	ldr	r2, [pc, #576]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004004:	6013      	str	r3, [r2, #0]
 8004006:	e01d      	b.n	8004044 <HAL_RCC_OscConfig+0xb0>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004010:	d10c      	bne.n	800402c <HAL_RCC_OscConfig+0x98>
 8004012:	4b8b      	ldr	r3, [pc, #556]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a8a      	ldr	r2, [pc, #552]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004018:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800401c:	6013      	str	r3, [r2, #0]
 800401e:	4b88      	ldr	r3, [pc, #544]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a87      	ldr	r2, [pc, #540]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004024:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004028:	6013      	str	r3, [r2, #0]
 800402a:	e00b      	b.n	8004044 <HAL_RCC_OscConfig+0xb0>
 800402c:	4b84      	ldr	r3, [pc, #528]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a83      	ldr	r2, [pc, #524]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004032:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004036:	6013      	str	r3, [r2, #0]
 8004038:	4b81      	ldr	r3, [pc, #516]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a80      	ldr	r2, [pc, #512]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 800403e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004042:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d013      	beq.n	8004074 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800404c:	f7fe fe3a 	bl	8002cc4 <HAL_GetTick>
 8004050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004052:	e008      	b.n	8004066 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004054:	f7fe fe36 	bl	8002cc4 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b64      	cmp	r3, #100	; 0x64
 8004060:	d901      	bls.n	8004066 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e1fb      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004066:	4b76      	ldr	r3, [pc, #472]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d0f0      	beq.n	8004054 <HAL_RCC_OscConfig+0xc0>
 8004072:	e014      	b.n	800409e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004074:	f7fe fe26 	bl	8002cc4 <HAL_GetTick>
 8004078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800407c:	f7fe fe22 	bl	8002cc4 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b64      	cmp	r3, #100	; 0x64
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e1e7      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800408e:	4b6c      	ldr	r3, [pc, #432]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1f0      	bne.n	800407c <HAL_RCC_OscConfig+0xe8>
 800409a:	e000      	b.n	800409e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800409c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d063      	beq.n	8004172 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80040aa:	4b65      	ldr	r3, [pc, #404]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f003 030c 	and.w	r3, r3, #12
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d00b      	beq.n	80040ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040b6:	4b62      	ldr	r3, [pc, #392]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80040be:	2b08      	cmp	r3, #8
 80040c0:	d11c      	bne.n	80040fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040c2:	4b5f      	ldr	r3, [pc, #380]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d116      	bne.n	80040fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ce:	4b5c      	ldr	r3, [pc, #368]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0302 	and.w	r3, r3, #2
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d005      	beq.n	80040e6 <HAL_RCC_OscConfig+0x152>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d001      	beq.n	80040e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e1bb      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040e6:	4b56      	ldr	r3, [pc, #344]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	00db      	lsls	r3, r3, #3
 80040f4:	4952      	ldr	r1, [pc, #328]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040fa:	e03a      	b.n	8004172 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d020      	beq.n	8004146 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004104:	4b4f      	ldr	r3, [pc, #316]	; (8004244 <HAL_RCC_OscConfig+0x2b0>)
 8004106:	2201      	movs	r2, #1
 8004108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800410a:	f7fe fddb 	bl	8002cc4 <HAL_GetTick>
 800410e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004110:	e008      	b.n	8004124 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004112:	f7fe fdd7 	bl	8002cc4 <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	2b02      	cmp	r3, #2
 800411e:	d901      	bls.n	8004124 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e19c      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004124:	4b46      	ldr	r3, [pc, #280]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0302 	and.w	r3, r3, #2
 800412c:	2b00      	cmp	r3, #0
 800412e:	d0f0      	beq.n	8004112 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004130:	4b43      	ldr	r3, [pc, #268]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	691b      	ldr	r3, [r3, #16]
 800413c:	00db      	lsls	r3, r3, #3
 800413e:	4940      	ldr	r1, [pc, #256]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004140:	4313      	orrs	r3, r2
 8004142:	600b      	str	r3, [r1, #0]
 8004144:	e015      	b.n	8004172 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004146:	4b3f      	ldr	r3, [pc, #252]	; (8004244 <HAL_RCC_OscConfig+0x2b0>)
 8004148:	2200      	movs	r2, #0
 800414a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800414c:	f7fe fdba 	bl	8002cc4 <HAL_GetTick>
 8004150:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004154:	f7fe fdb6 	bl	8002cc4 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e17b      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004166:	4b36      	ldr	r3, [pc, #216]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d1f0      	bne.n	8004154 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0308 	and.w	r3, r3, #8
 800417a:	2b00      	cmp	r3, #0
 800417c:	d030      	beq.n	80041e0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d016      	beq.n	80041b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004186:	4b30      	ldr	r3, [pc, #192]	; (8004248 <HAL_RCC_OscConfig+0x2b4>)
 8004188:	2201      	movs	r2, #1
 800418a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800418c:	f7fe fd9a 	bl	8002cc4 <HAL_GetTick>
 8004190:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004192:	e008      	b.n	80041a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004194:	f7fe fd96 	bl	8002cc4 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e15b      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041a6:	4b26      	ldr	r3, [pc, #152]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 80041a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041aa:	f003 0302 	and.w	r3, r3, #2
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d0f0      	beq.n	8004194 <HAL_RCC_OscConfig+0x200>
 80041b2:	e015      	b.n	80041e0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041b4:	4b24      	ldr	r3, [pc, #144]	; (8004248 <HAL_RCC_OscConfig+0x2b4>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041ba:	f7fe fd83 	bl	8002cc4 <HAL_GetTick>
 80041be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041c0:	e008      	b.n	80041d4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041c2:	f7fe fd7f 	bl	8002cc4 <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d901      	bls.n	80041d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e144      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041d4:	4b1a      	ldr	r3, [pc, #104]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 80041d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041d8:	f003 0302 	and.w	r3, r3, #2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1f0      	bne.n	80041c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 0304 	and.w	r3, r3, #4
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f000 80a0 	beq.w	800432e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041ee:	2300      	movs	r3, #0
 80041f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041f2:	4b13      	ldr	r3, [pc, #76]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 80041f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10f      	bne.n	800421e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041fe:	2300      	movs	r3, #0
 8004200:	60bb      	str	r3, [r7, #8]
 8004202:	4b0f      	ldr	r3, [pc, #60]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004206:	4a0e      	ldr	r2, [pc, #56]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004208:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800420c:	6413      	str	r3, [r2, #64]	; 0x40
 800420e:	4b0c      	ldr	r3, [pc, #48]	; (8004240 <HAL_RCC_OscConfig+0x2ac>)
 8004210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004216:	60bb      	str	r3, [r7, #8]
 8004218:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800421a:	2301      	movs	r3, #1
 800421c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800421e:	4b0b      	ldr	r3, [pc, #44]	; (800424c <HAL_RCC_OscConfig+0x2b8>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004226:	2b00      	cmp	r3, #0
 8004228:	d121      	bne.n	800426e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800422a:	4b08      	ldr	r3, [pc, #32]	; (800424c <HAL_RCC_OscConfig+0x2b8>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a07      	ldr	r2, [pc, #28]	; (800424c <HAL_RCC_OscConfig+0x2b8>)
 8004230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004234:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004236:	f7fe fd45 	bl	8002cc4 <HAL_GetTick>
 800423a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800423c:	e011      	b.n	8004262 <HAL_RCC_OscConfig+0x2ce>
 800423e:	bf00      	nop
 8004240:	40023800 	.word	0x40023800
 8004244:	42470000 	.word	0x42470000
 8004248:	42470e80 	.word	0x42470e80
 800424c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004250:	f7fe fd38 	bl	8002cc4 <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	2b02      	cmp	r3, #2
 800425c:	d901      	bls.n	8004262 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e0fd      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004262:	4b81      	ldr	r3, [pc, #516]	; (8004468 <HAL_RCC_OscConfig+0x4d4>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800426a:	2b00      	cmp	r3, #0
 800426c:	d0f0      	beq.n	8004250 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	2b01      	cmp	r3, #1
 8004274:	d106      	bne.n	8004284 <HAL_RCC_OscConfig+0x2f0>
 8004276:	4b7d      	ldr	r3, [pc, #500]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 8004278:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800427a:	4a7c      	ldr	r2, [pc, #496]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 800427c:	f043 0301 	orr.w	r3, r3, #1
 8004280:	6713      	str	r3, [r2, #112]	; 0x70
 8004282:	e01c      	b.n	80042be <HAL_RCC_OscConfig+0x32a>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	2b05      	cmp	r3, #5
 800428a:	d10c      	bne.n	80042a6 <HAL_RCC_OscConfig+0x312>
 800428c:	4b77      	ldr	r3, [pc, #476]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 800428e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004290:	4a76      	ldr	r2, [pc, #472]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 8004292:	f043 0304 	orr.w	r3, r3, #4
 8004296:	6713      	str	r3, [r2, #112]	; 0x70
 8004298:	4b74      	ldr	r3, [pc, #464]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 800429a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800429c:	4a73      	ldr	r2, [pc, #460]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 800429e:	f043 0301 	orr.w	r3, r3, #1
 80042a2:	6713      	str	r3, [r2, #112]	; 0x70
 80042a4:	e00b      	b.n	80042be <HAL_RCC_OscConfig+0x32a>
 80042a6:	4b71      	ldr	r3, [pc, #452]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 80042a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042aa:	4a70      	ldr	r2, [pc, #448]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 80042ac:	f023 0301 	bic.w	r3, r3, #1
 80042b0:	6713      	str	r3, [r2, #112]	; 0x70
 80042b2:	4b6e      	ldr	r3, [pc, #440]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 80042b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b6:	4a6d      	ldr	r2, [pc, #436]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 80042b8:	f023 0304 	bic.w	r3, r3, #4
 80042bc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d015      	beq.n	80042f2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042c6:	f7fe fcfd 	bl	8002cc4 <HAL_GetTick>
 80042ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042cc:	e00a      	b.n	80042e4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042ce:	f7fe fcf9 	bl	8002cc4 <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80042dc:	4293      	cmp	r3, r2
 80042de:	d901      	bls.n	80042e4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e0bc      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042e4:	4b61      	ldr	r3, [pc, #388]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 80042e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042e8:	f003 0302 	and.w	r3, r3, #2
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d0ee      	beq.n	80042ce <HAL_RCC_OscConfig+0x33a>
 80042f0:	e014      	b.n	800431c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042f2:	f7fe fce7 	bl	8002cc4 <HAL_GetTick>
 80042f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042f8:	e00a      	b.n	8004310 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042fa:	f7fe fce3 	bl	8002cc4 <HAL_GetTick>
 80042fe:	4602      	mov	r2, r0
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	f241 3288 	movw	r2, #5000	; 0x1388
 8004308:	4293      	cmp	r3, r2
 800430a:	d901      	bls.n	8004310 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e0a6      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004310:	4b56      	ldr	r3, [pc, #344]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 8004312:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004314:	f003 0302 	and.w	r3, r3, #2
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1ee      	bne.n	80042fa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800431c:	7dfb      	ldrb	r3, [r7, #23]
 800431e:	2b01      	cmp	r3, #1
 8004320:	d105      	bne.n	800432e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004322:	4b52      	ldr	r3, [pc, #328]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 8004324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004326:	4a51      	ldr	r2, [pc, #324]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 8004328:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800432c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	699b      	ldr	r3, [r3, #24]
 8004332:	2b00      	cmp	r3, #0
 8004334:	f000 8092 	beq.w	800445c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004338:	4b4c      	ldr	r3, [pc, #304]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f003 030c 	and.w	r3, r3, #12
 8004340:	2b08      	cmp	r3, #8
 8004342:	d05c      	beq.n	80043fe <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	2b02      	cmp	r3, #2
 800434a:	d141      	bne.n	80043d0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800434c:	4b48      	ldr	r3, [pc, #288]	; (8004470 <HAL_RCC_OscConfig+0x4dc>)
 800434e:	2200      	movs	r2, #0
 8004350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004352:	f7fe fcb7 	bl	8002cc4 <HAL_GetTick>
 8004356:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004358:	e008      	b.n	800436c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800435a:	f7fe fcb3 	bl	8002cc4 <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	2b02      	cmp	r3, #2
 8004366:	d901      	bls.n	800436c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e078      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800436c:	4b3f      	ldr	r3, [pc, #252]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d1f0      	bne.n	800435a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	69da      	ldr	r2, [r3, #28]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a1b      	ldr	r3, [r3, #32]
 8004380:	431a      	orrs	r2, r3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004386:	019b      	lsls	r3, r3, #6
 8004388:	431a      	orrs	r2, r3
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438e:	085b      	lsrs	r3, r3, #1
 8004390:	3b01      	subs	r3, #1
 8004392:	041b      	lsls	r3, r3, #16
 8004394:	431a      	orrs	r2, r3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439a:	061b      	lsls	r3, r3, #24
 800439c:	4933      	ldr	r1, [pc, #204]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043a2:	4b33      	ldr	r3, [pc, #204]	; (8004470 <HAL_RCC_OscConfig+0x4dc>)
 80043a4:	2201      	movs	r2, #1
 80043a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043a8:	f7fe fc8c 	bl	8002cc4 <HAL_GetTick>
 80043ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043ae:	e008      	b.n	80043c2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043b0:	f7fe fc88 	bl	8002cc4 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e04d      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043c2:	4b2a      	ldr	r3, [pc, #168]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d0f0      	beq.n	80043b0 <HAL_RCC_OscConfig+0x41c>
 80043ce:	e045      	b.n	800445c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d0:	4b27      	ldr	r3, [pc, #156]	; (8004470 <HAL_RCC_OscConfig+0x4dc>)
 80043d2:	2200      	movs	r2, #0
 80043d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d6:	f7fe fc75 	bl	8002cc4 <HAL_GetTick>
 80043da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043dc:	e008      	b.n	80043f0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043de:	f7fe fc71 	bl	8002cc4 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d901      	bls.n	80043f0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e036      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043f0:	4b1e      	ldr	r3, [pc, #120]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d1f0      	bne.n	80043de <HAL_RCC_OscConfig+0x44a>
 80043fc:	e02e      	b.n	800445c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	2b01      	cmp	r3, #1
 8004404:	d101      	bne.n	800440a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e029      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800440a:	4b18      	ldr	r3, [pc, #96]	; (800446c <HAL_RCC_OscConfig+0x4d8>)
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	69db      	ldr	r3, [r3, #28]
 800441a:	429a      	cmp	r2, r3
 800441c:	d11c      	bne.n	8004458 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004428:	429a      	cmp	r2, r3
 800442a:	d115      	bne.n	8004458 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800442c:	68fa      	ldr	r2, [r7, #12]
 800442e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004432:	4013      	ands	r3, r2
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004438:	4293      	cmp	r3, r2
 800443a:	d10d      	bne.n	8004458 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004446:	429a      	cmp	r2, r3
 8004448:	d106      	bne.n	8004458 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004454:	429a      	cmp	r2, r3
 8004456:	d001      	beq.n	800445c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e000      	b.n	800445e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800445c:	2300      	movs	r3, #0
}
 800445e:	4618      	mov	r0, r3
 8004460:	3718      	adds	r7, #24
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	40007000 	.word	0x40007000
 800446c:	40023800 	.word	0x40023800
 8004470:	42470060 	.word	0x42470060

08004474 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b084      	sub	sp, #16
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d101      	bne.n	8004488 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e0cc      	b.n	8004622 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004488:	4b68      	ldr	r3, [pc, #416]	; (800462c <HAL_RCC_ClockConfig+0x1b8>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 030f 	and.w	r3, r3, #15
 8004490:	683a      	ldr	r2, [r7, #0]
 8004492:	429a      	cmp	r2, r3
 8004494:	d90c      	bls.n	80044b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004496:	4b65      	ldr	r3, [pc, #404]	; (800462c <HAL_RCC_ClockConfig+0x1b8>)
 8004498:	683a      	ldr	r2, [r7, #0]
 800449a:	b2d2      	uxtb	r2, r2
 800449c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800449e:	4b63      	ldr	r3, [pc, #396]	; (800462c <HAL_RCC_ClockConfig+0x1b8>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 030f 	and.w	r3, r3, #15
 80044a6:	683a      	ldr	r2, [r7, #0]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d001      	beq.n	80044b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e0b8      	b.n	8004622 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 0302 	and.w	r3, r3, #2
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d020      	beq.n	80044fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 0304 	and.w	r3, r3, #4
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d005      	beq.n	80044d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044c8:	4b59      	ldr	r3, [pc, #356]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	4a58      	ldr	r2, [pc, #352]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 80044ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80044d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0308 	and.w	r3, r3, #8
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d005      	beq.n	80044ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044e0:	4b53      	ldr	r3, [pc, #332]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	4a52      	ldr	r2, [pc, #328]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 80044e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80044ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044ec:	4b50      	ldr	r3, [pc, #320]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	494d      	ldr	r1, [pc, #308]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 80044fa:	4313      	orrs	r3, r2
 80044fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0301 	and.w	r3, r3, #1
 8004506:	2b00      	cmp	r3, #0
 8004508:	d044      	beq.n	8004594 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	2b01      	cmp	r3, #1
 8004510:	d107      	bne.n	8004522 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004512:	4b47      	ldr	r3, [pc, #284]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d119      	bne.n	8004552 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e07f      	b.n	8004622 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	2b02      	cmp	r3, #2
 8004528:	d003      	beq.n	8004532 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800452e:	2b03      	cmp	r3, #3
 8004530:	d107      	bne.n	8004542 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004532:	4b3f      	ldr	r3, [pc, #252]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d109      	bne.n	8004552 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e06f      	b.n	8004622 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004542:	4b3b      	ldr	r3, [pc, #236]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0302 	and.w	r3, r3, #2
 800454a:	2b00      	cmp	r3, #0
 800454c:	d101      	bne.n	8004552 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e067      	b.n	8004622 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004552:	4b37      	ldr	r3, [pc, #220]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	f023 0203 	bic.w	r2, r3, #3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	4934      	ldr	r1, [pc, #208]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 8004560:	4313      	orrs	r3, r2
 8004562:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004564:	f7fe fbae 	bl	8002cc4 <HAL_GetTick>
 8004568:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800456a:	e00a      	b.n	8004582 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800456c:	f7fe fbaa 	bl	8002cc4 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	f241 3288 	movw	r2, #5000	; 0x1388
 800457a:	4293      	cmp	r3, r2
 800457c:	d901      	bls.n	8004582 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	e04f      	b.n	8004622 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004582:	4b2b      	ldr	r3, [pc, #172]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f003 020c 	and.w	r2, r3, #12
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	429a      	cmp	r2, r3
 8004592:	d1eb      	bne.n	800456c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004594:	4b25      	ldr	r3, [pc, #148]	; (800462c <HAL_RCC_ClockConfig+0x1b8>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 030f 	and.w	r3, r3, #15
 800459c:	683a      	ldr	r2, [r7, #0]
 800459e:	429a      	cmp	r2, r3
 80045a0:	d20c      	bcs.n	80045bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045a2:	4b22      	ldr	r3, [pc, #136]	; (800462c <HAL_RCC_ClockConfig+0x1b8>)
 80045a4:	683a      	ldr	r2, [r7, #0]
 80045a6:	b2d2      	uxtb	r2, r2
 80045a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045aa:	4b20      	ldr	r3, [pc, #128]	; (800462c <HAL_RCC_ClockConfig+0x1b8>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 030f 	and.w	r3, r3, #15
 80045b2:	683a      	ldr	r2, [r7, #0]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d001      	beq.n	80045bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e032      	b.n	8004622 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0304 	and.w	r3, r3, #4
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d008      	beq.n	80045da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045c8:	4b19      	ldr	r3, [pc, #100]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	4916      	ldr	r1, [pc, #88]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 80045d6:	4313      	orrs	r3, r2
 80045d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0308 	and.w	r3, r3, #8
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d009      	beq.n	80045fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045e6:	4b12      	ldr	r3, [pc, #72]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	00db      	lsls	r3, r3, #3
 80045f4:	490e      	ldr	r1, [pc, #56]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045fa:	f000 f821 	bl	8004640 <HAL_RCC_GetSysClockFreq>
 80045fe:	4601      	mov	r1, r0
 8004600:	4b0b      	ldr	r3, [pc, #44]	; (8004630 <HAL_RCC_ClockConfig+0x1bc>)
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	091b      	lsrs	r3, r3, #4
 8004606:	f003 030f 	and.w	r3, r3, #15
 800460a:	4a0a      	ldr	r2, [pc, #40]	; (8004634 <HAL_RCC_ClockConfig+0x1c0>)
 800460c:	5cd3      	ldrb	r3, [r2, r3]
 800460e:	fa21 f303 	lsr.w	r3, r1, r3
 8004612:	4a09      	ldr	r2, [pc, #36]	; (8004638 <HAL_RCC_ClockConfig+0x1c4>)
 8004614:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004616:	4b09      	ldr	r3, [pc, #36]	; (800463c <HAL_RCC_ClockConfig+0x1c8>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4618      	mov	r0, r3
 800461c:	f7fe fb0e 	bl	8002c3c <HAL_InitTick>

  return HAL_OK;
 8004620:	2300      	movs	r3, #0
}
 8004622:	4618      	mov	r0, r3
 8004624:	3710      	adds	r7, #16
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	40023c00 	.word	0x40023c00
 8004630:	40023800 	.word	0x40023800
 8004634:	08006a48 	.word	0x08006a48
 8004638:	20000008 	.word	0x20000008
 800463c:	2000000c 	.word	0x2000000c

08004640 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004640:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004642:	b085      	sub	sp, #20
 8004644:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004646:	2300      	movs	r3, #0
 8004648:	607b      	str	r3, [r7, #4]
 800464a:	2300      	movs	r3, #0
 800464c:	60fb      	str	r3, [r7, #12]
 800464e:	2300      	movs	r3, #0
 8004650:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004652:	2300      	movs	r3, #0
 8004654:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004656:	4b63      	ldr	r3, [pc, #396]	; (80047e4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f003 030c 	and.w	r3, r3, #12
 800465e:	2b04      	cmp	r3, #4
 8004660:	d007      	beq.n	8004672 <HAL_RCC_GetSysClockFreq+0x32>
 8004662:	2b08      	cmp	r3, #8
 8004664:	d008      	beq.n	8004678 <HAL_RCC_GetSysClockFreq+0x38>
 8004666:	2b00      	cmp	r3, #0
 8004668:	f040 80b4 	bne.w	80047d4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800466c:	4b5e      	ldr	r3, [pc, #376]	; (80047e8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800466e:	60bb      	str	r3, [r7, #8]
       break;
 8004670:	e0b3      	b.n	80047da <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004672:	4b5e      	ldr	r3, [pc, #376]	; (80047ec <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004674:	60bb      	str	r3, [r7, #8]
      break;
 8004676:	e0b0      	b.n	80047da <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004678:	4b5a      	ldr	r3, [pc, #360]	; (80047e4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004680:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004682:	4b58      	ldr	r3, [pc, #352]	; (80047e4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d04a      	beq.n	8004724 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800468e:	4b55      	ldr	r3, [pc, #340]	; (80047e4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	099b      	lsrs	r3, r3, #6
 8004694:	f04f 0400 	mov.w	r4, #0
 8004698:	f240 11ff 	movw	r1, #511	; 0x1ff
 800469c:	f04f 0200 	mov.w	r2, #0
 80046a0:	ea03 0501 	and.w	r5, r3, r1
 80046a4:	ea04 0602 	and.w	r6, r4, r2
 80046a8:	4629      	mov	r1, r5
 80046aa:	4632      	mov	r2, r6
 80046ac:	f04f 0300 	mov.w	r3, #0
 80046b0:	f04f 0400 	mov.w	r4, #0
 80046b4:	0154      	lsls	r4, r2, #5
 80046b6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80046ba:	014b      	lsls	r3, r1, #5
 80046bc:	4619      	mov	r1, r3
 80046be:	4622      	mov	r2, r4
 80046c0:	1b49      	subs	r1, r1, r5
 80046c2:	eb62 0206 	sbc.w	r2, r2, r6
 80046c6:	f04f 0300 	mov.w	r3, #0
 80046ca:	f04f 0400 	mov.w	r4, #0
 80046ce:	0194      	lsls	r4, r2, #6
 80046d0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80046d4:	018b      	lsls	r3, r1, #6
 80046d6:	1a5b      	subs	r3, r3, r1
 80046d8:	eb64 0402 	sbc.w	r4, r4, r2
 80046dc:	f04f 0100 	mov.w	r1, #0
 80046e0:	f04f 0200 	mov.w	r2, #0
 80046e4:	00e2      	lsls	r2, r4, #3
 80046e6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80046ea:	00d9      	lsls	r1, r3, #3
 80046ec:	460b      	mov	r3, r1
 80046ee:	4614      	mov	r4, r2
 80046f0:	195b      	adds	r3, r3, r5
 80046f2:	eb44 0406 	adc.w	r4, r4, r6
 80046f6:	f04f 0100 	mov.w	r1, #0
 80046fa:	f04f 0200 	mov.w	r2, #0
 80046fe:	0262      	lsls	r2, r4, #9
 8004700:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004704:	0259      	lsls	r1, r3, #9
 8004706:	460b      	mov	r3, r1
 8004708:	4614      	mov	r4, r2
 800470a:	4618      	mov	r0, r3
 800470c:	4621      	mov	r1, r4
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f04f 0400 	mov.w	r4, #0
 8004714:	461a      	mov	r2, r3
 8004716:	4623      	mov	r3, r4
 8004718:	f7fc fa60 	bl	8000bdc <__aeabi_uldivmod>
 800471c:	4603      	mov	r3, r0
 800471e:	460c      	mov	r4, r1
 8004720:	60fb      	str	r3, [r7, #12]
 8004722:	e049      	b.n	80047b8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004724:	4b2f      	ldr	r3, [pc, #188]	; (80047e4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	099b      	lsrs	r3, r3, #6
 800472a:	f04f 0400 	mov.w	r4, #0
 800472e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004732:	f04f 0200 	mov.w	r2, #0
 8004736:	ea03 0501 	and.w	r5, r3, r1
 800473a:	ea04 0602 	and.w	r6, r4, r2
 800473e:	4629      	mov	r1, r5
 8004740:	4632      	mov	r2, r6
 8004742:	f04f 0300 	mov.w	r3, #0
 8004746:	f04f 0400 	mov.w	r4, #0
 800474a:	0154      	lsls	r4, r2, #5
 800474c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004750:	014b      	lsls	r3, r1, #5
 8004752:	4619      	mov	r1, r3
 8004754:	4622      	mov	r2, r4
 8004756:	1b49      	subs	r1, r1, r5
 8004758:	eb62 0206 	sbc.w	r2, r2, r6
 800475c:	f04f 0300 	mov.w	r3, #0
 8004760:	f04f 0400 	mov.w	r4, #0
 8004764:	0194      	lsls	r4, r2, #6
 8004766:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800476a:	018b      	lsls	r3, r1, #6
 800476c:	1a5b      	subs	r3, r3, r1
 800476e:	eb64 0402 	sbc.w	r4, r4, r2
 8004772:	f04f 0100 	mov.w	r1, #0
 8004776:	f04f 0200 	mov.w	r2, #0
 800477a:	00e2      	lsls	r2, r4, #3
 800477c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004780:	00d9      	lsls	r1, r3, #3
 8004782:	460b      	mov	r3, r1
 8004784:	4614      	mov	r4, r2
 8004786:	195b      	adds	r3, r3, r5
 8004788:	eb44 0406 	adc.w	r4, r4, r6
 800478c:	f04f 0100 	mov.w	r1, #0
 8004790:	f04f 0200 	mov.w	r2, #0
 8004794:	02a2      	lsls	r2, r4, #10
 8004796:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800479a:	0299      	lsls	r1, r3, #10
 800479c:	460b      	mov	r3, r1
 800479e:	4614      	mov	r4, r2
 80047a0:	4618      	mov	r0, r3
 80047a2:	4621      	mov	r1, r4
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f04f 0400 	mov.w	r4, #0
 80047aa:	461a      	mov	r2, r3
 80047ac:	4623      	mov	r3, r4
 80047ae:	f7fc fa15 	bl	8000bdc <__aeabi_uldivmod>
 80047b2:	4603      	mov	r3, r0
 80047b4:	460c      	mov	r4, r1
 80047b6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80047b8:	4b0a      	ldr	r3, [pc, #40]	; (80047e4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	0c1b      	lsrs	r3, r3, #16
 80047be:	f003 0303 	and.w	r3, r3, #3
 80047c2:	3301      	adds	r3, #1
 80047c4:	005b      	lsls	r3, r3, #1
 80047c6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d0:	60bb      	str	r3, [r7, #8]
      break;
 80047d2:	e002      	b.n	80047da <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047d4:	4b04      	ldr	r3, [pc, #16]	; (80047e8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80047d6:	60bb      	str	r3, [r7, #8]
      break;
 80047d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047da:	68bb      	ldr	r3, [r7, #8]
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3714      	adds	r7, #20
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047e4:	40023800 	.word	0x40023800
 80047e8:	00f42400 	.word	0x00f42400
 80047ec:	007a1200 	.word	0x007a1200

080047f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e01d      	b.n	800483e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d106      	bne.n	800481c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f7fe f8ba 	bl	8002990 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2202      	movs	r2, #2
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	3304      	adds	r3, #4
 800482c:	4619      	mov	r1, r3
 800482e:	4610      	mov	r0, r2
 8004830:	f000 fa40 	bl	8004cb4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3708      	adds	r7, #8
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}

08004846 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004846:	b480      	push	{r7}
 8004848:	b085      	sub	sp, #20
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	68da      	ldr	r2, [r3, #12]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f042 0201 	orr.w	r2, r2, #1
 800485c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f003 0307 	and.w	r3, r3, #7
 8004868:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2b06      	cmp	r3, #6
 800486e:	d007      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f042 0201 	orr.w	r2, r2, #1
 800487e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3714      	adds	r7, #20
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr

0800488e <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800488e:	b480      	push	{r7}
 8004890:	b083      	sub	sp, #12
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	68da      	ldr	r2, [r3, #12]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f022 0201 	bic.w	r2, r2, #1
 80048a4:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	6a1a      	ldr	r2, [r3, #32]
 80048ac:	f241 1311 	movw	r3, #4369	; 0x1111
 80048b0:	4013      	ands	r3, r2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10f      	bne.n	80048d6 <HAL_TIM_Base_Stop_IT+0x48>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	6a1a      	ldr	r2, [r3, #32]
 80048bc:	f240 4344 	movw	r3, #1092	; 0x444
 80048c0:	4013      	ands	r3, r2
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d107      	bne.n	80048d6 <HAL_TIM_Base_Stop_IT+0x48>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f022 0201 	bic.w	r2, r2, #1
 80048d4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80048d6:	2300      	movs	r3, #0
}
 80048d8:	4618      	mov	r0, r3
 80048da:	370c      	adds	r7, #12
 80048dc:	46bd      	mov	sp, r7
 80048de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e2:	4770      	bx	lr

080048e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b082      	sub	sp, #8
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	f003 0302 	and.w	r3, r3, #2
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d122      	bne.n	8004940 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	f003 0302 	and.w	r3, r3, #2
 8004904:	2b02      	cmp	r3, #2
 8004906:	d11b      	bne.n	8004940 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f06f 0202 	mvn.w	r2, #2
 8004910:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	f003 0303 	and.w	r3, r3, #3
 8004922:	2b00      	cmp	r3, #0
 8004924:	d003      	beq.n	800492e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 f9a5 	bl	8004c76 <HAL_TIM_IC_CaptureCallback>
 800492c:	e005      	b.n	800493a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f000 f997 	bl	8004c62 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f000 f9a8 	bl	8004c8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	691b      	ldr	r3, [r3, #16]
 8004946:	f003 0304 	and.w	r3, r3, #4
 800494a:	2b04      	cmp	r3, #4
 800494c:	d122      	bne.n	8004994 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	f003 0304 	and.w	r3, r3, #4
 8004958:	2b04      	cmp	r3, #4
 800495a:	d11b      	bne.n	8004994 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f06f 0204 	mvn.w	r2, #4
 8004964:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2202      	movs	r2, #2
 800496a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004976:	2b00      	cmp	r3, #0
 8004978:	d003      	beq.n	8004982 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 f97b 	bl	8004c76 <HAL_TIM_IC_CaptureCallback>
 8004980:	e005      	b.n	800498e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f000 f96d 	bl	8004c62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f000 f97e 	bl	8004c8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	f003 0308 	and.w	r3, r3, #8
 800499e:	2b08      	cmp	r3, #8
 80049a0:	d122      	bne.n	80049e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	f003 0308 	and.w	r3, r3, #8
 80049ac:	2b08      	cmp	r3, #8
 80049ae:	d11b      	bne.n	80049e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f06f 0208 	mvn.w	r2, #8
 80049b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2204      	movs	r2, #4
 80049be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	69db      	ldr	r3, [r3, #28]
 80049c6:	f003 0303 	and.w	r3, r3, #3
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d003      	beq.n	80049d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f000 f951 	bl	8004c76 <HAL_TIM_IC_CaptureCallback>
 80049d4:	e005      	b.n	80049e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f000 f943 	bl	8004c62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f000 f954 	bl	8004c8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	f003 0310 	and.w	r3, r3, #16
 80049f2:	2b10      	cmp	r3, #16
 80049f4:	d122      	bne.n	8004a3c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	f003 0310 	and.w	r3, r3, #16
 8004a00:	2b10      	cmp	r3, #16
 8004a02:	d11b      	bne.n	8004a3c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f06f 0210 	mvn.w	r2, #16
 8004a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2208      	movs	r2, #8
 8004a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	69db      	ldr	r3, [r3, #28]
 8004a1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d003      	beq.n	8004a2a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 f927 	bl	8004c76 <HAL_TIM_IC_CaptureCallback>
 8004a28:	e005      	b.n	8004a36 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 f919 	bl	8004c62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 f92a 	bl	8004c8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	f003 0301 	and.w	r3, r3, #1
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d10e      	bne.n	8004a68 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	f003 0301 	and.w	r3, r3, #1
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d107      	bne.n	8004a68 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f06f 0201 	mvn.w	r2, #1
 8004a60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f7fc fe94 	bl	8001790 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	691b      	ldr	r3, [r3, #16]
 8004a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a72:	2b80      	cmp	r3, #128	; 0x80
 8004a74:	d10e      	bne.n	8004a94 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a80:	2b80      	cmp	r3, #128	; 0x80
 8004a82:	d107      	bne.n	8004a94 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 fad0 	bl	8005034 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a9e:	2b40      	cmp	r3, #64	; 0x40
 8004aa0:	d10e      	bne.n	8004ac0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aac:	2b40      	cmp	r3, #64	; 0x40
 8004aae:	d107      	bne.n	8004ac0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ab8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f000 f8ef 	bl	8004c9e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	691b      	ldr	r3, [r3, #16]
 8004ac6:	f003 0320 	and.w	r3, r3, #32
 8004aca:	2b20      	cmp	r3, #32
 8004acc:	d10e      	bne.n	8004aec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	f003 0320 	and.w	r3, r3, #32
 8004ad8:	2b20      	cmp	r3, #32
 8004ada:	d107      	bne.n	8004aec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f06f 0220 	mvn.w	r2, #32
 8004ae4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 fa9a 	bl	8005020 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004aec:	bf00      	nop
 8004aee:	3708      	adds	r7, #8
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d101      	bne.n	8004b0c <HAL_TIM_ConfigClockSource+0x18>
 8004b08:	2302      	movs	r3, #2
 8004b0a:	e0a6      	b.n	8004c5a <HAL_TIM_ConfigClockSource+0x166>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004b2a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b32:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68fa      	ldr	r2, [r7, #12]
 8004b3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2b40      	cmp	r3, #64	; 0x40
 8004b42:	d067      	beq.n	8004c14 <HAL_TIM_ConfigClockSource+0x120>
 8004b44:	2b40      	cmp	r3, #64	; 0x40
 8004b46:	d80b      	bhi.n	8004b60 <HAL_TIM_ConfigClockSource+0x6c>
 8004b48:	2b10      	cmp	r3, #16
 8004b4a:	d073      	beq.n	8004c34 <HAL_TIM_ConfigClockSource+0x140>
 8004b4c:	2b10      	cmp	r3, #16
 8004b4e:	d802      	bhi.n	8004b56 <HAL_TIM_ConfigClockSource+0x62>
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d06f      	beq.n	8004c34 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004b54:	e078      	b.n	8004c48 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004b56:	2b20      	cmp	r3, #32
 8004b58:	d06c      	beq.n	8004c34 <HAL_TIM_ConfigClockSource+0x140>
 8004b5a:	2b30      	cmp	r3, #48	; 0x30
 8004b5c:	d06a      	beq.n	8004c34 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004b5e:	e073      	b.n	8004c48 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004b60:	2b70      	cmp	r3, #112	; 0x70
 8004b62:	d00d      	beq.n	8004b80 <HAL_TIM_ConfigClockSource+0x8c>
 8004b64:	2b70      	cmp	r3, #112	; 0x70
 8004b66:	d804      	bhi.n	8004b72 <HAL_TIM_ConfigClockSource+0x7e>
 8004b68:	2b50      	cmp	r3, #80	; 0x50
 8004b6a:	d033      	beq.n	8004bd4 <HAL_TIM_ConfigClockSource+0xe0>
 8004b6c:	2b60      	cmp	r3, #96	; 0x60
 8004b6e:	d041      	beq.n	8004bf4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004b70:	e06a      	b.n	8004c48 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004b72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b76:	d066      	beq.n	8004c46 <HAL_TIM_ConfigClockSource+0x152>
 8004b78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b7c:	d017      	beq.n	8004bae <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004b7e:	e063      	b.n	8004c48 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6818      	ldr	r0, [r3, #0]
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	6899      	ldr	r1, [r3, #8]
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	685a      	ldr	r2, [r3, #4]
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	f000 f9aa 	bl	8004ee8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ba2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	609a      	str	r2, [r3, #8]
      break;
 8004bac:	e04c      	b.n	8004c48 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6818      	ldr	r0, [r3, #0]
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	6899      	ldr	r1, [r3, #8]
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	685a      	ldr	r2, [r3, #4]
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	f000 f993 	bl	8004ee8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	689a      	ldr	r2, [r3, #8]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bd0:	609a      	str	r2, [r3, #8]
      break;
 8004bd2:	e039      	b.n	8004c48 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6818      	ldr	r0, [r3, #0]
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	6859      	ldr	r1, [r3, #4]
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	461a      	mov	r2, r3
 8004be2:	f000 f907 	bl	8004df4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2150      	movs	r1, #80	; 0x50
 8004bec:	4618      	mov	r0, r3
 8004bee:	f000 f960 	bl	8004eb2 <TIM_ITRx_SetConfig>
      break;
 8004bf2:	e029      	b.n	8004c48 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6818      	ldr	r0, [r3, #0]
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	6859      	ldr	r1, [r3, #4]
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	461a      	mov	r2, r3
 8004c02:	f000 f926 	bl	8004e52 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2160      	movs	r1, #96	; 0x60
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f000 f950 	bl	8004eb2 <TIM_ITRx_SetConfig>
      break;
 8004c12:	e019      	b.n	8004c48 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6818      	ldr	r0, [r3, #0]
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	6859      	ldr	r1, [r3, #4]
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	461a      	mov	r2, r3
 8004c22:	f000 f8e7 	bl	8004df4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2140      	movs	r1, #64	; 0x40
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f000 f940 	bl	8004eb2 <TIM_ITRx_SetConfig>
      break;
 8004c32:	e009      	b.n	8004c48 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	4610      	mov	r0, r2
 8004c40:	f000 f937 	bl	8004eb2 <TIM_ITRx_SetConfig>
      break;
 8004c44:	e000      	b.n	8004c48 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004c46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3710      	adds	r7, #16
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}

08004c62 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c62:	b480      	push	{r7}
 8004c64:	b083      	sub	sp, #12
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c6a:	bf00      	nop
 8004c6c:	370c      	adds	r7, #12
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c76:	b480      	push	{r7}
 8004c78:	b083      	sub	sp, #12
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c7e:	bf00      	nop
 8004c80:	370c      	adds	r7, #12
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr

08004c8a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	b083      	sub	sp, #12
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c92:	bf00      	nop
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr

08004c9e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c9e:	b480      	push	{r7}
 8004ca0:	b083      	sub	sp, #12
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ca6:	bf00      	nop
 8004ca8:	370c      	adds	r7, #12
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
	...

08004cb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a40      	ldr	r2, [pc, #256]	; (8004dc8 <TIM_Base_SetConfig+0x114>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d013      	beq.n	8004cf4 <TIM_Base_SetConfig+0x40>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cd2:	d00f      	beq.n	8004cf4 <TIM_Base_SetConfig+0x40>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a3d      	ldr	r2, [pc, #244]	; (8004dcc <TIM_Base_SetConfig+0x118>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d00b      	beq.n	8004cf4 <TIM_Base_SetConfig+0x40>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	4a3c      	ldr	r2, [pc, #240]	; (8004dd0 <TIM_Base_SetConfig+0x11c>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d007      	beq.n	8004cf4 <TIM_Base_SetConfig+0x40>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a3b      	ldr	r2, [pc, #236]	; (8004dd4 <TIM_Base_SetConfig+0x120>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d003      	beq.n	8004cf4 <TIM_Base_SetConfig+0x40>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a3a      	ldr	r2, [pc, #232]	; (8004dd8 <TIM_Base_SetConfig+0x124>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d108      	bne.n	8004d06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	68fa      	ldr	r2, [r7, #12]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a2f      	ldr	r2, [pc, #188]	; (8004dc8 <TIM_Base_SetConfig+0x114>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d02b      	beq.n	8004d66 <TIM_Base_SetConfig+0xb2>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d14:	d027      	beq.n	8004d66 <TIM_Base_SetConfig+0xb2>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a2c      	ldr	r2, [pc, #176]	; (8004dcc <TIM_Base_SetConfig+0x118>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d023      	beq.n	8004d66 <TIM_Base_SetConfig+0xb2>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4a2b      	ldr	r2, [pc, #172]	; (8004dd0 <TIM_Base_SetConfig+0x11c>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d01f      	beq.n	8004d66 <TIM_Base_SetConfig+0xb2>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a2a      	ldr	r2, [pc, #168]	; (8004dd4 <TIM_Base_SetConfig+0x120>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d01b      	beq.n	8004d66 <TIM_Base_SetConfig+0xb2>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a29      	ldr	r2, [pc, #164]	; (8004dd8 <TIM_Base_SetConfig+0x124>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d017      	beq.n	8004d66 <TIM_Base_SetConfig+0xb2>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a28      	ldr	r2, [pc, #160]	; (8004ddc <TIM_Base_SetConfig+0x128>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d013      	beq.n	8004d66 <TIM_Base_SetConfig+0xb2>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a27      	ldr	r2, [pc, #156]	; (8004de0 <TIM_Base_SetConfig+0x12c>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d00f      	beq.n	8004d66 <TIM_Base_SetConfig+0xb2>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a26      	ldr	r2, [pc, #152]	; (8004de4 <TIM_Base_SetConfig+0x130>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d00b      	beq.n	8004d66 <TIM_Base_SetConfig+0xb2>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a25      	ldr	r2, [pc, #148]	; (8004de8 <TIM_Base_SetConfig+0x134>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d007      	beq.n	8004d66 <TIM_Base_SetConfig+0xb2>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a24      	ldr	r2, [pc, #144]	; (8004dec <TIM_Base_SetConfig+0x138>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d003      	beq.n	8004d66 <TIM_Base_SetConfig+0xb2>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a23      	ldr	r2, [pc, #140]	; (8004df0 <TIM_Base_SetConfig+0x13c>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d108      	bne.n	8004d78 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	68fa      	ldr	r2, [r7, #12]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	695b      	ldr	r3, [r3, #20]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	68fa      	ldr	r2, [r7, #12]
 8004d8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	689a      	ldr	r2, [r3, #8]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a0a      	ldr	r2, [pc, #40]	; (8004dc8 <TIM_Base_SetConfig+0x114>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d003      	beq.n	8004dac <TIM_Base_SetConfig+0xf8>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a0c      	ldr	r2, [pc, #48]	; (8004dd8 <TIM_Base_SetConfig+0x124>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d103      	bne.n	8004db4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	691a      	ldr	r2, [r3, #16]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	615a      	str	r2, [r3, #20]
}
 8004dba:	bf00      	nop
 8004dbc:	3714      	adds	r7, #20
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr
 8004dc6:	bf00      	nop
 8004dc8:	40010000 	.word	0x40010000
 8004dcc:	40000400 	.word	0x40000400
 8004dd0:	40000800 	.word	0x40000800
 8004dd4:	40000c00 	.word	0x40000c00
 8004dd8:	40010400 	.word	0x40010400
 8004ddc:	40014000 	.word	0x40014000
 8004de0:	40014400 	.word	0x40014400
 8004de4:	40014800 	.word	0x40014800
 8004de8:	40001800 	.word	0x40001800
 8004dec:	40001c00 	.word	0x40001c00
 8004df0:	40002000 	.word	0x40002000

08004df4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b087      	sub	sp, #28
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6a1b      	ldr	r3, [r3, #32]
 8004e04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6a1b      	ldr	r3, [r3, #32]
 8004e0a:	f023 0201 	bic.w	r2, r3, #1
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	699b      	ldr	r3, [r3, #24]
 8004e16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	011b      	lsls	r3, r3, #4
 8004e24:	693a      	ldr	r2, [r7, #16]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	f023 030a 	bic.w	r3, r3, #10
 8004e30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	693a      	ldr	r2, [r7, #16]
 8004e3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	697a      	ldr	r2, [r7, #20]
 8004e44:	621a      	str	r2, [r3, #32]
}
 8004e46:	bf00      	nop
 8004e48:	371c      	adds	r7, #28
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr

08004e52 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e52:	b480      	push	{r7}
 8004e54:	b087      	sub	sp, #28
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	60f8      	str	r0, [r7, #12]
 8004e5a:	60b9      	str	r1, [r7, #8]
 8004e5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	6a1b      	ldr	r3, [r3, #32]
 8004e62:	f023 0210 	bic.w	r2, r3, #16
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6a1b      	ldr	r3, [r3, #32]
 8004e74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	031b      	lsls	r3, r3, #12
 8004e82:	697a      	ldr	r2, [r7, #20]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e8e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	011b      	lsls	r3, r3, #4
 8004e94:	693a      	ldr	r2, [r7, #16]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	697a      	ldr	r2, [r7, #20]
 8004e9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	693a      	ldr	r2, [r7, #16]
 8004ea4:	621a      	str	r2, [r3, #32]
}
 8004ea6:	bf00      	nop
 8004ea8:	371c      	adds	r7, #28
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb0:	4770      	bx	lr

08004eb2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b085      	sub	sp, #20
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
 8004eba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ec8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004eca:	683a      	ldr	r2, [r7, #0]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	f043 0307 	orr.w	r3, r3, #7
 8004ed4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	609a      	str	r2, [r3, #8]
}
 8004edc:	bf00      	nop
 8004ede:	3714      	adds	r7, #20
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr

08004ee8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b087      	sub	sp, #28
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	607a      	str	r2, [r7, #4]
 8004ef4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	021a      	lsls	r2, r3, #8
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	431a      	orrs	r2, r3
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	697a      	ldr	r2, [r7, #20]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	697a      	ldr	r2, [r7, #20]
 8004f1a:	609a      	str	r2, [r3, #8]
}
 8004f1c:	bf00      	nop
 8004f1e:	371c      	adds	r7, #28
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b085      	sub	sp, #20
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d101      	bne.n	8004f40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f3c:	2302      	movs	r3, #2
 8004f3e:	e05a      	b.n	8004ff6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2202      	movs	r2, #2
 8004f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68fa      	ldr	r2, [r7, #12]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a21      	ldr	r2, [pc, #132]	; (8005004 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d022      	beq.n	8004fca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f8c:	d01d      	beq.n	8004fca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a1d      	ldr	r2, [pc, #116]	; (8005008 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d018      	beq.n	8004fca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a1b      	ldr	r2, [pc, #108]	; (800500c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d013      	beq.n	8004fca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a1a      	ldr	r2, [pc, #104]	; (8005010 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d00e      	beq.n	8004fca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a18      	ldr	r2, [pc, #96]	; (8005014 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d009      	beq.n	8004fca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a17      	ldr	r2, [pc, #92]	; (8005018 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d004      	beq.n	8004fca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a15      	ldr	r2, [pc, #84]	; (800501c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d10c      	bne.n	8004fe4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fd0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	68ba      	ldr	r2, [r7, #8]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	68ba      	ldr	r2, [r7, #8]
 8004fe2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3714      	adds	r7, #20
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	40010000 	.word	0x40010000
 8005008:	40000400 	.word	0x40000400
 800500c:	40000800 	.word	0x40000800
 8005010:	40000c00 	.word	0x40000c00
 8005014:	40010400 	.word	0x40010400
 8005018:	40014000 	.word	0x40014000
 800501c:	40001800 	.word	0x40001800

08005020 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005028:	bf00      	nop
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005034:	b480      	push	{r7}
 8005036:	b083      	sub	sp, #12
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800503c:	bf00      	nop
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <__errno>:
 8005048:	4b01      	ldr	r3, [pc, #4]	; (8005050 <__errno+0x8>)
 800504a:	6818      	ldr	r0, [r3, #0]
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	20000014 	.word	0x20000014

08005054 <__libc_init_array>:
 8005054:	b570      	push	{r4, r5, r6, lr}
 8005056:	4e0d      	ldr	r6, [pc, #52]	; (800508c <__libc_init_array+0x38>)
 8005058:	4c0d      	ldr	r4, [pc, #52]	; (8005090 <__libc_init_array+0x3c>)
 800505a:	1ba4      	subs	r4, r4, r6
 800505c:	10a4      	asrs	r4, r4, #2
 800505e:	2500      	movs	r5, #0
 8005060:	42a5      	cmp	r5, r4
 8005062:	d109      	bne.n	8005078 <__libc_init_array+0x24>
 8005064:	4e0b      	ldr	r6, [pc, #44]	; (8005094 <__libc_init_array+0x40>)
 8005066:	4c0c      	ldr	r4, [pc, #48]	; (8005098 <__libc_init_array+0x44>)
 8005068:	f001 fc48 	bl	80068fc <_init>
 800506c:	1ba4      	subs	r4, r4, r6
 800506e:	10a4      	asrs	r4, r4, #2
 8005070:	2500      	movs	r5, #0
 8005072:	42a5      	cmp	r5, r4
 8005074:	d105      	bne.n	8005082 <__libc_init_array+0x2e>
 8005076:	bd70      	pop	{r4, r5, r6, pc}
 8005078:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800507c:	4798      	blx	r3
 800507e:	3501      	adds	r5, #1
 8005080:	e7ee      	b.n	8005060 <__libc_init_array+0xc>
 8005082:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005086:	4798      	blx	r3
 8005088:	3501      	adds	r5, #1
 800508a:	e7f2      	b.n	8005072 <__libc_init_array+0x1e>
 800508c:	08006c78 	.word	0x08006c78
 8005090:	08006c78 	.word	0x08006c78
 8005094:	08006c78 	.word	0x08006c78
 8005098:	08006c7c 	.word	0x08006c7c

0800509c <memset>:
 800509c:	4402      	add	r2, r0
 800509e:	4603      	mov	r3, r0
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d100      	bne.n	80050a6 <memset+0xa>
 80050a4:	4770      	bx	lr
 80050a6:	f803 1b01 	strb.w	r1, [r3], #1
 80050aa:	e7f9      	b.n	80050a0 <memset+0x4>

080050ac <siprintf>:
 80050ac:	b40e      	push	{r1, r2, r3}
 80050ae:	b500      	push	{lr}
 80050b0:	b09c      	sub	sp, #112	; 0x70
 80050b2:	ab1d      	add	r3, sp, #116	; 0x74
 80050b4:	9002      	str	r0, [sp, #8]
 80050b6:	9006      	str	r0, [sp, #24]
 80050b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80050bc:	4809      	ldr	r0, [pc, #36]	; (80050e4 <siprintf+0x38>)
 80050be:	9107      	str	r1, [sp, #28]
 80050c0:	9104      	str	r1, [sp, #16]
 80050c2:	4909      	ldr	r1, [pc, #36]	; (80050e8 <siprintf+0x3c>)
 80050c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80050c8:	9105      	str	r1, [sp, #20]
 80050ca:	6800      	ldr	r0, [r0, #0]
 80050cc:	9301      	str	r3, [sp, #4]
 80050ce:	a902      	add	r1, sp, #8
 80050d0:	f000 f876 	bl	80051c0 <_svfiprintf_r>
 80050d4:	9b02      	ldr	r3, [sp, #8]
 80050d6:	2200      	movs	r2, #0
 80050d8:	701a      	strb	r2, [r3, #0]
 80050da:	b01c      	add	sp, #112	; 0x70
 80050dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80050e0:	b003      	add	sp, #12
 80050e2:	4770      	bx	lr
 80050e4:	20000014 	.word	0x20000014
 80050e8:	ffff0208 	.word	0xffff0208

080050ec <strcat>:
 80050ec:	b510      	push	{r4, lr}
 80050ee:	4603      	mov	r3, r0
 80050f0:	781a      	ldrb	r2, [r3, #0]
 80050f2:	1c5c      	adds	r4, r3, #1
 80050f4:	b93a      	cbnz	r2, 8005106 <strcat+0x1a>
 80050f6:	3b01      	subs	r3, #1
 80050f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80050fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005100:	2a00      	cmp	r2, #0
 8005102:	d1f9      	bne.n	80050f8 <strcat+0xc>
 8005104:	bd10      	pop	{r4, pc}
 8005106:	4623      	mov	r3, r4
 8005108:	e7f2      	b.n	80050f0 <strcat+0x4>

0800510a <__ssputs_r>:
 800510a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800510e:	688e      	ldr	r6, [r1, #8]
 8005110:	429e      	cmp	r6, r3
 8005112:	4682      	mov	sl, r0
 8005114:	460c      	mov	r4, r1
 8005116:	4690      	mov	r8, r2
 8005118:	4699      	mov	r9, r3
 800511a:	d837      	bhi.n	800518c <__ssputs_r+0x82>
 800511c:	898a      	ldrh	r2, [r1, #12]
 800511e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005122:	d031      	beq.n	8005188 <__ssputs_r+0x7e>
 8005124:	6825      	ldr	r5, [r4, #0]
 8005126:	6909      	ldr	r1, [r1, #16]
 8005128:	1a6f      	subs	r7, r5, r1
 800512a:	6965      	ldr	r5, [r4, #20]
 800512c:	2302      	movs	r3, #2
 800512e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005132:	fb95 f5f3 	sdiv	r5, r5, r3
 8005136:	f109 0301 	add.w	r3, r9, #1
 800513a:	443b      	add	r3, r7
 800513c:	429d      	cmp	r5, r3
 800513e:	bf38      	it	cc
 8005140:	461d      	movcc	r5, r3
 8005142:	0553      	lsls	r3, r2, #21
 8005144:	d530      	bpl.n	80051a8 <__ssputs_r+0x9e>
 8005146:	4629      	mov	r1, r5
 8005148:	f000 fb2c 	bl	80057a4 <_malloc_r>
 800514c:	4606      	mov	r6, r0
 800514e:	b950      	cbnz	r0, 8005166 <__ssputs_r+0x5c>
 8005150:	230c      	movs	r3, #12
 8005152:	f8ca 3000 	str.w	r3, [sl]
 8005156:	89a3      	ldrh	r3, [r4, #12]
 8005158:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800515c:	81a3      	strh	r3, [r4, #12]
 800515e:	f04f 30ff 	mov.w	r0, #4294967295
 8005162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005166:	463a      	mov	r2, r7
 8005168:	6921      	ldr	r1, [r4, #16]
 800516a:	f000 faa9 	bl	80056c0 <memcpy>
 800516e:	89a3      	ldrh	r3, [r4, #12]
 8005170:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005174:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005178:	81a3      	strh	r3, [r4, #12]
 800517a:	6126      	str	r6, [r4, #16]
 800517c:	6165      	str	r5, [r4, #20]
 800517e:	443e      	add	r6, r7
 8005180:	1bed      	subs	r5, r5, r7
 8005182:	6026      	str	r6, [r4, #0]
 8005184:	60a5      	str	r5, [r4, #8]
 8005186:	464e      	mov	r6, r9
 8005188:	454e      	cmp	r6, r9
 800518a:	d900      	bls.n	800518e <__ssputs_r+0x84>
 800518c:	464e      	mov	r6, r9
 800518e:	4632      	mov	r2, r6
 8005190:	4641      	mov	r1, r8
 8005192:	6820      	ldr	r0, [r4, #0]
 8005194:	f000 fa9f 	bl	80056d6 <memmove>
 8005198:	68a3      	ldr	r3, [r4, #8]
 800519a:	1b9b      	subs	r3, r3, r6
 800519c:	60a3      	str	r3, [r4, #8]
 800519e:	6823      	ldr	r3, [r4, #0]
 80051a0:	441e      	add	r6, r3
 80051a2:	6026      	str	r6, [r4, #0]
 80051a4:	2000      	movs	r0, #0
 80051a6:	e7dc      	b.n	8005162 <__ssputs_r+0x58>
 80051a8:	462a      	mov	r2, r5
 80051aa:	f000 fb55 	bl	8005858 <_realloc_r>
 80051ae:	4606      	mov	r6, r0
 80051b0:	2800      	cmp	r0, #0
 80051b2:	d1e2      	bne.n	800517a <__ssputs_r+0x70>
 80051b4:	6921      	ldr	r1, [r4, #16]
 80051b6:	4650      	mov	r0, sl
 80051b8:	f000 faa6 	bl	8005708 <_free_r>
 80051bc:	e7c8      	b.n	8005150 <__ssputs_r+0x46>
	...

080051c0 <_svfiprintf_r>:
 80051c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051c4:	461d      	mov	r5, r3
 80051c6:	898b      	ldrh	r3, [r1, #12]
 80051c8:	061f      	lsls	r7, r3, #24
 80051ca:	b09d      	sub	sp, #116	; 0x74
 80051cc:	4680      	mov	r8, r0
 80051ce:	460c      	mov	r4, r1
 80051d0:	4616      	mov	r6, r2
 80051d2:	d50f      	bpl.n	80051f4 <_svfiprintf_r+0x34>
 80051d4:	690b      	ldr	r3, [r1, #16]
 80051d6:	b96b      	cbnz	r3, 80051f4 <_svfiprintf_r+0x34>
 80051d8:	2140      	movs	r1, #64	; 0x40
 80051da:	f000 fae3 	bl	80057a4 <_malloc_r>
 80051de:	6020      	str	r0, [r4, #0]
 80051e0:	6120      	str	r0, [r4, #16]
 80051e2:	b928      	cbnz	r0, 80051f0 <_svfiprintf_r+0x30>
 80051e4:	230c      	movs	r3, #12
 80051e6:	f8c8 3000 	str.w	r3, [r8]
 80051ea:	f04f 30ff 	mov.w	r0, #4294967295
 80051ee:	e0c8      	b.n	8005382 <_svfiprintf_r+0x1c2>
 80051f0:	2340      	movs	r3, #64	; 0x40
 80051f2:	6163      	str	r3, [r4, #20]
 80051f4:	2300      	movs	r3, #0
 80051f6:	9309      	str	r3, [sp, #36]	; 0x24
 80051f8:	2320      	movs	r3, #32
 80051fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80051fe:	2330      	movs	r3, #48	; 0x30
 8005200:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005204:	9503      	str	r5, [sp, #12]
 8005206:	f04f 0b01 	mov.w	fp, #1
 800520a:	4637      	mov	r7, r6
 800520c:	463d      	mov	r5, r7
 800520e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005212:	b10b      	cbz	r3, 8005218 <_svfiprintf_r+0x58>
 8005214:	2b25      	cmp	r3, #37	; 0x25
 8005216:	d13e      	bne.n	8005296 <_svfiprintf_r+0xd6>
 8005218:	ebb7 0a06 	subs.w	sl, r7, r6
 800521c:	d00b      	beq.n	8005236 <_svfiprintf_r+0x76>
 800521e:	4653      	mov	r3, sl
 8005220:	4632      	mov	r2, r6
 8005222:	4621      	mov	r1, r4
 8005224:	4640      	mov	r0, r8
 8005226:	f7ff ff70 	bl	800510a <__ssputs_r>
 800522a:	3001      	adds	r0, #1
 800522c:	f000 80a4 	beq.w	8005378 <_svfiprintf_r+0x1b8>
 8005230:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005232:	4453      	add	r3, sl
 8005234:	9309      	str	r3, [sp, #36]	; 0x24
 8005236:	783b      	ldrb	r3, [r7, #0]
 8005238:	2b00      	cmp	r3, #0
 800523a:	f000 809d 	beq.w	8005378 <_svfiprintf_r+0x1b8>
 800523e:	2300      	movs	r3, #0
 8005240:	f04f 32ff 	mov.w	r2, #4294967295
 8005244:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005248:	9304      	str	r3, [sp, #16]
 800524a:	9307      	str	r3, [sp, #28]
 800524c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005250:	931a      	str	r3, [sp, #104]	; 0x68
 8005252:	462f      	mov	r7, r5
 8005254:	2205      	movs	r2, #5
 8005256:	f817 1b01 	ldrb.w	r1, [r7], #1
 800525a:	4850      	ldr	r0, [pc, #320]	; (800539c <_svfiprintf_r+0x1dc>)
 800525c:	f7fa ffd0 	bl	8000200 <memchr>
 8005260:	9b04      	ldr	r3, [sp, #16]
 8005262:	b9d0      	cbnz	r0, 800529a <_svfiprintf_r+0xda>
 8005264:	06d9      	lsls	r1, r3, #27
 8005266:	bf44      	itt	mi
 8005268:	2220      	movmi	r2, #32
 800526a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800526e:	071a      	lsls	r2, r3, #28
 8005270:	bf44      	itt	mi
 8005272:	222b      	movmi	r2, #43	; 0x2b
 8005274:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005278:	782a      	ldrb	r2, [r5, #0]
 800527a:	2a2a      	cmp	r2, #42	; 0x2a
 800527c:	d015      	beq.n	80052aa <_svfiprintf_r+0xea>
 800527e:	9a07      	ldr	r2, [sp, #28]
 8005280:	462f      	mov	r7, r5
 8005282:	2000      	movs	r0, #0
 8005284:	250a      	movs	r5, #10
 8005286:	4639      	mov	r1, r7
 8005288:	f811 3b01 	ldrb.w	r3, [r1], #1
 800528c:	3b30      	subs	r3, #48	; 0x30
 800528e:	2b09      	cmp	r3, #9
 8005290:	d94d      	bls.n	800532e <_svfiprintf_r+0x16e>
 8005292:	b1b8      	cbz	r0, 80052c4 <_svfiprintf_r+0x104>
 8005294:	e00f      	b.n	80052b6 <_svfiprintf_r+0xf6>
 8005296:	462f      	mov	r7, r5
 8005298:	e7b8      	b.n	800520c <_svfiprintf_r+0x4c>
 800529a:	4a40      	ldr	r2, [pc, #256]	; (800539c <_svfiprintf_r+0x1dc>)
 800529c:	1a80      	subs	r0, r0, r2
 800529e:	fa0b f000 	lsl.w	r0, fp, r0
 80052a2:	4318      	orrs	r0, r3
 80052a4:	9004      	str	r0, [sp, #16]
 80052a6:	463d      	mov	r5, r7
 80052a8:	e7d3      	b.n	8005252 <_svfiprintf_r+0x92>
 80052aa:	9a03      	ldr	r2, [sp, #12]
 80052ac:	1d11      	adds	r1, r2, #4
 80052ae:	6812      	ldr	r2, [r2, #0]
 80052b0:	9103      	str	r1, [sp, #12]
 80052b2:	2a00      	cmp	r2, #0
 80052b4:	db01      	blt.n	80052ba <_svfiprintf_r+0xfa>
 80052b6:	9207      	str	r2, [sp, #28]
 80052b8:	e004      	b.n	80052c4 <_svfiprintf_r+0x104>
 80052ba:	4252      	negs	r2, r2
 80052bc:	f043 0302 	orr.w	r3, r3, #2
 80052c0:	9207      	str	r2, [sp, #28]
 80052c2:	9304      	str	r3, [sp, #16]
 80052c4:	783b      	ldrb	r3, [r7, #0]
 80052c6:	2b2e      	cmp	r3, #46	; 0x2e
 80052c8:	d10c      	bne.n	80052e4 <_svfiprintf_r+0x124>
 80052ca:	787b      	ldrb	r3, [r7, #1]
 80052cc:	2b2a      	cmp	r3, #42	; 0x2a
 80052ce:	d133      	bne.n	8005338 <_svfiprintf_r+0x178>
 80052d0:	9b03      	ldr	r3, [sp, #12]
 80052d2:	1d1a      	adds	r2, r3, #4
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	9203      	str	r2, [sp, #12]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	bfb8      	it	lt
 80052dc:	f04f 33ff 	movlt.w	r3, #4294967295
 80052e0:	3702      	adds	r7, #2
 80052e2:	9305      	str	r3, [sp, #20]
 80052e4:	4d2e      	ldr	r5, [pc, #184]	; (80053a0 <_svfiprintf_r+0x1e0>)
 80052e6:	7839      	ldrb	r1, [r7, #0]
 80052e8:	2203      	movs	r2, #3
 80052ea:	4628      	mov	r0, r5
 80052ec:	f7fa ff88 	bl	8000200 <memchr>
 80052f0:	b138      	cbz	r0, 8005302 <_svfiprintf_r+0x142>
 80052f2:	2340      	movs	r3, #64	; 0x40
 80052f4:	1b40      	subs	r0, r0, r5
 80052f6:	fa03 f000 	lsl.w	r0, r3, r0
 80052fa:	9b04      	ldr	r3, [sp, #16]
 80052fc:	4303      	orrs	r3, r0
 80052fe:	3701      	adds	r7, #1
 8005300:	9304      	str	r3, [sp, #16]
 8005302:	7839      	ldrb	r1, [r7, #0]
 8005304:	4827      	ldr	r0, [pc, #156]	; (80053a4 <_svfiprintf_r+0x1e4>)
 8005306:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800530a:	2206      	movs	r2, #6
 800530c:	1c7e      	adds	r6, r7, #1
 800530e:	f7fa ff77 	bl	8000200 <memchr>
 8005312:	2800      	cmp	r0, #0
 8005314:	d038      	beq.n	8005388 <_svfiprintf_r+0x1c8>
 8005316:	4b24      	ldr	r3, [pc, #144]	; (80053a8 <_svfiprintf_r+0x1e8>)
 8005318:	bb13      	cbnz	r3, 8005360 <_svfiprintf_r+0x1a0>
 800531a:	9b03      	ldr	r3, [sp, #12]
 800531c:	3307      	adds	r3, #7
 800531e:	f023 0307 	bic.w	r3, r3, #7
 8005322:	3308      	adds	r3, #8
 8005324:	9303      	str	r3, [sp, #12]
 8005326:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005328:	444b      	add	r3, r9
 800532a:	9309      	str	r3, [sp, #36]	; 0x24
 800532c:	e76d      	b.n	800520a <_svfiprintf_r+0x4a>
 800532e:	fb05 3202 	mla	r2, r5, r2, r3
 8005332:	2001      	movs	r0, #1
 8005334:	460f      	mov	r7, r1
 8005336:	e7a6      	b.n	8005286 <_svfiprintf_r+0xc6>
 8005338:	2300      	movs	r3, #0
 800533a:	3701      	adds	r7, #1
 800533c:	9305      	str	r3, [sp, #20]
 800533e:	4619      	mov	r1, r3
 8005340:	250a      	movs	r5, #10
 8005342:	4638      	mov	r0, r7
 8005344:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005348:	3a30      	subs	r2, #48	; 0x30
 800534a:	2a09      	cmp	r2, #9
 800534c:	d903      	bls.n	8005356 <_svfiprintf_r+0x196>
 800534e:	2b00      	cmp	r3, #0
 8005350:	d0c8      	beq.n	80052e4 <_svfiprintf_r+0x124>
 8005352:	9105      	str	r1, [sp, #20]
 8005354:	e7c6      	b.n	80052e4 <_svfiprintf_r+0x124>
 8005356:	fb05 2101 	mla	r1, r5, r1, r2
 800535a:	2301      	movs	r3, #1
 800535c:	4607      	mov	r7, r0
 800535e:	e7f0      	b.n	8005342 <_svfiprintf_r+0x182>
 8005360:	ab03      	add	r3, sp, #12
 8005362:	9300      	str	r3, [sp, #0]
 8005364:	4622      	mov	r2, r4
 8005366:	4b11      	ldr	r3, [pc, #68]	; (80053ac <_svfiprintf_r+0x1ec>)
 8005368:	a904      	add	r1, sp, #16
 800536a:	4640      	mov	r0, r8
 800536c:	f3af 8000 	nop.w
 8005370:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005374:	4681      	mov	r9, r0
 8005376:	d1d6      	bne.n	8005326 <_svfiprintf_r+0x166>
 8005378:	89a3      	ldrh	r3, [r4, #12]
 800537a:	065b      	lsls	r3, r3, #25
 800537c:	f53f af35 	bmi.w	80051ea <_svfiprintf_r+0x2a>
 8005380:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005382:	b01d      	add	sp, #116	; 0x74
 8005384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005388:	ab03      	add	r3, sp, #12
 800538a:	9300      	str	r3, [sp, #0]
 800538c:	4622      	mov	r2, r4
 800538e:	4b07      	ldr	r3, [pc, #28]	; (80053ac <_svfiprintf_r+0x1ec>)
 8005390:	a904      	add	r1, sp, #16
 8005392:	4640      	mov	r0, r8
 8005394:	f000 f882 	bl	800549c <_printf_i>
 8005398:	e7ea      	b.n	8005370 <_svfiprintf_r+0x1b0>
 800539a:	bf00      	nop
 800539c:	08006a60 	.word	0x08006a60
 80053a0:	08006a66 	.word	0x08006a66
 80053a4:	08006a6a 	.word	0x08006a6a
 80053a8:	00000000 	.word	0x00000000
 80053ac:	0800510b 	.word	0x0800510b

080053b0 <_printf_common>:
 80053b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053b4:	4691      	mov	r9, r2
 80053b6:	461f      	mov	r7, r3
 80053b8:	688a      	ldr	r2, [r1, #8]
 80053ba:	690b      	ldr	r3, [r1, #16]
 80053bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80053c0:	4293      	cmp	r3, r2
 80053c2:	bfb8      	it	lt
 80053c4:	4613      	movlt	r3, r2
 80053c6:	f8c9 3000 	str.w	r3, [r9]
 80053ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80053ce:	4606      	mov	r6, r0
 80053d0:	460c      	mov	r4, r1
 80053d2:	b112      	cbz	r2, 80053da <_printf_common+0x2a>
 80053d4:	3301      	adds	r3, #1
 80053d6:	f8c9 3000 	str.w	r3, [r9]
 80053da:	6823      	ldr	r3, [r4, #0]
 80053dc:	0699      	lsls	r1, r3, #26
 80053de:	bf42      	ittt	mi
 80053e0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80053e4:	3302      	addmi	r3, #2
 80053e6:	f8c9 3000 	strmi.w	r3, [r9]
 80053ea:	6825      	ldr	r5, [r4, #0]
 80053ec:	f015 0506 	ands.w	r5, r5, #6
 80053f0:	d107      	bne.n	8005402 <_printf_common+0x52>
 80053f2:	f104 0a19 	add.w	sl, r4, #25
 80053f6:	68e3      	ldr	r3, [r4, #12]
 80053f8:	f8d9 2000 	ldr.w	r2, [r9]
 80053fc:	1a9b      	subs	r3, r3, r2
 80053fe:	42ab      	cmp	r3, r5
 8005400:	dc28      	bgt.n	8005454 <_printf_common+0xa4>
 8005402:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005406:	6822      	ldr	r2, [r4, #0]
 8005408:	3300      	adds	r3, #0
 800540a:	bf18      	it	ne
 800540c:	2301      	movne	r3, #1
 800540e:	0692      	lsls	r2, r2, #26
 8005410:	d42d      	bmi.n	800546e <_printf_common+0xbe>
 8005412:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005416:	4639      	mov	r1, r7
 8005418:	4630      	mov	r0, r6
 800541a:	47c0      	blx	r8
 800541c:	3001      	adds	r0, #1
 800541e:	d020      	beq.n	8005462 <_printf_common+0xb2>
 8005420:	6823      	ldr	r3, [r4, #0]
 8005422:	68e5      	ldr	r5, [r4, #12]
 8005424:	f8d9 2000 	ldr.w	r2, [r9]
 8005428:	f003 0306 	and.w	r3, r3, #6
 800542c:	2b04      	cmp	r3, #4
 800542e:	bf08      	it	eq
 8005430:	1aad      	subeq	r5, r5, r2
 8005432:	68a3      	ldr	r3, [r4, #8]
 8005434:	6922      	ldr	r2, [r4, #16]
 8005436:	bf0c      	ite	eq
 8005438:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800543c:	2500      	movne	r5, #0
 800543e:	4293      	cmp	r3, r2
 8005440:	bfc4      	itt	gt
 8005442:	1a9b      	subgt	r3, r3, r2
 8005444:	18ed      	addgt	r5, r5, r3
 8005446:	f04f 0900 	mov.w	r9, #0
 800544a:	341a      	adds	r4, #26
 800544c:	454d      	cmp	r5, r9
 800544e:	d11a      	bne.n	8005486 <_printf_common+0xd6>
 8005450:	2000      	movs	r0, #0
 8005452:	e008      	b.n	8005466 <_printf_common+0xb6>
 8005454:	2301      	movs	r3, #1
 8005456:	4652      	mov	r2, sl
 8005458:	4639      	mov	r1, r7
 800545a:	4630      	mov	r0, r6
 800545c:	47c0      	blx	r8
 800545e:	3001      	adds	r0, #1
 8005460:	d103      	bne.n	800546a <_printf_common+0xba>
 8005462:	f04f 30ff 	mov.w	r0, #4294967295
 8005466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800546a:	3501      	adds	r5, #1
 800546c:	e7c3      	b.n	80053f6 <_printf_common+0x46>
 800546e:	18e1      	adds	r1, r4, r3
 8005470:	1c5a      	adds	r2, r3, #1
 8005472:	2030      	movs	r0, #48	; 0x30
 8005474:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005478:	4422      	add	r2, r4
 800547a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800547e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005482:	3302      	adds	r3, #2
 8005484:	e7c5      	b.n	8005412 <_printf_common+0x62>
 8005486:	2301      	movs	r3, #1
 8005488:	4622      	mov	r2, r4
 800548a:	4639      	mov	r1, r7
 800548c:	4630      	mov	r0, r6
 800548e:	47c0      	blx	r8
 8005490:	3001      	adds	r0, #1
 8005492:	d0e6      	beq.n	8005462 <_printf_common+0xb2>
 8005494:	f109 0901 	add.w	r9, r9, #1
 8005498:	e7d8      	b.n	800544c <_printf_common+0x9c>
	...

0800549c <_printf_i>:
 800549c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80054a0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80054a4:	460c      	mov	r4, r1
 80054a6:	7e09      	ldrb	r1, [r1, #24]
 80054a8:	b085      	sub	sp, #20
 80054aa:	296e      	cmp	r1, #110	; 0x6e
 80054ac:	4617      	mov	r7, r2
 80054ae:	4606      	mov	r6, r0
 80054b0:	4698      	mov	r8, r3
 80054b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80054b4:	f000 80b3 	beq.w	800561e <_printf_i+0x182>
 80054b8:	d822      	bhi.n	8005500 <_printf_i+0x64>
 80054ba:	2963      	cmp	r1, #99	; 0x63
 80054bc:	d036      	beq.n	800552c <_printf_i+0x90>
 80054be:	d80a      	bhi.n	80054d6 <_printf_i+0x3a>
 80054c0:	2900      	cmp	r1, #0
 80054c2:	f000 80b9 	beq.w	8005638 <_printf_i+0x19c>
 80054c6:	2958      	cmp	r1, #88	; 0x58
 80054c8:	f000 8083 	beq.w	80055d2 <_printf_i+0x136>
 80054cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054d0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80054d4:	e032      	b.n	800553c <_printf_i+0xa0>
 80054d6:	2964      	cmp	r1, #100	; 0x64
 80054d8:	d001      	beq.n	80054de <_printf_i+0x42>
 80054da:	2969      	cmp	r1, #105	; 0x69
 80054dc:	d1f6      	bne.n	80054cc <_printf_i+0x30>
 80054de:	6820      	ldr	r0, [r4, #0]
 80054e0:	6813      	ldr	r3, [r2, #0]
 80054e2:	0605      	lsls	r5, r0, #24
 80054e4:	f103 0104 	add.w	r1, r3, #4
 80054e8:	d52a      	bpl.n	8005540 <_printf_i+0xa4>
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	6011      	str	r1, [r2, #0]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	da03      	bge.n	80054fa <_printf_i+0x5e>
 80054f2:	222d      	movs	r2, #45	; 0x2d
 80054f4:	425b      	negs	r3, r3
 80054f6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80054fa:	486f      	ldr	r0, [pc, #444]	; (80056b8 <_printf_i+0x21c>)
 80054fc:	220a      	movs	r2, #10
 80054fe:	e039      	b.n	8005574 <_printf_i+0xd8>
 8005500:	2973      	cmp	r1, #115	; 0x73
 8005502:	f000 809d 	beq.w	8005640 <_printf_i+0x1a4>
 8005506:	d808      	bhi.n	800551a <_printf_i+0x7e>
 8005508:	296f      	cmp	r1, #111	; 0x6f
 800550a:	d020      	beq.n	800554e <_printf_i+0xb2>
 800550c:	2970      	cmp	r1, #112	; 0x70
 800550e:	d1dd      	bne.n	80054cc <_printf_i+0x30>
 8005510:	6823      	ldr	r3, [r4, #0]
 8005512:	f043 0320 	orr.w	r3, r3, #32
 8005516:	6023      	str	r3, [r4, #0]
 8005518:	e003      	b.n	8005522 <_printf_i+0x86>
 800551a:	2975      	cmp	r1, #117	; 0x75
 800551c:	d017      	beq.n	800554e <_printf_i+0xb2>
 800551e:	2978      	cmp	r1, #120	; 0x78
 8005520:	d1d4      	bne.n	80054cc <_printf_i+0x30>
 8005522:	2378      	movs	r3, #120	; 0x78
 8005524:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005528:	4864      	ldr	r0, [pc, #400]	; (80056bc <_printf_i+0x220>)
 800552a:	e055      	b.n	80055d8 <_printf_i+0x13c>
 800552c:	6813      	ldr	r3, [r2, #0]
 800552e:	1d19      	adds	r1, r3, #4
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	6011      	str	r1, [r2, #0]
 8005534:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005538:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800553c:	2301      	movs	r3, #1
 800553e:	e08c      	b.n	800565a <_printf_i+0x1be>
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	6011      	str	r1, [r2, #0]
 8005544:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005548:	bf18      	it	ne
 800554a:	b21b      	sxthne	r3, r3
 800554c:	e7cf      	b.n	80054ee <_printf_i+0x52>
 800554e:	6813      	ldr	r3, [r2, #0]
 8005550:	6825      	ldr	r5, [r4, #0]
 8005552:	1d18      	adds	r0, r3, #4
 8005554:	6010      	str	r0, [r2, #0]
 8005556:	0628      	lsls	r0, r5, #24
 8005558:	d501      	bpl.n	800555e <_printf_i+0xc2>
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	e002      	b.n	8005564 <_printf_i+0xc8>
 800555e:	0668      	lsls	r0, r5, #25
 8005560:	d5fb      	bpl.n	800555a <_printf_i+0xbe>
 8005562:	881b      	ldrh	r3, [r3, #0]
 8005564:	4854      	ldr	r0, [pc, #336]	; (80056b8 <_printf_i+0x21c>)
 8005566:	296f      	cmp	r1, #111	; 0x6f
 8005568:	bf14      	ite	ne
 800556a:	220a      	movne	r2, #10
 800556c:	2208      	moveq	r2, #8
 800556e:	2100      	movs	r1, #0
 8005570:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005574:	6865      	ldr	r5, [r4, #4]
 8005576:	60a5      	str	r5, [r4, #8]
 8005578:	2d00      	cmp	r5, #0
 800557a:	f2c0 8095 	blt.w	80056a8 <_printf_i+0x20c>
 800557e:	6821      	ldr	r1, [r4, #0]
 8005580:	f021 0104 	bic.w	r1, r1, #4
 8005584:	6021      	str	r1, [r4, #0]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d13d      	bne.n	8005606 <_printf_i+0x16a>
 800558a:	2d00      	cmp	r5, #0
 800558c:	f040 808e 	bne.w	80056ac <_printf_i+0x210>
 8005590:	4665      	mov	r5, ip
 8005592:	2a08      	cmp	r2, #8
 8005594:	d10b      	bne.n	80055ae <_printf_i+0x112>
 8005596:	6823      	ldr	r3, [r4, #0]
 8005598:	07db      	lsls	r3, r3, #31
 800559a:	d508      	bpl.n	80055ae <_printf_i+0x112>
 800559c:	6923      	ldr	r3, [r4, #16]
 800559e:	6862      	ldr	r2, [r4, #4]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	bfde      	ittt	le
 80055a4:	2330      	movle	r3, #48	; 0x30
 80055a6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80055aa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80055ae:	ebac 0305 	sub.w	r3, ip, r5
 80055b2:	6123      	str	r3, [r4, #16]
 80055b4:	f8cd 8000 	str.w	r8, [sp]
 80055b8:	463b      	mov	r3, r7
 80055ba:	aa03      	add	r2, sp, #12
 80055bc:	4621      	mov	r1, r4
 80055be:	4630      	mov	r0, r6
 80055c0:	f7ff fef6 	bl	80053b0 <_printf_common>
 80055c4:	3001      	adds	r0, #1
 80055c6:	d14d      	bne.n	8005664 <_printf_i+0x1c8>
 80055c8:	f04f 30ff 	mov.w	r0, #4294967295
 80055cc:	b005      	add	sp, #20
 80055ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80055d2:	4839      	ldr	r0, [pc, #228]	; (80056b8 <_printf_i+0x21c>)
 80055d4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80055d8:	6813      	ldr	r3, [r2, #0]
 80055da:	6821      	ldr	r1, [r4, #0]
 80055dc:	1d1d      	adds	r5, r3, #4
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6015      	str	r5, [r2, #0]
 80055e2:	060a      	lsls	r2, r1, #24
 80055e4:	d50b      	bpl.n	80055fe <_printf_i+0x162>
 80055e6:	07ca      	lsls	r2, r1, #31
 80055e8:	bf44      	itt	mi
 80055ea:	f041 0120 	orrmi.w	r1, r1, #32
 80055ee:	6021      	strmi	r1, [r4, #0]
 80055f0:	b91b      	cbnz	r3, 80055fa <_printf_i+0x15e>
 80055f2:	6822      	ldr	r2, [r4, #0]
 80055f4:	f022 0220 	bic.w	r2, r2, #32
 80055f8:	6022      	str	r2, [r4, #0]
 80055fa:	2210      	movs	r2, #16
 80055fc:	e7b7      	b.n	800556e <_printf_i+0xd2>
 80055fe:	064d      	lsls	r5, r1, #25
 8005600:	bf48      	it	mi
 8005602:	b29b      	uxthmi	r3, r3
 8005604:	e7ef      	b.n	80055e6 <_printf_i+0x14a>
 8005606:	4665      	mov	r5, ip
 8005608:	fbb3 f1f2 	udiv	r1, r3, r2
 800560c:	fb02 3311 	mls	r3, r2, r1, r3
 8005610:	5cc3      	ldrb	r3, [r0, r3]
 8005612:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005616:	460b      	mov	r3, r1
 8005618:	2900      	cmp	r1, #0
 800561a:	d1f5      	bne.n	8005608 <_printf_i+0x16c>
 800561c:	e7b9      	b.n	8005592 <_printf_i+0xf6>
 800561e:	6813      	ldr	r3, [r2, #0]
 8005620:	6825      	ldr	r5, [r4, #0]
 8005622:	6961      	ldr	r1, [r4, #20]
 8005624:	1d18      	adds	r0, r3, #4
 8005626:	6010      	str	r0, [r2, #0]
 8005628:	0628      	lsls	r0, r5, #24
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	d501      	bpl.n	8005632 <_printf_i+0x196>
 800562e:	6019      	str	r1, [r3, #0]
 8005630:	e002      	b.n	8005638 <_printf_i+0x19c>
 8005632:	066a      	lsls	r2, r5, #25
 8005634:	d5fb      	bpl.n	800562e <_printf_i+0x192>
 8005636:	8019      	strh	r1, [r3, #0]
 8005638:	2300      	movs	r3, #0
 800563a:	6123      	str	r3, [r4, #16]
 800563c:	4665      	mov	r5, ip
 800563e:	e7b9      	b.n	80055b4 <_printf_i+0x118>
 8005640:	6813      	ldr	r3, [r2, #0]
 8005642:	1d19      	adds	r1, r3, #4
 8005644:	6011      	str	r1, [r2, #0]
 8005646:	681d      	ldr	r5, [r3, #0]
 8005648:	6862      	ldr	r2, [r4, #4]
 800564a:	2100      	movs	r1, #0
 800564c:	4628      	mov	r0, r5
 800564e:	f7fa fdd7 	bl	8000200 <memchr>
 8005652:	b108      	cbz	r0, 8005658 <_printf_i+0x1bc>
 8005654:	1b40      	subs	r0, r0, r5
 8005656:	6060      	str	r0, [r4, #4]
 8005658:	6863      	ldr	r3, [r4, #4]
 800565a:	6123      	str	r3, [r4, #16]
 800565c:	2300      	movs	r3, #0
 800565e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005662:	e7a7      	b.n	80055b4 <_printf_i+0x118>
 8005664:	6923      	ldr	r3, [r4, #16]
 8005666:	462a      	mov	r2, r5
 8005668:	4639      	mov	r1, r7
 800566a:	4630      	mov	r0, r6
 800566c:	47c0      	blx	r8
 800566e:	3001      	adds	r0, #1
 8005670:	d0aa      	beq.n	80055c8 <_printf_i+0x12c>
 8005672:	6823      	ldr	r3, [r4, #0]
 8005674:	079b      	lsls	r3, r3, #30
 8005676:	d413      	bmi.n	80056a0 <_printf_i+0x204>
 8005678:	68e0      	ldr	r0, [r4, #12]
 800567a:	9b03      	ldr	r3, [sp, #12]
 800567c:	4298      	cmp	r0, r3
 800567e:	bfb8      	it	lt
 8005680:	4618      	movlt	r0, r3
 8005682:	e7a3      	b.n	80055cc <_printf_i+0x130>
 8005684:	2301      	movs	r3, #1
 8005686:	464a      	mov	r2, r9
 8005688:	4639      	mov	r1, r7
 800568a:	4630      	mov	r0, r6
 800568c:	47c0      	blx	r8
 800568e:	3001      	adds	r0, #1
 8005690:	d09a      	beq.n	80055c8 <_printf_i+0x12c>
 8005692:	3501      	adds	r5, #1
 8005694:	68e3      	ldr	r3, [r4, #12]
 8005696:	9a03      	ldr	r2, [sp, #12]
 8005698:	1a9b      	subs	r3, r3, r2
 800569a:	42ab      	cmp	r3, r5
 800569c:	dcf2      	bgt.n	8005684 <_printf_i+0x1e8>
 800569e:	e7eb      	b.n	8005678 <_printf_i+0x1dc>
 80056a0:	2500      	movs	r5, #0
 80056a2:	f104 0919 	add.w	r9, r4, #25
 80056a6:	e7f5      	b.n	8005694 <_printf_i+0x1f8>
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1ac      	bne.n	8005606 <_printf_i+0x16a>
 80056ac:	7803      	ldrb	r3, [r0, #0]
 80056ae:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80056b2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056b6:	e76c      	b.n	8005592 <_printf_i+0xf6>
 80056b8:	08006a71 	.word	0x08006a71
 80056bc:	08006a82 	.word	0x08006a82

080056c0 <memcpy>:
 80056c0:	b510      	push	{r4, lr}
 80056c2:	1e43      	subs	r3, r0, #1
 80056c4:	440a      	add	r2, r1
 80056c6:	4291      	cmp	r1, r2
 80056c8:	d100      	bne.n	80056cc <memcpy+0xc>
 80056ca:	bd10      	pop	{r4, pc}
 80056cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056d4:	e7f7      	b.n	80056c6 <memcpy+0x6>

080056d6 <memmove>:
 80056d6:	4288      	cmp	r0, r1
 80056d8:	b510      	push	{r4, lr}
 80056da:	eb01 0302 	add.w	r3, r1, r2
 80056de:	d807      	bhi.n	80056f0 <memmove+0x1a>
 80056e0:	1e42      	subs	r2, r0, #1
 80056e2:	4299      	cmp	r1, r3
 80056e4:	d00a      	beq.n	80056fc <memmove+0x26>
 80056e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056ea:	f802 4f01 	strb.w	r4, [r2, #1]!
 80056ee:	e7f8      	b.n	80056e2 <memmove+0xc>
 80056f0:	4283      	cmp	r3, r0
 80056f2:	d9f5      	bls.n	80056e0 <memmove+0xa>
 80056f4:	1881      	adds	r1, r0, r2
 80056f6:	1ad2      	subs	r2, r2, r3
 80056f8:	42d3      	cmn	r3, r2
 80056fa:	d100      	bne.n	80056fe <memmove+0x28>
 80056fc:	bd10      	pop	{r4, pc}
 80056fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005702:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005706:	e7f7      	b.n	80056f8 <memmove+0x22>

08005708 <_free_r>:
 8005708:	b538      	push	{r3, r4, r5, lr}
 800570a:	4605      	mov	r5, r0
 800570c:	2900      	cmp	r1, #0
 800570e:	d045      	beq.n	800579c <_free_r+0x94>
 8005710:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005714:	1f0c      	subs	r4, r1, #4
 8005716:	2b00      	cmp	r3, #0
 8005718:	bfb8      	it	lt
 800571a:	18e4      	addlt	r4, r4, r3
 800571c:	f000 f8d2 	bl	80058c4 <__malloc_lock>
 8005720:	4a1f      	ldr	r2, [pc, #124]	; (80057a0 <_free_r+0x98>)
 8005722:	6813      	ldr	r3, [r2, #0]
 8005724:	4610      	mov	r0, r2
 8005726:	b933      	cbnz	r3, 8005736 <_free_r+0x2e>
 8005728:	6063      	str	r3, [r4, #4]
 800572a:	6014      	str	r4, [r2, #0]
 800572c:	4628      	mov	r0, r5
 800572e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005732:	f000 b8c8 	b.w	80058c6 <__malloc_unlock>
 8005736:	42a3      	cmp	r3, r4
 8005738:	d90c      	bls.n	8005754 <_free_r+0x4c>
 800573a:	6821      	ldr	r1, [r4, #0]
 800573c:	1862      	adds	r2, r4, r1
 800573e:	4293      	cmp	r3, r2
 8005740:	bf04      	itt	eq
 8005742:	681a      	ldreq	r2, [r3, #0]
 8005744:	685b      	ldreq	r3, [r3, #4]
 8005746:	6063      	str	r3, [r4, #4]
 8005748:	bf04      	itt	eq
 800574a:	1852      	addeq	r2, r2, r1
 800574c:	6022      	streq	r2, [r4, #0]
 800574e:	6004      	str	r4, [r0, #0]
 8005750:	e7ec      	b.n	800572c <_free_r+0x24>
 8005752:	4613      	mov	r3, r2
 8005754:	685a      	ldr	r2, [r3, #4]
 8005756:	b10a      	cbz	r2, 800575c <_free_r+0x54>
 8005758:	42a2      	cmp	r2, r4
 800575a:	d9fa      	bls.n	8005752 <_free_r+0x4a>
 800575c:	6819      	ldr	r1, [r3, #0]
 800575e:	1858      	adds	r0, r3, r1
 8005760:	42a0      	cmp	r0, r4
 8005762:	d10b      	bne.n	800577c <_free_r+0x74>
 8005764:	6820      	ldr	r0, [r4, #0]
 8005766:	4401      	add	r1, r0
 8005768:	1858      	adds	r0, r3, r1
 800576a:	4282      	cmp	r2, r0
 800576c:	6019      	str	r1, [r3, #0]
 800576e:	d1dd      	bne.n	800572c <_free_r+0x24>
 8005770:	6810      	ldr	r0, [r2, #0]
 8005772:	6852      	ldr	r2, [r2, #4]
 8005774:	605a      	str	r2, [r3, #4]
 8005776:	4401      	add	r1, r0
 8005778:	6019      	str	r1, [r3, #0]
 800577a:	e7d7      	b.n	800572c <_free_r+0x24>
 800577c:	d902      	bls.n	8005784 <_free_r+0x7c>
 800577e:	230c      	movs	r3, #12
 8005780:	602b      	str	r3, [r5, #0]
 8005782:	e7d3      	b.n	800572c <_free_r+0x24>
 8005784:	6820      	ldr	r0, [r4, #0]
 8005786:	1821      	adds	r1, r4, r0
 8005788:	428a      	cmp	r2, r1
 800578a:	bf04      	itt	eq
 800578c:	6811      	ldreq	r1, [r2, #0]
 800578e:	6852      	ldreq	r2, [r2, #4]
 8005790:	6062      	str	r2, [r4, #4]
 8005792:	bf04      	itt	eq
 8005794:	1809      	addeq	r1, r1, r0
 8005796:	6021      	streq	r1, [r4, #0]
 8005798:	605c      	str	r4, [r3, #4]
 800579a:	e7c7      	b.n	800572c <_free_r+0x24>
 800579c:	bd38      	pop	{r3, r4, r5, pc}
 800579e:	bf00      	nop
 80057a0:	2000009c 	.word	0x2000009c

080057a4 <_malloc_r>:
 80057a4:	b570      	push	{r4, r5, r6, lr}
 80057a6:	1ccd      	adds	r5, r1, #3
 80057a8:	f025 0503 	bic.w	r5, r5, #3
 80057ac:	3508      	adds	r5, #8
 80057ae:	2d0c      	cmp	r5, #12
 80057b0:	bf38      	it	cc
 80057b2:	250c      	movcc	r5, #12
 80057b4:	2d00      	cmp	r5, #0
 80057b6:	4606      	mov	r6, r0
 80057b8:	db01      	blt.n	80057be <_malloc_r+0x1a>
 80057ba:	42a9      	cmp	r1, r5
 80057bc:	d903      	bls.n	80057c6 <_malloc_r+0x22>
 80057be:	230c      	movs	r3, #12
 80057c0:	6033      	str	r3, [r6, #0]
 80057c2:	2000      	movs	r0, #0
 80057c4:	bd70      	pop	{r4, r5, r6, pc}
 80057c6:	f000 f87d 	bl	80058c4 <__malloc_lock>
 80057ca:	4a21      	ldr	r2, [pc, #132]	; (8005850 <_malloc_r+0xac>)
 80057cc:	6814      	ldr	r4, [r2, #0]
 80057ce:	4621      	mov	r1, r4
 80057d0:	b991      	cbnz	r1, 80057f8 <_malloc_r+0x54>
 80057d2:	4c20      	ldr	r4, [pc, #128]	; (8005854 <_malloc_r+0xb0>)
 80057d4:	6823      	ldr	r3, [r4, #0]
 80057d6:	b91b      	cbnz	r3, 80057e0 <_malloc_r+0x3c>
 80057d8:	4630      	mov	r0, r6
 80057da:	f000 f863 	bl	80058a4 <_sbrk_r>
 80057de:	6020      	str	r0, [r4, #0]
 80057e0:	4629      	mov	r1, r5
 80057e2:	4630      	mov	r0, r6
 80057e4:	f000 f85e 	bl	80058a4 <_sbrk_r>
 80057e8:	1c43      	adds	r3, r0, #1
 80057ea:	d124      	bne.n	8005836 <_malloc_r+0x92>
 80057ec:	230c      	movs	r3, #12
 80057ee:	6033      	str	r3, [r6, #0]
 80057f0:	4630      	mov	r0, r6
 80057f2:	f000 f868 	bl	80058c6 <__malloc_unlock>
 80057f6:	e7e4      	b.n	80057c2 <_malloc_r+0x1e>
 80057f8:	680b      	ldr	r3, [r1, #0]
 80057fa:	1b5b      	subs	r3, r3, r5
 80057fc:	d418      	bmi.n	8005830 <_malloc_r+0x8c>
 80057fe:	2b0b      	cmp	r3, #11
 8005800:	d90f      	bls.n	8005822 <_malloc_r+0x7e>
 8005802:	600b      	str	r3, [r1, #0]
 8005804:	50cd      	str	r5, [r1, r3]
 8005806:	18cc      	adds	r4, r1, r3
 8005808:	4630      	mov	r0, r6
 800580a:	f000 f85c 	bl	80058c6 <__malloc_unlock>
 800580e:	f104 000b 	add.w	r0, r4, #11
 8005812:	1d23      	adds	r3, r4, #4
 8005814:	f020 0007 	bic.w	r0, r0, #7
 8005818:	1ac3      	subs	r3, r0, r3
 800581a:	d0d3      	beq.n	80057c4 <_malloc_r+0x20>
 800581c:	425a      	negs	r2, r3
 800581e:	50e2      	str	r2, [r4, r3]
 8005820:	e7d0      	b.n	80057c4 <_malloc_r+0x20>
 8005822:	428c      	cmp	r4, r1
 8005824:	684b      	ldr	r3, [r1, #4]
 8005826:	bf16      	itet	ne
 8005828:	6063      	strne	r3, [r4, #4]
 800582a:	6013      	streq	r3, [r2, #0]
 800582c:	460c      	movne	r4, r1
 800582e:	e7eb      	b.n	8005808 <_malloc_r+0x64>
 8005830:	460c      	mov	r4, r1
 8005832:	6849      	ldr	r1, [r1, #4]
 8005834:	e7cc      	b.n	80057d0 <_malloc_r+0x2c>
 8005836:	1cc4      	adds	r4, r0, #3
 8005838:	f024 0403 	bic.w	r4, r4, #3
 800583c:	42a0      	cmp	r0, r4
 800583e:	d005      	beq.n	800584c <_malloc_r+0xa8>
 8005840:	1a21      	subs	r1, r4, r0
 8005842:	4630      	mov	r0, r6
 8005844:	f000 f82e 	bl	80058a4 <_sbrk_r>
 8005848:	3001      	adds	r0, #1
 800584a:	d0cf      	beq.n	80057ec <_malloc_r+0x48>
 800584c:	6025      	str	r5, [r4, #0]
 800584e:	e7db      	b.n	8005808 <_malloc_r+0x64>
 8005850:	2000009c 	.word	0x2000009c
 8005854:	200000a0 	.word	0x200000a0

08005858 <_realloc_r>:
 8005858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800585a:	4607      	mov	r7, r0
 800585c:	4614      	mov	r4, r2
 800585e:	460e      	mov	r6, r1
 8005860:	b921      	cbnz	r1, 800586c <_realloc_r+0x14>
 8005862:	4611      	mov	r1, r2
 8005864:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005868:	f7ff bf9c 	b.w	80057a4 <_malloc_r>
 800586c:	b922      	cbnz	r2, 8005878 <_realloc_r+0x20>
 800586e:	f7ff ff4b 	bl	8005708 <_free_r>
 8005872:	4625      	mov	r5, r4
 8005874:	4628      	mov	r0, r5
 8005876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005878:	f000 f826 	bl	80058c8 <_malloc_usable_size_r>
 800587c:	42a0      	cmp	r0, r4
 800587e:	d20f      	bcs.n	80058a0 <_realloc_r+0x48>
 8005880:	4621      	mov	r1, r4
 8005882:	4638      	mov	r0, r7
 8005884:	f7ff ff8e 	bl	80057a4 <_malloc_r>
 8005888:	4605      	mov	r5, r0
 800588a:	2800      	cmp	r0, #0
 800588c:	d0f2      	beq.n	8005874 <_realloc_r+0x1c>
 800588e:	4631      	mov	r1, r6
 8005890:	4622      	mov	r2, r4
 8005892:	f7ff ff15 	bl	80056c0 <memcpy>
 8005896:	4631      	mov	r1, r6
 8005898:	4638      	mov	r0, r7
 800589a:	f7ff ff35 	bl	8005708 <_free_r>
 800589e:	e7e9      	b.n	8005874 <_realloc_r+0x1c>
 80058a0:	4635      	mov	r5, r6
 80058a2:	e7e7      	b.n	8005874 <_realloc_r+0x1c>

080058a4 <_sbrk_r>:
 80058a4:	b538      	push	{r3, r4, r5, lr}
 80058a6:	4c06      	ldr	r4, [pc, #24]	; (80058c0 <_sbrk_r+0x1c>)
 80058a8:	2300      	movs	r3, #0
 80058aa:	4605      	mov	r5, r0
 80058ac:	4608      	mov	r0, r1
 80058ae:	6023      	str	r3, [r4, #0]
 80058b0:	f7fd f936 	bl	8002b20 <_sbrk>
 80058b4:	1c43      	adds	r3, r0, #1
 80058b6:	d102      	bne.n	80058be <_sbrk_r+0x1a>
 80058b8:	6823      	ldr	r3, [r4, #0]
 80058ba:	b103      	cbz	r3, 80058be <_sbrk_r+0x1a>
 80058bc:	602b      	str	r3, [r5, #0]
 80058be:	bd38      	pop	{r3, r4, r5, pc}
 80058c0:	20000bb0 	.word	0x20000bb0

080058c4 <__malloc_lock>:
 80058c4:	4770      	bx	lr

080058c6 <__malloc_unlock>:
 80058c6:	4770      	bx	lr

080058c8 <_malloc_usable_size_r>:
 80058c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058cc:	1f18      	subs	r0, r3, #4
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	bfbc      	itt	lt
 80058d2:	580b      	ldrlt	r3, [r1, r0]
 80058d4:	18c0      	addlt	r0, r0, r3
 80058d6:	4770      	bx	lr

080058d8 <sin>:
 80058d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80058da:	ec51 0b10 	vmov	r0, r1, d0
 80058de:	4a20      	ldr	r2, [pc, #128]	; (8005960 <sin+0x88>)
 80058e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80058e4:	4293      	cmp	r3, r2
 80058e6:	dc07      	bgt.n	80058f8 <sin+0x20>
 80058e8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8005958 <sin+0x80>
 80058ec:	2000      	movs	r0, #0
 80058ee:	f000 fe37 	bl	8006560 <__kernel_sin>
 80058f2:	ec51 0b10 	vmov	r0, r1, d0
 80058f6:	e007      	b.n	8005908 <sin+0x30>
 80058f8:	4a1a      	ldr	r2, [pc, #104]	; (8005964 <sin+0x8c>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	dd09      	ble.n	8005912 <sin+0x3a>
 80058fe:	ee10 2a10 	vmov	r2, s0
 8005902:	460b      	mov	r3, r1
 8005904:	f7fa fcd0 	bl	80002a8 <__aeabi_dsub>
 8005908:	ec41 0b10 	vmov	d0, r0, r1
 800590c:	b005      	add	sp, #20
 800590e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005912:	4668      	mov	r0, sp
 8005914:	f000 f828 	bl	8005968 <__ieee754_rem_pio2>
 8005918:	f000 0003 	and.w	r0, r0, #3
 800591c:	2801      	cmp	r0, #1
 800591e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005922:	ed9d 0b00 	vldr	d0, [sp]
 8005926:	d004      	beq.n	8005932 <sin+0x5a>
 8005928:	2802      	cmp	r0, #2
 800592a:	d005      	beq.n	8005938 <sin+0x60>
 800592c:	b970      	cbnz	r0, 800594c <sin+0x74>
 800592e:	2001      	movs	r0, #1
 8005930:	e7dd      	b.n	80058ee <sin+0x16>
 8005932:	f000 fa0d 	bl	8005d50 <__kernel_cos>
 8005936:	e7dc      	b.n	80058f2 <sin+0x1a>
 8005938:	2001      	movs	r0, #1
 800593a:	f000 fe11 	bl	8006560 <__kernel_sin>
 800593e:	ec53 2b10 	vmov	r2, r3, d0
 8005942:	ee10 0a10 	vmov	r0, s0
 8005946:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800594a:	e7dd      	b.n	8005908 <sin+0x30>
 800594c:	f000 fa00 	bl	8005d50 <__kernel_cos>
 8005950:	e7f5      	b.n	800593e <sin+0x66>
 8005952:	bf00      	nop
 8005954:	f3af 8000 	nop.w
	...
 8005960:	3fe921fb 	.word	0x3fe921fb
 8005964:	7fefffff 	.word	0x7fefffff

08005968 <__ieee754_rem_pio2>:
 8005968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800596c:	ec57 6b10 	vmov	r6, r7, d0
 8005970:	4bc3      	ldr	r3, [pc, #780]	; (8005c80 <__ieee754_rem_pio2+0x318>)
 8005972:	b08d      	sub	sp, #52	; 0x34
 8005974:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8005978:	4598      	cmp	r8, r3
 800597a:	4604      	mov	r4, r0
 800597c:	9704      	str	r7, [sp, #16]
 800597e:	dc07      	bgt.n	8005990 <__ieee754_rem_pio2+0x28>
 8005980:	2200      	movs	r2, #0
 8005982:	2300      	movs	r3, #0
 8005984:	ed84 0b00 	vstr	d0, [r4]
 8005988:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800598c:	2500      	movs	r5, #0
 800598e:	e027      	b.n	80059e0 <__ieee754_rem_pio2+0x78>
 8005990:	4bbc      	ldr	r3, [pc, #752]	; (8005c84 <__ieee754_rem_pio2+0x31c>)
 8005992:	4598      	cmp	r8, r3
 8005994:	dc75      	bgt.n	8005a82 <__ieee754_rem_pio2+0x11a>
 8005996:	9b04      	ldr	r3, [sp, #16]
 8005998:	4dbb      	ldr	r5, [pc, #748]	; (8005c88 <__ieee754_rem_pio2+0x320>)
 800599a:	2b00      	cmp	r3, #0
 800599c:	ee10 0a10 	vmov	r0, s0
 80059a0:	a3a9      	add	r3, pc, #676	; (adr r3, 8005c48 <__ieee754_rem_pio2+0x2e0>)
 80059a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a6:	4639      	mov	r1, r7
 80059a8:	dd36      	ble.n	8005a18 <__ieee754_rem_pio2+0xb0>
 80059aa:	f7fa fc7d 	bl	80002a8 <__aeabi_dsub>
 80059ae:	45a8      	cmp	r8, r5
 80059b0:	4606      	mov	r6, r0
 80059b2:	460f      	mov	r7, r1
 80059b4:	d018      	beq.n	80059e8 <__ieee754_rem_pio2+0x80>
 80059b6:	a3a6      	add	r3, pc, #664	; (adr r3, 8005c50 <__ieee754_rem_pio2+0x2e8>)
 80059b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059bc:	f7fa fc74 	bl	80002a8 <__aeabi_dsub>
 80059c0:	4602      	mov	r2, r0
 80059c2:	460b      	mov	r3, r1
 80059c4:	e9c4 2300 	strd	r2, r3, [r4]
 80059c8:	4630      	mov	r0, r6
 80059ca:	4639      	mov	r1, r7
 80059cc:	f7fa fc6c 	bl	80002a8 <__aeabi_dsub>
 80059d0:	a39f      	add	r3, pc, #636	; (adr r3, 8005c50 <__ieee754_rem_pio2+0x2e8>)
 80059d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d6:	f7fa fc67 	bl	80002a8 <__aeabi_dsub>
 80059da:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80059de:	2501      	movs	r5, #1
 80059e0:	4628      	mov	r0, r5
 80059e2:	b00d      	add	sp, #52	; 0x34
 80059e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059e8:	a39b      	add	r3, pc, #620	; (adr r3, 8005c58 <__ieee754_rem_pio2+0x2f0>)
 80059ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ee:	f7fa fc5b 	bl	80002a8 <__aeabi_dsub>
 80059f2:	a39b      	add	r3, pc, #620	; (adr r3, 8005c60 <__ieee754_rem_pio2+0x2f8>)
 80059f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f8:	4606      	mov	r6, r0
 80059fa:	460f      	mov	r7, r1
 80059fc:	f7fa fc54 	bl	80002a8 <__aeabi_dsub>
 8005a00:	4602      	mov	r2, r0
 8005a02:	460b      	mov	r3, r1
 8005a04:	e9c4 2300 	strd	r2, r3, [r4]
 8005a08:	4630      	mov	r0, r6
 8005a0a:	4639      	mov	r1, r7
 8005a0c:	f7fa fc4c 	bl	80002a8 <__aeabi_dsub>
 8005a10:	a393      	add	r3, pc, #588	; (adr r3, 8005c60 <__ieee754_rem_pio2+0x2f8>)
 8005a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a16:	e7de      	b.n	80059d6 <__ieee754_rem_pio2+0x6e>
 8005a18:	f7fa fc48 	bl	80002ac <__adddf3>
 8005a1c:	45a8      	cmp	r8, r5
 8005a1e:	4606      	mov	r6, r0
 8005a20:	460f      	mov	r7, r1
 8005a22:	d016      	beq.n	8005a52 <__ieee754_rem_pio2+0xea>
 8005a24:	a38a      	add	r3, pc, #552	; (adr r3, 8005c50 <__ieee754_rem_pio2+0x2e8>)
 8005a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2a:	f7fa fc3f 	bl	80002ac <__adddf3>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	460b      	mov	r3, r1
 8005a32:	e9c4 2300 	strd	r2, r3, [r4]
 8005a36:	4630      	mov	r0, r6
 8005a38:	4639      	mov	r1, r7
 8005a3a:	f7fa fc35 	bl	80002a8 <__aeabi_dsub>
 8005a3e:	a384      	add	r3, pc, #528	; (adr r3, 8005c50 <__ieee754_rem_pio2+0x2e8>)
 8005a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a44:	f7fa fc32 	bl	80002ac <__adddf3>
 8005a48:	f04f 35ff 	mov.w	r5, #4294967295
 8005a4c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005a50:	e7c6      	b.n	80059e0 <__ieee754_rem_pio2+0x78>
 8005a52:	a381      	add	r3, pc, #516	; (adr r3, 8005c58 <__ieee754_rem_pio2+0x2f0>)
 8005a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a58:	f7fa fc28 	bl	80002ac <__adddf3>
 8005a5c:	a380      	add	r3, pc, #512	; (adr r3, 8005c60 <__ieee754_rem_pio2+0x2f8>)
 8005a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a62:	4606      	mov	r6, r0
 8005a64:	460f      	mov	r7, r1
 8005a66:	f7fa fc21 	bl	80002ac <__adddf3>
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	460b      	mov	r3, r1
 8005a6e:	e9c4 2300 	strd	r2, r3, [r4]
 8005a72:	4630      	mov	r0, r6
 8005a74:	4639      	mov	r1, r7
 8005a76:	f7fa fc17 	bl	80002a8 <__aeabi_dsub>
 8005a7a:	a379      	add	r3, pc, #484	; (adr r3, 8005c60 <__ieee754_rem_pio2+0x2f8>)
 8005a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a80:	e7e0      	b.n	8005a44 <__ieee754_rem_pio2+0xdc>
 8005a82:	4b82      	ldr	r3, [pc, #520]	; (8005c8c <__ieee754_rem_pio2+0x324>)
 8005a84:	4598      	cmp	r8, r3
 8005a86:	f300 80d0 	bgt.w	8005c2a <__ieee754_rem_pio2+0x2c2>
 8005a8a:	f000 fe23 	bl	80066d4 <fabs>
 8005a8e:	ec57 6b10 	vmov	r6, r7, d0
 8005a92:	ee10 0a10 	vmov	r0, s0
 8005a96:	a374      	add	r3, pc, #464	; (adr r3, 8005c68 <__ieee754_rem_pio2+0x300>)
 8005a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9c:	4639      	mov	r1, r7
 8005a9e:	f7fa fdbb 	bl	8000618 <__aeabi_dmul>
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	4b7a      	ldr	r3, [pc, #488]	; (8005c90 <__ieee754_rem_pio2+0x328>)
 8005aa6:	f7fa fc01 	bl	80002ac <__adddf3>
 8005aaa:	f7fb f84f 	bl	8000b4c <__aeabi_d2iz>
 8005aae:	4605      	mov	r5, r0
 8005ab0:	f7fa fd48 	bl	8000544 <__aeabi_i2d>
 8005ab4:	a364      	add	r3, pc, #400	; (adr r3, 8005c48 <__ieee754_rem_pio2+0x2e0>)
 8005ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005abe:	f7fa fdab 	bl	8000618 <__aeabi_dmul>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	4630      	mov	r0, r6
 8005ac8:	4639      	mov	r1, r7
 8005aca:	f7fa fbed 	bl	80002a8 <__aeabi_dsub>
 8005ace:	a360      	add	r3, pc, #384	; (adr r3, 8005c50 <__ieee754_rem_pio2+0x2e8>)
 8005ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad4:	4682      	mov	sl, r0
 8005ad6:	468b      	mov	fp, r1
 8005ad8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005adc:	f7fa fd9c 	bl	8000618 <__aeabi_dmul>
 8005ae0:	2d1f      	cmp	r5, #31
 8005ae2:	4606      	mov	r6, r0
 8005ae4:	460f      	mov	r7, r1
 8005ae6:	dc0c      	bgt.n	8005b02 <__ieee754_rem_pio2+0x19a>
 8005ae8:	1e6a      	subs	r2, r5, #1
 8005aea:	4b6a      	ldr	r3, [pc, #424]	; (8005c94 <__ieee754_rem_pio2+0x32c>)
 8005aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005af0:	4543      	cmp	r3, r8
 8005af2:	d006      	beq.n	8005b02 <__ieee754_rem_pio2+0x19a>
 8005af4:	4632      	mov	r2, r6
 8005af6:	463b      	mov	r3, r7
 8005af8:	4650      	mov	r0, sl
 8005afa:	4659      	mov	r1, fp
 8005afc:	f7fa fbd4 	bl	80002a8 <__aeabi_dsub>
 8005b00:	e00e      	b.n	8005b20 <__ieee754_rem_pio2+0x1b8>
 8005b02:	4632      	mov	r2, r6
 8005b04:	463b      	mov	r3, r7
 8005b06:	4650      	mov	r0, sl
 8005b08:	4659      	mov	r1, fp
 8005b0a:	f7fa fbcd 	bl	80002a8 <__aeabi_dsub>
 8005b0e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005b12:	9305      	str	r3, [sp, #20]
 8005b14:	9a05      	ldr	r2, [sp, #20]
 8005b16:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	2b10      	cmp	r3, #16
 8005b1e:	dc02      	bgt.n	8005b26 <__ieee754_rem_pio2+0x1be>
 8005b20:	e9c4 0100 	strd	r0, r1, [r4]
 8005b24:	e039      	b.n	8005b9a <__ieee754_rem_pio2+0x232>
 8005b26:	a34c      	add	r3, pc, #304	; (adr r3, 8005c58 <__ieee754_rem_pio2+0x2f0>)
 8005b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b30:	f7fa fd72 	bl	8000618 <__aeabi_dmul>
 8005b34:	4606      	mov	r6, r0
 8005b36:	460f      	mov	r7, r1
 8005b38:	4602      	mov	r2, r0
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	4650      	mov	r0, sl
 8005b3e:	4659      	mov	r1, fp
 8005b40:	f7fa fbb2 	bl	80002a8 <__aeabi_dsub>
 8005b44:	4602      	mov	r2, r0
 8005b46:	460b      	mov	r3, r1
 8005b48:	4680      	mov	r8, r0
 8005b4a:	4689      	mov	r9, r1
 8005b4c:	4650      	mov	r0, sl
 8005b4e:	4659      	mov	r1, fp
 8005b50:	f7fa fbaa 	bl	80002a8 <__aeabi_dsub>
 8005b54:	4632      	mov	r2, r6
 8005b56:	463b      	mov	r3, r7
 8005b58:	f7fa fba6 	bl	80002a8 <__aeabi_dsub>
 8005b5c:	a340      	add	r3, pc, #256	; (adr r3, 8005c60 <__ieee754_rem_pio2+0x2f8>)
 8005b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b62:	4606      	mov	r6, r0
 8005b64:	460f      	mov	r7, r1
 8005b66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b6a:	f7fa fd55 	bl	8000618 <__aeabi_dmul>
 8005b6e:	4632      	mov	r2, r6
 8005b70:	463b      	mov	r3, r7
 8005b72:	f7fa fb99 	bl	80002a8 <__aeabi_dsub>
 8005b76:	4602      	mov	r2, r0
 8005b78:	460b      	mov	r3, r1
 8005b7a:	4606      	mov	r6, r0
 8005b7c:	460f      	mov	r7, r1
 8005b7e:	4640      	mov	r0, r8
 8005b80:	4649      	mov	r1, r9
 8005b82:	f7fa fb91 	bl	80002a8 <__aeabi_dsub>
 8005b86:	9a05      	ldr	r2, [sp, #20]
 8005b88:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005b8c:	1ad3      	subs	r3, r2, r3
 8005b8e:	2b31      	cmp	r3, #49	; 0x31
 8005b90:	dc20      	bgt.n	8005bd4 <__ieee754_rem_pio2+0x26c>
 8005b92:	e9c4 0100 	strd	r0, r1, [r4]
 8005b96:	46c2      	mov	sl, r8
 8005b98:	46cb      	mov	fp, r9
 8005b9a:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005b9e:	4650      	mov	r0, sl
 8005ba0:	4642      	mov	r2, r8
 8005ba2:	464b      	mov	r3, r9
 8005ba4:	4659      	mov	r1, fp
 8005ba6:	f7fa fb7f 	bl	80002a8 <__aeabi_dsub>
 8005baa:	463b      	mov	r3, r7
 8005bac:	4632      	mov	r2, r6
 8005bae:	f7fa fb7b 	bl	80002a8 <__aeabi_dsub>
 8005bb2:	9b04      	ldr	r3, [sp, #16]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005bba:	f6bf af11 	bge.w	80059e0 <__ieee754_rem_pio2+0x78>
 8005bbe:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005bc2:	6063      	str	r3, [r4, #4]
 8005bc4:	f8c4 8000 	str.w	r8, [r4]
 8005bc8:	60a0      	str	r0, [r4, #8]
 8005bca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005bce:	60e3      	str	r3, [r4, #12]
 8005bd0:	426d      	negs	r5, r5
 8005bd2:	e705      	b.n	80059e0 <__ieee754_rem_pio2+0x78>
 8005bd4:	a326      	add	r3, pc, #152	; (adr r3, 8005c70 <__ieee754_rem_pio2+0x308>)
 8005bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bde:	f7fa fd1b 	bl	8000618 <__aeabi_dmul>
 8005be2:	4606      	mov	r6, r0
 8005be4:	460f      	mov	r7, r1
 8005be6:	4602      	mov	r2, r0
 8005be8:	460b      	mov	r3, r1
 8005bea:	4640      	mov	r0, r8
 8005bec:	4649      	mov	r1, r9
 8005bee:	f7fa fb5b 	bl	80002a8 <__aeabi_dsub>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	4682      	mov	sl, r0
 8005bf8:	468b      	mov	fp, r1
 8005bfa:	4640      	mov	r0, r8
 8005bfc:	4649      	mov	r1, r9
 8005bfe:	f7fa fb53 	bl	80002a8 <__aeabi_dsub>
 8005c02:	4632      	mov	r2, r6
 8005c04:	463b      	mov	r3, r7
 8005c06:	f7fa fb4f 	bl	80002a8 <__aeabi_dsub>
 8005c0a:	a31b      	add	r3, pc, #108	; (adr r3, 8005c78 <__ieee754_rem_pio2+0x310>)
 8005c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c10:	4606      	mov	r6, r0
 8005c12:	460f      	mov	r7, r1
 8005c14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c18:	f7fa fcfe 	bl	8000618 <__aeabi_dmul>
 8005c1c:	4632      	mov	r2, r6
 8005c1e:	463b      	mov	r3, r7
 8005c20:	f7fa fb42 	bl	80002a8 <__aeabi_dsub>
 8005c24:	4606      	mov	r6, r0
 8005c26:	460f      	mov	r7, r1
 8005c28:	e764      	b.n	8005af4 <__ieee754_rem_pio2+0x18c>
 8005c2a:	4b1b      	ldr	r3, [pc, #108]	; (8005c98 <__ieee754_rem_pio2+0x330>)
 8005c2c:	4598      	cmp	r8, r3
 8005c2e:	dd35      	ble.n	8005c9c <__ieee754_rem_pio2+0x334>
 8005c30:	ee10 2a10 	vmov	r2, s0
 8005c34:	463b      	mov	r3, r7
 8005c36:	4630      	mov	r0, r6
 8005c38:	4639      	mov	r1, r7
 8005c3a:	f7fa fb35 	bl	80002a8 <__aeabi_dsub>
 8005c3e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005c42:	e9c4 0100 	strd	r0, r1, [r4]
 8005c46:	e6a1      	b.n	800598c <__ieee754_rem_pio2+0x24>
 8005c48:	54400000 	.word	0x54400000
 8005c4c:	3ff921fb 	.word	0x3ff921fb
 8005c50:	1a626331 	.word	0x1a626331
 8005c54:	3dd0b461 	.word	0x3dd0b461
 8005c58:	1a600000 	.word	0x1a600000
 8005c5c:	3dd0b461 	.word	0x3dd0b461
 8005c60:	2e037073 	.word	0x2e037073
 8005c64:	3ba3198a 	.word	0x3ba3198a
 8005c68:	6dc9c883 	.word	0x6dc9c883
 8005c6c:	3fe45f30 	.word	0x3fe45f30
 8005c70:	2e000000 	.word	0x2e000000
 8005c74:	3ba3198a 	.word	0x3ba3198a
 8005c78:	252049c1 	.word	0x252049c1
 8005c7c:	397b839a 	.word	0x397b839a
 8005c80:	3fe921fb 	.word	0x3fe921fb
 8005c84:	4002d97b 	.word	0x4002d97b
 8005c88:	3ff921fb 	.word	0x3ff921fb
 8005c8c:	413921fb 	.word	0x413921fb
 8005c90:	3fe00000 	.word	0x3fe00000
 8005c94:	08006a94 	.word	0x08006a94
 8005c98:	7fefffff 	.word	0x7fefffff
 8005c9c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8005ca0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8005ca4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8005ca8:	4630      	mov	r0, r6
 8005caa:	460f      	mov	r7, r1
 8005cac:	f7fa ff4e 	bl	8000b4c <__aeabi_d2iz>
 8005cb0:	f7fa fc48 	bl	8000544 <__aeabi_i2d>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	460b      	mov	r3, r1
 8005cb8:	4630      	mov	r0, r6
 8005cba:	4639      	mov	r1, r7
 8005cbc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005cc0:	f7fa faf2 	bl	80002a8 <__aeabi_dsub>
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	4b1f      	ldr	r3, [pc, #124]	; (8005d44 <__ieee754_rem_pio2+0x3dc>)
 8005cc8:	f7fa fca6 	bl	8000618 <__aeabi_dmul>
 8005ccc:	460f      	mov	r7, r1
 8005cce:	4606      	mov	r6, r0
 8005cd0:	f7fa ff3c 	bl	8000b4c <__aeabi_d2iz>
 8005cd4:	f7fa fc36 	bl	8000544 <__aeabi_i2d>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	460b      	mov	r3, r1
 8005cdc:	4630      	mov	r0, r6
 8005cde:	4639      	mov	r1, r7
 8005ce0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005ce4:	f7fa fae0 	bl	80002a8 <__aeabi_dsub>
 8005ce8:	2200      	movs	r2, #0
 8005cea:	4b16      	ldr	r3, [pc, #88]	; (8005d44 <__ieee754_rem_pio2+0x3dc>)
 8005cec:	f7fa fc94 	bl	8000618 <__aeabi_dmul>
 8005cf0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005cf4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8005cf8:	f04f 0803 	mov.w	r8, #3
 8005cfc:	2600      	movs	r6, #0
 8005cfe:	2700      	movs	r7, #0
 8005d00:	4632      	mov	r2, r6
 8005d02:	463b      	mov	r3, r7
 8005d04:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8005d08:	f108 3aff 	add.w	sl, r8, #4294967295
 8005d0c:	f7fa feec 	bl	8000ae8 <__aeabi_dcmpeq>
 8005d10:	b9b0      	cbnz	r0, 8005d40 <__ieee754_rem_pio2+0x3d8>
 8005d12:	4b0d      	ldr	r3, [pc, #52]	; (8005d48 <__ieee754_rem_pio2+0x3e0>)
 8005d14:	9301      	str	r3, [sp, #4]
 8005d16:	2302      	movs	r3, #2
 8005d18:	9300      	str	r3, [sp, #0]
 8005d1a:	462a      	mov	r2, r5
 8005d1c:	4643      	mov	r3, r8
 8005d1e:	4621      	mov	r1, r4
 8005d20:	a806      	add	r0, sp, #24
 8005d22:	f000 f8dd 	bl	8005ee0 <__kernel_rem_pio2>
 8005d26:	9b04      	ldr	r3, [sp, #16]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	4605      	mov	r5, r0
 8005d2c:	f6bf ae58 	bge.w	80059e0 <__ieee754_rem_pio2+0x78>
 8005d30:	6863      	ldr	r3, [r4, #4]
 8005d32:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005d36:	6063      	str	r3, [r4, #4]
 8005d38:	68e3      	ldr	r3, [r4, #12]
 8005d3a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005d3e:	e746      	b.n	8005bce <__ieee754_rem_pio2+0x266>
 8005d40:	46d0      	mov	r8, sl
 8005d42:	e7dd      	b.n	8005d00 <__ieee754_rem_pio2+0x398>
 8005d44:	41700000 	.word	0x41700000
 8005d48:	08006b14 	.word	0x08006b14
 8005d4c:	00000000 	.word	0x00000000

08005d50 <__kernel_cos>:
 8005d50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d54:	ec59 8b10 	vmov	r8, r9, d0
 8005d58:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8005d5c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8005d60:	ed2d 8b02 	vpush	{d8}
 8005d64:	eeb0 8a41 	vmov.f32	s16, s2
 8005d68:	eef0 8a61 	vmov.f32	s17, s3
 8005d6c:	da07      	bge.n	8005d7e <__kernel_cos+0x2e>
 8005d6e:	ee10 0a10 	vmov	r0, s0
 8005d72:	4649      	mov	r1, r9
 8005d74:	f7fa feea 	bl	8000b4c <__aeabi_d2iz>
 8005d78:	2800      	cmp	r0, #0
 8005d7a:	f000 8089 	beq.w	8005e90 <__kernel_cos+0x140>
 8005d7e:	4642      	mov	r2, r8
 8005d80:	464b      	mov	r3, r9
 8005d82:	4640      	mov	r0, r8
 8005d84:	4649      	mov	r1, r9
 8005d86:	f7fa fc47 	bl	8000618 <__aeabi_dmul>
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	4b4e      	ldr	r3, [pc, #312]	; (8005ec8 <__kernel_cos+0x178>)
 8005d8e:	4604      	mov	r4, r0
 8005d90:	460d      	mov	r5, r1
 8005d92:	f7fa fc41 	bl	8000618 <__aeabi_dmul>
 8005d96:	a340      	add	r3, pc, #256	; (adr r3, 8005e98 <__kernel_cos+0x148>)
 8005d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d9c:	4682      	mov	sl, r0
 8005d9e:	468b      	mov	fp, r1
 8005da0:	4620      	mov	r0, r4
 8005da2:	4629      	mov	r1, r5
 8005da4:	f7fa fc38 	bl	8000618 <__aeabi_dmul>
 8005da8:	a33d      	add	r3, pc, #244	; (adr r3, 8005ea0 <__kernel_cos+0x150>)
 8005daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dae:	f7fa fa7d 	bl	80002ac <__adddf3>
 8005db2:	4622      	mov	r2, r4
 8005db4:	462b      	mov	r3, r5
 8005db6:	f7fa fc2f 	bl	8000618 <__aeabi_dmul>
 8005dba:	a33b      	add	r3, pc, #236	; (adr r3, 8005ea8 <__kernel_cos+0x158>)
 8005dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc0:	f7fa fa72 	bl	80002a8 <__aeabi_dsub>
 8005dc4:	4622      	mov	r2, r4
 8005dc6:	462b      	mov	r3, r5
 8005dc8:	f7fa fc26 	bl	8000618 <__aeabi_dmul>
 8005dcc:	a338      	add	r3, pc, #224	; (adr r3, 8005eb0 <__kernel_cos+0x160>)
 8005dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd2:	f7fa fa6b 	bl	80002ac <__adddf3>
 8005dd6:	4622      	mov	r2, r4
 8005dd8:	462b      	mov	r3, r5
 8005dda:	f7fa fc1d 	bl	8000618 <__aeabi_dmul>
 8005dde:	a336      	add	r3, pc, #216	; (adr r3, 8005eb8 <__kernel_cos+0x168>)
 8005de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de4:	f7fa fa60 	bl	80002a8 <__aeabi_dsub>
 8005de8:	4622      	mov	r2, r4
 8005dea:	462b      	mov	r3, r5
 8005dec:	f7fa fc14 	bl	8000618 <__aeabi_dmul>
 8005df0:	a333      	add	r3, pc, #204	; (adr r3, 8005ec0 <__kernel_cos+0x170>)
 8005df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df6:	f7fa fa59 	bl	80002ac <__adddf3>
 8005dfa:	4622      	mov	r2, r4
 8005dfc:	462b      	mov	r3, r5
 8005dfe:	f7fa fc0b 	bl	8000618 <__aeabi_dmul>
 8005e02:	4622      	mov	r2, r4
 8005e04:	462b      	mov	r3, r5
 8005e06:	f7fa fc07 	bl	8000618 <__aeabi_dmul>
 8005e0a:	ec53 2b18 	vmov	r2, r3, d8
 8005e0e:	4604      	mov	r4, r0
 8005e10:	460d      	mov	r5, r1
 8005e12:	4640      	mov	r0, r8
 8005e14:	4649      	mov	r1, r9
 8005e16:	f7fa fbff 	bl	8000618 <__aeabi_dmul>
 8005e1a:	460b      	mov	r3, r1
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	4629      	mov	r1, r5
 8005e20:	4620      	mov	r0, r4
 8005e22:	f7fa fa41 	bl	80002a8 <__aeabi_dsub>
 8005e26:	4b29      	ldr	r3, [pc, #164]	; (8005ecc <__kernel_cos+0x17c>)
 8005e28:	429e      	cmp	r6, r3
 8005e2a:	4680      	mov	r8, r0
 8005e2c:	4689      	mov	r9, r1
 8005e2e:	dc11      	bgt.n	8005e54 <__kernel_cos+0x104>
 8005e30:	4602      	mov	r2, r0
 8005e32:	460b      	mov	r3, r1
 8005e34:	4650      	mov	r0, sl
 8005e36:	4659      	mov	r1, fp
 8005e38:	f7fa fa36 	bl	80002a8 <__aeabi_dsub>
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	4924      	ldr	r1, [pc, #144]	; (8005ed0 <__kernel_cos+0x180>)
 8005e40:	4602      	mov	r2, r0
 8005e42:	2000      	movs	r0, #0
 8005e44:	f7fa fa30 	bl	80002a8 <__aeabi_dsub>
 8005e48:	ecbd 8b02 	vpop	{d8}
 8005e4c:	ec41 0b10 	vmov	d0, r0, r1
 8005e50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e54:	4b1f      	ldr	r3, [pc, #124]	; (8005ed4 <__kernel_cos+0x184>)
 8005e56:	491e      	ldr	r1, [pc, #120]	; (8005ed0 <__kernel_cos+0x180>)
 8005e58:	429e      	cmp	r6, r3
 8005e5a:	bfcc      	ite	gt
 8005e5c:	4d1e      	ldrgt	r5, [pc, #120]	; (8005ed8 <__kernel_cos+0x188>)
 8005e5e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8005e62:	2400      	movs	r4, #0
 8005e64:	4622      	mov	r2, r4
 8005e66:	462b      	mov	r3, r5
 8005e68:	2000      	movs	r0, #0
 8005e6a:	f7fa fa1d 	bl	80002a8 <__aeabi_dsub>
 8005e6e:	4622      	mov	r2, r4
 8005e70:	4606      	mov	r6, r0
 8005e72:	460f      	mov	r7, r1
 8005e74:	462b      	mov	r3, r5
 8005e76:	4650      	mov	r0, sl
 8005e78:	4659      	mov	r1, fp
 8005e7a:	f7fa fa15 	bl	80002a8 <__aeabi_dsub>
 8005e7e:	4642      	mov	r2, r8
 8005e80:	464b      	mov	r3, r9
 8005e82:	f7fa fa11 	bl	80002a8 <__aeabi_dsub>
 8005e86:	4602      	mov	r2, r0
 8005e88:	460b      	mov	r3, r1
 8005e8a:	4630      	mov	r0, r6
 8005e8c:	4639      	mov	r1, r7
 8005e8e:	e7d9      	b.n	8005e44 <__kernel_cos+0xf4>
 8005e90:	2000      	movs	r0, #0
 8005e92:	490f      	ldr	r1, [pc, #60]	; (8005ed0 <__kernel_cos+0x180>)
 8005e94:	e7d8      	b.n	8005e48 <__kernel_cos+0xf8>
 8005e96:	bf00      	nop
 8005e98:	be8838d4 	.word	0xbe8838d4
 8005e9c:	bda8fae9 	.word	0xbda8fae9
 8005ea0:	bdb4b1c4 	.word	0xbdb4b1c4
 8005ea4:	3e21ee9e 	.word	0x3e21ee9e
 8005ea8:	809c52ad 	.word	0x809c52ad
 8005eac:	3e927e4f 	.word	0x3e927e4f
 8005eb0:	19cb1590 	.word	0x19cb1590
 8005eb4:	3efa01a0 	.word	0x3efa01a0
 8005eb8:	16c15177 	.word	0x16c15177
 8005ebc:	3f56c16c 	.word	0x3f56c16c
 8005ec0:	5555554c 	.word	0x5555554c
 8005ec4:	3fa55555 	.word	0x3fa55555
 8005ec8:	3fe00000 	.word	0x3fe00000
 8005ecc:	3fd33332 	.word	0x3fd33332
 8005ed0:	3ff00000 	.word	0x3ff00000
 8005ed4:	3fe90000 	.word	0x3fe90000
 8005ed8:	3fd20000 	.word	0x3fd20000
 8005edc:	00000000 	.word	0x00000000

08005ee0 <__kernel_rem_pio2>:
 8005ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ee4:	ed2d 8b02 	vpush	{d8}
 8005ee8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8005eec:	1ed4      	subs	r4, r2, #3
 8005eee:	9308      	str	r3, [sp, #32]
 8005ef0:	9101      	str	r1, [sp, #4]
 8005ef2:	4bc5      	ldr	r3, [pc, #788]	; (8006208 <__kernel_rem_pio2+0x328>)
 8005ef4:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8005ef6:	9009      	str	r0, [sp, #36]	; 0x24
 8005ef8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005efc:	9304      	str	r3, [sp, #16]
 8005efe:	9b08      	ldr	r3, [sp, #32]
 8005f00:	3b01      	subs	r3, #1
 8005f02:	9307      	str	r3, [sp, #28]
 8005f04:	2318      	movs	r3, #24
 8005f06:	fb94 f4f3 	sdiv	r4, r4, r3
 8005f0a:	f06f 0317 	mvn.w	r3, #23
 8005f0e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8005f12:	fb04 3303 	mla	r3, r4, r3, r3
 8005f16:	eb03 0a02 	add.w	sl, r3, r2
 8005f1a:	9b04      	ldr	r3, [sp, #16]
 8005f1c:	9a07      	ldr	r2, [sp, #28]
 8005f1e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80061f8 <__kernel_rem_pio2+0x318>
 8005f22:	eb03 0802 	add.w	r8, r3, r2
 8005f26:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005f28:	1aa7      	subs	r7, r4, r2
 8005f2a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005f2e:	ae22      	add	r6, sp, #136	; 0x88
 8005f30:	2500      	movs	r5, #0
 8005f32:	4545      	cmp	r5, r8
 8005f34:	dd13      	ble.n	8005f5e <__kernel_rem_pio2+0x7e>
 8005f36:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80061f8 <__kernel_rem_pio2+0x318>
 8005f3a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8005f3e:	2600      	movs	r6, #0
 8005f40:	9b04      	ldr	r3, [sp, #16]
 8005f42:	429e      	cmp	r6, r3
 8005f44:	dc32      	bgt.n	8005fac <__kernel_rem_pio2+0xcc>
 8005f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f48:	9302      	str	r3, [sp, #8]
 8005f4a:	9b08      	ldr	r3, [sp, #32]
 8005f4c:	199d      	adds	r5, r3, r6
 8005f4e:	ab22      	add	r3, sp, #136	; 0x88
 8005f50:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8005f54:	9306      	str	r3, [sp, #24]
 8005f56:	ec59 8b18 	vmov	r8, r9, d8
 8005f5a:	2700      	movs	r7, #0
 8005f5c:	e01f      	b.n	8005f9e <__kernel_rem_pio2+0xbe>
 8005f5e:	42ef      	cmn	r7, r5
 8005f60:	d407      	bmi.n	8005f72 <__kernel_rem_pio2+0x92>
 8005f62:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8005f66:	f7fa faed 	bl	8000544 <__aeabi_i2d>
 8005f6a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005f6e:	3501      	adds	r5, #1
 8005f70:	e7df      	b.n	8005f32 <__kernel_rem_pio2+0x52>
 8005f72:	ec51 0b18 	vmov	r0, r1, d8
 8005f76:	e7f8      	b.n	8005f6a <__kernel_rem_pio2+0x8a>
 8005f78:	9906      	ldr	r1, [sp, #24]
 8005f7a:	9d02      	ldr	r5, [sp, #8]
 8005f7c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8005f80:	9106      	str	r1, [sp, #24]
 8005f82:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8005f86:	9502      	str	r5, [sp, #8]
 8005f88:	f7fa fb46 	bl	8000618 <__aeabi_dmul>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	460b      	mov	r3, r1
 8005f90:	4640      	mov	r0, r8
 8005f92:	4649      	mov	r1, r9
 8005f94:	f7fa f98a 	bl	80002ac <__adddf3>
 8005f98:	3701      	adds	r7, #1
 8005f9a:	4680      	mov	r8, r0
 8005f9c:	4689      	mov	r9, r1
 8005f9e:	9b07      	ldr	r3, [sp, #28]
 8005fa0:	429f      	cmp	r7, r3
 8005fa2:	dde9      	ble.n	8005f78 <__kernel_rem_pio2+0x98>
 8005fa4:	e8eb 8902 	strd	r8, r9, [fp], #8
 8005fa8:	3601      	adds	r6, #1
 8005faa:	e7c9      	b.n	8005f40 <__kernel_rem_pio2+0x60>
 8005fac:	9b04      	ldr	r3, [sp, #16]
 8005fae:	aa0e      	add	r2, sp, #56	; 0x38
 8005fb0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005fb4:	930c      	str	r3, [sp, #48]	; 0x30
 8005fb6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005fb8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005fbc:	9c04      	ldr	r4, [sp, #16]
 8005fbe:	930b      	str	r3, [sp, #44]	; 0x2c
 8005fc0:	ab9a      	add	r3, sp, #616	; 0x268
 8005fc2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8005fc6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005fca:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005fce:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8005fd2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8005fd6:	ab9a      	add	r3, sp, #616	; 0x268
 8005fd8:	445b      	add	r3, fp
 8005fda:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8005fde:	2500      	movs	r5, #0
 8005fe0:	1b63      	subs	r3, r4, r5
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	dc78      	bgt.n	80060d8 <__kernel_rem_pio2+0x1f8>
 8005fe6:	4650      	mov	r0, sl
 8005fe8:	ec49 8b10 	vmov	d0, r8, r9
 8005fec:	f000 fc00 	bl	80067f0 <scalbn>
 8005ff0:	ec57 6b10 	vmov	r6, r7, d0
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005ffa:	ee10 0a10 	vmov	r0, s0
 8005ffe:	4639      	mov	r1, r7
 8006000:	f7fa fb0a 	bl	8000618 <__aeabi_dmul>
 8006004:	ec41 0b10 	vmov	d0, r0, r1
 8006008:	f000 fb6e 	bl	80066e8 <floor>
 800600c:	2200      	movs	r2, #0
 800600e:	ec51 0b10 	vmov	r0, r1, d0
 8006012:	4b7e      	ldr	r3, [pc, #504]	; (800620c <__kernel_rem_pio2+0x32c>)
 8006014:	f7fa fb00 	bl	8000618 <__aeabi_dmul>
 8006018:	4602      	mov	r2, r0
 800601a:	460b      	mov	r3, r1
 800601c:	4630      	mov	r0, r6
 800601e:	4639      	mov	r1, r7
 8006020:	f7fa f942 	bl	80002a8 <__aeabi_dsub>
 8006024:	460f      	mov	r7, r1
 8006026:	4606      	mov	r6, r0
 8006028:	f7fa fd90 	bl	8000b4c <__aeabi_d2iz>
 800602c:	9006      	str	r0, [sp, #24]
 800602e:	f7fa fa89 	bl	8000544 <__aeabi_i2d>
 8006032:	4602      	mov	r2, r0
 8006034:	460b      	mov	r3, r1
 8006036:	4630      	mov	r0, r6
 8006038:	4639      	mov	r1, r7
 800603a:	f7fa f935 	bl	80002a8 <__aeabi_dsub>
 800603e:	f1ba 0f00 	cmp.w	sl, #0
 8006042:	4606      	mov	r6, r0
 8006044:	460f      	mov	r7, r1
 8006046:	dd6c      	ble.n	8006122 <__kernel_rem_pio2+0x242>
 8006048:	1e62      	subs	r2, r4, #1
 800604a:	ab0e      	add	r3, sp, #56	; 0x38
 800604c:	f1ca 0118 	rsb	r1, sl, #24
 8006050:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006054:	9d06      	ldr	r5, [sp, #24]
 8006056:	fa40 f301 	asr.w	r3, r0, r1
 800605a:	441d      	add	r5, r3
 800605c:	408b      	lsls	r3, r1
 800605e:	1ac0      	subs	r0, r0, r3
 8006060:	ab0e      	add	r3, sp, #56	; 0x38
 8006062:	9506      	str	r5, [sp, #24]
 8006064:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8006068:	f1ca 0317 	rsb	r3, sl, #23
 800606c:	fa40 f303 	asr.w	r3, r0, r3
 8006070:	9302      	str	r3, [sp, #8]
 8006072:	9b02      	ldr	r3, [sp, #8]
 8006074:	2b00      	cmp	r3, #0
 8006076:	dd62      	ble.n	800613e <__kernel_rem_pio2+0x25e>
 8006078:	9b06      	ldr	r3, [sp, #24]
 800607a:	2200      	movs	r2, #0
 800607c:	3301      	adds	r3, #1
 800607e:	9306      	str	r3, [sp, #24]
 8006080:	4615      	mov	r5, r2
 8006082:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8006086:	4294      	cmp	r4, r2
 8006088:	f300 8095 	bgt.w	80061b6 <__kernel_rem_pio2+0x2d6>
 800608c:	f1ba 0f00 	cmp.w	sl, #0
 8006090:	dd07      	ble.n	80060a2 <__kernel_rem_pio2+0x1c2>
 8006092:	f1ba 0f01 	cmp.w	sl, #1
 8006096:	f000 80a2 	beq.w	80061de <__kernel_rem_pio2+0x2fe>
 800609a:	f1ba 0f02 	cmp.w	sl, #2
 800609e:	f000 80c1 	beq.w	8006224 <__kernel_rem_pio2+0x344>
 80060a2:	9b02      	ldr	r3, [sp, #8]
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d14a      	bne.n	800613e <__kernel_rem_pio2+0x25e>
 80060a8:	4632      	mov	r2, r6
 80060aa:	463b      	mov	r3, r7
 80060ac:	2000      	movs	r0, #0
 80060ae:	4958      	ldr	r1, [pc, #352]	; (8006210 <__kernel_rem_pio2+0x330>)
 80060b0:	f7fa f8fa 	bl	80002a8 <__aeabi_dsub>
 80060b4:	4606      	mov	r6, r0
 80060b6:	460f      	mov	r7, r1
 80060b8:	2d00      	cmp	r5, #0
 80060ba:	d040      	beq.n	800613e <__kernel_rem_pio2+0x25e>
 80060bc:	4650      	mov	r0, sl
 80060be:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8006200 <__kernel_rem_pio2+0x320>
 80060c2:	f000 fb95 	bl	80067f0 <scalbn>
 80060c6:	4630      	mov	r0, r6
 80060c8:	4639      	mov	r1, r7
 80060ca:	ec53 2b10 	vmov	r2, r3, d0
 80060ce:	f7fa f8eb 	bl	80002a8 <__aeabi_dsub>
 80060d2:	4606      	mov	r6, r0
 80060d4:	460f      	mov	r7, r1
 80060d6:	e032      	b.n	800613e <__kernel_rem_pio2+0x25e>
 80060d8:	2200      	movs	r2, #0
 80060da:	4b4e      	ldr	r3, [pc, #312]	; (8006214 <__kernel_rem_pio2+0x334>)
 80060dc:	4640      	mov	r0, r8
 80060de:	4649      	mov	r1, r9
 80060e0:	f7fa fa9a 	bl	8000618 <__aeabi_dmul>
 80060e4:	f7fa fd32 	bl	8000b4c <__aeabi_d2iz>
 80060e8:	f7fa fa2c 	bl	8000544 <__aeabi_i2d>
 80060ec:	2200      	movs	r2, #0
 80060ee:	4b4a      	ldr	r3, [pc, #296]	; (8006218 <__kernel_rem_pio2+0x338>)
 80060f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80060f4:	f7fa fa90 	bl	8000618 <__aeabi_dmul>
 80060f8:	4602      	mov	r2, r0
 80060fa:	460b      	mov	r3, r1
 80060fc:	4640      	mov	r0, r8
 80060fe:	4649      	mov	r1, r9
 8006100:	f7fa f8d2 	bl	80002a8 <__aeabi_dsub>
 8006104:	f7fa fd22 	bl	8000b4c <__aeabi_d2iz>
 8006108:	ab0e      	add	r3, sp, #56	; 0x38
 800610a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800610e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8006112:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006116:	f7fa f8c9 	bl	80002ac <__adddf3>
 800611a:	3501      	adds	r5, #1
 800611c:	4680      	mov	r8, r0
 800611e:	4689      	mov	r9, r1
 8006120:	e75e      	b.n	8005fe0 <__kernel_rem_pio2+0x100>
 8006122:	d105      	bne.n	8006130 <__kernel_rem_pio2+0x250>
 8006124:	1e63      	subs	r3, r4, #1
 8006126:	aa0e      	add	r2, sp, #56	; 0x38
 8006128:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800612c:	15c3      	asrs	r3, r0, #23
 800612e:	e79f      	b.n	8006070 <__kernel_rem_pio2+0x190>
 8006130:	2200      	movs	r2, #0
 8006132:	4b3a      	ldr	r3, [pc, #232]	; (800621c <__kernel_rem_pio2+0x33c>)
 8006134:	f7fa fcf6 	bl	8000b24 <__aeabi_dcmpge>
 8006138:	2800      	cmp	r0, #0
 800613a:	d139      	bne.n	80061b0 <__kernel_rem_pio2+0x2d0>
 800613c:	9002      	str	r0, [sp, #8]
 800613e:	2200      	movs	r2, #0
 8006140:	2300      	movs	r3, #0
 8006142:	4630      	mov	r0, r6
 8006144:	4639      	mov	r1, r7
 8006146:	f7fa fccf 	bl	8000ae8 <__aeabi_dcmpeq>
 800614a:	2800      	cmp	r0, #0
 800614c:	f000 80c7 	beq.w	80062de <__kernel_rem_pio2+0x3fe>
 8006150:	1e65      	subs	r5, r4, #1
 8006152:	462b      	mov	r3, r5
 8006154:	2200      	movs	r2, #0
 8006156:	9904      	ldr	r1, [sp, #16]
 8006158:	428b      	cmp	r3, r1
 800615a:	da6a      	bge.n	8006232 <__kernel_rem_pio2+0x352>
 800615c:	2a00      	cmp	r2, #0
 800615e:	f000 8088 	beq.w	8006272 <__kernel_rem_pio2+0x392>
 8006162:	ab0e      	add	r3, sp, #56	; 0x38
 8006164:	f1aa 0a18 	sub.w	sl, sl, #24
 8006168:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800616c:	2b00      	cmp	r3, #0
 800616e:	f000 80b4 	beq.w	80062da <__kernel_rem_pio2+0x3fa>
 8006172:	4650      	mov	r0, sl
 8006174:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8006200 <__kernel_rem_pio2+0x320>
 8006178:	f000 fb3a 	bl	80067f0 <scalbn>
 800617c:	00ec      	lsls	r4, r5, #3
 800617e:	ab72      	add	r3, sp, #456	; 0x1c8
 8006180:	191e      	adds	r6, r3, r4
 8006182:	ec59 8b10 	vmov	r8, r9, d0
 8006186:	f106 0a08 	add.w	sl, r6, #8
 800618a:	462f      	mov	r7, r5
 800618c:	2f00      	cmp	r7, #0
 800618e:	f280 80df 	bge.w	8006350 <__kernel_rem_pio2+0x470>
 8006192:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80061f8 <__kernel_rem_pio2+0x318>
 8006196:	f04f 0a00 	mov.w	sl, #0
 800619a:	eba5 030a 	sub.w	r3, r5, sl
 800619e:	2b00      	cmp	r3, #0
 80061a0:	f2c0 810a 	blt.w	80063b8 <__kernel_rem_pio2+0x4d8>
 80061a4:	f8df b078 	ldr.w	fp, [pc, #120]	; 8006220 <__kernel_rem_pio2+0x340>
 80061a8:	ec59 8b18 	vmov	r8, r9, d8
 80061ac:	2700      	movs	r7, #0
 80061ae:	e0f5      	b.n	800639c <__kernel_rem_pio2+0x4bc>
 80061b0:	2302      	movs	r3, #2
 80061b2:	9302      	str	r3, [sp, #8]
 80061b4:	e760      	b.n	8006078 <__kernel_rem_pio2+0x198>
 80061b6:	ab0e      	add	r3, sp, #56	; 0x38
 80061b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061bc:	b94d      	cbnz	r5, 80061d2 <__kernel_rem_pio2+0x2f2>
 80061be:	b12b      	cbz	r3, 80061cc <__kernel_rem_pio2+0x2ec>
 80061c0:	a80e      	add	r0, sp, #56	; 0x38
 80061c2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80061c6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80061ca:	2301      	movs	r3, #1
 80061cc:	3201      	adds	r2, #1
 80061ce:	461d      	mov	r5, r3
 80061d0:	e759      	b.n	8006086 <__kernel_rem_pio2+0x1a6>
 80061d2:	a80e      	add	r0, sp, #56	; 0x38
 80061d4:	1acb      	subs	r3, r1, r3
 80061d6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80061da:	462b      	mov	r3, r5
 80061dc:	e7f6      	b.n	80061cc <__kernel_rem_pio2+0x2ec>
 80061de:	1e62      	subs	r2, r4, #1
 80061e0:	ab0e      	add	r3, sp, #56	; 0x38
 80061e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061e6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80061ea:	a90e      	add	r1, sp, #56	; 0x38
 80061ec:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80061f0:	e757      	b.n	80060a2 <__kernel_rem_pio2+0x1c2>
 80061f2:	bf00      	nop
 80061f4:	f3af 8000 	nop.w
	...
 8006204:	3ff00000 	.word	0x3ff00000
 8006208:	08006c60 	.word	0x08006c60
 800620c:	40200000 	.word	0x40200000
 8006210:	3ff00000 	.word	0x3ff00000
 8006214:	3e700000 	.word	0x3e700000
 8006218:	41700000 	.word	0x41700000
 800621c:	3fe00000 	.word	0x3fe00000
 8006220:	08006c20 	.word	0x08006c20
 8006224:	1e62      	subs	r2, r4, #1
 8006226:	ab0e      	add	r3, sp, #56	; 0x38
 8006228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800622c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006230:	e7db      	b.n	80061ea <__kernel_rem_pio2+0x30a>
 8006232:	a90e      	add	r1, sp, #56	; 0x38
 8006234:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006238:	3b01      	subs	r3, #1
 800623a:	430a      	orrs	r2, r1
 800623c:	e78b      	b.n	8006156 <__kernel_rem_pio2+0x276>
 800623e:	3301      	adds	r3, #1
 8006240:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8006244:	2900      	cmp	r1, #0
 8006246:	d0fa      	beq.n	800623e <__kernel_rem_pio2+0x35e>
 8006248:	9a08      	ldr	r2, [sp, #32]
 800624a:	4422      	add	r2, r4
 800624c:	00d2      	lsls	r2, r2, #3
 800624e:	a922      	add	r1, sp, #136	; 0x88
 8006250:	18e3      	adds	r3, r4, r3
 8006252:	9206      	str	r2, [sp, #24]
 8006254:	440a      	add	r2, r1
 8006256:	9302      	str	r3, [sp, #8]
 8006258:	f10b 0108 	add.w	r1, fp, #8
 800625c:	f102 0308 	add.w	r3, r2, #8
 8006260:	1c66      	adds	r6, r4, #1
 8006262:	910a      	str	r1, [sp, #40]	; 0x28
 8006264:	2500      	movs	r5, #0
 8006266:	930d      	str	r3, [sp, #52]	; 0x34
 8006268:	9b02      	ldr	r3, [sp, #8]
 800626a:	42b3      	cmp	r3, r6
 800626c:	da04      	bge.n	8006278 <__kernel_rem_pio2+0x398>
 800626e:	461c      	mov	r4, r3
 8006270:	e6a6      	b.n	8005fc0 <__kernel_rem_pio2+0xe0>
 8006272:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006274:	2301      	movs	r3, #1
 8006276:	e7e3      	b.n	8006240 <__kernel_rem_pio2+0x360>
 8006278:	9b06      	ldr	r3, [sp, #24]
 800627a:	18ef      	adds	r7, r5, r3
 800627c:	ab22      	add	r3, sp, #136	; 0x88
 800627e:	441f      	add	r7, r3
 8006280:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006282:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006286:	f7fa f95d 	bl	8000544 <__aeabi_i2d>
 800628a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800628c:	461c      	mov	r4, r3
 800628e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006290:	e9c7 0100 	strd	r0, r1, [r7]
 8006294:	eb03 0b05 	add.w	fp, r3, r5
 8006298:	2700      	movs	r7, #0
 800629a:	f04f 0800 	mov.w	r8, #0
 800629e:	f04f 0900 	mov.w	r9, #0
 80062a2:	9b07      	ldr	r3, [sp, #28]
 80062a4:	429f      	cmp	r7, r3
 80062a6:	dd08      	ble.n	80062ba <__kernel_rem_pio2+0x3da>
 80062a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062aa:	aa72      	add	r2, sp, #456	; 0x1c8
 80062ac:	18eb      	adds	r3, r5, r3
 80062ae:	4413      	add	r3, r2
 80062b0:	e9c3 8902 	strd	r8, r9, [r3, #8]
 80062b4:	3601      	adds	r6, #1
 80062b6:	3508      	adds	r5, #8
 80062b8:	e7d6      	b.n	8006268 <__kernel_rem_pio2+0x388>
 80062ba:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80062be:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80062c2:	f7fa f9a9 	bl	8000618 <__aeabi_dmul>
 80062c6:	4602      	mov	r2, r0
 80062c8:	460b      	mov	r3, r1
 80062ca:	4640      	mov	r0, r8
 80062cc:	4649      	mov	r1, r9
 80062ce:	f7f9 ffed 	bl	80002ac <__adddf3>
 80062d2:	3701      	adds	r7, #1
 80062d4:	4680      	mov	r8, r0
 80062d6:	4689      	mov	r9, r1
 80062d8:	e7e3      	b.n	80062a2 <__kernel_rem_pio2+0x3c2>
 80062da:	3d01      	subs	r5, #1
 80062dc:	e741      	b.n	8006162 <__kernel_rem_pio2+0x282>
 80062de:	f1ca 0000 	rsb	r0, sl, #0
 80062e2:	ec47 6b10 	vmov	d0, r6, r7
 80062e6:	f000 fa83 	bl	80067f0 <scalbn>
 80062ea:	ec57 6b10 	vmov	r6, r7, d0
 80062ee:	2200      	movs	r2, #0
 80062f0:	4b99      	ldr	r3, [pc, #612]	; (8006558 <__kernel_rem_pio2+0x678>)
 80062f2:	ee10 0a10 	vmov	r0, s0
 80062f6:	4639      	mov	r1, r7
 80062f8:	f7fa fc14 	bl	8000b24 <__aeabi_dcmpge>
 80062fc:	b1f8      	cbz	r0, 800633e <__kernel_rem_pio2+0x45e>
 80062fe:	2200      	movs	r2, #0
 8006300:	4b96      	ldr	r3, [pc, #600]	; (800655c <__kernel_rem_pio2+0x67c>)
 8006302:	4630      	mov	r0, r6
 8006304:	4639      	mov	r1, r7
 8006306:	f7fa f987 	bl	8000618 <__aeabi_dmul>
 800630a:	f7fa fc1f 	bl	8000b4c <__aeabi_d2iz>
 800630e:	4680      	mov	r8, r0
 8006310:	f7fa f918 	bl	8000544 <__aeabi_i2d>
 8006314:	2200      	movs	r2, #0
 8006316:	4b90      	ldr	r3, [pc, #576]	; (8006558 <__kernel_rem_pio2+0x678>)
 8006318:	f7fa f97e 	bl	8000618 <__aeabi_dmul>
 800631c:	460b      	mov	r3, r1
 800631e:	4602      	mov	r2, r0
 8006320:	4639      	mov	r1, r7
 8006322:	4630      	mov	r0, r6
 8006324:	f7f9 ffc0 	bl	80002a8 <__aeabi_dsub>
 8006328:	f7fa fc10 	bl	8000b4c <__aeabi_d2iz>
 800632c:	1c65      	adds	r5, r4, #1
 800632e:	ab0e      	add	r3, sp, #56	; 0x38
 8006330:	f10a 0a18 	add.w	sl, sl, #24
 8006334:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8006338:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800633c:	e719      	b.n	8006172 <__kernel_rem_pio2+0x292>
 800633e:	4630      	mov	r0, r6
 8006340:	4639      	mov	r1, r7
 8006342:	f7fa fc03 	bl	8000b4c <__aeabi_d2iz>
 8006346:	ab0e      	add	r3, sp, #56	; 0x38
 8006348:	4625      	mov	r5, r4
 800634a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800634e:	e710      	b.n	8006172 <__kernel_rem_pio2+0x292>
 8006350:	ab0e      	add	r3, sp, #56	; 0x38
 8006352:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8006356:	f7fa f8f5 	bl	8000544 <__aeabi_i2d>
 800635a:	4642      	mov	r2, r8
 800635c:	464b      	mov	r3, r9
 800635e:	f7fa f95b 	bl	8000618 <__aeabi_dmul>
 8006362:	2200      	movs	r2, #0
 8006364:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8006368:	4b7c      	ldr	r3, [pc, #496]	; (800655c <__kernel_rem_pio2+0x67c>)
 800636a:	4640      	mov	r0, r8
 800636c:	4649      	mov	r1, r9
 800636e:	f7fa f953 	bl	8000618 <__aeabi_dmul>
 8006372:	3f01      	subs	r7, #1
 8006374:	4680      	mov	r8, r0
 8006376:	4689      	mov	r9, r1
 8006378:	e708      	b.n	800618c <__kernel_rem_pio2+0x2ac>
 800637a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800637e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006382:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8006386:	f7fa f947 	bl	8000618 <__aeabi_dmul>
 800638a:	4602      	mov	r2, r0
 800638c:	460b      	mov	r3, r1
 800638e:	4640      	mov	r0, r8
 8006390:	4649      	mov	r1, r9
 8006392:	f7f9 ff8b 	bl	80002ac <__adddf3>
 8006396:	3701      	adds	r7, #1
 8006398:	4680      	mov	r8, r0
 800639a:	4689      	mov	r9, r1
 800639c:	9b04      	ldr	r3, [sp, #16]
 800639e:	429f      	cmp	r7, r3
 80063a0:	dc01      	bgt.n	80063a6 <__kernel_rem_pio2+0x4c6>
 80063a2:	45ba      	cmp	sl, r7
 80063a4:	dae9      	bge.n	800637a <__kernel_rem_pio2+0x49a>
 80063a6:	ab4a      	add	r3, sp, #296	; 0x128
 80063a8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80063ac:	e9c3 8900 	strd	r8, r9, [r3]
 80063b0:	f10a 0a01 	add.w	sl, sl, #1
 80063b4:	3e08      	subs	r6, #8
 80063b6:	e6f0      	b.n	800619a <__kernel_rem_pio2+0x2ba>
 80063b8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80063ba:	2b03      	cmp	r3, #3
 80063bc:	d85b      	bhi.n	8006476 <__kernel_rem_pio2+0x596>
 80063be:	e8df f003 	tbb	[pc, r3]
 80063c2:	264a      	.short	0x264a
 80063c4:	0226      	.short	0x0226
 80063c6:	ab9a      	add	r3, sp, #616	; 0x268
 80063c8:	441c      	add	r4, r3
 80063ca:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80063ce:	46a2      	mov	sl, r4
 80063d0:	46ab      	mov	fp, r5
 80063d2:	f1bb 0f00 	cmp.w	fp, #0
 80063d6:	dc6c      	bgt.n	80064b2 <__kernel_rem_pio2+0x5d2>
 80063d8:	46a2      	mov	sl, r4
 80063da:	46ab      	mov	fp, r5
 80063dc:	f1bb 0f01 	cmp.w	fp, #1
 80063e0:	f300 8086 	bgt.w	80064f0 <__kernel_rem_pio2+0x610>
 80063e4:	2000      	movs	r0, #0
 80063e6:	2100      	movs	r1, #0
 80063e8:	2d01      	cmp	r5, #1
 80063ea:	f300 80a0 	bgt.w	800652e <__kernel_rem_pio2+0x64e>
 80063ee:	9b02      	ldr	r3, [sp, #8]
 80063f0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80063f4:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	f040 809e 	bne.w	800653a <__kernel_rem_pio2+0x65a>
 80063fe:	9b01      	ldr	r3, [sp, #4]
 8006400:	e9c3 7800 	strd	r7, r8, [r3]
 8006404:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8006408:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800640c:	e033      	b.n	8006476 <__kernel_rem_pio2+0x596>
 800640e:	3408      	adds	r4, #8
 8006410:	ab4a      	add	r3, sp, #296	; 0x128
 8006412:	441c      	add	r4, r3
 8006414:	462e      	mov	r6, r5
 8006416:	2000      	movs	r0, #0
 8006418:	2100      	movs	r1, #0
 800641a:	2e00      	cmp	r6, #0
 800641c:	da3a      	bge.n	8006494 <__kernel_rem_pio2+0x5b4>
 800641e:	9b02      	ldr	r3, [sp, #8]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d03d      	beq.n	80064a0 <__kernel_rem_pio2+0x5c0>
 8006424:	4602      	mov	r2, r0
 8006426:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800642a:	9c01      	ldr	r4, [sp, #4]
 800642c:	e9c4 2300 	strd	r2, r3, [r4]
 8006430:	4602      	mov	r2, r0
 8006432:	460b      	mov	r3, r1
 8006434:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8006438:	f7f9 ff36 	bl	80002a8 <__aeabi_dsub>
 800643c:	ae4c      	add	r6, sp, #304	; 0x130
 800643e:	2401      	movs	r4, #1
 8006440:	42a5      	cmp	r5, r4
 8006442:	da30      	bge.n	80064a6 <__kernel_rem_pio2+0x5c6>
 8006444:	9b02      	ldr	r3, [sp, #8]
 8006446:	b113      	cbz	r3, 800644e <__kernel_rem_pio2+0x56e>
 8006448:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800644c:	4619      	mov	r1, r3
 800644e:	9b01      	ldr	r3, [sp, #4]
 8006450:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8006454:	e00f      	b.n	8006476 <__kernel_rem_pio2+0x596>
 8006456:	ab9a      	add	r3, sp, #616	; 0x268
 8006458:	441c      	add	r4, r3
 800645a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800645e:	2000      	movs	r0, #0
 8006460:	2100      	movs	r1, #0
 8006462:	2d00      	cmp	r5, #0
 8006464:	da10      	bge.n	8006488 <__kernel_rem_pio2+0x5a8>
 8006466:	9b02      	ldr	r3, [sp, #8]
 8006468:	b113      	cbz	r3, 8006470 <__kernel_rem_pio2+0x590>
 800646a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800646e:	4619      	mov	r1, r3
 8006470:	9b01      	ldr	r3, [sp, #4]
 8006472:	e9c3 0100 	strd	r0, r1, [r3]
 8006476:	9b06      	ldr	r3, [sp, #24]
 8006478:	f003 0007 	and.w	r0, r3, #7
 800647c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8006480:	ecbd 8b02 	vpop	{d8}
 8006484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006488:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800648c:	f7f9 ff0e 	bl	80002ac <__adddf3>
 8006490:	3d01      	subs	r5, #1
 8006492:	e7e6      	b.n	8006462 <__kernel_rem_pio2+0x582>
 8006494:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006498:	f7f9 ff08 	bl	80002ac <__adddf3>
 800649c:	3e01      	subs	r6, #1
 800649e:	e7bc      	b.n	800641a <__kernel_rem_pio2+0x53a>
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	e7c1      	b.n	800642a <__kernel_rem_pio2+0x54a>
 80064a6:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80064aa:	f7f9 feff 	bl	80002ac <__adddf3>
 80064ae:	3401      	adds	r4, #1
 80064b0:	e7c6      	b.n	8006440 <__kernel_rem_pio2+0x560>
 80064b2:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 80064b6:	ed3a 7b02 	vldmdb	sl!, {d7}
 80064ba:	4640      	mov	r0, r8
 80064bc:	ec53 2b17 	vmov	r2, r3, d7
 80064c0:	4649      	mov	r1, r9
 80064c2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80064c6:	f7f9 fef1 	bl	80002ac <__adddf3>
 80064ca:	4602      	mov	r2, r0
 80064cc:	460b      	mov	r3, r1
 80064ce:	4606      	mov	r6, r0
 80064d0:	460f      	mov	r7, r1
 80064d2:	4640      	mov	r0, r8
 80064d4:	4649      	mov	r1, r9
 80064d6:	f7f9 fee7 	bl	80002a8 <__aeabi_dsub>
 80064da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064de:	f7f9 fee5 	bl	80002ac <__adddf3>
 80064e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80064e6:	e9ca 0100 	strd	r0, r1, [sl]
 80064ea:	e94a 6702 	strd	r6, r7, [sl, #-8]
 80064ee:	e770      	b.n	80063d2 <__kernel_rem_pio2+0x4f2>
 80064f0:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 80064f4:	ed3a 7b02 	vldmdb	sl!, {d7}
 80064f8:	4630      	mov	r0, r6
 80064fa:	ec53 2b17 	vmov	r2, r3, d7
 80064fe:	4639      	mov	r1, r7
 8006500:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006504:	f7f9 fed2 	bl	80002ac <__adddf3>
 8006508:	4602      	mov	r2, r0
 800650a:	460b      	mov	r3, r1
 800650c:	4680      	mov	r8, r0
 800650e:	4689      	mov	r9, r1
 8006510:	4630      	mov	r0, r6
 8006512:	4639      	mov	r1, r7
 8006514:	f7f9 fec8 	bl	80002a8 <__aeabi_dsub>
 8006518:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800651c:	f7f9 fec6 	bl	80002ac <__adddf3>
 8006520:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006524:	e9ca 0100 	strd	r0, r1, [sl]
 8006528:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800652c:	e756      	b.n	80063dc <__kernel_rem_pio2+0x4fc>
 800652e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006532:	f7f9 febb 	bl	80002ac <__adddf3>
 8006536:	3d01      	subs	r5, #1
 8006538:	e756      	b.n	80063e8 <__kernel_rem_pio2+0x508>
 800653a:	9b01      	ldr	r3, [sp, #4]
 800653c:	9a01      	ldr	r2, [sp, #4]
 800653e:	601f      	str	r7, [r3, #0]
 8006540:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8006544:	605c      	str	r4, [r3, #4]
 8006546:	609d      	str	r5, [r3, #8]
 8006548:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800654c:	60d3      	str	r3, [r2, #12]
 800654e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006552:	6110      	str	r0, [r2, #16]
 8006554:	6153      	str	r3, [r2, #20]
 8006556:	e78e      	b.n	8006476 <__kernel_rem_pio2+0x596>
 8006558:	41700000 	.word	0x41700000
 800655c:	3e700000 	.word	0x3e700000

08006560 <__kernel_sin>:
 8006560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006564:	ec55 4b10 	vmov	r4, r5, d0
 8006568:	b085      	sub	sp, #20
 800656a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800656e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8006572:	ed8d 1b00 	vstr	d1, [sp]
 8006576:	9002      	str	r0, [sp, #8]
 8006578:	da06      	bge.n	8006588 <__kernel_sin+0x28>
 800657a:	ee10 0a10 	vmov	r0, s0
 800657e:	4629      	mov	r1, r5
 8006580:	f7fa fae4 	bl	8000b4c <__aeabi_d2iz>
 8006584:	2800      	cmp	r0, #0
 8006586:	d051      	beq.n	800662c <__kernel_sin+0xcc>
 8006588:	4622      	mov	r2, r4
 800658a:	462b      	mov	r3, r5
 800658c:	4620      	mov	r0, r4
 800658e:	4629      	mov	r1, r5
 8006590:	f7fa f842 	bl	8000618 <__aeabi_dmul>
 8006594:	4682      	mov	sl, r0
 8006596:	468b      	mov	fp, r1
 8006598:	4602      	mov	r2, r0
 800659a:	460b      	mov	r3, r1
 800659c:	4620      	mov	r0, r4
 800659e:	4629      	mov	r1, r5
 80065a0:	f7fa f83a 	bl	8000618 <__aeabi_dmul>
 80065a4:	a341      	add	r3, pc, #260	; (adr r3, 80066ac <__kernel_sin+0x14c>)
 80065a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065aa:	4680      	mov	r8, r0
 80065ac:	4689      	mov	r9, r1
 80065ae:	4650      	mov	r0, sl
 80065b0:	4659      	mov	r1, fp
 80065b2:	f7fa f831 	bl	8000618 <__aeabi_dmul>
 80065b6:	a33f      	add	r3, pc, #252	; (adr r3, 80066b4 <__kernel_sin+0x154>)
 80065b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065bc:	f7f9 fe74 	bl	80002a8 <__aeabi_dsub>
 80065c0:	4652      	mov	r2, sl
 80065c2:	465b      	mov	r3, fp
 80065c4:	f7fa f828 	bl	8000618 <__aeabi_dmul>
 80065c8:	a33c      	add	r3, pc, #240	; (adr r3, 80066bc <__kernel_sin+0x15c>)
 80065ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ce:	f7f9 fe6d 	bl	80002ac <__adddf3>
 80065d2:	4652      	mov	r2, sl
 80065d4:	465b      	mov	r3, fp
 80065d6:	f7fa f81f 	bl	8000618 <__aeabi_dmul>
 80065da:	a33a      	add	r3, pc, #232	; (adr r3, 80066c4 <__kernel_sin+0x164>)
 80065dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e0:	f7f9 fe62 	bl	80002a8 <__aeabi_dsub>
 80065e4:	4652      	mov	r2, sl
 80065e6:	465b      	mov	r3, fp
 80065e8:	f7fa f816 	bl	8000618 <__aeabi_dmul>
 80065ec:	a337      	add	r3, pc, #220	; (adr r3, 80066cc <__kernel_sin+0x16c>)
 80065ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f2:	f7f9 fe5b 	bl	80002ac <__adddf3>
 80065f6:	9b02      	ldr	r3, [sp, #8]
 80065f8:	4606      	mov	r6, r0
 80065fa:	460f      	mov	r7, r1
 80065fc:	b9db      	cbnz	r3, 8006636 <__kernel_sin+0xd6>
 80065fe:	4602      	mov	r2, r0
 8006600:	460b      	mov	r3, r1
 8006602:	4650      	mov	r0, sl
 8006604:	4659      	mov	r1, fp
 8006606:	f7fa f807 	bl	8000618 <__aeabi_dmul>
 800660a:	a325      	add	r3, pc, #148	; (adr r3, 80066a0 <__kernel_sin+0x140>)
 800660c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006610:	f7f9 fe4a 	bl	80002a8 <__aeabi_dsub>
 8006614:	4642      	mov	r2, r8
 8006616:	464b      	mov	r3, r9
 8006618:	f7f9 fffe 	bl	8000618 <__aeabi_dmul>
 800661c:	4602      	mov	r2, r0
 800661e:	460b      	mov	r3, r1
 8006620:	4620      	mov	r0, r4
 8006622:	4629      	mov	r1, r5
 8006624:	f7f9 fe42 	bl	80002ac <__adddf3>
 8006628:	4604      	mov	r4, r0
 800662a:	460d      	mov	r5, r1
 800662c:	ec45 4b10 	vmov	d0, r4, r5
 8006630:	b005      	add	sp, #20
 8006632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006636:	2200      	movs	r2, #0
 8006638:	4b1b      	ldr	r3, [pc, #108]	; (80066a8 <__kernel_sin+0x148>)
 800663a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800663e:	f7f9 ffeb 	bl	8000618 <__aeabi_dmul>
 8006642:	4632      	mov	r2, r6
 8006644:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006648:	463b      	mov	r3, r7
 800664a:	4640      	mov	r0, r8
 800664c:	4649      	mov	r1, r9
 800664e:	f7f9 ffe3 	bl	8000618 <__aeabi_dmul>
 8006652:	4602      	mov	r2, r0
 8006654:	460b      	mov	r3, r1
 8006656:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800665a:	f7f9 fe25 	bl	80002a8 <__aeabi_dsub>
 800665e:	4652      	mov	r2, sl
 8006660:	465b      	mov	r3, fp
 8006662:	f7f9 ffd9 	bl	8000618 <__aeabi_dmul>
 8006666:	e9dd 2300 	ldrd	r2, r3, [sp]
 800666a:	f7f9 fe1d 	bl	80002a8 <__aeabi_dsub>
 800666e:	a30c      	add	r3, pc, #48	; (adr r3, 80066a0 <__kernel_sin+0x140>)
 8006670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006674:	4606      	mov	r6, r0
 8006676:	460f      	mov	r7, r1
 8006678:	4640      	mov	r0, r8
 800667a:	4649      	mov	r1, r9
 800667c:	f7f9 ffcc 	bl	8000618 <__aeabi_dmul>
 8006680:	4602      	mov	r2, r0
 8006682:	460b      	mov	r3, r1
 8006684:	4630      	mov	r0, r6
 8006686:	4639      	mov	r1, r7
 8006688:	f7f9 fe10 	bl	80002ac <__adddf3>
 800668c:	4602      	mov	r2, r0
 800668e:	460b      	mov	r3, r1
 8006690:	4620      	mov	r0, r4
 8006692:	4629      	mov	r1, r5
 8006694:	f7f9 fe08 	bl	80002a8 <__aeabi_dsub>
 8006698:	e7c6      	b.n	8006628 <__kernel_sin+0xc8>
 800669a:	bf00      	nop
 800669c:	f3af 8000 	nop.w
 80066a0:	55555549 	.word	0x55555549
 80066a4:	3fc55555 	.word	0x3fc55555
 80066a8:	3fe00000 	.word	0x3fe00000
 80066ac:	5acfd57c 	.word	0x5acfd57c
 80066b0:	3de5d93a 	.word	0x3de5d93a
 80066b4:	8a2b9ceb 	.word	0x8a2b9ceb
 80066b8:	3e5ae5e6 	.word	0x3e5ae5e6
 80066bc:	57b1fe7d 	.word	0x57b1fe7d
 80066c0:	3ec71de3 	.word	0x3ec71de3
 80066c4:	19c161d5 	.word	0x19c161d5
 80066c8:	3f2a01a0 	.word	0x3f2a01a0
 80066cc:	1110f8a6 	.word	0x1110f8a6
 80066d0:	3f811111 	.word	0x3f811111

080066d4 <fabs>:
 80066d4:	ec51 0b10 	vmov	r0, r1, d0
 80066d8:	ee10 2a10 	vmov	r2, s0
 80066dc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80066e0:	ec43 2b10 	vmov	d0, r2, r3
 80066e4:	4770      	bx	lr
	...

080066e8 <floor>:
 80066e8:	ec51 0b10 	vmov	r0, r1, d0
 80066ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066f0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80066f4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80066f8:	2e13      	cmp	r6, #19
 80066fa:	460c      	mov	r4, r1
 80066fc:	ee10 5a10 	vmov	r5, s0
 8006700:	4680      	mov	r8, r0
 8006702:	dc34      	bgt.n	800676e <floor+0x86>
 8006704:	2e00      	cmp	r6, #0
 8006706:	da16      	bge.n	8006736 <floor+0x4e>
 8006708:	a335      	add	r3, pc, #212	; (adr r3, 80067e0 <floor+0xf8>)
 800670a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670e:	f7f9 fdcd 	bl	80002ac <__adddf3>
 8006712:	2200      	movs	r2, #0
 8006714:	2300      	movs	r3, #0
 8006716:	f7fa fa0f 	bl	8000b38 <__aeabi_dcmpgt>
 800671a:	b148      	cbz	r0, 8006730 <floor+0x48>
 800671c:	2c00      	cmp	r4, #0
 800671e:	da59      	bge.n	80067d4 <floor+0xec>
 8006720:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006724:	4a30      	ldr	r2, [pc, #192]	; (80067e8 <floor+0x100>)
 8006726:	432b      	orrs	r3, r5
 8006728:	2500      	movs	r5, #0
 800672a:	42ab      	cmp	r3, r5
 800672c:	bf18      	it	ne
 800672e:	4614      	movne	r4, r2
 8006730:	4621      	mov	r1, r4
 8006732:	4628      	mov	r0, r5
 8006734:	e025      	b.n	8006782 <floor+0x9a>
 8006736:	4f2d      	ldr	r7, [pc, #180]	; (80067ec <floor+0x104>)
 8006738:	4137      	asrs	r7, r6
 800673a:	ea01 0307 	and.w	r3, r1, r7
 800673e:	4303      	orrs	r3, r0
 8006740:	d01f      	beq.n	8006782 <floor+0x9a>
 8006742:	a327      	add	r3, pc, #156	; (adr r3, 80067e0 <floor+0xf8>)
 8006744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006748:	f7f9 fdb0 	bl	80002ac <__adddf3>
 800674c:	2200      	movs	r2, #0
 800674e:	2300      	movs	r3, #0
 8006750:	f7fa f9f2 	bl	8000b38 <__aeabi_dcmpgt>
 8006754:	2800      	cmp	r0, #0
 8006756:	d0eb      	beq.n	8006730 <floor+0x48>
 8006758:	2c00      	cmp	r4, #0
 800675a:	bfbe      	ittt	lt
 800675c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006760:	fa43 f606 	asrlt.w	r6, r3, r6
 8006764:	19a4      	addlt	r4, r4, r6
 8006766:	ea24 0407 	bic.w	r4, r4, r7
 800676a:	2500      	movs	r5, #0
 800676c:	e7e0      	b.n	8006730 <floor+0x48>
 800676e:	2e33      	cmp	r6, #51	; 0x33
 8006770:	dd0b      	ble.n	800678a <floor+0xa2>
 8006772:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006776:	d104      	bne.n	8006782 <floor+0x9a>
 8006778:	ee10 2a10 	vmov	r2, s0
 800677c:	460b      	mov	r3, r1
 800677e:	f7f9 fd95 	bl	80002ac <__adddf3>
 8006782:	ec41 0b10 	vmov	d0, r0, r1
 8006786:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800678a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800678e:	f04f 33ff 	mov.w	r3, #4294967295
 8006792:	fa23 f707 	lsr.w	r7, r3, r7
 8006796:	4207      	tst	r7, r0
 8006798:	d0f3      	beq.n	8006782 <floor+0x9a>
 800679a:	a311      	add	r3, pc, #68	; (adr r3, 80067e0 <floor+0xf8>)
 800679c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a0:	f7f9 fd84 	bl	80002ac <__adddf3>
 80067a4:	2200      	movs	r2, #0
 80067a6:	2300      	movs	r3, #0
 80067a8:	f7fa f9c6 	bl	8000b38 <__aeabi_dcmpgt>
 80067ac:	2800      	cmp	r0, #0
 80067ae:	d0bf      	beq.n	8006730 <floor+0x48>
 80067b0:	2c00      	cmp	r4, #0
 80067b2:	da02      	bge.n	80067ba <floor+0xd2>
 80067b4:	2e14      	cmp	r6, #20
 80067b6:	d103      	bne.n	80067c0 <floor+0xd8>
 80067b8:	3401      	adds	r4, #1
 80067ba:	ea25 0507 	bic.w	r5, r5, r7
 80067be:	e7b7      	b.n	8006730 <floor+0x48>
 80067c0:	2301      	movs	r3, #1
 80067c2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80067c6:	fa03 f606 	lsl.w	r6, r3, r6
 80067ca:	4435      	add	r5, r6
 80067cc:	4545      	cmp	r5, r8
 80067ce:	bf38      	it	cc
 80067d0:	18e4      	addcc	r4, r4, r3
 80067d2:	e7f2      	b.n	80067ba <floor+0xd2>
 80067d4:	2500      	movs	r5, #0
 80067d6:	462c      	mov	r4, r5
 80067d8:	e7aa      	b.n	8006730 <floor+0x48>
 80067da:	bf00      	nop
 80067dc:	f3af 8000 	nop.w
 80067e0:	8800759c 	.word	0x8800759c
 80067e4:	7e37e43c 	.word	0x7e37e43c
 80067e8:	bff00000 	.word	0xbff00000
 80067ec:	000fffff 	.word	0x000fffff

080067f0 <scalbn>:
 80067f0:	b570      	push	{r4, r5, r6, lr}
 80067f2:	ec55 4b10 	vmov	r4, r5, d0
 80067f6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80067fa:	4606      	mov	r6, r0
 80067fc:	462b      	mov	r3, r5
 80067fe:	b9aa      	cbnz	r2, 800682c <scalbn+0x3c>
 8006800:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8006804:	4323      	orrs	r3, r4
 8006806:	d03b      	beq.n	8006880 <scalbn+0x90>
 8006808:	4b31      	ldr	r3, [pc, #196]	; (80068d0 <scalbn+0xe0>)
 800680a:	4629      	mov	r1, r5
 800680c:	2200      	movs	r2, #0
 800680e:	ee10 0a10 	vmov	r0, s0
 8006812:	f7f9 ff01 	bl	8000618 <__aeabi_dmul>
 8006816:	4b2f      	ldr	r3, [pc, #188]	; (80068d4 <scalbn+0xe4>)
 8006818:	429e      	cmp	r6, r3
 800681a:	4604      	mov	r4, r0
 800681c:	460d      	mov	r5, r1
 800681e:	da12      	bge.n	8006846 <scalbn+0x56>
 8006820:	a327      	add	r3, pc, #156	; (adr r3, 80068c0 <scalbn+0xd0>)
 8006822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006826:	f7f9 fef7 	bl	8000618 <__aeabi_dmul>
 800682a:	e009      	b.n	8006840 <scalbn+0x50>
 800682c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8006830:	428a      	cmp	r2, r1
 8006832:	d10c      	bne.n	800684e <scalbn+0x5e>
 8006834:	ee10 2a10 	vmov	r2, s0
 8006838:	4620      	mov	r0, r4
 800683a:	4629      	mov	r1, r5
 800683c:	f7f9 fd36 	bl	80002ac <__adddf3>
 8006840:	4604      	mov	r4, r0
 8006842:	460d      	mov	r5, r1
 8006844:	e01c      	b.n	8006880 <scalbn+0x90>
 8006846:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800684a:	460b      	mov	r3, r1
 800684c:	3a36      	subs	r2, #54	; 0x36
 800684e:	4432      	add	r2, r6
 8006850:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8006854:	428a      	cmp	r2, r1
 8006856:	dd0b      	ble.n	8006870 <scalbn+0x80>
 8006858:	ec45 4b11 	vmov	d1, r4, r5
 800685c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80068c8 <scalbn+0xd8>
 8006860:	f000 f83c 	bl	80068dc <copysign>
 8006864:	a318      	add	r3, pc, #96	; (adr r3, 80068c8 <scalbn+0xd8>)
 8006866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686a:	ec51 0b10 	vmov	r0, r1, d0
 800686e:	e7da      	b.n	8006826 <scalbn+0x36>
 8006870:	2a00      	cmp	r2, #0
 8006872:	dd08      	ble.n	8006886 <scalbn+0x96>
 8006874:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006878:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800687c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006880:	ec45 4b10 	vmov	d0, r4, r5
 8006884:	bd70      	pop	{r4, r5, r6, pc}
 8006886:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800688a:	da0d      	bge.n	80068a8 <scalbn+0xb8>
 800688c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006890:	429e      	cmp	r6, r3
 8006892:	ec45 4b11 	vmov	d1, r4, r5
 8006896:	dce1      	bgt.n	800685c <scalbn+0x6c>
 8006898:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80068c0 <scalbn+0xd0>
 800689c:	f000 f81e 	bl	80068dc <copysign>
 80068a0:	a307      	add	r3, pc, #28	; (adr r3, 80068c0 <scalbn+0xd0>)
 80068a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a6:	e7e0      	b.n	800686a <scalbn+0x7a>
 80068a8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80068ac:	3236      	adds	r2, #54	; 0x36
 80068ae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80068b2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80068b6:	4620      	mov	r0, r4
 80068b8:	4629      	mov	r1, r5
 80068ba:	2200      	movs	r2, #0
 80068bc:	4b06      	ldr	r3, [pc, #24]	; (80068d8 <scalbn+0xe8>)
 80068be:	e7b2      	b.n	8006826 <scalbn+0x36>
 80068c0:	c2f8f359 	.word	0xc2f8f359
 80068c4:	01a56e1f 	.word	0x01a56e1f
 80068c8:	8800759c 	.word	0x8800759c
 80068cc:	7e37e43c 	.word	0x7e37e43c
 80068d0:	43500000 	.word	0x43500000
 80068d4:	ffff3cb0 	.word	0xffff3cb0
 80068d8:	3c900000 	.word	0x3c900000

080068dc <copysign>:
 80068dc:	ec51 0b10 	vmov	r0, r1, d0
 80068e0:	ee11 0a90 	vmov	r0, s3
 80068e4:	ee10 2a10 	vmov	r2, s0
 80068e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80068ec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80068f0:	ea41 0300 	orr.w	r3, r1, r0
 80068f4:	ec43 2b10 	vmov	d0, r2, r3
 80068f8:	4770      	bx	lr
	...

080068fc <_init>:
 80068fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068fe:	bf00      	nop
 8006900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006902:	bc08      	pop	{r3}
 8006904:	469e      	mov	lr, r3
 8006906:	4770      	bx	lr

08006908 <_fini>:
 8006908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800690a:	bf00      	nop
 800690c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800690e:	bc08      	pop	{r3}
 8006910:	469e      	mov	lr, r3
 8006912:	4770      	bx	lr
