#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Dec 20 22:12:06 2019
# Process ID: 13468
# Current directory: D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18816 D:\A_GW\Courses\Computer_organization\lab\vivado\PipelineCPU\PipelineCPU.xpr
# Log file: D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/vivado.log
# Journal file: D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/PipelineCPU.xpr
launch_simulation
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
close_sim
launch_simulation
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
add_wave {{/pipelineCPU_sim/uut/IF_PC_add_4}} 
add_wave {{/pipelineCPU_sim/uut/ID_PC_add_4}} 
add_wave {{/pipelineCPU_sim/uut/EX_PC_add_4}} 
add_wave {{/pipelineCPU_sim/uut/MEM_PC_add_4}} 
add_wave {{/pipelineCPU_sim/uut/WB_PC_add_4}} 
save_wave_config {D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/A_GW/Courses/Computer_organization/lab/vivado/PipelineCPU/pipelineCPU_sim_behav.wcfg
source pipelineCPU_sim.tcl
remove_forces { {/pipelineCPU_sim/uut/RegFile/RF_data[31]} {/pipelineCPU_sim/uut/RegFile/RF_data[30]} {/pipelineCPU_sim/uut/RegFile/RF_data[29]} {/pipelineCPU_sim/uut/RegFile/RF_data[27]} {/pipelineCPU_sim/uut/RegFile/RF_data[25]} {/pipelineCPU_sim/uut/RegFile/RF_data[28]} {/pipelineCPU_sim/uut/RegFile/RF_data[26]} {/pipelineCPU_sim/uut/RegFile/RF_data[24]} {/pipelineCPU_sim/uut/RegFile/RF_data[22]} {/pipelineCPU_sim/uut/RegFile/RF_data[23]} {/pipelineCPU_sim/uut/RegFile/RF_data[21]} {/pipelineCPU_sim/uut/RegFile/RF_data[20]} {/pipelineCPU_sim/uut/RegFile/RF_data[19]} {/pipelineCPU_sim/uut/RegFile/RF_data[18]} {/pipelineCPU_sim/uut/RegFile/RF_data[17]} {/pipelineCPU_sim/uut/RegFile/RF_data[16]} {/pipelineCPU_sim/uut/RegFile/RF_data[15]} {/pipelineCPU_sim/uut/RegFile/RF_data[14]} {/pipelineCPU_sim/uut/RegFile/RF_data[13]} {/pipelineCPU_sim/uut/RegFile/RF_data[12]} {/pipelineCPU_sim/uut/RegFile/RF_data[10]} {/pipelineCPU_sim/uut/RegFile/RF_data[11]} }
close_sim
