// Seed: 149791731
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri id_3
    , id_9,
    output uwire id_4,
    input uwire id_5,
    output wire id_6,
    input supply1 id_7
);
  wire id_10, id_11;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    output wire id_4,
    input supply1 id_5,
    output tri id_6,
    input tri id_7,
    input tri id_8,
    input wand id_9,
    output supply0 id_10,
    output wand id_11,
    output wor id_12,
    input wire id_13,
    input wire id_14
    , id_20,
    input tri0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input supply0 id_18
);
  assign id_4 = id_16;
  nand (id_11, id_15, id_8, id_20, id_16, id_7, id_18, id_13, id_17, id_5, id_2, id_1, id_14, id_3);
  module_0(
      id_15, id_11, id_15, id_13, id_6, id_2, id_6, id_9
  );
endmodule
