{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672394569943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672394569943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 17:02:49 2022 " "Processing started: Fri Dec 30 17:02:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672394569943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672394569943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672394569943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1672394570268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fifo_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_TX-rtl " "Found design unit 1: FIFO_TX-rtl" {  } { { "src/FIFO_TX.vhd" "" { Text "E:/FPGA/Final_Project/src/FIFO_TX.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570702 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_TX " "Found entity 1: FIFO_TX" {  } { { "src/FIFO_TX.vhd" "" { Text "E:/FPGA/Final_Project/src/FIFO_TX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672394570702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uart_tx_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_Test-rtl " "Found design unit 1: UART_TX_Test-rtl" {  } { { "src/UART_TX_Test.vhd" "" { Text "E:/FPGA/Final_Project/src/UART_TX_Test.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570706 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_Test " "Found entity 1: UART_TX_Test" {  } { { "src/UART_TX_Test.vhd" "" { Text "E:/FPGA/Final_Project/src/UART_TX_Test.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672394570706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dividedfrequency.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dividedfrequency.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DividedFrequency-rtl " "Found design unit 1: DividedFrequency-rtl" {  } { { "src/DividedFrequency.vhd" "" { Text "E:/FPGA/Final_Project/src/DividedFrequency.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570708 ""} { "Info" "ISGN_ENTITY_NAME" "1 DividedFrequency " "Found entity 1: DividedFrequency" {  } { { "src/DividedFrequency.vhd" "" { Text "E:/FPGA/Final_Project/src/DividedFrequency.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672394570708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/baudrategenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/baudrategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudRateGenerator-rtl " "Found design unit 1: BaudRateGenerator-rtl" {  } { { "src/BaudRateGenerator.vhd" "" { Text "E:/FPGA/Final_Project/src/BaudRateGenerator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570711 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudRateGenerator " "Found entity 1: BaudRateGenerator" {  } { { "src/BaudRateGenerator.vhd" "" { Text "E:/FPGA/Final_Project/src/BaudRateGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672394570711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_Entity-bdf_type " "Found design unit 1: Top_Entity-bdf_type" {  } { { "src/Top_Entity.vhd" "" { Text "E:/FPGA/Final_Project/src/Top_Entity.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570714 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_Entity " "Found entity 1: Top_Entity" {  } { { "src/Top_Entity.vhd" "" { Text "E:/FPGA/Final_Project/src/Top_Entity.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672394570714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dht11_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dht11_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11_Data-arch " "Found design unit 1: DHT11_Data-arch" {  } { { "src/DHT11_Data.vhd" "" { Text "E:/FPGA/Final_Project/src/DHT11_Data.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570717 ""} { "Info" "ISGN_ENTITY_NAME" "1 DHT11_Data " "Found entity 1: DHT11_Data" {  } { { "src/DHT11_Data.vhd" "" { Text "E:/FPGA/Final_Project/src/DHT11_Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672394570717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd16x2_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lcd16x2_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD16x2_Display-arch " "Found design unit 1: LCD16x2_Display-arch" {  } { { "src/LCD16x2_Display.vhd" "" { Text "E:/FPGA/Final_Project/src/LCD16x2_Display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570719 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD16x2_Display " "Found entity 1: LCD16x2_Display" {  } { { "src/LCD16x2_Display.vhd" "" { Text "E:/FPGA/Final_Project/src/LCD16x2_Display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672394570719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/lcd_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Conv-arch " "Found design unit 1: LCD_Conv-arch" {  } { { "src/LCD_Conv.vhd" "" { Text "E:/FPGA/Final_Project/src/LCD_Conv.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570723 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Conv " "Found entity 1: LCD_Conv" {  } { { "src/LCD_Conv.vhd" "" { Text "E:/FPGA/Final_Project/src/LCD_Conv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672394570723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hex_8bit_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hex_8bit_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hex_8bit_To_BCD-arch " "Found design unit 1: Hex_8bit_To_BCD-arch" {  } { { "src/Hex_8bit_To_BCD.vhd" "" { Text "E:/FPGA/Final_Project/src/Hex_8bit_To_BCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570725 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hex_8bit_To_BCD " "Found entity 1: Hex_8bit_To_BCD" {  } { { "src/Hex_8bit_To_BCD.vhd" "" { Text "E:/FPGA/Final_Project/src/Hex_8bit_To_BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672394570725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/send_fifo_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/send_fifo_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Send_FIFO_TX-rtl " "Found design unit 1: Send_FIFO_TX-rtl" {  } { { "src/Send_FIFO_TX.vhd" "" { Text "E:/FPGA/Final_Project/src/Send_FIFO_TX.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570728 ""} { "Info" "ISGN_ENTITY_NAME" "1 Send_FIFO_TX " "Found entity 1: Send_FIFO_TX" {  } { { "src/Send_FIFO_TX.vhd" "" { Text "E:/FPGA/Final_Project/src/Send_FIFO_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672394570728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672394570728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Entity " "Elaborating entity \"Top_Entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672394570764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_Data DHT11_Data:b2v_inst " "Elaborating entity \"DHT11_Data\" for hierarchy \"DHT11_Data:b2v_inst\"" {  } { { "src/Top_Entity.vhd" "b2v_inst" { Text "E:/FPGA/Final_Project/src/Top_Entity.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672394570768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Conv LCD_Conv:b2v_inst4 " "Elaborating entity \"LCD_Conv\" for hierarchy \"LCD_Conv:b2v_inst4\"" {  } { { "src/Top_Entity.vhd" "b2v_inst4" { Text "E:/FPGA/Final_Project/src/Top_Entity.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672394570777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD16x2_Display LCD16x2_Display:b2v_inst5 " "Elaborating entity \"LCD16x2_Display\" for hierarchy \"LCD16x2_Display:b2v_inst5\"" {  } { { "src/Top_Entity.vhd" "b2v_inst5" { Text "E:/FPGA/Final_Project/src/Top_Entity.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672394570779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex_8bit_To_BCD Hex_8bit_To_BCD:b2v_inst6 " "Elaborating entity \"Hex_8bit_To_BCD\" for hierarchy \"Hex_8bit_To_BCD:b2v_inst6\"" {  } { { "src/Top_Entity.vhd" "b2v_inst6" { Text "E:/FPGA/Final_Project/src/Top_Entity.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672394570785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRateGenerator BaudRateGenerator:b2v_inst10 " "Elaborating entity \"BaudRateGenerator\" for hierarchy \"BaudRateGenerator:b2v_inst10\"" {  } { { "src/Top_Entity.vhd" "b2v_inst10" { Text "E:/FPGA/Final_Project/src/Top_Entity.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672394570791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Send_FIFO_TX Send_FIFO_TX:b2v_inst11 " "Elaborating entity \"Send_FIFO_TX\" for hierarchy \"Send_FIFO_TX:b2v_inst11\"" {  } { { "src/Top_Entity.vhd" "b2v_inst11" { Text "E:/FPGA/Final_Project/src/Top_Entity.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672394570793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DividedFrequency DividedFrequency:b2v_inst12 " "Elaborating entity \"DividedFrequency\" for hierarchy \"DividedFrequency:b2v_inst12\"" {  } { { "src/Top_Entity.vhd" "b2v_inst12" { Text "E:/FPGA/Final_Project/src/Top_Entity.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672394570795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_TX FIFO_TX:b2v_inst13 " "Elaborating entity \"FIFO_TX\" for hierarchy \"FIFO_TX:b2v_inst13\"" {  } { { "src/Top_Entity.vhd" "b2v_inst13" { Text "E:/FPGA/Final_Project/src/Top_Entity.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672394570822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_Test UART_TX_Test:b2v_inst14 " "Elaborating entity \"UART_TX_Test\" for hierarchy \"UART_TX_Test:b2v_inst14\"" {  } { { "src/Top_Entity.vhd" "b2v_inst14" { Text "E:/FPGA/Final_Project/src/Top_Entity.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672394570826 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/UART_TX_Test.vhd" "" { Text "E:/FPGA/Final_Project/src/UART_TX_Test.vhd" 46 -1 0 } } { "src/FIFO_TX.vhd" "" { Text "E:/FPGA/Final_Project/src/FIFO_TX.vhd" 82 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1672394572363 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1672394572363 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "src/Top_Entity.vhd" "" { Text "E:/FPGA/Final_Project/src/Top_Entity.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1672394574624 "|Top_Entity|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1672394574624 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DHT11_Data:b2v_inst\|cnt\[31\] Low " "Register DHT11_Data:b2v_inst\|cnt\[31\] will power up to Low" {  } { { "src/DHT11_Data.vhd" "" { Text "E:/FPGA/Final_Project/src/DHT11_Data.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1672394574641 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DHT11_Data:b2v_inst\|cnt\[0\] Low " "Register DHT11_Data:b2v_inst\|cnt\[0\] will power up to Low" {  } { { "src/DHT11_Data.vhd" "" { Text "E:/FPGA/Final_Project/src/DHT11_Data.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1672394574641 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1672394574641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1672394574807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672394576337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672394576337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1064 " "Implemented 1064 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672394576536 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672394576536 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1672394576536 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1047 " "Implemented 1047 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672394576536 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1672394576536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672394576636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 17:02:56 2022 " "Processing ended: Fri Dec 30 17:02:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672394576636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672394576636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672394576636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672394576636 ""}
