
draw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b04  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  08003c10  08003c10  00004c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800406c  0800406c  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800406c  0800406c  0000605c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800406c  0800406c  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800406c  0800406c  0000506c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004070  08004070  00005070  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004074  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  2000005c  080040d0  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  080040d0  00006244  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007931  00000000  00000000  00006085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016de  00000000  00000000  0000d9b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a0  00000000  00000000  0000f098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000765  00000000  00000000  0000fa38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001fe0  00000000  00000000  0001019d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ac3a  00000000  00000000  0001217d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087f70  00000000  00000000  0001cdb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a4d27  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d54  00000000  00000000  000a4d6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000a7ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003bf8 	.word	0x08003bf8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003bf8 	.word	0x08003bf8

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpun>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000700:	d102      	bne.n	8000708 <__aeabi_fcmpun+0x14>
 8000702:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000706:	d108      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000708:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800070c:	d102      	bne.n	8000714 <__aeabi_fcmpun+0x20>
 800070e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000712:	d102      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	4770      	bx	lr
 800071a:	f04f 0001 	mov.w	r0, #1
 800071e:	4770      	bx	lr

08000720 <__aeabi_f2iz>:
 8000720:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000724:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000728:	d30f      	bcc.n	800074a <__aeabi_f2iz+0x2a>
 800072a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800072e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000732:	d90d      	bls.n	8000750 <__aeabi_f2iz+0x30>
 8000734:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000740:	fa23 f002 	lsr.w	r0, r3, r2
 8000744:	bf18      	it	ne
 8000746:	4240      	negne	r0, r0
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr
 8000750:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000754:	d101      	bne.n	800075a <__aeabi_f2iz+0x3a>
 8000756:	0242      	lsls	r2, r0, #9
 8000758:	d105      	bne.n	8000766 <__aeabi_f2iz+0x46>
 800075a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800075e:	bf08      	it	eq
 8000760:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr

0800076c <__aeabi_f2uiz>:
 800076c:	0042      	lsls	r2, r0, #1
 800076e:	d20e      	bcs.n	800078e <__aeabi_f2uiz+0x22>
 8000770:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000774:	d30b      	bcc.n	800078e <__aeabi_f2uiz+0x22>
 8000776:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800077a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800077e:	d409      	bmi.n	8000794 <__aeabi_f2uiz+0x28>
 8000780:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000784:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000788:	fa23 f002 	lsr.w	r0, r3, r2
 800078c:	4770      	bx	lr
 800078e:	f04f 0000 	mov.w	r0, #0
 8000792:	4770      	bx	lr
 8000794:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000798:	d101      	bne.n	800079e <__aeabi_f2uiz+0x32>
 800079a:	0242      	lsls	r2, r0, #9
 800079c:	d102      	bne.n	80007a4 <__aeabi_f2uiz+0x38>
 800079e:	f04f 30ff 	mov.w	r0, #4294967295
 80007a2:	4770      	bx	lr
 80007a4:	f04f 0000 	mov.w	r0, #0
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop

080007ac <main>:

void SystemClock_Config(void);
static void MX_GPIO_Init(void);

int main(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
    HAL_Init();
 80007b0:	f000 fd1c 	bl	80011ec <HAL_Init>
    SystemClock_Config();
 80007b4:	f000 f812 	bl	80007dc <SystemClock_Config>
    MX_GPIO_Init();
 80007b8:	f000 f851 	bl	800085e <MX_GPIO_Init>
    MX_TIM1_Init(); // 关键新增：初始化TIM1（大臂用）
 80007bc:	f000 fb7a 	bl	8000eb4 <MX_TIM1_Init>
    MX_TIM2_Init(); // 保持TIM2初始化（云台、小臂用）
 80007c0:	f000 fbfc 	bl	8000fbc <MX_TIM2_Init>

    Servo_Init(); // 初始化+居中校准（3秒延时）
 80007c4:	f000 f856 	bl	8000874 <Servo_Init>

    Arm_DrawSquare();
 80007c8:	f000 fabe 	bl	8000d48 <Arm_DrawSquare>
    Delay_ms(2000);
 80007cc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80007d0:	f000 fb00 	bl	8000dd4 <Delay_ms>

    Servo_Init(); // 初始化+居中校准（3秒延时）
 80007d4:	f000 f84e 	bl	8000874 <Servo_Init>
    while (1)
 80007d8:	bf00      	nop
 80007da:	e7fd      	b.n	80007d8 <main+0x2c>

080007dc <SystemClock_Config>:

}

// 系统时钟配置（保持不变，注意：若用HSI+PLL_MUL16，实际时钟是64MHz，不影响PWM频率）
void SystemClock_Config(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b090      	sub	sp, #64	@ 0x40
 80007e0:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007e2:	f107 0318 	add.w	r3, r7, #24
 80007e6:	2228      	movs	r2, #40	@ 0x28
 80007e8:	2100      	movs	r1, #0
 80007ea:	4618      	mov	r0, r3
 80007ec:	f002 f847 	bl	800287e <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f0:	1d3b      	adds	r3, r7, #4
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]
 80007fc:	611a      	str	r2, [r3, #16]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007fe:	2302      	movs	r3, #2
 8000800:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000802:	2301      	movs	r3, #1
 8000804:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000806:	2310      	movs	r3, #16
 8000808:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800080a:	2302      	movs	r3, #2
 800080c:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2; // 4MHz
 800080e:	2300      	movs	r3, #0
 8000810:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16; // 4*16=64MHz（合法倍频）
 8000812:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000816:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000818:	f107 0318 	add.w	r3, r7, #24
 800081c:	4618      	mov	r0, r3
 800081e:	f000 ffd3 	bl	80017c8 <HAL_RCC_OscConfig>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <SystemClock_Config+0x50>
    {
        Error_Handler();
 8000828:	f000 f81f 	bl	800086a <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800082c:	230f      	movs	r3, #15
 800082e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000830:	2302      	movs	r3, #2
 8000832:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000834:	2300      	movs	r3, #0
 8000836:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2; // APB1=32MHz
 8000838:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800083c:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800083e:	2300      	movs	r3, #0
 8000840:	617b      	str	r3, [r7, #20]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000842:	1d3b      	adds	r3, r7, #4
 8000844:	2102      	movs	r1, #2
 8000846:	4618      	mov	r0, r3
 8000848:	f001 fa40 	bl	8001ccc <HAL_RCC_ClockConfig>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <SystemClock_Config+0x7a>
    {
        Error_Handler();
 8000852:	f000 f80a 	bl	800086a <Error_Handler>
    }
}
 8000856:	bf00      	nop
 8000858:	3740      	adds	r7, #64	@ 0x40
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}

0800085e <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 800085e:	b480      	push	{r7}
 8000860:	af00      	add	r7, sp, #0
    // 无需额外配置，TIM1/TIM2引脚在tim.c中配置
}
 8000862:	bf00      	nop
 8000864:	46bd      	mov	sp, r7
 8000866:	bc80      	pop	{r7}
 8000868:	4770      	bx	lr

0800086a <Error_Handler>:

void Error_Handler(void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0
    while (1)
 800086e:	bf00      	nop
 8000870:	e7fd      	b.n	800086e <Error_Handler+0x4>
	...

08000874 <Servo_Init>:
extern TIM_HandleTypeDef htim1;
extern TIM_HandleTypeDef htim2;

// 舵机初始化（关键修改：启动TIM1_CH1的PWM，大臂用TIM1）
void Servo_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
    // 启动原有定时器通道
    HAL_TIM_PWM_Start(&htim2, PAN_SERVO_CHANNEL);    // 云台-PA0（TIM2_CH1）
 800087a:	2100      	movs	r1, #0
 800087c:	4810      	ldr	r0, [pc, #64]	@ (80008c0 <Servo_Init+0x4c>)
 800087e:	f001 fbd1 	bl	8002024 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, SMALL_ARM_SERVO_CHANNEL); // 小臂-PA2（TIM2_CH3）
 8000882:	2108      	movs	r1, #8
 8000884:	480e      	ldr	r0, [pc, #56]	@ (80008c0 <Servo_Init+0x4c>)
 8000886:	f001 fbcd 	bl	8002024 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, BIG_ARM_SERVO_CHANNEL); // 大臂-PA8（TIM1_CH1）→ 新增TIM1启动
 800088a:	2100      	movs	r1, #0
 800088c:	480d      	ldr	r0, [pc, #52]	@ (80008c4 <Servo_Init+0x50>)
 800088e:	f001 fbc9 	bl	8002024 <HAL_TIM_PWM_Start>

    // 强制所有舵机回到中间位置（90°）
    uint32_t mid_pulse = 500 + (90.0f / 180.0f) * 2000;
 8000892:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000896:	607b      	str	r3, [r7, #4]
    __HAL_TIM_SET_COMPARE(&htim2, PAN_SERVO_CHANNEL, mid_pulse);    // 云台
 8000898:	4b09      	ldr	r3, [pc, #36]	@ (80008c0 <Servo_Init+0x4c>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	687a      	ldr	r2, [r7, #4]
 800089e:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, BIG_ARM_SERVO_CHANNEL, mid_pulse); // 大臂（用TIM1）
 80008a0:	4b08      	ldr	r3, [pc, #32]	@ (80008c4 <Servo_Init+0x50>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	687a      	ldr	r2, [r7, #4]
 80008a6:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim2, SMALL_ARM_SERVO_CHANNEL, mid_pulse); // 小臂
 80008a8:	4b05      	ldr	r3, [pc, #20]	@ (80008c0 <Servo_Init+0x4c>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	687a      	ldr	r2, [r7, #4]
 80008ae:	63da      	str	r2, [r3, #60]	@ 0x3c

    Delay_ms(3000); // 延长延时，确保舵机完全稳定
 80008b0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80008b4:	f000 fa8e 	bl	8000dd4 <Delay_ms>
}
 80008b8:	bf00      	nop
 80008ba:	3708      	adds	r7, #8
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	200000c0 	.word	0x200000c0
 80008c4:	20000078 	.word	0x20000078

080008c8 <Servo_SetAngle>:

// 舵机角度控制（关键修改：大臂通道关联TIM1）
void Servo_SetAngle(TIM_HandleTypeDef *htim, uint32_t channel, float angle, float big_arm_angle)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	607a      	str	r2, [r7, #4]
 80008d4:	603b      	str	r3, [r7, #0]
    // 1. 严格角度限幅（保持不变）
    if (channel == PAN_SERVO_CHANNEL)
 80008d6:	68bb      	ldr	r3, [r7, #8]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d114      	bne.n	8000906 <Servo_SetAngle+0x3e>
        angle = angle < PAN_MIN_ANGLE ? PAN_MIN_ANGLE : (angle > PAN_MAX_ANGLE ? PAN_MAX_ANGLE : angle);
 80008dc:	4953      	ldr	r1, [pc, #332]	@ (8000a2c <Servo_SetAngle+0x164>)
 80008de:	6878      	ldr	r0, [r7, #4]
 80008e0:	f7ff fee0 	bl	80006a4 <__aeabi_fcmplt>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <Servo_SetAngle+0x26>
 80008ea:	4b50      	ldr	r3, [pc, #320]	@ (8000a2c <Servo_SetAngle+0x164>)
 80008ec:	e009      	b.n	8000902 <Servo_SetAngle+0x3a>
 80008ee:	4950      	ldr	r1, [pc, #320]	@ (8000a30 <Servo_SetAngle+0x168>)
 80008f0:	6878      	ldr	r0, [r7, #4]
 80008f2:	f7ff fef5 	bl	80006e0 <__aeabi_fcmpgt>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <Servo_SetAngle+0x38>
 80008fc:	4b4c      	ldr	r3, [pc, #304]	@ (8000a30 <Servo_SetAngle+0x168>)
 80008fe:	e000      	b.n	8000902 <Servo_SetAngle+0x3a>
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	607b      	str	r3, [r7, #4]
 8000904:	e02e      	b.n	8000964 <Servo_SetAngle+0x9c>
    else if (channel == BIG_ARM_SERVO_CHANNEL)
 8000906:	68bb      	ldr	r3, [r7, #8]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d114      	bne.n	8000936 <Servo_SetAngle+0x6e>
        angle = angle < BIG_ARM_MIN ? BIG_ARM_MIN : (angle > BIG_ARM_MAX ? BIG_ARM_MAX : angle);
 800090c:	4947      	ldr	r1, [pc, #284]	@ (8000a2c <Servo_SetAngle+0x164>)
 800090e:	6878      	ldr	r0, [r7, #4]
 8000910:	f7ff fec8 	bl	80006a4 <__aeabi_fcmplt>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <Servo_SetAngle+0x56>
 800091a:	4b44      	ldr	r3, [pc, #272]	@ (8000a2c <Servo_SetAngle+0x164>)
 800091c:	e009      	b.n	8000932 <Servo_SetAngle+0x6a>
 800091e:	4944      	ldr	r1, [pc, #272]	@ (8000a30 <Servo_SetAngle+0x168>)
 8000920:	6878      	ldr	r0, [r7, #4]
 8000922:	f7ff fedd 	bl	80006e0 <__aeabi_fcmpgt>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <Servo_SetAngle+0x68>
 800092c:	4b40      	ldr	r3, [pc, #256]	@ (8000a30 <Servo_SetAngle+0x168>)
 800092e:	e000      	b.n	8000932 <Servo_SetAngle+0x6a>
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	e016      	b.n	8000964 <Servo_SetAngle+0x9c>
    else if (channel == SMALL_ARM_SERVO_CHANNEL)
 8000936:	68bb      	ldr	r3, [r7, #8]
 8000938:	2b08      	cmp	r3, #8
 800093a:	d113      	bne.n	8000964 <Servo_SetAngle+0x9c>
        angle = angle < SMALL_ARM_MIN ? SMALL_ARM_MIN : (angle > SMALL_ARM_MAX ? SMALL_ARM_MAX : angle);
 800093c:	493d      	ldr	r1, [pc, #244]	@ (8000a34 <Servo_SetAngle+0x16c>)
 800093e:	6878      	ldr	r0, [r7, #4]
 8000940:	f7ff feb0 	bl	80006a4 <__aeabi_fcmplt>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <Servo_SetAngle+0x86>
 800094a:	4b3a      	ldr	r3, [pc, #232]	@ (8000a34 <Servo_SetAngle+0x16c>)
 800094c:	e009      	b.n	8000962 <Servo_SetAngle+0x9a>
 800094e:	493a      	ldr	r1, [pc, #232]	@ (8000a38 <Servo_SetAngle+0x170>)
 8000950:	6878      	ldr	r0, [r7, #4]
 8000952:	f7ff fec5 	bl	80006e0 <__aeabi_fcmpgt>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <Servo_SetAngle+0x98>
 800095c:	4b36      	ldr	r3, [pc, #216]	@ (8000a38 <Servo_SetAngle+0x170>)
 800095e:	e000      	b.n	8000962 <Servo_SetAngle+0x9a>
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	607b      	str	r3, [r7, #4]

    // 2. 角度转PWM（保持不变）
    uint32_t pulse = (uint32_t)(500 + (angle / 180.0f) * 2000);
 8000964:	4935      	ldr	r1, [pc, #212]	@ (8000a3c <Servo_SetAngle+0x174>)
 8000966:	6878      	ldr	r0, [r7, #4]
 8000968:	f7ff fdb2 	bl	80004d0 <__aeabi_fdiv>
 800096c:	4603      	mov	r3, r0
 800096e:	4934      	ldr	r1, [pc, #208]	@ (8000a40 <Servo_SetAngle+0x178>)
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff fcf9 	bl	8000368 <__aeabi_fmul>
 8000976:	4603      	mov	r3, r0
 8000978:	4932      	ldr	r1, [pc, #200]	@ (8000a44 <Servo_SetAngle+0x17c>)
 800097a:	4618      	mov	r0, r3
 800097c:	f7ff fbec 	bl	8000158 <__addsf3>
 8000980:	4603      	mov	r3, r0
 8000982:	4618      	mov	r0, r3
 8000984:	f7ff fef2 	bl	800076c <__aeabi_f2uiz>
 8000988:	4603      	mov	r3, r0
 800098a:	617b      	str	r3, [r7, #20]
    pulse = pulse < 500 ? 500 : (pulse > 2500 ? 2500 : pulse);
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000992:	d306      	bcc.n	80009a2 <Servo_SetAngle+0xda>
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 800099a:	4293      	cmp	r3, r2
 800099c:	bf28      	it	cs
 800099e:	4613      	movcs	r3, r2
 80009a0:	e001      	b.n	80009a6 <Servo_SetAngle+0xde>
 80009a2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80009a6:	617b      	str	r3, [r7, #20]

    // 3. 脉冲变化≥5us才更新（保持不变）
    uint32_t current_pulse = __HAL_TIM_GET_COMPARE(htim, channel);
 80009a8:	68bb      	ldr	r3, [r7, #8]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d103      	bne.n	80009b6 <Servo_SetAngle+0xee>
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009b4:	e010      	b.n	80009d8 <Servo_SetAngle+0x110>
 80009b6:	68bb      	ldr	r3, [r7, #8]
 80009b8:	2b04      	cmp	r3, #4
 80009ba:	d103      	bne.n	80009c4 <Servo_SetAngle+0xfc>
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80009c2:	e009      	b.n	80009d8 <Servo_SetAngle+0x110>
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	2b08      	cmp	r3, #8
 80009c8:	d103      	bne.n	80009d2 <Servo_SetAngle+0x10a>
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009d0:	e002      	b.n	80009d8 <Servo_SetAngle+0x110>
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d8:	613b      	str	r3, [r7, #16]
    if (abs((int)pulse - (int)current_pulse) >= 5)
 80009da:	697a      	ldr	r2, [r7, #20]
 80009dc:	693b      	ldr	r3, [r7, #16]
 80009de:	1ad3      	subs	r3, r2, r3
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	bfb8      	it	lt
 80009e4:	425b      	neglt	r3, r3
 80009e6:	2b04      	cmp	r3, #4
 80009e8:	dd1b      	ble.n	8000a22 <Servo_SetAngle+0x15a>
    {
        __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 80009ea:	68bb      	ldr	r3, [r7, #8]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d104      	bne.n	80009fa <Servo_SetAngle+0x132>
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	697a      	ldr	r2, [r7, #20]
 80009f6:	635a      	str	r2, [r3, #52]	@ 0x34
    }
}
 80009f8:	e013      	b.n	8000a22 <Servo_SetAngle+0x15a>
        __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 80009fa:	68bb      	ldr	r3, [r7, #8]
 80009fc:	2b04      	cmp	r3, #4
 80009fe:	d104      	bne.n	8000a0a <Servo_SetAngle+0x142>
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	681a      	ldr	r2, [r3, #0]
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000a08:	e00b      	b.n	8000a22 <Servo_SetAngle+0x15a>
        __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	2b08      	cmp	r3, #8
 8000a0e:	d104      	bne.n	8000a1a <Servo_SetAngle+0x152>
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	681a      	ldr	r2, [r3, #0]
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000a18:	e003      	b.n	8000a22 <Servo_SetAngle+0x15a>
        __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	681a      	ldr	r2, [r3, #0]
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a22:	bf00      	nop
 8000a24:	3718      	adds	r7, #24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	42700000 	.word	0x42700000
 8000a30:	42f00000 	.word	0x42f00000
 8000a34:	428c0000 	.word	0x428c0000
 8000a38:	42dc0000 	.word	0x42dc0000
 8000a3c:	43340000 	.word	0x43340000
 8000a40:	44fa0000 	.word	0x44fa0000
 8000a44:	43fa0000 	.word	0x43fa0000

08000a48 <InverseKinematics>:

static void InverseKinematics(float x, float y, float *pan_angle, float *big_arm_angle, float *small_arm_angle)
{
 8000a48:	b590      	push	{r4, r7, lr}
 8000a4a:	b091      	sub	sp, #68	@ 0x44
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	60f8      	str	r0, [r7, #12]
 8000a50:	60b9      	str	r1, [r7, #8]
 8000a52:	607a      	str	r2, [r7, #4]
 8000a54:	603b      	str	r3, [r7, #0]
    /************************** 1. 云台角度计算 **************************/
    *pan_angle = 90.0f + (x / 60.0f) * 30.0f;  // x±60mm → 角度±30°
 8000a56:	4993      	ldr	r1, [pc, #588]	@ (8000ca4 <InverseKinematics+0x25c>)
 8000a58:	68f8      	ldr	r0, [r7, #12]
 8000a5a:	f7ff fd39 	bl	80004d0 <__aeabi_fdiv>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	4991      	ldr	r1, [pc, #580]	@ (8000ca8 <InverseKinematics+0x260>)
 8000a62:	4618      	mov	r0, r3
 8000a64:	f7ff fc80 	bl	8000368 <__aeabi_fmul>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	4990      	ldr	r1, [pc, #576]	@ (8000cac <InverseKinematics+0x264>)
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f7ff fb73 	bl	8000158 <__addsf3>
 8000a72:	4603      	mov	r3, r0
 8000a74:	461a      	mov	r2, r3
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	601a      	str	r2, [r3, #0]
    *pan_angle = (*pan_angle < PAN_MIN_ANGLE) ? PAN_MIN_ANGLE :
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4989      	ldr	r1, [pc, #548]	@ (8000ca4 <InverseKinematics+0x25c>)
 8000a80:	4618      	mov	r0, r3
 8000a82:	f7ff fe0f 	bl	80006a4 <__aeabi_fcmplt>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <InverseKinematics+0x48>
 8000a8c:	4b85      	ldr	r3, [pc, #532]	@ (8000ca4 <InverseKinematics+0x25c>)
 8000a8e:	e00c      	b.n	8000aaa <InverseKinematics+0x62>
                 (*pan_angle > PAN_MAX_ANGLE) ? PAN_MAX_ANGLE : *pan_angle;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4986      	ldr	r1, [pc, #536]	@ (8000cb0 <InverseKinematics+0x268>)
 8000a96:	4618      	mov	r0, r3
 8000a98:	f7ff fe22 	bl	80006e0 <__aeabi_fcmpgt>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <InverseKinematics+0x5e>
 8000aa2:	4b83      	ldr	r3, [pc, #524]	@ (8000cb0 <InverseKinematics+0x268>)
 8000aa4:	e001      	b.n	8000aaa <InverseKinematics+0x62>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
    *pan_angle = (*pan_angle < PAN_MIN_ANGLE) ? PAN_MIN_ANGLE :
 8000aaa:	687a      	ldr	r2, [r7, #4]
 8000aac:	6013      	str	r3, [r2, #0]

    /************************** 2. 修正前后运动计算（关键修改） **************************/
    // y坐标直接控制前后距离，正值向前，负值向后
    float effective_distance = PAPER_DISTANCE + y;  // y影响实际工作距离
 8000aae:	4980      	ldr	r1, [pc, #512]	@ (8000cb0 <InverseKinematics+0x268>)
 8000ab0:	68b8      	ldr	r0, [r7, #8]
 8000ab2:	f7ff fb51 	bl	8000158 <__addsf3>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // 限制有效距离范围
    float min_distance = 80.0f, max_distance = 160.0f;
 8000aba:	4b7e      	ldr	r3, [pc, #504]	@ (8000cb4 <InverseKinematics+0x26c>)
 8000abc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000abe:	4b7e      	ldr	r3, [pc, #504]	@ (8000cb8 <InverseKinematics+0x270>)
 8000ac0:	637b      	str	r3, [r7, #52]	@ 0x34
    effective_distance = (effective_distance < min_distance) ? min_distance :
 8000ac2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8000ac4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000ac6:	f7ff fded 	bl	80006a4 <__aeabi_fcmplt>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <InverseKinematics+0x8c>
 8000ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ad2:	e009      	b.n	8000ae8 <InverseKinematics+0xa0>
                        (effective_distance > max_distance) ? max_distance : effective_distance;
 8000ad4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000ad6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000ad8:	f7ff fe02 	bl	80006e0 <__aeabi_fcmpgt>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <InverseKinematics+0x9e>
 8000ae2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ae4:	e000      	b.n	8000ae8 <InverseKinematics+0xa0>
 8000ae6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    effective_distance = (effective_distance < min_distance) ? min_distance :
 8000ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /************************** 3. 简化的逆运动学计算 **************************/
    float L1 = BIG_ARM_LEN, L2 = SMALL_ARM_LEN;
 8000aea:	4b74      	ldr	r3, [pc, #464]	@ (8000cbc <InverseKinematics+0x274>)
 8000aec:	633b      	str	r3, [r7, #48]	@ 0x30
 8000aee:	4b73      	ldr	r3, [pc, #460]	@ (8000cbc <InverseKinematics+0x274>)
 8000af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float D = effective_distance;  // 使用修正后的距离
 8000af2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000af4:	62bb      	str	r3, [r7, #40]	@ 0x28

    // 计算小臂关节角度（余弦定理）
    float cos_angle2 = (L1*L1 + L2*L2 - D*D) / (2.0f * L1 * L2);
 8000af6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000af8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000afa:	f7ff fc35 	bl	8000368 <__aeabi_fmul>
 8000afe:	4603      	mov	r3, r0
 8000b00:	461c      	mov	r4, r3
 8000b02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000b04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000b06:	f7ff fc2f 	bl	8000368 <__aeabi_fmul>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4620      	mov	r0, r4
 8000b10:	f7ff fb22 	bl	8000158 <__addsf3>
 8000b14:	4603      	mov	r3, r0
 8000b16:	461c      	mov	r4, r3
 8000b18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000b1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000b1c:	f7ff fc24 	bl	8000368 <__aeabi_fmul>
 8000b20:	4603      	mov	r3, r0
 8000b22:	4619      	mov	r1, r3
 8000b24:	4620      	mov	r0, r4
 8000b26:	f7ff fb15 	bl	8000154 <__aeabi_fsub>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	461c      	mov	r4, r3
 8000b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b30:	4619      	mov	r1, r3
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff fb10 	bl	8000158 <__addsf3>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff fc13 	bl	8000368 <__aeabi_fmul>
 8000b42:	4603      	mov	r3, r0
 8000b44:	4619      	mov	r1, r3
 8000b46:	4620      	mov	r0, r4
 8000b48:	f7ff fcc2 	bl	80004d0 <__aeabi_fdiv>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	627b      	str	r3, [r7, #36]	@ 0x24
    cos_angle2 = (cos_angle2 < -1.0f) ? -1.0f : (cos_angle2 > 1.0f) ? 1.0f : cos_angle2;
 8000b50:	495b      	ldr	r1, [pc, #364]	@ (8000cc0 <InverseKinematics+0x278>)
 8000b52:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000b54:	f7ff fda6 	bl	80006a4 <__aeabi_fcmplt>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <InverseKinematics+0x11a>
 8000b5e:	4b58      	ldr	r3, [pc, #352]	@ (8000cc0 <InverseKinematics+0x278>)
 8000b60:	e00b      	b.n	8000b7a <InverseKinematics+0x132>
 8000b62:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8000b66:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000b68:	f7ff fdba 	bl	80006e0 <__aeabi_fcmpgt>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d002      	beq.n	8000b78 <InverseKinematics+0x130>
 8000b72:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000b76:	e000      	b.n	8000b7a <InverseKinematics+0x132>
 8000b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b7a:	627b      	str	r3, [r7, #36]	@ 0x24
    float angle2 = acosf(cos_angle2) * 180.0f / M_PI;
 8000b7c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000b7e:	f001 feb1 	bl	80028e4 <acosf>
 8000b82:	4603      	mov	r3, r0
 8000b84:	494f      	ldr	r1, [pc, #316]	@ (8000cc4 <InverseKinematics+0x27c>)
 8000b86:	4618      	mov	r0, r3
 8000b88:	f7ff fbee 	bl	8000368 <__aeabi_fmul>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	494e      	ldr	r1, [pc, #312]	@ (8000cc8 <InverseKinematics+0x280>)
 8000b90:	4618      	mov	r0, r3
 8000b92:	f7ff fc9d 	bl	80004d0 <__aeabi_fdiv>
 8000b96:	4603      	mov	r3, r0
 8000b98:	623b      	str	r3, [r7, #32]

    // 计算大臂角度
    float sin_angle2 = sinf(angle2 * M_PI / 180.0f);
 8000b9a:	494b      	ldr	r1, [pc, #300]	@ (8000cc8 <InverseKinematics+0x280>)
 8000b9c:	6a38      	ldr	r0, [r7, #32]
 8000b9e:	f7ff fbe3 	bl	8000368 <__aeabi_fmul>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	4947      	ldr	r1, [pc, #284]	@ (8000cc4 <InverseKinematics+0x27c>)
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f7ff fc92 	bl	80004d0 <__aeabi_fdiv>
 8000bac:	4603      	mov	r3, r0
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f001 fef6 	bl	80029a0 <sinf>
 8000bb4:	61f8      	str	r0, [r7, #28]
    float k1 = L1 + L2 * cosf(angle2 * M_PI / 180.0f);
 8000bb6:	4944      	ldr	r1, [pc, #272]	@ (8000cc8 <InverseKinematics+0x280>)
 8000bb8:	6a38      	ldr	r0, [r7, #32]
 8000bba:	f7ff fbd5 	bl	8000368 <__aeabi_fmul>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	4940      	ldr	r1, [pc, #256]	@ (8000cc4 <InverseKinematics+0x27c>)
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f7ff fc84 	bl	80004d0 <__aeabi_fdiv>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f001 feac 	bl	8002928 <cosf>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff fbc7 	bl	8000368 <__aeabi_fmul>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	4619      	mov	r1, r3
 8000bde:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000be0:	f7ff faba 	bl	8000158 <__addsf3>
 8000be4:	4603      	mov	r3, r0
 8000be6:	61bb      	str	r3, [r7, #24]
    float k2 = L2 * sin_angle2;
 8000be8:	69f9      	ldr	r1, [r7, #28]
 8000bea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000bec:	f7ff fbbc 	bl	8000368 <__aeabi_fmul>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	617b      	str	r3, [r7, #20]
    float angle1 = atan2f(k2, k1) * 180.0f / M_PI;
 8000bf4:	69b9      	ldr	r1, [r7, #24]
 8000bf6:	6978      	ldr	r0, [r7, #20]
 8000bf8:	f001 fe94 	bl	8002924 <atan2f>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	4931      	ldr	r1, [pc, #196]	@ (8000cc4 <InverseKinematics+0x27c>)
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff fbb1 	bl	8000368 <__aeabi_fmul>
 8000c06:	4603      	mov	r3, r0
 8000c08:	492f      	ldr	r1, [pc, #188]	@ (8000cc8 <InverseKinematics+0x280>)
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f7ff fc60 	bl	80004d0 <__aeabi_fdiv>
 8000c10:	4603      	mov	r3, r0
 8000c12:	613b      	str	r3, [r7, #16]

    /************************** 4. 角度映射到舵机 **************************/
    *big_arm_angle = 90.0f + angle1;
 8000c14:	4925      	ldr	r1, [pc, #148]	@ (8000cac <InverseKinematics+0x264>)
 8000c16:	6938      	ldr	r0, [r7, #16]
 8000c18:	f7ff fa9e 	bl	8000158 <__addsf3>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	461a      	mov	r2, r3
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	601a      	str	r2, [r3, #0]
    *small_arm_angle = 180.0f - angle2;
 8000c24:	6a39      	ldr	r1, [r7, #32]
 8000c26:	4827      	ldr	r0, [pc, #156]	@ (8000cc4 <InverseKinematics+0x27c>)
 8000c28:	f7ff fa94 	bl	8000154 <__aeabi_fsub>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	461a      	mov	r2, r3
 8000c30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000c32:	601a      	str	r2, [r3, #0]

    /************************** 5. 最终角度限制 **************************/
    *big_arm_angle = (*big_arm_angle < BIG_ARM_MIN) ? BIG_ARM_MIN :
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	491a      	ldr	r1, [pc, #104]	@ (8000ca4 <InverseKinematics+0x25c>)
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff fd32 	bl	80006a4 <__aeabi_fcmplt>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <InverseKinematics+0x202>
 8000c46:	4b17      	ldr	r3, [pc, #92]	@ (8000ca4 <InverseKinematics+0x25c>)
 8000c48:	e00c      	b.n	8000c64 <InverseKinematics+0x21c>
                     (*big_arm_angle > BIG_ARM_MAX) ? BIG_ARM_MAX : *big_arm_angle;
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4918      	ldr	r1, [pc, #96]	@ (8000cb0 <InverseKinematics+0x268>)
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff fd45 	bl	80006e0 <__aeabi_fcmpgt>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <InverseKinematics+0x218>
 8000c5c:	4b14      	ldr	r3, [pc, #80]	@ (8000cb0 <InverseKinematics+0x268>)
 8000c5e:	e001      	b.n	8000c64 <InverseKinematics+0x21c>
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	681b      	ldr	r3, [r3, #0]
    *big_arm_angle = (*big_arm_angle < BIG_ARM_MIN) ? BIG_ARM_MIN :
 8000c64:	683a      	ldr	r2, [r7, #0]
 8000c66:	6013      	str	r3, [r2, #0]
    *small_arm_angle = (*small_arm_angle < SMALL_ARM_MIN) ? SMALL_ARM_MIN :
 8000c68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4917      	ldr	r1, [pc, #92]	@ (8000ccc <InverseKinematics+0x284>)
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff fd18 	bl	80006a4 <__aeabi_fcmplt>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <InverseKinematics+0x236>
 8000c7a:	4b14      	ldr	r3, [pc, #80]	@ (8000ccc <InverseKinematics+0x284>)
 8000c7c:	e00c      	b.n	8000c98 <InverseKinematics+0x250>
                       (*small_arm_angle > SMALL_ARM_MAX) ? SMALL_ARM_MAX : *small_arm_angle;
 8000c7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4913      	ldr	r1, [pc, #76]	@ (8000cd0 <InverseKinematics+0x288>)
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff fd2b 	bl	80006e0 <__aeabi_fcmpgt>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <InverseKinematics+0x24c>
 8000c90:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd0 <InverseKinematics+0x288>)
 8000c92:	e001      	b.n	8000c98 <InverseKinematics+0x250>
 8000c94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000c96:	681b      	ldr	r3, [r3, #0]
    *small_arm_angle = (*small_arm_angle < SMALL_ARM_MIN) ? SMALL_ARM_MIN :
 8000c98:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000c9a:	6013      	str	r3, [r2, #0]

    // 调试输出（建议启用查看计算值）
    // printf("x=%.1f, y=%.1f, eff_dist=%.1f -> pan=%.1f, big=%.1f, small=%.1f\n",
    //        x, y, effective_distance, *pan_angle, *big_arm_angle, *small_arm_angle);
}
 8000c9c:	bf00      	nop
 8000c9e:	3744      	adds	r7, #68	@ 0x44
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd90      	pop	{r4, r7, pc}
 8000ca4:	42700000 	.word	0x42700000
 8000ca8:	41f00000 	.word	0x41f00000
 8000cac:	42b40000 	.word	0x42b40000
 8000cb0:	42f00000 	.word	0x42f00000
 8000cb4:	42a00000 	.word	0x42a00000
 8000cb8:	43200000 	.word	0x43200000
 8000cbc:	42c80000 	.word	0x42c80000
 8000cc0:	bf800000 	.word	0xbf800000
 8000cc4:	43340000 	.word	0x43340000
 8000cc8:	40490fdb 	.word	0x40490fdb
 8000ccc:	428c0000 	.word	0x428c0000
 8000cd0:	42dc0000 	.word	0x42dc0000

08000cd4 <Arm_MoveToPoint>:

// 机械臂移动（关键修改：大臂调用TIM1）
void Arm_MoveToPoint(float x, float y)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b088      	sub	sp, #32
 8000cd8:	af02      	add	r7, sp, #8
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	6039      	str	r1, [r7, #0]
    float pan_angle, big_arm_angle, small_arm_angle;
    InverseKinematics(x, y, &pan_angle, &big_arm_angle, &small_arm_angle);
 8000cde:	f107 0110 	add.w	r1, r7, #16
 8000ce2:	f107 0214 	add.w	r2, r7, #20
 8000ce6:	f107 030c 	add.w	r3, r7, #12
 8000cea:	9300      	str	r3, [sp, #0]
 8000cec:	460b      	mov	r3, r1
 8000cee:	6839      	ldr	r1, [r7, #0]
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f7ff fea9 	bl	8000a48 <InverseKinematics>

    Servo_SetAngle(&htim2, PAN_SERVO_CHANNEL, pan_angle, 0.0f);    // 云台-TIM2
 8000cf6:	697a      	ldr	r2, [r7, #20]
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	4810      	ldr	r0, [pc, #64]	@ (8000d40 <Arm_MoveToPoint+0x6c>)
 8000d00:	f7ff fde2 	bl	80008c8 <Servo_SetAngle>
    Delay_ms(600);
 8000d04:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000d08:	f000 f864 	bl	8000dd4 <Delay_ms>
    Servo_SetAngle(&htim1, BIG_ARM_SERVO_CHANNEL, big_arm_angle, 0.0f); // 大臂-TIM1 → 关键修改
 8000d0c:	693a      	ldr	r2, [r7, #16]
 8000d0e:	f04f 0300 	mov.w	r3, #0
 8000d12:	2100      	movs	r1, #0
 8000d14:	480b      	ldr	r0, [pc, #44]	@ (8000d44 <Arm_MoveToPoint+0x70>)
 8000d16:	f7ff fdd7 	bl	80008c8 <Servo_SetAngle>
    Delay_ms(1000);
 8000d1a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d1e:	f000 f859 	bl	8000dd4 <Delay_ms>
    Servo_SetAngle(&htim2, SMALL_ARM_SERVO_CHANNEL, small_arm_angle, big_arm_angle); // 小臂-TIM2
 8000d22:	68fa      	ldr	r2, [r7, #12]
 8000d24:	693b      	ldr	r3, [r7, #16]
 8000d26:	2108      	movs	r1, #8
 8000d28:	4805      	ldr	r0, [pc, #20]	@ (8000d40 <Arm_MoveToPoint+0x6c>)
 8000d2a:	f7ff fdcd 	bl	80008c8 <Servo_SetAngle>
    Delay_ms(1000);
 8000d2e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d32:	f000 f84f 	bl	8000dd4 <Delay_ms>
}
 8000d36:	bf00      	nop
 8000d38:	3718      	adds	r7, #24
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	200000c0 	.word	0x200000c0
 8000d44:	20000078 	.word	0x20000078

08000d48 <Arm_DrawSquare>:

void Arm_DrawSquare(void)
{
 8000d48:	b5b0      	push	{r4, r5, r7, lr}
 8000d4a:	b08c      	sub	sp, #48	@ 0x30
 8000d4c:	af00      	add	r7, sp, #0
    // 扩大正方形尺寸 - 使用更大的坐标范围
    float square_points[5][2] = {
 8000d4e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dcc <Arm_DrawSquare+0x84>)
 8000d50:	1d3c      	adds	r4, r7, #4
 8000d52:	461d      	mov	r5, r3
 8000d54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d5c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000d60:	e884 0003 	stmia.w	r4, {r0, r1}
        {-30.0f, 30.0f},   // 左上
        {-30.0f, -30.0f}   // 回到左下（闭合）
    };

    // 抬起笔的位置（更高的位置）
    Arm_MoveToPoint(0.0f, -40.0f);
 8000d64:	491a      	ldr	r1, [pc, #104]	@ (8000dd0 <Arm_DrawSquare+0x88>)
 8000d66:	f04f 0000 	mov.w	r0, #0
 8000d6a:	f7ff ffb3 	bl	8000cd4 <Arm_MoveToPoint>
    Delay_ms(2000);
 8000d6e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000d72:	f000 f82f 	bl	8000dd4 <Delay_ms>

    // 绘制正方形
    for (int i = 0; i < 5; i++) {
 8000d76:	2300      	movs	r3, #0
 8000d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d7a:	e016      	b.n	8000daa <Arm_DrawSquare+0x62>
        Arm_MoveToPoint(square_points[i][0], square_points[i][1]);
 8000d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d7e:	00db      	lsls	r3, r3, #3
 8000d80:	3330      	adds	r3, #48	@ 0x30
 8000d82:	443b      	add	r3, r7
 8000d84:	f853 2c2c 	ldr.w	r2, [r3, #-44]
 8000d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d8a:	00db      	lsls	r3, r3, #3
 8000d8c:	3330      	adds	r3, #48	@ 0x30
 8000d8e:	443b      	add	r3, r7
 8000d90:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8000d94:	4619      	mov	r1, r3
 8000d96:	4610      	mov	r0, r2
 8000d98:	f7ff ff9c 	bl	8000cd4 <Arm_MoveToPoint>
        Delay_ms(1500);
 8000d9c:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000da0:	f000 f818 	bl	8000dd4 <Delay_ms>
    for (int i = 0; i < 5; i++) {
 8000da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000da6:	3301      	adds	r3, #1
 8000da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dac:	2b04      	cmp	r3, #4
 8000dae:	dde5      	ble.n	8000d7c <Arm_DrawSquare+0x34>
    }

    // 回到初始位置
    Arm_MoveToPoint(0.0f, -40.0f);
 8000db0:	4907      	ldr	r1, [pc, #28]	@ (8000dd0 <Arm_DrawSquare+0x88>)
 8000db2:	f04f 0000 	mov.w	r0, #0
 8000db6:	f7ff ff8d 	bl	8000cd4 <Arm_MoveToPoint>
    Delay_ms(1000);
 8000dba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000dbe:	f000 f809 	bl	8000dd4 <Delay_ms>
}
 8000dc2:	bf00      	nop
 8000dc4:	3730      	adds	r7, #48	@ 0x30
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bdb0      	pop	{r4, r5, r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	08003c10 	.word	0x08003c10
 8000dd0:	c2200000 	.word	0xc2200000

08000dd4 <Delay_ms>:

// 延时函数（保持不变）
void Delay_ms(uint32_t ms)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 8000ddc:	6878      	ldr	r0, [r7, #4]
 8000dde:	f000 fa67 	bl	80012b0 <HAL_Delay>
}
 8000de2:	bf00      	nop
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
	...

08000dec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000df2:	4b15      	ldr	r3, [pc, #84]	@ (8000e48 <HAL_MspInit+0x5c>)
 8000df4:	699b      	ldr	r3, [r3, #24]
 8000df6:	4a14      	ldr	r2, [pc, #80]	@ (8000e48 <HAL_MspInit+0x5c>)
 8000df8:	f043 0301 	orr.w	r3, r3, #1
 8000dfc:	6193      	str	r3, [r2, #24]
 8000dfe:	4b12      	ldr	r3, [pc, #72]	@ (8000e48 <HAL_MspInit+0x5c>)
 8000e00:	699b      	ldr	r3, [r3, #24]
 8000e02:	f003 0301 	and.w	r3, r3, #1
 8000e06:	60bb      	str	r3, [r7, #8]
 8000e08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e48 <HAL_MspInit+0x5c>)
 8000e0c:	69db      	ldr	r3, [r3, #28]
 8000e0e:	4a0e      	ldr	r2, [pc, #56]	@ (8000e48 <HAL_MspInit+0x5c>)
 8000e10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e14:	61d3      	str	r3, [r2, #28]
 8000e16:	4b0c      	ldr	r3, [pc, #48]	@ (8000e48 <HAL_MspInit+0x5c>)
 8000e18:	69db      	ldr	r3, [r3, #28]
 8000e1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e1e:	607b      	str	r3, [r7, #4]
 8000e20:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e22:	4b0a      	ldr	r3, [pc, #40]	@ (8000e4c <HAL_MspInit+0x60>)
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	4a04      	ldr	r2, [pc, #16]	@ (8000e4c <HAL_MspInit+0x60>)
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e3e:	bf00      	nop
 8000e40:	3714      	adds	r7, #20
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc80      	pop	{r7}
 8000e46:	4770      	bx	lr
 8000e48:	40021000 	.word	0x40021000
 8000e4c:	40010000 	.word	0x40010000

08000e50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <NMI_Handler+0x4>

08000e58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <HardFault_Handler+0x4>

08000e60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e64:	bf00      	nop
 8000e66:	e7fd      	b.n	8000e64 <MemManage_Handler+0x4>

08000e68 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e6c:	bf00      	nop
 8000e6e:	e7fd      	b.n	8000e6c <BusFault_Handler+0x4>

08000e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <UsageFault_Handler+0x4>

08000e78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bc80      	pop	{r7}
 8000e82:	4770      	bx	lr

08000e84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e88:	bf00      	nop
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bc80      	pop	{r7}
 8000e8e:	4770      	bx	lr

08000e90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e94:	bf00      	nop
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bc80      	pop	{r7}
 8000e9a:	4770      	bx	lr

08000e9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ea0:	f000 f9ea 	bl	8001278 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ea4:	bf00      	nop
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eac:	bf00      	nop
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bc80      	pop	{r7}
 8000eb2:	4770      	bx	lr

08000eb4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function（关键修改：从OC模式改为PWM1模式）*/
void MX_TIM1_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b092      	sub	sp, #72	@ 0x48
 8000eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eba:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ec4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
 8000ed2:	611a      	str	r2, [r3, #16]
 8000ed4:	615a      	str	r2, [r3, #20]
 8000ed6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ed8:	1d3b      	adds	r3, r7, #4
 8000eda:	2220      	movs	r2, #32
 8000edc:	2100      	movs	r1, #0
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f001 fccd 	bl	800287e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ee4:	4b33      	ldr	r3, [pc, #204]	@ (8000fb4 <MX_TIM1_Init+0x100>)
 8000ee6:	4a34      	ldr	r2, [pc, #208]	@ (8000fb8 <MX_TIM1_Init+0x104>)
 8000ee8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;       // 72MHz/(71+1)=1MHz（与TIM2一致，确保50Hz）
 8000eea:	4b32      	ldr	r3, [pc, #200]	@ (8000fb4 <MX_TIM1_Init+0x100>)
 8000eec:	2247      	movs	r2, #71	@ 0x47
 8000eee:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ef0:	4b30      	ldr	r3, [pc, #192]	@ (8000fb4 <MX_TIM1_Init+0x100>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;       // 1MHz/(19999+1)=50Hz（舵机标准频率）
 8000ef6:	4b2f      	ldr	r3, [pc, #188]	@ (8000fb4 <MX_TIM1_Init+0x100>)
 8000ef8:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000efc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000efe:	4b2d      	ldr	r3, [pc, #180]	@ (8000fb4 <MX_TIM1_Init+0x100>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f04:	4b2b      	ldr	r3, [pc, #172]	@ (8000fb4 <MX_TIM1_Init+0x100>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000fb4 <MX_TIM1_Init+0x100>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) // 关键修改：从HAL_TIM_OC_Init改为HAL_TIM_PWM_Init
 8000f10:	4828      	ldr	r0, [pc, #160]	@ (8000fb4 <MX_TIM1_Init+0x100>)
 8000f12:	f001 f837 	bl	8001f84 <HAL_TIM_PWM_Init>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8000f1c:	f7ff fca5 	bl	800086a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f20:	2300      	movs	r3, #0
 8000f22:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f24:	2300      	movs	r3, #0
 8000f26:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f28:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4821      	ldr	r0, [pc, #132]	@ (8000fb4 <MX_TIM1_Init+0x100>)
 8000f30:	f001 fbf6 	bl	8002720 <HAL_TIMEx_MasterConfigSynchronization>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8000f3a:	f7ff fc96 	bl	800086a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1; // 关键修改：从TIM_OCMODE_TIMING改为PWM1
 8000f3e:	2360      	movs	r3, #96	@ 0x60
 8000f40:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 1500;             // 初始90°（中间位置，原500改为1500）
 8000f42:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000f46:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f50:	2300      	movs	r3, #0
 8000f52:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f54:	2300      	movs	r3, #0
 8000f56:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) // 关键修改：从HAL_TIM_OC_ConfigChannel改为PWM
 8000f5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f60:	2200      	movs	r2, #0
 8000f62:	4619      	mov	r1, r3
 8000f64:	4813      	ldr	r0, [pc, #76]	@ (8000fb4 <MX_TIM1_Init+0x100>)
 8000f66:	f001 f8ff 	bl	8002168 <HAL_TIM_PWM_ConfigChannel>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8000f70:	f7ff fc7b 	bl	800086a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f74:	2300      	movs	r3, #0
 8000f76:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f8c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	4619      	mov	r1, r3
 8000f96:	4807      	ldr	r0, [pc, #28]	@ (8000fb4 <MX_TIM1_Init+0x100>)
 8000f98:	f001 fc20 	bl	80027dc <HAL_TIMEx_ConfigBreakDeadTime>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 8000fa2:	f7ff fc62 	bl	800086a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000fa6:	4803      	ldr	r0, [pc, #12]	@ (8000fb4 <MX_TIM1_Init+0x100>)
 8000fa8:	f000 f8a8 	bl	80010fc <HAL_TIM_MspPostInit>

}
 8000fac:	bf00      	nop
 8000fae:	3748      	adds	r7, #72	@ 0x48
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20000078 	.word	0x20000078
 8000fb8:	40012c00 	.word	0x40012c00

08000fbc <MX_TIM2_Init>:

/* TIM2 init function（保持不变）*/
void MX_TIM2_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08a      	sub	sp, #40	@ 0x28
 8000fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fc2:	f107 0320 	add.w	r3, r7, #32
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fcc:	1d3b      	adds	r3, r7, #4
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	609a      	str	r2, [r3, #8]
 8000fd6:	60da      	str	r2, [r3, #12]
 8000fd8:	611a      	str	r2, [r3, #16]
 8000fda:	615a      	str	r2, [r3, #20]
 8000fdc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fde:	4b2e      	ldr	r3, [pc, #184]	@ (8001098 <MX_TIM2_Init+0xdc>)
 8000fe0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fe4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000fe6:	4b2c      	ldr	r3, [pc, #176]	@ (8001098 <MX_TIM2_Init+0xdc>)
 8000fe8:	2247      	movs	r2, #71	@ 0x47
 8000fea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fec:	4b2a      	ldr	r3, [pc, #168]	@ (8001098 <MX_TIM2_Init+0xdc>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8000ff2:	4b29      	ldr	r3, [pc, #164]	@ (8001098 <MX_TIM2_Init+0xdc>)
 8000ff4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000ff8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ffa:	4b27      	ldr	r3, [pc, #156]	@ (8001098 <MX_TIM2_Init+0xdc>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001000:	4b25      	ldr	r3, [pc, #148]	@ (8001098 <MX_TIM2_Init+0xdc>)
 8001002:	2200      	movs	r2, #0
 8001004:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001006:	4824      	ldr	r0, [pc, #144]	@ (8001098 <MX_TIM2_Init+0xdc>)
 8001008:	f000 ffbc 	bl	8001f84 <HAL_TIM_PWM_Init>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001012:	f7ff fc2a 	bl	800086a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001016:	2300      	movs	r3, #0
 8001018:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800101a:	2300      	movs	r3, #0
 800101c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800101e:	f107 0320 	add.w	r3, r7, #32
 8001022:	4619      	mov	r1, r3
 8001024:	481c      	ldr	r0, [pc, #112]	@ (8001098 <MX_TIM2_Init+0xdc>)
 8001026:	f001 fb7b 	bl	8002720 <HAL_TIMEx_MasterConfigSynchronization>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001030:	f7ff fc1b 	bl	800086a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001034:	2360      	movs	r3, #96	@ 0x60
 8001036:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500; // 初始90°（原500改为1500，与其他舵机一致）
 8001038:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800103c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800103e:	2300      	movs	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2200      	movs	r2, #0
 800104a:	4619      	mov	r1, r3
 800104c:	4812      	ldr	r0, [pc, #72]	@ (8001098 <MX_TIM2_Init+0xdc>)
 800104e:	f001 f88b 	bl	8002168 <HAL_TIM_PWM_ConfigChannel>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001058:	f7ff fc07 	bl	800086a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800105c:	1d3b      	adds	r3, r7, #4
 800105e:	2204      	movs	r2, #4
 8001060:	4619      	mov	r1, r3
 8001062:	480d      	ldr	r0, [pc, #52]	@ (8001098 <MX_TIM2_Init+0xdc>)
 8001064:	f001 f880 	bl	8002168 <HAL_TIM_PWM_ConfigChannel>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 800106e:	f7ff fbfc 	bl	800086a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001072:	1d3b      	adds	r3, r7, #4
 8001074:	2208      	movs	r2, #8
 8001076:	4619      	mov	r1, r3
 8001078:	4807      	ldr	r0, [pc, #28]	@ (8001098 <MX_TIM2_Init+0xdc>)
 800107a:	f001 f875 	bl	8002168 <HAL_TIM_PWM_ConfigChannel>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8001084:	f7ff fbf1 	bl	800086a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001088:	4803      	ldr	r0, [pc, #12]	@ (8001098 <MX_TIM2_Init+0xdc>)
 800108a:	f000 f837 	bl	80010fc <HAL_TIM_MspPostInit>

}
 800108e:	bf00      	nop
 8001090:	3728      	adds	r7, #40	@ 0x28
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	200000c0 	.word	0x200000c0

0800109c <HAL_TIM_PWM_MspInit>:
    __HAL_RCC_TIM1_CLK_ENABLE();
  }
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800109c:	b480      	push	{r7}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  if(tim_pwmHandle->Instance==TIM2)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010ac:	d10c      	bne.n	80010c8 <HAL_TIM_PWM_MspInit+0x2c>
  {
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010ae:	4b11      	ldr	r3, [pc, #68]	@ (80010f4 <HAL_TIM_PWM_MspInit+0x58>)
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	4a10      	ldr	r2, [pc, #64]	@ (80010f4 <HAL_TIM_PWM_MspInit+0x58>)
 80010b4:	f043 0301 	orr.w	r3, r3, #1
 80010b8:	61d3      	str	r3, [r2, #28]
 80010ba:	4b0e      	ldr	r3, [pc, #56]	@ (80010f4 <HAL_TIM_PWM_MspInit+0x58>)
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	f003 0301 	and.w	r3, r3, #1
 80010c2:	60fb      	str	r3, [r7, #12]
 80010c4:	68fb      	ldr	r3, [r7, #12]
  }
  else if(tim_pwmHandle->Instance==TIM1) // 新增：TIM1的PWM时钟使能
  {
    __HAL_RCC_TIM1_CLK_ENABLE();
  }
}
 80010c6:	e010      	b.n	80010ea <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM1) // 新增：TIM1的PWM时钟使能
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a0a      	ldr	r2, [pc, #40]	@ (80010f8 <HAL_TIM_PWM_MspInit+0x5c>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d10b      	bne.n	80010ea <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010d2:	4b08      	ldr	r3, [pc, #32]	@ (80010f4 <HAL_TIM_PWM_MspInit+0x58>)
 80010d4:	699b      	ldr	r3, [r3, #24]
 80010d6:	4a07      	ldr	r2, [pc, #28]	@ (80010f4 <HAL_TIM_PWM_MspInit+0x58>)
 80010d8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010dc:	6193      	str	r3, [r2, #24]
 80010de:	4b05      	ldr	r3, [pc, #20]	@ (80010f4 <HAL_TIM_PWM_MspInit+0x58>)
 80010e0:	699b      	ldr	r3, [r3, #24]
 80010e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80010e6:	60bb      	str	r3, [r7, #8]
 80010e8:	68bb      	ldr	r3, [r7, #8]
}
 80010ea:	bf00      	nop
 80010ec:	3714      	adds	r7, #20
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc80      	pop	{r7}
 80010f2:	4770      	bx	lr
 80010f4:	40021000 	.word	0x40021000
 80010f8:	40012c00 	.word	0x40012c00

080010fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b088      	sub	sp, #32
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001104:	f107 0310 	add.w	r3, r7, #16
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a1f      	ldr	r2, [pc, #124]	@ (8001194 <HAL_TIM_MspPostInit+0x98>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d119      	bne.n	8001150 <HAL_TIM_MspPostInit+0x54>
  {
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800111c:	4b1e      	ldr	r3, [pc, #120]	@ (8001198 <HAL_TIM_MspPostInit+0x9c>)
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	4a1d      	ldr	r2, [pc, #116]	@ (8001198 <HAL_TIM_MspPostInit+0x9c>)
 8001122:	f043 0304 	orr.w	r3, r3, #4
 8001126:	6193      	str	r3, [r2, #24]
 8001128:	4b1b      	ldr	r3, [pc, #108]	@ (8001198 <HAL_TIM_MspPostInit+0x9c>)
 800112a:	699b      	ldr	r3, [r3, #24]
 800112c:	f003 0304 	and.w	r3, r3, #4
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001134:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001138:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113a:	2302      	movs	r3, #2
 800113c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113e:	2302      	movs	r3, #2
 8001140:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001142:	f107 0310 	add.w	r3, r7, #16
 8001146:	4619      	mov	r1, r3
 8001148:	4814      	ldr	r0, [pc, #80]	@ (800119c <HAL_TIM_MspPostInit+0xa0>)
 800114a:	f000 f9b9 	bl	80014c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  }
}
 800114e:	e01c      	b.n	800118a <HAL_TIM_MspPostInit+0x8e>
  else if(timHandle->Instance==TIM2)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001158:	d117      	bne.n	800118a <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800115a:	4b0f      	ldr	r3, [pc, #60]	@ (8001198 <HAL_TIM_MspPostInit+0x9c>)
 800115c:	699b      	ldr	r3, [r3, #24]
 800115e:	4a0e      	ldr	r2, [pc, #56]	@ (8001198 <HAL_TIM_MspPostInit+0x9c>)
 8001160:	f043 0304 	orr.w	r3, r3, #4
 8001164:	6193      	str	r3, [r2, #24]
 8001166:	4b0c      	ldr	r3, [pc, #48]	@ (8001198 <HAL_TIM_MspPostInit+0x9c>)
 8001168:	699b      	ldr	r3, [r3, #24]
 800116a:	f003 0304 	and.w	r3, r3, #4
 800116e:	60bb      	str	r3, [r7, #8]
 8001170:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001172:	2307      	movs	r3, #7
 8001174:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001176:	2302      	movs	r3, #2
 8001178:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2302      	movs	r3, #2
 800117c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117e:	f107 0310 	add.w	r3, r7, #16
 8001182:	4619      	mov	r1, r3
 8001184:	4805      	ldr	r0, [pc, #20]	@ (800119c <HAL_TIM_MspPostInit+0xa0>)
 8001186:	f000 f99b 	bl	80014c0 <HAL_GPIO_Init>
}
 800118a:	bf00      	nop
 800118c:	3720      	adds	r7, #32
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40012c00 	.word	0x40012c00
 8001198:	40021000 	.word	0x40021000
 800119c:	40010800 	.word	0x40010800

080011a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011a0:	f7ff fe82 	bl	8000ea8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011a4:	480b      	ldr	r0, [pc, #44]	@ (80011d4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80011a6:	490c      	ldr	r1, [pc, #48]	@ (80011d8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80011a8:	4a0c      	ldr	r2, [pc, #48]	@ (80011dc <LoopFillZerobss+0x16>)
  movs r3, #0
 80011aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011ac:	e002      	b.n	80011b4 <LoopCopyDataInit>

080011ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011b2:	3304      	adds	r3, #4

080011b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011b8:	d3f9      	bcc.n	80011ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ba:	4a09      	ldr	r2, [pc, #36]	@ (80011e0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80011bc:	4c09      	ldr	r4, [pc, #36]	@ (80011e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011c0:	e001      	b.n	80011c6 <LoopFillZerobss>

080011c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011c4:	3204      	adds	r2, #4

080011c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011c8:	d3fb      	bcc.n	80011c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011ca:	f001 fb67 	bl	800289c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011ce:	f7ff faed 	bl	80007ac <main>
  bx lr
 80011d2:	4770      	bx	lr
  ldr r0, =_sdata
 80011d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011d8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80011dc:	08004074 	.word	0x08004074
  ldr r2, =_sbss
 80011e0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80011e4:	20000244 	.word	0x20000244

080011e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011e8:	e7fe      	b.n	80011e8 <ADC1_2_IRQHandler>
	...

080011ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011f0:	4b08      	ldr	r3, [pc, #32]	@ (8001214 <HAL_Init+0x28>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a07      	ldr	r2, [pc, #28]	@ (8001214 <HAL_Init+0x28>)
 80011f6:	f043 0310 	orr.w	r3, r3, #16
 80011fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011fc:	2003      	movs	r0, #3
 80011fe:	f000 f92b 	bl	8001458 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001202:	200f      	movs	r0, #15
 8001204:	f000 f808 	bl	8001218 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001208:	f7ff fdf0 	bl	8000dec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800120c:	2300      	movs	r3, #0
}
 800120e:	4618      	mov	r0, r3
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40022000 	.word	0x40022000

08001218 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001220:	4b12      	ldr	r3, [pc, #72]	@ (800126c <HAL_InitTick+0x54>)
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	4b12      	ldr	r3, [pc, #72]	@ (8001270 <HAL_InitTick+0x58>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800122e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001232:	fbb2 f3f3 	udiv	r3, r2, r3
 8001236:	4618      	mov	r0, r3
 8001238:	f000 f935 	bl	80014a6 <HAL_SYSTICK_Config>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e00e      	b.n	8001264 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2b0f      	cmp	r3, #15
 800124a:	d80a      	bhi.n	8001262 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800124c:	2200      	movs	r2, #0
 800124e:	6879      	ldr	r1, [r7, #4]
 8001250:	f04f 30ff 	mov.w	r0, #4294967295
 8001254:	f000 f90b 	bl	800146e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001258:	4a06      	ldr	r2, [pc, #24]	@ (8001274 <HAL_InitTick+0x5c>)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800125e:	2300      	movs	r3, #0
 8001260:	e000      	b.n	8001264 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
}
 8001264:	4618      	mov	r0, r3
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000000 	.word	0x20000000
 8001270:	20000008 	.word	0x20000008
 8001274:	20000004 	.word	0x20000004

08001278 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800127c:	4b05      	ldr	r3, [pc, #20]	@ (8001294 <HAL_IncTick+0x1c>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	461a      	mov	r2, r3
 8001282:	4b05      	ldr	r3, [pc, #20]	@ (8001298 <HAL_IncTick+0x20>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4413      	add	r3, r2
 8001288:	4a03      	ldr	r2, [pc, #12]	@ (8001298 <HAL_IncTick+0x20>)
 800128a:	6013      	str	r3, [r2, #0]
}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr
 8001294:	20000008 	.word	0x20000008
 8001298:	20000108 	.word	0x20000108

0800129c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  return uwTick;
 80012a0:	4b02      	ldr	r3, [pc, #8]	@ (80012ac <HAL_GetTick+0x10>)
 80012a2:	681b      	ldr	r3, [r3, #0]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr
 80012ac:	20000108 	.word	0x20000108

080012b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012b8:	f7ff fff0 	bl	800129c <HAL_GetTick>
 80012bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012c8:	d005      	beq.n	80012d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012ca:	4b0a      	ldr	r3, [pc, #40]	@ (80012f4 <HAL_Delay+0x44>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	461a      	mov	r2, r3
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	4413      	add	r3, r2
 80012d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012d6:	bf00      	nop
 80012d8:	f7ff ffe0 	bl	800129c <HAL_GetTick>
 80012dc:	4602      	mov	r2, r0
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	68fa      	ldr	r2, [r7, #12]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d8f7      	bhi.n	80012d8 <HAL_Delay+0x28>
  {
  }
}
 80012e8:	bf00      	nop
 80012ea:	bf00      	nop
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	20000008 	.word	0x20000008

080012f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f003 0307 	and.w	r3, r3, #7
 8001306:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001308:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <__NVIC_SetPriorityGrouping+0x44>)
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800130e:	68ba      	ldr	r2, [r7, #8]
 8001310:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001314:	4013      	ands	r3, r2
 8001316:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001320:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001324:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001328:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800132a:	4a04      	ldr	r2, [pc, #16]	@ (800133c <__NVIC_SetPriorityGrouping+0x44>)
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	60d3      	str	r3, [r2, #12]
}
 8001330:	bf00      	nop
 8001332:	3714      	adds	r7, #20
 8001334:	46bd      	mov	sp, r7
 8001336:	bc80      	pop	{r7}
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	e000ed00 	.word	0xe000ed00

08001340 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001344:	4b04      	ldr	r3, [pc, #16]	@ (8001358 <__NVIC_GetPriorityGrouping+0x18>)
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	0a1b      	lsrs	r3, r3, #8
 800134a:	f003 0307 	and.w	r3, r3, #7
}
 800134e:	4618      	mov	r0, r3
 8001350:	46bd      	mov	sp, r7
 8001352:	bc80      	pop	{r7}
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	e000ed00 	.word	0xe000ed00

0800135c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	6039      	str	r1, [r7, #0]
 8001366:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136c:	2b00      	cmp	r3, #0
 800136e:	db0a      	blt.n	8001386 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	b2da      	uxtb	r2, r3
 8001374:	490c      	ldr	r1, [pc, #48]	@ (80013a8 <__NVIC_SetPriority+0x4c>)
 8001376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137a:	0112      	lsls	r2, r2, #4
 800137c:	b2d2      	uxtb	r2, r2
 800137e:	440b      	add	r3, r1
 8001380:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001384:	e00a      	b.n	800139c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	b2da      	uxtb	r2, r3
 800138a:	4908      	ldr	r1, [pc, #32]	@ (80013ac <__NVIC_SetPriority+0x50>)
 800138c:	79fb      	ldrb	r3, [r7, #7]
 800138e:	f003 030f 	and.w	r3, r3, #15
 8001392:	3b04      	subs	r3, #4
 8001394:	0112      	lsls	r2, r2, #4
 8001396:	b2d2      	uxtb	r2, r2
 8001398:	440b      	add	r3, r1
 800139a:	761a      	strb	r2, [r3, #24]
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bc80      	pop	{r7}
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	e000e100 	.word	0xe000e100
 80013ac:	e000ed00 	.word	0xe000ed00

080013b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b089      	sub	sp, #36	@ 0x24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	f1c3 0307 	rsb	r3, r3, #7
 80013ca:	2b04      	cmp	r3, #4
 80013cc:	bf28      	it	cs
 80013ce:	2304      	movcs	r3, #4
 80013d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	3304      	adds	r3, #4
 80013d6:	2b06      	cmp	r3, #6
 80013d8:	d902      	bls.n	80013e0 <NVIC_EncodePriority+0x30>
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	3b03      	subs	r3, #3
 80013de:	e000      	b.n	80013e2 <NVIC_EncodePriority+0x32>
 80013e0:	2300      	movs	r3, #0
 80013e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e4:	f04f 32ff 	mov.w	r2, #4294967295
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	43da      	mvns	r2, r3
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	401a      	ands	r2, r3
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013f8:	f04f 31ff 	mov.w	r1, #4294967295
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001402:	43d9      	mvns	r1, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001408:	4313      	orrs	r3, r2
         );
}
 800140a:	4618      	mov	r0, r3
 800140c:	3724      	adds	r7, #36	@ 0x24
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr

08001414 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	3b01      	subs	r3, #1
 8001420:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001424:	d301      	bcc.n	800142a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001426:	2301      	movs	r3, #1
 8001428:	e00f      	b.n	800144a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800142a:	4a0a      	ldr	r2, [pc, #40]	@ (8001454 <SysTick_Config+0x40>)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	3b01      	subs	r3, #1
 8001430:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001432:	210f      	movs	r1, #15
 8001434:	f04f 30ff 	mov.w	r0, #4294967295
 8001438:	f7ff ff90 	bl	800135c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800143c:	4b05      	ldr	r3, [pc, #20]	@ (8001454 <SysTick_Config+0x40>)
 800143e:	2200      	movs	r2, #0
 8001440:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001442:	4b04      	ldr	r3, [pc, #16]	@ (8001454 <SysTick_Config+0x40>)
 8001444:	2207      	movs	r2, #7
 8001446:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001448:	2300      	movs	r3, #0
}
 800144a:	4618      	mov	r0, r3
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	e000e010 	.word	0xe000e010

08001458 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff ff49 	bl	80012f8 <__NVIC_SetPriorityGrouping>
}
 8001466:	bf00      	nop
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}

0800146e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800146e:	b580      	push	{r7, lr}
 8001470:	b086      	sub	sp, #24
 8001472:	af00      	add	r7, sp, #0
 8001474:	4603      	mov	r3, r0
 8001476:	60b9      	str	r1, [r7, #8]
 8001478:	607a      	str	r2, [r7, #4]
 800147a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001480:	f7ff ff5e 	bl	8001340 <__NVIC_GetPriorityGrouping>
 8001484:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	68b9      	ldr	r1, [r7, #8]
 800148a:	6978      	ldr	r0, [r7, #20]
 800148c:	f7ff ff90 	bl	80013b0 <NVIC_EncodePriority>
 8001490:	4602      	mov	r2, r0
 8001492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001496:	4611      	mov	r1, r2
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff ff5f 	bl	800135c <__NVIC_SetPriority>
}
 800149e:	bf00      	nop
 80014a0:	3718      	adds	r7, #24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b082      	sub	sp, #8
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff ffb0 	bl	8001414 <SysTick_Config>
 80014b4:	4603      	mov	r3, r0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
	...

080014c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b08b      	sub	sp, #44	@ 0x2c
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014ca:	2300      	movs	r3, #0
 80014cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80014ce:	2300      	movs	r3, #0
 80014d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014d2:	e169      	b.n	80017a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80014d4:	2201      	movs	r2, #1
 80014d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	69fa      	ldr	r2, [r7, #28]
 80014e4:	4013      	ands	r3, r2
 80014e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	f040 8158 	bne.w	80017a2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	4a9a      	ldr	r2, [pc, #616]	@ (8001760 <HAL_GPIO_Init+0x2a0>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d05e      	beq.n	80015ba <HAL_GPIO_Init+0xfa>
 80014fc:	4a98      	ldr	r2, [pc, #608]	@ (8001760 <HAL_GPIO_Init+0x2a0>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d875      	bhi.n	80015ee <HAL_GPIO_Init+0x12e>
 8001502:	4a98      	ldr	r2, [pc, #608]	@ (8001764 <HAL_GPIO_Init+0x2a4>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d058      	beq.n	80015ba <HAL_GPIO_Init+0xfa>
 8001508:	4a96      	ldr	r2, [pc, #600]	@ (8001764 <HAL_GPIO_Init+0x2a4>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d86f      	bhi.n	80015ee <HAL_GPIO_Init+0x12e>
 800150e:	4a96      	ldr	r2, [pc, #600]	@ (8001768 <HAL_GPIO_Init+0x2a8>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d052      	beq.n	80015ba <HAL_GPIO_Init+0xfa>
 8001514:	4a94      	ldr	r2, [pc, #592]	@ (8001768 <HAL_GPIO_Init+0x2a8>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d869      	bhi.n	80015ee <HAL_GPIO_Init+0x12e>
 800151a:	4a94      	ldr	r2, [pc, #592]	@ (800176c <HAL_GPIO_Init+0x2ac>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d04c      	beq.n	80015ba <HAL_GPIO_Init+0xfa>
 8001520:	4a92      	ldr	r2, [pc, #584]	@ (800176c <HAL_GPIO_Init+0x2ac>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d863      	bhi.n	80015ee <HAL_GPIO_Init+0x12e>
 8001526:	4a92      	ldr	r2, [pc, #584]	@ (8001770 <HAL_GPIO_Init+0x2b0>)
 8001528:	4293      	cmp	r3, r2
 800152a:	d046      	beq.n	80015ba <HAL_GPIO_Init+0xfa>
 800152c:	4a90      	ldr	r2, [pc, #576]	@ (8001770 <HAL_GPIO_Init+0x2b0>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d85d      	bhi.n	80015ee <HAL_GPIO_Init+0x12e>
 8001532:	2b12      	cmp	r3, #18
 8001534:	d82a      	bhi.n	800158c <HAL_GPIO_Init+0xcc>
 8001536:	2b12      	cmp	r3, #18
 8001538:	d859      	bhi.n	80015ee <HAL_GPIO_Init+0x12e>
 800153a:	a201      	add	r2, pc, #4	@ (adr r2, 8001540 <HAL_GPIO_Init+0x80>)
 800153c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001540:	080015bb 	.word	0x080015bb
 8001544:	08001595 	.word	0x08001595
 8001548:	080015a7 	.word	0x080015a7
 800154c:	080015e9 	.word	0x080015e9
 8001550:	080015ef 	.word	0x080015ef
 8001554:	080015ef 	.word	0x080015ef
 8001558:	080015ef 	.word	0x080015ef
 800155c:	080015ef 	.word	0x080015ef
 8001560:	080015ef 	.word	0x080015ef
 8001564:	080015ef 	.word	0x080015ef
 8001568:	080015ef 	.word	0x080015ef
 800156c:	080015ef 	.word	0x080015ef
 8001570:	080015ef 	.word	0x080015ef
 8001574:	080015ef 	.word	0x080015ef
 8001578:	080015ef 	.word	0x080015ef
 800157c:	080015ef 	.word	0x080015ef
 8001580:	080015ef 	.word	0x080015ef
 8001584:	0800159d 	.word	0x0800159d
 8001588:	080015b1 	.word	0x080015b1
 800158c:	4a79      	ldr	r2, [pc, #484]	@ (8001774 <HAL_GPIO_Init+0x2b4>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d013      	beq.n	80015ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001592:	e02c      	b.n	80015ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	623b      	str	r3, [r7, #32]
          break;
 800159a:	e029      	b.n	80015f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	3304      	adds	r3, #4
 80015a2:	623b      	str	r3, [r7, #32]
          break;
 80015a4:	e024      	b.n	80015f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	68db      	ldr	r3, [r3, #12]
 80015aa:	3308      	adds	r3, #8
 80015ac:	623b      	str	r3, [r7, #32]
          break;
 80015ae:	e01f      	b.n	80015f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	330c      	adds	r3, #12
 80015b6:	623b      	str	r3, [r7, #32]
          break;
 80015b8:	e01a      	b.n	80015f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d102      	bne.n	80015c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80015c2:	2304      	movs	r3, #4
 80015c4:	623b      	str	r3, [r7, #32]
          break;
 80015c6:	e013      	b.n	80015f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d105      	bne.n	80015dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015d0:	2308      	movs	r3, #8
 80015d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	69fa      	ldr	r2, [r7, #28]
 80015d8:	611a      	str	r2, [r3, #16]
          break;
 80015da:	e009      	b.n	80015f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80015dc:	2308      	movs	r3, #8
 80015de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	69fa      	ldr	r2, [r7, #28]
 80015e4:	615a      	str	r2, [r3, #20]
          break;
 80015e6:	e003      	b.n	80015f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80015e8:	2300      	movs	r3, #0
 80015ea:	623b      	str	r3, [r7, #32]
          break;
 80015ec:	e000      	b.n	80015f0 <HAL_GPIO_Init+0x130>
          break;
 80015ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	2bff      	cmp	r3, #255	@ 0xff
 80015f4:	d801      	bhi.n	80015fa <HAL_GPIO_Init+0x13a>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	e001      	b.n	80015fe <HAL_GPIO_Init+0x13e>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	3304      	adds	r3, #4
 80015fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	2bff      	cmp	r3, #255	@ 0xff
 8001604:	d802      	bhi.n	800160c <HAL_GPIO_Init+0x14c>
 8001606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	e002      	b.n	8001612 <HAL_GPIO_Init+0x152>
 800160c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160e:	3b08      	subs	r3, #8
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	210f      	movs	r1, #15
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	fa01 f303 	lsl.w	r3, r1, r3
 8001620:	43db      	mvns	r3, r3
 8001622:	401a      	ands	r2, r3
 8001624:	6a39      	ldr	r1, [r7, #32]
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	fa01 f303 	lsl.w	r3, r1, r3
 800162c:	431a      	orrs	r2, r3
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800163a:	2b00      	cmp	r3, #0
 800163c:	f000 80b1 	beq.w	80017a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001640:	4b4d      	ldr	r3, [pc, #308]	@ (8001778 <HAL_GPIO_Init+0x2b8>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	4a4c      	ldr	r2, [pc, #304]	@ (8001778 <HAL_GPIO_Init+0x2b8>)
 8001646:	f043 0301 	orr.w	r3, r3, #1
 800164a:	6193      	str	r3, [r2, #24]
 800164c:	4b4a      	ldr	r3, [pc, #296]	@ (8001778 <HAL_GPIO_Init+0x2b8>)
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	f003 0301 	and.w	r3, r3, #1
 8001654:	60bb      	str	r3, [r7, #8]
 8001656:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001658:	4a48      	ldr	r2, [pc, #288]	@ (800177c <HAL_GPIO_Init+0x2bc>)
 800165a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165c:	089b      	lsrs	r3, r3, #2
 800165e:	3302      	adds	r3, #2
 8001660:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001664:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001668:	f003 0303 	and.w	r3, r3, #3
 800166c:	009b      	lsls	r3, r3, #2
 800166e:	220f      	movs	r2, #15
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	43db      	mvns	r3, r3
 8001676:	68fa      	ldr	r2, [r7, #12]
 8001678:	4013      	ands	r3, r2
 800167a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	4a40      	ldr	r2, [pc, #256]	@ (8001780 <HAL_GPIO_Init+0x2c0>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d013      	beq.n	80016ac <HAL_GPIO_Init+0x1ec>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	4a3f      	ldr	r2, [pc, #252]	@ (8001784 <HAL_GPIO_Init+0x2c4>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d00d      	beq.n	80016a8 <HAL_GPIO_Init+0x1e8>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	4a3e      	ldr	r2, [pc, #248]	@ (8001788 <HAL_GPIO_Init+0x2c8>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d007      	beq.n	80016a4 <HAL_GPIO_Init+0x1e4>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	4a3d      	ldr	r2, [pc, #244]	@ (800178c <HAL_GPIO_Init+0x2cc>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d101      	bne.n	80016a0 <HAL_GPIO_Init+0x1e0>
 800169c:	2303      	movs	r3, #3
 800169e:	e006      	b.n	80016ae <HAL_GPIO_Init+0x1ee>
 80016a0:	2304      	movs	r3, #4
 80016a2:	e004      	b.n	80016ae <HAL_GPIO_Init+0x1ee>
 80016a4:	2302      	movs	r3, #2
 80016a6:	e002      	b.n	80016ae <HAL_GPIO_Init+0x1ee>
 80016a8:	2301      	movs	r3, #1
 80016aa:	e000      	b.n	80016ae <HAL_GPIO_Init+0x1ee>
 80016ac:	2300      	movs	r3, #0
 80016ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016b0:	f002 0203 	and.w	r2, r2, #3
 80016b4:	0092      	lsls	r2, r2, #2
 80016b6:	4093      	lsls	r3, r2
 80016b8:	68fa      	ldr	r2, [r7, #12]
 80016ba:	4313      	orrs	r3, r2
 80016bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80016be:	492f      	ldr	r1, [pc, #188]	@ (800177c <HAL_GPIO_Init+0x2bc>)
 80016c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c2:	089b      	lsrs	r3, r3, #2
 80016c4:	3302      	adds	r3, #2
 80016c6:	68fa      	ldr	r2, [r7, #12]
 80016c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d006      	beq.n	80016e6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001790 <HAL_GPIO_Init+0x2d0>)
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	492c      	ldr	r1, [pc, #176]	@ (8001790 <HAL_GPIO_Init+0x2d0>)
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	4313      	orrs	r3, r2
 80016e2:	608b      	str	r3, [r1, #8]
 80016e4:	e006      	b.n	80016f4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001790 <HAL_GPIO_Init+0x2d0>)
 80016e8:	689a      	ldr	r2, [r3, #8]
 80016ea:	69bb      	ldr	r3, [r7, #24]
 80016ec:	43db      	mvns	r3, r3
 80016ee:	4928      	ldr	r1, [pc, #160]	@ (8001790 <HAL_GPIO_Init+0x2d0>)
 80016f0:	4013      	ands	r3, r2
 80016f2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d006      	beq.n	800170e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001700:	4b23      	ldr	r3, [pc, #140]	@ (8001790 <HAL_GPIO_Init+0x2d0>)
 8001702:	68da      	ldr	r2, [r3, #12]
 8001704:	4922      	ldr	r1, [pc, #136]	@ (8001790 <HAL_GPIO_Init+0x2d0>)
 8001706:	69bb      	ldr	r3, [r7, #24]
 8001708:	4313      	orrs	r3, r2
 800170a:	60cb      	str	r3, [r1, #12]
 800170c:	e006      	b.n	800171c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800170e:	4b20      	ldr	r3, [pc, #128]	@ (8001790 <HAL_GPIO_Init+0x2d0>)
 8001710:	68da      	ldr	r2, [r3, #12]
 8001712:	69bb      	ldr	r3, [r7, #24]
 8001714:	43db      	mvns	r3, r3
 8001716:	491e      	ldr	r1, [pc, #120]	@ (8001790 <HAL_GPIO_Init+0x2d0>)
 8001718:	4013      	ands	r3, r2
 800171a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001724:	2b00      	cmp	r3, #0
 8001726:	d006      	beq.n	8001736 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001728:	4b19      	ldr	r3, [pc, #100]	@ (8001790 <HAL_GPIO_Init+0x2d0>)
 800172a:	685a      	ldr	r2, [r3, #4]
 800172c:	4918      	ldr	r1, [pc, #96]	@ (8001790 <HAL_GPIO_Init+0x2d0>)
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	4313      	orrs	r3, r2
 8001732:	604b      	str	r3, [r1, #4]
 8001734:	e006      	b.n	8001744 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001736:	4b16      	ldr	r3, [pc, #88]	@ (8001790 <HAL_GPIO_Init+0x2d0>)
 8001738:	685a      	ldr	r2, [r3, #4]
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	43db      	mvns	r3, r3
 800173e:	4914      	ldr	r1, [pc, #80]	@ (8001790 <HAL_GPIO_Init+0x2d0>)
 8001740:	4013      	ands	r3, r2
 8001742:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800174c:	2b00      	cmp	r3, #0
 800174e:	d021      	beq.n	8001794 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001750:	4b0f      	ldr	r3, [pc, #60]	@ (8001790 <HAL_GPIO_Init+0x2d0>)
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	490e      	ldr	r1, [pc, #56]	@ (8001790 <HAL_GPIO_Init+0x2d0>)
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	4313      	orrs	r3, r2
 800175a:	600b      	str	r3, [r1, #0]
 800175c:	e021      	b.n	80017a2 <HAL_GPIO_Init+0x2e2>
 800175e:	bf00      	nop
 8001760:	10320000 	.word	0x10320000
 8001764:	10310000 	.word	0x10310000
 8001768:	10220000 	.word	0x10220000
 800176c:	10210000 	.word	0x10210000
 8001770:	10120000 	.word	0x10120000
 8001774:	10110000 	.word	0x10110000
 8001778:	40021000 	.word	0x40021000
 800177c:	40010000 	.word	0x40010000
 8001780:	40010800 	.word	0x40010800
 8001784:	40010c00 	.word	0x40010c00
 8001788:	40011000 	.word	0x40011000
 800178c:	40011400 	.word	0x40011400
 8001790:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001794:	4b0b      	ldr	r3, [pc, #44]	@ (80017c4 <HAL_GPIO_Init+0x304>)
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	43db      	mvns	r3, r3
 800179c:	4909      	ldr	r1, [pc, #36]	@ (80017c4 <HAL_GPIO_Init+0x304>)
 800179e:	4013      	ands	r3, r2
 80017a0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80017a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a4:	3301      	adds	r3, #1
 80017a6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ae:	fa22 f303 	lsr.w	r3, r2, r3
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	f47f ae8e 	bne.w	80014d4 <HAL_GPIO_Init+0x14>
  }
}
 80017b8:	bf00      	nop
 80017ba:	bf00      	nop
 80017bc:	372c      	adds	r7, #44	@ 0x2c
 80017be:	46bd      	mov	sp, r7
 80017c0:	bc80      	pop	{r7}
 80017c2:	4770      	bx	lr
 80017c4:	40010400 	.word	0x40010400

080017c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d101      	bne.n	80017da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e272      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	f000 8087 	beq.w	80018f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017e8:	4b92      	ldr	r3, [pc, #584]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f003 030c 	and.w	r3, r3, #12
 80017f0:	2b04      	cmp	r3, #4
 80017f2:	d00c      	beq.n	800180e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017f4:	4b8f      	ldr	r3, [pc, #572]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f003 030c 	and.w	r3, r3, #12
 80017fc:	2b08      	cmp	r3, #8
 80017fe:	d112      	bne.n	8001826 <HAL_RCC_OscConfig+0x5e>
 8001800:	4b8c      	ldr	r3, [pc, #560]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001808:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800180c:	d10b      	bne.n	8001826 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800180e:	4b89      	ldr	r3, [pc, #548]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d06c      	beq.n	80018f4 <HAL_RCC_OscConfig+0x12c>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d168      	bne.n	80018f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e24c      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800182e:	d106      	bne.n	800183e <HAL_RCC_OscConfig+0x76>
 8001830:	4b80      	ldr	r3, [pc, #512]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a7f      	ldr	r2, [pc, #508]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001836:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800183a:	6013      	str	r3, [r2, #0]
 800183c:	e02e      	b.n	800189c <HAL_RCC_OscConfig+0xd4>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d10c      	bne.n	8001860 <HAL_RCC_OscConfig+0x98>
 8001846:	4b7b      	ldr	r3, [pc, #492]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a7a      	ldr	r2, [pc, #488]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 800184c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001850:	6013      	str	r3, [r2, #0]
 8001852:	4b78      	ldr	r3, [pc, #480]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a77      	ldr	r2, [pc, #476]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001858:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800185c:	6013      	str	r3, [r2, #0]
 800185e:	e01d      	b.n	800189c <HAL_RCC_OscConfig+0xd4>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001868:	d10c      	bne.n	8001884 <HAL_RCC_OscConfig+0xbc>
 800186a:	4b72      	ldr	r3, [pc, #456]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a71      	ldr	r2, [pc, #452]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001870:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001874:	6013      	str	r3, [r2, #0]
 8001876:	4b6f      	ldr	r3, [pc, #444]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a6e      	ldr	r2, [pc, #440]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 800187c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001880:	6013      	str	r3, [r2, #0]
 8001882:	e00b      	b.n	800189c <HAL_RCC_OscConfig+0xd4>
 8001884:	4b6b      	ldr	r3, [pc, #428]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a6a      	ldr	r2, [pc, #424]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 800188a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800188e:	6013      	str	r3, [r2, #0]
 8001890:	4b68      	ldr	r3, [pc, #416]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a67      	ldr	r2, [pc, #412]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001896:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800189a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d013      	beq.n	80018cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a4:	f7ff fcfa 	bl	800129c <HAL_GetTick>
 80018a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018aa:	e008      	b.n	80018be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018ac:	f7ff fcf6 	bl	800129c <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b64      	cmp	r3, #100	@ 0x64
 80018b8:	d901      	bls.n	80018be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e200      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018be:	4b5d      	ldr	r3, [pc, #372]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d0f0      	beq.n	80018ac <HAL_RCC_OscConfig+0xe4>
 80018ca:	e014      	b.n	80018f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018cc:	f7ff fce6 	bl	800129c <HAL_GetTick>
 80018d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018d2:	e008      	b.n	80018e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018d4:	f7ff fce2 	bl	800129c <HAL_GetTick>
 80018d8:	4602      	mov	r2, r0
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	2b64      	cmp	r3, #100	@ 0x64
 80018e0:	d901      	bls.n	80018e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e1ec      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018e6:	4b53      	ldr	r3, [pc, #332]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d1f0      	bne.n	80018d4 <HAL_RCC_OscConfig+0x10c>
 80018f2:	e000      	b.n	80018f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d063      	beq.n	80019ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001902:	4b4c      	ldr	r3, [pc, #304]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f003 030c 	and.w	r3, r3, #12
 800190a:	2b00      	cmp	r3, #0
 800190c:	d00b      	beq.n	8001926 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800190e:	4b49      	ldr	r3, [pc, #292]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f003 030c 	and.w	r3, r3, #12
 8001916:	2b08      	cmp	r3, #8
 8001918:	d11c      	bne.n	8001954 <HAL_RCC_OscConfig+0x18c>
 800191a:	4b46      	ldr	r3, [pc, #280]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d116      	bne.n	8001954 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001926:	4b43      	ldr	r3, [pc, #268]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d005      	beq.n	800193e <HAL_RCC_OscConfig+0x176>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	691b      	ldr	r3, [r3, #16]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d001      	beq.n	800193e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e1c0      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800193e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	695b      	ldr	r3, [r3, #20]
 800194a:	00db      	lsls	r3, r3, #3
 800194c:	4939      	ldr	r1, [pc, #228]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 800194e:	4313      	orrs	r3, r2
 8001950:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001952:	e03a      	b.n	80019ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	691b      	ldr	r3, [r3, #16]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d020      	beq.n	800199e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800195c:	4b36      	ldr	r3, [pc, #216]	@ (8001a38 <HAL_RCC_OscConfig+0x270>)
 800195e:	2201      	movs	r2, #1
 8001960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001962:	f7ff fc9b 	bl	800129c <HAL_GetTick>
 8001966:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001968:	e008      	b.n	800197c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800196a:	f7ff fc97 	bl	800129c <HAL_GetTick>
 800196e:	4602      	mov	r2, r0
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	2b02      	cmp	r3, #2
 8001976:	d901      	bls.n	800197c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001978:	2303      	movs	r3, #3
 800197a:	e1a1      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800197c:	4b2d      	ldr	r3, [pc, #180]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 0302 	and.w	r3, r3, #2
 8001984:	2b00      	cmp	r3, #0
 8001986:	d0f0      	beq.n	800196a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001988:	4b2a      	ldr	r3, [pc, #168]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	695b      	ldr	r3, [r3, #20]
 8001994:	00db      	lsls	r3, r3, #3
 8001996:	4927      	ldr	r1, [pc, #156]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001998:	4313      	orrs	r3, r2
 800199a:	600b      	str	r3, [r1, #0]
 800199c:	e015      	b.n	80019ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800199e:	4b26      	ldr	r3, [pc, #152]	@ (8001a38 <HAL_RCC_OscConfig+0x270>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a4:	f7ff fc7a 	bl	800129c <HAL_GetTick>
 80019a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019aa:	e008      	b.n	80019be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019ac:	f7ff fc76 	bl	800129c <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d901      	bls.n	80019be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e180      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019be:	4b1d      	ldr	r3, [pc, #116]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0302 	and.w	r3, r3, #2
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d1f0      	bne.n	80019ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0308 	and.w	r3, r3, #8
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d03a      	beq.n	8001a4c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	699b      	ldr	r3, [r3, #24]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d019      	beq.n	8001a12 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019de:	4b17      	ldr	r3, [pc, #92]	@ (8001a3c <HAL_RCC_OscConfig+0x274>)
 80019e0:	2201      	movs	r2, #1
 80019e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019e4:	f7ff fc5a 	bl	800129c <HAL_GetTick>
 80019e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ea:	e008      	b.n	80019fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019ec:	f7ff fc56 	bl	800129c <HAL_GetTick>
 80019f0:	4602      	mov	r2, r0
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d901      	bls.n	80019fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e160      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001a34 <HAL_RCC_OscConfig+0x26c>)
 8001a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a02:	f003 0302 	and.w	r3, r3, #2
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d0f0      	beq.n	80019ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a0a:	2001      	movs	r0, #1
 8001a0c:	f000 fa9c 	bl	8001f48 <RCC_Delay>
 8001a10:	e01c      	b.n	8001a4c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a12:	4b0a      	ldr	r3, [pc, #40]	@ (8001a3c <HAL_RCC_OscConfig+0x274>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a18:	f7ff fc40 	bl	800129c <HAL_GetTick>
 8001a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a1e:	e00f      	b.n	8001a40 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a20:	f7ff fc3c 	bl	800129c <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d908      	bls.n	8001a40 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e146      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
 8001a32:	bf00      	nop
 8001a34:	40021000 	.word	0x40021000
 8001a38:	42420000 	.word	0x42420000
 8001a3c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a40:	4b92      	ldr	r3, [pc, #584]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a44:	f003 0302 	and.w	r3, r3, #2
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d1e9      	bne.n	8001a20 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 0304 	and.w	r3, r3, #4
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	f000 80a6 	beq.w	8001ba6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a5e:	4b8b      	ldr	r3, [pc, #556]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d10d      	bne.n	8001a86 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a6a:	4b88      	ldr	r3, [pc, #544]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001a6c:	69db      	ldr	r3, [r3, #28]
 8001a6e:	4a87      	ldr	r2, [pc, #540]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001a70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a74:	61d3      	str	r3, [r2, #28]
 8001a76:	4b85      	ldr	r3, [pc, #532]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a7e:	60bb      	str	r3, [r7, #8]
 8001a80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a82:	2301      	movs	r3, #1
 8001a84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a86:	4b82      	ldr	r3, [pc, #520]	@ (8001c90 <HAL_RCC_OscConfig+0x4c8>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d118      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a92:	4b7f      	ldr	r3, [pc, #508]	@ (8001c90 <HAL_RCC_OscConfig+0x4c8>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a7e      	ldr	r2, [pc, #504]	@ (8001c90 <HAL_RCC_OscConfig+0x4c8>)
 8001a98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a9e:	f7ff fbfd 	bl	800129c <HAL_GetTick>
 8001aa2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa4:	e008      	b.n	8001ab8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aa6:	f7ff fbf9 	bl	800129c <HAL_GetTick>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	2b64      	cmp	r3, #100	@ 0x64
 8001ab2:	d901      	bls.n	8001ab8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	e103      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab8:	4b75      	ldr	r3, [pc, #468]	@ (8001c90 <HAL_RCC_OscConfig+0x4c8>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d0f0      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d106      	bne.n	8001ada <HAL_RCC_OscConfig+0x312>
 8001acc:	4b6f      	ldr	r3, [pc, #444]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	4a6e      	ldr	r2, [pc, #440]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001ad2:	f043 0301 	orr.w	r3, r3, #1
 8001ad6:	6213      	str	r3, [r2, #32]
 8001ad8:	e02d      	b.n	8001b36 <HAL_RCC_OscConfig+0x36e>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d10c      	bne.n	8001afc <HAL_RCC_OscConfig+0x334>
 8001ae2:	4b6a      	ldr	r3, [pc, #424]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001ae4:	6a1b      	ldr	r3, [r3, #32]
 8001ae6:	4a69      	ldr	r2, [pc, #420]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001ae8:	f023 0301 	bic.w	r3, r3, #1
 8001aec:	6213      	str	r3, [r2, #32]
 8001aee:	4b67      	ldr	r3, [pc, #412]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001af0:	6a1b      	ldr	r3, [r3, #32]
 8001af2:	4a66      	ldr	r2, [pc, #408]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001af4:	f023 0304 	bic.w	r3, r3, #4
 8001af8:	6213      	str	r3, [r2, #32]
 8001afa:	e01c      	b.n	8001b36 <HAL_RCC_OscConfig+0x36e>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	2b05      	cmp	r3, #5
 8001b02:	d10c      	bne.n	8001b1e <HAL_RCC_OscConfig+0x356>
 8001b04:	4b61      	ldr	r3, [pc, #388]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001b06:	6a1b      	ldr	r3, [r3, #32]
 8001b08:	4a60      	ldr	r2, [pc, #384]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001b0a:	f043 0304 	orr.w	r3, r3, #4
 8001b0e:	6213      	str	r3, [r2, #32]
 8001b10:	4b5e      	ldr	r3, [pc, #376]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001b12:	6a1b      	ldr	r3, [r3, #32]
 8001b14:	4a5d      	ldr	r2, [pc, #372]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001b16:	f043 0301 	orr.w	r3, r3, #1
 8001b1a:	6213      	str	r3, [r2, #32]
 8001b1c:	e00b      	b.n	8001b36 <HAL_RCC_OscConfig+0x36e>
 8001b1e:	4b5b      	ldr	r3, [pc, #364]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001b20:	6a1b      	ldr	r3, [r3, #32]
 8001b22:	4a5a      	ldr	r2, [pc, #360]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001b24:	f023 0301 	bic.w	r3, r3, #1
 8001b28:	6213      	str	r3, [r2, #32]
 8001b2a:	4b58      	ldr	r3, [pc, #352]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001b2c:	6a1b      	ldr	r3, [r3, #32]
 8001b2e:	4a57      	ldr	r2, [pc, #348]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001b30:	f023 0304 	bic.w	r3, r3, #4
 8001b34:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d015      	beq.n	8001b6a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b3e:	f7ff fbad 	bl	800129c <HAL_GetTick>
 8001b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b44:	e00a      	b.n	8001b5c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b46:	f7ff fba9 	bl	800129c <HAL_GetTick>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d901      	bls.n	8001b5c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e0b1      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b5c:	4b4b      	ldr	r3, [pc, #300]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001b5e:	6a1b      	ldr	r3, [r3, #32]
 8001b60:	f003 0302 	and.w	r3, r3, #2
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d0ee      	beq.n	8001b46 <HAL_RCC_OscConfig+0x37e>
 8001b68:	e014      	b.n	8001b94 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b6a:	f7ff fb97 	bl	800129c <HAL_GetTick>
 8001b6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b70:	e00a      	b.n	8001b88 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b72:	f7ff fb93 	bl	800129c <HAL_GetTick>
 8001b76:	4602      	mov	r2, r0
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d901      	bls.n	8001b88 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b84:	2303      	movs	r3, #3
 8001b86:	e09b      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b88:	4b40      	ldr	r3, [pc, #256]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	f003 0302 	and.w	r3, r3, #2
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d1ee      	bne.n	8001b72 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b94:	7dfb      	ldrb	r3, [r7, #23]
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d105      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b9a:	4b3c      	ldr	r3, [pc, #240]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	4a3b      	ldr	r2, [pc, #236]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001ba0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ba4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	f000 8087 	beq.w	8001cbe <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bb0:	4b36      	ldr	r3, [pc, #216]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f003 030c 	and.w	r3, r3, #12
 8001bb8:	2b08      	cmp	r3, #8
 8001bba:	d061      	beq.n	8001c80 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	69db      	ldr	r3, [r3, #28]
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d146      	bne.n	8001c52 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc4:	4b33      	ldr	r3, [pc, #204]	@ (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bca:	f7ff fb67 	bl	800129c <HAL_GetTick>
 8001bce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bd0:	e008      	b.n	8001be4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bd2:	f7ff fb63 	bl	800129c <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d901      	bls.n	8001be4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001be0:	2303      	movs	r3, #3
 8001be2:	e06d      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001be4:	4b29      	ldr	r3, [pc, #164]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d1f0      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bf8:	d108      	bne.n	8001c0c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001bfa:	4b24      	ldr	r3, [pc, #144]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	4921      	ldr	r1, [pc, #132]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6a19      	ldr	r1, [r3, #32]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c1c:	430b      	orrs	r3, r1
 8001c1e:	491b      	ldr	r1, [pc, #108]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001c20:	4313      	orrs	r3, r2
 8001c22:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c24:	4b1b      	ldr	r3, [pc, #108]	@ (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001c26:	2201      	movs	r2, #1
 8001c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c2a:	f7ff fb37 	bl	800129c <HAL_GetTick>
 8001c2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c30:	e008      	b.n	8001c44 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c32:	f7ff fb33 	bl	800129c <HAL_GetTick>
 8001c36:	4602      	mov	r2, r0
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e03d      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c44:	4b11      	ldr	r3, [pc, #68]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d0f0      	beq.n	8001c32 <HAL_RCC_OscConfig+0x46a>
 8001c50:	e035      	b.n	8001cbe <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c52:	4b10      	ldr	r3, [pc, #64]	@ (8001c94 <HAL_RCC_OscConfig+0x4cc>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c58:	f7ff fb20 	bl	800129c <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c60:	f7ff fb1c 	bl	800129c <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e026      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c72:	4b06      	ldr	r3, [pc, #24]	@ (8001c8c <HAL_RCC_OscConfig+0x4c4>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1f0      	bne.n	8001c60 <HAL_RCC_OscConfig+0x498>
 8001c7e:	e01e      	b.n	8001cbe <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	69db      	ldr	r3, [r3, #28]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d107      	bne.n	8001c98 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e019      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	40007000 	.word	0x40007000
 8001c94:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c98:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc8 <HAL_RCC_OscConfig+0x500>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a1b      	ldr	r3, [r3, #32]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d106      	bne.n	8001cba <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d001      	beq.n	8001cbe <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e000      	b.n	8001cc0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3718      	adds	r7, #24
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	40021000 	.word	0x40021000

08001ccc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d101      	bne.n	8001ce0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e0d0      	b.n	8001e82 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ce0:	4b6a      	ldr	r3, [pc, #424]	@ (8001e8c <HAL_RCC_ClockConfig+0x1c0>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 0307 	and.w	r3, r3, #7
 8001ce8:	683a      	ldr	r2, [r7, #0]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d910      	bls.n	8001d10 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cee:	4b67      	ldr	r3, [pc, #412]	@ (8001e8c <HAL_RCC_ClockConfig+0x1c0>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f023 0207 	bic.w	r2, r3, #7
 8001cf6:	4965      	ldr	r1, [pc, #404]	@ (8001e8c <HAL_RCC_ClockConfig+0x1c0>)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cfe:	4b63      	ldr	r3, [pc, #396]	@ (8001e8c <HAL_RCC_ClockConfig+0x1c0>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 0307 	and.w	r3, r3, #7
 8001d06:	683a      	ldr	r2, [r7, #0]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d001      	beq.n	8001d10 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e0b8      	b.n	8001e82 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0302 	and.w	r3, r3, #2
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d020      	beq.n	8001d5e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 0304 	and.w	r3, r3, #4
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d005      	beq.n	8001d34 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d28:	4b59      	ldr	r3, [pc, #356]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	4a58      	ldr	r2, [pc, #352]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001d2e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d32:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0308 	and.w	r3, r3, #8
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d005      	beq.n	8001d4c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d40:	4b53      	ldr	r3, [pc, #332]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	4a52      	ldr	r2, [pc, #328]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001d46:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001d4a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d4c:	4b50      	ldr	r3, [pc, #320]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	494d      	ldr	r1, [pc, #308]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d040      	beq.n	8001dec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d107      	bne.n	8001d82 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d72:	4b47      	ldr	r3, [pc, #284]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d115      	bne.n	8001daa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e07f      	b.n	8001e82 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d107      	bne.n	8001d9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d8a:	4b41      	ldr	r3, [pc, #260]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d109      	bne.n	8001daa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e073      	b.n	8001e82 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d101      	bne.n	8001daa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e06b      	b.n	8001e82 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001daa:	4b39      	ldr	r3, [pc, #228]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f023 0203 	bic.w	r2, r3, #3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	4936      	ldr	r1, [pc, #216]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001db8:	4313      	orrs	r3, r2
 8001dba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dbc:	f7ff fa6e 	bl	800129c <HAL_GetTick>
 8001dc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dc2:	e00a      	b.n	8001dda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dc4:	f7ff fa6a 	bl	800129c <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d901      	bls.n	8001dda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	e053      	b.n	8001e82 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dda:	4b2d      	ldr	r3, [pc, #180]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f003 020c 	and.w	r2, r3, #12
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d1eb      	bne.n	8001dc4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001dec:	4b27      	ldr	r3, [pc, #156]	@ (8001e8c <HAL_RCC_ClockConfig+0x1c0>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0307 	and.w	r3, r3, #7
 8001df4:	683a      	ldr	r2, [r7, #0]
 8001df6:	429a      	cmp	r2, r3
 8001df8:	d210      	bcs.n	8001e1c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dfa:	4b24      	ldr	r3, [pc, #144]	@ (8001e8c <HAL_RCC_ClockConfig+0x1c0>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f023 0207 	bic.w	r2, r3, #7
 8001e02:	4922      	ldr	r1, [pc, #136]	@ (8001e8c <HAL_RCC_ClockConfig+0x1c0>)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e0a:	4b20      	ldr	r3, [pc, #128]	@ (8001e8c <HAL_RCC_ClockConfig+0x1c0>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0307 	and.w	r3, r3, #7
 8001e12:	683a      	ldr	r2, [r7, #0]
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d001      	beq.n	8001e1c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e032      	b.n	8001e82 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0304 	and.w	r3, r3, #4
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d008      	beq.n	8001e3a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e28:	4b19      	ldr	r3, [pc, #100]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	4916      	ldr	r1, [pc, #88]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e36:	4313      	orrs	r3, r2
 8001e38:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0308 	and.w	r3, r3, #8
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d009      	beq.n	8001e5a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e46:	4b12      	ldr	r3, [pc, #72]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	691b      	ldr	r3, [r3, #16]
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	490e      	ldr	r1, [pc, #56]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e56:	4313      	orrs	r3, r2
 8001e58:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e5a:	f000 f821 	bl	8001ea0 <HAL_RCC_GetSysClockFreq>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	4b0b      	ldr	r3, [pc, #44]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c4>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	091b      	lsrs	r3, r3, #4
 8001e66:	f003 030f 	and.w	r3, r3, #15
 8001e6a:	490a      	ldr	r1, [pc, #40]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c8>)
 8001e6c:	5ccb      	ldrb	r3, [r1, r3]
 8001e6e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e72:	4a09      	ldr	r2, [pc, #36]	@ (8001e98 <HAL_RCC_ClockConfig+0x1cc>)
 8001e74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e76:	4b09      	ldr	r3, [pc, #36]	@ (8001e9c <HAL_RCC_ClockConfig+0x1d0>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff f9cc 	bl	8001218 <HAL_InitTick>

  return HAL_OK;
 8001e80:	2300      	movs	r3, #0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40022000 	.word	0x40022000
 8001e90:	40021000 	.word	0x40021000
 8001e94:	08003c38 	.word	0x08003c38
 8001e98:	20000000 	.word	0x20000000
 8001e9c:	20000004 	.word	0x20000004

08001ea0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b087      	sub	sp, #28
 8001ea4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60fb      	str	r3, [r7, #12]
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60bb      	str	r3, [r7, #8]
 8001eae:	2300      	movs	r3, #0
 8001eb0:	617b      	str	r3, [r7, #20]
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001eba:	4b1e      	ldr	r3, [pc, #120]	@ (8001f34 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	f003 030c 	and.w	r3, r3, #12
 8001ec6:	2b04      	cmp	r3, #4
 8001ec8:	d002      	beq.n	8001ed0 <HAL_RCC_GetSysClockFreq+0x30>
 8001eca:	2b08      	cmp	r3, #8
 8001ecc:	d003      	beq.n	8001ed6 <HAL_RCC_GetSysClockFreq+0x36>
 8001ece:	e027      	b.n	8001f20 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ed0:	4b19      	ldr	r3, [pc, #100]	@ (8001f38 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ed2:	613b      	str	r3, [r7, #16]
      break;
 8001ed4:	e027      	b.n	8001f26 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	0c9b      	lsrs	r3, r3, #18
 8001eda:	f003 030f 	and.w	r3, r3, #15
 8001ede:	4a17      	ldr	r2, [pc, #92]	@ (8001f3c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ee0:	5cd3      	ldrb	r3, [r2, r3]
 8001ee2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d010      	beq.n	8001f10 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001eee:	4b11      	ldr	r3, [pc, #68]	@ (8001f34 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	0c5b      	lsrs	r3, r3, #17
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	4a11      	ldr	r2, [pc, #68]	@ (8001f40 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001efa:	5cd3      	ldrb	r3, [r2, r3]
 8001efc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a0d      	ldr	r2, [pc, #52]	@ (8001f38 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f02:	fb03 f202 	mul.w	r2, r3, r2
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0c:	617b      	str	r3, [r7, #20]
 8001f0e:	e004      	b.n	8001f1a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a0c      	ldr	r2, [pc, #48]	@ (8001f44 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f14:	fb02 f303 	mul.w	r3, r2, r3
 8001f18:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	613b      	str	r3, [r7, #16]
      break;
 8001f1e:	e002      	b.n	8001f26 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f20:	4b05      	ldr	r3, [pc, #20]	@ (8001f38 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f22:	613b      	str	r3, [r7, #16]
      break;
 8001f24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f26:	693b      	ldr	r3, [r7, #16]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	371c      	adds	r7, #28
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bc80      	pop	{r7}
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	40021000 	.word	0x40021000
 8001f38:	007a1200 	.word	0x007a1200
 8001f3c:	08003c48 	.word	0x08003c48
 8001f40:	08003c58 	.word	0x08003c58
 8001f44:	003d0900 	.word	0x003d0900

08001f48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f50:	4b0a      	ldr	r3, [pc, #40]	@ (8001f7c <RCC_Delay+0x34>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a0a      	ldr	r2, [pc, #40]	@ (8001f80 <RCC_Delay+0x38>)
 8001f56:	fba2 2303 	umull	r2, r3, r2, r3
 8001f5a:	0a5b      	lsrs	r3, r3, #9
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	fb02 f303 	mul.w	r3, r2, r3
 8001f62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f64:	bf00      	nop
  }
  while (Delay --);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	1e5a      	subs	r2, r3, #1
 8001f6a:	60fa      	str	r2, [r7, #12]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d1f9      	bne.n	8001f64 <RCC_Delay+0x1c>
}
 8001f70:	bf00      	nop
 8001f72:	bf00      	nop
 8001f74:	3714      	adds	r7, #20
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr
 8001f7c:	20000000 	.word	0x20000000
 8001f80:	10624dd3 	.word	0x10624dd3

08001f84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e041      	b.n	800201a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d106      	bne.n	8001fb0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff f876 	bl	800109c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	3304      	adds	r3, #4
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4610      	mov	r0, r2
 8001fc4:	f000 f992 	bl	80022ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2201      	movs	r2, #1
 8001fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2201      	movs	r2, #1
 8002004:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2201      	movs	r2, #1
 800200c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2201      	movs	r2, #1
 8002014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002018:	2300      	movs	r3, #0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
	...

08002024 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d109      	bne.n	8002048 <HAL_TIM_PWM_Start+0x24>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800203a:	b2db      	uxtb	r3, r3
 800203c:	2b01      	cmp	r3, #1
 800203e:	bf14      	ite	ne
 8002040:	2301      	movne	r3, #1
 8002042:	2300      	moveq	r3, #0
 8002044:	b2db      	uxtb	r3, r3
 8002046:	e022      	b.n	800208e <HAL_TIM_PWM_Start+0x6a>
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	2b04      	cmp	r3, #4
 800204c:	d109      	bne.n	8002062 <HAL_TIM_PWM_Start+0x3e>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002054:	b2db      	uxtb	r3, r3
 8002056:	2b01      	cmp	r3, #1
 8002058:	bf14      	ite	ne
 800205a:	2301      	movne	r3, #1
 800205c:	2300      	moveq	r3, #0
 800205e:	b2db      	uxtb	r3, r3
 8002060:	e015      	b.n	800208e <HAL_TIM_PWM_Start+0x6a>
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	2b08      	cmp	r3, #8
 8002066:	d109      	bne.n	800207c <HAL_TIM_PWM_Start+0x58>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800206e:	b2db      	uxtb	r3, r3
 8002070:	2b01      	cmp	r3, #1
 8002072:	bf14      	ite	ne
 8002074:	2301      	movne	r3, #1
 8002076:	2300      	moveq	r3, #0
 8002078:	b2db      	uxtb	r3, r3
 800207a:	e008      	b.n	800208e <HAL_TIM_PWM_Start+0x6a>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002082:	b2db      	uxtb	r3, r3
 8002084:	2b01      	cmp	r3, #1
 8002086:	bf14      	ite	ne
 8002088:	2301      	movne	r3, #1
 800208a:	2300      	moveq	r3, #0
 800208c:	b2db      	uxtb	r3, r3
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e05e      	b.n	8002154 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d104      	bne.n	80020a6 <HAL_TIM_PWM_Start+0x82>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2202      	movs	r2, #2
 80020a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80020a4:	e013      	b.n	80020ce <HAL_TIM_PWM_Start+0xaa>
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	2b04      	cmp	r3, #4
 80020aa:	d104      	bne.n	80020b6 <HAL_TIM_PWM_Start+0x92>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2202      	movs	r2, #2
 80020b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80020b4:	e00b      	b.n	80020ce <HAL_TIM_PWM_Start+0xaa>
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	2b08      	cmp	r3, #8
 80020ba:	d104      	bne.n	80020c6 <HAL_TIM_PWM_Start+0xa2>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2202      	movs	r2, #2
 80020c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80020c4:	e003      	b.n	80020ce <HAL_TIM_PWM_Start+0xaa>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2202      	movs	r2, #2
 80020ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2201      	movs	r2, #1
 80020d4:	6839      	ldr	r1, [r7, #0]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f000 fafe 	bl	80026d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a1e      	ldr	r2, [pc, #120]	@ (800215c <HAL_TIM_PWM_Start+0x138>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d107      	bne.n	80020f6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a18      	ldr	r2, [pc, #96]	@ (800215c <HAL_TIM_PWM_Start+0x138>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d00e      	beq.n	800211e <HAL_TIM_PWM_Start+0xfa>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002108:	d009      	beq.n	800211e <HAL_TIM_PWM_Start+0xfa>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a14      	ldr	r2, [pc, #80]	@ (8002160 <HAL_TIM_PWM_Start+0x13c>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d004      	beq.n	800211e <HAL_TIM_PWM_Start+0xfa>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a12      	ldr	r2, [pc, #72]	@ (8002164 <HAL_TIM_PWM_Start+0x140>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d111      	bne.n	8002142 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f003 0307 	and.w	r3, r3, #7
 8002128:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2b06      	cmp	r3, #6
 800212e:	d010      	beq.n	8002152 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f042 0201 	orr.w	r2, r2, #1
 800213e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002140:	e007      	b.n	8002152 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f042 0201 	orr.w	r2, r2, #1
 8002150:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	3710      	adds	r7, #16
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	40012c00 	.word	0x40012c00
 8002160:	40000400 	.word	0x40000400
 8002164:	40000800 	.word	0x40000800

08002168 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002174:	2300      	movs	r3, #0
 8002176:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800217e:	2b01      	cmp	r3, #1
 8002180:	d101      	bne.n	8002186 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002182:	2302      	movs	r3, #2
 8002184:	e0ae      	b.n	80022e4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2201      	movs	r2, #1
 800218a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2b0c      	cmp	r3, #12
 8002192:	f200 809f 	bhi.w	80022d4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002196:	a201      	add	r2, pc, #4	@ (adr r2, 800219c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800219c:	080021d1 	.word	0x080021d1
 80021a0:	080022d5 	.word	0x080022d5
 80021a4:	080022d5 	.word	0x080022d5
 80021a8:	080022d5 	.word	0x080022d5
 80021ac:	08002211 	.word	0x08002211
 80021b0:	080022d5 	.word	0x080022d5
 80021b4:	080022d5 	.word	0x080022d5
 80021b8:	080022d5 	.word	0x080022d5
 80021bc:	08002253 	.word	0x08002253
 80021c0:	080022d5 	.word	0x080022d5
 80021c4:	080022d5 	.word	0x080022d5
 80021c8:	080022d5 	.word	0x080022d5
 80021cc:	08002293 	.word	0x08002293
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	68b9      	ldr	r1, [r7, #8]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f000 f8f6 	bl	80023c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	699a      	ldr	r2, [r3, #24]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f042 0208 	orr.w	r2, r2, #8
 80021ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	699a      	ldr	r2, [r3, #24]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f022 0204 	bic.w	r2, r2, #4
 80021fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	6999      	ldr	r1, [r3, #24]
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	691a      	ldr	r2, [r3, #16]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	430a      	orrs	r2, r1
 800220c:	619a      	str	r2, [r3, #24]
      break;
 800220e:	e064      	b.n	80022da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68b9      	ldr	r1, [r7, #8]
 8002216:	4618      	mov	r0, r3
 8002218:	f000 f93c 	bl	8002494 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	699a      	ldr	r2, [r3, #24]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800222a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	699a      	ldr	r2, [r3, #24]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800223a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	6999      	ldr	r1, [r3, #24]
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	691b      	ldr	r3, [r3, #16]
 8002246:	021a      	lsls	r2, r3, #8
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	430a      	orrs	r2, r1
 800224e:	619a      	str	r2, [r3, #24]
      break;
 8002250:	e043      	b.n	80022da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68b9      	ldr	r1, [r7, #8]
 8002258:	4618      	mov	r0, r3
 800225a:	f000 f985 	bl	8002568 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	69da      	ldr	r2, [r3, #28]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f042 0208 	orr.w	r2, r2, #8
 800226c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	69da      	ldr	r2, [r3, #28]
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f022 0204 	bic.w	r2, r2, #4
 800227c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	69d9      	ldr	r1, [r3, #28]
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	691a      	ldr	r2, [r3, #16]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	430a      	orrs	r2, r1
 800228e:	61da      	str	r2, [r3, #28]
      break;
 8002290:	e023      	b.n	80022da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68b9      	ldr	r1, [r7, #8]
 8002298:	4618      	mov	r0, r3
 800229a:	f000 f9cf 	bl	800263c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	69da      	ldr	r2, [r3, #28]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80022ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	69da      	ldr	r2, [r3, #28]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	69d9      	ldr	r1, [r3, #28]
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	691b      	ldr	r3, [r3, #16]
 80022c8:	021a      	lsls	r2, r3, #8
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	61da      	str	r2, [r3, #28]
      break;
 80022d2:	e002      	b.n	80022da <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	75fb      	strb	r3, [r7, #23]
      break;
 80022d8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80022e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3718      	adds	r7, #24
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}

080022ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a2f      	ldr	r2, [pc, #188]	@ (80023bc <TIM_Base_SetConfig+0xd0>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d00b      	beq.n	800231c <TIM_Base_SetConfig+0x30>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800230a:	d007      	beq.n	800231c <TIM_Base_SetConfig+0x30>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a2c      	ldr	r2, [pc, #176]	@ (80023c0 <TIM_Base_SetConfig+0xd4>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d003      	beq.n	800231c <TIM_Base_SetConfig+0x30>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a2b      	ldr	r2, [pc, #172]	@ (80023c4 <TIM_Base_SetConfig+0xd8>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d108      	bne.n	800232e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002322:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	68fa      	ldr	r2, [r7, #12]
 800232a:	4313      	orrs	r3, r2
 800232c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a22      	ldr	r2, [pc, #136]	@ (80023bc <TIM_Base_SetConfig+0xd0>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d00b      	beq.n	800234e <TIM_Base_SetConfig+0x62>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800233c:	d007      	beq.n	800234e <TIM_Base_SetConfig+0x62>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4a1f      	ldr	r2, [pc, #124]	@ (80023c0 <TIM_Base_SetConfig+0xd4>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d003      	beq.n	800234e <TIM_Base_SetConfig+0x62>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a1e      	ldr	r2, [pc, #120]	@ (80023c4 <TIM_Base_SetConfig+0xd8>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d108      	bne.n	8002360 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002354:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	68fa      	ldr	r2, [r7, #12]
 800235c:	4313      	orrs	r3, r2
 800235e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	695b      	ldr	r3, [r3, #20]
 800236a:	4313      	orrs	r3, r2
 800236c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68fa      	ldr	r2, [r7, #12]
 8002372:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	689a      	ldr	r2, [r3, #8]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	4a0d      	ldr	r2, [pc, #52]	@ (80023bc <TIM_Base_SetConfig+0xd0>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d103      	bne.n	8002394 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	691a      	ldr	r2, [r3, #16]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d005      	beq.n	80023b2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	f023 0201 	bic.w	r2, r3, #1
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	611a      	str	r2, [r3, #16]
  }
}
 80023b2:	bf00      	nop
 80023b4:	3714      	adds	r7, #20
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bc80      	pop	{r7}
 80023ba:	4770      	bx	lr
 80023bc:	40012c00 	.word	0x40012c00
 80023c0:	40000400 	.word	0x40000400
 80023c4:	40000800 	.word	0x40000800

080023c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b087      	sub	sp, #28
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a1b      	ldr	r3, [r3, #32]
 80023d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a1b      	ldr	r3, [r3, #32]
 80023dc:	f023 0201 	bic.w	r2, r3, #1
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	699b      	ldr	r3, [r3, #24]
 80023ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f023 0303 	bic.w	r3, r3, #3
 80023fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	68fa      	ldr	r2, [r7, #12]
 8002406:	4313      	orrs	r3, r2
 8002408:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	f023 0302 	bic.w	r3, r3, #2
 8002410:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	4313      	orrs	r3, r2
 800241a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a1c      	ldr	r2, [pc, #112]	@ (8002490 <TIM_OC1_SetConfig+0xc8>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d10c      	bne.n	800243e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	f023 0308 	bic.w	r3, r3, #8
 800242a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	697a      	ldr	r2, [r7, #20]
 8002432:	4313      	orrs	r3, r2
 8002434:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	f023 0304 	bic.w	r3, r3, #4
 800243c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a13      	ldr	r2, [pc, #76]	@ (8002490 <TIM_OC1_SetConfig+0xc8>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d111      	bne.n	800246a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800244c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002454:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	4313      	orrs	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	699b      	ldr	r3, [r3, #24]
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	4313      	orrs	r3, r2
 8002468:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685a      	ldr	r2, [r3, #4]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	697a      	ldr	r2, [r7, #20]
 8002482:	621a      	str	r2, [r3, #32]
}
 8002484:	bf00      	nop
 8002486:	371c      	adds	r7, #28
 8002488:	46bd      	mov	sp, r7
 800248a:	bc80      	pop	{r7}
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	40012c00 	.word	0x40012c00

08002494 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002494:	b480      	push	{r7}
 8002496:	b087      	sub	sp, #28
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a1b      	ldr	r3, [r3, #32]
 80024a8:	f023 0210 	bic.w	r2, r3, #16
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80024c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	021b      	lsls	r3, r3, #8
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	f023 0320 	bic.w	r3, r3, #32
 80024de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	011b      	lsls	r3, r3, #4
 80024e6:	697a      	ldr	r2, [r7, #20]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a1d      	ldr	r2, [pc, #116]	@ (8002564 <TIM_OC2_SetConfig+0xd0>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d10d      	bne.n	8002510 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80024fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	011b      	lsls	r3, r3, #4
 8002502:	697a      	ldr	r2, [r7, #20]
 8002504:	4313      	orrs	r3, r2
 8002506:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800250e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a14      	ldr	r2, [pc, #80]	@ (8002564 <TIM_OC2_SetConfig+0xd0>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d113      	bne.n	8002540 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800251e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002526:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	695b      	ldr	r3, [r3, #20]
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	693a      	ldr	r2, [r7, #16]
 8002530:	4313      	orrs	r3, r2
 8002532:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	699b      	ldr	r3, [r3, #24]
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	4313      	orrs	r3, r2
 800253e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	68fa      	ldr	r2, [r7, #12]
 800254a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685a      	ldr	r2, [r3, #4]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	621a      	str	r2, [r3, #32]
}
 800255a:	bf00      	nop
 800255c:	371c      	adds	r7, #28
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr
 8002564:	40012c00 	.word	0x40012c00

08002568 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002568:	b480      	push	{r7}
 800256a:	b087      	sub	sp, #28
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6a1b      	ldr	r3, [r3, #32]
 8002576:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6a1b      	ldr	r3, [r3, #32]
 800257c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f023 0303 	bic.w	r3, r3, #3
 800259e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	68fa      	ldr	r2, [r7, #12]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80025b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	021b      	lsls	r3, r3, #8
 80025b8:	697a      	ldr	r2, [r7, #20]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a1d      	ldr	r2, [pc, #116]	@ (8002638 <TIM_OC3_SetConfig+0xd0>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d10d      	bne.n	80025e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80025cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	021b      	lsls	r3, r3, #8
 80025d4:	697a      	ldr	r2, [r7, #20]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80025e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a14      	ldr	r2, [pc, #80]	@ (8002638 <TIM_OC3_SetConfig+0xd0>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d113      	bne.n	8002612 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80025f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80025f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	011b      	lsls	r3, r3, #4
 8002600:	693a      	ldr	r2, [r7, #16]
 8002602:	4313      	orrs	r3, r2
 8002604:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	011b      	lsls	r3, r3, #4
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	4313      	orrs	r3, r2
 8002610:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685a      	ldr	r2, [r3, #4]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	697a      	ldr	r2, [r7, #20]
 800262a:	621a      	str	r2, [r3, #32]
}
 800262c:	bf00      	nop
 800262e:	371c      	adds	r7, #28
 8002630:	46bd      	mov	sp, r7
 8002632:	bc80      	pop	{r7}
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	40012c00 	.word	0x40012c00

0800263c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800263c:	b480      	push	{r7}
 800263e:	b087      	sub	sp, #28
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6a1b      	ldr	r3, [r3, #32]
 800264a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a1b      	ldr	r3, [r3, #32]
 8002650:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	69db      	ldr	r3, [r3, #28]
 8002662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800266a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002672:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	021b      	lsls	r3, r3, #8
 800267a:	68fa      	ldr	r2, [r7, #12]
 800267c:	4313      	orrs	r3, r2
 800267e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002686:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	031b      	lsls	r3, r3, #12
 800268e:	693a      	ldr	r2, [r7, #16]
 8002690:	4313      	orrs	r3, r2
 8002692:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4a0f      	ldr	r2, [pc, #60]	@ (80026d4 <TIM_OC4_SetConfig+0x98>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d109      	bne.n	80026b0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80026a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	695b      	ldr	r3, [r3, #20]
 80026a8:	019b      	lsls	r3, r3, #6
 80026aa:	697a      	ldr	r2, [r7, #20]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	697a      	ldr	r2, [r7, #20]
 80026b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	68fa      	ldr	r2, [r7, #12]
 80026ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	693a      	ldr	r2, [r7, #16]
 80026c8:	621a      	str	r2, [r3, #32]
}
 80026ca:	bf00      	nop
 80026cc:	371c      	adds	r7, #28
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bc80      	pop	{r7}
 80026d2:	4770      	bx	lr
 80026d4:	40012c00 	.word	0x40012c00

080026d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80026d8:	b480      	push	{r7}
 80026da:	b087      	sub	sp, #28
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	f003 031f 	and.w	r3, r3, #31
 80026ea:	2201      	movs	r2, #1
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6a1a      	ldr	r2, [r3, #32]
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	43db      	mvns	r3, r3
 80026fa:	401a      	ands	r2, r3
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6a1a      	ldr	r2, [r3, #32]
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	f003 031f 	and.w	r3, r3, #31
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	fa01 f303 	lsl.w	r3, r1, r3
 8002710:	431a      	orrs	r2, r3
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	621a      	str	r2, [r3, #32]
}
 8002716:	bf00      	nop
 8002718:	371c      	adds	r7, #28
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr

08002720 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002730:	2b01      	cmp	r3, #1
 8002732:	d101      	bne.n	8002738 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002734:	2302      	movs	r3, #2
 8002736:	e046      	b.n	80027c6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2202      	movs	r2, #2
 8002744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800275e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68fa      	ldr	r2, [r7, #12]
 8002766:	4313      	orrs	r3, r2
 8002768:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68fa      	ldr	r2, [r7, #12]
 8002770:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a16      	ldr	r2, [pc, #88]	@ (80027d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d00e      	beq.n	800279a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002784:	d009      	beq.n	800279a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a12      	ldr	r2, [pc, #72]	@ (80027d4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d004      	beq.n	800279a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a10      	ldr	r2, [pc, #64]	@ (80027d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d10c      	bne.n	80027b4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	68ba      	ldr	r2, [r7, #8]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	68ba      	ldr	r2, [r7, #8]
 80027b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3714      	adds	r7, #20
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr
 80027d0:	40012c00 	.word	0x40012c00
 80027d4:	40000400 	.word	0x40000400
 80027d8:	40000800 	.word	0x40000800

080027dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80027dc:	b480      	push	{r7}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80027e6:	2300      	movs	r3, #0
 80027e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d101      	bne.n	80027f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80027f4:	2302      	movs	r3, #2
 80027f6:	e03d      	b.n	8002874 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	4313      	orrs	r3, r2
 800280c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	4313      	orrs	r3, r2
 800281a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	4313      	orrs	r3, r2
 8002828:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4313      	orrs	r3, r2
 8002836:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	4313      	orrs	r3, r2
 8002844:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	695b      	ldr	r3, [r3, #20]
 8002850:	4313      	orrs	r3, r2
 8002852:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	4313      	orrs	r3, r2
 8002860:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	3714      	adds	r7, #20
 8002878:	46bd      	mov	sp, r7
 800287a:	bc80      	pop	{r7}
 800287c:	4770      	bx	lr

0800287e <memset>:
 800287e:	4603      	mov	r3, r0
 8002880:	4402      	add	r2, r0
 8002882:	4293      	cmp	r3, r2
 8002884:	d100      	bne.n	8002888 <memset+0xa>
 8002886:	4770      	bx	lr
 8002888:	f803 1b01 	strb.w	r1, [r3], #1
 800288c:	e7f9      	b.n	8002882 <memset+0x4>
	...

08002890 <__errno>:
 8002890:	4b01      	ldr	r3, [pc, #4]	@ (8002898 <__errno+0x8>)
 8002892:	6818      	ldr	r0, [r3, #0]
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	2000000c 	.word	0x2000000c

0800289c <__libc_init_array>:
 800289c:	b570      	push	{r4, r5, r6, lr}
 800289e:	2600      	movs	r6, #0
 80028a0:	4d0c      	ldr	r5, [pc, #48]	@ (80028d4 <__libc_init_array+0x38>)
 80028a2:	4c0d      	ldr	r4, [pc, #52]	@ (80028d8 <__libc_init_array+0x3c>)
 80028a4:	1b64      	subs	r4, r4, r5
 80028a6:	10a4      	asrs	r4, r4, #2
 80028a8:	42a6      	cmp	r6, r4
 80028aa:	d109      	bne.n	80028c0 <__libc_init_array+0x24>
 80028ac:	f001 f9a4 	bl	8003bf8 <_init>
 80028b0:	2600      	movs	r6, #0
 80028b2:	4d0a      	ldr	r5, [pc, #40]	@ (80028dc <__libc_init_array+0x40>)
 80028b4:	4c0a      	ldr	r4, [pc, #40]	@ (80028e0 <__libc_init_array+0x44>)
 80028b6:	1b64      	subs	r4, r4, r5
 80028b8:	10a4      	asrs	r4, r4, #2
 80028ba:	42a6      	cmp	r6, r4
 80028bc:	d105      	bne.n	80028ca <__libc_init_array+0x2e>
 80028be:	bd70      	pop	{r4, r5, r6, pc}
 80028c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80028c4:	4798      	blx	r3
 80028c6:	3601      	adds	r6, #1
 80028c8:	e7ee      	b.n	80028a8 <__libc_init_array+0xc>
 80028ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80028ce:	4798      	blx	r3
 80028d0:	3601      	adds	r6, #1
 80028d2:	e7f2      	b.n	80028ba <__libc_init_array+0x1e>
 80028d4:	0800406c 	.word	0x0800406c
 80028d8:	0800406c 	.word	0x0800406c
 80028dc:	0800406c 	.word	0x0800406c
 80028e0:	08004070 	.word	0x08004070

080028e4 <acosf>:
 80028e4:	b538      	push	{r3, r4, r5, lr}
 80028e6:	4604      	mov	r4, r0
 80028e8:	f000 f98e 	bl	8002c08 <__ieee754_acosf>
 80028ec:	4621      	mov	r1, r4
 80028ee:	4605      	mov	r5, r0
 80028f0:	4620      	mov	r0, r4
 80028f2:	f7fd feff 	bl	80006f4 <__aeabi_fcmpun>
 80028f6:	b980      	cbnz	r0, 800291a <acosf+0x36>
 80028f8:	4620      	mov	r0, r4
 80028fa:	f000 f84d 	bl	8002998 <fabsf>
 80028fe:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002902:	f7fd feed 	bl	80006e0 <__aeabi_fcmpgt>
 8002906:	b140      	cbz	r0, 800291a <acosf+0x36>
 8002908:	f7ff ffc2 	bl	8002890 <__errno>
 800290c:	2321      	movs	r3, #33	@ 0x21
 800290e:	6003      	str	r3, [r0, #0]
 8002910:	4803      	ldr	r0, [pc, #12]	@ (8002920 <acosf+0x3c>)
 8002912:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002916:	f000 b87d 	b.w	8002a14 <nanf>
 800291a:	4628      	mov	r0, r5
 800291c:	bd38      	pop	{r3, r4, r5, pc}
 800291e:	bf00      	nop
 8002920:	08003c5a 	.word	0x08003c5a

08002924 <atan2f>:
 8002924:	f000 bad2 	b.w	8002ecc <__ieee754_atan2f>

08002928 <cosf>:
 8002928:	b507      	push	{r0, r1, r2, lr}
 800292a:	4a1a      	ldr	r2, [pc, #104]	@ (8002994 <cosf+0x6c>)
 800292c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8002930:	4293      	cmp	r3, r2
 8002932:	4601      	mov	r1, r0
 8002934:	d805      	bhi.n	8002942 <cosf+0x1a>
 8002936:	2100      	movs	r1, #0
 8002938:	b003      	add	sp, #12
 800293a:	f85d eb04 	ldr.w	lr, [sp], #4
 800293e:	f000 b86d 	b.w	8002a1c <__kernel_cosf>
 8002942:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8002946:	d304      	bcc.n	8002952 <cosf+0x2a>
 8002948:	f7fd fc04 	bl	8000154 <__aeabi_fsub>
 800294c:	b003      	add	sp, #12
 800294e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002952:	4669      	mov	r1, sp
 8002954:	f000 fb42 	bl	8002fdc <__ieee754_rem_pio2f>
 8002958:	f000 0203 	and.w	r2, r0, #3
 800295c:	2a01      	cmp	r2, #1
 800295e:	d007      	beq.n	8002970 <cosf+0x48>
 8002960:	2a02      	cmp	r2, #2
 8002962:	d00c      	beq.n	800297e <cosf+0x56>
 8002964:	b982      	cbnz	r2, 8002988 <cosf+0x60>
 8002966:	9901      	ldr	r1, [sp, #4]
 8002968:	9800      	ldr	r0, [sp, #0]
 800296a:	f000 f857 	bl	8002a1c <__kernel_cosf>
 800296e:	e7ed      	b.n	800294c <cosf+0x24>
 8002970:	9901      	ldr	r1, [sp, #4]
 8002972:	9800      	ldr	r0, [sp, #0]
 8002974:	f000 f8d2 	bl	8002b1c <__kernel_sinf>
 8002978:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800297c:	e7e6      	b.n	800294c <cosf+0x24>
 800297e:	9901      	ldr	r1, [sp, #4]
 8002980:	9800      	ldr	r0, [sp, #0]
 8002982:	f000 f84b 	bl	8002a1c <__kernel_cosf>
 8002986:	e7f7      	b.n	8002978 <cosf+0x50>
 8002988:	2201      	movs	r2, #1
 800298a:	9901      	ldr	r1, [sp, #4]
 800298c:	9800      	ldr	r0, [sp, #0]
 800298e:	f000 f8c5 	bl	8002b1c <__kernel_sinf>
 8002992:	e7db      	b.n	800294c <cosf+0x24>
 8002994:	3f490fd8 	.word	0x3f490fd8

08002998 <fabsf>:
 8002998:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800299c:	4770      	bx	lr
	...

080029a0 <sinf>:
 80029a0:	b507      	push	{r0, r1, r2, lr}
 80029a2:	4a1b      	ldr	r2, [pc, #108]	@ (8002a10 <sinf+0x70>)
 80029a4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80029a8:	4293      	cmp	r3, r2
 80029aa:	4601      	mov	r1, r0
 80029ac:	d806      	bhi.n	80029bc <sinf+0x1c>
 80029ae:	2200      	movs	r2, #0
 80029b0:	2100      	movs	r1, #0
 80029b2:	b003      	add	sp, #12
 80029b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80029b8:	f000 b8b0 	b.w	8002b1c <__kernel_sinf>
 80029bc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80029c0:	d304      	bcc.n	80029cc <sinf+0x2c>
 80029c2:	f7fd fbc7 	bl	8000154 <__aeabi_fsub>
 80029c6:	b003      	add	sp, #12
 80029c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80029cc:	4669      	mov	r1, sp
 80029ce:	f000 fb05 	bl	8002fdc <__ieee754_rem_pio2f>
 80029d2:	f000 0003 	and.w	r0, r0, #3
 80029d6:	2801      	cmp	r0, #1
 80029d8:	d008      	beq.n	80029ec <sinf+0x4c>
 80029da:	2802      	cmp	r0, #2
 80029dc:	d00b      	beq.n	80029f6 <sinf+0x56>
 80029de:	b990      	cbnz	r0, 8002a06 <sinf+0x66>
 80029e0:	2201      	movs	r2, #1
 80029e2:	9901      	ldr	r1, [sp, #4]
 80029e4:	9800      	ldr	r0, [sp, #0]
 80029e6:	f000 f899 	bl	8002b1c <__kernel_sinf>
 80029ea:	e7ec      	b.n	80029c6 <sinf+0x26>
 80029ec:	9901      	ldr	r1, [sp, #4]
 80029ee:	9800      	ldr	r0, [sp, #0]
 80029f0:	f000 f814 	bl	8002a1c <__kernel_cosf>
 80029f4:	e7e7      	b.n	80029c6 <sinf+0x26>
 80029f6:	2201      	movs	r2, #1
 80029f8:	9901      	ldr	r1, [sp, #4]
 80029fa:	9800      	ldr	r0, [sp, #0]
 80029fc:	f000 f88e 	bl	8002b1c <__kernel_sinf>
 8002a00:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8002a04:	e7df      	b.n	80029c6 <sinf+0x26>
 8002a06:	9901      	ldr	r1, [sp, #4]
 8002a08:	9800      	ldr	r0, [sp, #0]
 8002a0a:	f000 f807 	bl	8002a1c <__kernel_cosf>
 8002a0e:	e7f7      	b.n	8002a00 <sinf+0x60>
 8002a10:	3f490fd8 	.word	0x3f490fd8

08002a14 <nanf>:
 8002a14:	4800      	ldr	r0, [pc, #0]	@ (8002a18 <nanf+0x4>)
 8002a16:	4770      	bx	lr
 8002a18:	7fc00000 	.word	0x7fc00000

08002a1c <__kernel_cosf>:
 8002a1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a20:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8002a24:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 8002a28:	4606      	mov	r6, r0
 8002a2a:	4688      	mov	r8, r1
 8002a2c:	d203      	bcs.n	8002a36 <__kernel_cosf+0x1a>
 8002a2e:	f7fd fe77 	bl	8000720 <__aeabi_f2iz>
 8002a32:	2800      	cmp	r0, #0
 8002a34:	d05c      	beq.n	8002af0 <__kernel_cosf+0xd4>
 8002a36:	4631      	mov	r1, r6
 8002a38:	4630      	mov	r0, r6
 8002a3a:	f7fd fc95 	bl	8000368 <__aeabi_fmul>
 8002a3e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8002a42:	4604      	mov	r4, r0
 8002a44:	f7fd fc90 	bl	8000368 <__aeabi_fmul>
 8002a48:	492b      	ldr	r1, [pc, #172]	@ (8002af8 <__kernel_cosf+0xdc>)
 8002a4a:	4607      	mov	r7, r0
 8002a4c:	4620      	mov	r0, r4
 8002a4e:	f7fd fc8b 	bl	8000368 <__aeabi_fmul>
 8002a52:	492a      	ldr	r1, [pc, #168]	@ (8002afc <__kernel_cosf+0xe0>)
 8002a54:	f7fd fb80 	bl	8000158 <__addsf3>
 8002a58:	4621      	mov	r1, r4
 8002a5a:	f7fd fc85 	bl	8000368 <__aeabi_fmul>
 8002a5e:	4928      	ldr	r1, [pc, #160]	@ (8002b00 <__kernel_cosf+0xe4>)
 8002a60:	f7fd fb78 	bl	8000154 <__aeabi_fsub>
 8002a64:	4621      	mov	r1, r4
 8002a66:	f7fd fc7f 	bl	8000368 <__aeabi_fmul>
 8002a6a:	4926      	ldr	r1, [pc, #152]	@ (8002b04 <__kernel_cosf+0xe8>)
 8002a6c:	f7fd fb74 	bl	8000158 <__addsf3>
 8002a70:	4621      	mov	r1, r4
 8002a72:	f7fd fc79 	bl	8000368 <__aeabi_fmul>
 8002a76:	4924      	ldr	r1, [pc, #144]	@ (8002b08 <__kernel_cosf+0xec>)
 8002a78:	f7fd fb6c 	bl	8000154 <__aeabi_fsub>
 8002a7c:	4621      	mov	r1, r4
 8002a7e:	f7fd fc73 	bl	8000368 <__aeabi_fmul>
 8002a82:	4922      	ldr	r1, [pc, #136]	@ (8002b0c <__kernel_cosf+0xf0>)
 8002a84:	f7fd fb68 	bl	8000158 <__addsf3>
 8002a88:	4621      	mov	r1, r4
 8002a8a:	f7fd fc6d 	bl	8000368 <__aeabi_fmul>
 8002a8e:	4621      	mov	r1, r4
 8002a90:	f7fd fc6a 	bl	8000368 <__aeabi_fmul>
 8002a94:	4641      	mov	r1, r8
 8002a96:	4604      	mov	r4, r0
 8002a98:	4630      	mov	r0, r6
 8002a9a:	f7fd fc65 	bl	8000368 <__aeabi_fmul>
 8002a9e:	4601      	mov	r1, r0
 8002aa0:	4620      	mov	r0, r4
 8002aa2:	f7fd fb57 	bl	8000154 <__aeabi_fsub>
 8002aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8002b10 <__kernel_cosf+0xf4>)
 8002aa8:	4604      	mov	r4, r0
 8002aaa:	429d      	cmp	r5, r3
 8002aac:	d80a      	bhi.n	8002ac4 <__kernel_cosf+0xa8>
 8002aae:	4601      	mov	r1, r0
 8002ab0:	4638      	mov	r0, r7
 8002ab2:	f7fd fb4f 	bl	8000154 <__aeabi_fsub>
 8002ab6:	4601      	mov	r1, r0
 8002ab8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002abc:	f7fd fb4a 	bl	8000154 <__aeabi_fsub>
 8002ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ac4:	4b13      	ldr	r3, [pc, #76]	@ (8002b14 <__kernel_cosf+0xf8>)
 8002ac6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002aca:	429d      	cmp	r5, r3
 8002acc:	bf8c      	ite	hi
 8002ace:	4d12      	ldrhi	r5, [pc, #72]	@ (8002b18 <__kernel_cosf+0xfc>)
 8002ad0:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 8002ad4:	4629      	mov	r1, r5
 8002ad6:	f7fd fb3d 	bl	8000154 <__aeabi_fsub>
 8002ada:	4629      	mov	r1, r5
 8002adc:	4606      	mov	r6, r0
 8002ade:	4638      	mov	r0, r7
 8002ae0:	f7fd fb38 	bl	8000154 <__aeabi_fsub>
 8002ae4:	4621      	mov	r1, r4
 8002ae6:	f7fd fb35 	bl	8000154 <__aeabi_fsub>
 8002aea:	4601      	mov	r1, r0
 8002aec:	4630      	mov	r0, r6
 8002aee:	e7e5      	b.n	8002abc <__kernel_cosf+0xa0>
 8002af0:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002af4:	e7e4      	b.n	8002ac0 <__kernel_cosf+0xa4>
 8002af6:	bf00      	nop
 8002af8:	ad47d74e 	.word	0xad47d74e
 8002afc:	310f74f6 	.word	0x310f74f6
 8002b00:	3493f27c 	.word	0x3493f27c
 8002b04:	37d00d01 	.word	0x37d00d01
 8002b08:	3ab60b61 	.word	0x3ab60b61
 8002b0c:	3d2aaaab 	.word	0x3d2aaaab
 8002b10:	3e999999 	.word	0x3e999999
 8002b14:	3f480000 	.word	0x3f480000
 8002b18:	3e900000 	.word	0x3e900000

08002b1c <__kernel_sinf>:
 8002b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b20:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8002b24:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8002b28:	4604      	mov	r4, r0
 8002b2a:	460f      	mov	r7, r1
 8002b2c:	4691      	mov	r9, r2
 8002b2e:	d203      	bcs.n	8002b38 <__kernel_sinf+0x1c>
 8002b30:	f7fd fdf6 	bl	8000720 <__aeabi_f2iz>
 8002b34:	2800      	cmp	r0, #0
 8002b36:	d035      	beq.n	8002ba4 <__kernel_sinf+0x88>
 8002b38:	4621      	mov	r1, r4
 8002b3a:	4620      	mov	r0, r4
 8002b3c:	f7fd fc14 	bl	8000368 <__aeabi_fmul>
 8002b40:	4605      	mov	r5, r0
 8002b42:	4601      	mov	r1, r0
 8002b44:	4620      	mov	r0, r4
 8002b46:	f7fd fc0f 	bl	8000368 <__aeabi_fmul>
 8002b4a:	4929      	ldr	r1, [pc, #164]	@ (8002bf0 <__kernel_sinf+0xd4>)
 8002b4c:	4606      	mov	r6, r0
 8002b4e:	4628      	mov	r0, r5
 8002b50:	f7fd fc0a 	bl	8000368 <__aeabi_fmul>
 8002b54:	4927      	ldr	r1, [pc, #156]	@ (8002bf4 <__kernel_sinf+0xd8>)
 8002b56:	f7fd fafd 	bl	8000154 <__aeabi_fsub>
 8002b5a:	4629      	mov	r1, r5
 8002b5c:	f7fd fc04 	bl	8000368 <__aeabi_fmul>
 8002b60:	4925      	ldr	r1, [pc, #148]	@ (8002bf8 <__kernel_sinf+0xdc>)
 8002b62:	f7fd faf9 	bl	8000158 <__addsf3>
 8002b66:	4629      	mov	r1, r5
 8002b68:	f7fd fbfe 	bl	8000368 <__aeabi_fmul>
 8002b6c:	4923      	ldr	r1, [pc, #140]	@ (8002bfc <__kernel_sinf+0xe0>)
 8002b6e:	f7fd faf1 	bl	8000154 <__aeabi_fsub>
 8002b72:	4629      	mov	r1, r5
 8002b74:	f7fd fbf8 	bl	8000368 <__aeabi_fmul>
 8002b78:	4921      	ldr	r1, [pc, #132]	@ (8002c00 <__kernel_sinf+0xe4>)
 8002b7a:	f7fd faed 	bl	8000158 <__addsf3>
 8002b7e:	4680      	mov	r8, r0
 8002b80:	f1b9 0f00 	cmp.w	r9, #0
 8002b84:	d111      	bne.n	8002baa <__kernel_sinf+0x8e>
 8002b86:	4601      	mov	r1, r0
 8002b88:	4628      	mov	r0, r5
 8002b8a:	f7fd fbed 	bl	8000368 <__aeabi_fmul>
 8002b8e:	491d      	ldr	r1, [pc, #116]	@ (8002c04 <__kernel_sinf+0xe8>)
 8002b90:	f7fd fae0 	bl	8000154 <__aeabi_fsub>
 8002b94:	4631      	mov	r1, r6
 8002b96:	f7fd fbe7 	bl	8000368 <__aeabi_fmul>
 8002b9a:	4601      	mov	r1, r0
 8002b9c:	4620      	mov	r0, r4
 8002b9e:	f7fd fadb 	bl	8000158 <__addsf3>
 8002ba2:	4604      	mov	r4, r0
 8002ba4:	4620      	mov	r0, r4
 8002ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002baa:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8002bae:	4638      	mov	r0, r7
 8002bb0:	f7fd fbda 	bl	8000368 <__aeabi_fmul>
 8002bb4:	4641      	mov	r1, r8
 8002bb6:	4681      	mov	r9, r0
 8002bb8:	4630      	mov	r0, r6
 8002bba:	f7fd fbd5 	bl	8000368 <__aeabi_fmul>
 8002bbe:	4601      	mov	r1, r0
 8002bc0:	4648      	mov	r0, r9
 8002bc2:	f7fd fac7 	bl	8000154 <__aeabi_fsub>
 8002bc6:	4629      	mov	r1, r5
 8002bc8:	f7fd fbce 	bl	8000368 <__aeabi_fmul>
 8002bcc:	4639      	mov	r1, r7
 8002bce:	f7fd fac1 	bl	8000154 <__aeabi_fsub>
 8002bd2:	490c      	ldr	r1, [pc, #48]	@ (8002c04 <__kernel_sinf+0xe8>)
 8002bd4:	4605      	mov	r5, r0
 8002bd6:	4630      	mov	r0, r6
 8002bd8:	f7fd fbc6 	bl	8000368 <__aeabi_fmul>
 8002bdc:	4601      	mov	r1, r0
 8002bde:	4628      	mov	r0, r5
 8002be0:	f7fd faba 	bl	8000158 <__addsf3>
 8002be4:	4601      	mov	r1, r0
 8002be6:	4620      	mov	r0, r4
 8002be8:	f7fd fab4 	bl	8000154 <__aeabi_fsub>
 8002bec:	e7d9      	b.n	8002ba2 <__kernel_sinf+0x86>
 8002bee:	bf00      	nop
 8002bf0:	2f2ec9d3 	.word	0x2f2ec9d3
 8002bf4:	32d72f34 	.word	0x32d72f34
 8002bf8:	3638ef1b 	.word	0x3638ef1b
 8002bfc:	39500d01 	.word	0x39500d01
 8002c00:	3c088889 	.word	0x3c088889
 8002c04:	3e2aaaab 	.word	0x3e2aaaab

08002c08 <__ieee754_acosf>:
 8002c08:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8002c0c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8002c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c12:	4605      	mov	r5, r0
 8002c14:	d104      	bne.n	8002c20 <__ieee754_acosf+0x18>
 8002c16:	2800      	cmp	r0, #0
 8002c18:	f340 8136 	ble.w	8002e88 <__ieee754_acosf+0x280>
 8002c1c:	2000      	movs	r0, #0
 8002c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c20:	d906      	bls.n	8002c30 <__ieee754_acosf+0x28>
 8002c22:	4601      	mov	r1, r0
 8002c24:	f7fd fa96 	bl	8000154 <__aeabi_fsub>
 8002c28:	4601      	mov	r1, r0
 8002c2a:	f7fd fc51 	bl	80004d0 <__aeabi_fdiv>
 8002c2e:	e7f6      	b.n	8002c1e <__ieee754_acosf+0x16>
 8002c30:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 8002c34:	d257      	bcs.n	8002ce6 <__ieee754_acosf+0xde>
 8002c36:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 8002c3a:	f240 8127 	bls.w	8002e8c <__ieee754_acosf+0x284>
 8002c3e:	4601      	mov	r1, r0
 8002c40:	f7fd fb92 	bl	8000368 <__aeabi_fmul>
 8002c44:	4604      	mov	r4, r0
 8002c46:	4992      	ldr	r1, [pc, #584]	@ (8002e90 <__ieee754_acosf+0x288>)
 8002c48:	f7fd fb8e 	bl	8000368 <__aeabi_fmul>
 8002c4c:	4991      	ldr	r1, [pc, #580]	@ (8002e94 <__ieee754_acosf+0x28c>)
 8002c4e:	f7fd fa83 	bl	8000158 <__addsf3>
 8002c52:	4621      	mov	r1, r4
 8002c54:	f7fd fb88 	bl	8000368 <__aeabi_fmul>
 8002c58:	498f      	ldr	r1, [pc, #572]	@ (8002e98 <__ieee754_acosf+0x290>)
 8002c5a:	f7fd fa7b 	bl	8000154 <__aeabi_fsub>
 8002c5e:	4621      	mov	r1, r4
 8002c60:	f7fd fb82 	bl	8000368 <__aeabi_fmul>
 8002c64:	498d      	ldr	r1, [pc, #564]	@ (8002e9c <__ieee754_acosf+0x294>)
 8002c66:	f7fd fa77 	bl	8000158 <__addsf3>
 8002c6a:	4621      	mov	r1, r4
 8002c6c:	f7fd fb7c 	bl	8000368 <__aeabi_fmul>
 8002c70:	498b      	ldr	r1, [pc, #556]	@ (8002ea0 <__ieee754_acosf+0x298>)
 8002c72:	f7fd fa6f 	bl	8000154 <__aeabi_fsub>
 8002c76:	4621      	mov	r1, r4
 8002c78:	f7fd fb76 	bl	8000368 <__aeabi_fmul>
 8002c7c:	4989      	ldr	r1, [pc, #548]	@ (8002ea4 <__ieee754_acosf+0x29c>)
 8002c7e:	f7fd fa6b 	bl	8000158 <__addsf3>
 8002c82:	4621      	mov	r1, r4
 8002c84:	f7fd fb70 	bl	8000368 <__aeabi_fmul>
 8002c88:	4987      	ldr	r1, [pc, #540]	@ (8002ea8 <__ieee754_acosf+0x2a0>)
 8002c8a:	4606      	mov	r6, r0
 8002c8c:	4620      	mov	r0, r4
 8002c8e:	f7fd fb6b 	bl	8000368 <__aeabi_fmul>
 8002c92:	4986      	ldr	r1, [pc, #536]	@ (8002eac <__ieee754_acosf+0x2a4>)
 8002c94:	f7fd fa5e 	bl	8000154 <__aeabi_fsub>
 8002c98:	4621      	mov	r1, r4
 8002c9a:	f7fd fb65 	bl	8000368 <__aeabi_fmul>
 8002c9e:	4984      	ldr	r1, [pc, #528]	@ (8002eb0 <__ieee754_acosf+0x2a8>)
 8002ca0:	f7fd fa5a 	bl	8000158 <__addsf3>
 8002ca4:	4621      	mov	r1, r4
 8002ca6:	f7fd fb5f 	bl	8000368 <__aeabi_fmul>
 8002caa:	4982      	ldr	r1, [pc, #520]	@ (8002eb4 <__ieee754_acosf+0x2ac>)
 8002cac:	f7fd fa52 	bl	8000154 <__aeabi_fsub>
 8002cb0:	4621      	mov	r1, r4
 8002cb2:	f7fd fb59 	bl	8000368 <__aeabi_fmul>
 8002cb6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002cba:	f7fd fa4d 	bl	8000158 <__addsf3>
 8002cbe:	4601      	mov	r1, r0
 8002cc0:	4630      	mov	r0, r6
 8002cc2:	f7fd fc05 	bl	80004d0 <__aeabi_fdiv>
 8002cc6:	4629      	mov	r1, r5
 8002cc8:	f7fd fb4e 	bl	8000368 <__aeabi_fmul>
 8002ccc:	4601      	mov	r1, r0
 8002cce:	487a      	ldr	r0, [pc, #488]	@ (8002eb8 <__ieee754_acosf+0x2b0>)
 8002cd0:	f7fd fa40 	bl	8000154 <__aeabi_fsub>
 8002cd4:	4601      	mov	r1, r0
 8002cd6:	4628      	mov	r0, r5
 8002cd8:	f7fd fa3c 	bl	8000154 <__aeabi_fsub>
 8002cdc:	4601      	mov	r1, r0
 8002cde:	4877      	ldr	r0, [pc, #476]	@ (8002ebc <__ieee754_acosf+0x2b4>)
 8002ce0:	f7fd fa38 	bl	8000154 <__aeabi_fsub>
 8002ce4:	e79b      	b.n	8002c1e <__ieee754_acosf+0x16>
 8002ce6:	2800      	cmp	r0, #0
 8002ce8:	da5c      	bge.n	8002da4 <__ieee754_acosf+0x19c>
 8002cea:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002cee:	f7fd fa33 	bl	8000158 <__addsf3>
 8002cf2:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8002cf6:	f7fd fb37 	bl	8000368 <__aeabi_fmul>
 8002cfa:	4604      	mov	r4, r0
 8002cfc:	4964      	ldr	r1, [pc, #400]	@ (8002e90 <__ieee754_acosf+0x288>)
 8002cfe:	f7fd fb33 	bl	8000368 <__aeabi_fmul>
 8002d02:	4964      	ldr	r1, [pc, #400]	@ (8002e94 <__ieee754_acosf+0x28c>)
 8002d04:	f7fd fa28 	bl	8000158 <__addsf3>
 8002d08:	4621      	mov	r1, r4
 8002d0a:	f7fd fb2d 	bl	8000368 <__aeabi_fmul>
 8002d0e:	4962      	ldr	r1, [pc, #392]	@ (8002e98 <__ieee754_acosf+0x290>)
 8002d10:	f7fd fa20 	bl	8000154 <__aeabi_fsub>
 8002d14:	4621      	mov	r1, r4
 8002d16:	f7fd fb27 	bl	8000368 <__aeabi_fmul>
 8002d1a:	4960      	ldr	r1, [pc, #384]	@ (8002e9c <__ieee754_acosf+0x294>)
 8002d1c:	f7fd fa1c 	bl	8000158 <__addsf3>
 8002d20:	4621      	mov	r1, r4
 8002d22:	f7fd fb21 	bl	8000368 <__aeabi_fmul>
 8002d26:	495e      	ldr	r1, [pc, #376]	@ (8002ea0 <__ieee754_acosf+0x298>)
 8002d28:	f7fd fa14 	bl	8000154 <__aeabi_fsub>
 8002d2c:	4621      	mov	r1, r4
 8002d2e:	f7fd fb1b 	bl	8000368 <__aeabi_fmul>
 8002d32:	495c      	ldr	r1, [pc, #368]	@ (8002ea4 <__ieee754_acosf+0x29c>)
 8002d34:	f7fd fa10 	bl	8000158 <__addsf3>
 8002d38:	4621      	mov	r1, r4
 8002d3a:	f7fd fb15 	bl	8000368 <__aeabi_fmul>
 8002d3e:	495a      	ldr	r1, [pc, #360]	@ (8002ea8 <__ieee754_acosf+0x2a0>)
 8002d40:	4605      	mov	r5, r0
 8002d42:	4620      	mov	r0, r4
 8002d44:	f7fd fb10 	bl	8000368 <__aeabi_fmul>
 8002d48:	4958      	ldr	r1, [pc, #352]	@ (8002eac <__ieee754_acosf+0x2a4>)
 8002d4a:	f7fd fa03 	bl	8000154 <__aeabi_fsub>
 8002d4e:	4621      	mov	r1, r4
 8002d50:	f7fd fb0a 	bl	8000368 <__aeabi_fmul>
 8002d54:	4956      	ldr	r1, [pc, #344]	@ (8002eb0 <__ieee754_acosf+0x2a8>)
 8002d56:	f7fd f9ff 	bl	8000158 <__addsf3>
 8002d5a:	4621      	mov	r1, r4
 8002d5c:	f7fd fb04 	bl	8000368 <__aeabi_fmul>
 8002d60:	4954      	ldr	r1, [pc, #336]	@ (8002eb4 <__ieee754_acosf+0x2ac>)
 8002d62:	f7fd f9f7 	bl	8000154 <__aeabi_fsub>
 8002d66:	4621      	mov	r1, r4
 8002d68:	f7fd fafe 	bl	8000368 <__aeabi_fmul>
 8002d6c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002d70:	f7fd f9f2 	bl	8000158 <__addsf3>
 8002d74:	4606      	mov	r6, r0
 8002d76:	4620      	mov	r0, r4
 8002d78:	f000 fba2 	bl	80034c0 <__ieee754_sqrtf>
 8002d7c:	4604      	mov	r4, r0
 8002d7e:	4631      	mov	r1, r6
 8002d80:	4628      	mov	r0, r5
 8002d82:	f7fd fba5 	bl	80004d0 <__aeabi_fdiv>
 8002d86:	4621      	mov	r1, r4
 8002d88:	f7fd faee 	bl	8000368 <__aeabi_fmul>
 8002d8c:	494a      	ldr	r1, [pc, #296]	@ (8002eb8 <__ieee754_acosf+0x2b0>)
 8002d8e:	f7fd f9e1 	bl	8000154 <__aeabi_fsub>
 8002d92:	4621      	mov	r1, r4
 8002d94:	f7fd f9e0 	bl	8000158 <__addsf3>
 8002d98:	4601      	mov	r1, r0
 8002d9a:	f7fd f9dd 	bl	8000158 <__addsf3>
 8002d9e:	4601      	mov	r1, r0
 8002da0:	4847      	ldr	r0, [pc, #284]	@ (8002ec0 <__ieee754_acosf+0x2b8>)
 8002da2:	e79d      	b.n	8002ce0 <__ieee754_acosf+0xd8>
 8002da4:	4601      	mov	r1, r0
 8002da6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002daa:	f7fd f9d3 	bl	8000154 <__aeabi_fsub>
 8002dae:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8002db2:	f7fd fad9 	bl	8000368 <__aeabi_fmul>
 8002db6:	4604      	mov	r4, r0
 8002db8:	f000 fb82 	bl	80034c0 <__ieee754_sqrtf>
 8002dbc:	4934      	ldr	r1, [pc, #208]	@ (8002e90 <__ieee754_acosf+0x288>)
 8002dbe:	4605      	mov	r5, r0
 8002dc0:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8002dc4:	4620      	mov	r0, r4
 8002dc6:	f7fd facf 	bl	8000368 <__aeabi_fmul>
 8002dca:	4932      	ldr	r1, [pc, #200]	@ (8002e94 <__ieee754_acosf+0x28c>)
 8002dcc:	f7fd f9c4 	bl	8000158 <__addsf3>
 8002dd0:	4621      	mov	r1, r4
 8002dd2:	f7fd fac9 	bl	8000368 <__aeabi_fmul>
 8002dd6:	4930      	ldr	r1, [pc, #192]	@ (8002e98 <__ieee754_acosf+0x290>)
 8002dd8:	f7fd f9bc 	bl	8000154 <__aeabi_fsub>
 8002ddc:	4621      	mov	r1, r4
 8002dde:	f7fd fac3 	bl	8000368 <__aeabi_fmul>
 8002de2:	492e      	ldr	r1, [pc, #184]	@ (8002e9c <__ieee754_acosf+0x294>)
 8002de4:	f7fd f9b8 	bl	8000158 <__addsf3>
 8002de8:	4621      	mov	r1, r4
 8002dea:	f7fd fabd 	bl	8000368 <__aeabi_fmul>
 8002dee:	492c      	ldr	r1, [pc, #176]	@ (8002ea0 <__ieee754_acosf+0x298>)
 8002df0:	f7fd f9b0 	bl	8000154 <__aeabi_fsub>
 8002df4:	4621      	mov	r1, r4
 8002df6:	f7fd fab7 	bl	8000368 <__aeabi_fmul>
 8002dfa:	492a      	ldr	r1, [pc, #168]	@ (8002ea4 <__ieee754_acosf+0x29c>)
 8002dfc:	f7fd f9ac 	bl	8000158 <__addsf3>
 8002e00:	4621      	mov	r1, r4
 8002e02:	f7fd fab1 	bl	8000368 <__aeabi_fmul>
 8002e06:	4928      	ldr	r1, [pc, #160]	@ (8002ea8 <__ieee754_acosf+0x2a0>)
 8002e08:	4607      	mov	r7, r0
 8002e0a:	4620      	mov	r0, r4
 8002e0c:	f7fd faac 	bl	8000368 <__aeabi_fmul>
 8002e10:	4926      	ldr	r1, [pc, #152]	@ (8002eac <__ieee754_acosf+0x2a4>)
 8002e12:	f7fd f99f 	bl	8000154 <__aeabi_fsub>
 8002e16:	4621      	mov	r1, r4
 8002e18:	f7fd faa6 	bl	8000368 <__aeabi_fmul>
 8002e1c:	4924      	ldr	r1, [pc, #144]	@ (8002eb0 <__ieee754_acosf+0x2a8>)
 8002e1e:	f7fd f99b 	bl	8000158 <__addsf3>
 8002e22:	4621      	mov	r1, r4
 8002e24:	f7fd faa0 	bl	8000368 <__aeabi_fmul>
 8002e28:	4922      	ldr	r1, [pc, #136]	@ (8002eb4 <__ieee754_acosf+0x2ac>)
 8002e2a:	f7fd f993 	bl	8000154 <__aeabi_fsub>
 8002e2e:	4621      	mov	r1, r4
 8002e30:	f7fd fa9a 	bl	8000368 <__aeabi_fmul>
 8002e34:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002e38:	f7fd f98e 	bl	8000158 <__addsf3>
 8002e3c:	4601      	mov	r1, r0
 8002e3e:	4638      	mov	r0, r7
 8002e40:	f7fd fb46 	bl	80004d0 <__aeabi_fdiv>
 8002e44:	4629      	mov	r1, r5
 8002e46:	f7fd fa8f 	bl	8000368 <__aeabi_fmul>
 8002e4a:	f026 060f 	bic.w	r6, r6, #15
 8002e4e:	4607      	mov	r7, r0
 8002e50:	4631      	mov	r1, r6
 8002e52:	4630      	mov	r0, r6
 8002e54:	f7fd fa88 	bl	8000368 <__aeabi_fmul>
 8002e58:	4601      	mov	r1, r0
 8002e5a:	4620      	mov	r0, r4
 8002e5c:	f7fd f97a 	bl	8000154 <__aeabi_fsub>
 8002e60:	4631      	mov	r1, r6
 8002e62:	4604      	mov	r4, r0
 8002e64:	4628      	mov	r0, r5
 8002e66:	f7fd f977 	bl	8000158 <__addsf3>
 8002e6a:	4601      	mov	r1, r0
 8002e6c:	4620      	mov	r0, r4
 8002e6e:	f7fd fb2f 	bl	80004d0 <__aeabi_fdiv>
 8002e72:	4601      	mov	r1, r0
 8002e74:	4638      	mov	r0, r7
 8002e76:	f7fd f96f 	bl	8000158 <__addsf3>
 8002e7a:	4631      	mov	r1, r6
 8002e7c:	f7fd f96c 	bl	8000158 <__addsf3>
 8002e80:	4601      	mov	r1, r0
 8002e82:	f7fd f969 	bl	8000158 <__addsf3>
 8002e86:	e6ca      	b.n	8002c1e <__ieee754_acosf+0x16>
 8002e88:	480e      	ldr	r0, [pc, #56]	@ (8002ec4 <__ieee754_acosf+0x2bc>)
 8002e8a:	e6c8      	b.n	8002c1e <__ieee754_acosf+0x16>
 8002e8c:	480e      	ldr	r0, [pc, #56]	@ (8002ec8 <__ieee754_acosf+0x2c0>)
 8002e8e:	e6c6      	b.n	8002c1e <__ieee754_acosf+0x16>
 8002e90:	3811ef08 	.word	0x3811ef08
 8002e94:	3a4f7f04 	.word	0x3a4f7f04
 8002e98:	3d241146 	.word	0x3d241146
 8002e9c:	3e4e0aa8 	.word	0x3e4e0aa8
 8002ea0:	3ea6b090 	.word	0x3ea6b090
 8002ea4:	3e2aaaab 	.word	0x3e2aaaab
 8002ea8:	3d9dc62e 	.word	0x3d9dc62e
 8002eac:	3f303361 	.word	0x3f303361
 8002eb0:	4001572d 	.word	0x4001572d
 8002eb4:	4019d139 	.word	0x4019d139
 8002eb8:	33a22168 	.word	0x33a22168
 8002ebc:	3fc90fda 	.word	0x3fc90fda
 8002ec0:	40490fda 	.word	0x40490fda
 8002ec4:	40490fdb 	.word	0x40490fdb
 8002ec8:	3fc90fdb 	.word	0x3fc90fdb

08002ecc <__ieee754_atan2f>:
 8002ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ece:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8002ed2:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	d805      	bhi.n	8002ee6 <__ieee754_atan2f+0x1a>
 8002eda:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8002ede:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8002ee2:	4607      	mov	r7, r0
 8002ee4:	d904      	bls.n	8002ef0 <__ieee754_atan2f+0x24>
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7fd f936 	bl	8000158 <__addsf3>
 8002eec:	4603      	mov	r3, r0
 8002eee:	e010      	b.n	8002f12 <__ieee754_atan2f+0x46>
 8002ef0:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 8002ef4:	d103      	bne.n	8002efe <__ieee754_atan2f+0x32>
 8002ef6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002efa:	f000 b9d5 	b.w	80032a8 <atanf>
 8002efe:	178c      	asrs	r4, r1, #30
 8002f00:	f004 0402 	and.w	r4, r4, #2
 8002f04:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8002f08:	b92a      	cbnz	r2, 8002f16 <__ieee754_atan2f+0x4a>
 8002f0a:	2c02      	cmp	r4, #2
 8002f0c:	d04b      	beq.n	8002fa6 <__ieee754_atan2f+0xda>
 8002f0e:	2c03      	cmp	r4, #3
 8002f10:	d04b      	beq.n	8002faa <__ieee754_atan2f+0xde>
 8002f12:	4618      	mov	r0, r3
 8002f14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f16:	b91e      	cbnz	r6, 8002f20 <__ieee754_atan2f+0x54>
 8002f18:	2f00      	cmp	r7, #0
 8002f1a:	db4c      	blt.n	8002fb6 <__ieee754_atan2f+0xea>
 8002f1c:	4b27      	ldr	r3, [pc, #156]	@ (8002fbc <__ieee754_atan2f+0xf0>)
 8002f1e:	e7f8      	b.n	8002f12 <__ieee754_atan2f+0x46>
 8002f20:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8002f24:	d10e      	bne.n	8002f44 <__ieee754_atan2f+0x78>
 8002f26:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8002f2a:	f104 34ff 	add.w	r4, r4, #4294967295
 8002f2e:	d105      	bne.n	8002f3c <__ieee754_atan2f+0x70>
 8002f30:	2c02      	cmp	r4, #2
 8002f32:	d83c      	bhi.n	8002fae <__ieee754_atan2f+0xe2>
 8002f34:	4b22      	ldr	r3, [pc, #136]	@ (8002fc0 <__ieee754_atan2f+0xf4>)
 8002f36:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8002f3a:	e7ea      	b.n	8002f12 <__ieee754_atan2f+0x46>
 8002f3c:	2c02      	cmp	r4, #2
 8002f3e:	d838      	bhi.n	8002fb2 <__ieee754_atan2f+0xe6>
 8002f40:	4b20      	ldr	r3, [pc, #128]	@ (8002fc4 <__ieee754_atan2f+0xf8>)
 8002f42:	e7f8      	b.n	8002f36 <__ieee754_atan2f+0x6a>
 8002f44:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8002f48:	d0e6      	beq.n	8002f18 <__ieee754_atan2f+0x4c>
 8002f4a:	1b92      	subs	r2, r2, r6
 8002f4c:	f1b2 5ff4 	cmp.w	r2, #511705088	@ 0x1e800000
 8002f50:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8002f54:	da17      	bge.n	8002f86 <__ieee754_atan2f+0xba>
 8002f56:	2900      	cmp	r1, #0
 8002f58:	da01      	bge.n	8002f5e <__ieee754_atan2f+0x92>
 8002f5a:	303c      	adds	r0, #60	@ 0x3c
 8002f5c:	db15      	blt.n	8002f8a <__ieee754_atan2f+0xbe>
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7fd fab6 	bl	80004d0 <__aeabi_fdiv>
 8002f64:	f7ff fd18 	bl	8002998 <fabsf>
 8002f68:	f000 f99e 	bl	80032a8 <atanf>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2c01      	cmp	r4, #1
 8002f70:	d00d      	beq.n	8002f8e <__ieee754_atan2f+0xc2>
 8002f72:	2c02      	cmp	r4, #2
 8002f74:	d00e      	beq.n	8002f94 <__ieee754_atan2f+0xc8>
 8002f76:	2c00      	cmp	r4, #0
 8002f78:	d0cb      	beq.n	8002f12 <__ieee754_atan2f+0x46>
 8002f7a:	4913      	ldr	r1, [pc, #76]	@ (8002fc8 <__ieee754_atan2f+0xfc>)
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7fd f8eb 	bl	8000158 <__addsf3>
 8002f82:	4912      	ldr	r1, [pc, #72]	@ (8002fcc <__ieee754_atan2f+0x100>)
 8002f84:	e00c      	b.n	8002fa0 <__ieee754_atan2f+0xd4>
 8002f86:	4b0d      	ldr	r3, [pc, #52]	@ (8002fbc <__ieee754_atan2f+0xf0>)
 8002f88:	e7f1      	b.n	8002f6e <__ieee754_atan2f+0xa2>
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	e7ef      	b.n	8002f6e <__ieee754_atan2f+0xa2>
 8002f8e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8002f92:	e7be      	b.n	8002f12 <__ieee754_atan2f+0x46>
 8002f94:	490c      	ldr	r1, [pc, #48]	@ (8002fc8 <__ieee754_atan2f+0xfc>)
 8002f96:	4618      	mov	r0, r3
 8002f98:	f7fd f8de 	bl	8000158 <__addsf3>
 8002f9c:	4601      	mov	r1, r0
 8002f9e:	480b      	ldr	r0, [pc, #44]	@ (8002fcc <__ieee754_atan2f+0x100>)
 8002fa0:	f7fd f8d8 	bl	8000154 <__aeabi_fsub>
 8002fa4:	e7a2      	b.n	8002eec <__ieee754_atan2f+0x20>
 8002fa6:	4b09      	ldr	r3, [pc, #36]	@ (8002fcc <__ieee754_atan2f+0x100>)
 8002fa8:	e7b3      	b.n	8002f12 <__ieee754_atan2f+0x46>
 8002faa:	4b09      	ldr	r3, [pc, #36]	@ (8002fd0 <__ieee754_atan2f+0x104>)
 8002fac:	e7b1      	b.n	8002f12 <__ieee754_atan2f+0x46>
 8002fae:	4b09      	ldr	r3, [pc, #36]	@ (8002fd4 <__ieee754_atan2f+0x108>)
 8002fb0:	e7af      	b.n	8002f12 <__ieee754_atan2f+0x46>
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	e7ad      	b.n	8002f12 <__ieee754_atan2f+0x46>
 8002fb6:	4b08      	ldr	r3, [pc, #32]	@ (8002fd8 <__ieee754_atan2f+0x10c>)
 8002fb8:	e7ab      	b.n	8002f12 <__ieee754_atan2f+0x46>
 8002fba:	bf00      	nop
 8002fbc:	3fc90fdb 	.word	0x3fc90fdb
 8002fc0:	08003c68 	.word	0x08003c68
 8002fc4:	08003c5c 	.word	0x08003c5c
 8002fc8:	33bbbd2e 	.word	0x33bbbd2e
 8002fcc:	40490fdb 	.word	0x40490fdb
 8002fd0:	c0490fdb 	.word	0xc0490fdb
 8002fd4:	3f490fdb 	.word	0x3f490fdb
 8002fd8:	bfc90fdb 	.word	0xbfc90fdb

08002fdc <__ieee754_rem_pio2f>:
 8002fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fe0:	4aa4      	ldr	r2, [pc, #656]	@ (8003274 <__ieee754_rem_pio2f+0x298>)
 8002fe2:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8002fe6:	4590      	cmp	r8, r2
 8002fe8:	460c      	mov	r4, r1
 8002fea:	4682      	mov	sl, r0
 8002fec:	b087      	sub	sp, #28
 8002fee:	d804      	bhi.n	8002ffa <__ieee754_rem_pio2f+0x1e>
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	6008      	str	r0, [r1, #0]
 8002ff4:	604b      	str	r3, [r1, #4]
 8002ff6:	2500      	movs	r5, #0
 8002ff8:	e01d      	b.n	8003036 <__ieee754_rem_pio2f+0x5a>
 8002ffa:	4a9f      	ldr	r2, [pc, #636]	@ (8003278 <__ieee754_rem_pio2f+0x29c>)
 8002ffc:	4590      	cmp	r8, r2
 8002ffe:	d84f      	bhi.n	80030a0 <__ieee754_rem_pio2f+0xc4>
 8003000:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8003004:	2800      	cmp	r0, #0
 8003006:	499d      	ldr	r1, [pc, #628]	@ (800327c <__ieee754_rem_pio2f+0x2a0>)
 8003008:	4f9d      	ldr	r7, [pc, #628]	@ (8003280 <__ieee754_rem_pio2f+0x2a4>)
 800300a:	f025 050f 	bic.w	r5, r5, #15
 800300e:	dd24      	ble.n	800305a <__ieee754_rem_pio2f+0x7e>
 8003010:	f7fd f8a0 	bl	8000154 <__aeabi_fsub>
 8003014:	42bd      	cmp	r5, r7
 8003016:	4606      	mov	r6, r0
 8003018:	d011      	beq.n	800303e <__ieee754_rem_pio2f+0x62>
 800301a:	499a      	ldr	r1, [pc, #616]	@ (8003284 <__ieee754_rem_pio2f+0x2a8>)
 800301c:	f7fd f89a 	bl	8000154 <__aeabi_fsub>
 8003020:	4601      	mov	r1, r0
 8003022:	4605      	mov	r5, r0
 8003024:	4630      	mov	r0, r6
 8003026:	f7fd f895 	bl	8000154 <__aeabi_fsub>
 800302a:	4996      	ldr	r1, [pc, #600]	@ (8003284 <__ieee754_rem_pio2f+0x2a8>)
 800302c:	f7fd f892 	bl	8000154 <__aeabi_fsub>
 8003030:	6025      	str	r5, [r4, #0]
 8003032:	2501      	movs	r5, #1
 8003034:	6060      	str	r0, [r4, #4]
 8003036:	4628      	mov	r0, r5
 8003038:	b007      	add	sp, #28
 800303a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800303e:	4992      	ldr	r1, [pc, #584]	@ (8003288 <__ieee754_rem_pio2f+0x2ac>)
 8003040:	f7fd f888 	bl	8000154 <__aeabi_fsub>
 8003044:	4991      	ldr	r1, [pc, #580]	@ (800328c <__ieee754_rem_pio2f+0x2b0>)
 8003046:	4606      	mov	r6, r0
 8003048:	f7fd f884 	bl	8000154 <__aeabi_fsub>
 800304c:	4601      	mov	r1, r0
 800304e:	4605      	mov	r5, r0
 8003050:	4630      	mov	r0, r6
 8003052:	f7fd f87f 	bl	8000154 <__aeabi_fsub>
 8003056:	498d      	ldr	r1, [pc, #564]	@ (800328c <__ieee754_rem_pio2f+0x2b0>)
 8003058:	e7e8      	b.n	800302c <__ieee754_rem_pio2f+0x50>
 800305a:	f7fd f87d 	bl	8000158 <__addsf3>
 800305e:	42bd      	cmp	r5, r7
 8003060:	4606      	mov	r6, r0
 8003062:	d00f      	beq.n	8003084 <__ieee754_rem_pio2f+0xa8>
 8003064:	4987      	ldr	r1, [pc, #540]	@ (8003284 <__ieee754_rem_pio2f+0x2a8>)
 8003066:	f7fd f877 	bl	8000158 <__addsf3>
 800306a:	4601      	mov	r1, r0
 800306c:	4605      	mov	r5, r0
 800306e:	4630      	mov	r0, r6
 8003070:	f7fd f870 	bl	8000154 <__aeabi_fsub>
 8003074:	4983      	ldr	r1, [pc, #524]	@ (8003284 <__ieee754_rem_pio2f+0x2a8>)
 8003076:	f7fd f86f 	bl	8000158 <__addsf3>
 800307a:	6025      	str	r5, [r4, #0]
 800307c:	6060      	str	r0, [r4, #4]
 800307e:	f04f 35ff 	mov.w	r5, #4294967295
 8003082:	e7d8      	b.n	8003036 <__ieee754_rem_pio2f+0x5a>
 8003084:	4980      	ldr	r1, [pc, #512]	@ (8003288 <__ieee754_rem_pio2f+0x2ac>)
 8003086:	f7fd f867 	bl	8000158 <__addsf3>
 800308a:	4980      	ldr	r1, [pc, #512]	@ (800328c <__ieee754_rem_pio2f+0x2b0>)
 800308c:	4606      	mov	r6, r0
 800308e:	f7fd f863 	bl	8000158 <__addsf3>
 8003092:	4601      	mov	r1, r0
 8003094:	4605      	mov	r5, r0
 8003096:	4630      	mov	r0, r6
 8003098:	f7fd f85c 	bl	8000154 <__aeabi_fsub>
 800309c:	497b      	ldr	r1, [pc, #492]	@ (800328c <__ieee754_rem_pio2f+0x2b0>)
 800309e:	e7ea      	b.n	8003076 <__ieee754_rem_pio2f+0x9a>
 80030a0:	4a7b      	ldr	r2, [pc, #492]	@ (8003290 <__ieee754_rem_pio2f+0x2b4>)
 80030a2:	4590      	cmp	r8, r2
 80030a4:	f200 8095 	bhi.w	80031d2 <__ieee754_rem_pio2f+0x1f6>
 80030a8:	f7ff fc76 	bl	8002998 <fabsf>
 80030ac:	4979      	ldr	r1, [pc, #484]	@ (8003294 <__ieee754_rem_pio2f+0x2b8>)
 80030ae:	4606      	mov	r6, r0
 80030b0:	f7fd f95a 	bl	8000368 <__aeabi_fmul>
 80030b4:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80030b8:	f7fd f84e 	bl	8000158 <__addsf3>
 80030bc:	f7fd fb30 	bl	8000720 <__aeabi_f2iz>
 80030c0:	4605      	mov	r5, r0
 80030c2:	f7fd f8fd 	bl	80002c0 <__aeabi_i2f>
 80030c6:	496d      	ldr	r1, [pc, #436]	@ (800327c <__ieee754_rem_pio2f+0x2a0>)
 80030c8:	4681      	mov	r9, r0
 80030ca:	f7fd f94d 	bl	8000368 <__aeabi_fmul>
 80030ce:	4601      	mov	r1, r0
 80030d0:	4630      	mov	r0, r6
 80030d2:	f7fd f83f 	bl	8000154 <__aeabi_fsub>
 80030d6:	496b      	ldr	r1, [pc, #428]	@ (8003284 <__ieee754_rem_pio2f+0x2a8>)
 80030d8:	4607      	mov	r7, r0
 80030da:	4648      	mov	r0, r9
 80030dc:	f7fd f944 	bl	8000368 <__aeabi_fmul>
 80030e0:	2d1f      	cmp	r5, #31
 80030e2:	4606      	mov	r6, r0
 80030e4:	dc0e      	bgt.n	8003104 <__ieee754_rem_pio2f+0x128>
 80030e6:	4a6c      	ldr	r2, [pc, #432]	@ (8003298 <__ieee754_rem_pio2f+0x2bc>)
 80030e8:	1e69      	subs	r1, r5, #1
 80030ea:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80030ee:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 80030f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d004      	beq.n	8003104 <__ieee754_rem_pio2f+0x128>
 80030fa:	4631      	mov	r1, r6
 80030fc:	4638      	mov	r0, r7
 80030fe:	f7fd f829 	bl	8000154 <__aeabi_fsub>
 8003102:	e00b      	b.n	800311c <__ieee754_rem_pio2f+0x140>
 8003104:	4631      	mov	r1, r6
 8003106:	4638      	mov	r0, r7
 8003108:	f7fd f824 	bl	8000154 <__aeabi_fsub>
 800310c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8003110:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 8003114:	2b08      	cmp	r3, #8
 8003116:	ea4f 5be8 	mov.w	fp, r8, asr #23
 800311a:	dc01      	bgt.n	8003120 <__ieee754_rem_pio2f+0x144>
 800311c:	6020      	str	r0, [r4, #0]
 800311e:	e026      	b.n	800316e <__ieee754_rem_pio2f+0x192>
 8003120:	4959      	ldr	r1, [pc, #356]	@ (8003288 <__ieee754_rem_pio2f+0x2ac>)
 8003122:	4648      	mov	r0, r9
 8003124:	f7fd f920 	bl	8000368 <__aeabi_fmul>
 8003128:	4606      	mov	r6, r0
 800312a:	4601      	mov	r1, r0
 800312c:	4638      	mov	r0, r7
 800312e:	f7fd f811 	bl	8000154 <__aeabi_fsub>
 8003132:	4601      	mov	r1, r0
 8003134:	4680      	mov	r8, r0
 8003136:	4638      	mov	r0, r7
 8003138:	f7fd f80c 	bl	8000154 <__aeabi_fsub>
 800313c:	4631      	mov	r1, r6
 800313e:	f7fd f809 	bl	8000154 <__aeabi_fsub>
 8003142:	4606      	mov	r6, r0
 8003144:	4951      	ldr	r1, [pc, #324]	@ (800328c <__ieee754_rem_pio2f+0x2b0>)
 8003146:	4648      	mov	r0, r9
 8003148:	f7fd f90e 	bl	8000368 <__aeabi_fmul>
 800314c:	4631      	mov	r1, r6
 800314e:	f7fd f801 	bl	8000154 <__aeabi_fsub>
 8003152:	4601      	mov	r1, r0
 8003154:	4606      	mov	r6, r0
 8003156:	4640      	mov	r0, r8
 8003158:	f7fc fffc 	bl	8000154 <__aeabi_fsub>
 800315c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8003160:	ebab 0b03 	sub.w	fp, fp, r3
 8003164:	f1bb 0f19 	cmp.w	fp, #25
 8003168:	dc18      	bgt.n	800319c <__ieee754_rem_pio2f+0x1c0>
 800316a:	4647      	mov	r7, r8
 800316c:	6020      	str	r0, [r4, #0]
 800316e:	f8d4 8000 	ldr.w	r8, [r4]
 8003172:	4638      	mov	r0, r7
 8003174:	4641      	mov	r1, r8
 8003176:	f7fc ffed 	bl	8000154 <__aeabi_fsub>
 800317a:	4631      	mov	r1, r6
 800317c:	f7fc ffea 	bl	8000154 <__aeabi_fsub>
 8003180:	f1ba 0f00 	cmp.w	sl, #0
 8003184:	6060      	str	r0, [r4, #4]
 8003186:	f6bf af56 	bge.w	8003036 <__ieee754_rem_pio2f+0x5a>
 800318a:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 800318e:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003192:	f8c4 8000 	str.w	r8, [r4]
 8003196:	6060      	str	r0, [r4, #4]
 8003198:	426d      	negs	r5, r5
 800319a:	e74c      	b.n	8003036 <__ieee754_rem_pio2f+0x5a>
 800319c:	493f      	ldr	r1, [pc, #252]	@ (800329c <__ieee754_rem_pio2f+0x2c0>)
 800319e:	4648      	mov	r0, r9
 80031a0:	f7fd f8e2 	bl	8000368 <__aeabi_fmul>
 80031a4:	4606      	mov	r6, r0
 80031a6:	4601      	mov	r1, r0
 80031a8:	4640      	mov	r0, r8
 80031aa:	f7fc ffd3 	bl	8000154 <__aeabi_fsub>
 80031ae:	4601      	mov	r1, r0
 80031b0:	4607      	mov	r7, r0
 80031b2:	4640      	mov	r0, r8
 80031b4:	f7fc ffce 	bl	8000154 <__aeabi_fsub>
 80031b8:	4631      	mov	r1, r6
 80031ba:	f7fc ffcb 	bl	8000154 <__aeabi_fsub>
 80031be:	4606      	mov	r6, r0
 80031c0:	4937      	ldr	r1, [pc, #220]	@ (80032a0 <__ieee754_rem_pio2f+0x2c4>)
 80031c2:	4648      	mov	r0, r9
 80031c4:	f7fd f8d0 	bl	8000368 <__aeabi_fmul>
 80031c8:	4631      	mov	r1, r6
 80031ca:	f7fc ffc3 	bl	8000154 <__aeabi_fsub>
 80031ce:	4606      	mov	r6, r0
 80031d0:	e793      	b.n	80030fa <__ieee754_rem_pio2f+0x11e>
 80031d2:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80031d6:	d305      	bcc.n	80031e4 <__ieee754_rem_pio2f+0x208>
 80031d8:	4601      	mov	r1, r0
 80031da:	f7fc ffbb 	bl	8000154 <__aeabi_fsub>
 80031de:	6060      	str	r0, [r4, #4]
 80031e0:	6020      	str	r0, [r4, #0]
 80031e2:	e708      	b.n	8002ff6 <__ieee754_rem_pio2f+0x1a>
 80031e4:	ea4f 56e8 	mov.w	r6, r8, asr #23
 80031e8:	3e86      	subs	r6, #134	@ 0x86
 80031ea:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 80031ee:	4640      	mov	r0, r8
 80031f0:	f7fd fa96 	bl	8000720 <__aeabi_f2iz>
 80031f4:	f7fd f864 	bl	80002c0 <__aeabi_i2f>
 80031f8:	4601      	mov	r1, r0
 80031fa:	9003      	str	r0, [sp, #12]
 80031fc:	4640      	mov	r0, r8
 80031fe:	f7fc ffa9 	bl	8000154 <__aeabi_fsub>
 8003202:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8003206:	f7fd f8af 	bl	8000368 <__aeabi_fmul>
 800320a:	4607      	mov	r7, r0
 800320c:	f7fd fa88 	bl	8000720 <__aeabi_f2iz>
 8003210:	f7fd f856 	bl	80002c0 <__aeabi_i2f>
 8003214:	4601      	mov	r1, r0
 8003216:	9004      	str	r0, [sp, #16]
 8003218:	4605      	mov	r5, r0
 800321a:	4638      	mov	r0, r7
 800321c:	f7fc ff9a 	bl	8000154 <__aeabi_fsub>
 8003220:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8003224:	f7fd f8a0 	bl	8000368 <__aeabi_fmul>
 8003228:	2100      	movs	r1, #0
 800322a:	9005      	str	r0, [sp, #20]
 800322c:	f7fd fa30 	bl	8000690 <__aeabi_fcmpeq>
 8003230:	b1f0      	cbz	r0, 8003270 <__ieee754_rem_pio2f+0x294>
 8003232:	2100      	movs	r1, #0
 8003234:	4628      	mov	r0, r5
 8003236:	f7fd fa2b 	bl	8000690 <__aeabi_fcmpeq>
 800323a:	2800      	cmp	r0, #0
 800323c:	bf14      	ite	ne
 800323e:	2301      	movne	r3, #1
 8003240:	2302      	moveq	r3, #2
 8003242:	4a18      	ldr	r2, [pc, #96]	@ (80032a4 <__ieee754_rem_pio2f+0x2c8>)
 8003244:	4621      	mov	r1, r4
 8003246:	9201      	str	r2, [sp, #4]
 8003248:	2202      	movs	r2, #2
 800324a:	a803      	add	r0, sp, #12
 800324c:	9200      	str	r2, [sp, #0]
 800324e:	4632      	mov	r2, r6
 8003250:	f000 f9a6 	bl	80035a0 <__kernel_rem_pio2f>
 8003254:	f1ba 0f00 	cmp.w	sl, #0
 8003258:	4605      	mov	r5, r0
 800325a:	f6bf aeec 	bge.w	8003036 <__ieee754_rem_pio2f+0x5a>
 800325e:	6823      	ldr	r3, [r4, #0]
 8003260:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8003264:	6023      	str	r3, [r4, #0]
 8003266:	6863      	ldr	r3, [r4, #4]
 8003268:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800326c:	6063      	str	r3, [r4, #4]
 800326e:	e793      	b.n	8003198 <__ieee754_rem_pio2f+0x1bc>
 8003270:	2303      	movs	r3, #3
 8003272:	e7e6      	b.n	8003242 <__ieee754_rem_pio2f+0x266>
 8003274:	3f490fd8 	.word	0x3f490fd8
 8003278:	4016cbe3 	.word	0x4016cbe3
 800327c:	3fc90f80 	.word	0x3fc90f80
 8003280:	3fc90fd0 	.word	0x3fc90fd0
 8003284:	37354443 	.word	0x37354443
 8003288:	37354400 	.word	0x37354400
 800328c:	2e85a308 	.word	0x2e85a308
 8003290:	43490f80 	.word	0x43490f80
 8003294:	3f22f984 	.word	0x3f22f984
 8003298:	08003c74 	.word	0x08003c74
 800329c:	2e85a300 	.word	0x2e85a300
 80032a0:	248d3132 	.word	0x248d3132
 80032a4:	08003cf4 	.word	0x08003cf4

080032a8 <atanf>:
 80032a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032ac:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 80032b0:	f1b5 4fa1 	cmp.w	r5, #1350565888	@ 0x50800000
 80032b4:	4604      	mov	r4, r0
 80032b6:	4680      	mov	r8, r0
 80032b8:	d30e      	bcc.n	80032d8 <atanf+0x30>
 80032ba:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80032be:	d904      	bls.n	80032ca <atanf+0x22>
 80032c0:	4601      	mov	r1, r0
 80032c2:	f7fc ff49 	bl	8000158 <__addsf3>
 80032c6:	4604      	mov	r4, r0
 80032c8:	e003      	b.n	80032d2 <atanf+0x2a>
 80032ca:	2800      	cmp	r0, #0
 80032cc:	f340 80ce 	ble.w	800346c <atanf+0x1c4>
 80032d0:	4c67      	ldr	r4, [pc, #412]	@ (8003470 <atanf+0x1c8>)
 80032d2:	4620      	mov	r0, r4
 80032d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032d8:	4b66      	ldr	r3, [pc, #408]	@ (8003474 <atanf+0x1cc>)
 80032da:	429d      	cmp	r5, r3
 80032dc:	d80e      	bhi.n	80032fc <atanf+0x54>
 80032de:	f1b5 5f44 	cmp.w	r5, #822083584	@ 0x31000000
 80032e2:	d208      	bcs.n	80032f6 <atanf+0x4e>
 80032e4:	4964      	ldr	r1, [pc, #400]	@ (8003478 <atanf+0x1d0>)
 80032e6:	f7fc ff37 	bl	8000158 <__addsf3>
 80032ea:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80032ee:	f7fd f9f7 	bl	80006e0 <__aeabi_fcmpgt>
 80032f2:	2800      	cmp	r0, #0
 80032f4:	d1ed      	bne.n	80032d2 <atanf+0x2a>
 80032f6:	f04f 36ff 	mov.w	r6, #4294967295
 80032fa:	e01c      	b.n	8003336 <atanf+0x8e>
 80032fc:	f7ff fb4c 	bl	8002998 <fabsf>
 8003300:	4b5e      	ldr	r3, [pc, #376]	@ (800347c <atanf+0x1d4>)
 8003302:	4604      	mov	r4, r0
 8003304:	429d      	cmp	r5, r3
 8003306:	d87c      	bhi.n	8003402 <atanf+0x15a>
 8003308:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800330c:	429d      	cmp	r5, r3
 800330e:	d867      	bhi.n	80033e0 <atanf+0x138>
 8003310:	4601      	mov	r1, r0
 8003312:	f7fc ff21 	bl	8000158 <__addsf3>
 8003316:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800331a:	f7fc ff1b 	bl	8000154 <__aeabi_fsub>
 800331e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8003322:	4605      	mov	r5, r0
 8003324:	4620      	mov	r0, r4
 8003326:	f7fc ff17 	bl	8000158 <__addsf3>
 800332a:	4601      	mov	r1, r0
 800332c:	4628      	mov	r0, r5
 800332e:	f7fd f8cf 	bl	80004d0 <__aeabi_fdiv>
 8003332:	2600      	movs	r6, #0
 8003334:	4604      	mov	r4, r0
 8003336:	4621      	mov	r1, r4
 8003338:	4620      	mov	r0, r4
 800333a:	f7fd f815 	bl	8000368 <__aeabi_fmul>
 800333e:	4601      	mov	r1, r0
 8003340:	4607      	mov	r7, r0
 8003342:	f7fd f811 	bl	8000368 <__aeabi_fmul>
 8003346:	4605      	mov	r5, r0
 8003348:	494d      	ldr	r1, [pc, #308]	@ (8003480 <atanf+0x1d8>)
 800334a:	f7fd f80d 	bl	8000368 <__aeabi_fmul>
 800334e:	494d      	ldr	r1, [pc, #308]	@ (8003484 <atanf+0x1dc>)
 8003350:	f7fc ff02 	bl	8000158 <__addsf3>
 8003354:	4629      	mov	r1, r5
 8003356:	f7fd f807 	bl	8000368 <__aeabi_fmul>
 800335a:	494b      	ldr	r1, [pc, #300]	@ (8003488 <atanf+0x1e0>)
 800335c:	f7fc fefc 	bl	8000158 <__addsf3>
 8003360:	4629      	mov	r1, r5
 8003362:	f7fd f801 	bl	8000368 <__aeabi_fmul>
 8003366:	4949      	ldr	r1, [pc, #292]	@ (800348c <atanf+0x1e4>)
 8003368:	f7fc fef6 	bl	8000158 <__addsf3>
 800336c:	4629      	mov	r1, r5
 800336e:	f7fc fffb 	bl	8000368 <__aeabi_fmul>
 8003372:	4947      	ldr	r1, [pc, #284]	@ (8003490 <atanf+0x1e8>)
 8003374:	f7fc fef0 	bl	8000158 <__addsf3>
 8003378:	4629      	mov	r1, r5
 800337a:	f7fc fff5 	bl	8000368 <__aeabi_fmul>
 800337e:	4945      	ldr	r1, [pc, #276]	@ (8003494 <atanf+0x1ec>)
 8003380:	f7fc feea 	bl	8000158 <__addsf3>
 8003384:	4639      	mov	r1, r7
 8003386:	f7fc ffef 	bl	8000368 <__aeabi_fmul>
 800338a:	4943      	ldr	r1, [pc, #268]	@ (8003498 <atanf+0x1f0>)
 800338c:	4607      	mov	r7, r0
 800338e:	4628      	mov	r0, r5
 8003390:	f7fc ffea 	bl	8000368 <__aeabi_fmul>
 8003394:	4941      	ldr	r1, [pc, #260]	@ (800349c <atanf+0x1f4>)
 8003396:	f7fc fedd 	bl	8000154 <__aeabi_fsub>
 800339a:	4629      	mov	r1, r5
 800339c:	f7fc ffe4 	bl	8000368 <__aeabi_fmul>
 80033a0:	493f      	ldr	r1, [pc, #252]	@ (80034a0 <atanf+0x1f8>)
 80033a2:	f7fc fed7 	bl	8000154 <__aeabi_fsub>
 80033a6:	4629      	mov	r1, r5
 80033a8:	f7fc ffde 	bl	8000368 <__aeabi_fmul>
 80033ac:	493d      	ldr	r1, [pc, #244]	@ (80034a4 <atanf+0x1fc>)
 80033ae:	f7fc fed1 	bl	8000154 <__aeabi_fsub>
 80033b2:	4629      	mov	r1, r5
 80033b4:	f7fc ffd8 	bl	8000368 <__aeabi_fmul>
 80033b8:	493b      	ldr	r1, [pc, #236]	@ (80034a8 <atanf+0x200>)
 80033ba:	f7fc fecb 	bl	8000154 <__aeabi_fsub>
 80033be:	4629      	mov	r1, r5
 80033c0:	f7fc ffd2 	bl	8000368 <__aeabi_fmul>
 80033c4:	4601      	mov	r1, r0
 80033c6:	4638      	mov	r0, r7
 80033c8:	f7fc fec6 	bl	8000158 <__addsf3>
 80033cc:	4621      	mov	r1, r4
 80033ce:	f7fc ffcb 	bl	8000368 <__aeabi_fmul>
 80033d2:	1c73      	adds	r3, r6, #1
 80033d4:	4601      	mov	r1, r0
 80033d6:	d133      	bne.n	8003440 <atanf+0x198>
 80033d8:	4620      	mov	r0, r4
 80033da:	f7fc febb 	bl	8000154 <__aeabi_fsub>
 80033de:	e772      	b.n	80032c6 <atanf+0x1e>
 80033e0:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80033e4:	f7fc feb6 	bl	8000154 <__aeabi_fsub>
 80033e8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80033ec:	4605      	mov	r5, r0
 80033ee:	4620      	mov	r0, r4
 80033f0:	f7fc feb2 	bl	8000158 <__addsf3>
 80033f4:	4601      	mov	r1, r0
 80033f6:	4628      	mov	r0, r5
 80033f8:	f7fd f86a 	bl	80004d0 <__aeabi_fdiv>
 80033fc:	2601      	movs	r6, #1
 80033fe:	4604      	mov	r4, r0
 8003400:	e799      	b.n	8003336 <atanf+0x8e>
 8003402:	4b2a      	ldr	r3, [pc, #168]	@ (80034ac <atanf+0x204>)
 8003404:	429d      	cmp	r5, r3
 8003406:	d814      	bhi.n	8003432 <atanf+0x18a>
 8003408:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 800340c:	f7fc fea2 	bl	8000154 <__aeabi_fsub>
 8003410:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8003414:	4605      	mov	r5, r0
 8003416:	4620      	mov	r0, r4
 8003418:	f7fc ffa6 	bl	8000368 <__aeabi_fmul>
 800341c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8003420:	f7fc fe9a 	bl	8000158 <__addsf3>
 8003424:	4601      	mov	r1, r0
 8003426:	4628      	mov	r0, r5
 8003428:	f7fd f852 	bl	80004d0 <__aeabi_fdiv>
 800342c:	2602      	movs	r6, #2
 800342e:	4604      	mov	r4, r0
 8003430:	e781      	b.n	8003336 <atanf+0x8e>
 8003432:	4601      	mov	r1, r0
 8003434:	481e      	ldr	r0, [pc, #120]	@ (80034b0 <atanf+0x208>)
 8003436:	f7fd f84b 	bl	80004d0 <__aeabi_fdiv>
 800343a:	2603      	movs	r6, #3
 800343c:	4604      	mov	r4, r0
 800343e:	e77a      	b.n	8003336 <atanf+0x8e>
 8003440:	4b1c      	ldr	r3, [pc, #112]	@ (80034b4 <atanf+0x20c>)
 8003442:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8003446:	f7fc fe85 	bl	8000154 <__aeabi_fsub>
 800344a:	4621      	mov	r1, r4
 800344c:	f7fc fe82 	bl	8000154 <__aeabi_fsub>
 8003450:	4b19      	ldr	r3, [pc, #100]	@ (80034b8 <atanf+0x210>)
 8003452:	4601      	mov	r1, r0
 8003454:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8003458:	f7fc fe7c 	bl	8000154 <__aeabi_fsub>
 800345c:	f1b8 0f00 	cmp.w	r8, #0
 8003460:	4604      	mov	r4, r0
 8003462:	f6bf af36 	bge.w	80032d2 <atanf+0x2a>
 8003466:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800346a:	e732      	b.n	80032d2 <atanf+0x2a>
 800346c:	4c13      	ldr	r4, [pc, #76]	@ (80034bc <atanf+0x214>)
 800346e:	e730      	b.n	80032d2 <atanf+0x2a>
 8003470:	3fc90fdb 	.word	0x3fc90fdb
 8003474:	3edfffff 	.word	0x3edfffff
 8003478:	7149f2ca 	.word	0x7149f2ca
 800347c:	3f97ffff 	.word	0x3f97ffff
 8003480:	3c8569d7 	.word	0x3c8569d7
 8003484:	3d4bda59 	.word	0x3d4bda59
 8003488:	3d886b35 	.word	0x3d886b35
 800348c:	3dba2e6e 	.word	0x3dba2e6e
 8003490:	3e124925 	.word	0x3e124925
 8003494:	3eaaaaab 	.word	0x3eaaaaab
 8003498:	bd15a221 	.word	0xbd15a221
 800349c:	3d6ef16b 	.word	0x3d6ef16b
 80034a0:	3d9d8795 	.word	0x3d9d8795
 80034a4:	3de38e38 	.word	0x3de38e38
 80034a8:	3e4ccccd 	.word	0x3e4ccccd
 80034ac:	401bffff 	.word	0x401bffff
 80034b0:	bf800000 	.word	0xbf800000
 80034b4:	0800400c 	.word	0x0800400c
 80034b8:	0800401c 	.word	0x0800401c
 80034bc:	bfc90fdb 	.word	0xbfc90fdb

080034c0 <__ieee754_sqrtf>:
 80034c0:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80034c4:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80034c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034cc:	4603      	mov	r3, r0
 80034ce:	4604      	mov	r4, r0
 80034d0:	d30a      	bcc.n	80034e8 <__ieee754_sqrtf+0x28>
 80034d2:	4601      	mov	r1, r0
 80034d4:	f7fc ff48 	bl	8000368 <__aeabi_fmul>
 80034d8:	4601      	mov	r1, r0
 80034da:	4620      	mov	r0, r4
 80034dc:	f7fc fe3c 	bl	8000158 <__addsf3>
 80034e0:	4604      	mov	r4, r0
 80034e2:	4620      	mov	r0, r4
 80034e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80034e8:	2a00      	cmp	r2, #0
 80034ea:	d0fa      	beq.n	80034e2 <__ieee754_sqrtf+0x22>
 80034ec:	2800      	cmp	r0, #0
 80034ee:	da06      	bge.n	80034fe <__ieee754_sqrtf+0x3e>
 80034f0:	4601      	mov	r1, r0
 80034f2:	f7fc fe2f 	bl	8000154 <__aeabi_fsub>
 80034f6:	4601      	mov	r1, r0
 80034f8:	f7fc ffea 	bl	80004d0 <__aeabi_fdiv>
 80034fc:	e7f0      	b.n	80034e0 <__ieee754_sqrtf+0x20>
 80034fe:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 8003502:	d03c      	beq.n	800357e <__ieee754_sqrtf+0xbe>
 8003504:	15c2      	asrs	r2, r0, #23
 8003506:	2400      	movs	r4, #0
 8003508:	2019      	movs	r0, #25
 800350a:	4626      	mov	r6, r4
 800350c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8003510:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8003514:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8003518:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800351c:	07d2      	lsls	r2, r2, #31
 800351e:	bf58      	it	pl
 8003520:	005b      	lslpl	r3, r3, #1
 8003522:	106d      	asrs	r5, r5, #1
 8003524:	005b      	lsls	r3, r3, #1
 8003526:	1872      	adds	r2, r6, r1
 8003528:	429a      	cmp	r2, r3
 800352a:	bfcf      	iteee	gt
 800352c:	461a      	movgt	r2, r3
 800352e:	1856      	addle	r6, r2, r1
 8003530:	1864      	addle	r4, r4, r1
 8003532:	1a9a      	suble	r2, r3, r2
 8003534:	3801      	subs	r0, #1
 8003536:	ea4f 0342 	mov.w	r3, r2, lsl #1
 800353a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800353e:	d1f2      	bne.n	8003526 <__ieee754_sqrtf+0x66>
 8003540:	b1ba      	cbz	r2, 8003572 <__ieee754_sqrtf+0xb2>
 8003542:	4e15      	ldr	r6, [pc, #84]	@ (8003598 <__ieee754_sqrtf+0xd8>)
 8003544:	4f15      	ldr	r7, [pc, #84]	@ (800359c <__ieee754_sqrtf+0xdc>)
 8003546:	6830      	ldr	r0, [r6, #0]
 8003548:	6839      	ldr	r1, [r7, #0]
 800354a:	f7fc fe03 	bl	8000154 <__aeabi_fsub>
 800354e:	f8d6 8000 	ldr.w	r8, [r6]
 8003552:	4601      	mov	r1, r0
 8003554:	4640      	mov	r0, r8
 8003556:	f7fd f8af 	bl	80006b8 <__aeabi_fcmple>
 800355a:	b150      	cbz	r0, 8003572 <__ieee754_sqrtf+0xb2>
 800355c:	6830      	ldr	r0, [r6, #0]
 800355e:	6839      	ldr	r1, [r7, #0]
 8003560:	f7fc fdfa 	bl	8000158 <__addsf3>
 8003564:	6836      	ldr	r6, [r6, #0]
 8003566:	4601      	mov	r1, r0
 8003568:	4630      	mov	r0, r6
 800356a:	f7fd f89b 	bl	80006a4 <__aeabi_fcmplt>
 800356e:	b170      	cbz	r0, 800358e <__ieee754_sqrtf+0xce>
 8003570:	3402      	adds	r4, #2
 8003572:	1064      	asrs	r4, r4, #1
 8003574:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8003578:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 800357c:	e7b1      	b.n	80034e2 <__ieee754_sqrtf+0x22>
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	0218      	lsls	r0, r3, #8
 8003582:	460a      	mov	r2, r1
 8003584:	f101 0101 	add.w	r1, r1, #1
 8003588:	d5f9      	bpl.n	800357e <__ieee754_sqrtf+0xbe>
 800358a:	4252      	negs	r2, r2
 800358c:	e7bb      	b.n	8003506 <__ieee754_sqrtf+0x46>
 800358e:	3401      	adds	r4, #1
 8003590:	f024 0401 	bic.w	r4, r4, #1
 8003594:	e7ed      	b.n	8003572 <__ieee754_sqrtf+0xb2>
 8003596:	bf00      	nop
 8003598:	08004030 	.word	0x08004030
 800359c:	0800402c 	.word	0x0800402c

080035a0 <__kernel_rem_pio2f>:
 80035a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035a4:	b0db      	sub	sp, #364	@ 0x16c
 80035a6:	9202      	str	r2, [sp, #8]
 80035a8:	9304      	str	r3, [sp, #16]
 80035aa:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 80035ac:	4bac      	ldr	r3, [pc, #688]	@ (8003860 <__kernel_rem_pio2f+0x2c0>)
 80035ae:	9005      	str	r0, [sp, #20]
 80035b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035b4:	9100      	str	r1, [sp, #0]
 80035b6:	9301      	str	r3, [sp, #4]
 80035b8:	9b04      	ldr	r3, [sp, #16]
 80035ba:	3b01      	subs	r3, #1
 80035bc:	9303      	str	r3, [sp, #12]
 80035be:	9b02      	ldr	r3, [sp, #8]
 80035c0:	1d1a      	adds	r2, r3, #4
 80035c2:	f2c0 8099 	blt.w	80036f8 <__kernel_rem_pio2f+0x158>
 80035c6:	1edc      	subs	r4, r3, #3
 80035c8:	bf48      	it	mi
 80035ca:	1d1c      	addmi	r4, r3, #4
 80035cc:	10e4      	asrs	r4, r4, #3
 80035ce:	2500      	movs	r5, #0
 80035d0:	f04f 0b00 	mov.w	fp, #0
 80035d4:	1c67      	adds	r7, r4, #1
 80035d6:	00fb      	lsls	r3, r7, #3
 80035d8:	9306      	str	r3, [sp, #24]
 80035da:	9b02      	ldr	r3, [sp, #8]
 80035dc:	9a03      	ldr	r2, [sp, #12]
 80035de:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 80035e2:	9b01      	ldr	r3, [sp, #4]
 80035e4:	eba4 0802 	sub.w	r8, r4, r2
 80035e8:	eb03 0902 	add.w	r9, r3, r2
 80035ec:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 80035ee:	ae1e      	add	r6, sp, #120	@ 0x78
 80035f0:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 80035f4:	454d      	cmp	r5, r9
 80035f6:	f340 8081 	ble.w	80036fc <__kernel_rem_pio2f+0x15c>
 80035fa:	9a04      	ldr	r2, [sp, #16]
 80035fc:	ab1e      	add	r3, sp, #120	@ 0x78
 80035fe:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 8003602:	f04f 0900 	mov.w	r9, #0
 8003606:	2300      	movs	r3, #0
 8003608:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 800360c:	9a01      	ldr	r2, [sp, #4]
 800360e:	4591      	cmp	r9, r2
 8003610:	f340 809a 	ble.w	8003748 <__kernel_rem_pio2f+0x1a8>
 8003614:	4613      	mov	r3, r2
 8003616:	aa0a      	add	r2, sp, #40	@ 0x28
 8003618:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800361c:	9308      	str	r3, [sp, #32]
 800361e:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8003620:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003624:	9c01      	ldr	r4, [sp, #4]
 8003626:	9307      	str	r3, [sp, #28]
 8003628:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 800362c:	4646      	mov	r6, r8
 800362e:	4625      	mov	r5, r4
 8003630:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 8003634:	ab5a      	add	r3, sp, #360	@ 0x168
 8003636:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800363a:	f853 bc50 	ldr.w	fp, [r3, #-80]
 800363e:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8003642:	2d00      	cmp	r5, #0
 8003644:	f300 8085 	bgt.w	8003752 <__kernel_rem_pio2f+0x1b2>
 8003648:	4639      	mov	r1, r7
 800364a:	4658      	mov	r0, fp
 800364c:	f000 fa46 	bl	8003adc <scalbnf>
 8003650:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8003654:	4605      	mov	r5, r0
 8003656:	f7fc fe87 	bl	8000368 <__aeabi_fmul>
 800365a:	f000 fa8b 	bl	8003b74 <floorf>
 800365e:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8003662:	f7fc fe81 	bl	8000368 <__aeabi_fmul>
 8003666:	4601      	mov	r1, r0
 8003668:	4628      	mov	r0, r5
 800366a:	f7fc fd73 	bl	8000154 <__aeabi_fsub>
 800366e:	4605      	mov	r5, r0
 8003670:	f7fd f856 	bl	8000720 <__aeabi_f2iz>
 8003674:	4606      	mov	r6, r0
 8003676:	f7fc fe23 	bl	80002c0 <__aeabi_i2f>
 800367a:	4601      	mov	r1, r0
 800367c:	4628      	mov	r0, r5
 800367e:	f7fc fd69 	bl	8000154 <__aeabi_fsub>
 8003682:	2f00      	cmp	r7, #0
 8003684:	4681      	mov	r9, r0
 8003686:	f340 8081 	ble.w	800378c <__kernel_rem_pio2f+0x1ec>
 800368a:	1e62      	subs	r2, r4, #1
 800368c:	ab0a      	add	r3, sp, #40	@ 0x28
 800368e:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 8003692:	f1c7 0108 	rsb	r1, r7, #8
 8003696:	fa45 f301 	asr.w	r3, r5, r1
 800369a:	441e      	add	r6, r3
 800369c:	408b      	lsls	r3, r1
 800369e:	1aed      	subs	r5, r5, r3
 80036a0:	ab0a      	add	r3, sp, #40	@ 0x28
 80036a2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80036a6:	f1c7 0307 	rsb	r3, r7, #7
 80036aa:	411d      	asrs	r5, r3
 80036ac:	2d00      	cmp	r5, #0
 80036ae:	dd7a      	ble.n	80037a6 <__kernel_rem_pio2f+0x206>
 80036b0:	2200      	movs	r2, #0
 80036b2:	4692      	mov	sl, r2
 80036b4:	3601      	adds	r6, #1
 80036b6:	4294      	cmp	r4, r2
 80036b8:	f300 80aa 	bgt.w	8003810 <__kernel_rem_pio2f+0x270>
 80036bc:	2f00      	cmp	r7, #0
 80036be:	dd05      	ble.n	80036cc <__kernel_rem_pio2f+0x12c>
 80036c0:	2f01      	cmp	r7, #1
 80036c2:	f000 80b6 	beq.w	8003832 <__kernel_rem_pio2f+0x292>
 80036c6:	2f02      	cmp	r7, #2
 80036c8:	f000 80bd 	beq.w	8003846 <__kernel_rem_pio2f+0x2a6>
 80036cc:	2d02      	cmp	r5, #2
 80036ce:	d16a      	bne.n	80037a6 <__kernel_rem_pio2f+0x206>
 80036d0:	4649      	mov	r1, r9
 80036d2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80036d6:	f7fc fd3d 	bl	8000154 <__aeabi_fsub>
 80036da:	4681      	mov	r9, r0
 80036dc:	f1ba 0f00 	cmp.w	sl, #0
 80036e0:	d061      	beq.n	80037a6 <__kernel_rem_pio2f+0x206>
 80036e2:	4639      	mov	r1, r7
 80036e4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80036e8:	f000 f9f8 	bl	8003adc <scalbnf>
 80036ec:	4601      	mov	r1, r0
 80036ee:	4648      	mov	r0, r9
 80036f0:	f7fc fd30 	bl	8000154 <__aeabi_fsub>
 80036f4:	4681      	mov	r9, r0
 80036f6:	e056      	b.n	80037a6 <__kernel_rem_pio2f+0x206>
 80036f8:	2400      	movs	r4, #0
 80036fa:	e768      	b.n	80035ce <__kernel_rem_pio2f+0x2e>
 80036fc:	eb18 0f05 	cmn.w	r8, r5
 8003700:	d407      	bmi.n	8003712 <__kernel_rem_pio2f+0x172>
 8003702:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8003706:	f7fc fddb 	bl	80002c0 <__aeabi_i2f>
 800370a:	f846 0b04 	str.w	r0, [r6], #4
 800370e:	3501      	adds	r5, #1
 8003710:	e770      	b.n	80035f4 <__kernel_rem_pio2f+0x54>
 8003712:	4658      	mov	r0, fp
 8003714:	e7f9      	b.n	800370a <__kernel_rem_pio2f+0x16a>
 8003716:	9307      	str	r3, [sp, #28]
 8003718:	9b05      	ldr	r3, [sp, #20]
 800371a:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
 800371e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8003722:	f7fc fe21 	bl	8000368 <__aeabi_fmul>
 8003726:	4601      	mov	r1, r0
 8003728:	4630      	mov	r0, r6
 800372a:	f7fc fd15 	bl	8000158 <__addsf3>
 800372e:	4606      	mov	r6, r0
 8003730:	9b07      	ldr	r3, [sp, #28]
 8003732:	f108 0801 	add.w	r8, r8, #1
 8003736:	9a03      	ldr	r2, [sp, #12]
 8003738:	4590      	cmp	r8, r2
 800373a:	ddec      	ble.n	8003716 <__kernel_rem_pio2f+0x176>
 800373c:	f84a 6b04 	str.w	r6, [sl], #4
 8003740:	f109 0901 	add.w	r9, r9, #1
 8003744:	3504      	adds	r5, #4
 8003746:	e761      	b.n	800360c <__kernel_rem_pio2f+0x6c>
 8003748:	46ab      	mov	fp, r5
 800374a:	461e      	mov	r6, r3
 800374c:	f04f 0800 	mov.w	r8, #0
 8003750:	e7f1      	b.n	8003736 <__kernel_rem_pio2f+0x196>
 8003752:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8003756:	4658      	mov	r0, fp
 8003758:	f7fc fe06 	bl	8000368 <__aeabi_fmul>
 800375c:	f7fc ffe0 	bl	8000720 <__aeabi_f2iz>
 8003760:	f7fc fdae 	bl	80002c0 <__aeabi_i2f>
 8003764:	4649      	mov	r1, r9
 8003766:	9009      	str	r0, [sp, #36]	@ 0x24
 8003768:	f7fc fdfe 	bl	8000368 <__aeabi_fmul>
 800376c:	4601      	mov	r1, r0
 800376e:	4658      	mov	r0, fp
 8003770:	f7fc fcf0 	bl	8000154 <__aeabi_fsub>
 8003774:	f7fc ffd4 	bl	8000720 <__aeabi_f2iz>
 8003778:	3d01      	subs	r5, #1
 800377a:	f846 0b04 	str.w	r0, [r6], #4
 800377e:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 8003782:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003784:	f7fc fce8 	bl	8000158 <__addsf3>
 8003788:	4683      	mov	fp, r0
 800378a:	e75a      	b.n	8003642 <__kernel_rem_pio2f+0xa2>
 800378c:	d105      	bne.n	800379a <__kernel_rem_pio2f+0x1fa>
 800378e:	1e63      	subs	r3, r4, #1
 8003790:	aa0a      	add	r2, sp, #40	@ 0x28
 8003792:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8003796:	11ed      	asrs	r5, r5, #7
 8003798:	e788      	b.n	80036ac <__kernel_rem_pio2f+0x10c>
 800379a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800379e:	f7fc ff95 	bl	80006cc <__aeabi_fcmpge>
 80037a2:	4605      	mov	r5, r0
 80037a4:	bb90      	cbnz	r0, 800380c <__kernel_rem_pio2f+0x26c>
 80037a6:	2100      	movs	r1, #0
 80037a8:	4648      	mov	r0, r9
 80037aa:	f7fc ff71 	bl	8000690 <__aeabi_fcmpeq>
 80037ae:	2800      	cmp	r0, #0
 80037b0:	f000 8090 	beq.w	80038d4 <__kernel_rem_pio2f+0x334>
 80037b4:	2200      	movs	r2, #0
 80037b6:	1e63      	subs	r3, r4, #1
 80037b8:	9901      	ldr	r1, [sp, #4]
 80037ba:	428b      	cmp	r3, r1
 80037bc:	da4a      	bge.n	8003854 <__kernel_rem_pio2f+0x2b4>
 80037be:	2a00      	cmp	r2, #0
 80037c0:	d076      	beq.n	80038b0 <__kernel_rem_pio2f+0x310>
 80037c2:	3c01      	subs	r4, #1
 80037c4:	ab0a      	add	r3, sp, #40	@ 0x28
 80037c6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80037ca:	3f08      	subs	r7, #8
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d0f8      	beq.n	80037c2 <__kernel_rem_pio2f+0x222>
 80037d0:	4639      	mov	r1, r7
 80037d2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80037d6:	f000 f981 	bl	8003adc <scalbnf>
 80037da:	46a2      	mov	sl, r4
 80037dc:	4607      	mov	r7, r0
 80037de:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 80037e2:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 80037e6:	f1ba 0f00 	cmp.w	sl, #0
 80037ea:	f280 80a1 	bge.w	8003930 <__kernel_rem_pio2f+0x390>
 80037ee:	4627      	mov	r7, r4
 80037f0:	2200      	movs	r2, #0
 80037f2:	2f00      	cmp	r7, #0
 80037f4:	f2c0 80cb 	blt.w	800398e <__kernel_rem_pio2f+0x3ee>
 80037f8:	a946      	add	r1, sp, #280	@ 0x118
 80037fa:	4690      	mov	r8, r2
 80037fc:	f04f 0a00 	mov.w	sl, #0
 8003800:	4b18      	ldr	r3, [pc, #96]	@ (8003864 <__kernel_rem_pio2f+0x2c4>)
 8003802:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 8003806:	eba4 0907 	sub.w	r9, r4, r7
 800380a:	e0b4      	b.n	8003976 <__kernel_rem_pio2f+0x3d6>
 800380c:	2502      	movs	r5, #2
 800380e:	e74f      	b.n	80036b0 <__kernel_rem_pio2f+0x110>
 8003810:	f858 3b04 	ldr.w	r3, [r8], #4
 8003814:	f1ba 0f00 	cmp.w	sl, #0
 8003818:	d108      	bne.n	800382c <__kernel_rem_pio2f+0x28c>
 800381a:	b123      	cbz	r3, 8003826 <__kernel_rem_pio2f+0x286>
 800381c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8003820:	f848 3c04 	str.w	r3, [r8, #-4]
 8003824:	2301      	movs	r3, #1
 8003826:	469a      	mov	sl, r3
 8003828:	3201      	adds	r2, #1
 800382a:	e744      	b.n	80036b6 <__kernel_rem_pio2f+0x116>
 800382c:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8003830:	e7f6      	b.n	8003820 <__kernel_rem_pio2f+0x280>
 8003832:	1e62      	subs	r2, r4, #1
 8003834:	ab0a      	add	r3, sp, #40	@ 0x28
 8003836:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800383a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800383e:	a90a      	add	r1, sp, #40	@ 0x28
 8003840:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003844:	e742      	b.n	80036cc <__kernel_rem_pio2f+0x12c>
 8003846:	1e62      	subs	r2, r4, #1
 8003848:	ab0a      	add	r3, sp, #40	@ 0x28
 800384a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800384e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003852:	e7f4      	b.n	800383e <__kernel_rem_pio2f+0x29e>
 8003854:	a90a      	add	r1, sp, #40	@ 0x28
 8003856:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800385a:	3b01      	subs	r3, #1
 800385c:	430a      	orrs	r2, r1
 800385e:	e7ab      	b.n	80037b8 <__kernel_rem_pio2f+0x218>
 8003860:	08004060 	.word	0x08004060
 8003864:	08004034 	.word	0x08004034
 8003868:	3301      	adds	r3, #1
 800386a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800386e:	2900      	cmp	r1, #0
 8003870:	d0fa      	beq.n	8003868 <__kernel_rem_pio2f+0x2c8>
 8003872:	9a04      	ldr	r2, [sp, #16]
 8003874:	a91e      	add	r1, sp, #120	@ 0x78
 8003876:	18a2      	adds	r2, r4, r2
 8003878:	1c66      	adds	r6, r4, #1
 800387a:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 800387e:	441c      	add	r4, r3
 8003880:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 8003884:	42b4      	cmp	r4, r6
 8003886:	f6ff aecf 	blt.w	8003628 <__kernel_rem_pio2f+0x88>
 800388a:	9b07      	ldr	r3, [sp, #28]
 800388c:	46ab      	mov	fp, r5
 800388e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8003892:	f7fc fd15 	bl	80002c0 <__aeabi_i2f>
 8003896:	f04f 0a00 	mov.w	sl, #0
 800389a:	f04f 0800 	mov.w	r8, #0
 800389e:	6028      	str	r0, [r5, #0]
 80038a0:	9b03      	ldr	r3, [sp, #12]
 80038a2:	459a      	cmp	sl, r3
 80038a4:	dd07      	ble.n	80038b6 <__kernel_rem_pio2f+0x316>
 80038a6:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 80038aa:	3504      	adds	r5, #4
 80038ac:	3601      	adds	r6, #1
 80038ae:	e7e9      	b.n	8003884 <__kernel_rem_pio2f+0x2e4>
 80038b0:	2301      	movs	r3, #1
 80038b2:	9a08      	ldr	r2, [sp, #32]
 80038b4:	e7d9      	b.n	800386a <__kernel_rem_pio2f+0x2ca>
 80038b6:	9b05      	ldr	r3, [sp, #20]
 80038b8:	f85b 0904 	ldr.w	r0, [fp], #-4
 80038bc:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 80038c0:	f7fc fd52 	bl	8000368 <__aeabi_fmul>
 80038c4:	4601      	mov	r1, r0
 80038c6:	4640      	mov	r0, r8
 80038c8:	f7fc fc46 	bl	8000158 <__addsf3>
 80038cc:	f10a 0a01 	add.w	sl, sl, #1
 80038d0:	4680      	mov	r8, r0
 80038d2:	e7e5      	b.n	80038a0 <__kernel_rem_pio2f+0x300>
 80038d4:	9b06      	ldr	r3, [sp, #24]
 80038d6:	9a02      	ldr	r2, [sp, #8]
 80038d8:	4648      	mov	r0, r9
 80038da:	1a99      	subs	r1, r3, r2
 80038dc:	f000 f8fe 	bl	8003adc <scalbnf>
 80038e0:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 80038e4:	4680      	mov	r8, r0
 80038e6:	f7fc fef1 	bl	80006cc <__aeabi_fcmpge>
 80038ea:	b1f8      	cbz	r0, 800392c <__kernel_rem_pio2f+0x38c>
 80038ec:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 80038f0:	4640      	mov	r0, r8
 80038f2:	f7fc fd39 	bl	8000368 <__aeabi_fmul>
 80038f6:	f7fc ff13 	bl	8000720 <__aeabi_f2iz>
 80038fa:	f7fc fce1 	bl	80002c0 <__aeabi_i2f>
 80038fe:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8003902:	4681      	mov	r9, r0
 8003904:	f7fc fd30 	bl	8000368 <__aeabi_fmul>
 8003908:	4601      	mov	r1, r0
 800390a:	4640      	mov	r0, r8
 800390c:	f7fc fc22 	bl	8000154 <__aeabi_fsub>
 8003910:	f7fc ff06 	bl	8000720 <__aeabi_f2iz>
 8003914:	ab0a      	add	r3, sp, #40	@ 0x28
 8003916:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800391a:	4648      	mov	r0, r9
 800391c:	3401      	adds	r4, #1
 800391e:	3708      	adds	r7, #8
 8003920:	f7fc fefe 	bl	8000720 <__aeabi_f2iz>
 8003924:	ab0a      	add	r3, sp, #40	@ 0x28
 8003926:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800392a:	e751      	b.n	80037d0 <__kernel_rem_pio2f+0x230>
 800392c:	4640      	mov	r0, r8
 800392e:	e7f7      	b.n	8003920 <__kernel_rem_pio2f+0x380>
 8003930:	ab0a      	add	r3, sp, #40	@ 0x28
 8003932:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8003936:	f7fc fcc3 	bl	80002c0 <__aeabi_i2f>
 800393a:	4639      	mov	r1, r7
 800393c:	f7fc fd14 	bl	8000368 <__aeabi_fmul>
 8003940:	4649      	mov	r1, r9
 8003942:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 8003946:	4638      	mov	r0, r7
 8003948:	f7fc fd0e 	bl	8000368 <__aeabi_fmul>
 800394c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003950:	4607      	mov	r7, r0
 8003952:	e748      	b.n	80037e6 <__kernel_rem_pio2f+0x246>
 8003954:	f853 0b04 	ldr.w	r0, [r3], #4
 8003958:	f85b 1b04 	ldr.w	r1, [fp], #4
 800395c:	9203      	str	r2, [sp, #12]
 800395e:	9302      	str	r3, [sp, #8]
 8003960:	f7fc fd02 	bl	8000368 <__aeabi_fmul>
 8003964:	4601      	mov	r1, r0
 8003966:	4640      	mov	r0, r8
 8003968:	f7fc fbf6 	bl	8000158 <__addsf3>
 800396c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8003970:	4680      	mov	r8, r0
 8003972:	f10a 0a01 	add.w	sl, sl, #1
 8003976:	9901      	ldr	r1, [sp, #4]
 8003978:	458a      	cmp	sl, r1
 800397a:	dc01      	bgt.n	8003980 <__kernel_rem_pio2f+0x3e0>
 800397c:	45ca      	cmp	sl, r9
 800397e:	dde9      	ble.n	8003954 <__kernel_rem_pio2f+0x3b4>
 8003980:	ab5a      	add	r3, sp, #360	@ 0x168
 8003982:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 8003986:	f849 8ca0 	str.w	r8, [r9, #-160]
 800398a:	3f01      	subs	r7, #1
 800398c:	e731      	b.n	80037f2 <__kernel_rem_pio2f+0x252>
 800398e:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8003990:	2b02      	cmp	r3, #2
 8003992:	dc07      	bgt.n	80039a4 <__kernel_rem_pio2f+0x404>
 8003994:	2b00      	cmp	r3, #0
 8003996:	dc4e      	bgt.n	8003a36 <__kernel_rem_pio2f+0x496>
 8003998:	d02e      	beq.n	80039f8 <__kernel_rem_pio2f+0x458>
 800399a:	f006 0007 	and.w	r0, r6, #7
 800399e:	b05b      	add	sp, #364	@ 0x16c
 80039a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039a4:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 80039a6:	2b03      	cmp	r3, #3
 80039a8:	d1f7      	bne.n	800399a <__kernel_rem_pio2f+0x3fa>
 80039aa:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 80039ae:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 80039b2:	46b8      	mov	r8, r7
 80039b4:	46a2      	mov	sl, r4
 80039b6:	f1ba 0f00 	cmp.w	sl, #0
 80039ba:	dc49      	bgt.n	8003a50 <__kernel_rem_pio2f+0x4b0>
 80039bc:	46a1      	mov	r9, r4
 80039be:	f1b9 0f01 	cmp.w	r9, #1
 80039c2:	dc60      	bgt.n	8003a86 <__kernel_rem_pio2f+0x4e6>
 80039c4:	2000      	movs	r0, #0
 80039c6:	2c01      	cmp	r4, #1
 80039c8:	dc76      	bgt.n	8003ab8 <__kernel_rem_pio2f+0x518>
 80039ca:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 80039cc:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 80039ce:	2d00      	cmp	r5, #0
 80039d0:	d178      	bne.n	8003ac4 <__kernel_rem_pio2f+0x524>
 80039d2:	9900      	ldr	r1, [sp, #0]
 80039d4:	600a      	str	r2, [r1, #0]
 80039d6:	460a      	mov	r2, r1
 80039d8:	604b      	str	r3, [r1, #4]
 80039da:	6090      	str	r0, [r2, #8]
 80039dc:	e7dd      	b.n	800399a <__kernel_rem_pio2f+0x3fa>
 80039de:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 80039e2:	f7fc fbb9 	bl	8000158 <__addsf3>
 80039e6:	3c01      	subs	r4, #1
 80039e8:	2c00      	cmp	r4, #0
 80039ea:	daf8      	bge.n	80039de <__kernel_rem_pio2f+0x43e>
 80039ec:	b10d      	cbz	r5, 80039f2 <__kernel_rem_pio2f+0x452>
 80039ee:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80039f2:	9b00      	ldr	r3, [sp, #0]
 80039f4:	6018      	str	r0, [r3, #0]
 80039f6:	e7d0      	b.n	800399a <__kernel_rem_pio2f+0x3fa>
 80039f8:	2000      	movs	r0, #0
 80039fa:	af32      	add	r7, sp, #200	@ 0xc8
 80039fc:	e7f4      	b.n	80039e8 <__kernel_rem_pio2f+0x448>
 80039fe:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8003a02:	f7fc fba9 	bl	8000158 <__addsf3>
 8003a06:	f108 38ff 	add.w	r8, r8, #4294967295
 8003a0a:	f1b8 0f00 	cmp.w	r8, #0
 8003a0e:	daf6      	bge.n	80039fe <__kernel_rem_pio2f+0x45e>
 8003a10:	b1ad      	cbz	r5, 8003a3e <__kernel_rem_pio2f+0x49e>
 8003a12:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 8003a16:	9a00      	ldr	r2, [sp, #0]
 8003a18:	4601      	mov	r1, r0
 8003a1a:	6013      	str	r3, [r2, #0]
 8003a1c:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 8003a1e:	f7fc fb99 	bl	8000154 <__aeabi_fsub>
 8003a22:	f04f 0801 	mov.w	r8, #1
 8003a26:	4544      	cmp	r4, r8
 8003a28:	da0b      	bge.n	8003a42 <__kernel_rem_pio2f+0x4a2>
 8003a2a:	b10d      	cbz	r5, 8003a30 <__kernel_rem_pio2f+0x490>
 8003a2c:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003a30:	9b00      	ldr	r3, [sp, #0]
 8003a32:	6058      	str	r0, [r3, #4]
 8003a34:	e7b1      	b.n	800399a <__kernel_rem_pio2f+0x3fa>
 8003a36:	46a0      	mov	r8, r4
 8003a38:	2000      	movs	r0, #0
 8003a3a:	af32      	add	r7, sp, #200	@ 0xc8
 8003a3c:	e7e5      	b.n	8003a0a <__kernel_rem_pio2f+0x46a>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	e7e9      	b.n	8003a16 <__kernel_rem_pio2f+0x476>
 8003a42:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8003a46:	f7fc fb87 	bl	8000158 <__addsf3>
 8003a4a:	f108 0801 	add.w	r8, r8, #1
 8003a4e:	e7ea      	b.n	8003a26 <__kernel_rem_pio2f+0x486>
 8003a50:	f8d8 3000 	ldr.w	r3, [r8]
 8003a54:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8003a58:	4619      	mov	r1, r3
 8003a5a:	4610      	mov	r0, r2
 8003a5c:	9302      	str	r3, [sp, #8]
 8003a5e:	9201      	str	r2, [sp, #4]
 8003a60:	f7fc fb7a 	bl	8000158 <__addsf3>
 8003a64:	9a01      	ldr	r2, [sp, #4]
 8003a66:	4601      	mov	r1, r0
 8003a68:	4681      	mov	r9, r0
 8003a6a:	4610      	mov	r0, r2
 8003a6c:	f7fc fb72 	bl	8000154 <__aeabi_fsub>
 8003a70:	9b02      	ldr	r3, [sp, #8]
 8003a72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003a76:	4619      	mov	r1, r3
 8003a78:	f7fc fb6e 	bl	8000158 <__addsf3>
 8003a7c:	f848 0904 	str.w	r0, [r8], #-4
 8003a80:	f8c8 9000 	str.w	r9, [r8]
 8003a84:	e797      	b.n	80039b6 <__kernel_rem_pio2f+0x416>
 8003a86:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8003a8a:	f8d7 a000 	ldr.w	sl, [r7]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	4651      	mov	r1, sl
 8003a92:	9301      	str	r3, [sp, #4]
 8003a94:	f7fc fb60 	bl	8000158 <__addsf3>
 8003a98:	9b01      	ldr	r3, [sp, #4]
 8003a9a:	4601      	mov	r1, r0
 8003a9c:	4680      	mov	r8, r0
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fc fb58 	bl	8000154 <__aeabi_fsub>
 8003aa4:	4651      	mov	r1, sl
 8003aa6:	f7fc fb57 	bl	8000158 <__addsf3>
 8003aaa:	f847 0904 	str.w	r0, [r7], #-4
 8003aae:	f109 39ff 	add.w	r9, r9, #4294967295
 8003ab2:	f8c7 8000 	str.w	r8, [r7]
 8003ab6:	e782      	b.n	80039be <__kernel_rem_pio2f+0x41e>
 8003ab8:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8003abc:	f7fc fb4c 	bl	8000158 <__addsf3>
 8003ac0:	3c01      	subs	r4, #1
 8003ac2:	e780      	b.n	80039c6 <__kernel_rem_pio2f+0x426>
 8003ac4:	9900      	ldr	r1, [sp, #0]
 8003ac6:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 8003aca:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8003ace:	600a      	str	r2, [r1, #0]
 8003ad0:	604b      	str	r3, [r1, #4]
 8003ad2:	460a      	mov	r2, r1
 8003ad4:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003ad8:	e77f      	b.n	80039da <__kernel_rem_pio2f+0x43a>
 8003ada:	bf00      	nop

08003adc <scalbnf>:
 8003adc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8003ae0:	b538      	push	{r3, r4, r5, lr}
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	460d      	mov	r5, r1
 8003ae6:	4604      	mov	r4, r0
 8003ae8:	d02e      	beq.n	8003b48 <scalbnf+0x6c>
 8003aea:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8003aee:	d304      	bcc.n	8003afa <scalbnf+0x1e>
 8003af0:	4601      	mov	r1, r0
 8003af2:	f7fc fb31 	bl	8000158 <__addsf3>
 8003af6:	4603      	mov	r3, r0
 8003af8:	e026      	b.n	8003b48 <scalbnf+0x6c>
 8003afa:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8003afe:	d118      	bne.n	8003b32 <scalbnf+0x56>
 8003b00:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8003b04:	f7fc fc30 	bl	8000368 <__aeabi_fmul>
 8003b08:	4a17      	ldr	r2, [pc, #92]	@ (8003b68 <scalbnf+0x8c>)
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	4295      	cmp	r5, r2
 8003b0e:	db0c      	blt.n	8003b2a <scalbnf+0x4e>
 8003b10:	4604      	mov	r4, r0
 8003b12:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8003b16:	3a19      	subs	r2, #25
 8003b18:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8003b1c:	428d      	cmp	r5, r1
 8003b1e:	dd0a      	ble.n	8003b36 <scalbnf+0x5a>
 8003b20:	4912      	ldr	r1, [pc, #72]	@ (8003b6c <scalbnf+0x90>)
 8003b22:	4618      	mov	r0, r3
 8003b24:	f361 001e 	bfi	r0, r1, #0, #31
 8003b28:	e000      	b.n	8003b2c <scalbnf+0x50>
 8003b2a:	4911      	ldr	r1, [pc, #68]	@ (8003b70 <scalbnf+0x94>)
 8003b2c:	f7fc fc1c 	bl	8000368 <__aeabi_fmul>
 8003b30:	e7e1      	b.n	8003af6 <scalbnf+0x1a>
 8003b32:	0dd2      	lsrs	r2, r2, #23
 8003b34:	e7f0      	b.n	8003b18 <scalbnf+0x3c>
 8003b36:	1951      	adds	r1, r2, r5
 8003b38:	29fe      	cmp	r1, #254	@ 0xfe
 8003b3a:	dcf1      	bgt.n	8003b20 <scalbnf+0x44>
 8003b3c:	2900      	cmp	r1, #0
 8003b3e:	dd05      	ble.n	8003b4c <scalbnf+0x70>
 8003b40:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8003b44:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8003b48:	4618      	mov	r0, r3
 8003b4a:	bd38      	pop	{r3, r4, r5, pc}
 8003b4c:	f111 0f16 	cmn.w	r1, #22
 8003b50:	da01      	bge.n	8003b56 <scalbnf+0x7a>
 8003b52:	4907      	ldr	r1, [pc, #28]	@ (8003b70 <scalbnf+0x94>)
 8003b54:	e7e5      	b.n	8003b22 <scalbnf+0x46>
 8003b56:	f101 0019 	add.w	r0, r1, #25
 8003b5a:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8003b5e:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 8003b62:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8003b66:	e7e1      	b.n	8003b2c <scalbnf+0x50>
 8003b68:	ffff3cb0 	.word	0xffff3cb0
 8003b6c:	7149f2ca 	.word	0x7149f2ca
 8003b70:	0da24260 	.word	0x0da24260

08003b74 <floorf>:
 8003b74:	b570      	push	{r4, r5, r6, lr}
 8003b76:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8003b7a:	3d7f      	subs	r5, #127	@ 0x7f
 8003b7c:	2d16      	cmp	r5, #22
 8003b7e:	4601      	mov	r1, r0
 8003b80:	4604      	mov	r4, r0
 8003b82:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 8003b86:	dc26      	bgt.n	8003bd6 <floorf+0x62>
 8003b88:	2d00      	cmp	r5, #0
 8003b8a:	da0f      	bge.n	8003bac <floorf+0x38>
 8003b8c:	4917      	ldr	r1, [pc, #92]	@ (8003bec <floorf+0x78>)
 8003b8e:	f7fc fae3 	bl	8000158 <__addsf3>
 8003b92:	2100      	movs	r1, #0
 8003b94:	f7fc fda4 	bl	80006e0 <__aeabi_fcmpgt>
 8003b98:	b130      	cbz	r0, 8003ba8 <floorf+0x34>
 8003b9a:	2c00      	cmp	r4, #0
 8003b9c:	da23      	bge.n	8003be6 <floorf+0x72>
 8003b9e:	2e00      	cmp	r6, #0
 8003ba0:	4c13      	ldr	r4, [pc, #76]	@ (8003bf0 <floorf+0x7c>)
 8003ba2:	bf08      	it	eq
 8003ba4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8003ba8:	4621      	mov	r1, r4
 8003baa:	e01a      	b.n	8003be2 <floorf+0x6e>
 8003bac:	4e11      	ldr	r6, [pc, #68]	@ (8003bf4 <floorf+0x80>)
 8003bae:	412e      	asrs	r6, r5
 8003bb0:	4230      	tst	r0, r6
 8003bb2:	d016      	beq.n	8003be2 <floorf+0x6e>
 8003bb4:	490d      	ldr	r1, [pc, #52]	@ (8003bec <floorf+0x78>)
 8003bb6:	f7fc facf 	bl	8000158 <__addsf3>
 8003bba:	2100      	movs	r1, #0
 8003bbc:	f7fc fd90 	bl	80006e0 <__aeabi_fcmpgt>
 8003bc0:	2800      	cmp	r0, #0
 8003bc2:	d0f1      	beq.n	8003ba8 <floorf+0x34>
 8003bc4:	2c00      	cmp	r4, #0
 8003bc6:	bfbe      	ittt	lt
 8003bc8:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 8003bcc:	412b      	asrlt	r3, r5
 8003bce:	18e4      	addlt	r4, r4, r3
 8003bd0:	ea24 0406 	bic.w	r4, r4, r6
 8003bd4:	e7e8      	b.n	8003ba8 <floorf+0x34>
 8003bd6:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8003bda:	d302      	bcc.n	8003be2 <floorf+0x6e>
 8003bdc:	f7fc fabc 	bl	8000158 <__addsf3>
 8003be0:	4601      	mov	r1, r0
 8003be2:	4608      	mov	r0, r1
 8003be4:	bd70      	pop	{r4, r5, r6, pc}
 8003be6:	2400      	movs	r4, #0
 8003be8:	e7de      	b.n	8003ba8 <floorf+0x34>
 8003bea:	bf00      	nop
 8003bec:	7149f2ca 	.word	0x7149f2ca
 8003bf0:	bf800000 	.word	0xbf800000
 8003bf4:	007fffff 	.word	0x007fffff

08003bf8 <_init>:
 8003bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bfa:	bf00      	nop
 8003bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bfe:	bc08      	pop	{r3}
 8003c00:	469e      	mov	lr, r3
 8003c02:	4770      	bx	lr

08003c04 <_fini>:
 8003c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c06:	bf00      	nop
 8003c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c0a:	bc08      	pop	{r3}
 8003c0c:	469e      	mov	lr, r3
 8003c0e:	4770      	bx	lr
