

================================================================
== Vitis HLS Report for 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'
================================================================
* Date:           Tue Oct 28 17:21:41 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   120325|   120325|  1.203 ms|  1.203 ms|  120325|  120325|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_generic_fmax_float_s_fu_613  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_generic_fmin_float_s_fu_618  |generic_fmin_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6  |   120323|   120323|       113|         13|          1|  9248|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    7129|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      23|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     954|    -|
|Register         |        -|     -|    3966|     640|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    3966|    8746|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       1|       7|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+---+----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |mul_6ns_6ns_11_1_1_U2264  |mul_6ns_6ns_11_1_1  |        0|   0|  0|  23|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |Total                     |                    |        0|   0|  0|  23|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln346_1_fu_1472_p2     |         +|   0|  0|   16|           9|           8|
    |add_ln346_2_fu_2476_p2     |         +|   0|  0|   16|           9|           8|
    |add_ln346_3_fu_2690_p2     |         +|   0|  0|   16|           9|           8|
    |add_ln346_4_fu_2887_p2     |         +|   0|  0|   16|           9|           8|
    |add_ln346_5_fu_1664_p2     |         +|   0|  0|   16|           9|           8|
    |add_ln346_6_fu_1092_p2     |         +|   0|  0|   16|           9|           8|
    |add_ln346_7_fu_1841_p2     |         +|   0|  0|   16|           9|           8|
    |add_ln346_8_fu_2014_p2     |         +|   0|  0|   16|           9|           8|
    |add_ln346_9_fu_2202_p2     |         +|   0|  0|   16|           9|           8|
    |add_ln346_fu_1270_p2       |         +|   0|  0|   16|           9|           8|
    |add_ln42_10_fu_1206_p2     |         +|   0|  0|   17|          10|           4|
    |add_ln42_11_fu_1216_p2     |         +|   0|  0|   17|          10|           4|
    |add_ln42_12_fu_1408_p2     |         +|   0|  0|   17|          10|           4|
    |add_ln42_13_fu_1418_p2     |         +|   0|  0|   17|          10|           4|
    |add_ln42_14_fu_1591_p2     |         +|   0|  0|   17|          10|           4|
    |add_ln42_15_fu_1601_p2     |         +|   0|  0|   17|          10|           4|
    |add_ln42_16_fu_1764_p2     |         +|   0|  0|   17|          10|           5|
    |add_ln42_17_fu_1774_p2     |         +|   0|  0|   17|          10|           5|
    |add_ln42_18_fu_1941_p2     |         +|   0|  0|   17|          10|           5|
    |add_ln42_19_fu_1951_p2     |         +|   0|  0|   17|          10|           5|
    |add_ln42_1_fu_833_p2       |         +|   0|  0|   17|          10|           1|
    |add_ln42_20_fu_2129_p2     |         +|   0|  0|   17|          10|           5|
    |add_ln42_21_fu_2139_p2     |         +|   0|  0|   17|          10|           5|
    |add_ln42_22_fu_2348_p2     |         +|   0|  0|   17|          10|           5|
    |add_ln42_23_fu_2358_p2     |         +|   0|  0|   17|          10|           5|
    |add_ln42_24_fu_2404_p2     |         +|   0|  0|   17|          10|           5|
    |add_ln42_25_fu_2120_p2     |         +|   0|  0|   21|          14|           1|
    |add_ln42_2_fu_938_p2       |         +|   0|  0|   17|          10|           2|
    |add_ln42_3_fu_948_p2       |         +|   0|  0|   17|          10|           2|
    |add_ln42_4_fu_968_p2       |         +|   0|  0|   17|          10|           3|
    |add_ln42_5_fu_978_p2       |         +|   0|  0|   17|          10|           3|
    |add_ln42_6_fu_998_p2       |         +|   0|  0|   17|          10|           3|
    |add_ln42_7_fu_1008_p2      |         +|   0|  0|   17|          10|           3|
    |add_ln42_8_fu_1028_p2      |         +|   0|  0|   17|          10|           4|
    |add_ln42_9_fu_1038_p2      |         +|   0|  0|   17|          10|           4|
    |add_ln42_fu_768_p2         |         +|   0|  0|   13|           6|           1|
    |add_ln43_1_fu_2603_p2      |         +|   0|  0|   17|          10|           1|
    |add_ln43_fu_862_p2         |         +|   0|  0|   12|           5|           1|
    |add_ln48_1_fu_1018_p2      |         +|   0|  0|   12|           5|           2|
    |add_ln48_2_fu_1188_p2      |         +|   0|  0|   12|           5|           1|
    |add_ln48_3_fu_1398_p2      |         +|   0|  0|   12|           5|           2|
    |add_ln48_fu_988_p2         |         +|   0|  0|   12|           5|           3|
    |add_ln51_10_fu_2382_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_11_fu_2391_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_12_fu_2414_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_13_fu_2423_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_14_fu_2628_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_15_fu_2576_p2     |         +|   0|  0|   19|          12|          12|
    |add_ln51_16_fu_2597_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_17_fu_2637_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_18_fu_2825_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_19_fu_2834_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_1_fu_1370_p2      |         +|   0|  0|   19|          12|          12|
    |add_ln51_20_fu_3022_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_21_fu_3031_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_22_fu_2790_p2     |         +|   0|  0|   19|          12|          12|
    |add_ln51_23_fu_2811_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_24_fu_3048_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_25_fu_3057_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_26_fu_3074_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_27_fu_3083_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_28_fu_3092_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_29_fu_2987_p2     |         +|   0|  0|   19|          12|          12|
    |add_ln51_2_fu_1392_p2      |         +|   0|  0|   21|          14|          14|
    |add_ln51_30_fu_3008_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_31_fu_3096_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_32_fu_3100_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_33_fu_3104_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_34_fu_3108_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_35_fu_3112_p2     |         +|   0|  0|   21|          14|          14|
    |add_ln51_3_fu_1611_p2      |         +|   0|  0|   21|          14|          14|
    |add_ln51_4_fu_1788_p2      |         +|   0|  0|   21|          14|          14|
    |add_ln51_5_fu_1568_p2      |         +|   0|  0|   21|          14|          14|
    |add_ln51_6_fu_1961_p2      |         +|   0|  0|   21|          14|          14|
    |add_ln51_7_fu_2149_p2      |         +|   0|  0|   21|          14|          14|
    |add_ln51_8_fu_2302_p2      |         +|   0|  0|   19|          12|          12|
    |add_ln51_9_fu_2323_p2      |         +|   0|  0|   21|          14|          14|
    |add_ln51_fu_812_p2         |         +|   0|  0|   18|          11|          11|
    |empty_127_fu_912_p2        |         +|   0|  0|   18|           9|           9|
    |empty_128_fu_958_p2        |         +|   0|  0|   12|           5|           3|
    |empty_129_fu_1577_p2       |         +|   0|  0|   12|           5|           2|
    |empty_130_fu_2110_p2       |         +|   0|  0|   12|           5|           1|
    |empty_131_fu_2329_p2       |         +|   0|  0|   12|           5|           2|
    |empty_fu_902_p2            |         +|   0|  0|   18|           9|           9|
    |sub_ln18_1_fu_1486_p2      |         -|   0|  0|   15|           7|           8|
    |sub_ln18_2_fu_2490_p2      |         -|   0|  0|   15|           7|           8|
    |sub_ln18_3_fu_2704_p2      |         -|   0|  0|   15|           7|           8|
    |sub_ln18_4_fu_2901_p2      |         -|   0|  0|   15|           7|           8|
    |sub_ln18_5_fu_1678_p2      |         -|   0|  0|   15|           7|           8|
    |sub_ln18_6_fu_1106_p2      |         -|   0|  0|   15|           7|           8|
    |sub_ln18_7_fu_1855_p2      |         -|   0|  0|   15|           7|           8|
    |sub_ln18_8_fu_2028_p2      |         -|   0|  0|   15|           7|           8|
    |sub_ln18_9_fu_2216_p2      |         -|   0|  0|   15|           7|           8|
    |sub_ln18_fu_1284_p2        |         -|   0|  0|   15|           7|           8|
    |sub_ln59_1_fu_1554_p2      |         -|   0|  0|   21|           1|          14|
    |sub_ln59_2_fu_1746_p2      |         -|   0|  0|   21|           1|          14|
    |sub_ln59_3_fu_1174_p2      |         -|   0|  0|   21|           1|          14|
    |sub_ln59_4_fu_1923_p2      |         -|   0|  0|   21|           1|          14|
    |sub_ln59_5_fu_2096_p2      |         -|   0|  0|   21|           1|          14|
    |sub_ln59_6_fu_2284_p2      |         -|   0|  0|   17|           1|          10|
    |sub_ln59_7_fu_2558_p2      |         -|   0|  0|   17|           1|          10|
    |sub_ln59_8_fu_2772_p2      |         -|   0|  0|   17|           1|          10|
    |sub_ln59_9_fu_2969_p2      |         -|   0|  0|   17|           1|          10|
    |sub_ln59_fu_1352_p2        |         -|   0|  0|   17|           1|          10|
    |and_ln42_fu_856_p2         |       and|   0|  0|    2|           1|           1|
    |icmp_ln42_fu_753_p2        |      icmp|   0|  0|   21|          14|          14|
    |icmp_ln43_fu_774_p2        |      icmp|   0|  0|   17|          10|           9|
    |icmp_ln44_fu_850_p2        |      icmp|   0|  0|   12|           5|           5|
    |lshr_ln18_1_fu_1512_p2     |      lshr|   0|  0|  240|          79|          79|
    |lshr_ln18_2_fu_2516_p2     |      lshr|   0|  0|  240|          79|          79|
    |lshr_ln18_3_fu_2730_p2     |      lshr|   0|  0|  240|          79|          79|
    |lshr_ln18_4_fu_2927_p2     |      lshr|   0|  0|  240|          79|          79|
    |lshr_ln18_5_fu_1704_p2     |      lshr|   0|  0|  240|          79|          79|
    |lshr_ln18_6_fu_1132_p2     |      lshr|   0|  0|  240|          79|          79|
    |lshr_ln18_7_fu_1881_p2     |      lshr|   0|  0|  240|          79|          79|
    |lshr_ln18_8_fu_2054_p2     |      lshr|   0|  0|  240|          79|          79|
    |lshr_ln18_9_fu_2242_p2     |      lshr|   0|  0|  240|          79|          79|
    |lshr_ln18_fu_1310_p2       |      lshr|   0|  0|  240|          79|          79|
    |or_ln43_fu_868_p2          |        or|   0|  0|    2|           1|           1|
    |select_ln18_10_fu_1166_p3  |    select|   0|  0|   14|           1|          14|
    |select_ln18_11_fu_1865_p3  |    select|   0|  0|    9|           1|           9|
    |select_ln18_12_fu_1915_p3  |    select|   0|  0|   14|           1|          14|
    |select_ln18_13_fu_2038_p3  |    select|   0|  0|    9|           1|           9|
    |select_ln18_14_fu_2088_p3  |    select|   0|  0|   14|           1|          14|
    |select_ln18_15_fu_2276_p3  |    select|   0|  0|   10|           1|          10|
    |select_ln18_16_fu_2500_p3  |    select|   0|  0|    9|           1|           9|
    |select_ln18_17_fu_2550_p3  |    select|   0|  0|   10|           1|          10|
    |select_ln18_18_fu_2764_p3  |    select|   0|  0|   10|           1|          10|
    |select_ln18_19_fu_2961_p3  |    select|   0|  0|   10|           1|          10|
    |select_ln18_1_fu_2226_p3   |    select|   0|  0|    9|           1|           9|
    |select_ln18_2_fu_1344_p3   |    select|   0|  0|   10|           1|          10|
    |select_ln18_3_fu_2714_p3   |    select|   0|  0|    9|           1|           9|
    |select_ln18_4_fu_2911_p3   |    select|   0|  0|    9|           1|           9|
    |select_ln18_5_fu_1496_p3   |    select|   0|  0|    9|           1|           9|
    |select_ln18_6_fu_1546_p3   |    select|   0|  0|   14|           1|          14|
    |select_ln18_7_fu_1688_p3   |    select|   0|  0|    9|           1|           9|
    |select_ln18_8_fu_1738_p3   |    select|   0|  0|   14|           1|          14|
    |select_ln18_9_fu_1116_p3   |    select|   0|  0|    9|           1|           9|
    |select_ln18_fu_1294_p3     |    select|   0|  0|    9|           1|           9|
    |select_ln42_1_fu_788_p3    |    select|   0|  0|    6|           1|           6|
    |select_ln42_2_fu_2368_p3   |    select|   0|  0|   32|           1|           1|
    |select_ln42_fu_780_p3      |    select|   0|  0|    5|           1|           1|
    |select_ln43_1_fu_882_p3    |    select|   0|  0|    5|           1|           5|
    |select_ln43_2_fu_2374_p3   |    select|   0|  0|   32|           1|          32|
    |select_ln43_3_fu_2608_p3   |    select|   0|  0|   10|           1|           1|
    |select_ln43_fu_874_p3      |    select|   0|  0|    5|           1|           1|
    |select_ln59_1_fu_1560_p3   |    select|   0|  0|   14|           1|          14|
    |select_ln59_2_fu_1752_p3   |    select|   0|  0|   14|           1|          14|
    |select_ln59_3_fu_1180_p3   |    select|   0|  0|   14|           1|          14|
    |select_ln59_4_fu_1929_p3   |    select|   0|  0|   14|           1|          14|
    |select_ln59_5_fu_2102_p3   |    select|   0|  0|   14|           1|          14|
    |select_ln59_6_fu_2290_p3   |    select|   0|  0|   10|           1|          10|
    |select_ln59_7_fu_2564_p3   |    select|   0|  0|   10|           1|          10|
    |select_ln59_8_fu_2778_p3   |    select|   0|  0|   10|           1|          10|
    |select_ln59_9_fu_2975_p3   |    select|   0|  0|   10|           1|          10|
    |select_ln59_fu_1358_p3     |    select|   0|  0|   10|           1|          10|
    |shl_ln18_1_fu_1518_p2      |       shl|   0|  0|  240|          79|          79|
    |shl_ln18_2_fu_2522_p2      |       shl|   0|  0|  240|          79|          79|
    |shl_ln18_3_fu_2736_p2      |       shl|   0|  0|  240|          79|          79|
    |shl_ln18_4_fu_2933_p2      |       shl|   0|  0|  240|          79|          79|
    |shl_ln18_5_fu_1710_p2      |       shl|   0|  0|  240|          79|          79|
    |shl_ln18_6_fu_1138_p2      |       shl|   0|  0|  240|          79|          79|
    |shl_ln18_7_fu_1887_p2      |       shl|   0|  0|  240|          79|          79|
    |shl_ln18_8_fu_2060_p2      |       shl|   0|  0|  240|          79|          79|
    |shl_ln18_9_fu_2248_p2      |       shl|   0|  0|  240|          79|          79|
    |shl_ln18_fu_1316_p2        |       shl|   0|  0|  240|          79|          79|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln42_fu_844_p2         |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 7129|        2644|        2894|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  65|         14|    1|         14|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |conv3_weights_address0             |  65|         14|   10|        140|
    |conv3_weights_address1             |  65|         13|   10|        130|
    |grp_fu_623_p0                      |  31|          6|   32|        192|
    |grp_fu_623_p1                      |  65|         14|   32|        448|
    |grp_fu_627_p0                      |  31|          6|   32|        192|
    |grp_fu_627_p1                      |  65|         13|   32|        416|
    |grp_fu_631_p0                      |  65|         14|   32|        448|
    |grp_fu_631_p1                      |  26|          5|   32|        160|
    |grp_fu_635_p0                      |  65|         13|   32|        416|
    |grp_fu_635_p1                      |  26|          5|   32|        160|
    |grp_fu_639_p0                      |  65|         12|   32|        384|
    |grp_generic_fmax_float_s_fu_613_x  |  14|          3|   32|         96|
    |in_feat_fu_174                     |   9|          2|    6|         12|
    |indvar_flatten26_fu_170            |   9|          2|   10|         20|
    |indvar_flatten68_fu_178            |   9|          2|   14|         28|
    |input_tile_address0                |  65|         14|   14|        196|
    |input_tile_address1                |  65|         13|   14|        182|
    |layer3_output_tile_address0        |  14|          3|    9|         27|
    |reg_653                            |   9|          2|   32|         64|
    |reg_669                            |   9|          2|   32|         64|
    |th_fu_166                          |   9|          2|    5|         10|
    |tw_fu_162                          |   9|          2|    5|         10|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 954|        198|  493|       3831|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_2_2_reg_4126                  |  32|   0|   32|          0|
    |add_ln43_reg_3287                 |   5|   0|    5|          0|
    |add_ln51_16_reg_3769              |  14|   0|   14|          0|
    |add_ln51_23_reg_3808              |  14|   0|   14|          0|
    |add_ln51_28_reg_3941              |  14|   0|   14|          0|
    |add_ln51_2_reg_3460               |  14|   0|   14|          0|
    |add_ln51_30_reg_3842              |  14|   0|   14|          0|
    |add_ln51_31_reg_3946              |  14|   0|   14|          0|
    |add_ln51_32_reg_3951              |  14|   0|   14|          0|
    |add_ln51_33_reg_3956              |  14|   0|   14|          0|
    |add_ln51_34_reg_3961              |  14|   0|   14|          0|
    |add_ln51_35_reg_3966              |  14|   0|   14|          0|
    |add_ln51_9_reg_3680               |  14|   0|   14|          0|
    |add_ln51_reg_3240                 |  11|   0|   11|          0|
    |and_ln42_reg_3282                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |  13|   0|   13|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |conv3_weights_load_10_reg_3474    |  32|   0|   32|          0|
    |conv3_weights_load_11_reg_3479    |  32|   0|   32|          0|
    |conv3_weights_load_12_reg_3518    |  32|   0|   32|          0|
    |conv3_weights_load_13_reg_3523    |  32|   0|   32|          0|
    |conv3_weights_load_14_reg_3557    |  32|   0|   32|          0|
    |conv3_weights_load_15_reg_3562    |  32|   0|   32|          0|
    |conv3_weights_load_16_reg_3601    |  32|   0|   32|          0|
    |conv3_weights_load_17_reg_3606    |  32|   0|   32|          0|
    |conv3_weights_load_18_reg_3650    |  32|   0|   32|          0|
    |conv3_weights_load_19_reg_3655    |  32|   0|   32|          0|
    |conv3_weights_load_1_reg_3323     |  32|   0|   32|          0|
    |conv3_weights_load_20_reg_3699    |  32|   0|   32|          0|
    |conv3_weights_load_21_reg_3704    |  32|   0|   32|          0|
    |conv3_weights_load_22_reg_3739    |  32|   0|   32|          0|
    |conv3_weights_load_23_reg_3744    |  32|   0|   32|          0|
    |conv3_weights_load_24_reg_3788    |  32|   0|   32|          0|
    |conv3_weights_load_2_reg_3348     |  32|   0|   32|          0|
    |conv3_weights_load_3_reg_3353     |  32|   0|   32|          0|
    |conv3_weights_load_4_reg_3373     |  32|   0|   32|          0|
    |conv3_weights_load_5_reg_3378     |  32|   0|   32|          0|
    |conv3_weights_load_6_reg_3398     |  32|   0|   32|          0|
    |conv3_weights_load_7_reg_3403     |  32|   0|   32|          0|
    |conv3_weights_load_8_reg_3440     |  32|   0|   32|          0|
    |conv3_weights_load_9_reg_3445     |  32|   0|   32|          0|
    |conv3_weights_load_reg_3318       |  32|   0|   32|          0|
    |icmp_ln42_reg_3225                |   1|   0|    1|          0|
    |icmp_ln43_reg_3234                |   1|   0|    1|          0|
    |in_feat_fu_174                    |   6|   0|    6|          0|
    |indvar_flatten26_fu_170           |  10|   0|   10|          0|
    |indvar_flatten26_load_reg_3229    |  10|   0|   10|          0|
    |indvar_flatten68_fu_178           |  14|   0|   14|          0|
    |indvar_flatten68_load_reg_3220    |  14|   0|   14|          0|
    |input_tile_load_20_reg_4026       |  32|   0|   32|          0|
    |layer3_output_tile_addr_reg_3308  |   9|   0|    9|          0|
    |layer3_output_tile_load_reg_3338  |  32|   0|   32|          0|
    |mul_0_1_reg_3754                  |  32|   0|   32|          0|
    |mul_0_2_reg_3670                  |  32|   0|   32|          0|
    |mul_0_3_reg_3793                  |  32|   0|   32|          0|
    |mul_0_4_reg_3827                  |  32|   0|   32|          0|
    |mul_0_4_reg_3827_pp0_iter2_reg    |  32|   0|   32|          0|
    |mul_1_1_reg_3866                  |  32|   0|   32|          0|
    |mul_1_1_reg_3866_pp0_iter2_reg    |  32|   0|   32|          0|
    |mul_1_2_reg_3891                  |  32|   0|   32|          0|
    |mul_1_3_reg_3896                  |  32|   0|   32|          0|
    |mul_1_4_reg_3921                  |  32|   0|   32|          0|
    |mul_1_reg_3861                    |  32|   0|   32|          0|
    |mul_1_reg_3861_pp0_iter2_reg      |  32|   0|   32|          0|
    |mul_2_1_reg_3981                  |  32|   0|   32|          0|
    |mul_2_2_reg_3986                  |  32|   0|   32|          0|
    |mul_2_3_reg_4011                  |  32|   0|   32|          0|
    |mul_2_4_reg_4016                  |  32|   0|   32|          0|
    |mul_2_reg_3926                    |  32|   0|   32|          0|
    |mul_3_1_reg_4046                  |  32|   0|   32|          0|
    |mul_3_2_reg_4061                  |  32|   0|   32|          0|
    |mul_3_3_reg_4066                  |  32|   0|   32|          0|
    |mul_3_4_reg_4081                  |  32|   0|   32|          0|
    |mul_3_reg_4041                    |  32|   0|   32|          0|
    |mul_4_1_reg_4101                  |  32|   0|   32|          0|
    |mul_4_2_reg_4111                  |  32|   0|   32|          0|
    |mul_4_3_reg_4116                  |  32|   0|   32|          0|
    |mul_4_4_reg_4121                  |  32|   0|   32|          0|
    |mul_4_reg_4091                    |  32|   0|   32|          0|
    |mul_reg_3719                      |  32|   0|   32|          0|
    |reg_643                           |  32|   0|   32|          0|
    |reg_648                           |  32|   0|   32|          0|
    |reg_653                           |  32|   0|   32|          0|
    |reg_659                           |  32|   0|   32|          0|
    |reg_664                           |  32|   0|   32|          0|
    |reg_669                           |  32|   0|   32|          0|
    |reg_676                           |  32|   0|   32|          0|
    |reg_681                           |  32|   0|   32|          0|
    |reg_686                           |  32|   0|   32|          0|
    |reg_691                           |  32|   0|   32|          0|
    |reg_696                           |  32|   0|   32|          0|
    |reg_701                           |  32|   0|   32|          0|
    |reg_706                           |  32|   0|   32|          0|
    |reg_711                           |  32|   0|   32|          0|
    |reg_716                           |  32|   0|   32|          0|
    |select_ln43_1_reg_3300            |   5|   0|    5|          0|
    |select_ln43_reg_3292              |   5|   0|    5|          0|
    |select_ln59_1_reg_3494            |  14|   0|   14|          0|
    |select_ln59_2_reg_3543            |  14|   0|   14|          0|
    |select_ln59_3_reg_3418            |  14|   0|   14|          0|
    |select_ln59_4_reg_3587            |  14|   0|   14|          0|
    |select_ln59_5_reg_3626            |  14|   0|   14|          0|
    |th_1_reg_3215                     |   5|   0|    5|          0|
    |th_fu_166                         |   5|   0|    5|          0|
    |trunc_ln50_reg_3245               |  10|   0|   10|          0|
    |tw_fu_162                         |   5|   0|    5|          0|
    |x_assign_2_reg_3640               |  32|   0|   32|          0|
    |zext_ln42_reg_3432                |  11|   0|   12|          1|
    |icmp_ln42_reg_3225                |  64|  32|    1|          0|
    |layer3_output_tile_addr_reg_3308  |  64|  32|    9|          0|
    |mul_1_2_reg_3891                  |  64|  32|   32|          0|
    |mul_1_3_reg_3896                  |  64|  32|   32|          0|
    |mul_1_4_reg_3921                  |  64|  32|   32|          0|
    |mul_2_1_reg_3981                  |  64|  32|   32|          0|
    |mul_2_2_reg_3986                  |  64|  32|   32|          0|
    |mul_2_3_reg_4011                  |  64|  32|   32|          0|
    |mul_2_4_reg_4016                  |  64|  32|   32|          0|
    |mul_2_reg_3926                    |  64|  32|   32|          0|
    |mul_3_1_reg_4046                  |  64|  32|   32|          0|
    |mul_3_2_reg_4061                  |  64|  32|   32|          0|
    |mul_3_3_reg_4066                  |  64|  32|   32|          0|
    |mul_3_4_reg_4081                  |  64|  32|   32|          0|
    |mul_3_reg_4041                    |  64|  32|   32|          0|
    |mul_4_1_reg_4101                  |  64|  32|   32|          0|
    |mul_4_2_reg_4111                  |  64|  32|   32|          0|
    |mul_4_3_reg_4116                  |  64|  32|   32|          0|
    |mul_4_4_reg_4121                  |  64|  32|   32|          0|
    |mul_4_reg_4091                    |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |3966| 640| 3273|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-----------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_79_p_din0                         |  out|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_79_p_din1                         |  out|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_79_p_opcode                       |  out|    2|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_79_p_dout0                        |   in|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_79_p_ce                           |  out|    1|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_83_p_din0                         |  out|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_83_p_din1                         |  out|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_83_p_opcode                       |  out|    2|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_83_p_dout0                        |   in|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_83_p_ce                           |  out|    1|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_87_p_din0                         |  out|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_87_p_din1                         |  out|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_87_p_dout0                        |   in|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_87_p_ce                           |  out|    1|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_91_p_din0                         |  out|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_91_p_din1                         |  out|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_91_p_dout0                        |   in|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_91_p_ce                           |  out|    1|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_95_p_din0                         |  out|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_95_p_dout0                        |   in|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_fu_95_p_ce                           |  out|    1|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_generic_fmax_float_s_fu_98_p_din1    |  out|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_generic_fmax_float_s_fu_98_p_dout0   |   in|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_generic_fmax_float_s_fu_98_p_ready   |   in|    1|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_generic_fmin_float_s_fu_102_p_din1   |  out|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_generic_fmin_float_s_fu_102_p_dout0  |   in|   32|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|grp_generic_fmin_float_s_fu_102_p_ready  |   in|    1|  ap_ctrl_hs|  conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6|  return value|
|conv3_weights_address0                   |  out|   10|   ap_memory|                                              conv3_weights|         array|
|conv3_weights_ce0                        |  out|    1|   ap_memory|                                              conv3_weights|         array|
|conv3_weights_q0                         |   in|   32|   ap_memory|                                              conv3_weights|         array|
|conv3_weights_address1                   |  out|   10|   ap_memory|                                              conv3_weights|         array|
|conv3_weights_ce1                        |  out|    1|   ap_memory|                                              conv3_weights|         array|
|conv3_weights_q1                         |   in|   32|   ap_memory|                                              conv3_weights|         array|
|layer3_output_tile_address0              |  out|    9|   ap_memory|                                         layer3_output_tile|         array|
|layer3_output_tile_ce0                   |  out|    1|   ap_memory|                                         layer3_output_tile|         array|
|layer3_output_tile_we0                   |  out|    1|   ap_memory|                                         layer3_output_tile|         array|
|layer3_output_tile_d0                    |  out|   32|   ap_memory|                                         layer3_output_tile|         array|
|layer3_output_tile_q0                    |   in|   32|   ap_memory|                                         layer3_output_tile|         array|
|input_tile_address0                      |  out|   14|   ap_memory|                                                 input_tile|         array|
|input_tile_ce0                           |  out|    1|   ap_memory|                                                 input_tile|         array|
|input_tile_q0                            |   in|   32|   ap_memory|                                                 input_tile|         array|
|input_tile_address1                      |  out|   14|   ap_memory|                                                 input_tile|         array|
|input_tile_ce1                           |  out|    1|   ap_memory|                                                 input_tile|         array|
|input_tile_q1                            |   in|   32|   ap_memory|                                                 input_tile|         array|
+-----------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

