module ifu(
    input logic i_clk,
    input logic i_rst,
    input logic stall_pc,
    input logic pc_update_control,
    input logic [31:0] pc_update_val,
    output logic [31:0] pc,
    output logic [31:0] pc_prev
);

// Edit the code here begin ---------------------------------------------------

    
// Edit the code here end -----------------------------------------------------
always_ff @(posedge i_clk or negedge i_rst ) begin 
    if(!i_rst) begin
        pc <= 32'b0;
        pc_prev <= 32'b0;
    
    end
    else begin
    pc_prev <= pc;
    if(stall_pc) begin
        pc <= pc;
    end
    else if(pc_update_control) begin
        pc<= pc_update_val;
    end
    else begin
        pc<=pc+32'd4;
    end
end
end
/*
	Following section is necessary for dumping waveforms. This is needed for debug and simulations
*/

`ifndef SUBMODULE_DISABLE_WAVES
    initial begin
        $dumpfile("./sim_build/ifu.vcd");
        $dumpvars(0, ifu);
    end
`endif

endmodule