

================================================================
== Vivado HLS Report for 'softmax_latency_ap_fixed_ap_fixed_softmax_config13_s'
================================================================
* Date:           Mon Jun  7 17:21:50 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.691 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 4 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 5 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 6 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 7 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 8 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y_V = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_0_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 9 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 10 'zext' 'zext_ln251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln251" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 11 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.15ns)   --->   "%exp_res_0_V = load i18* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 12 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_V_1 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_1_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 13 'partselect' 'y_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln251_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 14 'zext' 'zext_ln251_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln251_1" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 15 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.15ns)   --->   "%exp_res_1_V = load i18* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 16 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_V_2 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_2_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 17 'partselect' 'y_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln251_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 18 'zext' 'zext_ln251_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln251_2" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 19 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.15ns)   --->   "%exp_res_2_V = load i18* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 20 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_V_3 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_3_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 21 'partselect' 'y_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln251_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 22 'zext' 'zext_ln251_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%exp_table1_addr_3 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln251_3" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 23 'getelementptr' 'exp_table1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.15ns)   --->   "%exp_res_3_V = load i18* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 24 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_V_4 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_4_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 25 'partselect' 'y_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln251_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 26 'zext' 'zext_ln251_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%exp_table1_addr_4 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln251_4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 27 'getelementptr' 'exp_table1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.15ns)   --->   "%exp_res_4_V = load i18* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 28 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 2 <SV = 1> <Delay = 3.68>
ST_2 : Operation 29 [1/2] (1.15ns)   --->   "%exp_res_0_V = load i18* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 29 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 30 [1/2] (1.15ns)   --->   "%exp_res_1_V = load i18* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 30 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 31 [1/2] (1.15ns)   --->   "%exp_res_2_V = load i18* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 31 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 32 [1/2] (1.15ns)   --->   "%exp_res_3_V = load i18* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 32 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 33 [1/2] (1.15ns)   --->   "%exp_res_4_V = load i18* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 33 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i18 %exp_res_0_V, %exp_res_1_V" [firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 34 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1 = add i18 %exp_res_2_V, %exp_res_4_V" [firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 35 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln703_2 = add i18 %add_ln703_1, %exp_res_3_V" [firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 36 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i18 %add_ln703_2, %add_ln703" [firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 37 'add' 'exp_sum_V' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%y_V_5 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %exp_sum_V, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 38 'partselect' 'y_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 39 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln259" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 40 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.15ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 41 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_activation.h:224]   --->   Operation 42 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (1.15ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 43 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %inv_exp_sum_V to i30" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 44 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %exp_res_0_V to i30" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 45 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i30 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 46 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 47 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %exp_res_1_V to i30" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 48 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i30 %sext_ln1116, %sext_ln1118_1" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 49 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_1, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 50 'partselect' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i18 %exp_res_2_V to i30" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 51 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i30 %sext_ln1116, %sext_ln1118_2" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 52 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_2, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 53 'partselect' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i18 %exp_res_3_V to i30" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 54 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i30 %sext_ln1116, %sext_ln1118_3" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 55 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_3, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 56 'partselect' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i18 %exp_res_4_V to i30" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 57 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i30 %sext_ln1116, %sext_ln1118_4" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 58 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_4, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 59 'partselect' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 60 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 61 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 62 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 63 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign, 4" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 64 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16 } %mrv_4" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.16ns
The critical path consists of the following:
	wire read on port 'data_4_V_read' (firmware/nnet_utils/nnet_activation.h:223) [10]  (0 ns)
	'getelementptr' operation ('exp_table1_addr_4', firmware/nnet_utils/nnet_activation.h:251) [34]  (0 ns)
	'load' operation ('exp_res[4].V', firmware/nnet_utils/nnet_activation.h:251) on array 'exp_table1' [35]  (1.16 ns)

 <State 2>: 3.68ns
The critical path consists of the following:
	'load' operation ('exp_res[2].V', firmware/nnet_utils/nnet_activation.h:251) on array 'exp_table1' [27]  (1.16 ns)
	'add' operation ('add_ln703_1', firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation.h:257) [37]  (0 ns)
	'add' operation ('add_ln703_2', firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation.h:257) [38]  (0.682 ns)
	'add' operation ('exp_sum.V', firmware/nnet_utils/nnet_common.h:70->firmware/nnet_utils/nnet_common.h:62->firmware/nnet_utils/nnet_activation.h:257) [39]  (0.682 ns)
	'getelementptr' operation ('invert_table2_addr', firmware/nnet_utils/nnet_activation.h:259) [42]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:259) on array 'invert_table2' [43]  (1.16 ns)

 <State 3>: 3.69ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:259) on array 'invert_table2' [43]  (1.16 ns)
	'mul' operation of DSP[46] ('mul_ln1118', firmware/nnet_utils/nnet_activation.h:262) [46]  (2.53 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
