

================================================================
== Vitis HLS Report for 'adpcm_main'
================================================================
* Date:           Wed Jun 19 19:06:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.794 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   148038|   148038|  0.740 ms|  0.740 ms|  148039|  148039|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_adpcm_main_Pipeline_reset_label4_fu_148        |adpcm_main_Pipeline_reset_label4        |        8|        8|  40.000 ns|  40.000 ns|       8|       8|       no|
        |grp_adpcm_main_Pipeline_reset_label5_fu_160        |adpcm_main_Pipeline_reset_label5        |        8|        8|  40.000 ns|  40.000 ns|       8|       8|       no|
        |grp_adpcm_main_Pipeline_reset_label6_fu_172        |adpcm_main_Pipeline_reset_label6        |       26|       26|   0.130 us|   0.130 us|      26|      26|       no|
        |grp_adpcm_main_Pipeline_reset_label7_fu_178        |adpcm_main_Pipeline_reset_label7        |       13|       13|  65.000 ns|  65.000 ns|      13|      13|       no|
        |grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186  |adpcm_main_Pipeline_adpcm_main_label12  |   100004|   100004|   0.500 ms|   0.500 ms|  100004|  100004|       no|
        |grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248  |adpcm_main_Pipeline_adpcm_main_label13  |    48003|    48003|   0.240 ms|   0.240 ms|   48003|   48003|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        1|   153|    14971|   16449|    -|
|Memory               |        0|     -|      568|      44|    0|
|Multiplexer          |        -|     -|        -|    1176|    -|
|Register             |        -|     -|      766|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        1|   153|    16305|   17671|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     5|        1|       4|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     2|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186  |adpcm_main_Pipeline_adpcm_main_label12  |        0|  84|  7262|  9055|    0|
    |grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248  |adpcm_main_Pipeline_adpcm_main_label13  |        1|  69|  7686|  7198|    0|
    |grp_adpcm_main_Pipeline_reset_label4_fu_148        |adpcm_main_Pipeline_reset_label4        |        0|   0|     5|    47|    0|
    |grp_adpcm_main_Pipeline_reset_label5_fu_160        |adpcm_main_Pipeline_reset_label5        |        0|   0|     5|    47|    0|
    |grp_adpcm_main_Pipeline_reset_label6_fu_172        |adpcm_main_Pipeline_reset_label6        |        0|   0|     7|    51|    0|
    |grp_adpcm_main_Pipeline_reset_label7_fu_178        |adpcm_main_Pipeline_reset_label7        |        0|   0|     6|    51|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |        1| 153| 14971| 16449|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |accumc_U        |accumc_RAM_AUTO_1R1W      |        0|  64|   6|    0|    11|   32|     1|          352|
    |accumd_U        |accumc_RAM_AUTO_1R1W      |        0|  64|   6|    0|    11|   32|     1|          352|
    |delay_bpl_U     |delay_bpl_RAM_AUTO_1R1W   |        0|  64|   3|    0|     6|   32|     1|          192|
    |delay_bph_U     |delay_bpl_RAM_AUTO_1R1W   |        0|  64|   3|    0|     6|   32|     1|          192|
    |dec_del_bpl_U   |delay_bpl_RAM_AUTO_1R1W   |        0|  64|   3|    0|     6|   32|     1|          192|
    |dec_del_bph_U   |delay_bpl_RAM_AUTO_1R1W   |        0|  64|   3|    0|     6|   32|     1|          192|
    |delay_dhx_U     |delay_dhx_RAM_AUTO_1R1W   |        0|  28|   2|    0|     6|   14|     1|           84|
    |dec_del_dhx_U   |delay_dhx_RAM_AUTO_1R1W   |        0|  28|   2|    0|     6|   14|     1|           84|
    |delay_dltx_U    |delay_dltx_RAM_AUTO_1R1W  |        0|  32|   2|    0|     6|   16|     1|           96|
    |dec_del_dltx_U  |delay_dltx_RAM_AUTO_1R1W  |        0|  32|   2|    0|     6|   16|     1|           96|
    |tqmf_U          |tqmf_RAM_AUTO_1R1W        |        0|  64|  12|    0|    24|   32|     1|          768|
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                          |        0| 568|  44|    0|    94|  284|    11|         2600|
    +----------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |accumc_address0        |  14|          3|    4|         12|
    |accumc_ce0             |  14|          3|    1|          3|
    |accumc_ce1             |   9|          2|    1|          2|
    |accumc_d0              |  14|          3|   32|         96|
    |accumc_we0             |  14|          3|    1|          3|
    |accumc_we1             |   9|          2|    1|          2|
    |accumd_address0        |  14|          3|    4|         12|
    |accumd_ce0             |  14|          3|    1|          3|
    |accumd_ce1             |   9|          2|    1|          2|
    |accumd_d0              |  14|          3|   32|         96|
    |accumd_we0             |  14|          3|    1|          3|
    |accumd_we1             |   9|          2|    1|          2|
    |ah1                    |   9|          2|   16|         32|
    |ah2                    |   9|          2|   15|         30|
    |al1                    |   9|          2|   16|         32|
    |al2                    |   9|          2|   15|         30|
    |ap_NS_fsm              |  37|          7|    1|          7|
    |compressed_address0    |  14|          3|   12|         36|
    |compressed_ce0         |  14|          3|    1|          3|
    |compressed_we0         |   9|          2|    1|          2|
    |dec_ah1                |   9|          2|   16|         32|
    |dec_ah2                |   9|          2|   15|         30|
    |dec_al1                |   9|          2|   16|         32|
    |dec_al2                |   9|          2|   15|         30|
    |dec_del_bph_address0   |  14|          3|    3|          9|
    |dec_del_bph_ce0        |  14|          3|    1|          3|
    |dec_del_bph_ce1        |   9|          2|    1|          2|
    |dec_del_bph_d0         |  14|          3|   32|         96|
    |dec_del_bph_we0        |  14|          3|    1|          3|
    |dec_del_bph_we1        |   9|          2|    1|          2|
    |dec_del_bpl_address0   |  14|          3|    3|          9|
    |dec_del_bpl_ce0        |  14|          3|    1|          3|
    |dec_del_bpl_ce1        |   9|          2|    1|          2|
    |dec_del_bpl_d0         |  14|          3|   32|         96|
    |dec_del_bpl_we0        |  14|          3|    1|          3|
    |dec_del_bpl_we1        |   9|          2|    1|          2|
    |dec_del_dhx_address0   |  14|          3|    3|          9|
    |dec_del_dhx_ce0        |  14|          3|    1|          3|
    |dec_del_dhx_ce1        |   9|          2|    1|          2|
    |dec_del_dhx_d0         |  14|          3|   14|         42|
    |dec_del_dhx_we0        |  14|          3|    1|          3|
    |dec_del_dhx_we1        |   9|          2|    1|          2|
    |dec_del_dltx_address0  |  14|          3|    3|          9|
    |dec_del_dltx_ce0       |  14|          3|    1|          3|
    |dec_del_dltx_ce1       |   9|          2|    1|          2|
    |dec_del_dltx_d0        |  14|          3|   16|         48|
    |dec_del_dltx_we0       |  14|          3|    1|          3|
    |dec_del_dltx_we1       |   9|          2|    1|          2|
    |dec_deth               |   9|          2|   15|         30|
    |dec_detl               |   9|          2|   15|         30|
    |dec_nbh                |   9|          2|   15|         30|
    |dec_nbl                |   9|          2|   15|         30|
    |dec_ph1                |   9|          2|   32|         64|
    |dec_ph2                |   9|          2|   32|         64|
    |dec_plt1               |   9|          2|   32|         64|
    |dec_plt2               |   9|          2|   32|         64|
    |dec_rh1                |   9|          2|   31|         62|
    |dec_rh2                |   9|          2|   31|         62|
    |dec_rlt1               |   9|          2|   31|         62|
    |dec_rlt2               |   9|          2|   31|         62|
    |delay_bph_address0     |  14|          3|    3|          9|
    |delay_bph_ce0          |  14|          3|    1|          3|
    |delay_bph_ce1          |   9|          2|    1|          2|
    |delay_bph_d0           |  14|          3|   32|         96|
    |delay_bph_we0          |  14|          3|    1|          3|
    |delay_bph_we1          |   9|          2|    1|          2|
    |delay_bpl_address0     |  14|          3|    3|          9|
    |delay_bpl_ce0          |  14|          3|    1|          3|
    |delay_bpl_ce1          |   9|          2|    1|          2|
    |delay_bpl_d0           |  14|          3|   32|         96|
    |delay_bpl_we0          |  14|          3|    1|          3|
    |delay_bpl_we1          |   9|          2|    1|          2|
    |delay_dhx_address0     |  14|          3|    3|          9|
    |delay_dhx_ce0          |  14|          3|    1|          3|
    |delay_dhx_ce1          |   9|          2|    1|          2|
    |delay_dhx_d0           |  14|          3|   14|         42|
    |delay_dhx_we0          |  14|          3|    1|          3|
    |delay_dhx_we1          |   9|          2|    1|          2|
    |delay_dltx_address0    |  14|          3|    3|          9|
    |delay_dltx_ce0         |  14|          3|    1|          3|
    |delay_dltx_ce1         |   9|          2|    1|          2|
    |delay_dltx_d0          |  14|          3|   16|         48|
    |delay_dltx_we0         |  14|          3|    1|          3|
    |delay_dltx_we1         |   9|          2|    1|          2|
    |deth                   |   9|          2|   15|         30|
    |detl                   |   9|          2|   15|         30|
    |nbh                    |   9|          2|   15|         30|
    |nbl                    |   9|          2|   15|         30|
    |ph1                    |   9|          2|   32|         64|
    |ph2                    |   9|          2|   32|         64|
    |plt1                   |   9|          2|   32|         64|
    |plt2                   |   9|          2|   32|         64|
    |rh1                    |   9|          2|   31|         62|
    |rh2                    |   9|          2|   31|         62|
    |rlt1                   |   9|          2|   31|         62|
    |rlt2                   |   9|          2|   31|         62|
    |tqmf_address0          |  14|          3|    5|         15|
    |tqmf_ce0               |  14|          3|    1|          3|
    |tqmf_ce1               |   9|          2|    1|          2|
    |tqmf_d0                |  14|          3|   32|         96|
    |tqmf_we0               |  14|          3|    1|          3|
    |tqmf_we1               |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |1176|        255| 1128|       2617|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ah1                                                             |  16|   0|   16|          0|
    |ah2                                                             |  15|   0|   15|          0|
    |al1                                                             |  16|   0|   16|          0|
    |al2                                                             |  15|   0|   15|          0|
    |ap_CS_fsm                                                       |   6|   0|    6|          0|
    |dec_ah1                                                         |  16|   0|   16|          0|
    |dec_ah2                                                         |  15|   0|   15|          0|
    |dec_al1                                                         |  16|   0|   16|          0|
    |dec_al2                                                         |  15|   0|   15|          0|
    |dec_deth                                                        |  15|   0|   15|          0|
    |dec_detl                                                        |  15|   0|   15|          0|
    |dec_nbh                                                         |  15|   0|   15|          0|
    |dec_nbl                                                         |  15|   0|   15|          0|
    |dec_ph1                                                         |  32|   0|   32|          0|
    |dec_ph2                                                         |  32|   0|   32|          0|
    |dec_plt1                                                        |  32|   0|   32|          0|
    |dec_plt2                                                        |  32|   0|   32|          0|
    |dec_rh1                                                         |  31|   0|   31|          0|
    |dec_rh2                                                         |  31|   0|   31|          0|
    |dec_rlt1                                                        |  31|   0|   31|          0|
    |dec_rlt2                                                        |  31|   0|   31|          0|
    |deth                                                            |  15|   0|   15|          0|
    |detl                                                            |  15|   0|   15|          0|
    |grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_start_reg  |   1|   0|    1|          0|
    |grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_start_reg  |   1|   0|    1|          0|
    |grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_start_reg        |   1|   0|    1|          0|
    |grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_start_reg        |   1|   0|    1|          0|
    |grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_start_reg        |   1|   0|    1|          0|
    |grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_start_reg        |   1|   0|    1|          0|
    |il                                                              |   6|   0|    6|          0|
    |nbh                                                             |  15|   0|   15|          0|
    |nbl                                                             |  15|   0|   15|          0|
    |ph1                                                             |  32|   0|   32|          0|
    |ph2                                                             |  32|   0|   32|          0|
    |plt1                                                            |  32|   0|   32|          0|
    |plt2                                                            |  32|   0|   32|          0|
    |rh1                                                             |  31|   0|   31|          0|
    |rh2                                                             |  31|   0|   31|          0|
    |rlt1                                                            |  31|   0|   31|          0|
    |rlt2                                                            |  31|   0|   31|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 766|   0|  766|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|     adpcm_main|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|     adpcm_main|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|     adpcm_main|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|     adpcm_main|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|     adpcm_main|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|     adpcm_main|  return value|
|input_samples_address0  |  out|   13|   ap_memory|  input_samples|         array|
|input_samples_ce0       |  out|    1|   ap_memory|  input_samples|         array|
|input_samples_q0        |   in|   32|   ap_memory|  input_samples|         array|
|input_samples_address1  |  out|   13|   ap_memory|  input_samples|         array|
|input_samples_ce1       |  out|    1|   ap_memory|  input_samples|         array|
|input_samples_q1        |   in|   32|   ap_memory|  input_samples|         array|
|compressed_address0     |  out|   12|   ap_memory|     compressed|         array|
|compressed_ce0          |  out|    1|   ap_memory|     compressed|         array|
|compressed_we0          |  out|    1|   ap_memory|     compressed|         array|
|compressed_d0           |  out|   32|   ap_memory|     compressed|         array|
|compressed_q0           |   in|   32|   ap_memory|     compressed|         array|
|result_address0         |  out|   13|   ap_memory|         result|         array|
|result_ce0              |  out|    1|   ap_memory|         result|         array|
|result_we0              |  out|    1|   ap_memory|         result|         array|
|result_d0               |  out|   32|   ap_memory|         result|         array|
|result_address1         |  out|   13|   ap_memory|         result|         array|
|result_ce1              |  out|    1|   ap_memory|         result|         array|
|result_we1              |  out|    1|   ap_memory|         result|         array|
|result_d1               |  out|   32|   ap_memory|         result|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label4, i16 %delay_dltx, i14 %delay_dhx, i16 %dec_del_dltx, i14 %dec_del_dhx"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label5, i32 %delay_bpl, i32 %delay_bph, i32 %dec_del_bpl, i32 %dec_del_bph"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label6, i32 %tqmf"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label7, i32 %accumc, i32 %accumd"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln546 = store i15 32, i15 %detl" [benchmarks/chstone/adpcm/src/adpcm.c:546->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 11 'store' 'store_ln546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%store_ln547 = store i15 8, i15 %deth" [benchmarks/chstone/adpcm/src/adpcm.c:547->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 12 'store' 'store_ln547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln548 = store i31 0, i31 %rlt2" [benchmarks/chstone/adpcm/src/adpcm.c:548->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 13 'store' 'store_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%store_ln548 = store i31 0, i31 %rlt1" [benchmarks/chstone/adpcm/src/adpcm.c:548->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 14 'store' 'store_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln548 = store i32 0, i32 %plt2" [benchmarks/chstone/adpcm/src/adpcm.c:548->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 15 'store' 'store_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln548 = store i32 0, i32 %plt1" [benchmarks/chstone/adpcm/src/adpcm.c:548->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 16 'store' 'store_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln548 = store i15 0, i15 %al2" [benchmarks/chstone/adpcm/src/adpcm.c:548->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 17 'store' 'store_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln548 = store i16 0, i16 %al1" [benchmarks/chstone/adpcm/src/adpcm.c:548->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 18 'store' 'store_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln548 = store i15 0, i15 %nbl" [benchmarks/chstone/adpcm/src/adpcm.c:548->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 19 'store' 'store_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln549 = store i31 0, i31 %rh2" [benchmarks/chstone/adpcm/src/adpcm.c:549->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 20 'store' 'store_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln549 = store i31 0, i31 %rh1" [benchmarks/chstone/adpcm/src/adpcm.c:549->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 21 'store' 'store_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln549 = store i32 0, i32 %ph2" [benchmarks/chstone/adpcm/src/adpcm.c:549->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 22 'store' 'store_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln549 = store i32 0, i32 %ph1" [benchmarks/chstone/adpcm/src/adpcm.c:549->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 23 'store' 'store_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln549 = store i15 0, i15 %ah2" [benchmarks/chstone/adpcm/src/adpcm.c:549->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 24 'store' 'store_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln549 = store i16 0, i16 %ah1" [benchmarks/chstone/adpcm/src/adpcm.c:549->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 25 'store' 'store_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln549 = store i15 0, i15 %nbh" [benchmarks/chstone/adpcm/src/adpcm.c:549->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 26 'store' 'store_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label4, i16 %delay_dltx, i14 %delay_dhx, i16 %dec_del_dltx, i14 %dec_del_dhx"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label5, i32 %delay_bpl, i32 %delay_bph, i32 %dec_del_bpl, i32 %dec_del_bph"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label6, i32 %tqmf"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_reset_label7, i32 %accumc, i32 %accumd"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_adpcm_main_label12, i32 %input_samples, i32 %compressed, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln546 = store i15 32, i15 %dec_detl" [benchmarks/chstone/adpcm/src/adpcm.c:546->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 32 'store' 'store_ln546' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln547 = store i15 8, i15 %dec_deth" [benchmarks/chstone/adpcm/src/adpcm.c:547->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 33 'store' 'store_ln547' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln550 = store i31 0, i31 %dec_rlt2" [benchmarks/chstone/adpcm/src/adpcm.c:550->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 34 'store' 'store_ln550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln550 = store i31 0, i31 %dec_rlt1" [benchmarks/chstone/adpcm/src/adpcm.c:550->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 35 'store' 'store_ln550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln550 = store i32 0, i32 %dec_plt2" [benchmarks/chstone/adpcm/src/adpcm.c:550->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 36 'store' 'store_ln550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln550 = store i32 0, i32 %dec_plt1" [benchmarks/chstone/adpcm/src/adpcm.c:550->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 37 'store' 'store_ln550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln550 = store i15 0, i15 %dec_al2" [benchmarks/chstone/adpcm/src/adpcm.c:550->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 38 'store' 'store_ln550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln550 = store i16 0, i16 %dec_al1" [benchmarks/chstone/adpcm/src/adpcm.c:550->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 39 'store' 'store_ln550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln550 = store i15 0, i15 %dec_nbl" [benchmarks/chstone/adpcm/src/adpcm.c:550->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 40 'store' 'store_ln550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln551 = store i31 0, i31 %dec_rh2" [benchmarks/chstone/adpcm/src/adpcm.c:551->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 41 'store' 'store_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln551 = store i31 0, i31 %dec_rh1" [benchmarks/chstone/adpcm/src/adpcm.c:551->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 42 'store' 'store_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln551 = store i32 0, i32 %dec_ph2" [benchmarks/chstone/adpcm/src/adpcm.c:551->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 43 'store' 'store_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln551 = store i32 0, i32 %dec_ph1" [benchmarks/chstone/adpcm/src/adpcm.c:551->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 44 'store' 'store_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln551 = store i15 0, i15 %dec_ah2" [benchmarks/chstone/adpcm/src/adpcm.c:551->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 45 'store' 'store_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln551 = store i16 0, i16 %dec_ah1" [benchmarks/chstone/adpcm/src/adpcm.c:551->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 46 'store' 'store_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln551 = store i15 0, i15 %dec_nbh" [benchmarks/chstone/adpcm/src/adpcm.c:551->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 47 'store' 'store_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_adpcm_main_label12, i32 %input_samples, i32 %compressed, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_adpcm_main_label13, i32 %compressed, i32 %result, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%spectopmodule_ln769 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [benchmarks/chstone/adpcm/src/adpcm.c:769]   --->   Operation 50 'spectopmodule' 'spectopmodule_ln769' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_samples, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_samples"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressed, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compressed"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adpcm_main_Pipeline_adpcm_main_label13, i32 %compressed, i32 %result, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln788 = ret" [benchmarks/chstone/adpcm/src/adpcm.c:788]   --->   Operation 58 'ret' 'ret_ln788' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_samples]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ compressed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ dec_detl]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ detl]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_deth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ deth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rlt2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rlt1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ plt2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ plt1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ al2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ al1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ nbl]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rh2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rh1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ph2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ph1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ah2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ah1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ nbh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_rlt2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_rlt1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_plt2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_plt1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_al2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_al1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_nbl]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_rh2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_rh1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_ph2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_ph1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_ah2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_ah1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dec_nbh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ delay_dltx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ delay_dhx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_dltx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_dhx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ delay_bpl]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ delay_bph]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_bpl]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dec_del_bph]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ tqmf]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ accumc]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ accumd]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ quant26bt_pos]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ quant26bt_neg]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ il]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ qq4_code4_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ wl_code_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ilb_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ qq6_code6_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xout1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xout2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
store_ln546         (store        ) [ 0000000]
store_ln547         (store        ) [ 0000000]
store_ln548         (store        ) [ 0000000]
store_ln548         (store        ) [ 0000000]
store_ln548         (store        ) [ 0000000]
store_ln548         (store        ) [ 0000000]
store_ln548         (store        ) [ 0000000]
store_ln548         (store        ) [ 0000000]
store_ln548         (store        ) [ 0000000]
store_ln549         (store        ) [ 0000000]
store_ln549         (store        ) [ 0000000]
store_ln549         (store        ) [ 0000000]
store_ln549         (store        ) [ 0000000]
store_ln549         (store        ) [ 0000000]
store_ln549         (store        ) [ 0000000]
store_ln549         (store        ) [ 0000000]
call_ln0            (call         ) [ 0000000]
call_ln0            (call         ) [ 0000000]
call_ln0            (call         ) [ 0000000]
call_ln0            (call         ) [ 0000000]
store_ln546         (store        ) [ 0000000]
store_ln547         (store        ) [ 0000000]
store_ln550         (store        ) [ 0000000]
store_ln550         (store        ) [ 0000000]
store_ln550         (store        ) [ 0000000]
store_ln550         (store        ) [ 0000000]
store_ln550         (store        ) [ 0000000]
store_ln550         (store        ) [ 0000000]
store_ln550         (store        ) [ 0000000]
store_ln551         (store        ) [ 0000000]
store_ln551         (store        ) [ 0000000]
store_ln551         (store        ) [ 0000000]
store_ln551         (store        ) [ 0000000]
store_ln551         (store        ) [ 0000000]
store_ln551         (store        ) [ 0000000]
store_ln551         (store        ) [ 0000000]
call_ln0            (call         ) [ 0000000]
spectopmodule_ln769 (spectopmodule) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000]
call_ln0            (call         ) [ 0000000]
ret_ln788           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_samples">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_samples"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="compressed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressed"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dec_detl">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_detl"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="detl">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detl"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dec_deth">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_deth"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="deth">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="deth"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rlt2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rlt2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rlt1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rlt1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="plt2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="plt1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="al2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="al1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="nbl">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbl"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rh2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rh2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="rh1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rh1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ph2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ph1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ph1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ah2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ah2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ah1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ah1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="nbh">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbh"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dec_rlt2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rlt2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dec_rlt1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rlt1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dec_plt2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_plt2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dec_plt1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_plt1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dec_al2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_al2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dec_al1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_al1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dec_nbl">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_nbl"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dec_rh2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rh2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dec_rh1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_rh1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dec_ph2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ph2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dec_ph1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ph1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dec_ah2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ah2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dec_ah1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_ah1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="dec_nbh">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_nbh"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="delay_dltx">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_dltx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="delay_dhx">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_dhx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="dec_del_dltx">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dltx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dec_del_dhx">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dhx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="delay_bpl">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_bpl"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="delay_bph">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_bph"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="dec_del_bpl">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bpl"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="dec_del_bph">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_bph"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="tqmf">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tqmf"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="accumc">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumc"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="accumd">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumd"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="quant26bt_pos">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant26bt_pos"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="quant26bt_neg">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quant26bt_neg"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="il">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="il"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="qq4_code4_table">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qq4_code4_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="wl_code_table">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wl_code_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="ilb_table">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ilb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="qq6_code6_table">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qq6_code6_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="xout1">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="xout2">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adpcm_main_Pipeline_reset_label4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adpcm_main_Pipeline_reset_label5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adpcm_main_Pipeline_reset_label6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adpcm_main_Pipeline_reset_label7"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adpcm_main_Pipeline_adpcm_main_label12"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adpcm_main_Pipeline_adpcm_main_label13"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="grp_adpcm_main_Pipeline_reset_label4_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="14" slack="0"/>
<pin id="152" dir="0" index="3" bw="16" slack="0"/>
<pin id="153" dir="0" index="4" bw="14" slack="0"/>
<pin id="154" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_adpcm_main_Pipeline_reset_label5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="0" index="3" bw="32" slack="0"/>
<pin id="165" dir="0" index="4" bw="32" slack="0"/>
<pin id="166" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_adpcm_main_Pipeline_reset_label6_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_adpcm_main_Pipeline_reset_label7_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="0" index="3" bw="31" slack="0"/>
<pin id="191" dir="0" index="4" bw="16" slack="0"/>
<pin id="192" dir="0" index="5" bw="31" slack="0"/>
<pin id="193" dir="0" index="6" bw="15" slack="0"/>
<pin id="194" dir="0" index="7" bw="15" slack="0"/>
<pin id="195" dir="0" index="8" bw="6" slack="0"/>
<pin id="196" dir="0" index="9" bw="6" slack="0"/>
<pin id="197" dir="0" index="10" bw="6" slack="0"/>
<pin id="198" dir="0" index="11" bw="16" slack="0"/>
<pin id="199" dir="0" index="12" bw="15" slack="0"/>
<pin id="200" dir="0" index="13" bw="13" slack="0"/>
<pin id="201" dir="0" index="14" bw="12" slack="0"/>
<pin id="202" dir="0" index="15" bw="32" slack="0"/>
<pin id="203" dir="0" index="16" bw="32" slack="0"/>
<pin id="204" dir="0" index="17" bw="31" slack="0"/>
<pin id="205" dir="0" index="18" bw="16" slack="0"/>
<pin id="206" dir="0" index="19" bw="31" slack="0"/>
<pin id="207" dir="0" index="20" bw="15" slack="0"/>
<pin id="208" dir="0" index="21" bw="15" slack="0"/>
<pin id="209" dir="0" index="22" bw="15" slack="0"/>
<pin id="210" dir="0" index="23" bw="32" slack="0"/>
<pin id="211" dir="0" index="24" bw="32" slack="0"/>
<pin id="212" dir="0" index="25" bw="32" slack="0"/>
<pin id="213" dir="0" index="26" bw="32" slack="0"/>
<pin id="214" dir="0" index="27" bw="16" slack="0"/>
<pin id="215" dir="0" index="28" bw="32" slack="0"/>
<pin id="216" dir="0" index="29" bw="14" slack="0"/>
<pin id="217" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="0" index="3" bw="31" slack="0"/>
<pin id="253" dir="0" index="4" bw="16" slack="0"/>
<pin id="254" dir="0" index="5" bw="31" slack="0"/>
<pin id="255" dir="0" index="6" bw="15" slack="0"/>
<pin id="256" dir="0" index="7" bw="15" slack="0"/>
<pin id="257" dir="0" index="8" bw="16" slack="0"/>
<pin id="258" dir="0" index="9" bw="6" slack="0"/>
<pin id="259" dir="0" index="10" bw="16" slack="0"/>
<pin id="260" dir="0" index="11" bw="15" slack="0"/>
<pin id="261" dir="0" index="12" bw="13" slack="0"/>
<pin id="262" dir="0" index="13" bw="12" slack="0"/>
<pin id="263" dir="0" index="14" bw="32" slack="0"/>
<pin id="264" dir="0" index="15" bw="32" slack="0"/>
<pin id="265" dir="0" index="16" bw="31" slack="0"/>
<pin id="266" dir="0" index="17" bw="16" slack="0"/>
<pin id="267" dir="0" index="18" bw="31" slack="0"/>
<pin id="268" dir="0" index="19" bw="15" slack="0"/>
<pin id="269" dir="0" index="20" bw="15" slack="0"/>
<pin id="270" dir="0" index="21" bw="15" slack="0"/>
<pin id="271" dir="0" index="22" bw="32" slack="0"/>
<pin id="272" dir="0" index="23" bw="32" slack="0"/>
<pin id="273" dir="0" index="24" bw="32" slack="0"/>
<pin id="274" dir="0" index="25" bw="32" slack="0"/>
<pin id="275" dir="0" index="26" bw="32" slack="0"/>
<pin id="276" dir="0" index="27" bw="16" slack="0"/>
<pin id="277" dir="0" index="28" bw="32" slack="0"/>
<pin id="278" dir="0" index="29" bw="14" slack="0"/>
<pin id="279" dir="0" index="30" bw="32" slack="0"/>
<pin id="280" dir="0" index="31" bw="32" slack="0"/>
<pin id="281" dir="1" index="32" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln546_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="15" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln546/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln547_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="15" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln547/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln548_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="31" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln548/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln548_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="31" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln548/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln548_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln548/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln548_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln548/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln548_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="15" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln548/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln548_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln548/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln548_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="15" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln548/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln549_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="31" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln549_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="31" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln549_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln549_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln549_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="15" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln549_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln549_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="15" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln546_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="7" slack="0"/>
<pin id="412" dir="0" index="1" bw="15" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln546/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln547_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="15" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln547/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln550_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="31" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln550/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln550_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="31" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln550/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln550_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln550/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln550_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln550/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln550_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="15" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln550/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln550_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln550/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln550_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="15" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln550/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln551_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="31" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln551/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln551_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="31" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln551/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln551_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln551/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln551_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln551/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln551_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="15" slack="0"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln551/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln551_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="0"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln551/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln551_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="15" slack="0"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln551/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="110" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="70" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="72" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="74" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="159"><net_src comp="76" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="167"><net_src comp="112" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="78" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="80" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="170"><net_src comp="82" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="171"><net_src comp="84" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="176"><net_src comp="114" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="86" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="116" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="88" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="90" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="218"><net_src comp="130" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="186" pin=7"/></net>

<net id="226"><net_src comp="92" pin="0"/><net_sink comp="186" pin=8"/></net>

<net id="227"><net_src comp="94" pin="0"/><net_sink comp="186" pin=9"/></net>

<net id="228"><net_src comp="96" pin="0"/><net_sink comp="186" pin=10"/></net>

<net id="229"><net_src comp="98" pin="0"/><net_sink comp="186" pin=11"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="186" pin=12"/></net>

<net id="231"><net_src comp="100" pin="0"/><net_sink comp="186" pin=13"/></net>

<net id="232"><net_src comp="102" pin="0"/><net_sink comp="186" pin=14"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="186" pin=15"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="186" pin=16"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="186" pin=17"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="186" pin=18"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="186" pin=19"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="186" pin=20"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="186" pin=21"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="186" pin=22"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="186" pin=23"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="186" pin=24"/></net>

<net id="243"><net_src comp="86" pin="0"/><net_sink comp="186" pin=25"/></net>

<net id="244"><net_src comp="78" pin="0"/><net_sink comp="186" pin=26"/></net>

<net id="245"><net_src comp="70" pin="0"/><net_sink comp="186" pin=27"/></net>

<net id="246"><net_src comp="80" pin="0"/><net_sink comp="186" pin=28"/></net>

<net id="247"><net_src comp="72" pin="0"/><net_sink comp="186" pin=29"/></net>

<net id="282"><net_src comp="132" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="283"><net_src comp="2" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="284"><net_src comp="4" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="248" pin=4"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="248" pin=5"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="248" pin=6"/></net>

<net id="289"><net_src comp="6" pin="0"/><net_sink comp="248" pin=7"/></net>

<net id="290"><net_src comp="98" pin="0"/><net_sink comp="248" pin=8"/></net>

<net id="291"><net_src comp="96" pin="0"/><net_sink comp="248" pin=9"/></net>

<net id="292"><net_src comp="104" pin="0"/><net_sink comp="248" pin=10"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="248" pin=11"/></net>

<net id="294"><net_src comp="100" pin="0"/><net_sink comp="248" pin=12"/></net>

<net id="295"><net_src comp="102" pin="0"/><net_sink comp="248" pin=13"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="248" pin=14"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="248" pin=15"/></net>

<net id="298"><net_src comp="58" pin="0"/><net_sink comp="248" pin=16"/></net>

<net id="299"><net_src comp="66" pin="0"/><net_sink comp="248" pin=17"/></net>

<net id="300"><net_src comp="56" pin="0"/><net_sink comp="248" pin=18"/></net>

<net id="301"><net_src comp="64" pin="0"/><net_sink comp="248" pin=19"/></net>

<net id="302"><net_src comp="10" pin="0"/><net_sink comp="248" pin=20"/></net>

<net id="303"><net_src comp="68" pin="0"/><net_sink comp="248" pin=21"/></net>

<net id="304"><net_src comp="62" pin="0"/><net_sink comp="248" pin=22"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="248" pin=23"/></net>

<net id="306"><net_src comp="106" pin="0"/><net_sink comp="248" pin=24"/></net>

<net id="307"><net_src comp="108" pin="0"/><net_sink comp="248" pin=25"/></net>

<net id="308"><net_src comp="82" pin="0"/><net_sink comp="248" pin=26"/></net>

<net id="309"><net_src comp="74" pin="0"/><net_sink comp="248" pin=27"/></net>

<net id="310"><net_src comp="84" pin="0"/><net_sink comp="248" pin=28"/></net>

<net id="311"><net_src comp="76" pin="0"/><net_sink comp="248" pin=29"/></net>

<net id="312"><net_src comp="88" pin="0"/><net_sink comp="248" pin=30"/></net>

<net id="313"><net_src comp="90" pin="0"/><net_sink comp="248" pin=31"/></net>

<net id="318"><net_src comp="118" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="8" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="120" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="12" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="122" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="14" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="122" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="16" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="124" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="18" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="124" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="20" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="126" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="22" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="128" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="24" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="126" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="26" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="122" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="28" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="122" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="30" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="124" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="32" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="124" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="34" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="126" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="128" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="38" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="126" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="40" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="118" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="6" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="120" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="10" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="122" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="42" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="122" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="124" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="46" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="124" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="48" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="126" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="50" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="128" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="52" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="126" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="54" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="122" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="122" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="58" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="124" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="60" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="124" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="62" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="126" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="64" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="128" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="66" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="126" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="68" pin="0"/><net_sink comp="500" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: compressed | {3 4 }
	Port: result | {5 6 }
	Port: dec_detl | {4 5 6 }
	Port: detl | {2 3 4 }
	Port: dec_deth | {4 5 6 }
	Port: deth | {2 3 4 }
	Port: rlt2 | {2 3 4 }
	Port: rlt1 | {2 3 4 }
	Port: plt2 | {2 3 4 }
	Port: plt1 | {2 3 4 }
	Port: al2 | {2 3 4 }
	Port: al1 | {2 3 4 }
	Port: nbl | {2 3 4 }
	Port: rh2 | {2 3 4 }
	Port: rh1 | {2 3 4 }
	Port: ph2 | {2 3 4 }
	Port: ph1 | {2 3 4 }
	Port: ah2 | {2 3 4 }
	Port: ah1 | {2 3 4 }
	Port: nbh | {2 3 4 }
	Port: dec_rlt2 | {4 5 6 }
	Port: dec_rlt1 | {4 5 6 }
	Port: dec_plt2 | {4 5 6 }
	Port: dec_plt1 | {4 5 6 }
	Port: dec_al2 | {4 5 6 }
	Port: dec_al1 | {4 5 6 }
	Port: dec_nbl | {4 5 6 }
	Port: dec_rh2 | {4 5 6 }
	Port: dec_rh1 | {4 5 6 }
	Port: dec_ph2 | {4 5 6 }
	Port: dec_ph1 | {4 5 6 }
	Port: dec_ah2 | {4 5 6 }
	Port: dec_ah1 | {4 5 6 }
	Port: dec_nbh | {4 5 6 }
	Port: delay_dltx | {1 2 3 4 }
	Port: delay_dhx | {1 2 3 4 }
	Port: dec_del_dltx | {1 2 5 6 }
	Port: dec_del_dhx | {1 2 5 6 }
	Port: delay_bpl | {1 2 3 4 }
	Port: delay_bph | {1 2 3 4 }
	Port: dec_del_bpl | {1 2 5 6 }
	Port: dec_del_bph | {1 2 5 6 }
	Port: tqmf | {1 2 3 4 }
	Port: accumc | {1 2 5 6 }
	Port: accumd | {1 2 5 6 }
	Port: il | {3 4 }
	Port: xout1 | {5 6 }
	Port: xout2 | {5 6 }
 - Input state : 
	Port: adpcm_main : input_samples | {3 4 }
	Port: adpcm_main : compressed | {5 6 }
	Port: adpcm_main : dec_detl | {5 6 }
	Port: adpcm_main : detl | {3 4 }
	Port: adpcm_main : dec_deth | {5 6 }
	Port: adpcm_main : deth | {3 4 }
	Port: adpcm_main : rlt2 | {3 4 }
	Port: adpcm_main : rlt1 | {3 4 }
	Port: adpcm_main : plt2 | {3 4 }
	Port: adpcm_main : plt1 | {3 4 }
	Port: adpcm_main : al2 | {3 4 }
	Port: adpcm_main : al1 | {3 4 }
	Port: adpcm_main : nbl | {3 4 }
	Port: adpcm_main : rh2 | {3 4 }
	Port: adpcm_main : rh1 | {3 4 }
	Port: adpcm_main : ph2 | {3 4 }
	Port: adpcm_main : ph1 | {3 4 }
	Port: adpcm_main : ah2 | {3 4 }
	Port: adpcm_main : ah1 | {3 4 }
	Port: adpcm_main : nbh | {3 4 }
	Port: adpcm_main : dec_rlt2 | {5 6 }
	Port: adpcm_main : dec_rlt1 | {5 6 }
	Port: adpcm_main : dec_plt2 | {5 6 }
	Port: adpcm_main : dec_plt1 | {5 6 }
	Port: adpcm_main : dec_al2 | {5 6 }
	Port: adpcm_main : dec_al1 | {5 6 }
	Port: adpcm_main : dec_nbl | {5 6 }
	Port: adpcm_main : dec_rh2 | {5 6 }
	Port: adpcm_main : dec_rh1 | {5 6 }
	Port: adpcm_main : dec_ph2 | {5 6 }
	Port: adpcm_main : dec_ph1 | {5 6 }
	Port: adpcm_main : dec_ah2 | {5 6 }
	Port: adpcm_main : dec_ah1 | {5 6 }
	Port: adpcm_main : dec_nbh | {5 6 }
	Port: adpcm_main : delay_dltx | {3 4 }
	Port: adpcm_main : delay_dhx | {3 4 }
	Port: adpcm_main : dec_del_dltx | {5 6 }
	Port: adpcm_main : dec_del_dhx | {5 6 }
	Port: adpcm_main : delay_bpl | {3 4 }
	Port: adpcm_main : delay_bph | {3 4 }
	Port: adpcm_main : dec_del_bpl | {5 6 }
	Port: adpcm_main : dec_del_bph | {5 6 }
	Port: adpcm_main : tqmf | {3 4 }
	Port: adpcm_main : accumc | {5 6 }
	Port: adpcm_main : accumd | {5 6 }
	Port: adpcm_main : quant26bt_pos | {3 4 }
	Port: adpcm_main : quant26bt_neg | {3 4 }
	Port: adpcm_main : il | {5 6 }
	Port: adpcm_main : qq4_code4_table | {3 4 5 6 }
	Port: adpcm_main : wl_code_table | {3 4 5 6 }
	Port: adpcm_main : ilb_table | {3 4 5 6 }
	Port: adpcm_main : qq6_code6_table | {5 6 }
	Port: adpcm_main : xout1 | {5 6 }
	Port: adpcm_main : xout2 | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |    grp_adpcm_main_Pipeline_reset_label4_fu_148    |    0    |    0    |    3    |    20   |
|          |    grp_adpcm_main_Pipeline_reset_label5_fu_160    |    0    |    0    |    3    |    20   |
|   call   |    grp_adpcm_main_Pipeline_reset_label6_fu_172    |    0    |    0    |    5    |    24   |
|          |    grp_adpcm_main_Pipeline_reset_label7_fu_178    |    0    |    0    |    4    |    24   |
|          | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186 |    84   | 32.0587 |   9870  |   8453  |
|          | grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248 |    69   | 36.1264 |  10183  |   6904  |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |   153   | 68.1851 |  20068  |  15445  |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|     accumc    |    0   |   64   |    6   |    0   |
|     accumd    |    0   |   64   |    6   |    0   |
|  dec_del_bph  |    0   |   64   |    3   |    0   |
|  dec_del_bpl  |    0   |   64   |    3   |    0   |
|  dec_del_dhx  |    0   |   28   |    2   |    0   |
|  dec_del_dltx |    0   |   32   |    2   |    0   |
|   delay_bph   |    0   |   64   |    3   |    0   |
|   delay_bpl   |    0   |   64   |    3   |    0   |
|   delay_dhx   |    0   |   28   |    2   |    0   |
|   delay_dltx  |    0   |   32   |    2   |    0   |
|   ilb_table   |    0   |   12   |    6   |    -   |
|qq4_code4_table|    0   |   16   |    4   |    -   |
|qq6_code6_table|    1   |    0   |    0   |    -   |
| quant26bt_neg |    0   |    6   |    3   |    -   |
| quant26bt_pos |    0   |    6   |    3   |    -   |
|      tqmf     |    0   |   64   |   12   |    0   |
| wl_code_table |    0   |   13   |    4   |    -   |
+---------------+--------+--------+--------+--------+
|     Total     |    1   |   621  |   64   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   153  |   68   |  20068 |  15445 |    -   |
|   Memory  |    1   |    -   |    -   |   621  |   64   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |   153  |   68   |  20689 |  15509 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
