-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity retransmit_timer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rxEng2timer_clearRet_1_dout : IN STD_LOGIC_VECTOR (16 downto 0);
    rxEng2timer_clearRet_1_empty_n : IN STD_LOGIC;
    rxEng2timer_clearRet_1_read : OUT STD_LOGIC;
    txEng2timer_setRetra_1_dout : IN STD_LOGIC_VECTOR (18 downto 0);
    txEng2timer_setRetra_1_empty_n : IN STD_LOGIC;
    txEng2timer_setRetra_1_read : OUT STD_LOGIC;
    rtTimer2eventEng_set_1_din : OUT STD_LOGIC_VECTOR (53 downto 0);
    rtTimer2eventEng_set_1_full_n : IN STD_LOGIC;
    rtTimer2eventEng_set_1_write : OUT STD_LOGIC;
    rtTimer2stateTable_r_1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    rtTimer2stateTable_r_1_full_n : IN STD_LOGIC;
    rtTimer2stateTable_r_1_write : OUT STD_LOGIC;
    timer2rxApp_notifica_1_din : OUT STD_LOGIC_VECTOR (80 downto 0);
    timer2rxApp_notifica_1_full_n : IN STD_LOGIC;
    timer2rxApp_notifica_1_write : OUT STD_LOGIC;
    timer2txApp_notifica_1_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    timer2txApp_notifica_1_full_n : IN STD_LOGIC;
    timer2txApp_notifica_1_write : OUT STD_LOGIC );
end;


architecture behav of retransmit_timer is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_47868D : STD_LOGIC_VECTOR (31 downto 0) := "00000000010001111000011010001101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_23C347 : STD_LOGIC_VECTOR (31 downto 0) := "00000000001000111100001101000111";
    constant ap_const_lv32_17D785 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000101111101011110000101";
    constant ap_const_lv32_BEBC3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000010111110101111000011";
    constant ap_const_lv32_2625B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100110001001011011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv16_3E7 : STD_LOGIC_VECTOR (15 downto 0) := "0000001111100111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv17_1FFFD : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111101";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv65_10000000000000000 : STD_LOGIC_VECTOR (64 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal and_ln80_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op16_read_state1 : BOOLEAN;
    signal tmp_139_nbreadreq_fu_156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op32_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal and_ln80_reg_766 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_reg_766_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_reg_770 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_reg_770_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0158_0_i_reg_253 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_141_reg_829 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_845 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_nbwritereq_fu_170_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_143_fu_693_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op87_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal and_ln80_reg_766_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_reg_770_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0158_0_i_reg_253_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_141_reg_829_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_845_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_reg_859 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_143_reg_863 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op110_write_state5 : BOOLEAN;
    signal icmp_ln175_reg_867 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op112_write_state5 : BOOLEAN;
    signal ap_predicate_op115_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal rt_waitForWrite : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rt_update_sessionID_s : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rt_prevPosition_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rt_update_stop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal retransmitTimerTable_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_ce0 : STD_LOGIC;
    signal retransmitTimerTable_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal retransmitTimerTable_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_ce1 : STD_LOGIC;
    signal retransmitTimerTable_we1 : STD_LOGIC;
    signal retransmitTimerTable_d1 : STD_LOGIC_VECTOR (38 downto 0);
    signal rt_position_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rxEng2timer_clearRet_1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal txEng2timer_setRetra_1_blk_n : STD_LOGIC;
    signal rtTimer2eventEng_set_1_blk_n : STD_LOGIC;
    signal rtTimer2stateTable_r_1_blk_n : STD_LOGIC;
    signal timer2txApp_notifica_1_blk_n : STD_LOGIC;
    signal timer2rxApp_notifica_1_blk_n : STD_LOGIC;
    signal tmp_sessionID_V_reg_230 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sessionID_V_reg_230_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sessionID_V_reg_230_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sessionID_V_reg_230_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln80_reg_766_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_reg_770_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_140_reg_774 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_140_reg_774_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal retransmitTimerTable_1_reg_792 : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_1_reg_792_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_1_reg_792_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_4_reg_798 : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_4_reg_798_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_7_reg_804 : STD_LOGIC_VECTOR (38 downto 0);
    signal t_V_1_fu_607_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_2_fu_611_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal t_V_2_reg_815 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_141_fu_621_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_type_reg_834 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln895_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_0158_0_i_phi_fu_258_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln701_fu_645_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln82_fu_685_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal select_ln82_reg_854 : STD_LOGIC_VECTOR (38 downto 0);
    signal icmp_ln175_fu_718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_tmp_sessionID_V_phi_fu_234_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_sessionID_V_reg_230 : STD_LOGIC_VECTOR (15 downto 0);
    signal currID_V_1_fu_511_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_reg_241 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_reg_241 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_reg_241 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0158_0_i_reg_253 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0158_0_i_reg_253 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0158_0_i_reg_253 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_empty_360_phi_fu_275_p22 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_360_reg_267 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_360_reg_267 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_360_reg_267 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_360_reg_267 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_empty_361_phi_fu_310_p22 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_361_reg_307 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_361_reg_307 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_361_reg_307 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_361_reg_307 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_empty_362_phi_fu_344_p22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_362_reg_340 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_362_reg_340 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_362_reg_340 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_362_reg_340 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_empty_363_phi_fu_381_p22 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_363_reg_378 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_363_reg_378 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_363_reg_378 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_363_reg_378 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_rt_count_V_fu_700_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln544_fu_582_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_17_fu_593_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln321_fu_442_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln117_fu_501_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln700_8_fu_564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_nbreadreq_fu_142_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal retransmitTimerTable_8_fu_723_p5 : STD_LOGIC_VECTOR (38 downto 0);
    signal retransmitTimerTable_6_fu_736_p5 : STD_LOGIC_VECTOR (38 downto 0);
    signal icmp_ln883_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln94_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln700_fu_471_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln700_fu_475_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln891_fu_487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln891_fu_481_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_fu_493_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln215_fu_526_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_fu_530_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln108_fu_536_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln108_fu_540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_fu_546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal retransmitTimerTable_3_fu_651_p5 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_138_fu_663_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal retransmitTimerTable_5_fu_673_p5 : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op53_load_state2 : BOOLEAN;
    signal ap_enable_operation_53 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op59_load_state3 : BOOLEAN;
    signal ap_enable_operation_59 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op97_store_state4 : BOOLEAN;
    signal ap_enable_operation_97 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_enable_operation_99 : BOOLEAN;
    signal ap_enable_operation_54 : BOOLEAN;
    signal ap_enable_operation_76 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_704 : BOOLEAN;
    signal ap_condition_442 : BOOLEAN;
    signal ap_condition_66 : BOOLEAN;
    signal ap_condition_172 : BOOLEAN;
    signal ap_condition_316 : BOOLEAN;
    signal ap_condition_418 : BOOLEAN;
    signal ap_condition_427 : BOOLEAN;

    component retransmit_timer_retransmitTimerTable IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (38 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (38 downto 0) );
    end component;



begin
    retransmitTimerTable_U : component retransmit_timer_retransmitTimerTable
    generic map (
        DataWidth => 39,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => retransmitTimerTable_address0,
        ce0 => retransmitTimerTable_ce0,
        q0 => retransmitTimerTable_q0,
        address1 => retransmitTimerTable_address1,
        ce1 => retransmitTimerTable_ce1,
        we1 => retransmitTimerTable_we1,
        d1 => retransmitTimerTable_d1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_empty_reg_241_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_172)) then
                if ((ap_const_boolean_1 = ap_condition_66)) then 
                    ap_phi_reg_pp0_iter1_empty_reg_241 <= txEng2timer_setRetra_1_dout(18 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_empty_reg_241 <= ap_phi_reg_pp0_iter0_empty_reg_241;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_0158_0_i_reg_253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_172)) then
                if ((ap_const_boolean_1 = ap_condition_66)) then 
                    ap_phi_reg_pp0_iter1_p_0158_0_i_reg_253 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_condition_316)) then 
                    ap_phi_reg_pp0_iter1_p_0158_0_i_reg_253 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_0158_0_i_reg_253 <= ap_phi_reg_pp0_iter0_p_0158_0_i_reg_253;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_empty_360_reg_267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_141_fu_621_p3 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_0) and (icmp_ln895_fu_639_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_360_reg_267 <= add_ln701_fu_645_p2;
            elsif ((((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_0) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_empty_360_reg_267 <= t_V_1_fu_607_p1;
            elsif (((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_360_reg_267 <= ap_const_lv32_2625B;
            elsif (((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_360_reg_267 <= ap_const_lv32_BEBC3;
            elsif (((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_360_reg_267 <= ap_const_lv32_17D785;
            elsif (((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_360_reg_267 <= ap_const_lv32_23C347;
            elsif ((not((t_V_2_fu_611_p4 = ap_const_lv3_3)) and not((t_V_2_fu_611_p4 = ap_const_lv3_2)) and not((t_V_2_fu_611_p4 = ap_const_lv3_1)) and not((t_V_2_fu_611_p4 = ap_const_lv3_0)) and (ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_360_reg_267 <= ap_const_lv32_47868D;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_360_reg_267 <= ap_phi_reg_pp0_iter2_empty_360_reg_267;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_empty_361_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_0) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_141_fu_621_p3 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_0) and (icmp_ln895_fu_639_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_empty_361_reg_307 <= retransmitTimerTable_q0(38 downto 36);
            elsif ((((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((t_V_2_fu_611_p4 = ap_const_lv3_3)) and not((t_V_2_fu_611_p4 = ap_const_lv3_2)) and not((t_V_2_fu_611_p4 = ap_const_lv3_1)) and not((t_V_2_fu_611_p4 = ap_const_lv3_0)) and (ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_empty_361_reg_307 <= ap_phi_reg_pp0_iter2_empty_reg_241;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_361_reg_307 <= ap_phi_reg_pp0_iter2_empty_361_reg_307;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_empty_362_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_0) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_362_reg_340 <= retransmitTimerTable_q0(35 downto 35);
            elsif ((((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((t_V_2_fu_611_p4 = ap_const_lv3_3)) and not((t_V_2_fu_611_p4 = ap_const_lv3_2)) and not((t_V_2_fu_611_p4 = ap_const_lv3_1)) and not((t_V_2_fu_611_p4 = ap_const_lv3_0)) and (ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_141_fu_621_p3 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_0) and (icmp_ln895_fu_639_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_empty_362_reg_340 <= ap_const_lv1_1;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_362_reg_340 <= ap_phi_reg_pp0_iter2_empty_362_reg_340;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_empty_363_reg_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((t_V_2_fu_611_p4 = ap_const_lv3_3)) and not((t_V_2_fu_611_p4 = ap_const_lv3_2)) and not((t_V_2_fu_611_p4 = ap_const_lv3_1)) and not((t_V_2_fu_611_p4 = ap_const_lv3_0)) and (ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (t_V_2_fu_611_p4 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_1) and (tmp_141_fu_621_p3 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_0) and (tmp_141_fu_621_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_141_fu_621_p3 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_0) and (icmp_ln895_fu_639_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_empty_363_reg_378 <= retransmitTimerTable_q0(34 downto 32);
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_363_reg_378 <= ap_phi_reg_pp0_iter2_empty_363_reg_378;
            end if; 
        end if;
    end process;

    rt_position_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_427)) then
                if (((tmp_139_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (or_ln108_fu_558_p2 = ap_const_lv1_0))) then 
                    rt_position_V <= add_ln700_8_fu_564_p2;
                elsif ((tmp_139_nbreadreq_fu_156_p3 = ap_const_lv1_0)) then 
                    rt_position_V <= zext_ln117_fu_501_p1;
                end if;
            end if; 
        end if;
    end process;

    rt_waitForWrite_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_172)) then
                if ((ap_const_lv1_1 = and_ln80_fu_424_p2)) then 
                    rt_waitForWrite <= ap_const_lv1_0;
                elsif (((or_ln94_fu_436_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_424_p2))) then 
                    rt_waitForWrite <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    tmp_sessionID_V_reg_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_172)) then
                if ((ap_const_boolean_1 = ap_condition_66)) then 
                    tmp_sessionID_V_reg_230 <= currID_V_1_fu_511_p1;
                elsif ((ap_const_boolean_1 = ap_condition_316)) then 
                    tmp_sessionID_V_reg_230 <= rt_position_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    tmp_sessionID_V_reg_230 <= ap_phi_reg_pp0_iter0_tmp_sessionID_V_reg_230;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln80_reg_766 <= and_ln80_fu_424_p2;
                and_ln80_reg_766_pp0_iter1_reg <= and_ln80_reg_766;
                or_ln94_reg_770_pp0_iter1_reg <= or_ln94_reg_770;
                retransmitTimerTable_1_reg_792_pp0_iter1_reg <= retransmitTimerTable_1_reg_792;
                tmp_140_reg_774_pp0_iter1_reg <= tmp_140_reg_774;
                tmp_sessionID_V_reg_230_pp0_iter1_reg <= tmp_sessionID_V_reg_230;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln80_reg_766_pp0_iter2_reg <= and_ln80_reg_766_pp0_iter1_reg;
                and_ln80_reg_766_pp0_iter3_reg <= and_ln80_reg_766_pp0_iter2_reg;
                icmp_ln895_reg_845_pp0_iter3_reg <= icmp_ln895_reg_845;
                or_ln94_reg_770_pp0_iter2_reg <= or_ln94_reg_770_pp0_iter1_reg;
                or_ln94_reg_770_pp0_iter3_reg <= or_ln94_reg_770_pp0_iter2_reg;
                p_0158_0_i_reg_253_pp0_iter3_reg <= p_0158_0_i_reg_253;
                retransmitTimerTable_1_reg_792_pp0_iter2_reg <= retransmitTimerTable_1_reg_792_pp0_iter1_reg;
                retransmitTimerTable_4_reg_798_pp0_iter2_reg <= retransmitTimerTable_4_reg_798;
                tmp_141_reg_829_pp0_iter3_reg <= tmp_141_reg_829;
                tmp_sessionID_V_reg_230_pp0_iter2_reg <= tmp_sessionID_V_reg_230_pp0_iter1_reg;
                tmp_sessionID_V_reg_230_pp0_iter3_reg <= tmp_sessionID_V_reg_230_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_empty_360_reg_267 <= ap_phi_reg_pp0_iter0_empty_360_reg_267;
                ap_phi_reg_pp0_iter1_empty_361_reg_307 <= ap_phi_reg_pp0_iter0_empty_361_reg_307;
                ap_phi_reg_pp0_iter1_empty_362_reg_340 <= ap_phi_reg_pp0_iter0_empty_362_reg_340;
                ap_phi_reg_pp0_iter1_empty_363_reg_378 <= ap_phi_reg_pp0_iter0_empty_363_reg_378;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_empty_360_reg_267 <= ap_phi_reg_pp0_iter1_empty_360_reg_267;
                ap_phi_reg_pp0_iter2_empty_361_reg_307 <= ap_phi_reg_pp0_iter1_empty_361_reg_307;
                ap_phi_reg_pp0_iter2_empty_362_reg_340 <= ap_phi_reg_pp0_iter1_empty_362_reg_340;
                ap_phi_reg_pp0_iter2_empty_363_reg_378 <= ap_phi_reg_pp0_iter1_empty_363_reg_378;
                ap_phi_reg_pp0_iter2_empty_reg_241 <= ap_phi_reg_pp0_iter1_empty_reg_241;
                ap_phi_reg_pp0_iter2_p_0158_0_i_reg_253 <= ap_phi_reg_pp0_iter1_p_0158_0_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_1) and (icmp_ln895_reg_845 = ap_const_lv1_1) and (tmp_141_reg_829 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (tmp_143_fu_693_p3 = ap_const_lv1_1) and (p_0158_0_i_reg_253 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln175_reg_867 <= icmp_ln175_fu_718_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_141_fu_621_p3 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_258_p4 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln895_reg_845 <= icmp_ln895_fu_639_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln80_fu_424_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_ln94_reg_770 <= or_ln94_fu_436_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_0158_0_i_reg_253 <= ap_phi_reg_pp0_iter2_p_0158_0_i_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln80_fu_424_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                retransmitTimerTable_1_reg_792 <= zext_ln544_fu_582_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_reg_770 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                retransmitTimerTable_4_reg_798 <= zext_ln544_17_fu_593_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                retransmitTimerTable_7_reg_804 <= retransmitTimerTable_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_fu_436_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_424_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rt_prevPosition_V <= ap_phi_mux_tmp_sessionID_V_phi_fu_234_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_fu_436_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_424_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rt_update_sessionID_s <= trunc_ln321_fu_442_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rt_update_stop <= tmp_140_reg_774_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln80_reg_766_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln82_reg_854 <= select_ln82_fu_685_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                t_V_2_reg_815 <= retransmitTimerTable_q0(34 downto 32);
                tmp_141_reg_829 <= retransmitTimerTable_q0(35 downto 35);
                tmp_type_reg_834 <= retransmitTimerTable_q0(38 downto 36);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_fu_436_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_424_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_140_reg_774 <= rxEng2timer_clearRet_1_dout(16 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln895_reg_845 = ap_const_lv1_1) and (tmp_141_reg_829 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (p_0158_0_i_reg_253 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_142_reg_859 <= (0=>rtTimer2eventEng_set_1_full_n, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_1) and (icmp_ln895_reg_845 = ap_const_lv1_1) and (tmp_141_reg_829 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (p_0158_0_i_reg_253 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_143_reg_863 <= retransmitTimerTable_7_reg_804(34 downto 34);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln700_8_fu_564_p2 <= std_logic_vector(unsigned(rt_position_V) + unsigned(ap_const_lv16_5));
    add_ln700_fu_475_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(rt_position_V));
    add_ln701_fu_645_p2 <= std_logic_vector(unsigned(t_V_1_fu_607_p1) + unsigned(ap_const_lv32_FFFFFFFF));
    add_ln891_fu_481_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) + unsigned(trunc_ln700_fu_471_p1));
    and_ln80_fu_424_p2 <= (rt_waitForWrite and icmp_ln883_fu_418_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, rxEng2timer_clearRet_1_empty_n, ap_predicate_op16_read_state1, txEng2timer_setRetra_1_empty_n, ap_predicate_op32_read_state1, rtTimer2eventEng_set_1_full_n, ap_predicate_op87_write_state4, rtTimer2stateTable_r_1_full_n, ap_predicate_op110_write_state5, timer2rxApp_notifica_1_full_n, ap_predicate_op112_write_state5, timer2txApp_notifica_1_full_n, ap_predicate_op115_write_state5)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((rtTimer2eventEng_set_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op87_write_state4 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((txEng2timer_setRetra_1_empty_n = ap_const_logic_0) and (ap_predicate_op32_read_state1 = ap_const_boolean_1)) or ((rxEng2timer_clearRet_1_empty_n = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((timer2txApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op115_write_state5 = ap_const_boolean_1)) or ((timer2rxApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state5 = ap_const_boolean_1)) or ((rtTimer2stateTable_r_1_full_n = ap_const_logic_0) and (ap_predicate_op110_write_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, rxEng2timer_clearRet_1_empty_n, ap_predicate_op16_read_state1, txEng2timer_setRetra_1_empty_n, ap_predicate_op32_read_state1, rtTimer2eventEng_set_1_full_n, ap_predicate_op87_write_state4, rtTimer2stateTable_r_1_full_n, ap_predicate_op110_write_state5, timer2rxApp_notifica_1_full_n, ap_predicate_op112_write_state5, timer2txApp_notifica_1_full_n, ap_predicate_op115_write_state5)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((rtTimer2eventEng_set_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op87_write_state4 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((txEng2timer_setRetra_1_empty_n = ap_const_logic_0) and (ap_predicate_op32_read_state1 = ap_const_boolean_1)) or ((rxEng2timer_clearRet_1_empty_n = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((timer2txApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op115_write_state5 = ap_const_boolean_1)) or ((timer2rxApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state5 = ap_const_boolean_1)) or ((rtTimer2stateTable_r_1_full_n = ap_const_logic_0) and (ap_predicate_op110_write_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, rxEng2timer_clearRet_1_empty_n, ap_predicate_op16_read_state1, txEng2timer_setRetra_1_empty_n, ap_predicate_op32_read_state1, rtTimer2eventEng_set_1_full_n, ap_predicate_op87_write_state4, rtTimer2stateTable_r_1_full_n, ap_predicate_op110_write_state5, timer2rxApp_notifica_1_full_n, ap_predicate_op112_write_state5, timer2txApp_notifica_1_full_n, ap_predicate_op115_write_state5)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((rtTimer2eventEng_set_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op87_write_state4 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((txEng2timer_setRetra_1_empty_n = ap_const_logic_0) and (ap_predicate_op32_read_state1 = ap_const_boolean_1)) or ((rxEng2timer_clearRet_1_empty_n = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((timer2txApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op115_write_state5 = ap_const_boolean_1)) or ((timer2rxApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state5 = ap_const_boolean_1)) or ((rtTimer2stateTable_r_1_full_n = ap_const_logic_0) and (ap_predicate_op110_write_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, rxEng2timer_clearRet_1_empty_n, ap_predicate_op16_read_state1, txEng2timer_setRetra_1_empty_n, ap_predicate_op32_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((txEng2timer_setRetra_1_empty_n = ap_const_logic_0) and (ap_predicate_op32_read_state1 = ap_const_boolean_1)) or ((rxEng2timer_clearRet_1_empty_n = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter3_assign_proc : process(rtTimer2eventEng_set_1_full_n, ap_predicate_op87_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((rtTimer2eventEng_set_1_full_n = ap_const_logic_0) and (ap_predicate_op87_write_state4 = ap_const_boolean_1));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(rtTimer2stateTable_r_1_full_n, ap_predicate_op110_write_state5, timer2rxApp_notifica_1_full_n, ap_predicate_op112_write_state5, timer2txApp_notifica_1_full_n, ap_predicate_op115_write_state5)
    begin
                ap_block_state5_pp0_stage0_iter4 <= (((timer2txApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op115_write_state5 = ap_const_boolean_1)) or ((timer2rxApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state5 = ap_const_boolean_1)) or ((rtTimer2stateTable_r_1_full_n = ap_const_logic_0) and (ap_predicate_op110_write_state5 = ap_const_boolean_1)));
    end process;


    ap_condition_172_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_172 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_316_assign_proc : process(and_ln80_fu_424_p2, or_ln94_fu_436_p2, tmp_139_nbreadreq_fu_156_p3)
    begin
                ap_condition_316 <= ((or_ln94_fu_436_p2 = ap_const_lv1_1) and (tmp_139_nbreadreq_fu_156_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_424_p2));
    end process;


    ap_condition_418_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_418 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_427_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, and_ln80_fu_424_p2, or_ln94_fu_436_p2, ap_block_pp0_stage0_11001)
    begin
                ap_condition_427 <= ((or_ln94_fu_436_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_424_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_442_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, and_ln80_fu_424_p2, or_ln94_fu_436_p2, ap_block_pp0_stage0)
    begin
                ap_condition_442 <= ((or_ln94_fu_436_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_424_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_66_assign_proc : process(and_ln80_fu_424_p2, or_ln94_fu_436_p2, tmp_139_nbreadreq_fu_156_p3)
    begin
                ap_condition_66 <= ((tmp_139_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (or_ln94_fu_436_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_424_p2));
    end process;


    ap_condition_704_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln80_reg_766_pp0_iter2_reg, or_ln94_reg_770_pp0_iter2_reg, p_0158_0_i_reg_253, tmp_141_reg_829, icmp_ln895_reg_845, ap_block_pp0_stage0)
    begin
                ap_condition_704 <= ((icmp_ln895_reg_845 = ap_const_lv1_1) and (tmp_141_reg_829 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (p_0158_0_i_reg_253 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_53_assign_proc : process(ap_predicate_op53_load_state2)
    begin
                ap_enable_operation_53 <= (ap_predicate_op53_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_54_assign_proc : process(and_ln80_reg_766)
    begin
                ap_enable_operation_54 <= (ap_const_lv1_1 = and_ln80_reg_766);
    end process;


    ap_enable_operation_59_assign_proc : process(ap_predicate_op59_load_state3)
    begin
                ap_enable_operation_59 <= (ap_predicate_op59_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_76_assign_proc : process(and_ln80_reg_766_pp0_iter1_reg)
    begin
                ap_enable_operation_76 <= (ap_const_lv1_1 = and_ln80_reg_766_pp0_iter1_reg);
    end process;


    ap_enable_operation_97_assign_proc : process(ap_predicate_op97_store_state4)
    begin
                ap_enable_operation_97 <= (ap_predicate_op97_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_99_assign_proc : process(and_ln80_reg_766_pp0_iter2_reg)
    begin
                ap_enable_operation_99 <= (ap_const_lv1_1 = and_ln80_reg_766_pp0_iter2_reg);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_empty_360_phi_fu_275_p22_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln80_reg_766_pp0_iter2_reg, or_ln94_reg_770_pp0_iter2_reg, p_0158_0_i_reg_253, tmp_141_reg_829, icmp_ln895_reg_845, tmp_142_nbwritereq_fu_170_p3, tmp_143_fu_693_p3, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_empty_360_reg_267)
    begin
        if ((((icmp_ln895_reg_845 = ap_const_lv1_1) and (tmp_141_reg_829 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_0) and (p_0158_0_i_reg_253 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_1) and (icmp_ln895_reg_845 = ap_const_lv1_1) and (tmp_141_reg_829 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (tmp_143_fu_693_p3 = ap_const_lv1_1) and (p_0158_0_i_reg_253 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_1) and (icmp_ln895_reg_845 = ap_const_lv1_1) and (tmp_141_reg_829 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (p_0158_0_i_reg_253 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (tmp_143_fu_693_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_empty_360_phi_fu_275_p22 <= ap_const_lv32_0;
        else 
            ap_phi_mux_empty_360_phi_fu_275_p22 <= ap_phi_reg_pp0_iter3_empty_360_reg_267;
        end if; 
    end process;


    ap_phi_mux_empty_361_phi_fu_310_p22_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln80_reg_766_pp0_iter2_reg, or_ln94_reg_770_pp0_iter2_reg, p_0158_0_i_reg_253, tmp_141_reg_829, icmp_ln895_reg_845, tmp_142_nbwritereq_fu_170_p3, tmp_143_fu_693_p3, ap_block_pp0_stage0, tmp_type_reg_834, ap_phi_reg_pp0_iter3_empty_361_reg_307)
    begin
        if ((((icmp_ln895_reg_845 = ap_const_lv1_1) and (tmp_141_reg_829 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_0) and (p_0158_0_i_reg_253 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_1) and (icmp_ln895_reg_845 = ap_const_lv1_1) and (tmp_141_reg_829 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (tmp_143_fu_693_p3 = ap_const_lv1_1) and (p_0158_0_i_reg_253 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_1) and (icmp_ln895_reg_845 = ap_const_lv1_1) and (tmp_141_reg_829 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (p_0158_0_i_reg_253 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (tmp_143_fu_693_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_empty_361_phi_fu_310_p22 <= tmp_type_reg_834;
        else 
            ap_phi_mux_empty_361_phi_fu_310_p22 <= ap_phi_reg_pp0_iter3_empty_361_reg_307;
        end if; 
    end process;


    ap_phi_mux_empty_362_phi_fu_344_p22_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln80_reg_766_pp0_iter2_reg, or_ln94_reg_770_pp0_iter2_reg, p_0158_0_i_reg_253, tmp_141_reg_829, icmp_ln895_reg_845, tmp_142_nbwritereq_fu_170_p3, tmp_143_fu_693_p3, ap_block_pp0_stage0, ap_phi_reg_pp0_iter3_empty_362_reg_340)
    begin
        if (((icmp_ln895_reg_845 = ap_const_lv1_1) and (tmp_141_reg_829 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_0) and (p_0158_0_i_reg_253 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_empty_362_phi_fu_344_p22 <= ap_const_lv1_1;
        elsif ((((tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_1) and (icmp_ln895_reg_845 = ap_const_lv1_1) and (tmp_141_reg_829 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (tmp_143_fu_693_p3 = ap_const_lv1_1) and (p_0158_0_i_reg_253 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_1) and (icmp_ln895_reg_845 = ap_const_lv1_1) and (tmp_141_reg_829 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (p_0158_0_i_reg_253 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (tmp_143_fu_693_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_empty_362_phi_fu_344_p22 <= ap_const_lv1_0;
        else 
            ap_phi_mux_empty_362_phi_fu_344_p22 <= ap_phi_reg_pp0_iter3_empty_362_reg_340;
        end if; 
    end process;


    ap_phi_mux_empty_363_phi_fu_381_p22_assign_proc : process(tmp_142_nbwritereq_fu_170_p3, tmp_143_fu_693_p3, t_V_2_reg_815, ap_phi_reg_pp0_iter3_empty_363_reg_378, tmp_rt_count_V_fu_700_p2, ap_condition_704)
    begin
        if ((ap_const_boolean_1 = ap_condition_704)) then
            if ((tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_363_phi_fu_381_p22 <= t_V_2_reg_815;
            elsif (((tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_1) and (tmp_143_fu_693_p3 = ap_const_lv1_1))) then 
                ap_phi_mux_empty_363_phi_fu_381_p22 <= ap_const_lv3_0;
            elsif (((tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_1) and (tmp_143_fu_693_p3 = ap_const_lv1_0))) then 
                ap_phi_mux_empty_363_phi_fu_381_p22 <= tmp_rt_count_V_fu_700_p2;
            else 
                ap_phi_mux_empty_363_phi_fu_381_p22 <= ap_phi_reg_pp0_iter3_empty_363_reg_378;
            end if;
        else 
            ap_phi_mux_empty_363_phi_fu_381_p22 <= ap_phi_reg_pp0_iter3_empty_363_reg_378;
        end if; 
    end process;

    ap_phi_mux_p_0158_0_i_phi_fu_258_p4 <= ap_phi_reg_pp0_iter2_p_0158_0_i_reg_253;

    ap_phi_mux_tmp_sessionID_V_phi_fu_234_p4_assign_proc : process(tmp_139_nbreadreq_fu_156_p3, rt_position_V, ap_phi_reg_pp0_iter0_tmp_sessionID_V_reg_230, currID_V_1_fu_511_p1, ap_condition_442)
    begin
        if ((ap_const_boolean_1 = ap_condition_442)) then
            if ((tmp_139_nbreadreq_fu_156_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_tmp_sessionID_V_phi_fu_234_p4 <= currID_V_1_fu_511_p1;
            elsif ((tmp_139_nbreadreq_fu_156_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_tmp_sessionID_V_phi_fu_234_p4 <= rt_position_V;
            else 
                ap_phi_mux_tmp_sessionID_V_phi_fu_234_p4 <= ap_phi_reg_pp0_iter0_tmp_sessionID_V_reg_230;
            end if;
        else 
            ap_phi_mux_tmp_sessionID_V_phi_fu_234_p4 <= ap_phi_reg_pp0_iter0_tmp_sessionID_V_reg_230;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_empty_360_reg_267 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_361_reg_307 <= "XXX";
    ap_phi_reg_pp0_iter0_empty_362_reg_340 <= "X";
    ap_phi_reg_pp0_iter0_empty_363_reg_378 <= "XXX";
    ap_phi_reg_pp0_iter0_empty_reg_241 <= "XXX";
    ap_phi_reg_pp0_iter0_p_0158_0_i_reg_253 <= "X";
    ap_phi_reg_pp0_iter0_tmp_sessionID_V_reg_230 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op110_write_state5_assign_proc : process(and_ln80_reg_766_pp0_iter3_reg, or_ln94_reg_770_pp0_iter3_reg, p_0158_0_i_reg_253_pp0_iter3_reg, tmp_141_reg_829_pp0_iter3_reg, icmp_ln895_reg_845_pp0_iter3_reg, tmp_142_reg_859, tmp_143_reg_863)
    begin
                ap_predicate_op110_write_state5 <= ((tmp_143_reg_863 = ap_const_lv1_1) and (tmp_142_reg_859 = ap_const_lv1_1) and (icmp_ln895_reg_845_pp0_iter3_reg = ap_const_lv1_1) and (tmp_141_reg_829_pp0_iter3_reg = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter3_reg = ap_const_lv1_1) and (p_0158_0_i_reg_253_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter3_reg));
    end process;


    ap_predicate_op112_write_state5_assign_proc : process(and_ln80_reg_766_pp0_iter3_reg, or_ln94_reg_770_pp0_iter3_reg, p_0158_0_i_reg_253_pp0_iter3_reg, tmp_141_reg_829_pp0_iter3_reg, icmp_ln895_reg_845_pp0_iter3_reg, tmp_142_reg_859, tmp_143_reg_863, icmp_ln175_reg_867)
    begin
                ap_predicate_op112_write_state5 <= ((tmp_143_reg_863 = ap_const_lv1_1) and (tmp_142_reg_859 = ap_const_lv1_1) and (icmp_ln895_reg_845_pp0_iter3_reg = ap_const_lv1_1) and (tmp_141_reg_829_pp0_iter3_reg = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln175_reg_867 = ap_const_lv1_0) and (p_0158_0_i_reg_253_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter3_reg));
    end process;


    ap_predicate_op115_write_state5_assign_proc : process(and_ln80_reg_766_pp0_iter3_reg, or_ln94_reg_770_pp0_iter3_reg, p_0158_0_i_reg_253_pp0_iter3_reg, tmp_141_reg_829_pp0_iter3_reg, icmp_ln895_reg_845_pp0_iter3_reg, tmp_142_reg_859, tmp_143_reg_863, icmp_ln175_reg_867)
    begin
                ap_predicate_op115_write_state5 <= ((icmp_ln175_reg_867 = ap_const_lv1_1) and (tmp_143_reg_863 = ap_const_lv1_1) and (tmp_142_reg_859 = ap_const_lv1_1) and (icmp_ln895_reg_845_pp0_iter3_reg = ap_const_lv1_1) and (tmp_141_reg_829_pp0_iter3_reg = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter3_reg = ap_const_lv1_1) and (p_0158_0_i_reg_253_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter3_reg));
    end process;


    ap_predicate_op16_read_state1_assign_proc : process(and_ln80_fu_424_p2, or_ln94_fu_436_p2)
    begin
                ap_predicate_op16_read_state1 <= ((or_ln94_fu_436_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_424_p2));
    end process;


    ap_predicate_op32_read_state1_assign_proc : process(and_ln80_fu_424_p2, or_ln94_fu_436_p2, tmp_139_nbreadreq_fu_156_p3)
    begin
                ap_predicate_op32_read_state1 <= ((tmp_139_nbreadreq_fu_156_p3 = ap_const_lv1_1) and (or_ln94_fu_436_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_424_p2));
    end process;


    ap_predicate_op53_load_state2_assign_proc : process(and_ln80_reg_766, or_ln94_reg_770)
    begin
                ap_predicate_op53_load_state2 <= ((or_ln94_reg_770 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766));
    end process;


    ap_predicate_op59_load_state3_assign_proc : process(and_ln80_reg_766_pp0_iter1_reg, or_ln94_reg_770_pp0_iter1_reg)
    begin
                ap_predicate_op59_load_state3 <= ((or_ln94_reg_770_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter1_reg));
    end process;


    ap_predicate_op87_write_state4_assign_proc : process(and_ln80_reg_766_pp0_iter2_reg, or_ln94_reg_770_pp0_iter2_reg, p_0158_0_i_reg_253, tmp_141_reg_829, icmp_ln895_reg_845, tmp_142_nbwritereq_fu_170_p3, tmp_143_fu_693_p3)
    begin
                ap_predicate_op87_write_state4 <= ((tmp_142_nbwritereq_fu_170_p3 = ap_const_lv1_1) and (icmp_ln895_reg_845 = ap_const_lv1_1) and (tmp_141_reg_829 = ap_const_lv1_1) and (or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (p_0158_0_i_reg_253 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (tmp_143_fu_693_p3 = ap_const_lv1_0));
    end process;


    ap_predicate_op97_store_state4_assign_proc : process(and_ln80_reg_766_pp0_iter2_reg, or_ln94_reg_770_pp0_iter2_reg)
    begin
                ap_predicate_op97_store_state4 <= ((or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to3)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    currID_V_1_fu_511_p1 <= txEng2timer_setRetra_1_dout(16 - 1 downto 0);
    icmp_ln108_fu_540_p2 <= "1" when (signed(ret_V_fu_530_p2) < signed(zext_ln108_fu_536_p1)) else "0";
    icmp_ln175_fu_718_p2 <= "1" when (tmp_type_reg_834 = ap_const_lv3_3) else "0";
    icmp_ln883_fu_418_p2 <= "0" when (rt_update_sessionID_s = rt_prevPosition_V) else "1";
    icmp_ln891_fu_487_p2 <= "1" when (unsigned(add_ln700_fu_475_p2) > unsigned(ap_const_lv16_3E7)) else "0";
    icmp_ln895_fu_639_p2 <= "1" when (t_V_1_fu_607_p1 = ap_const_lv32_0) else "0";
    icmp_ln899_fu_552_p2 <= "1" when (unsigned(rt_position_V) > unsigned(currID_V_1_fu_511_p1)) else "0";
    or_ln108_fu_558_p2 <= (xor_ln108_fu_546_p2 or icmp_ln899_fu_552_p2);
    or_ln94_fu_436_p2 <= (xor_ln94_fu_430_p2 or rt_waitForWrite);
    ret_V_fu_530_p2 <= std_logic_vector(signed(ap_const_lv17_1FFFD) + signed(zext_ln215_fu_526_p1));
    retransmitTimerTable_3_fu_651_p5 <= (retransmitTimerTable_q0(38 downto 32) & ap_const_lv32_0);
    retransmitTimerTable_5_fu_673_p5 <= (retransmitTimerTable_q0(38 downto 32) & ap_const_lv32_2625B);
    retransmitTimerTable_6_fu_736_p5 <= (select_ln82_reg_854(38 downto 35) & ap_const_lv3_0 & select_ln82_reg_854(31 downto 0));
    retransmitTimerTable_8_fu_723_p5 <= (((ap_phi_mux_empty_361_phi_fu_310_p22 & ap_phi_mux_empty_362_phi_fu_344_p22) & ap_phi_mux_empty_363_phi_fu_381_p22) & ap_phi_mux_empty_360_phi_fu_275_p22);

    retransmitTimerTable_address0_assign_proc : process(and_ln80_reg_766, or_ln94_reg_770, retransmitTimerTable_1_reg_792, zext_ln544_17_fu_593_p1, ap_condition_418)
    begin
        if ((ap_const_boolean_1 = ap_condition_418)) then
            if ((ap_const_lv1_1 = and_ln80_reg_766)) then 
                retransmitTimerTable_address0 <= retransmitTimerTable_1_reg_792;
            elsif (((or_ln94_reg_770 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766))) then 
                retransmitTimerTable_address0 <= zext_ln544_17_fu_593_p1(10 - 1 downto 0);
            else 
                retransmitTimerTable_address0 <= "XXXXXXXXXX";
            end if;
        else 
            retransmitTimerTable_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    retransmitTimerTable_address1_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln80_reg_766_pp0_iter2_reg, or_ln94_reg_770_pp0_iter2_reg, ap_block_pp0_stage0, retransmitTimerTable_1_reg_792_pp0_iter2_reg, retransmitTimerTable_4_reg_798_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_const_lv1_1 = and_ln80_reg_766_pp0_iter2_reg)) then 
                retransmitTimerTable_address1 <= retransmitTimerTable_1_reg_792_pp0_iter2_reg;
            elsif (((or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg))) then 
                retransmitTimerTable_address1 <= retransmitTimerTable_4_reg_798_pp0_iter2_reg;
            else 
                retransmitTimerTable_address1 <= "XXXXXXXXXX";
            end if;
        else 
            retransmitTimerTable_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    retransmitTimerTable_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln80_reg_766, or_ln94_reg_770, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_lv1_1 = and_ln80_reg_766) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln94_reg_770 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            retransmitTimerTable_ce0 <= ap_const_logic_1;
        else 
            retransmitTimerTable_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    retransmitTimerTable_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln80_reg_766_pp0_iter2_reg, or_ln94_reg_770_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if ((((or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln80_reg_766_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            retransmitTimerTable_ce1 <= ap_const_logic_1;
        else 
            retransmitTimerTable_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    retransmitTimerTable_d1_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln80_reg_766_pp0_iter2_reg, or_ln94_reg_770_pp0_iter2_reg, ap_block_pp0_stage0, retransmitTimerTable_8_fu_723_p5, retransmitTimerTable_6_fu_736_p5)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_const_lv1_1 = and_ln80_reg_766_pp0_iter2_reg)) then 
                retransmitTimerTable_d1 <= retransmitTimerTable_6_fu_736_p5;
            elsif (((or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg))) then 
                retransmitTimerTable_d1 <= retransmitTimerTable_8_fu_723_p5;
            else 
                retransmitTimerTable_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            retransmitTimerTable_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    retransmitTimerTable_we1_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln80_reg_766_pp0_iter2_reg, or_ln94_reg_770_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if ((((or_ln94_reg_770_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_766_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln80_reg_766_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            retransmitTimerTable_we1 <= ap_const_logic_1;
        else 
            retransmitTimerTable_we1 <= ap_const_logic_0;
        end if; 
    end process;


    rtTimer2eventEng_set_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, rtTimer2eventEng_set_1_full_n, ap_predicate_op87_write_state4, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op87_write_state4 = ap_const_boolean_1))) then 
            rtTimer2eventEng_set_1_blk_n <= rtTimer2eventEng_set_1_full_n;
        else 
            rtTimer2eventEng_set_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rtTimer2eventEng_set_1_din <= (((tmp_rt_count_V_fu_700_p2 & ap_const_lv32_0) & tmp_sessionID_V_reg_230_pp0_iter2_reg) & tmp_type_reg_834);

    rtTimer2eventEng_set_1_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op87_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op87_write_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rtTimer2eventEng_set_1_write <= ap_const_logic_1;
        else 
            rtTimer2eventEng_set_1_write <= ap_const_logic_0;
        end if; 
    end process;


    rtTimer2stateTable_r_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, rtTimer2stateTable_r_1_full_n, ap_predicate_op110_write_state5, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op110_write_state5 = ap_const_boolean_1))) then 
            rtTimer2stateTable_r_1_blk_n <= rtTimer2stateTable_r_1_full_n;
        else 
            rtTimer2stateTable_r_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rtTimer2stateTable_r_1_din <= tmp_sessionID_V_reg_230_pp0_iter3_reg;

    rtTimer2stateTable_r_1_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op110_write_state5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op110_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rtTimer2stateTable_r_1_write <= ap_const_logic_1;
        else 
            rtTimer2stateTable_r_1_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng2timer_clearRet_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxEng2timer_clearRet_1_empty_n, ap_predicate_op16_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1))) then 
            rxEng2timer_clearRet_1_blk_n <= rxEng2timer_clearRet_1_empty_n;
        else 
            rxEng2timer_clearRet_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng2timer_clearRet_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op16_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng2timer_clearRet_1_read <= ap_const_logic_1;
        else 
            rxEng2timer_clearRet_1_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln117_fu_493_p3 <= 
        ap_const_lv10_0 when (icmp_ln891_fu_487_p2(0) = '1') else 
        add_ln891_fu_481_p2;
    select_ln82_fu_685_p3 <= 
        tmp_138_fu_663_p4 when (rt_update_stop(0) = '1') else 
        retransmitTimerTable_5_fu_673_p5;
    t_V_1_fu_607_p1 <= retransmitTimerTable_q0(32 - 1 downto 0);
    t_V_2_fu_611_p4 <= retransmitTimerTable_q0(34 downto 32);

    timer2rxApp_notifica_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, timer2rxApp_notifica_1_full_n, ap_predicate_op112_write_state5, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op112_write_state5 = ap_const_boolean_1))) then 
            timer2rxApp_notifica_1_blk_n <= timer2rxApp_notifica_1_full_n;
        else 
            timer2rxApp_notifica_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    timer2rxApp_notifica_1_din <= (ap_const_lv65_10000000000000000 & tmp_sessionID_V_reg_230_pp0_iter3_reg);

    timer2rxApp_notifica_1_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op112_write_state5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op112_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            timer2rxApp_notifica_1_write <= ap_const_logic_1;
        else 
            timer2rxApp_notifica_1_write <= ap_const_logic_0;
        end if; 
    end process;


    timer2txApp_notifica_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, timer2txApp_notifica_1_full_n, ap_predicate_op115_write_state5, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op115_write_state5 = ap_const_boolean_1))) then 
            timer2txApp_notifica_1_blk_n <= timer2txApp_notifica_1_full_n;
        else 
            timer2txApp_notifica_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    timer2txApp_notifica_1_din <= (ap_const_lv1_0 & tmp_sessionID_V_reg_230_pp0_iter3_reg);

    timer2txApp_notifica_1_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op115_write_state5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op115_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            timer2txApp_notifica_1_write <= ap_const_logic_1;
        else 
            timer2txApp_notifica_1_write <= ap_const_logic_0;
        end if; 
    end process;

    
    tmp_138_fu_663_p4_proc : process(retransmitTimerTable_3_fu_651_p5)
    begin
        tmp_138_fu_663_p4 <= retransmitTimerTable_3_fu_651_p5;
        tmp_138_fu_663_p4(35) <= ap_const_lv1_0(0);
    end process;

    tmp_139_nbreadreq_fu_156_p3 <= (0=>(txEng2timer_setRetra_1_empty_n), others=>'-');
    tmp_141_fu_621_p3 <= retransmitTimerTable_q0(35 downto 35);
    tmp_142_nbwritereq_fu_170_p3 <= (0=>rtTimer2eventEng_set_1_full_n, others=>'-');
    tmp_143_fu_693_p3 <= retransmitTimerTable_7_reg_804(34 downto 34);
    tmp_nbreadreq_fu_142_p3 <= (0=>(rxEng2timer_clearRet_1_empty_n), others=>'-');
    tmp_rt_count_V_fu_700_p2 <= std_logic_vector(unsigned(t_V_2_reg_815) + unsigned(ap_const_lv3_1));
    trunc_ln321_fu_442_p1 <= rxEng2timer_clearRet_1_dout(16 - 1 downto 0);
    trunc_ln700_fu_471_p1 <= rt_position_V(10 - 1 downto 0);

    txEng2timer_setRetra_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, txEng2timer_setRetra_1_empty_n, ap_predicate_op32_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op32_read_state1 = ap_const_boolean_1))) then 
            txEng2timer_setRetra_1_blk_n <= txEng2timer_setRetra_1_empty_n;
        else 
            txEng2timer_setRetra_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txEng2timer_setRetra_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op32_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op32_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            txEng2timer_setRetra_1_read <= ap_const_logic_1;
        else 
            txEng2timer_setRetra_1_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln108_fu_546_p2 <= (icmp_ln108_fu_540_p2 xor ap_const_lv1_1);
    xor_ln94_fu_430_p2 <= (tmp_nbreadreq_fu_142_p3 xor ap_const_lv1_1);
    zext_ln108_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rt_position_V),17));
    zext_ln117_fu_501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln117_fu_493_p3),16));
    zext_ln215_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(currID_V_1_fu_511_p1),17));
    zext_ln544_17_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_sessionID_V_reg_230),64));
    zext_ln544_fu_582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rt_update_sessionID_s),64));
end behav;
