git clone --depth 1 --no-tags https://github.com/khyamling/Multi_core_vexriscv_on_DE1_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/424311827
git clone --depth 1 --no-tags https://github.com/hamzahassan-dot/i2c.git f:/verilog_sva_gh_scraper/data/full_repos/424495526
git clone --depth 1 --no-tags https://github.com/khyamling/Source_code_vexriscv_with_custom_interface.git f:/verilog_sva_gh_scraper/data/full_repos/424247982
git clone --depth 1 --no-tags https://github.com/MarziehLenjani/PatriciaRTL.git f:/verilog_sva_gh_scraper/data/full_repos/424455742
git clone --depth 1 --no-tags https://github.com/PE-611/1-_Frame_reg_system.git f:/verilog_sva_gh_scraper/data/full_repos/423471500
git clone --depth 1 --no-tags https://github.com/livesteps/VERILOG_MODELS.git f:/verilog_sva_gh_scraper/data/full_repos/423510918
git clone --depth 1 --no-tags https://github.com/erickjmz/proyect_2_digitales.git f:/verilog_sva_gh_scraper/data/full_repos/425399367
git clone --depth 1 --no-tags https://github.com/kiefer-daniel/MIPS-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/425392552
git clone --depth 1 --no-tags https://github.com/AshishAlok/CS203-Project.git f:/verilog_sva_gh_scraper/data/full_repos/425593470
git clone --depth 1 --no-tags https://github.com/iDPro-github/openMpwGpioCtrl.git f:/verilog_sva_gh_scraper/data/full_repos/421380819
git clone --depth 1 --no-tags https://github.com/prathamkundan/CS203_Project_2020CSB1106_2020CSB1114.git f:/verilog_sva_gh_scraper/data/full_repos/420594369
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/UART-Communication-Protocol-using-Spartan-6-Xilinx-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/424396039
git clone --depth 1 --no-tags https://github.com/yanxu97/structural_alu.git f:/verilog_sva_gh_scraper/data/full_repos/424460391
git clone --depth 1 --no-tags https://github.com/mc1017/Lab_Team10_Assessment.git f:/verilog_sva_gh_scraper/data/full_repos/425866181
git clone --depth 1 --no-tags https://github.com/gbalaratnaswamy/Binary_Multiplier_Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/425225597
git clone --depth 1 --no-tags https://github.com/arpadav/ece564_proj1.git f:/verilog_sva_gh_scraper/data/full_repos/425641464
git clone --depth 1 --no-tags https://github.com/Sanjanareddy4/CS203_Project.git f:/verilog_sva_gh_scraper/data/full_repos/420685435
git clone --depth 1 --no-tags https://github.com/KyleNguyen711/EE178_LAB_4.git f:/verilog_sva_gh_scraper/data/full_repos/420879626
git clone --depth 1 --no-tags https://github.com/KHermanUBB/SonarOnChip-OR.git f:/verilog_sva_gh_scraper/data/full_repos/421937991
git clone --depth 1 --no-tags https://github.com/TheRandomWalk/FPGA-FM-Audio-Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/420614208
git clone --depth 1 --no-tags https://github.com/luophoe/chisel-test-projects.git f:/verilog_sva_gh_scraper/data/full_repos/421299126
git clone --depth 1 --no-tags https://github.com/hi-power/Project.git f:/verilog_sva_gh_scraper/data/full_repos/421265244
git clone --depth 1 --no-tags https://github.com/zhanghongce/ILA_Flute.git f:/verilog_sva_gh_scraper/data/full_repos/421027342
git clone --depth 1 --no-tags https://github.com/zhanghongce/ILA_Piccolo.git f:/verilog_sva_gh_scraper/data/full_repos/421014897
git clone --depth 1 --no-tags https://github.com/Electronics-Creed/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/423361395
git clone --depth 1 --no-tags https://github.com/PengJoy1106/Anlogic_FPGA-study.git f:/verilog_sva_gh_scraper/data/full_repos/423461207
git clone --depth 1 --no-tags https://github.com/khumodiatla/Prac6_MTLKHU004_MKNSIB003.git f:/verilog_sva_gh_scraper/data/full_repos/423517749
git clone --depth 1 --no-tags https://github.com/AndraDediu98/dsd.git f:/verilog_sva_gh_scraper/data/full_repos/423569386
git clone --depth 1 --no-tags https://github.com/zbigos/FPGA-tetris.git f:/verilog_sva_gh_scraper/data/full_repos/422648212
git clone --depth 1 --no-tags https://github.com/sachigarg17/Aakash_Sachi_Vaishnav_project2.git f:/verilog_sva_gh_scraper/data/full_repos/422608816
git clone --depth 1 --no-tags https://github.com/een212020/Display_Timer.git f:/verilog_sva_gh_scraper/data/full_repos/422316430
git clone --depth 1 --no-tags https://github.com/dannychen099/Neural_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/425082522
git clone --depth 1 --no-tags https://github.com/pepper99/HW-SYN-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/423958267
git clone --depth 1 --no-tags https://github.com/ssysm/cmpen270_design_project_2.git f:/verilog_sva_gh_scraper/data/full_repos/424079549
git clone --depth 1 --no-tags https://github.com/JHSegura/3300_Traffic_Light_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/422763126
git clone --depth 1 --no-tags https://github.com/jvjacq/Verilog-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/422858192
git clone --depth 1 --no-tags https://github.com/utotsubasa/lec-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/424210109
git clone --depth 1 --no-tags https://github.com/DmitryZlobec/DigitalDesign.git f:/verilog_sva_gh_scraper/data/full_repos/424135161
git clone --depth 1 --no-tags https://github.com/KHermanUBB/CaravelRV-projectII.git f:/verilog_sva_gh_scraper/data/full_repos/423006272
git clone --depth 1 --no-tags https://github.com/Runbang/VerilogCode.git f:/verilog_sva_gh_scraper/data/full_repos/423707970
git clone --depth 1 --no-tags https://github.com/nnguyen219/9-Bit-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/423750676
git clone --depth 1 --no-tags https://github.com/RafaelAmauri/Arquitetura-de-Computadores-1.git f:/verilog_sva_gh_scraper/data/full_repos/424292861
git clone --depth 1 --no-tags https://github.com/zmaqutu/simple-verilog-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/423621883
git clone --depth 1 --no-tags https://github.com/YellowFlash26/Prac6.git f:/verilog_sva_gh_scraper/data/full_repos/423598954
git clone --depth 1 --no-tags https://github.com/joshuanieh/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/425432765
git clone --depth 1 --no-tags https://github.com/Memmedud/TFE4152-Project.git f:/verilog_sva_gh_scraper/data/full_repos/424533743
git clone --depth 1 --no-tags https://github.com/MarciMilligan/de10-lite-sequential-taillights.git f:/verilog_sva_gh_scraper/data/full_repos/424783948
git clone --depth 1 --no-tags https://github.com/anishmk1/Unpipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/421281661
git clone --depth 1 --no-tags https://github.com/MaybelleCastro/Proyecto1_Digitales_II.git f:/verilog_sva_gh_scraper/data/full_repos/420570594
git clone --depth 1 --no-tags https://github.com/RuchikaSharma-8/CS203-Project.git f:/verilog_sva_gh_scraper/data/full_repos/420579426
git clone --depth 1 --no-tags https://github.com/Vijaydwivedi10/CS203_project.git f:/verilog_sva_gh_scraper/data/full_repos/420750321
git clone --depth 1 --no-tags https://github.com/GusseGnu/Computer_Systems_Assignment_2.git f:/verilog_sva_gh_scraper/data/full_repos/421813737
git clone --depth 1 --no-tags https://github.com/gabrieledagostino-sch/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/421751039
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/TKS_20211.git f:/verilog_sva_gh_scraper/data/full_repos/422619035
git clone --depth 1 --no-tags https://github.com/MEXINATOR/prac6.git f:/verilog_sva_gh_scraper/data/full_repos/424909178
git clone --depth 1 --no-tags https://github.com/thejpster/zube_submission.git f:/verilog_sva_gh_scraper/data/full_repos/420696605
git clone --depth 1 --no-tags https://github.com/subham-71/Pipelined-processor-32bit.git f:/verilog_sva_gh_scraper/data/full_repos/420602000
git clone --depth 1 --no-tags https://github.com/aeracledes/modelsim.git f:/verilog_sva_gh_scraper/data/full_repos/420741585
git clone --depth 1 --no-tags https://github.com/3BlackRabbit/HandShake1024.git f:/verilog_sva_gh_scraper/data/full_repos/420621742
git clone --depth 1 --no-tags https://github.com/PratikPuri/Floating-point-processor-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/424659270
git clone --depth 1 --no-tags https://github.com/prova-anika-216474306/EECS3201-Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/425415606
git clone --depth 1 --no-tags https://github.com/JashwanthAdama/Router-1x3.git f:/verilog_sva_gh_scraper/data/full_repos/423868805
git clone --depth 1 --no-tags https://github.com/MurrayLF/EC311_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/424637498
git clone --depth 1 --no-tags https://github.com/Mziiii/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/422383371
git clone --depth 1 --no-tags https://github.com/I-am-VarunM/Verilog_FPGA_practive.git f:/verilog_sva_gh_scraper/data/full_repos/421811922
git clone --depth 1 --no-tags https://github.com/dunnywei/FPGA_Lecture.git f:/verilog_sva_gh_scraper/data/full_repos/425308566
git clone --depth 1 --no-tags https://github.com/khaleel5793/BE-Major-Project.git f:/verilog_sva_gh_scraper/data/full_repos/424980683
git clone --depth 1 --no-tags https://github.com/Montayang/CPU2021.git f:/verilog_sva_gh_scraper/data/full_repos/423319222
git clone --depth 1 --no-tags https://github.com/BBScholar/ECSE301_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/422640728
git clone --depth 1 --no-tags https://github.com/Gabrielgr01/Contador-Pulsos.git f:/verilog_sva_gh_scraper/data/full_repos/423603241
git clone --depth 1 --no-tags https://github.com/Z-Rubin/Prac6_WLSMEG005_RBNZAC001.git f:/verilog_sva_gh_scraper/data/full_repos/423590840
git clone --depth 1 --no-tags https://github.com/Samakande/Prac6.git f:/verilog_sva_gh_scraper/data/full_repos/423621214
git clone --depth 1 --no-tags https://github.com/DECAfpga/Next186.git f:/verilog_sva_gh_scraper/data/full_repos/423636511
git clone --depth 1 --no-tags https://github.com/rahman37/B.E._MajorProject.git f:/verilog_sva_gh_scraper/data/full_repos/422788215
git clone --depth 1 --no-tags https://github.com/lucmaxwell/ECE2220-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/422447942
git clone --depth 1 --no-tags https://github.com/SykpeWookal/rpu.git f:/verilog_sva_gh_scraper/data/full_repos/422442066
git clone --depth 1 --no-tags https://github.com/lorenzocarrano/ISAL2.git f:/verilog_sva_gh_scraper/data/full_repos/423747276
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2013_final.git f:/verilog_sva_gh_scraper/data/full_repos/420838870
git clone --depth 1 --no-tags https://github.com/KyleNguyen711/EE178_LAB_3.git f:/verilog_sva_gh_scraper/data/full_repos/420879022
git clone --depth 1 --no-tags https://github.com/RndMnkIII/Verilog_simulations.git f:/verilog_sva_gh_scraper/data/full_repos/421106885
git clone --depth 1 --no-tags https://github.com/dirkmo/computer.git f:/verilog_sva_gh_scraper/data/full_repos/423353848
git clone --depth 1 --no-tags https://github.com/yadukrishnanaj/yosys.git f:/verilog_sva_gh_scraper/data/full_repos/423401236
git clone --depth 1 --no-tags https://github.com/irinatica/dvt-vscode-uvm_ref_flow_1.1.git f:/verilog_sva_gh_scraper/data/full_repos/423433479
git clone --depth 1 --no-tags https://github.com/up-ls/test.git f:/verilog_sva_gh_scraper/data/full_repos/423686025
git clone --depth 1 --no-tags https://github.com/okoge-kaz/Switching-Circuit-Theory.git f:/verilog_sva_gh_scraper/data/full_repos/424484408
git clone --depth 1 --no-tags https://github.com/LoesterFranco/CG3207_lab_2.git f:/verilog_sva_gh_scraper/data/full_repos/424797744
git clone --depth 1 --no-tags https://github.com/njjt/ECE385_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/426375151
git clone --depth 1 --no-tags https://github.com/fjalvingh/cycloneivpong.git f:/verilog_sva_gh_scraper/data/full_repos/425565797
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/VT_RNG.git f:/verilog_sva_gh_scraper/data/full_repos/420689109
git clone --depth 1 --no-tags https://github.com/imgmz29/Processor-Checkpoint4.git f:/verilog_sva_gh_scraper/data/full_repos/420880341
git clone --depth 1 --no-tags https://github.com/louis8ok1/ICC2021_HW.git f:/verilog_sva_gh_scraper/data/full_repos/422245718
git clone --depth 1 --no-tags https://github.com/Sebastianzvla/FF_JK.git f:/verilog_sva_gh_scraper/data/full_repos/422317068
git clone --depth 1 --no-tags https://github.com/JustAnotherJoey/riscv-processor-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/422778678
git clone --depth 1 --no-tags https://github.com/reputation0809/VLSI_2021-hw1.git f:/verilog_sva_gh_scraper/data/full_repos/422135680
git clone --depth 1 --no-tags https://github.com/water35613/FPGA1108.git f:/verilog_sva_gh_scraper/data/full_repos/425541200
git clone --depth 1 --no-tags https://github.com/mzablock/flipInvImage.git f:/verilog_sva_gh_scraper/data/full_repos/421896543
git clone --depth 1 --no-tags https://github.com/Sebastianzvla/ALU_Banderas_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/422317596
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/Tester_analog.git f:/verilog_sva_gh_scraper/data/full_repos/422352922
git clone --depth 1 --no-tags https://github.com/hiiask/vsd_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/421484418
git clone --depth 1 --no-tags https://github.com/au-chrismor/feduc-8.git f:/verilog_sva_gh_scraper/data/full_repos/420977926
