/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Dec  1 06:47:29 2016
 *                 Full Compile MD5 Checksum  20bceb797972bbbfe6886f688dd76df1
 *                     (minus title and desc)
 *                 MD5 Checksum               60da5b9432d9a6239bf2f04b2e62b119
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_SUN_TOP_CTRL_H__
#define BCHP_SUN_TOP_CTRL_H__

/***************************************************************************
 *SUN_TOP_CTRL - Top Control registers
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_CHIP_FAMILY_ID         0x00404000 /* [RO][32] Chip family ID */
#define BCHP_SUN_TOP_CTRL_PRODUCT_ID             0x00404004 /* [RO][32] Product Revision ID */
#define BCHP_SUN_TOP_CTRL_BSP_FEATURE_TABLE_ADDR 0x00404008 /* [RO][32] BSP feature table address */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0          0x0040401c /* [RO][32] Strapping values */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1          0x00404020 /* [RO][32] Strapping values */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS            0x00404024 /* [RO][32] Bond option value register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0      0x00404028 /* [RW][32] OTP option test register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1      0x0040402c /* [RW][32] OTP option test register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0    0x00404030 /* [RO][32] OTP option status register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1    0x00404034 /* [RO][32] OTP option status register */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0            0x00404038 /* [RW][32] Semaphore channel 0 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1            0x0040403c /* [RW][32] Semaphore channel 1 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2            0x00404040 /* [RW][32] Semaphore channel 2 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3            0x00404044 /* [RW][32] Semaphore channel 3 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4            0x00404048 /* [RW][32] Semaphore channel 4 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5            0x0040404c /* [RW][32] Semaphore channel 5 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6            0x00404050 /* [RW][32] Semaphore channel 6 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7            0x00404054 /* [RW][32] Semaphore channel 7 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8            0x00404058 /* [RW][32] Semaphore channel 8 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9            0x0040405c /* [RW][32] Semaphore channel 9 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10           0x00404060 /* [RW][32] Semaphore channel 10 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11           0x00404064 /* [RW][32] Semaphore channel 11 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12           0x00404068 /* [RW][32] Semaphore channel 12 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13           0x0040406c /* [RW][32] Semaphore channel 13 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14           0x00404070 /* [RW][32] Semaphore channel 14 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15           0x00404074 /* [RW][32] Semaphore channel 15 */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0         0x00404078 /* [RW][32] General watchdog timer 0 */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1         0x0040407c /* [RW][32] General watchdog timer 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0         0x00404080 /* [RW][32] General control register 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1         0x00404084 /* [RW][32] General control register 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2         0x00404088 /* [RW][32] General control register 2 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3         0x0040408c /* [RW][32] General control register 3 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4         0x00404090 /* [RW][32] General control register 4 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5         0x00404094 /* [RW][32] General control register 5 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0       0x00404098 /* [RO][32] General status register 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1       0x0040409c /* [RO][32] General status register 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2       0x004040a0 /* [RO][32] General status register 2 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0 0x004040a4 /* [RW][32] General control register without scan 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1 0x004040a8 /* [RW][32] General control register without scan 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2 0x004040ac /* [RW][32] General control register without scan 2 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3 0x004040b0 /* [RW][32] General control register without scan 3 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4 0x004040b4 /* [RW][32] General control register without scan 4 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5 0x004040b8 /* [RW][32] General control register without scan 5 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_3       0x004040bc /* [RO][32] General status register 3 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_4       0x004040c0 /* [RO][32] General status register 4 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_5       0x004040c4 /* [RO][32] General status register 5 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0         0x00404100 /* [RW][32] Pinmux control register 0 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1         0x00404104 /* [RW][32] Pinmux control register 1 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2         0x00404108 /* [RW][32] Pinmux control register 2 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3         0x0040410c /* [RW][32] Pinmux control register 3 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4         0x00404110 /* [RW][32] Pinmux control register 4 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5         0x00404114 /* [RW][32] Pinmux control register 5 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6         0x00404118 /* [RW][32] Pinmux control register 6 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7         0x0040411c /* [RW][32] Pinmux control register 7 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8         0x00404120 /* [RW][32] Pinmux control register 8 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9         0x00404124 /* [RW][32] Pinmux control register 9 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10        0x00404128 /* [RW][32] Pinmux control register 10 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11        0x0040412c /* [RW][32] Pinmux control register 11 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12        0x00404130 /* [RW][32] Pinmux control register 12 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13        0x00404134 /* [RW][32] Pinmux control register 13 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14        0x00404138 /* [RW][32] Pinmux control register 14 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15        0x0040413c /* [RW][32] Pinmux control register 15 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16        0x00404140 /* [RW][32] Pinmux control register 16 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0     0x00404144 /* [RW][32] Pad pull-up/pull-down control register 0 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1     0x00404148 /* [RW][32] Pad pull-up/pull-down control register 1 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2     0x0040414c /* [RW][32] Pad pull-up/pull-down control register 2 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3     0x00404150 /* [RW][32] Pad pull-up/pull-down control register 3 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4     0x00404154 /* [RW][32] Pad pull-up/pull-down control register 4 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5     0x00404158 /* [RW][32] Pad pull-up/pull-down control register 5 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6     0x0040415c /* [RW][32] Pad pull-up/pull-down control register 6 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7     0x00404160 /* [RW][32] Pad pull-up/pull-down control register 7 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8     0x00404164 /* [RW][32] Pad pull-up/pull-down control register 8 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9     0x00404168 /* [RW][32] Pad pull-up/pull-down control register 9 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10    0x0040416c /* [RW][32] Pad pull-up/pull-down control register 10 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11    0x00404170 /* [RW][32] Pad pull-up/pull-down control register 11 */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0     0x00404174 /* [RW][32] Bypass clock unselect register 0 */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL             0x00404300 /* [RW][32] Reset control */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE    0x00404304 /* [RW][32] Reset source enable */
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET        0x00404308 /* [RW][32] Software master reset */
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION     0x0040430c /* [RW][32] Hardware reset extension */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR          0x00404310 /* [RO][32] Reset Monitor */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY          0x00404314 /* [RO][32] Reset history */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET          0x00404318 /* [WO][32] Software init 0 set */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR        0x0040431c /* [WO][32] Software init 0 clear */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS       0x00404320 /* [RO][32] Software init 0 status */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR  0x00404324 /* [RO][32] Security software init 0 monitor */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR 0x00404328 /* [RO][32] Test configuration software init 0 monitor */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR 0x0040432c /* [RO][32] Final software init 0 monitor */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET          0x00404330 /* [WO][32] Software init 1 set */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR        0x00404334 /* [WO][32] Software init 1 clear */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS       0x00404338 /* [RO][32] Software init 1 status */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR  0x0040433c /* [RO][32] Security software init 1 monitor */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR 0x00404340 /* [RO][32] Test configuration software init 1 monitor */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR 0x00404344 /* [RO][32] Final software init 1 monitor */
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER 0x00404348 /* [RW][32] Software init one-shot trigger */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH 0x0040434c /* [RW][32] One-shot 0 width */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK 0x00404350 /* [RW][32] One-shot 0 mask for software init 0 */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK 0x00404354 /* [RW][32] One-shot 0 mask for software init 1 */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH 0x00404358 /* [RW][32] One-shot 1 width */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK 0x0040435c /* [RW][32] One-shot 1 mask for software init 0 */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK 0x00404360 /* [RW][32] One-shot 1 mask for software init 1 */
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH      0x00404364 /* [RW][32] Scratch register */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL             0x00404368 /* [RW][32] Spare control bits reserved for future use */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL         0x00404380 /* [RW][32] Test port control */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK     0x00404384 /* [RO][32] Testport peek register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE     0x00404388 /* [RW][32] Testport poke register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK      0x0040438c /* [RO][32] Testport peek register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE      0x00404390 /* [RW][32] Testport poke register */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN         0x00404394 /* [RW][32] EJTAG input bus enables */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL       0x00404398 /* [RW][32] EJTAG output select */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL             0x004043a0 /* [RW][32] VTRAP Control */
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS           0x004043a4 /* [RO][32] VTRAP Status */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0      0x004043a8 /* [RW][32] UART Router select 0 */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1      0x004043ac /* [RW][32] UART Router select 1 */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG             0x00404400 /* [RW][32] Serial Slave Port configuration register */
#define BCHP_SUN_TOP_CTRL_SERS_REV               0x00404420 /* [RO][32] SERS Revision Register */
#define BCHP_SUN_TOP_CTRL_SERS_CFG               0x00404424 /* [RW][32] SERS Configuration Register */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL      0x00404514 /* [RW][32] Block select for RO testmode */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION     0x00404518 /* [RW][32] Test configuration */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2      0x0040451c /* [RW][32] OTP option test register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2    0x00404520 /* [RO][32] OTP option status register */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVN    0x00404600 /* [RW][32] SRAM POWER GATE BVN */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNE   0x00404604 /* [RW][32] SRAM POWER GATE BVNE */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNM   0x00404608 /* [RW][32] SRAM POWER GATE BVNM */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_ASP    0x0040460c /* [RW][32] SRAM POWER GATE ASP */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VICE0  0x00404620 /* [RW][32] SRAM POWER GATE VICE0 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_M2MC0  0x00404624 /* [RW][32] SRAM POWER GATE M2MC0 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AIO    0x00404628 /* [RW][32] SRAM POWER GATE AIO */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VEC    0x0040462c /* [RW][32] SRAM POWER GATE VEC */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_MMM2MC0 0x00404640 /* [RW][32] SRAM POWER GATE MMM2MC0 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_V3D    0x00404644 /* [RW][32] SRAM POWER GATE V3D */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SWITCH 0x00404648 /* [RW][32] SRAM POWER GATE SWITCH */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT0 0x0040464c /* [RW][32] SRAM POWER GATE SYSPORT0 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT1 0x00404660 /* [RW][32] SRAM POWER GATE SYSPORT1 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_DVPHR  0x00404664 /* [RW][32] SRAM POWER GATE DVPHR */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_RAAGA0 0x00404668 /* [RW][32] SRAM POWER GATE RAAGA0 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SPARE15 0x0040466c /* [RW][32] SRAM POWER GATE SPARE15 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD0   0x00404680 /* [RW][32] SRAM POWER GATE HVD0 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP0  0x00404684 /* [RW][32] SRAM POWER GATE HVDP0 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP0  0x00404688 /* [RW][32] SRAM POWER GATE AVDP0 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD1   0x0040468c /* [RW][32] SRAM POWER GATE HVD1 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP1  0x004046a0 /* [RW][32] SRAM POWER GATE HVDP1 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP1  0x004046a4 /* [RW][32] SRAM POWER GATE AVDP1 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS0  0x004046a8 /* [RW][32] SRAM POWER GATE HVDS0 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS1  0x004046ac /* [RW][32] SRAM POWER GATE HVDS1 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_XPT    0x004046c0 /* [RW][32] SRAM POWER GATE XPT */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HIF    0x004046c4 /* [RW][32] SRAM POWER GATE HIF */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_BSP     0x00404700 /* [RW][32] MEMORY STANDBY BSP */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_HIF     0x00404704 /* [RW][32] MEMORY STANDBY HIF */

/***************************************************************************
 *CHIP_FAMILY_ID - Chip family ID
 ***************************************************************************/
/* SUN_TOP_CTRL :: CHIP_FAMILY_ID :: chip_family_id [31:00] */
#define BCHP_SUN_TOP_CTRL_CHIP_FAMILY_ID_chip_family_id_MASK       0xffffffff
#define BCHP_SUN_TOP_CTRL_CHIP_FAMILY_ID_chip_family_id_SHIFT      0
#define BCHP_SUN_TOP_CTRL_CHIP_FAMILY_ID_chip_family_id_DEFAULT    0x72780000

/***************************************************************************
 *PRODUCT_ID - Product Revision ID
 ***************************************************************************/
/* SUN_TOP_CTRL :: PRODUCT_ID :: product_id [31:00] */
#define BCHP_SUN_TOP_CTRL_PRODUCT_ID_product_id_MASK               0xffffffff
#define BCHP_SUN_TOP_CTRL_PRODUCT_ID_product_id_SHIFT              0
#define BCHP_SUN_TOP_CTRL_PRODUCT_ID_product_id_DEFAULT            0x72780000

/***************************************************************************
 *BSP_FEATURE_TABLE_ADDR - BSP feature table address
 ***************************************************************************/
/* SUN_TOP_CTRL :: BSP_FEATURE_TABLE_ADDR :: bsp_feature_table_addr [31:00] */
#define BCHP_SUN_TOP_CTRL_BSP_FEATURE_TABLE_ADDR_bsp_feature_table_addr_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_BSP_FEATURE_TABLE_ADDR_bsp_feature_table_addr_SHIFT 0
#define BCHP_SUN_TOP_CTRL_BSP_FEATURE_TABLE_ADDR_bsp_feature_table_addr_DEFAULT 0x00000000

/***************************************************************************
 *STRAP_VALUE_0 - Strapping values
 ***************************************************************************/
/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: reserved0 [31:07] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved0_MASK             0xffffff80
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved0_SHIFT            7

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_usb1_pmu_polarity [06:06] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_usb1_pmu_polarity_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_usb1_pmu_polarity_SHIFT 6
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_usb1_pmu_polarity_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_cpu_aarch32 [05:05] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_cpu_aarch32_MASK     0x00000020
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_cpu_aarch32_SHIFT    5
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_cpu_aarch32_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_boot_shape [04:00] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_boot_shape_MASK      0x0000001f
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_boot_shape_SHIFT     0
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_boot_shape_DEFAULT   0x00000000

/***************************************************************************
 *STRAP_VALUE_1 - Strapping values
 ***************************************************************************/
/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: reserved0 [31:05] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_reserved0_MASK             0xffffffe0
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_reserved0_SHIFT            5

/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: strap_pcie_rc_ep [04:03] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_pcie_rc_ep_MASK      0x00000018
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_pcie_rc_ep_SHIFT     3
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_pcie_rc_ep_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: strap_xcore_bias_enc [02:01] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_xcore_bias_enc_MASK  0x00000006
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_xcore_bias_enc_SHIFT 1
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_xcore_bias_enc_DEFAULT 0x00000002

/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: strap_hipass_xtal [00:00] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_hipass_xtal_MASK     0x00000001
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_hipass_xtal_SHIFT    0
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_hipass_xtal_DEFAULT  0x00000000

/***************************************************************************
 *BOND_STATUS - Bond option value register
 ***************************************************************************/
/* SUN_TOP_CTRL :: BOND_STATUS :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_reserved0_MASK               0xfffffffe
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_reserved0_SHIFT              1

/* SUN_TOP_CTRL :: BOND_STATUS :: bond_reserved [00:00] */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_bond_reserved_MASK           0x00000001
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_bond_reserved_SHIFT          0

/***************************************************************************
 *OTP_OPTION_TEST_0 - OTP option test register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_dv_hdr_disable [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_dv_hdr_disable_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_dv_hdr_disable_SHIFT 31
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_dv_hdr_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_tc_hdr_disable [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_tc_hdr_disable_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_tc_hdr_disable_SHIFT 30
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_tc_hdr_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_av_output_disable [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_av_output_disable_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_av_output_disable_SHIFT 29
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_av_output_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_tc_itm_disable [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_tc_itm_disable_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_tc_itm_disable_SHIFT 28
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_tc_itm_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_cwmcwatermarking_disable [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_cwmcwatermarking_disable_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_cwmcwatermarking_disable_SHIFT 27
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_cwmcwatermarking_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_sata0_disable [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_sata0_disable_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_sata0_disable_SHIFT 26
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_sata0_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_macrovision_disable [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_macrovision_disable_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_macrovision_disable_SHIFT 25
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_macrovision_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_hdcp_disable [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdcp_disable_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdcp_disable_SHIFT 24
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdcp_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_hdmi_passthru_disable [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdmi_passthru_disable_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdmi_passthru_disable_SHIFT 23
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdmi_passthru_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_hdmi_rx_disable [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdmi_rx_disable_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdmi_rx_disable_SHIFT 22
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdmi_rx_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_vmxwatermarking_disable [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_vmxwatermarking_disable_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_vmxwatermarking_disable_SHIFT 21
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_vmxwatermarking_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: reserved0 [20:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_reserved0_MASK         0x001f0000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_reserved0_SHIFT        16

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_memsys_1_disable [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_memsys_1_disable_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_memsys_1_disable_SHIFT 15
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_memsys_1_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: reserved1 [14:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_reserved1_MASK         0x00007800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_reserved1_SHIFT        11

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_vice0_disable [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_vice0_disable_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_vice0_disable_SHIFT 10
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_vice0_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_en_host_uart [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_host_uart_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_host_uart_SHIFT 9
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_host_uart_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_audio_spdif_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_audio_spdif_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_audio_spdif_disable_SHIFT 8
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_audio_spdif_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_en_testport [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_testport_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_testport_SHIFT 7
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_testport_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_en_cr [06:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_cr_MASK  0x00000060
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_cr_SHIFT 5
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_cr_DEFAULT 0x00000003

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_rave_verify_enable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rave_verify_enable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rave_verify_enable_SHIFT 4
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rave_verify_enable_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_bsp_spares [03:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_bsp_spares_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_bsp_spares_SHIFT 0
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_bsp_spares_DEFAULT 0x00000000

/***************************************************************************
 *OTP_OPTION_TEST_1 - OTP option test register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_9 [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_9_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_9_SHIFT 31
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_8 [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_8_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_8_SHIFT 30
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_8_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_7 [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_7_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_7_SHIFT 29
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_6 [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_6_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_6_SHIFT 28
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_6_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_5 [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_5_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_5_SHIFT 27
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_5_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_4 [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_4_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_4_SHIFT 26
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_3 [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_3_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_3_SHIFT 25
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_2 [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_2_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_2_SHIFT 24
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_2_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_1 [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_1_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_1_SHIFT 23
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_1_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_0 [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_0_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_0_SHIFT 22
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_0_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_cpus_to_use [21:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_cpus_to_use_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_cpus_to_use_SHIFT 20
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_cpus_to_use_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_dtu_disable [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_dtu_disable_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_dtu_disable_SHIFT 19
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_dtu_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_aon_reset_outb_level_mode [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_aon_reset_outb_level_mode_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_aon_reset_outb_level_mode_SHIFT 18
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_aon_reset_outb_level_mode_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_cpu_dvfs_disable [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_cpu_dvfs_disable_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_cpu_dvfs_disable_SHIFT 17
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_cpu_dvfs_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_xpt_restrict_tuners_enable [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_xpt_restrict_tuners_enable_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_xpt_restrict_tuners_enable_SHIFT 16
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_xpt_restrict_tuners_enable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_xpt_number_of_tuners [15:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_xpt_number_of_tuners_MASK 0x0000fc00
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_xpt_number_of_tuners_SHIFT 10
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_xpt_number_of_tuners_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_ddr_phy_dpfe [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ddr_phy_dpfe_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ddr_phy_dpfe_SHIFT 9
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ddr_phy_dpfe_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_hdcp22_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_hdcp22_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_hdcp22_disable_SHIFT 8
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_hdcp22_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_rmx_disable [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_rmx_disable_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_rmx_disable_SHIFT 7
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_rmx_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_mtsif_rx1_disable [06:06] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_mtsif_rx1_disable_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_mtsif_rx1_disable_SHIFT 6
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_mtsif_rx1_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_mtsif_rx0_disable [05:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_mtsif_rx0_disable_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_mtsif_rx0_disable_SHIFT 5
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_mtsif_rx0_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_pod2chip_disable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_pod2chip_disable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_pod2chip_disable_SHIFT 4
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_pod2chip_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_ibp_disable [03:03] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ibp_disable_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ibp_disable_SHIFT 3
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ibp_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_ib2_disable [02:02] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ib2_disable_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ib2_disable_SHIFT 2
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ib2_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_ib1_disable [01:01] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ib1_disable_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ib1_disable_SHIFT 1
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ib1_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_ib0_disable [00:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ib0_disable_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ib0_disable_SHIFT 0
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_ib0_disable_DEFAULT 0x00000000

/***************************************************************************
 *OTP_OPTION_STATUS_0 - OTP option status register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_dv_hdr_disable [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_dv_hdr_disable_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_dv_hdr_disable_SHIFT 31

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_tc_hdr_disable [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_tc_hdr_disable_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_tc_hdr_disable_SHIFT 30

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_av_output_disable [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_av_output_disable_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_av_output_disable_SHIFT 29

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_tc_itm_disable [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_tc_itm_disable_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_tc_itm_disable_SHIFT 28

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_cwmcwatermarking_disable [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_cwmcwatermarking_disable_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_cwmcwatermarking_disable_SHIFT 27

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_sata0_disable [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_sata0_disable_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_sata0_disable_SHIFT 26

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_macrovision_disable [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_macrovision_disable_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_macrovision_disable_SHIFT 25

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_hdcp_disable [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hdcp_disable_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hdcp_disable_SHIFT 24

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_hdmi_passthru_disable [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hdmi_passthru_disable_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hdmi_passthru_disable_SHIFT 23

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_hdmi_rx_disable [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hdmi_rx_disable_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hdmi_rx_disable_SHIFT 22

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_vmxwatermarking_disable [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_vmxwatermarking_disable_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_vmxwatermarking_disable_SHIFT 21

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: reserved0 [20:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_reserved0_MASK       0x001f0000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_reserved0_SHIFT      16

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_memsys_1_disable [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_memsys_1_disable_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_memsys_1_disable_SHIFT 15

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: reserved1 [14:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_reserved1_MASK       0x00007800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_reserved1_SHIFT      11

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_vice0_disable [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_vice0_disable_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_vice0_disable_SHIFT 10

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_en_host_uart [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_host_uart_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_host_uart_SHIFT 9

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_audio_spdif_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_audio_spdif_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_audio_spdif_disable_SHIFT 8

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_en_testport [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_testport_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_testport_SHIFT 7

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_en_cr [06:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_cr_MASK 0x00000060
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_cr_SHIFT 5

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_rave_verify_enable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rave_verify_enable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rave_verify_enable_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_bsp_spares [03:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_bsp_spares_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_bsp_spares_SHIFT 0

/***************************************************************************
 *OTP_OPTION_STATUS_1 - OTP option status register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_9 [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_9_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_9_SHIFT 31
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_8 [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_8_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_8_SHIFT 30
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_8_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_7 [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_7_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_7_SHIFT 29
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_6 [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_6_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_6_SHIFT 28
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_6_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_5 [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_5_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_5_SHIFT 27
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_5_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_4 [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_4_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_4_SHIFT 26
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_3 [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_3_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_3_SHIFT 25
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_2 [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_2_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_2_SHIFT 24
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_2_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_1 [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_1_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_1_SHIFT 23
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_1_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_0 [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_0_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_0_SHIFT 22
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_0_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_cpus_to_use [21:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_cpus_to_use_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_cpus_to_use_SHIFT 20

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_dtu_disable [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_dtu_disable_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_dtu_disable_SHIFT 19

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_aon_reset_outb_level_mode [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_aon_reset_outb_level_mode_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_aon_reset_outb_level_mode_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_cpu_dvfs_disable [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_cpu_dvfs_disable_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_cpu_dvfs_disable_SHIFT 17

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_xpt_restrict_tuners_enable [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_xpt_restrict_tuners_enable_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_xpt_restrict_tuners_enable_SHIFT 16

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_xpt_number_of_tuners [15:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_xpt_number_of_tuners_MASK 0x0000fc00
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_xpt_number_of_tuners_SHIFT 10

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_ddr_phy_dpfe [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_ddr_phy_dpfe_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_ddr_phy_dpfe_SHIFT 9

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_hdcp22_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_hdcp22_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_hdcp22_disable_SHIFT 8

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_rmx_disable [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_rmx_disable_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_rmx_disable_SHIFT 7

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_mtsif_rx1_disable [06:06] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_mtsif_rx1_disable_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_mtsif_rx1_disable_SHIFT 6

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_mtsif_rx0_disable [05:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_mtsif_rx0_disable_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_mtsif_rx0_disable_SHIFT 5

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_pod2chip_disable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_pod2chip_disable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_pod2chip_disable_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_ibp_disable [03:03] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_ibp_disable_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_ibp_disable_SHIFT 3

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_ib2_disable [02:02] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_ib2_disable_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_ib2_disable_SHIFT 2

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_ib1_disable [01:01] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_ib1_disable_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_ib1_disable_SHIFT 1

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_ib0_disable [00:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_ib0_disable_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_ib0_disable_SHIFT 0

/***************************************************************************
 *SEMAPHORE_0 - Semaphore channel 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_0 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_0 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_1 - Semaphore channel 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_1 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_1 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_2 - Semaphore channel 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_2 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_2 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_3 - Semaphore channel 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_3 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_3 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_4 - Semaphore channel 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_4 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_4 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_5 - Semaphore channel 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_5 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_5 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_6 - Semaphore channel 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_6 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_6 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_7 - Semaphore channel 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_7 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_7 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_8 - Semaphore channel 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_8 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_8 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_9 - Semaphore channel 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_9 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_9 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_10 - Semaphore channel 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_10 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_10 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_SHIFT        0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *SEMAPHORE_11 - Semaphore channel 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_11 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_11 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_SHIFT        0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *SEMAPHORE_12 - Semaphore channel 12
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_12 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_12 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_SHIFT        0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *SEMAPHORE_13 - Semaphore channel 13
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_13 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_13 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_SHIFT        0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *SEMAPHORE_14 - Semaphore channel 14
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_14 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_14 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_SHIFT        0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *SEMAPHORE_15 - Semaphore channel 15
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_15 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_15 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_SHIFT        0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *GEN_WATCHDOG_0 - General watchdog timer 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GEN_WATCHDOG_0 :: watchdog_timeout_value [31:00] */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_DEFAULT 0x00000000

/***************************************************************************
 *GEN_WATCHDOG_1 - General watchdog timer 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GEN_WATCHDOG_1 :: watchdog_timeout_value [31:00] */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_DEFAULT 0x00000000

/***************************************************************************
 *GENERAL_CTRL_0 - General control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_31_MASK     0x80000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_31_SHIFT    31
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_31_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_30_MASK     0x40000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_30_SHIFT    30
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_30_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_29 [29:29] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_29_MASK     0x20000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_29_SHIFT    29
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_29_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_28_MASK     0x10000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_28_SHIFT    28
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_28_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_27_MASK     0x08000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_27_SHIFT    27
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_27_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_26 [26:26] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_26_MASK     0x04000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_26_SHIFT    26
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_26_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_25_MASK     0x02000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_25_SHIFT    25
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_25_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_24 [24:24] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_24_MASK     0x01000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_24_SHIFT    24
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_24_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_23_MASK     0x00800000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_23_SHIFT    23
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_23_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_22_MASK     0x00400000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_22_SHIFT    22
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_22_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_21_MASK     0x00200000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_21_SHIFT    21
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_21_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_20_MASK     0x00100000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_20_SHIFT    20
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_20_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_19 [19:19] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_19_MASK     0x00080000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_19_SHIFT    19
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_19_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_18 [18:18] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_18_MASK     0x00040000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_18_SHIFT    18
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_18_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_17_MASK     0x00020000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_17_SHIFT    17
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_17_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_16_MASK     0x00010000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_16_SHIFT    16
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_16_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_15_MASK     0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_15_SHIFT    15
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_15_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_14_MASK     0x00004000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_14_SHIFT    14
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_14_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_13_MASK     0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_13_SHIFT    13
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_13_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_12_MASK     0x00001000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_12_SHIFT    12
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_12_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_11_MASK     0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_11_SHIFT    11
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_11_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_10_MASK     0x00000400
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_10_SHIFT    10
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_10_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_9_MASK      0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_9_SHIFT     9
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_9_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_8_MASK      0x00000100
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_8_SHIFT     8
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_8_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_7_MASK      0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_7_SHIFT     7
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_7_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_6_MASK      0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_6_SHIFT     6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_6_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_5_MASK      0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_5_SHIFT     5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_5_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: ana_detect_sdio_1_pd [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_ana_detect_sdio_1_pd_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_ana_detect_sdio_1_pd_SHIFT 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_ana_detect_sdio_1_pd_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: ana_detect_sdio_0_pd [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_ana_detect_sdio_0_pd_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_ana_detect_sdio_0_pd_SHIFT 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_ana_detect_sdio_0_pd_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: sdio_1_pad_modehv_override [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_sdio_1_pad_modehv_override_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_sdio_1_pad_modehv_override_SHIFT 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_sdio_1_pad_modehv_override_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: sdio_0_pad_modehv_override [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_sdio_0_pad_modehv_override_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_sdio_0_pad_modehv_override_SHIFT 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_sdio_0_pad_modehv_override_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_0_SHIFT     0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_0_DEFAULT   0x00000000

/***************************************************************************
 *GENERAL_CTRL_1 - General control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_1_SHIFT     1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_1_DEFAULT   0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_0_SHIFT     0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_0_DEFAULT   0x00000000

/***************************************************************************
 *GENERAL_CTRL_2 - General control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_2 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: GENERAL_CTRL_2 :: general_ctrl2_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_1_SHIFT     1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_1_DEFAULT   0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_2 :: general_ctrl2_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_0_SHIFT     0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_0_DEFAULT   0x00000000

/***************************************************************************
 *GENERAL_CTRL_3 - General control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: general_ctrl3_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_1_SHIFT     1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_1_DEFAULT   0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: general_ctrl3_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_0_SHIFT     0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_0_DEFAULT   0x00000000

/***************************************************************************
 *GENERAL_CTRL_4 - General control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: general_ctrl4_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_1_SHIFT     1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_1_DEFAULT   0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: general_ctrl4_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_0_SHIFT     0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_0_DEFAULT   0x00000000

/***************************************************************************
 *GENERAL_CTRL_5 - General control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: general_ctrl5_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_1_SHIFT     1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_1_DEFAULT   0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: general_ctrl5_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_0_SHIFT     0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_0_DEFAULT   0x00000000

/***************************************************************************
 *GENERAL_STATUS_0 - General status register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_reserved0_MASK          0xffffff00
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_reserved0_SHIFT         8

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_7_MASK  0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_7_SHIFT 7

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_6_MASK  0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_6_SHIFT 6

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_5_MASK  0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_5_SHIFT 5

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_4_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_4_SHIFT 4

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_3_MASK  0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_3_SHIFT 3

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: mtsif_1_pad_vddo [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_mtsif_1_pad_vddo_MASK   0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_mtsif_1_pad_vddo_SHIFT  2

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: ebi_pad_config [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_ebi_pad_config_MASK     0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_ebi_pad_config_SHIFT    1

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: hif_strap_invalid [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_hif_strap_invalid_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_hif_strap_invalid_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_1 - General status register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: reserved0 [31:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_reserved0_MASK          0xffffffe0
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_reserved0_SHIFT         5

/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: rgmii_1_pad_vddo [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_rgmii_1_pad_vddo_MASK   0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_rgmii_1_pad_vddo_SHIFT  4

/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: mtsif_0_pad_vddo [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_mtsif_0_pad_vddo_MASK   0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_mtsif_0_pad_vddo_SHIFT  3

/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: rgmii_0_pad_vddo [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_rgmii_0_pad_vddo_MASK   0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_rgmii_0_pad_vddo_SHIFT  2

/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: sdio_1_pad_vddo [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_sdio_1_pad_vddo_MASK    0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_sdio_1_pad_vddo_SHIFT   1

/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: sdio_0_pad_vddo [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_sdio_0_pad_vddo_MASK    0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_sdio_0_pad_vddo_SHIFT   0

/***************************************************************************
 *GENERAL_STATUS_2 - General status register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_reserved0_MASK          0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_reserved0_SHIFT         2

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_1_MASK  0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_0_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_0_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_0 - General control register without scan 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: reserved0 [31:24] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_reserved0_MASK    0xff000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_reserved0_SHIFT   24

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: mtsif_1_pad_amp_en [23:23] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_amp_en_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_amp_en_SHIFT 23
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_amp_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: mtsif_1_pad_sel_gmii [22:22] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_sel_gmii_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_sel_gmii_SHIFT 22
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_sel_gmii_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: mtsif_1_pad_modehv [21:21] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_modehv_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_modehv_SHIFT 21
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_modehv_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: mtsif_1_pad_sel [20:18] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_sel_MASK 0x001c0000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_sel_SHIFT 18
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_1_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: mtsif_0_pad_amp_en [17:17] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_amp_en_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_amp_en_SHIFT 17
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_amp_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: mtsif_0_pad_sel_gmii [16:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_sel_gmii_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_sel_gmii_SHIFT 16
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_sel_gmii_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: mtsif_0_pad_modehv [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_modehv_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_modehv_SHIFT 15
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_modehv_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: mtsif_0_pad_sel [14:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_sel_MASK 0x00007000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_sel_SHIFT 12
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_mtsif_0_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: rgmii_1_pad_amp_en [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_amp_en_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_amp_en_SHIFT 11
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_amp_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: rgmii_1_pad_sel_gmii [10:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_sel_gmii_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_sel_gmii_SHIFT 10
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_sel_gmii_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: rgmii_1_pad_modehv [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_modehv_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_modehv_SHIFT 9
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_modehv_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: rgmii_1_pad_sel [08:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_sel_MASK 0x000001c0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_sel_SHIFT 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: rgmii_0_pad_amp_en [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_amp_en_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_amp_en_SHIFT 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_amp_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: rgmii_0_pad_sel_gmii [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_gmii_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_gmii_SHIFT 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_gmii_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: rgmii_0_pad_modehv [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_modehv_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_modehv_SHIFT 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_modehv_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: rgmii_0_pad_sel [02:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_MASK 0x00000007
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_DRIVE_16MA 7

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_1 - General control register without scan 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_reserved0_MASK    0xf0000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_reserved0_SHIFT   28

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_058 [27:27] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_058_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_058_SHIFT 27
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_058_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_057 [26:26] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_057_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_057_SHIFT 26
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_057_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_056 [25:25] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_056_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_056_SHIFT 25
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_056_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_055 [24:24] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_055_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_055_SHIFT 24
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_055_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_054 [23:23] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_054_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_054_SHIFT 23
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_054_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_053 [22:22] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_053_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_053_SHIFT 22
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_053_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_052 [21:21] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_052_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_052_SHIFT 21
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_052_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_051 [20:20] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_051_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_051_SHIFT 20
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_051_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_050 [19:19] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_050_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_050_SHIFT 19
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_050_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_049 [18:18] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_049_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_049_SHIFT 18
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_049_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_048 [17:17] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_048_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_048_SHIFT 17
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_048_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_047 [16:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_047_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_047_SHIFT 16
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_047_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_046 [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_046_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_046_SHIFT 15
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_046_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_045 [14:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_045_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_045_SHIFT 14
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_045_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_044 [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_044_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_044_SHIFT 13
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_044_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_043 [12:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_043_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_043_SHIFT 12
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_043_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_042 [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_042_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_042_SHIFT 11
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_042_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_041 [10:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_041_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_041_SHIFT 10
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_041_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_040 [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_040_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_040_SHIFT 9
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_040_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_039 [08:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_039_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_039_SHIFT 8
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_039_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_038 [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_038_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_038_SHIFT 7
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_038_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_037 [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_037_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_037_SHIFT 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_037_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_036 [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_036_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_036_SHIFT 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_036_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_035 [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_035_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_035_SHIFT 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_035_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_034 [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_034_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_034_SHIFT 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_034_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_033 [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_033_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_033_SHIFT 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_033_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_032 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_032_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_032_SHIFT 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_032_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pad_mode_gpio_031 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_031_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_031_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pad_mode_gpio_031_DEFAULT 0x00000001

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_2 - General control register without scan 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: sdio_1_pad_slew [31:31] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_sdio_1_pad_slew_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_sdio_1_pad_slew_SHIFT 31
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_sdio_1_pad_slew_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: sdio_0_pad_slew [30:30] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_sdio_0_pad_slew_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_sdio_0_pad_slew_SHIFT 30
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_sdio_0_pad_slew_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: pad_emmc1_cmd_pull_up [29:28] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_pad_emmc1_cmd_pull_up_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_pad_emmc1_cmd_pull_up_SHIFT 28
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_pad_emmc1_cmd_pull_up_DEFAULT 0x00000002

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: emmc_pad_slew [27:27] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_slew_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_slew_SHIFT 27
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_slew_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: emmc_pad_sel [26:24] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_MASK 0x07000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_SHIFT 24
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: bspi_pad_src [23:23] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_src_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_src_SHIFT 23
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_src_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: bspi_pad_sel [22:20] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_MASK 0x00700000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_SHIFT 20
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_4_pad_src [19:19] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_src_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_src_SHIFT 19
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_src_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_4_pad_sel [18:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_MASK 0x00070000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_SHIFT 16
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_3_pad_src [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_src_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_src_SHIFT 15
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_src_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_3_pad_sel [14:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_MASK 0x00007000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_SHIFT 12
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_2_pad_src [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_src_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_src_SHIFT 11
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_src_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_2_pad_sel [10:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_MASK 0x00000700
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_SHIFT 8
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_1_pad_src [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_src_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_src_SHIFT 7
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_src_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_1_pad_sel [06:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_MASK 0x00000070
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_SHIFT 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_0_pad_src [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_src_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_src_SHIFT 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_src_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_0_pad_sel [02:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_MASK 0x00000007
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_16MA 7

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_3 - General control register without scan 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: general_ctrl_no_scan3_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_1_SHIFT 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_1_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: general_ctrl_no_scan3_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_0_DEFAULT 0x00000000

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_4 - General control register without scan 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_4 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_4 :: general_ctrl_no_scan4_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_1_SHIFT 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_1_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_4 :: general_ctrl_no_scan4_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_0_DEFAULT 0x00000000

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_5 - General control register without scan 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_reserved0_MASK    0xffffff00
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_reserved0_SHIFT   8

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: egphy_test_pin_mux_sel [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_egphy_test_pin_mux_sel_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_egphy_test_pin_mux_sel_SHIFT 7
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_egphy_test_pin_mux_sel_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: test_thp_hys_en [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_hys_en_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_hys_en_SHIFT 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_hys_en_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: test_thp_oeb [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_oeb_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_oeb_SHIFT 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_oeb_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: test_thp_do [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_do_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_do_SHIFT 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_do_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: test_drive_src [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_src_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_src_SHIFT 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_src_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: test_drive_sel [02:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_MASK 0x00000007
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_16MA 7

/***************************************************************************
 *GENERAL_STATUS_3 - General status register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_3 :: cpu_system_counter [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_3_cpu_system_counter_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_3_cpu_system_counter_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_4 - General status register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_4 :: cpu_system_counter [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_4_cpu_system_counter_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_4_cpu_system_counter_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_5 - General status register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_5 :: reserved0 [31:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_5_reserved0_MASK          0xfffffff8
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_5_reserved0_SHIFT         3

/* SUN_TOP_CTRL :: GENERAL_STATUS_5 :: AA64nAA32 [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_5_AA64nAA32_MASK          0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_5_AA64nAA32_SHIFT         2

/* SUN_TOP_CTRL :: GENERAL_STATUS_5 :: otp_cpu_aarch32 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_5_otp_cpu_aarch32_MASK    0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_5_otp_cpu_aarch32_SHIFT   1

/* SUN_TOP_CTRL :: GENERAL_STATUS_5 :: otp_cpu_aarch32_src_sel [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_5_otp_cpu_aarch32_src_sel_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_5_otp_cpu_aarch32_src_sel_SHIFT 0

/***************************************************************************
 *PIN_MUX_CTRL_0 - Pinmux control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: ebi_data_07 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_07_MASK          0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_07_SHIFT         28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_07_DEFAULT       0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_07_EBI_DATA_07   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_07_TSPI_S0_MOSI  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: ebi_data_06 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_06_MASK          0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_06_SHIFT         24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_06_DEFAULT       0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_06_EBI_DATA_06   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_06_TSPI_S1_SS0B  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: ebi_data_05 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_05_MASK          0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_05_SHIFT         20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_05_DEFAULT       0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_05_EBI_DATA_05   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_05_TSPI_S1_SCK   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: ebi_data_04 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_04_MASK          0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_04_SHIFT         16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_04_DEFAULT       0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_04_EBI_DATA_04   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_04_ALT_TP_IN_04  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: ebi_data_03 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_03_MASK          0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_03_SHIFT         12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_03_DEFAULT       0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_03_EBI_DATA_03   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_03_ALT_TP_IN_03  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: ebi_data_02 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_02_MASK          0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_02_SHIFT         8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_02_DEFAULT       0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_02_EBI_DATA_02   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_02_ALT_TP_IN_02  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: ebi_data_01 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_01_MASK          0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_01_SHIFT         4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_01_DEFAULT       0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_01_EBI_DATA_01   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_01_ALT_TP_IN_01  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: ebi_data_00 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_00_MASK          0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_00_SHIFT         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_00_DEFAULT       0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_00_EBI_DATA_00   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_ebi_data_00_ALT_TP_IN_00  1

/***************************************************************************
 *PIN_MUX_CTRL_1 - Pinmux control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: gpio_000 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_gpio_000_MASK             0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_gpio_000_SHIFT            28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_gpio_000_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_gpio_000_GPIO_000         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_gpio_000_ENET1_MII_RX_ERR 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_gpio_000_ENET2_MII_RX_ERR 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_gpio_000_SW_LED_DATA      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_gpio_000_ENET0_GPHY_LINK  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_gpio_000_RMX_PAUSE0       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_gpio_000_TP_OUT_12        6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_gpio_000_PM_GPIO_000      7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: emmc1_clk [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_emmc1_clk_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_emmc1_clk_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_emmc1_clk_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_emmc1_clk_EMMC1_CLK       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_emmc1_clk_PM_EMMC1_CLK    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: emmc1_cmd [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_emmc1_cmd_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_emmc1_cmd_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_emmc1_cmd_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_emmc1_cmd_EMMC1_CMD       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_emmc1_cmd_PM_EMMC1_CMD    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: ebi_rdb [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_rdb_MASK              0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_rdb_SHIFT             16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_rdb_DEFAULT           0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_rdb_EBI_RDB           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_rdb_TSPI_S0_SS0B      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: ebi_we1b [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_we1b_MASK             0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_we1b_SHIFT            12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_we1b_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_we1b_EBI_WE1B         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_we1b_TSPI_S1_MOSI     1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: ebi_cs2b [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs2b_MASK             0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs2b_SHIFT            8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs2b_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs2b_EBI_CS2B         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs2b_TSPI_S1_MISO     1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: ebi_cs1b [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs1b_MASK             0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs1b_SHIFT            4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs1b_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs1b_EBI_CS1B         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs1b_TSPI_S0_MISO     1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: ebi_cs0b [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs0b_MASK             0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs0b_SHIFT            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs0b_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs0b_EBI_CS0B         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_cs0b_TSPI_S0_SCK      1

/***************************************************************************
 *PIN_MUX_CTRL_2 - Pinmux control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: gpio_008 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_008_MASK             0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_008_SHIFT            28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_008_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_008_GPIO_008         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_008_ENET1_RGMII_TX_CLK 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_008_UART_CTS_1       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_008_TP_IN_20         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_008_PM_GPIO_008      4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: gpio_007 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_007_MASK             0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_007_SHIFT            24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_007_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_007_GPIO_007         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_007_ENET1_RGMII_RXD_03 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_007_UART_TXD_1       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_007_EXT_IRQB_4       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_007_TP_OUT_19        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_007_PM_GPIO_007      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: gpio_006 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_006_MASK             0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_006_SHIFT            20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_006_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_006_GPIO_006         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_006_ENET1_RGMII_RXD_02 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_006_UART_RXD_1       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_006_EXT_IRQB_3       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_006_TP_IN_18         4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_006_PM_GPIO_006      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: gpio_005 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_005_MASK             0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_005_SHIFT            16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_005_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_005_GPIO_005         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_005_ENET1_RGMII_RXD_01 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_005_UART_RTS_0       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_005_TP_OUT_17        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_005_PM_GPIO_005      4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: gpio_004 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_004_MASK             0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_004_SHIFT            12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_004_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_004_GPIO_004         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_004_ENET1_RGMII_RXD_00 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_004_UART_CTS_0       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_004_TP_OUT_16        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_004_PM_GPIO_004      4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: gpio_003 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_003_MASK             0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_003_SHIFT            8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_003_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_003_GPIO_003         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_003_ENET1_RGMII_RX_EN_CTL 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_003_UART_TXD_0       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_003_VEC_HSYNC_0      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_003_TP_OUT_15        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_003_PM_GPIO_003      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: gpio_002 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_002_MASK             0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_002_SHIFT            4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_002_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_002_GPIO_002         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_002_ENET1_RGMII_RX_CLK 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_002_UART_RXD_0       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_002_IR_IN1           3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_002_ALT_TP_IN_13     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_002_PM_GPIO_002      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: gpio_001 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_001_MASK             0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_001_SHIFT            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_001_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_001_GPIO_001         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_001_ENET1_MII_TX_ERR 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_001_ENET2_MII_TX_ERR 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_001_SW_LED_CLK       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_001_ENET0_GPHY_ACTIVITY 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_001_TP_OUT_13        6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_gpio_001_PM_GPIO_001      7

/***************************************************************************
 *PIN_MUX_CTRL_3 - Pinmux control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_016 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_016_MASK             0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_016_SHIFT            28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_016_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_016_GPIO_016         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_016_ENET1_RGMII_IRQ  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_016_ENET2_RGMII_IRQ  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_016_RMX_CLK0         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_016_ALT_TP_OUT_29    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_016_PM_GPIO_016      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_015 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_015_MASK             0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_015_SHIFT            24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_015_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_015_GPIO_015         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_015_ENET_MDC         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_015_SPI_S_MISO       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_015_SW_SPI_S_MISO    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_015_ALT_TP_OUT_28    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_015_PM_GPIO_015      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_014 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_014_MASK             0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_014_SHIFT            20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_014_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_014_GPIO_014         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_014_ENET_MDIO        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_014_SPI_S_SS0B       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_014_SW_SPI_S_SS0B    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_014_ALT_TP_OUT_27    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_014_PM_GPIO_014      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_013 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_013_MASK             0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_013_SHIFT            16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_013_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_013_GPIO_013         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_013_ENET1_RGMII_TXD_03 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_013_UART_RTS_2       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_013_VEC_VSYNC_0      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_013_TP_OUT_25        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_013_PM_GPIO_013      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_012 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_012_MASK             0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_012_SHIFT            12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_012_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_012_GPIO_012         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_012_ENET1_RGMII_TXD_02 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_012_UART_CTS_2       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_012_TP_OUT_24        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_012_PM_GPIO_012      4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_011 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_011_MASK             0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_011_SHIFT            8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_011_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_011_GPIO_011         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_011_ENET1_RGMII_TXD_01 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_011_UART_TXD_2       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_011_TP_OUT_23        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_011_PM_GPIO_011      4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_010 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_010_MASK             0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_010_SHIFT            4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_010_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_010_GPIO_010         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_010_ENET1_RGMII_TXD_00 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_010_UART_RXD_2       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_010_TP_IN_22         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_010_PM_GPIO_010      4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: gpio_009 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_009_MASK             0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_009_SHIFT            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_009_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_009_GPIO_009         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_009_ENET1_RGMII_TX_EN_CTL 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_009_UART_RTS_1       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_009_TP_OUT_21        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_gpio_009_PM_GPIO_009      4

/***************************************************************************
 *PIN_MUX_CTRL_4 - Pinmux control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_024 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_024_MASK             0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_024_SHIFT            28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_024_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_024_GPIO_024         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_024_MTSIF0_DATA3     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_024_PPKT_DATA2       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_024_EXT_IRQB_1       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_024_CPU_TRACE_DATA5  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_024_PM_GPIO_024      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_023 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_023_MASK             0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_023_SHIFT            24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_023_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_023_GPIO_023         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_023_MTSIF0_DATA2     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_023_PPKT_VALID       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_023_UART_RTS_0       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_023_CPU_TRACE_DATA4  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_023_ALT_TP_IN_09     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_023_PM_GPIO_023      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_022 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_022_MASK             0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_022_SHIFT            20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_022_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_022_GPIO_022         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_022_MTSIF0_DATA1     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_022_PPKT_DATA1       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_022_UART_CTS_0       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_022_CPU_TRACE_DATA2  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_022_ALT_TP_IN_12     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_022_PM_GPIO_022      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_021 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_021_MASK             0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_021_SHIFT            16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_021_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_021_GPIO_021         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_021_MTSIF0_SYNC      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_021_PPKT_SYNC        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_021_UART_TXD_0       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_021_CPU_TRACE_DATA1  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_021_TP_OUT_30        6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_021_PM_GPIO_021      7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_020 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_020_MASK             0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_020_SHIFT            12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_020_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_020_GPIO_020         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_020_MTSIF0_DATA0     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_020_PPKT_DATA0       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_020_UART_RXD_0       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_020_CPU_TRACE_DATA0  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_020_ALT_TP_IN_08     6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_020_PM_GPIO_020      7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_019 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_019_MASK             0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_019_SHIFT            8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_019_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_019_GPIO_019         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_019_MTSIF0_CLK       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_019_PPKT_CLK         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_019_EXT_IRQB_0       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_019_CPU_TRACE_CLK    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_019_TP_OUT_28        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_019_PM_GPIO_019      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_018 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_018_MASK             0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_018_SHIFT            4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_018_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_018_GPIO_018         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_018_ENET1_MII_COL    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_018_ENET2_MII_COL    2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_018_RMX_SYNC0        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_018_ALT_TP_OUT_31    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_018_PM_GPIO_018      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: gpio_017 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_017_MASK             0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_017_SHIFT            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_017_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_017_GPIO_017         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_017_ENET1_MII_CRS    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_017_ENET2_MII_CRS    2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_017_RMX_DATA0        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_017_ALT_TP_OUT_30    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_gpio_017_PM_GPIO_017      5

/***************************************************************************
 *PIN_MUX_CTRL_5 - Pinmux control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_032 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_032_MASK             0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_032_SHIFT            28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_032_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_032_GPIO_032         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_032_CHIP2POD_MCLKO   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_032_SPI_M_SS2B       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_032_TP_IN_09         4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_032_PM_GPIO_032      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_031 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_031_MASK             0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_031_SHIFT            24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_031_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_031_GPIO_031         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_031_POD2CHIP_MCLKI   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_031_PPKT_CLK         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_031_SPI_M_SS1B       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_031_TP_IN_08         4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_031_PM_GPIO_031      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_030 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_030_MASK             0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_030_SHIFT            20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_030_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_030_GPIO_030         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_030_MTSIF_ATS_RST    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_030_UART_TXD_2       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_030_UART_RTS_1       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_030_TP_OUT_26        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_030_PM_GPIO_030      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_029 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_029_MASK             0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_029_SHIFT            16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_029_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_029_GPIO_029         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_029_MTSIF_ATS_INC    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_029_PPKT_DATA7       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_029_UART_RXD_2       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_029_UART_CTS_1       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_029_TP_IN_06         5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_029_PM_GPIO_029      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_028 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_028_MASK             0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_028_SHIFT            12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_028_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_028_GPIO_028         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_028_MTSIF0_DATA7     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_028_PPKT_DATA6       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_028_UART_TXD_1       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_028_CPU_TRACE_DATA9  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_028_TP_OUT_14        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_028_PM_GPIO_028      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_027 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_027_MASK             0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_027_SHIFT            8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_027_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_027_GPIO_027         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_027_MTSIF0_DATA6     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_027_PPKT_DATA5       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_027_UART_RXD_1       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_027_CPU_TRACE_DATA8  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_027_TP_IN_02         5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_027_PM_GPIO_027      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_026 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_026_MASK             0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_026_SHIFT            4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_026_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_026_GPIO_026         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_026_MTSIF0_DATA5     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_026_PPKT_DATA4       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_026_UART_RTS_1       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_026_CPU_TRACE_DATA7  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_026_ALT_TP_IN_11     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_026_PM_GPIO_026      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: gpio_025 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_025_MASK             0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_025_SHIFT            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_025_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_025_GPIO_025         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_025_MTSIF0_DATA4     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_025_PPKT_DATA3       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_025_UART_CTS_1       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_025_CPU_TRACE_DATA6  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_025_TP_IN_07         5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_gpio_025_PM_GPIO_025      6

/***************************************************************************
 *PIN_MUX_CTRL_6 - Pinmux control register 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_040 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_040_MASK             0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_040_SHIFT            28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_040_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_040_GPIO_040         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_040_POD2CHIP_MDI1    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_040_PPKT_DATA1       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_040_I2S0_OUT_LR_IN   3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_040_UART_RXD_1       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_040_TP_IN_19         5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_040_PM_GPIO_040      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_039 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_039_MASK             0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_039_SHIFT            24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_039_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_039_GPIO_039         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_039_POD2CHIP_MDI0    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_039_PPKT_DATA0       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_039_I2S0_OUT_CLK_OUT 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_039_UART_TXD_0       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_039_TP_OUT_18        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_039_PM_GPIO_039      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_038 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_038_MASK             0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_038_SHIFT            20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_038_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_038_GPIO_038         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_038_POD2CHIP_MIVAL   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_038_PPKT_VALID       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_038_I2S0_OUT_LR_OUT  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_038_UART_RXD_0       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_038_TP_IN_17         5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_038_PM_GPIO_038      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_037 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_037_MASK             0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_037_SHIFT            16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_037_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_037_GPIO_037         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_037_POD2CHIP_MISTRT  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_037_PPKT_SYNC        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_037_I2S0_OUT_DATA    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_037_SPI_M_SS3B       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_037_TP_IN_15         5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_037_PM_GPIO_037      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_036 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_036_MASK             0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_036_SHIFT            12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_036_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_036_GPIO_036         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_036_CHIP2POD_SCTL_0  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_036_EBI_ADDR_02      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_036_SPI_M_SS0B       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_036_TP_IN_14         4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_036_PM_GPIO_036      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_035 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_035_MASK             0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_035_SHIFT            8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_035_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_035_GPIO_035         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_035_CHIP2POD_SDO_0   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_035_EBI_ADDR_00      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_035_SPI_M_MOSI       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_035_TP_IN_13         4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_035_PM_GPIO_035      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_034 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_034_MASK             0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_034_SHIFT            4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_034_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_034_GPIO_034         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_034_POD2CHIP_SDI_0   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_034_VEC_VSYNC_0      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_034_SPI_M_MISO       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_034_ALT_TP_OUT_26    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_034_PM_GPIO_034      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: gpio_033 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_033_MASK             0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_033_SHIFT            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_033_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_033_GPIO_033         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_033_CHIP2POD_SCLK_0  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_033_EBI_ADDR_01      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_033_SPI_M_SCK        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_033_TP_OUT_29        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_gpio_033_PM_GPIO_033      5

/***************************************************************************
 *PIN_MUX_CTRL_7 - Pinmux control register 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_048 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_048_MASK             0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_048_SHIFT            28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_048_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_048_GPIO_048         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_048_CHIP2POD_MOVAL   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_048_SC0_IO           3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_048_MOCA_SIDE_BAND_PRIO_0 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_048_TP_IN_26         5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_048_PM_GPIO_048      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_047 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_047_MASK             0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_047_SHIFT            24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_047_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_047_GPIO_047         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_047_POD2CHIP_MICLK   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_047_PPKT_CLK         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_047_EBI_ADDR_13      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_047_POD2CHIP_MCLKI   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_047_TP_IN_25         5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_047_PM_GPIO_047      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_046 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_046_MASK             0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_046_SHIFT            20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_046_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_046_GPIO_046         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_046_POD2CHIP_MDI7    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_046_PPKT_DATA7       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_046_I2S1_OUT_CLK_OUT 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_046_TP_IN_24         4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_046_PM_GPIO_046      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_045 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_045_MASK             0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_045_SHIFT            16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_045_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_045_GPIO_045         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_045_POD2CHIP_MDI6    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_045_PPKT_DATA6       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_045_I2S1_OUT_LR_OUT  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_045_TP_IN_23         4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_045_PM_GPIO_045      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_044 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_044_MASK             0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_044_SHIFT            12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_044_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_044_GPIO_044         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_044_POD2CHIP_MDI5    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_044_PPKT_DATA5       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_044_I2S1_OUT_DATA    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_044_ALT_TP_OUT_25    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_044_PM_GPIO_044      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_043 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_043_MASK             0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_043_SHIFT            8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_043_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_043_GPIO_043         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_043_POD2CHIP_MDI4    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_043_PPKT_DATA4       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_043_I2S1_OUT_CLK_IN  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_043_UART_TXD_2       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_043_TP_OUT_22        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_043_PM_GPIO_043      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_042 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_042_MASK             0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_042_SHIFT            4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_042_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_042_GPIO_042         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_042_POD2CHIP_MDI3    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_042_PPKT_DATA3       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_042_I2S1_OUT_LR_IN   3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_042_UART_RXD_2       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_042_TP_IN_21         5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_042_PM_GPIO_042      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: gpio_041 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_041_MASK             0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_041_SHIFT            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_041_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_041_GPIO_041         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_041_POD2CHIP_MDI2    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_041_PPKT_DATA2       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_041_I2S0_OUT_CLK_IN  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_041_UART_TXD_1       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_041_TP_OUT_20        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_gpio_041_PM_GPIO_041      6

/***************************************************************************
 *PIN_MUX_CTRL_8 - Pinmux control register 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_056 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_056_MASK             0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_056_SHIFT            28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_056_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_056_GPIO_056         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_056_CHIP2POD_MDO6    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_056_EXT_SC_CLK       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_056_MOCA_FAILOVER_ON 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_056_I2S1_OUT_DATA    5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_056_ALT_TP_IN_17     6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_056_PM_GPIO_056      7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_055 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_055_MASK             0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_055_SHIFT            24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_055_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_055_GPIO_055         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_055_CHIP2POD_MDO5    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_055_SC0_VPP          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_055_MOCA_SIDE_BAND_PRIO_7 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_055_I2S1_OUT_CLK_IN  5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_055_ALT_TP_IN_16     6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_055_PM_GPIO_055      7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_054 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_054_MASK             0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_054_SHIFT            20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_054_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_054_GPIO_054         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_054_CHIP2POD_MDO4    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_054_SC0_AUX2         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_054_MOCA_SIDE_BAND_PRIO_6 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_054_I2S1_OUT_LR_IN   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_054_ALT_TP_IN_14     6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_054_PM_GPIO_054      7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_053 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_053_MASK             0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_053_SHIFT            16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_053_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_053_GPIO_053         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_053_CHIP2POD_MDO3    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_053_SC0_AUX1         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_053_MOCA_SIDE_BAND_PRIO_5 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_053_PWM_3            5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_053_TP_IN_31         6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_053_PM_GPIO_053      7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_052 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_052_MASK             0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_052_SHIFT            12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_052_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_052_GPIO_052         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_052_CHIP2POD_MDO2    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_052_SC0_VCC          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_052_MOCA_SIDE_BAND_PRIO_4 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_052_PWM_2            5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_052_TP_IN_30         6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_052_PM_GPIO_052      7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_051 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_051_MASK             0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_051_SHIFT            8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_051_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_051_GPIO_051         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_051_CHIP2POD_MDO1    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_051_SC0_PRES         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_051_MOCA_SIDE_BAND_PRIO_3 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_051_PWM_1            5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_051_TP_IN_29         6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_051_PM_GPIO_051      7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_050 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_050_MASK             0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_050_SHIFT            4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_050_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_050_GPIO_050         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_050_CHIP2POD_MDO0    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_050_SC0_RST          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_050_MOCA_SIDE_BAND_PRIO_2 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_050_PWM_0            5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_050_TP_IN_28         6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_050_PM_GPIO_050      7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: gpio_049 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_049_MASK             0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_049_SHIFT            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_049_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_049_GPIO_049         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_049_CHIP2POD_MOSTRT  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_049_SC0_CLK          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_049_MOCA_SIDE_BAND_PRIO_1 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_049_TP_IN_27         5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_gpio_049_PM_GPIO_049      6

/***************************************************************************
 *PIN_MUX_CTRL_9 - Pinmux control register 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_064 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_064_MASK             0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_064_SHIFT            28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_064_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_064_GPIO_064         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_064_ENET2_RGMII_RXD_03 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_064_SC1_AUX1         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_064_EXT_IRQB_1       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_064_EBI_ADDR_08      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_064_ALT_TP_IN_25     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_064_PM_GPIO_064      6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_063 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_063_MASK             0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_063_SHIFT            24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_063_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_063_GPIO_063         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_063_ENET2_RGMII_RXD_02 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_063_SC1_VCC          2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_063_EBI_ADDR_07      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_063_ALT_TP_IN_24     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_063_PM_GPIO_063      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_062 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_062_MASK             0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_062_SHIFT            20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_062_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_062_GPIO_062         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_062_ENET2_RGMII_RXD_01 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_062_SC1_PRES         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_062_EBI_ADDR_06      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_062_ALT_TP_IN_23     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_062_PM_GPIO_062      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_061 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_061_MASK             0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_061_SHIFT            16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_061_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_061_GPIO_061         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_061_ENET2_RGMII_RXD_00 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_061_SC1_RST          2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_061_EBI_ADDR_05      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_061_ALT_TP_IN_15     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_061_PM_GPIO_061      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_060 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_060_MASK             0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_060_SHIFT            12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_060_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_060_GPIO_060         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_060_ENET2_RGMII_RX_EN_CTL 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_060_SC1_CLK          2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_060_EBI_ADDR_04      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_060_ALT_TP_IN_21     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_060_PM_GPIO_060      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_059 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_059_MASK             0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_059_SHIFT            8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_059_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_059_GPIO_059         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_059_ENET2_RGMII_RX_CLK 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_059_SC1_IO           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_059_EBI_ADDR_03      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_059_ALT_TP_IN_20     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_059_PM_GPIO_059      5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_058 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_058_MASK             0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_058_SHIFT            4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_058_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_058_GPIO_058         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_058_CHIP2POD_MOCLK   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_058_EBI_ADDR_12      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_058_CHIP2POD_MCLKO   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_058_I2S1_OUT_CLK_OUT 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_058_ALT_TP_IN_19     6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_058_PM_GPIO_058      7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: gpio_057 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_057_MASK             0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_057_SHIFT            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_057_DEFAULT          0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_057_GPIO_057         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_057_CHIP2POD_MDO7    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_057_SC_CLK_OUT       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_057_I2S1_OUT_LR_OUT  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_057_ALT_TP_IN_18     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_gpio_057_PM_GPIO_057      6

/***************************************************************************
 *PIN_MUX_CTRL_10 - Pinmux control register 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_072 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_072_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_072_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_072_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_072_GPIO_072        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_072_PKT_DATA0       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_072_PWM_0           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_072_UART_RXD_2      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_072_ENET0_GPHY_LINK 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_072_SW_LED_CLK      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_072_ALT_TP_IN_31    7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_072_PM_GPIO_072     8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_071 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_071_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_071_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_071_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_071_GPIO_071        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_071_PKT_CLK0        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_071_IR_IN1          2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_071_SW_LED_CLK      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_071_ALT_TP_IN_30    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_071_PM_GPIO_071     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_070 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_070_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_070_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_070_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_070_GPIO_070        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_070_ENET2_RGMII_TXD_03 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_070_EXT_IRQB_0      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_070_UART_RXD_0      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_070_EBI_ADDR_10     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_070_ALT_TP_IN_29    5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_070_PM_GPIO_070     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_069 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_069_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_069_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_069_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_069_GPIO_069        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_069_ENET2_RGMII_TXD_02 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_069_AUD_FS_CLK1     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_069_UART_TXD_0      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_069_EBI_WAITB       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_069_TP_OUT_27       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_069_PM_GPIO_069     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_068 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_068_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_068_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_068_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_068_GPIO_068        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_068_ENET2_RGMII_TXD_01 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_068_SC_CLK_OUT      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_068_UART_RXD_1      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_068_EBI_ADDR_14     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_068_ALT_TP_IN_28    5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_068_PM_GPIO_068     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_067 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_067_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_067_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_067_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_067_GPIO_067        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_067_ENET2_RGMII_TXD_00 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_067_EXT_SC_CLK      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_067_UART_RTS_1      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_067_EBI_ADDR_11     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_067_ALT_TP_IN_26    5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_067_PM_GPIO_067     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_066 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_066_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_066_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_066_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_066_GPIO_066        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_066_ENET2_RGMII_TX_EN_CTL 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_066_SC1_VPP         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_066_UART_TXD_1      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_066_EBI_CS3B        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_066_ALT_TP_OUT_06   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_066_PM_GPIO_066     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: gpio_065 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_065_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_065_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_065_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_065_GPIO_065        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_065_ENET2_RGMII_TX_CLK 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_065_SC1_AUX2        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_065_UART_CTS_1      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_065_EBI_ADDR_09     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_065_TP_OUT_31       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_gpio_065_PM_GPIO_065     6

/***************************************************************************
 *PIN_MUX_CTRL_11 - Pinmux control register 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_080 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_080_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_080_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_080_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_080_GPIO_080        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_080_SD_CARD0_DAT0   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_080_EMMC0_DAT0      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_080_EXT_IRQB_5      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_080_IR_IN1          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_080_TP_IN_11        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_080_PM_GPIO_080     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_079 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_079_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_079_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_079_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_079_GPIO_079        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_079_SD_CARD0_CLK    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_079_EMMC0_CLK       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_079_PWM_3           3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_079_TP_IN_10        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_079_PM_GPIO_079     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_078 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_078_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_078_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_078_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_078_GPIO_078        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_078_SD_CARD0_PWR0   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_078_EMMC0_DAT7      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_078_PWM_2           3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_078_ALT_TP_OUT_12   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_078_PM_GPIO_078     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_077 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_077_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_077_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_077_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_077_GPIO_077        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_077_SD_CARD0_WPROT  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_077_EMMC0_DAT6      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_077_PWM_1           3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_077_ALT_TP_OUT_14   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_077_PM_GPIO_077     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_076 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_076_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_076_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_076_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_076_GPIO_076        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_076_SD_CARD0_CMD    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_076_EMMC0_CMD       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_076_PWM_0           3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_076_ALT_TP_OUT_13   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_076_PM_GPIO_076     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_075 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_075_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_075_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_075_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_075_GPIO_075        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_075_PKT_VALID0      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_075_PWM_3           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_075_SPI_S_MISO      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_075_SW_SPI_S_MISO   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_075_ALT_TP_OUT_10   6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_075_PM_GPIO_075     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_074 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_074_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_074_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_074_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_074_GPIO_074        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_074_PKT_ERROR0      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_074_PWM_2           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_074_SW_LED_DATA     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_074_SPI_S_SS0B      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_074_SW_SPI_S_SS0B   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_074_ALT_TP_OUT_07   6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_074_PM_GPIO_074     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_073 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_073_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_073_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_073_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_073_GPIO_073        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_073_PKT_SYNC0       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_073_PWM_1           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_073_UART_TXD_2      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_073_ENET0_GPHY_ACTIVITY 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_073_SW_LED_DATA     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_073_ALT_TP_OUT_09   7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_073_PM_GPIO_073     8

/***************************************************************************
 *PIN_MUX_CTRL_12 - Pinmux control register 12
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_088 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_088_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_088_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_088_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_088_GPIO_088        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_088_MTSIF1_DATA0    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_088_PKT_DATA1       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_088_SC1_CLK         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_088_PWM_0           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_088_ALT_TP_OUT_16   6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_088_PM_GPIO_088     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_087 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_087_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_087_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_087_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_087_GPIO_087        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_087_MTSIF1_CLK      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_087_PKT_CLK1        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_087_SC1_IO          3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_087_IR_IN1          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_087_ALT_TP_OUT_11   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_087_PM_GPIO_087     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_086 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_086_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_086_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_086_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_086_GPIO_086        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_086_SD_CARD0_VOLT   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_086_AUD_FS_CLK0     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_086_TP_OUT_10       3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_085 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_085_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_085_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_085_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_085_GPIO_085        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_085_SD_CARD0_LED    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_085_EMMC0_DAT5      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_085_EXT_IRQB_4      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_085_TP_IN_04        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_085_PM_GPIO_085     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_084 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_084_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_084_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_084_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_084_GPIO_084        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_084_SD_CARD0_PRES   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_084_EMMC0_DAT4      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_084_EXT_IRQB_3      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_084_UART_CTS_1      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_084_TP_IN_03        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_084_PM_GPIO_084     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_083 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_083_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_083_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_083_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_083_GPIO_083        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_083_SD_CARD0_DAT3   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_083_EMMC0_DAT3      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_083_EXT_IRQB_2      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_083_UART_RTS_1      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_083_ALT_TP_OUT_15   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_083_PM_GPIO_083     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_082 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_082_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_082_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_082_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_082_GPIO_082        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_082_SD_CARD0_DAT2   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_082_EMMC0_DAT2      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_082_EXT_IRQB_1      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_082_UART_TXD_1      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_082_TP_OUT_00       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_082_PM_GPIO_082     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_081 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_081_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_081_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_081_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_081_GPIO_081        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_081_SD_CARD0_DAT1   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_081_EMMC0_DAT1      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_081_EXT_IRQB_0      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_081_UART_RXD_1      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_081_TP_IN_00        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_081_PM_GPIO_081     6

/***************************************************************************
 *PIN_MUX_CTRL_13 - Pinmux control register 13
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_096 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_096_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_096_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_096_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_096_GPIO_096        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_096_MTSIF1_DATA7    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_096_TTX0_DATA       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_096_SC_CLK_OUT      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_096_CPU_TRACE_DATA15 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_096_TP_OUT_03       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_096_PM_GPIO_096     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_095 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_095_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_095_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_095_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_095_GPIO_095        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_095_MTSIF1_DATA6    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_095_TTX0_REQ        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_095_EXT_SC_CLK      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_095_UART_RXD_0      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_095_CPU_TRACE_DATA14 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_095_TP_IN_05        6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_095_PM_GPIO_095     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_094 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_094_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_094_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_094_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_094_GPIO_094        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_094_MTSIF1_DATA5    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_094_SC0_VPP         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_094_SC1_VPP         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_094_UART_TXD_0      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_094_CPU_TRACE_DATA13 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_094_ALT_TP_OUT_17   6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_094_PM_GPIO_094     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_093 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_093_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_093_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_093_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_093_GPIO_093        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_093_MTSIF1_DATA4    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_093_SC0_AUX2        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_093_SC1_AUX2        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_093_UART_TXD_2      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_093_CPU_TRACE_DATA12 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_093_TP_OUT_11       6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_093_PM_GPIO_093     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_092 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_092_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_092_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_092_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_092_GPIO_092        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_092_MTSIF1_DATA3    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_092_SC0_AUX1        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_092_SC1_AUX1        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_092_UART_RXD_2      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_092_CPU_TRACE_DATA11 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_092_TP_IN_12        6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_092_PM_GPIO_092     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_091 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_091_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_091_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_091_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_091_GPIO_091        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_091_MTSIF1_DATA2    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_091_PKT_VALID1      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_091_SC1_VCC         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_091_PWM_3           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_091_UART_RTS_1      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_091_CPU_TRACE_DATA10 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_091_ALT_TP_OUT_08   7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_091_PM_GPIO_091     8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_090 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_090_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_090_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_090_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_090_GPIO_090        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_090_MTSIF1_DATA1    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_090_PKT_ERROR1      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_090_SC1_PRES        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_090_PWM_2           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_090_UART_CTS_1      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_090_CPU_TRACE_DATA3 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_090_ALT_TP_IN_27    7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_090_PM_GPIO_090     8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_089 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_089_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_089_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_089_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_089_GPIO_089        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_089_MTSIF1_SYNC     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_089_PKT_SYNC1       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_089_SC1_RST         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_089_PWM_1           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_089_TP_IN_16        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_089_PM_GPIO_089     6

/***************************************************************************
 *PIN_MUX_CTRL_14 - Pinmux control register 14
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_104 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_104_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_104_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_104_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_104_GPIO_104        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_104_SD_CARD1_CLK    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_104_VO0_656_7       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_104_RMX_CLK0        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_104_LED_LD_15       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_104_EBI_ADDR_10     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_104_MOCA_SIDE_BAND_PRIO_7 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_104_TP_OUT_09       7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_104_PM_GPIO_104     8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_103 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_103_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_103_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_103_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_103_GPIO_103        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_103_SD_CARD1_WPROT  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_103_VO0_656_6       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_103_PKT_SYNC2       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_103_LED_LD_14       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_103_EBI_ADDR_09     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_103_MOCA_SIDE_BAND_PRIO_6 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_103_TP_OUT_08       7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_103_PM_GPIO_103     8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_102 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_102_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_102_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_102_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_102_GPIO_102        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_102_SD_CARD1_PRES   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_102_VO0_656_5       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_102_PKT_VALID2      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_102_LED_LD_13       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_102_EBI_ADDR_08     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_102_MOCA_SIDE_BAND_PRIO_5 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_102_TP_OUT_07       7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_102_PM_GPIO_102     8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_101 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_101_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_101_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_101_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_101_GPIO_101        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_101_SD_CARD1_DAT0   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_101_VO0_656_4       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_101_RMX_SYNC0       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_101_LED_LD_12       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_101_EBI_ADDR_07     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_101_MOCA_SIDE_BAND_PRIO_4 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_101_TP_OUT_06       7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_101_PM_GPIO_101     8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_100 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_100_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_100_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_100_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_100_GPIO_100        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_100_SD_CARD1_VOLT   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_100_VO0_656_3       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_100_PKT_ERROR2      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_100_LED_LD_11       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_100_EBI_ADDR_06     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_100_MOCA_SIDE_BAND_PRIO_3 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_100_PWM_3           7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_100_TP_OUT_05       8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_100_PM_GPIO_100     9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_099 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_099_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_099_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_099_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_099_GPIO_099        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_099_SD_CARD1_PWR0   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_099_VO0_656_2       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_099_PKT_DATA2       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_099_LED_LD_10       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_099_EBI_ADDR_05     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_099_MOCA_SIDE_BAND_PRIO_2 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_099_PWM_2           7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_099_TP_OUT_04       8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_099_PM_GPIO_099     9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_098 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_098_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_098_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_098_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_098_GPIO_098        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_098_SD_CARD1_LED    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_098_VO0_656_1       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_098_PKT_CLK2        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_098_LED_LD_9        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_098_EBI_ADDR_04     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_098_MOCA_SIDE_BAND_PRIO_1 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_098_PWM_1           7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_098_ALT_TP_OUT_18   8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_098_PM_GPIO_098     9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_097 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_097_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_097_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_097_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_097_GPIO_097        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_097_SD_CARD1_CMD    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_097_VO0_656_0       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_097_RMX_PAUSE0      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_097_LED_LD_8        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_097_EBI_ADDR_03     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_097_MOCA_SIDE_BAND_PRIO_0 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_097_PWM_0           7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_097_TP_OUT_02       8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_097_PM_GPIO_097     9

/***************************************************************************
 *PIN_MUX_CTRL_15 - Pinmux control register 15
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: sgpio_03 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_03_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_03_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_03_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_03_SGPIO_03        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_03_BSC_M4_SDA      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: sgpio_02 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_02_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_02_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_02_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_02_SGPIO_02        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_02_BSC_M4_SCL      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: sgpio_01 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_01_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_01_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_01_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_01_SGPIO_01        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_01_BSC_M3_SDA      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: sgpio_00 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_00_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_00_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_00_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_00_SGPIO_00        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_sgpio_00_BSC_M3_SCL      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: gpio_108 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_108_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_108_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_108_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_108_GPIO_108        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_108_IR_INT          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_108_ENET2_RGMII_IRQ 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_108_ALT_TP_OUT_00   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_108_PM_GPIO_108     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: gpio_107 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_107_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_107_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_107_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_107_GPIO_107        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_107_SD_CARD1_DAT3   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_107_TTX0_DATA       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_107_EBI_ADDR_14     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_107_ALT_TP_OUT_03   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_107_PM_GPIO_107     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: gpio_106 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_106_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_106_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_106_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_106_GPIO_106        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_106_SD_CARD1_DAT2   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_106_TTX0_REQ        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_106_ENET2_RGMII_IRQ 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_106_EBI_WAITB       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_106_ALT_TP_OUT_02   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_106_PM_GPIO_106     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: gpio_105 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_105_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_105_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_105_DEFAULT         0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_105_GPIO_105        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_105_SD_CARD1_DAT1   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_105_VO0_656_CLK     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_105_RMX_DATA0       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_105_VEC_VSYNC_0     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_105_EBI_ADDR_11     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_105_MOCA_FAILOVER_ON 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_105_ALT_TP_OUT_01   7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_105_PM_GPIO_105     8

/***************************************************************************
 *PIN_MUX_CTRL_16 - Pinmux control register 16
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_reserved0_MASK           0xffff0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_reserved0_SHIFT          16

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: byp_clk_1 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_byp_clk_1_MASK           0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_byp_clk_1_SHIFT          12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_byp_clk_1_DEFAULT        0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_byp_clk_1_BYP_CLK_1      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_byp_clk_1_BYP_CLK_OUT_1  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: byp_clk_0 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_byp_clk_0_MASK           0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_byp_clk_0_SHIFT          8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_byp_clk_0_DEFAULT        0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_byp_clk_0_BYP_CLK_0      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_byp_clk_0_BYP_CLK_OUT_0  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: bsc_s_sda [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_bsc_s_sda_MASK           0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_bsc_s_sda_SHIFT          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_bsc_s_sda_DEFAULT        0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_bsc_s_sda_BSC_S_SDA      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_bsc_s_sda_SW_SPI_S_MOSI  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: bsc_s_scl [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_bsc_s_scl_MASK           0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_bsc_s_scl_SHIFT          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_bsc_s_scl_DEFAULT        0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_bsc_s_scl_BSC_S_SCL      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_bsc_s_scl_SW_SPI_S_SCK   1

/***************************************************************************
 *PIN_MUX_PAD_CTRL_0 - Pad pull-up/pull-down control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: spare_pad_ctrl_0 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: ebi_data_00_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_ebi_data_00_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_ebi_data_00_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_ebi_data_00_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_ebi_data_00_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_ebi_data_00_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_ebi_data_00_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: reserved0 [27:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_reserved0_MASK        0x0fff0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_reserved0_SHIFT       16

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: pcie1_clk_reqb_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie1_clk_reqb_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie1_clk_reqb_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie1_clk_reqb_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie1_clk_reqb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie1_clk_reqb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie1_clk_reqb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: pcie1_rstb_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie1_rstb_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie1_rstb_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie1_rstb_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie1_rstb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie1_rstb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie1_rstb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: pcie0_clk_reqb_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie0_clk_reqb_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie0_clk_reqb_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie0_clk_reqb_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie0_clk_reqb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie0_clk_reqb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie0_clk_reqb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: pcie0_rstb_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie0_rstb_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie0_rstb_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie0_rstb_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie0_rstb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie0_rstb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_pcie0_rstb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: reserved1 [07:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_reserved1_MASK        0x000000ff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_reserved1_SHIFT       0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_1 - Pad pull-up/pull-down control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: spare_pad_ctrl_1 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_tsb_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_tsb_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_tsb_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_tsb_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_tsb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_tsb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_tsb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_rdb_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_rdb_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_rdb_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_rdb_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_rdb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_rdb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_rdb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_we1b_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_we1b_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_we1b_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_we1b_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_we1b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_we1b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_we1b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_we0b_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_we0b_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_we0b_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_we0b_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_we0b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_we0b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_we0b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_rwb_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_rwb_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_rwb_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_rwb_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_rwb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_rwb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_rwb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_cs2b_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs2b_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs2b_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs2b_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs2b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs2b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs2b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_cs1b_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs1b_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs1b_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs1b_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs1b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs1b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs1b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_cs0b_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs0b_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs0b_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs0b_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs0b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs0b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_cs0b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_data_07_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_07_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_07_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_07_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_07_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_07_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_07_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_data_06_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_06_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_06_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_06_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_06_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_06_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_06_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_data_05_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_05_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_05_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_05_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_05_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_05_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_05_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_data_04_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_04_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_04_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_04_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_04_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_04_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_04_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_data_03_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_03_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_03_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_03_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_03_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_03_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_03_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_data_02_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_02_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_02_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_02_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_02_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_02_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_02_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: ebi_data_01_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_01_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_01_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_01_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_01_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_01_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_ebi_data_01_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_2 - Pad pull-up/pull-down control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: spare_pad_ctrl_2 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: gpio_000_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_gpio_000_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_gpio_000_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_gpio_000_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_gpio_000_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_gpio_000_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_gpio_000_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: reserved0 [27:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_reserved0_MASK        0x0ff00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_reserved0_SHIFT       20

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: emmc1_clk_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_emmc1_clk_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_emmc1_clk_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_emmc1_clk_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_emmc1_clk_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_emmc1_clk_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_emmc1_clk_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: emmc1_cmd_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_emmc1_cmd_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_emmc1_cmd_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_emmc1_cmd_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_emmc1_cmd_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_emmc1_cmd_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_emmc1_cmd_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: sf_wpb_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_wpb_pad_ctrl_MASK  0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_wpb_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_wpb_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_wpb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_wpb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_wpb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: sf_holdb_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_holdb_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_holdb_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_holdb_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_holdb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_holdb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_holdb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: sf_mosi_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_mosi_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_mosi_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_mosi_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_mosi_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_mosi_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_mosi_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: sf_miso_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_miso_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_miso_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_miso_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_miso_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_miso_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_miso_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: sf_sck_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_sck_pad_ctrl_MASK  0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_sck_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_sck_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_sck_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_sck_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_sf_sck_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: ebi_nand_wpb_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_nand_wpb_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_nand_wpb_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_nand_wpb_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_nand_wpb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_nand_wpb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_nand_wpb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: ebi_nand_rbb_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_nand_rbb_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_nand_rbb_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_nand_rbb_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_nand_rbb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_nand_rbb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_nand_rbb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: ebi_dsb_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_dsb_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_dsb_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_dsb_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_dsb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_dsb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_ebi_dsb_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_3 - Pad pull-up/pull-down control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: spare_pad_ctrl_3 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_015_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_015_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_015_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_015_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_015_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_015_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_015_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_014_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_014_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_014_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_014_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_014_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_014_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_014_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_013_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_013_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_013_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_013_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_013_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_013_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_013_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_012_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_012_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_012_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_012_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_012_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_012_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_012_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_011_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_011_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_011_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_011_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_011_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_011_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_011_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_010_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_010_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_010_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_010_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_010_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_010_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_010_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_009_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_009_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_009_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_009_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_009_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_009_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_009_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_008_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_008_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_008_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_008_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_008_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_008_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_008_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_007_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_007_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_007_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_007_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_007_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_007_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_007_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_006_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_006_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_006_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_006_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_006_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_006_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_006_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_005_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_005_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_005_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_005_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_005_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_005_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_005_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_004_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_004_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_004_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_004_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_004_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_004_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_004_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_003_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_003_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_003_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_003_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_003_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_003_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_003_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_002_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_002_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_002_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_002_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_002_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_002_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_002_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: gpio_001_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_001_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_001_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_001_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_001_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_001_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_gpio_001_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_4 - Pad pull-up/pull-down control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: spare_pad_ctrl_4 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_030_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_030_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_030_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_030_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_030_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_030_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_030_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_029_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_029_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_029_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_029_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_029_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_029_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_029_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_028_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_028_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_028_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_028_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_028_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_028_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_028_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_027_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_027_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_027_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_027_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_027_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_027_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_027_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_026_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_026_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_026_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_026_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_026_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_026_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_026_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_025_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_025_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_025_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_025_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_025_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_025_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_025_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_024_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_024_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_024_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_024_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_024_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_024_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_024_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_023_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_023_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_023_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_023_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_023_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_023_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_023_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_022_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_022_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_022_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_022_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_022_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_022_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_022_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_021_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_021_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_021_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_021_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_021_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_021_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_021_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_020_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_020_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_020_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_020_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_020_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_020_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_020_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_019_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_019_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_019_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_019_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_019_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_019_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_019_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_018_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_018_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_018_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_018_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_018_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_018_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_018_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_017_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_017_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_017_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_017_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_017_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_017_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_017_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: gpio_016_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_016_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_016_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_016_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_016_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_016_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_gpio_016_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_5 - Pad pull-up/pull-down control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: spare_pad_ctrl_5 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_045_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_045_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_045_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_045_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_045_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_045_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_045_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_044_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_044_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_044_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_044_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_044_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_044_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_044_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_043_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_043_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_043_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_043_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_043_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_043_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_043_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_042_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_042_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_042_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_042_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_042_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_042_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_042_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_041_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_041_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_041_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_041_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_041_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_041_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_041_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_040_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_040_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_040_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_040_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_040_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_040_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_040_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_039_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_039_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_039_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_039_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_039_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_039_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_039_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_038_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_038_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_038_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_038_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_038_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_038_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_038_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_037_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_037_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_037_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_037_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_037_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_037_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_037_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_036_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_036_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_036_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_036_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_036_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_036_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_036_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_035_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_035_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_035_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_035_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_035_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_035_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_035_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_034_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_034_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_034_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_034_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_034_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_034_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_034_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_033_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_033_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_033_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_033_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_033_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_033_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_033_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_032_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_032_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_032_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_032_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_032_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_032_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_032_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: gpio_031_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_031_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_031_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_031_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_031_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_031_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_gpio_031_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_6 - Pad pull-up/pull-down control register 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: spare_pad_ctrl_6 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_060_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_060_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_060_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_060_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_060_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_060_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_060_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_059_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_059_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_059_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_059_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_059_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_059_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_059_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_058_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_058_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_058_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_058_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_058_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_058_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_058_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_057_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_057_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_057_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_057_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_057_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_057_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_057_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_056_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_056_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_056_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_056_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_056_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_056_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_056_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_055_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_055_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_055_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_055_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_055_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_055_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_055_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_054_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_054_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_054_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_054_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_054_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_054_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_054_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_053_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_053_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_053_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_053_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_053_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_053_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_053_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_052_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_052_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_052_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_052_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_052_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_052_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_052_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_051_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_051_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_051_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_051_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_051_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_051_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_051_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_050_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_050_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_050_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_050_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_050_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_050_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_050_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_049_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_049_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_049_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_049_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_049_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_049_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_049_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_048_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_048_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_048_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_048_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_048_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_048_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_048_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_047_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_047_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_047_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_047_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_047_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_047_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_047_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: gpio_046_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_046_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_046_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_046_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_046_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_046_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_gpio_046_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_7 - Pad pull-up/pull-down control register 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: spare_pad_ctrl_7 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_075_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_075_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_075_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_075_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_075_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_075_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_075_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_074_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_074_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_074_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_074_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_074_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_074_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_074_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_073_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_073_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_073_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_073_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_073_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_073_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_073_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_072_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_072_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_072_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_072_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_072_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_072_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_072_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_071_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_071_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_071_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_071_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_071_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_071_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_071_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_070_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_070_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_070_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_070_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_070_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_070_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_070_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_069_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_069_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_069_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_069_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_069_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_069_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_069_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_068_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_068_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_068_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_068_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_068_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_068_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_068_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_067_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_067_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_067_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_067_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_067_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_067_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_067_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_066_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_066_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_066_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_066_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_066_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_066_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_066_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_065_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_065_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_065_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_065_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_065_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_065_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_065_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_064_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_064_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_064_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_064_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_064_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_064_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_064_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_063_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_063_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_063_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_063_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_063_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_063_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_063_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_062_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_062_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_062_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_062_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_062_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_062_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_062_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_061_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_061_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_061_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_061_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_061_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_061_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_061_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_8 - Pad pull-up/pull-down control register 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: spare_pad_ctrl_8 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_090_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_090_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_090_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_090_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_090_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_090_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_090_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_089_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_089_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_089_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_089_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_089_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_089_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_089_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_088_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_088_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_088_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_088_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_088_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_088_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_088_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_087_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_087_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_087_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_087_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_087_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_087_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_087_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: reserved0 [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_reserved0_MASK        0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_reserved0_SHIFT       20

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_085_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_085_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_085_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_085_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_085_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_085_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_085_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_084_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_084_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_084_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_084_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_084_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_084_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_084_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_083_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_083_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_083_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_083_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_083_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_083_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_083_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_082_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_082_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_082_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_082_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_082_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_082_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_082_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_081_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_081_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_081_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_081_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_081_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_081_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_081_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_080_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_080_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_080_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_080_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_080_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_080_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_080_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_079_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_079_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_079_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_079_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_079_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_079_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_079_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_078_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_078_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_078_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_078_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_078_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_078_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_078_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_077_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_077_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_077_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_077_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_077_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_077_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_077_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_076_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_076_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_076_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_076_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_076_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_076_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_076_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_9 - Pad pull-up/pull-down control register 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: spare_pad_ctrl_9 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_105_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_105_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_105_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_105_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_105_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_105_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_105_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_104_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_104_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_104_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_104_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_104_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_104_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_104_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_103_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_103_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_103_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_103_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_103_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_103_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_103_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_102_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_102_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_102_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_102_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_102_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_102_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_102_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_101_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_101_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_101_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_101_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_101_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_101_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_101_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_100_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_100_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_100_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_100_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_100_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_100_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_100_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_099_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_099_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_099_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_099_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_099_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_099_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_099_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_098_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_098_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_098_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_098_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_098_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_098_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_098_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_097_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_097_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_097_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_097_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_097_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_097_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_097_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_096_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_096_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_096_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_096_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_096_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_096_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_096_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_095_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_095_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_095_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_095_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_095_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_095_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_095_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_094_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_094_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_094_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_094_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_094_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_094_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_094_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_093_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_093_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_093_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_093_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_093_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_093_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_093_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_092_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_092_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_092_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_092_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_092_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_092_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_092_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_091_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_091_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_091_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_091_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_091_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_091_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_091_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_10 - Pad pull-up/pull-down control register 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: spare_pad_ctrl_10 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: reserved0 [29:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_reserved0_MASK       0x3fffffc0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_reserved0_SHIFT      6

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_108_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_108_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_108_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_108_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_108_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_108_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_108_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_107_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_107_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_107_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_107_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_107_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_107_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_107_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_106_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_106_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_106_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_106_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_106_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_106_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_106_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_11 - Pad pull-up/pull-down control register 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_reserved0_MASK       0xffff0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_reserved0_SHIFT      16

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: spare_pad_ctrl_11 [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: reserved1 [13:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_reserved1_MASK       0x00003fff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_reserved1_SHIFT      0

/***************************************************************************
 *BYP_CLK_UNSELECT_0 - Bypass clock unselect register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: reserved0 [31:13] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_reserved0_MASK        0xffffe000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_reserved0_SHIFT       13

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_clk_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_12_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_12_SHIFT 12
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_12_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_clk_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_11_SHIFT 11
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_11_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_clk_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_10_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_10_SHIFT 10
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_10_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_clk_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_9_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_9_SHIFT 9
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_clk_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_8_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_8_SHIFT 8
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_8_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_clk_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_7_SHIFT 7
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_clk_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_6_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_6_SHIFT 6
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_6_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_clk_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_5_SHIFT 5
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_5_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_clk_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_4_SHIFT 4
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_clk_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_3_SHIFT 3
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_clk_2 [02:02] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_2_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_2_SHIFT 2
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_2_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_clk_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_1_SHIFT 1
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_1_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_clk_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_clk_0_DEFAULT 0x00000000

/***************************************************************************
 *RESET_CTRL - Reset control
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_CTRL :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved0_MASK                0xfffffffe
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved0_SHIFT               1

/* SUN_TOP_CTRL :: RESET_CTRL :: clear_reset_history [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_SHIFT     0
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_DEFAULT   0x00000000

/***************************************************************************
 *RESET_SOURCE_ENABLE - Reset source enable
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: reserved0 [31:10] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_reserved0_MASK       0xfffffc00
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_reserved0_SHIFT      10

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_1_en_lock [09:09] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_en_lock_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_en_lock_SHIFT 9
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_en_lock_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_1_enable [08:08] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_enable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_enable_SHIFT 8
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_enable_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_0_en_lock [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_en_lock_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_en_lock_SHIFT 7
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_en_lock_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_0_enable [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_enable_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_enable_SHIFT 6
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_enable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_1_en_lock [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_en_lock_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_en_lock_SHIFT 5
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_en_lock_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_1_enable [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_enable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_enable_SHIFT 4
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_enable_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_0_en_lock [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_en_lock_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_en_lock_SHIFT 3
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_en_lock_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_0_enable [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_enable_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_enable_SHIFT 2
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_enable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: sw_master_reset_en_lock [01:01] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_en_lock_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_en_lock_SHIFT 1
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_en_lock_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: sw_master_reset_enable [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_enable_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_enable_SHIFT 0
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_enable_DEFAULT 0x00000000

/***************************************************************************
 *SW_MASTER_RESET - Software master reset
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_MASTER_RESET :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET_reserved0_MASK           0xfffffffe
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET_reserved0_SHIFT          1

/* SUN_TOP_CTRL :: SW_MASTER_RESET :: chip_master_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET_chip_master_reset_MASK   0x00000001
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET_chip_master_reset_SHIFT  0
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET_chip_master_reset_DEFAULT 0x00000000

/***************************************************************************
 *HW_RESET_EXTENSION - Hardware reset extension
 ***************************************************************************/
/* SUN_TOP_CTRL :: HW_RESET_EXTENSION :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION_reserved0_MASK        0xf0000000
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION_reserved0_SHIFT       28

/* SUN_TOP_CTRL :: HW_RESET_EXTENSION :: hw_reset_extension [27:00] */
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION_hw_reset_extension_MASK 0x0fffffff
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION_hw_reset_extension_SHIFT 0
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION_hw_reset_extension_DEFAULT 0x00000000

/***************************************************************************
 *RESET_MONITOR - Reset Monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_MONITOR :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reserved0_MASK             0xffffff00
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reserved0_SHIFT            8

/* SUN_TOP_CTRL :: RESET_MONITOR :: cpu_sw_init_def_val [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_cpu_sw_init_def_val_MASK   0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_cpu_sw_init_def_val_SHIFT  7

/* SUN_TOP_CTRL :: RESET_MONITOR :: reset_outb_def_val [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_outb_def_val_MASK    0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_outb_def_val_SHIFT   6

/* SUN_TOP_CTRL :: RESET_MONITOR :: hold_cpu_in_reset_monitor [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_hold_cpu_in_reset_monitor_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_hold_cpu_in_reset_monitor_SHIFT 5

/* SUN_TOP_CTRL :: RESET_MONITOR :: reset_outb_monitor [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_outb_monitor_MASK    0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_outb_monitor_SHIFT   4

/* SUN_TOP_CTRL :: RESET_MONITOR :: front_panel_reset_monitor [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_front_panel_reset_monitor_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_front_panel_reset_monitor_SHIFT 3

/* SUN_TOP_CTRL :: RESET_MONITOR :: reset_ext_mode_monitor [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_ext_mode_monitor_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_ext_mode_monitor_SHIFT 2

/* SUN_TOP_CTRL :: RESET_MONITOR :: phase5_reset_timer_monitor [01:01] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_phase5_reset_timer_monitor_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_phase5_reset_timer_monitor_SHIFT 1

/* SUN_TOP_CTRL :: RESET_MONITOR :: phase4_reset_timer_monitor [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_phase4_reset_timer_monitor_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_phase4_reset_timer_monitor_SHIFT 0

/***************************************************************************
 *RESET_HISTORY - Reset history
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_HISTORY :: reserved0 [31:22] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved0_MASK             0xffc00000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved0_SHIFT            22

/* SUN_TOP_CTRL :: RESET_HISTORY :: mpm_reset [21:21] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_mpm_reset_MASK             0x00200000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_mpm_reset_SHIFT            21
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_mpm_reset_DEFAULT          0x00000000

/* SUN_TOP_CTRL :: RESET_HISTORY :: avs_watchdog_reset [20:20] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_avs_watchdog_reset_MASK    0x00100000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_avs_watchdog_reset_SHIFT   20
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_avs_watchdog_reset_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_level_reset_1 [19:19] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_1_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_1_SHIFT 19

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_level_reset_0 [18:18] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_0_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_0_SHIFT 18

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_edge_reset_1 [17:17] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_1_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_1_SHIFT 17

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_edge_reset_0 [16:16] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_0_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_0_SHIFT 16

/* SUN_TOP_CTRL :: RESET_HISTORY :: gen_watchdog_1_reset [15:15] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_gen_watchdog_1_reset_MASK  0x00008000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_gen_watchdog_1_reset_SHIFT 15
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_gen_watchdog_1_reset_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_HISTORY :: undervoltage_0_reset [14:14] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_undervoltage_0_reset_MASK  0x00004000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_undervoltage_0_reset_SHIFT 14

/* SUN_TOP_CTRL :: RESET_HISTORY :: undervoltage_1_reset [13:13] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_undervoltage_1_reset_MASK  0x00002000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_undervoltage_1_reset_SHIFT 13

/* SUN_TOP_CTRL :: RESET_HISTORY :: overvoltage_1_reset [12:12] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_overvoltage_1_reset_MASK   0x00001000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_overvoltage_1_reset_SHIFT  12

/* SUN_TOP_CTRL :: RESET_HISTORY :: overtemp_reset [11:11] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_overtemp_reset_MASK        0x00000800
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_overtemp_reset_SHIFT       11

/* SUN_TOP_CTRL :: RESET_HISTORY :: scpu_ejtag_reset [10:10] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_scpu_ejtag_reset_MASK      0x00000400
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_scpu_ejtag_reset_SHIFT     10

/* SUN_TOP_CTRL :: RESET_HISTORY :: cpu_ejtag_reset [09:09] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_ejtag_reset_MASK       0x00000200
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_ejtag_reset_SHIFT      9

/* SUN_TOP_CTRL :: RESET_HISTORY :: security_master_reset [08:08] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_security_master_reset_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_security_master_reset_SHIFT 8

/* SUN_TOP_CTRL :: RESET_HISTORY :: software_master_reset [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_software_master_reset_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_software_master_reset_SHIFT 7

/* SUN_TOP_CTRL :: RESET_HISTORY :: front_panel_4sec_reset [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_SHIFT 6

/* SUN_TOP_CTRL :: RESET_HISTORY :: pcie_1_hot_boot_reset [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_pcie_1_hot_boot_reset_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_pcie_1_hot_boot_reset_SHIFT 5

/* SUN_TOP_CTRL :: RESET_HISTORY :: pcie_0_hot_boot_reset [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_pcie_0_hot_boot_reset_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_pcie_0_hot_boot_reset_SHIFT 4

/* SUN_TOP_CTRL :: RESET_HISTORY :: watchdog_timer_reset [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_reset_MASK  0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_reset_SHIFT 3

/* SUN_TOP_CTRL :: RESET_HISTORY :: smartcard_insert_reset [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_smartcard_insert_reset_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_smartcard_insert_reset_SHIFT 2

/* SUN_TOP_CTRL :: RESET_HISTORY :: main_chip_reset_input [01:01] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_main_chip_reset_input_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_main_chip_reset_input_SHIFT 1

/* SUN_TOP_CTRL :: RESET_HISTORY :: power_on_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_power_on_reset_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_power_on_reset_SHIFT       0

/***************************************************************************
 *SW_INIT_0_SET - Software init 0 set
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_31_MASK   0x80000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_31_SHIFT  31
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_31_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: systemport0_sw_init [30:30] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_systemport0_sw_init_MASK   0x40000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_systemport0_sw_init_SHIFT  30
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_systemport0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sata_sw_init_MASK          0x20000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sata_sw_init_SHIFT         29
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sata_sw_init_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_28_MASK   0x10000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_28_SHIFT  28
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_28_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_27_MASK   0x08000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_27_SHIFT  27
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_27_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: switch_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_switch_sw_init_MASK        0x04000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_switch_sw_init_SHIFT       26
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_switch_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_25_MASK   0x02000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_25_SHIFT  25
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_25_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_usb0_sw_init_MASK          0x01000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_usb0_sw_init_SHIFT         24
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_usb0_sw_init_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_23_MASK   0x00800000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_23_SHIFT  23
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_23_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: ddr1_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ddr1_sw_init_MASK          0x00400000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ddr1_sw_init_SHIFT         22
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ddr1_sw_init_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ddr0_sw_init_MASK          0x00200000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ddr0_sw_init_SHIFT         21
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ddr0_sw_init_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: memc1_sw_init [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_memc1_sw_init_MASK         0x00100000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_memc1_sw_init_SHIFT        20
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_memc1_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_memc0_sw_init_MASK         0x00080000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_memc0_sw_init_SHIFT        19
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_memc0_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_xpt_sw_init_MASK           0x00040000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_xpt_sw_init_SHIFT          18
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_xpt_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_17_MASK   0x00020000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_17_SHIFT  17
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_17_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_raaga0_sw_init_MASK        0x00010000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_raaga0_sw_init_SHIFT       16
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_raaga0_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_aio_sw_init_MASK           0x00008000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_aio_sw_init_SHIFT          15
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_aio_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_gfx_sw_init_MASK           0x00004000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_gfx_sw_init_SHIFT          14
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_gfx_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: hvd1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_hvd1_sw_init_MASK          0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_hvd1_sw_init_SHIFT         13
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_hvd1_sw_init_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_hvd0_sw_init_MASK          0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_hvd0_sw_init_SHIFT         12
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_hvd0_sw_init_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_dvp_hr_sw_init_MASK        0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_dvp_hr_sw_init_SHIFT       11
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_dvp_hr_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_dvp_ht_sw_init_MASK        0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_dvp_ht_sw_init_SHIFT       10
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_dvp_ht_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_vec_sw_init_MASK           0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_vec_sw_init_SHIFT          9
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_vec_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_bvn_sw_init_MASK           0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_bvn_sw_init_SHIFT          8
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_bvn_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: pcie1_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_pcie1_sw_init_MASK         0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_pcie1_sw_init_SHIFT        7
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_pcie1_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ebi_sw_init_MASK           0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ebi_sw_init_SHIFT          6
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ebi_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_pcie0_sw_init_MASK         0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_pcie0_sw_init_SHIFT        5
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_pcie0_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: webcpu_start_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_webcpu_start_sw_init_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_webcpu_start_sw_init_SHIFT 4
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_webcpu_start_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: webcpu_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_webcpu_sw_init_MASK        0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_webcpu_sw_init_SHIFT       3
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_webcpu_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ext_sys_sw_init_MASK       0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ext_sys_sw_init_SHIFT      2
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ext_sys_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_cpu_sw_init_MASK           0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_cpu_sw_init_SHIFT          1
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_cpu_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sys_ctrl_sw_init_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sys_ctrl_sw_init_SHIFT     0
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sys_ctrl_sw_init_DEFAULT   0x00000000

/***************************************************************************
 *SW_INIT_0_CLEAR - Software init 0 clear
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_31_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_31_SHIFT 31
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_31_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: systemport0_sw_init [30:30] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_systemport0_sw_init_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_systemport0_sw_init_SHIFT 30
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_systemport0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sata_sw_init_MASK        0x20000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sata_sw_init_SHIFT       29
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sata_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_28_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_28_SHIFT 28
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_28_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_27_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_27_SHIFT 27
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_27_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: switch_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_switch_sw_init_MASK      0x04000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_switch_sw_init_SHIFT     26
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_switch_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_25_SHIFT 25
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_25_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_usb0_sw_init_MASK        0x01000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_usb0_sw_init_SHIFT       24
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_usb0_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_23_SHIFT 23
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_23_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: ddr1_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ddr1_sw_init_MASK        0x00400000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ddr1_sw_init_SHIFT       22
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ddr1_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ddr0_sw_init_MASK        0x00200000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ddr0_sw_init_SHIFT       21
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ddr0_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: memc1_sw_init [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_memc1_sw_init_MASK       0x00100000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_memc1_sw_init_SHIFT      20
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_memc1_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_memc0_sw_init_MASK       0x00080000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_memc0_sw_init_SHIFT      19
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_memc0_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_xpt_sw_init_MASK         0x00040000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_xpt_sw_init_SHIFT        18
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_xpt_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_17_SHIFT 17
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_17_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_raaga0_sw_init_MASK      0x00010000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_raaga0_sw_init_SHIFT     16
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_raaga0_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_aio_sw_init_MASK         0x00008000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_aio_sw_init_SHIFT        15
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_aio_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_gfx_sw_init_MASK         0x00004000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_gfx_sw_init_SHIFT        14
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_gfx_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: hvd1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_hvd1_sw_init_MASK        0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_hvd1_sw_init_SHIFT       13
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_hvd1_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_hvd0_sw_init_MASK        0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_hvd0_sw_init_SHIFT       12
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_hvd0_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_dvp_hr_sw_init_MASK      0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_dvp_hr_sw_init_SHIFT     11
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_dvp_hr_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_dvp_ht_sw_init_MASK      0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_dvp_ht_sw_init_SHIFT     10
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_dvp_ht_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_vec_sw_init_MASK         0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_vec_sw_init_SHIFT        9
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_vec_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_bvn_sw_init_MASK         0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_bvn_sw_init_SHIFT        8
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_bvn_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: pcie1_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_pcie1_sw_init_MASK       0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_pcie1_sw_init_SHIFT      7
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_pcie1_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ebi_sw_init_MASK         0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ebi_sw_init_SHIFT        6
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ebi_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_pcie0_sw_init_MASK       0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_pcie0_sw_init_SHIFT      5
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_pcie0_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: webcpu_start_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_webcpu_start_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_webcpu_start_sw_init_SHIFT 4
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_webcpu_start_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: webcpu_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_webcpu_sw_init_MASK      0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_webcpu_sw_init_SHIFT     3
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_webcpu_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ext_sys_sw_init_MASK     0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ext_sys_sw_init_SHIFT    2
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ext_sys_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_cpu_sw_init_MASK         0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_cpu_sw_init_SHIFT        1
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_cpu_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sys_ctrl_sw_init_MASK    0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sys_ctrl_sw_init_SHIFT   0
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sys_ctrl_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *SW_INIT_0_STATUS - Software init 0 status
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_31_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_31_SHIFT 31
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_31_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: systemport0_sw_init [30:30] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_systemport0_sw_init_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_systemport0_sw_init_SHIFT 30
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_systemport0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sata_sw_init_MASK       0x20000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sata_sw_init_SHIFT      29
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sata_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_28_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_28_SHIFT 28
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_28_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_27_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_27_SHIFT 27
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_27_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: switch_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_switch_sw_init_MASK     0x04000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_switch_sw_init_SHIFT    26
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_switch_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_25_SHIFT 25
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_25_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_usb0_sw_init_MASK       0x01000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_usb0_sw_init_SHIFT      24
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_usb0_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_23_SHIFT 23
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_23_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: ddr1_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ddr1_sw_init_MASK       0x00400000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ddr1_sw_init_SHIFT      22
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ddr1_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ddr0_sw_init_MASK       0x00200000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ddr0_sw_init_SHIFT      21
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ddr0_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: memc1_sw_init [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_memc1_sw_init_MASK      0x00100000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_memc1_sw_init_SHIFT     20
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_memc1_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_memc0_sw_init_MASK      0x00080000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_memc0_sw_init_SHIFT     19
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_memc0_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_xpt_sw_init_MASK        0x00040000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_xpt_sw_init_SHIFT       18
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_xpt_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_17_SHIFT 17
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_17_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_raaga0_sw_init_MASK     0x00010000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_raaga0_sw_init_SHIFT    16
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_raaga0_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_aio_sw_init_MASK        0x00008000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_aio_sw_init_SHIFT       15
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_aio_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_gfx_sw_init_MASK        0x00004000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_gfx_sw_init_SHIFT       14
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_gfx_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: hvd1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_hvd1_sw_init_MASK       0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_hvd1_sw_init_SHIFT      13
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_hvd1_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_hvd0_sw_init_MASK       0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_hvd0_sw_init_SHIFT      12
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_hvd0_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_dvp_hr_sw_init_MASK     0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_dvp_hr_sw_init_SHIFT    11
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_dvp_hr_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_dvp_ht_sw_init_MASK     0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_dvp_ht_sw_init_SHIFT    10
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_dvp_ht_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_vec_sw_init_MASK        0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_vec_sw_init_SHIFT       9
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_vec_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_bvn_sw_init_MASK        0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_bvn_sw_init_SHIFT       8
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_bvn_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: pcie1_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_pcie1_sw_init_MASK      0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_pcie1_sw_init_SHIFT     7
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_pcie1_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ebi_sw_init_MASK        0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ebi_sw_init_SHIFT       6
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ebi_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_pcie0_sw_init_MASK      0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_pcie0_sw_init_SHIFT     5
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_pcie0_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: webcpu_start_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_webcpu_start_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_webcpu_start_sw_init_SHIFT 4
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_webcpu_start_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: webcpu_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_webcpu_sw_init_MASK     0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_webcpu_sw_init_SHIFT    3
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_webcpu_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ext_sys_sw_init_MASK    0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ext_sys_sw_init_SHIFT   2

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_cpu_sw_init_MASK        0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_cpu_sw_init_SHIFT       1

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sys_ctrl_sw_init_MASK   0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sys_ctrl_sw_init_SHIFT  0
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sys_ctrl_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *SEC_SW_INIT_0_MONITOR - Security software init 0 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_31_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_31_SHIFT 31

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: systemport0_sw_init [30:30] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_systemport0_sw_init_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_systemport0_sw_init_SHIFT 30

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_sata_sw_init_MASK  0x20000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_sata_sw_init_SHIFT 29

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_28_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_28_SHIFT 28

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_27_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_27_SHIFT 27

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: switch_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_switch_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_switch_sw_init_SHIFT 26

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_25_SHIFT 25

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_usb0_sw_init_MASK  0x01000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_usb0_sw_init_SHIFT 24

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_23_SHIFT 23

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: ddr1_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ddr1_sw_init_MASK  0x00400000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ddr1_sw_init_SHIFT 22

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ddr0_sw_init_MASK  0x00200000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ddr0_sw_init_SHIFT 21

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: memc1_sw_init [20:20] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_memc1_sw_init_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_memc1_sw_init_SHIFT 20

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_memc0_sw_init_SHIFT 19

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_xpt_sw_init_MASK   0x00040000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_xpt_sw_init_SHIFT  18

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_17_SHIFT 17

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_raaga0_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_raaga0_sw_init_SHIFT 16

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_aio_sw_init_MASK   0x00008000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_aio_sw_init_SHIFT  15

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_gfx_sw_init_MASK   0x00004000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_gfx_sw_init_SHIFT  14

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: hvd1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_hvd1_sw_init_MASK  0x00002000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_hvd1_sw_init_SHIFT 13

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_hvd0_sw_init_MASK  0x00001000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_hvd0_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_dvp_hr_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_dvp_hr_sw_init_SHIFT 11

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_dvp_ht_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_vec_sw_init_MASK   0x00000200
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_vec_sw_init_SHIFT  9

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_bvn_sw_init_MASK   0x00000100
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_bvn_sw_init_SHIFT  8

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: pcie1_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_pcie1_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_pcie1_sw_init_SHIFT 7

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ebi_sw_init_MASK   0x00000040
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ebi_sw_init_SHIFT  6

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_pcie0_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_pcie0_sw_init_SHIFT 5

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: webcpu_start_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_webcpu_start_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_webcpu_start_sw_init_SHIFT 4

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: webcpu_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_webcpu_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_webcpu_sw_init_SHIFT 3

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ext_sys_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_cpu_sw_init_MASK   0x00000002
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_cpu_sw_init_SHIFT  1

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_sys_ctrl_sw_init_SHIFT 0

/***************************************************************************
 *TEST_CONFIG_SW_INIT_0_MONITOR - Test configuration software init 0 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_31_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_31_SHIFT 31

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: systemport0_sw_init [30:30] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_systemport0_sw_init_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_systemport0_sw_init_SHIFT 30

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_sata_sw_init_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_sata_sw_init_SHIFT 29

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_28_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_28_SHIFT 28

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_27_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_27_SHIFT 27

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: switch_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_switch_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_switch_sw_init_SHIFT 26

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_25_SHIFT 25

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_usb0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_usb0_sw_init_SHIFT 24

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_23_SHIFT 23

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: ddr1_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ddr1_sw_init_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ddr1_sw_init_SHIFT 22

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ddr0_sw_init_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ddr0_sw_init_SHIFT 21

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: memc1_sw_init [20:20] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_memc1_sw_init_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_memc1_sw_init_SHIFT 20

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_memc0_sw_init_SHIFT 19

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_xpt_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_xpt_sw_init_SHIFT 18

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_17_SHIFT 17

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_raaga0_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_raaga0_sw_init_SHIFT 16

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_aio_sw_init_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_aio_sw_init_SHIFT 15

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_gfx_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_gfx_sw_init_SHIFT 14

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: hvd1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_hvd1_sw_init_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_hvd1_sw_init_SHIFT 13

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_hvd0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_hvd0_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_dvp_hr_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_dvp_hr_sw_init_SHIFT 11

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_dvp_ht_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_vec_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_vec_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_bvn_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_bvn_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: pcie1_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_pcie1_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_pcie1_sw_init_SHIFT 7

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ebi_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ebi_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_pcie0_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_pcie0_sw_init_SHIFT 5

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: webcpu_start_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_webcpu_start_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_webcpu_start_sw_init_SHIFT 4

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: webcpu_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_webcpu_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_webcpu_sw_init_SHIFT 3

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ext_sys_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_cpu_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_cpu_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_sys_ctrl_sw_init_SHIFT 0

/***************************************************************************
 *FINAL_SW_INIT_0_MONITOR - Final software init 0 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_31_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_31_SHIFT 31

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: systemport0_sw_init [30:30] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_systemport0_sw_init_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_systemport0_sw_init_SHIFT 30

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_sata_sw_init_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_sata_sw_init_SHIFT 29

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_28_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_28_SHIFT 28

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_27_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_27_SHIFT 27

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: switch_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_switch_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_switch_sw_init_SHIFT 26

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_25_SHIFT 25

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_usb0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_usb0_sw_init_SHIFT 24

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_23_SHIFT 23

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: ddr1_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ddr1_sw_init_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ddr1_sw_init_SHIFT 22

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ddr0_sw_init_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ddr0_sw_init_SHIFT 21

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: memc1_sw_init [20:20] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_memc1_sw_init_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_memc1_sw_init_SHIFT 20

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_memc0_sw_init_SHIFT 19

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_xpt_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_xpt_sw_init_SHIFT 18

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_17_SHIFT 17

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_raaga0_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_raaga0_sw_init_SHIFT 16

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_aio_sw_init_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_aio_sw_init_SHIFT 15

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_gfx_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_gfx_sw_init_SHIFT 14

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: hvd1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_hvd1_sw_init_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_hvd1_sw_init_SHIFT 13

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_hvd0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_hvd0_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_dvp_hr_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_dvp_hr_sw_init_SHIFT 11

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_dvp_ht_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_vec_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_vec_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_bvn_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_bvn_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: pcie1_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_pcie1_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_pcie1_sw_init_SHIFT 7

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ebi_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ebi_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_pcie0_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_pcie0_sw_init_SHIFT 5

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: webcpu_start_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_webcpu_start_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_webcpu_start_sw_init_SHIFT 4

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: webcpu_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_webcpu_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_webcpu_sw_init_SHIFT 3

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ext_sys_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_cpu_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_cpu_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_sys_ctrl_sw_init_SHIFT 0

/***************************************************************************
 *SW_INIT_1_SET - Software init 1 set
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_1_SET :: reserved0 [31:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_reserved0_MASK             0xffffc000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_reserved0_SHIFT            14

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: spare1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare1_sw_init_MASK        0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare1_sw_init_SHIFT       13
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare1_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: spare0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare0_sw_init_MASK        0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare0_sw_init_SHIFT       12
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare0_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: asp_top_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_asp_top_sw_init_MASK       0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_asp_top_sw_init_SHIFT      11
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_asp_top_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: mm_m2mc_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_mm_m2mc_sw_init_MASK       0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_mm_m2mc_sw_init_SHIFT      10
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_mm_m2mc_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: systemport1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_systemport1_sw_init_MASK   0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_systemport1_sw_init_SHIFT  9
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_systemport1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: sdio1_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sdio1_sw_init_MASK         0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sdio1_sw_init_SHIFT        8
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sdio1_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: sdio0_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sdio0_sw_init_MASK         0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sdio0_sw_init_SHIFT        7
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sdio0_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: avs_top_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_avs_top_sw_init_MASK       0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_avs_top_sw_init_SHIFT      6
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_avs_top_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: hdmi_aon_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_hdmi_aon_sw_init_MASK      0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_hdmi_aon_sw_init_SHIFT     5
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_hdmi_aon_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: gphy_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_gphy_sw_init_MASK          0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_gphy_sw_init_SHIFT         4
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_gphy_sw_init_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: m2mc1_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_m2mc1_sw_init_MASK         0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_m2mc1_sw_init_SHIFT        3
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_m2mc1_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: v3d_top_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_v3d_top_sw_init_MASK       0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_v3d_top_sw_init_SHIFT      2
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_v3d_top_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: vice0_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_vice0_sw_init_MASK         0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_vice0_sw_init_SHIFT        1
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_vice0_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: not_used_sw_init_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_0_MASK    0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_0_SHIFT   0
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_0_DEFAULT 0x00000000

/***************************************************************************
 *SW_INIT_1_CLEAR - Software init 1 clear
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: reserved0 [31:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_reserved0_MASK           0xffffc000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_reserved0_SHIFT          14

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: spare1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare1_sw_init_MASK      0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare1_sw_init_SHIFT     13
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare1_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: spare0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare0_sw_init_MASK      0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare0_sw_init_SHIFT     12
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare0_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: asp_top_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_asp_top_sw_init_MASK     0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_asp_top_sw_init_SHIFT    11
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_asp_top_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: mm_m2mc_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_mm_m2mc_sw_init_MASK     0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_mm_m2mc_sw_init_SHIFT    10
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_mm_m2mc_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: systemport1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_systemport1_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_systemport1_sw_init_SHIFT 9
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_systemport1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: sdio1_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sdio1_sw_init_MASK       0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sdio1_sw_init_SHIFT      8
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sdio1_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: sdio0_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sdio0_sw_init_MASK       0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sdio0_sw_init_SHIFT      7
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sdio0_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: avs_top_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_avs_top_sw_init_MASK     0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_avs_top_sw_init_SHIFT    6
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_avs_top_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: hdmi_aon_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_hdmi_aon_sw_init_MASK    0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_hdmi_aon_sw_init_SHIFT   5
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_hdmi_aon_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: gphy_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_gphy_sw_init_MASK        0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_gphy_sw_init_SHIFT       4
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_gphy_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: m2mc1_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_m2mc1_sw_init_MASK       0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_m2mc1_sw_init_SHIFT      3
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_m2mc1_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: v3d_top_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_v3d_top_sw_init_MASK     0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_v3d_top_sw_init_SHIFT    2
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_v3d_top_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: vice0_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_vice0_sw_init_MASK       0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_vice0_sw_init_SHIFT      1
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_vice0_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: not_used_sw_init_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_0_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_0_DEFAULT 0x00000000

/***************************************************************************
 *SW_INIT_1_STATUS - Software init 1 status
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: reserved0 [31:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_reserved0_MASK          0xffffc000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_reserved0_SHIFT         14

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: spare1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare1_sw_init_MASK     0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare1_sw_init_SHIFT    13
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare1_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: spare0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare0_sw_init_MASK     0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare0_sw_init_SHIFT    12
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare0_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: asp_top_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_asp_top_sw_init_MASK    0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_asp_top_sw_init_SHIFT   11
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_asp_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: mm_m2mc_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_mm_m2mc_sw_init_MASK    0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_mm_m2mc_sw_init_SHIFT   10
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_mm_m2mc_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: systemport1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_systemport1_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_systemport1_sw_init_SHIFT 9
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_systemport1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: sdio1_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sdio1_sw_init_MASK      0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sdio1_sw_init_SHIFT     8
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sdio1_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: sdio0_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sdio0_sw_init_MASK      0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sdio0_sw_init_SHIFT     7
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sdio0_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: avs_top_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_avs_top_sw_init_MASK    0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_avs_top_sw_init_SHIFT   6
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_avs_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: hdmi_aon_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_hdmi_aon_sw_init_MASK   0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_hdmi_aon_sw_init_SHIFT  5
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_hdmi_aon_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: gphy_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_gphy_sw_init_MASK       0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_gphy_sw_init_SHIFT      4
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_gphy_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: m2mc1_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_m2mc1_sw_init_MASK      0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_m2mc1_sw_init_SHIFT     3
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_m2mc1_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: v3d_top_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_v3d_top_sw_init_MASK    0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_v3d_top_sw_init_SHIFT   2
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_v3d_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: vice0_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_vice0_sw_init_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_vice0_sw_init_SHIFT     1
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_vice0_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: not_used_sw_init_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_0_DEFAULT 0x00000000

/***************************************************************************
 *SEC_SW_INIT_1_MONITOR - Security software init 1 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: reserved0 [31:14] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_reserved0_MASK     0xffffc000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_reserved0_SHIFT    14

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: spare1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare1_sw_init_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare1_sw_init_SHIFT 13

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: spare0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare0_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: asp_top_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_asp_top_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_asp_top_sw_init_SHIFT 11

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: mm_m2mc_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_mm_m2mc_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_mm_m2mc_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: systemport1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_systemport1_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_systemport1_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: sdio1_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sdio1_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sdio1_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: sdio0_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sdio0_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sdio0_sw_init_SHIFT 7

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: avs_top_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_avs_top_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_avs_top_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: hdmi_aon_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_hdmi_aon_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_hdmi_aon_sw_init_SHIFT 5

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: gphy_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_gphy_sw_init_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_gphy_sw_init_SHIFT 4

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: m2mc1_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_m2mc1_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_m2mc1_sw_init_SHIFT 3

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: v3d_top_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_v3d_top_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_v3d_top_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: vice0_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_vice0_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_vice0_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: not_used_sw_init_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_0_SHIFT 0

/***************************************************************************
 *TEST_CONFIG_SW_INIT_1_MONITOR - Test configuration software init 1 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: reserved0 [31:14] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_reserved0_MASK 0xffffc000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_reserved0_SHIFT 14

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: spare1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare1_sw_init_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare1_sw_init_SHIFT 13

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: spare0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare0_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: asp_top_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_asp_top_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_asp_top_sw_init_SHIFT 11

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: mm_m2mc_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_mm_m2mc_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_mm_m2mc_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: systemport1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_systemport1_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_systemport1_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: sdio1_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sdio1_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sdio1_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: sdio0_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sdio0_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sdio0_sw_init_SHIFT 7

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: avs_top_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_avs_top_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_avs_top_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: hdmi_aon_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_hdmi_aon_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_hdmi_aon_sw_init_SHIFT 5

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: gphy_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_gphy_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_gphy_sw_init_SHIFT 4

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: m2mc1_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_m2mc1_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_m2mc1_sw_init_SHIFT 3

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: v3d_top_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_v3d_top_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_v3d_top_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: vice0_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_vice0_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_vice0_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: not_used_sw_init_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_0_SHIFT 0

/***************************************************************************
 *FINAL_SW_INIT_1_MONITOR - Final software init 1 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: reserved0 [31:14] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_reserved0_MASK   0xffffc000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_reserved0_SHIFT  14

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: spare1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare1_sw_init_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare1_sw_init_SHIFT 13

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: spare0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare0_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: asp_top_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_asp_top_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_asp_top_sw_init_SHIFT 11

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: mm_m2mc_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_mm_m2mc_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_mm_m2mc_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: systemport1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_systemport1_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_systemport1_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: sdio1_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sdio1_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sdio1_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: sdio0_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sdio0_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sdio0_sw_init_SHIFT 7

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: avs_top_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_avs_top_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_avs_top_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: hdmi_aon_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_hdmi_aon_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_hdmi_aon_sw_init_SHIFT 5

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: gphy_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_gphy_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_gphy_sw_init_SHIFT 4

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: m2mc1_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_m2mc1_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_m2mc1_sw_init_SHIFT 3

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: v3d_top_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_v3d_top_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_v3d_top_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: vice0_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_vice0_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_vice0_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: not_used_sw_init_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_0_SHIFT 0

/***************************************************************************
 *SW_INIT_ONE_SHOT_TRIGGER - Software init one-shot trigger
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_ONE_SHOT_TRIGGER :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_reserved0_MASK  0xfffffffc
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_reserved0_SHIFT 2

/* SUN_TOP_CTRL :: SW_INIT_ONE_SHOT_TRIGGER :: trigger_one_shot_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_1_SHIFT 1
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_1_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_ONE_SHOT_TRIGGER :: trigger_one_shot_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_0_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_0_SW_INIT_WIDTH - One-shot 0 width
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_WIDTH :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_reserved0_MASK  0xf0000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_reserved0_SHIFT 28

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_WIDTH :: one_shot_0_width [27:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_one_shot_0_width_MASK 0x0fffffff
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_one_shot_0_width_SHIFT 0
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_one_shot_0_width_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_0_SW_INIT_0_MASK - One-shot 0 mask for software init 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_31_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_31_SHIFT 31
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_31_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: systemport0_sw_init [30:30] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_systemport0_sw_init_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_systemport0_sw_init_SHIFT 30
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_systemport0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sata_sw_init_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sata_sw_init_SHIFT 29
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sata_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_28_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_28_SHIFT 28
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_28_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_27_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_27_SHIFT 27
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_27_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: switch_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_switch_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_switch_sw_init_SHIFT 26
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_switch_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_25_SHIFT 25
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_25_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_usb0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_usb0_sw_init_SHIFT 24
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_usb0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_23_SHIFT 23
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_23_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: ddr1_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ddr1_sw_init_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ddr1_sw_init_SHIFT 22
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ddr1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ddr0_sw_init_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ddr0_sw_init_SHIFT 21
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ddr0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: memc1_sw_init [20:20] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_memc1_sw_init_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_memc1_sw_init_SHIFT 20
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_memc1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_memc0_sw_init_SHIFT 19
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_memc0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_xpt_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_xpt_sw_init_SHIFT 18
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_xpt_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_17_SHIFT 17
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_17_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_raaga0_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_raaga0_sw_init_SHIFT 16
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_raaga0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_aio_sw_init_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_aio_sw_init_SHIFT 15
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_aio_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_gfx_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_gfx_sw_init_SHIFT 14
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_gfx_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: hvd1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_hvd1_sw_init_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_hvd1_sw_init_SHIFT 13
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_hvd1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_hvd0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_hvd0_sw_init_SHIFT 12
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_hvd0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_dvp_hr_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_dvp_hr_sw_init_SHIFT 11
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_dvp_hr_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_dvp_ht_sw_init_SHIFT 10
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_dvp_ht_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_vec_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_vec_sw_init_SHIFT 9
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_vec_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_bvn_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_bvn_sw_init_SHIFT 8
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_bvn_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: pcie1_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_pcie1_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_pcie1_sw_init_SHIFT 7
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_pcie1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ebi_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ebi_sw_init_SHIFT 6
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ebi_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_pcie0_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_pcie0_sw_init_SHIFT 5
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_pcie0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: webcpu_start_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_webcpu_start_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_webcpu_start_sw_init_SHIFT 4
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_webcpu_start_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: webcpu_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_webcpu_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_webcpu_sw_init_SHIFT 3
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_webcpu_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ext_sys_sw_init_SHIFT 2
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ext_sys_sw_init_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_cpu_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_cpu_sw_init_SHIFT 1
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_cpu_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sys_ctrl_sw_init_SHIFT 0
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sys_ctrl_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_0_SW_INIT_1_MASK - One-shot 0 mask for software init 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: reserved0 [31:14] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_reserved0_MASK 0xffffc000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_reserved0_SHIFT 14

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: spare1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare1_sw_init_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare1_sw_init_SHIFT 13
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: spare0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare0_sw_init_SHIFT 12
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: asp_top_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_asp_top_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_asp_top_sw_init_SHIFT 11
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_asp_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: mm_m2mc_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_mm_m2mc_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_mm_m2mc_sw_init_SHIFT 10
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_mm_m2mc_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: systemport1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_systemport1_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_systemport1_sw_init_SHIFT 9
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_systemport1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: sdio1_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sdio1_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sdio1_sw_init_SHIFT 8
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sdio1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: sdio0_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sdio0_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sdio0_sw_init_SHIFT 7
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sdio0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: avs_top_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_avs_top_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_avs_top_sw_init_SHIFT 6
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_avs_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: hdmi_aon_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_hdmi_aon_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_hdmi_aon_sw_init_SHIFT 5
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_hdmi_aon_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: gphy_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_gphy_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_gphy_sw_init_SHIFT 4
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_gphy_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: m2mc1_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_m2mc1_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_m2mc1_sw_init_SHIFT 3
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_m2mc1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: v3d_top_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_v3d_top_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_v3d_top_sw_init_SHIFT 2
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_v3d_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: vice0_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_vice0_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_vice0_sw_init_SHIFT 1
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_vice0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: not_used_sw_init_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_0_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_1_SW_INIT_WIDTH - One-shot 1 width
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_WIDTH :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_reserved0_MASK  0xf0000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_reserved0_SHIFT 28

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_WIDTH :: one_shot_1_width [27:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_one_shot_1_width_MASK 0x0fffffff
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_one_shot_1_width_SHIFT 0
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_one_shot_1_width_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_1_SW_INIT_0_MASK - One-shot 1 mask for software init 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_31_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_31_SHIFT 31
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_31_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: systemport0_sw_init [30:30] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_systemport0_sw_init_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_systemport0_sw_init_SHIFT 30
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_systemport0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sata_sw_init_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sata_sw_init_SHIFT 29
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sata_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_28_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_28_SHIFT 28
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_28_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_27_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_27_SHIFT 27
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_27_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: switch_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_switch_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_switch_sw_init_SHIFT 26
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_switch_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_25_SHIFT 25
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_25_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_usb0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_usb0_sw_init_SHIFT 24
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_usb0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_23_SHIFT 23
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_23_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: ddr1_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ddr1_sw_init_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ddr1_sw_init_SHIFT 22
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ddr1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ddr0_sw_init_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ddr0_sw_init_SHIFT 21
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ddr0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: memc1_sw_init [20:20] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_memc1_sw_init_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_memc1_sw_init_SHIFT 20
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_memc1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_memc0_sw_init_SHIFT 19
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_memc0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_xpt_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_xpt_sw_init_SHIFT 18
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_xpt_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_17_SHIFT 17
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_17_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_raaga0_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_raaga0_sw_init_SHIFT 16
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_raaga0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_aio_sw_init_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_aio_sw_init_SHIFT 15
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_aio_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_gfx_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_gfx_sw_init_SHIFT 14
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_gfx_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: hvd1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_hvd1_sw_init_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_hvd1_sw_init_SHIFT 13
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_hvd1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_hvd0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_hvd0_sw_init_SHIFT 12
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_hvd0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_dvp_hr_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_dvp_hr_sw_init_SHIFT 11
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_dvp_hr_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_dvp_ht_sw_init_SHIFT 10
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_dvp_ht_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_vec_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_vec_sw_init_SHIFT 9
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_vec_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_bvn_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_bvn_sw_init_SHIFT 8
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_bvn_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: pcie1_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_pcie1_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_pcie1_sw_init_SHIFT 7
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_pcie1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ebi_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ebi_sw_init_SHIFT 6
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ebi_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_pcie0_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_pcie0_sw_init_SHIFT 5
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_pcie0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: webcpu_start_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_webcpu_start_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_webcpu_start_sw_init_SHIFT 4
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_webcpu_start_sw_init_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: webcpu_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_webcpu_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_webcpu_sw_init_SHIFT 3
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_webcpu_sw_init_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ext_sys_sw_init_SHIFT 2
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ext_sys_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_cpu_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_cpu_sw_init_SHIFT 1
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_cpu_sw_init_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sys_ctrl_sw_init_SHIFT 0
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sys_ctrl_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_1_SW_INIT_1_MASK - One-shot 1 mask for software init 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: reserved0 [31:14] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_reserved0_MASK 0xffffc000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_reserved0_SHIFT 14

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: spare1_sw_init [13:13] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare1_sw_init_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare1_sw_init_SHIFT 13
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: spare0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare0_sw_init_SHIFT 12
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: asp_top_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_asp_top_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_asp_top_sw_init_SHIFT 11
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_asp_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: mm_m2mc_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_mm_m2mc_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_mm_m2mc_sw_init_SHIFT 10
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_mm_m2mc_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: systemport1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_systemport1_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_systemport1_sw_init_SHIFT 9
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_systemport1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: sdio1_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sdio1_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sdio1_sw_init_SHIFT 8
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sdio1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: sdio0_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sdio0_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sdio0_sw_init_SHIFT 7
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sdio0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: avs_top_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_avs_top_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_avs_top_sw_init_SHIFT 6
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_avs_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: hdmi_aon_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_hdmi_aon_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_hdmi_aon_sw_init_SHIFT 5
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_hdmi_aon_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: gphy_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_gphy_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_gphy_sw_init_SHIFT 4
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_gphy_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: m2mc1_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_m2mc1_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_m2mc1_sw_init_SHIFT 3
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_m2mc1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: v3d_top_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_v3d_top_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_v3d_top_sw_init_SHIFT 2
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_v3d_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: vice0_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_vice0_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_vice0_sw_init_SHIFT 1
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_vice0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: not_used_sw_init_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_0_DEFAULT 0x00000000

/***************************************************************************
 *UNCLEARED_SCRATCH - Scratch register
 ***************************************************************************/
/* SUN_TOP_CTRL :: UNCLEARED_SCRATCH :: uncleared_scratch [31:00] */
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_SHIFT 0
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_DEFAULT 0x00000000

/***************************************************************************
 *SPARE_CTRL - Spare control bits reserved for future use
 ***************************************************************************/
/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_31_MASK            0x80000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_31_SHIFT           31
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_31_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_30_MASK            0x40000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_30_SHIFT           30
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_30_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_29 [29:29] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_29_MASK            0x20000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_29_SHIFT           29
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_29_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_28_MASK            0x10000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_28_SHIFT           28
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_28_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_27_MASK            0x08000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_27_SHIFT           27
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_27_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_26 [26:26] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_26_MASK            0x04000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_26_SHIFT           26
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_26_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_25_MASK            0x02000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_25_SHIFT           25
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_25_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_24 [24:24] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_24_MASK            0x01000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_24_SHIFT           24
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_24_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_23_MASK            0x00800000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_23_SHIFT           23
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_23_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_22_MASK            0x00400000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_22_SHIFT           22
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_22_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_21_MASK            0x00200000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_21_SHIFT           21
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_21_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_20_MASK            0x00100000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_20_SHIFT           20
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_20_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_19 [19:19] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_19_MASK            0x00080000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_19_SHIFT           19
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_19_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_18 [18:18] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_18_MASK            0x00040000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_18_SHIFT           18
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_18_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_17_MASK            0x00020000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_17_SHIFT           17
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_17_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_16_MASK            0x00010000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_16_SHIFT           16
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_16_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_15_MASK            0x00008000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_15_SHIFT           15
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_15_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_14_MASK            0x00004000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_14_SHIFT           14
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_14_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_13_MASK            0x00002000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_13_SHIFT           13
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_13_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_12_MASK            0x00001000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_12_SHIFT           12
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_12_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_11_MASK            0x00000800
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_11_SHIFT           11
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_11_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_10_MASK            0x00000400
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_10_SHIFT           10
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_10_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_09 [09:09] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_09_MASK            0x00000200
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_09_SHIFT           9
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_09_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_08 [08:08] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_08_MASK            0x00000100
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_08_SHIFT           8
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_08_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_07 [07:07] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_07_MASK            0x00000080
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_07_SHIFT           7
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_07_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_06 [06:06] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_06_MASK            0x00000040
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_06_SHIFT           6
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_06_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_05 [05:05] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_05_MASK            0x00000020
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_05_SHIFT           5
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_05_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_04 [04:04] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_04_MASK            0x00000010
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_04_SHIFT           4
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_04_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_03 [03:03] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_03_MASK            0x00000008
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_03_SHIFT           3
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_03_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_02 [02:02] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_02_MASK            0x00000004
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_02_SHIFT           2
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_02_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_01 [01:01] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_01_MASK            0x00000002
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_01_SHIFT           1
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_01_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_00 [00:00] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_00_MASK            0x00000001
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_00_SHIFT           0
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_00_DEFAULT         0x00000000

/***************************************************************************
 *TEST_PORT_CTRL - Test port control
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: sys_ctrl_local_tp_out_sel [31:28] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_MASK 0xf0000000
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_SHIFT 28
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_SEMAPHORE_0 0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_SEMAPHORE_1 1
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UNUSED_02 2
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_MISC_TEST 3
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_SSP 4
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_TP_OUT_POKE_REG 5
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_TP_IN 6
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_BBSI_SPI_0 7
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_BBSI_SPI_1 8
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_BBSI_SPI_2 9
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_BBSI_SPI_3 10
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_SOFT_MODEM_TP 11
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UPG_TP_OUT 12
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_ICID_TP_OUT 14
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_TOP_AUX_TP_OUT 15

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: reserved0 [27:10] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_reserved0_MASK            0x0ffffc00
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_reserved0_SHIFT           10

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: tp_in_source_select [09:09] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_in_source_select_MASK  0x00000200
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_in_source_select_SHIFT 9
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_in_source_select_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: tp_select [08:07] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_MASK            0x00000180
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_SHIFT           7
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: encoded_tp_enable [06:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MASK    0x0000007f
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SHIFT   0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DEFAULT 0x0000007f
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SWITCH  0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SATA    1
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SYS     16
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_CLK     17
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AON     18
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_HIF     19
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AVS     20
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BSP     21
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_VEC     22
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AIO     23
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_HVD0    25
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_HVDS0   26
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_HVD1    27
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_HVDS1   28
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_RAAGA0  29
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_XPT     30
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MEMC0   31
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MEMC1   32
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SYSTEMPORT0 34
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SYSTEMPORT1 35
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_PCIE0   36
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_PCIE1   37
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_USB0    38
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_V3D_TOP 41

/***************************************************************************
 *TEST_PORT_OUT_PEEK - Testport peek register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_OUT_PEEK :: test_port_out_peek_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK_test_port_out_peek_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK_test_port_out_peek_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_OUT_POKE - Testport poke register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_OUT_POKE :: test_port_out_poke_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE_test_port_out_poke_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE_test_port_out_poke_value_SHIFT 0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE_test_port_out_poke_value_DEFAULT 0x00000000

/***************************************************************************
 *TEST_PORT_IN_PEEK - Testport peek register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_IN_PEEK :: test_port_in_peek_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK_test_port_in_peek_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK_test_port_in_peek_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_IN_POKE - Testport poke register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_IN_POKE :: test_port_in_poke_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE_test_port_in_poke_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE_test_port_in_poke_value_SHIFT 0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE_test_port_in_poke_value_DEFAULT 0x00000000

/***************************************************************************
 *EJTAG_INPUT_EN - EJTAG input bus enables
 ***************************************************************************/
/* SUN_TOP_CTRL :: EJTAG_INPUT_EN :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_reserved0_MASK            0xffffff00
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_reserved0_SHIFT           8

/* SUN_TOP_CTRL :: EJTAG_INPUT_EN :: ejtag_input_enable [07:00] */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MASK   0x000000ff
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_SHIFT  0
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_DO_NOT_USE_CPU_ONE_HOT 1
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MAIN_CPU_ONE_HOT 2
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_ASP_CPU_ONE_HOT 4
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_VICE20_ARC0_CPU_ONE_HOT 8
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_VICE20_ARC1_CPU_ONE_HOT 16
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_AVS_CPU_ONE_HOT 32
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_SCPU_CPU_ONE_HOT 64
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_BSP_CPU_ONE_HOT 128

/***************************************************************************
 *EJTAG_OUTPUT_SEL - EJTAG output select
 ***************************************************************************/
/* SUN_TOP_CTRL :: EJTAG_OUTPUT_SEL :: reserved0 [31:03] */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_MASK          0xfffffff8
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_SHIFT         3

/* SUN_TOP_CTRL :: EJTAG_OUTPUT_SEL :: ejtag_output_sel [02:00] */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MASK   0x00000007
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_SHIFT  0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_DO_NOT_USE_CPU 0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MAIN_CPU 1
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_ASP_CPU 2
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_VICE20_ARC0_CPU 3
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_VICE20_ARC1_CPU 4
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_AVS_CPU 5
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_SCPU_CPU 6
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_BSP_CPU 7

/***************************************************************************
 *VTRAP_CTRL - VTRAP Control
 ***************************************************************************/
/* SUN_TOP_CTRL :: VTRAP_CTRL :: reserved0 [31:23] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_reserved0_MASK                0xff800000
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_reserved0_SHIFT               23

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_max_1_threshold [22:22] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_max_1_threshold_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_max_1_threshold_SHIFT 22
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_max_1_threshold_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_min_1_threshold [21:21] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_1_threshold_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_1_threshold_SHIFT 21
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_1_threshold_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_min_0_threshold [20:20] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_0_threshold_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_0_threshold_SHIFT 20
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_0_threshold_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_warning_1_threshold [19:19] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_1_threshold_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_1_threshold_SHIFT 19
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_1_threshold_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_warning_0_threshold [18:18] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_0_threshold_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_0_threshold_SHIFT 18
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_0_threshold_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_vddcmon_test_trim_code [17:05] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_vddcmon_test_trim_code_MASK 0x0003ffe0
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_vddcmon_test_trim_code_SHIFT 5
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_vddcmon_test_trim_code_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_warning_1_status_clear [04:04] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_1_status_clear_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_1_status_clear_SHIFT 4
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_1_status_clear_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_warning_0_status_clear [03:03] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_0_status_clear_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_0_status_clear_SHIFT 3
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_0_status_clear_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_min_1_status_clear [02:02] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_1_status_clear_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_1_status_clear_SHIFT 2
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_1_status_clear_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_min_0_status_clear [01:01] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_0_status_clear_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_0_status_clear_SHIFT 1
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_0_status_clear_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_max_1_status_clear [00:00] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_max_1_status_clear_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_max_1_status_clear_SHIFT 0
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_max_1_status_clear_DEFAULT 0x00000000

/***************************************************************************
 *VTRAP_STATUS - VTRAP Status
 ***************************************************************************/
/* SUN_TOP_CTRL :: VTRAP_STATUS :: reserved0 [31:05] */
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_reserved0_MASK              0xffffffe0
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_reserved0_SHIFT             5

/* SUN_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_warning_1_status [04:04] */
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_1_status_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_1_status_SHIFT 4
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_1_status_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_warning_0_status [03:03] */
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_0_status_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_0_status_SHIFT 3
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_0_status_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_min_1_status [02:02] */
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_1_status_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_1_status_SHIFT 2
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_1_status_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_min_0_status [01:01] */
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_0_status_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_0_status_SHIFT 1
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_0_status_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_max_1_status [00:00] */
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_max_1_status_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_max_1_status_SHIFT 0
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_max_1_status_DEFAULT 0x00000000

/***************************************************************************
 *UART_ROUTER_SEL_0 - UART Router select 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: UART_ROUTER_SEL_0 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_reserved0_MASK         0xc0000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_reserved0_SHIFT        30

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_0 :: port_5_cpu_sel [29:25] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_MASK    0x3e000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_SHIFT   25
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_HVD0_ILP2 4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_HVD1_OL 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_HVD1_IL 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_HVD1_ILP2 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_AUDIO_FP1 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_VICE20_ARC0 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_VICE20_ARC1 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_AVS_TOP 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_ASP_TOP 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_DPFE    13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_DPFE1   14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_SCPU    15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_0 :: port_4_cpu_sel [24:20] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_MASK    0x01f00000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_SHIFT   20
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_HVD0_ILP2 4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_HVD1_OL 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_HVD1_IL 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_HVD1_ILP2 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_AUDIO_FP1 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_VICE20_ARC0 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_VICE20_ARC1 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_AVS_TOP 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_ASP_TOP 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_DPFE    13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_DPFE1   14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_SCPU    15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_0 :: port_3_cpu_sel [19:15] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_MASK    0x000f8000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_SHIFT   15
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_HVD0_ILP2 4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_HVD1_OL 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_HVD1_IL 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_HVD1_ILP2 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_AUDIO_FP1 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_VICE20_ARC0 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_VICE20_ARC1 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_AVS_TOP 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_ASP_TOP 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_DPFE    13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_DPFE1   14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_SCPU    15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_0 :: port_2_cpu_sel [14:10] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_MASK    0x00007c00
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_SHIFT   10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_HVD0_ILP2 4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_HVD1_OL 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_HVD1_IL 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_HVD1_ILP2 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_AUDIO_FP1 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_VICE20_ARC0 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_VICE20_ARC1 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_AVS_TOP 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_ASP_TOP 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_DPFE    13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_DPFE1   14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_SCPU    15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_0 :: port_1_cpu_sel [09:05] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_MASK    0x000003e0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_SHIFT   5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_HVD0_ILP2 4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_HVD1_OL 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_HVD1_IL 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_HVD1_ILP2 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_AUDIO_FP1 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_VICE20_ARC0 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_VICE20_ARC1 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_AVS_TOP 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_ASP_TOP 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_DPFE    13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_DPFE1   14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_SCPU    15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_0 :: port_0_cpu_sel [04:00] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_MASK    0x0000001f
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_SHIFT   0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_HVD0_ILP2 4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_HVD1_OL 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_HVD1_IL 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_HVD1_ILP2 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_AUDIO_FP1 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_VICE20_ARC0 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_VICE20_ARC1 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_AVS_TOP 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_ASP_TOP 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_DPFE    13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_DPFE1   14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_SCPU    15

/***************************************************************************
 *UART_ROUTER_SEL_1 - UART Router select 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: UART_ROUTER_SEL_1 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_reserved0_MASK         0xc0000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_reserved0_SHIFT        30

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_1 :: port_11_cpu_sel [29:25] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_MASK   0x3e000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_SHIFT  25
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_NO_CPU 0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_HVD0_ILP2 4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_HVD1_OL 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_HVD1_IL 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_HVD1_ILP2 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_AUDIO_FP1 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_VICE20_ARC0 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_VICE20_ARC1 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_AVS_TOP 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_ASP_TOP 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_DPFE   13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_DPFE1  14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_SCPU   15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_1 :: port_10_cpu_sel [24:20] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_MASK   0x01f00000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_SHIFT  20
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_NO_CPU 0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_HVD0_ILP2 4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_HVD1_OL 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_HVD1_IL 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_HVD1_ILP2 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_AUDIO_FP1 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_VICE20_ARC0 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_VICE20_ARC1 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_AVS_TOP 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_ASP_TOP 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_DPFE   13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_DPFE1  14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_SCPU   15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_1 :: port_9_cpu_sel [19:15] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_MASK    0x000f8000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_SHIFT   15
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_HVD0_ILP2 4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_HVD1_OL 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_HVD1_IL 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_HVD1_ILP2 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_AUDIO_FP1 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_VICE20_ARC0 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_VICE20_ARC1 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_AVS_TOP 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_ASP_TOP 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_DPFE    13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_DPFE1   14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_SCPU    15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_1 :: port_8_cpu_sel [14:10] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_MASK    0x00007c00
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_SHIFT   10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_HVD0_ILP2 4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_HVD1_OL 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_HVD1_IL 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_HVD1_ILP2 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_AUDIO_FP1 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_VICE20_ARC0 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_VICE20_ARC1 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_AVS_TOP 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_ASP_TOP 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_DPFE    13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_DPFE1   14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_SCPU    15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_1 :: port_7_cpu_sel [09:05] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_MASK    0x000003e0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_SHIFT   5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_HVD0_ILP2 4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_HVD1_OL 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_HVD1_IL 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_HVD1_ILP2 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_AUDIO_FP1 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_VICE20_ARC0 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_VICE20_ARC1 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_AVS_TOP 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_ASP_TOP 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_DPFE    13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_DPFE1   14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_SCPU    15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_1 :: port_6_cpu_sel [04:00] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_MASK    0x0000001f
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_SHIFT   0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_HVD0_ILP2 4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_HVD1_OL 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_HVD1_IL 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_HVD1_ILP2 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_AUDIO_FP1 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_VICE20_ARC0 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_VICE20_ARC1 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_AVS_TOP 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_ASP_TOP 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_DPFE    13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_DPFE1   14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_SCPU    15

/***************************************************************************
 *SSP_CONFIG - Serial Slave Port configuration register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SSP_CONFIG :: reserved0 [31:11] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_reserved0_MASK                0xfffff800
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_reserved0_SHIFT               11

/* SUN_TOP_CTRL :: SSP_CONFIG :: serial_adr_cfg [10:07] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_MASK           0x00000780
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_SHIFT          7
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_DEFAULT        0x00000004

/* SUN_TOP_CTRL :: SSP_CONFIG :: probe_mux_sel [06:03] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_MASK            0x00000078
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_SHIFT           3
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SSP_CONFIG :: dly_disable [02:02] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_MASK              0x00000004
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_SHIFT             2
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_DEFAULT           0x00000000

/* SUN_TOP_CTRL :: SSP_CONFIG :: spi_mode [01:01] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_spi_mode_MASK                 0x00000002
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_spi_mode_SHIFT                1

/* SUN_TOP_CTRL :: SSP_CONFIG :: ssp_module_enable [00:00] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_SHIFT       0
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_DEFAULT     0x00000001

/***************************************************************************
 *SERS_REV - SERS Revision Register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_REV :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved0_MASK                  0xffff0000
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved0_SHIFT                 16

/* SUN_TOP_CTRL :: SERS_REV :: reserved_for_eco1 [15:08] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_MASK          0x0000ff00
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_SHIFT         8
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SERS_REV :: BLOCK_SERS_REVISION [07:00] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_MASK        0x000000ff
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_SHIFT       0
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_DEFAULT     0x00000000

/***************************************************************************
 *SERS_CFG - SERS Configuration Register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_CFG :: reserved_for_eco0 [31:29] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_MASK          0xe0000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_SHIFT         29
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: CMD_MODE [28:28] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_MASK                   0x10000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_SHIFT                  28
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_DEFAULT                0x00000001
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_mapped_buffer_mode     0
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_cmd_fifo_mode          1

/* SUN_TOP_CTRL :: SERS_CFG :: Little_Endian [27:27] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_MASK              0x08000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_SHIFT             27
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_DEFAULT           0x00000000

/* union - case mapped_buffer_mode [26:08] */
/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_4 [26:22] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_4_MASK 0x07c00000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_4_SHIFT 22

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_3 [21:17] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_3_MASK 0x003e0000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_3_SHIFT 17

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_2 [16:12] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_2_MASK 0x0001f000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_2_SHIFT 12

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_4 [11:11] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_SHIFT 11
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_3 [10:10] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_SHIFT 10
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_2 [09:09] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_SHIFT 9
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_1 [08:08] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_SHIFT 8
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_DEFAULT 0x00000000

/* union - case cmd_fifo_mode [26:08] */
/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_W_PTR [26:22] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_MASK    0x07c00000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_SHIFT   22
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_R_PTR [21:17] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_MASK    0x003e0000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_SHIFT   17
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_DEFAULT 0x0000001f

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: FIFO_THRESHOLD [16:12] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_MASK 0x0001f000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_SHIFT 12
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_DEFAULT 0x00000010

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: NOT_USED [11:10] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_NOT_USED_MASK     0x00000c00
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_NOT_USED_SHIFT    10
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_NOT_USED_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_FIFO_OV [09:09] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_MASK  0x00000200
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_SHIFT 9
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: DROP_CMDS [08:08] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_MASK    0x00000100
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_SHIFT   8
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: SERS_CFG :: SER_ADR [07:01] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_MASK                    0x000000fe
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_SHIFT                   1
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_DEFAULT                 0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: SOFT_SER_ADR [00:00] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_MASK               0x00000001
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_SHIFT              0
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_DEFAULT            0x00000000

/***************************************************************************
 *SERS_CMD_BUF_%i - Host Serial Write Command Buffer
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_BASE                0x00404428
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_START               0
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_END                 7
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *SERS_CMD_BUF_%i - Host Serial Write Command Buffer
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_CMD_BUF_i :: SERS_CMD_BUF [31:00] */
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_SERS_CMD_BUF_MASK         0xffffffff
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_SERS_CMD_BUF_SHIFT        0


/***************************************************************************
 *SERS_STAT_BUF_%i - Host Serial Read Status Buffer
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_BASE               0x00404448
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_START              0
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_END                1
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *SERS_STAT_BUF_%i - Host Serial Read Status Buffer
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_STAT_BUF_i :: SERS_STAT_BUF [31:00] */
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_SERS_STAT_BUF_MASK       0xffffffff
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_SERS_STAT_BUF_SHIFT      0


/***************************************************************************
 *RO_TEST_BLOCK_SEL - Block select for RO testmode
 ***************************************************************************/
/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: reserved0 [31:18] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_reserved0_MASK         0xfffc0000
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_reserved0_SHIFT        18

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_sub_block_select [17:14] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_MASK 0x0003c000
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SHIFT 14
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_STANDARD_VT_CMOS 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SUPER_HVT_CMOS 1
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SUPER_LVT_CMOS 2
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_STANDARD_VT_NMOS 3
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SUPER_HVT_NMOS 4
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SUPER_LVT_NMOS 5
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_STANDARD_VT_PMOS 6
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SUPER_HVT_PMOS 7
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SUPER_LVT_PMOS 8
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_IO_CMOS 9
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_IO_NMOS 10
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_IO_PMOS 11

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_sub_block_en [13:02] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_MASK 0x00003ffc
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_SHIFT 2
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_DISABLE_RO 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_STANDARD_VT_CMOS_ONE_HOT 1
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_SUPER_HVT_CMOS_ONE_HOT 2
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_SUPER_LVT_CMOS_ONE_HOT 4
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_STANDARD_VT_NMOS_ONE_HOT 8
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_SUPER_HVT_NMOS_ONE_HOT 16
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_SUPER_LVT_NMOS_ONE_HOT 32
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_STANDARD_VT_PMOS_ONE_HOT 64
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_SUPER_HVT_PMOS_ONE_HOT 128
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_SUPER_LVT_PMOS_ONE_HOT 256
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_IO_CMOS_ONE_HOT 512
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_IO_NMOS_ONE_HOT 1024
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_IO_PMOS_ONE_HOT 2048

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_block_select [01:00] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_SHIFT 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_DO_NOT_USE_RO_TEST_ID 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_PROD_OSC0_RO_TEST_ID 1
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_PROD_OSC1_RO_TEST_ID 2
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_UNUSED_3_RO_TEST_ID 3

/***************************************************************************
 *TEST_CONFIGURATION - Test configuration
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_CONFIGURATION :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION_reserved0_MASK        0xfffffff0
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION_reserved0_SHIFT       4

/* SUN_TOP_CTRL :: TEST_CONFIGURATION :: test_configuration [03:00] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION_test_configuration_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION_test_configuration_SHIFT 0
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION_test_configuration_DEFAULT 0x00000000

/***************************************************************************
 *OTP_OPTION_TEST_2 - OTP option test register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_31_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_31_SHIFT 31
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_31_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_30_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_30_SHIFT 30
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_30_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_29 [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_29_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_29_SHIFT 29
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_29_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_28_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_28_SHIFT 28
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_28_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_27_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_27_SHIFT 27
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_27_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_26 [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_26_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_26_SHIFT 26
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_26_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_25_SHIFT 25
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_25_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_24 [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_24_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_24_SHIFT 24
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_24_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_23_SHIFT 23
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_23_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_22_SHIFT 22
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_22_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_21_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_21_SHIFT 21
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_21_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_20_SHIFT 20
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_20_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_19 [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_19_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_19_SHIFT 19
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_19_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_18 [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_18_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_18_SHIFT 18
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_18_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_17_SHIFT 17
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_17_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_16_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_16_SHIFT 16
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_16_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_15_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_15_SHIFT 15
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_15_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_14_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_14_SHIFT 14
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_14_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_13_SHIFT 13
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_13_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_12_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_12_SHIFT 12
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_12_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_11_SHIFT 11
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_11_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_10_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_10_SHIFT 10
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_10_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_9_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_9_SHIFT 9
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_8_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_8_SHIFT 8
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_8_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_7_SHIFT 7
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_6_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_6_SHIFT 6
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_6_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_5_SHIFT 5
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_5_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_4_SHIFT 4
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_3_SHIFT 3
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_2 [02:02] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_2_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_2_SHIFT 2
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_2_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_1_SHIFT 1
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_1_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_0_DEFAULT 0x00000000

/***************************************************************************
 *OTP_OPTION_STATUS_2 - OTP option status register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_31_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_31_SHIFT 31
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_31_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_30_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_30_SHIFT 30
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_30_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_29 [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_29_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_29_SHIFT 29
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_29_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_28_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_28_SHIFT 28
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_28_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_27_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_27_SHIFT 27
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_27_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_26 [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_26_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_26_SHIFT 26
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_26_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_25_SHIFT 25
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_25_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_24 [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_24_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_24_SHIFT 24
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_24_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_23_SHIFT 23
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_23_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_22_SHIFT 22
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_22_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_21_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_21_SHIFT 21
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_21_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_20_SHIFT 20
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_20_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_19 [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_19_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_19_SHIFT 19
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_19_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_18 [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_18_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_18_SHIFT 18
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_18_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_17_SHIFT 17
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_17_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_16_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_16_SHIFT 16
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_16_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_15_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_15_SHIFT 15
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_15_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_14_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_14_SHIFT 14
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_14_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_13_SHIFT 13
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_13_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_12_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_12_SHIFT 12
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_12_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_11_SHIFT 11
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_11_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_10_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_10_SHIFT 10
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_10_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_9_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_9_SHIFT 9
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_8_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_8_SHIFT 8
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_8_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_7_SHIFT 7
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_6_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_6_SHIFT 6
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_6_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_5_SHIFT 5
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_5_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_4_SHIFT 4
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_3_SHIFT 3
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_2 [02:02] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_2_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_2_SHIFT 2
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_2_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_1_SHIFT 1
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_1_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_BVN - SRAM POWER GATE BVN
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_BVN :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVN_reserved0_MASK       0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVN_reserved0_SHIFT      2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_BVN :: SRAM_PDA_OUT_BVN [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVN_SRAM_PDA_OUT_BVN_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVN_SRAM_PDA_OUT_BVN_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_BVN :: SRAM_PDA_IN_BVN [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVN_SRAM_PDA_IN_BVN_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVN_SRAM_PDA_IN_BVN_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVN_SRAM_PDA_IN_BVN_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_BVNE - SRAM POWER GATE BVNE
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_BVNE :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNE_reserved0_MASK      0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNE_reserved0_SHIFT     2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_BVNE :: SRAM_PDA_OUT_BVNE [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNE_SRAM_PDA_OUT_BVNE_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNE_SRAM_PDA_OUT_BVNE_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_BVNE :: SRAM_PDA_IN_BVNE [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNE_SRAM_PDA_IN_BVNE_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNE_SRAM_PDA_IN_BVNE_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNE_SRAM_PDA_IN_BVNE_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_BVNM - SRAM POWER GATE BVNM
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_BVNM :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNM_reserved0_MASK      0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNM_reserved0_SHIFT     2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_BVNM :: SRAM_PDA_OUT_BVNM [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNM_SRAM_PDA_OUT_BVNM_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNM_SRAM_PDA_OUT_BVNM_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_BVNM :: SRAM_PDA_IN_BVNM [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNM_SRAM_PDA_IN_BVNM_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNM_SRAM_PDA_IN_BVNM_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_BVNM_SRAM_PDA_IN_BVNM_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_ASP - SRAM POWER GATE ASP
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_ASP :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_ASP_reserved0_MASK       0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_ASP_reserved0_SHIFT      2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_ASP :: SRAM_PDA_OUT_ASP [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_ASP_SRAM_PDA_OUT_ASP_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_ASP_SRAM_PDA_OUT_ASP_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_ASP :: SRAM_PDA_IN_ASP [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_ASP_SRAM_PDA_IN_ASP_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_ASP_SRAM_PDA_IN_ASP_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_ASP_SRAM_PDA_IN_ASP_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_VICE0 - SRAM POWER GATE VICE0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_VICE0 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VICE0_reserved0_MASK     0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VICE0_reserved0_SHIFT    2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_VICE0 :: SRAM_PDA_OUT_VICE0 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VICE0_SRAM_PDA_OUT_VICE0_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VICE0_SRAM_PDA_OUT_VICE0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_VICE0 :: SRAM_PDA_IN_VICE0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VICE0_SRAM_PDA_IN_VICE0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VICE0_SRAM_PDA_IN_VICE0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VICE0_SRAM_PDA_IN_VICE0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_M2MC0 - SRAM POWER GATE M2MC0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_M2MC0 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_M2MC0_reserved0_MASK     0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_M2MC0_reserved0_SHIFT    2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_M2MC0 :: SRAM_PDA_OUT_M2MC0 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_M2MC0_SRAM_PDA_OUT_M2MC0_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_M2MC0_SRAM_PDA_OUT_M2MC0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_M2MC0 :: SRAM_PDA_IN_M2MC0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_M2MC0_SRAM_PDA_IN_M2MC0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_M2MC0_SRAM_PDA_IN_M2MC0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_M2MC0_SRAM_PDA_IN_M2MC0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_AIO - SRAM POWER GATE AIO
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_AIO :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AIO_reserved0_MASK       0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AIO_reserved0_SHIFT      2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_AIO :: SRAM_PDA_OUT_AIO [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AIO_SRAM_PDA_OUT_AIO_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AIO_SRAM_PDA_OUT_AIO_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_AIO :: SRAM_PDA_IN_AIO [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AIO_SRAM_PDA_IN_AIO_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AIO_SRAM_PDA_IN_AIO_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AIO_SRAM_PDA_IN_AIO_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_VEC - SRAM POWER GATE VEC
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_VEC :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VEC_reserved0_MASK       0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VEC_reserved0_SHIFT      2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_VEC :: SRAM_PDA_OUT_VEC [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VEC_SRAM_PDA_OUT_VEC_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VEC_SRAM_PDA_OUT_VEC_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_VEC :: SRAM_PDA_IN_VEC [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VEC_SRAM_PDA_IN_VEC_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VEC_SRAM_PDA_IN_VEC_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_VEC_SRAM_PDA_IN_VEC_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_MMM2MC0 - SRAM POWER GATE MMM2MC0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_MMM2MC0 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_MMM2MC0_reserved0_MASK   0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_MMM2MC0_reserved0_SHIFT  2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_MMM2MC0 :: SRAM_PDA_OUT_MMM2MC0 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_MMM2MC0_SRAM_PDA_OUT_MMM2MC0_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_MMM2MC0_SRAM_PDA_OUT_MMM2MC0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_MMM2MC0 :: SRAM_PDA_IN_MMM2MC0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_MMM2MC0_SRAM_PDA_IN_MMM2MC0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_MMM2MC0_SRAM_PDA_IN_MMM2MC0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_MMM2MC0_SRAM_PDA_IN_MMM2MC0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_V3D - SRAM POWER GATE V3D
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_V3D :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_V3D_reserved0_MASK       0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_V3D_reserved0_SHIFT      2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_V3D :: SRAM_PDA_OUT_V3D [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_V3D_SRAM_PDA_OUT_V3D_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_V3D_SRAM_PDA_OUT_V3D_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_V3D :: SRAM_PDA_IN_V3D [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_V3D_SRAM_PDA_IN_V3D_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_V3D_SRAM_PDA_IN_V3D_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_V3D_SRAM_PDA_IN_V3D_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_SWITCH - SRAM POWER GATE SWITCH
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_SWITCH :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SWITCH_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SWITCH_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_SWITCH :: SRAM_PDA_OUT_SWITCH [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SWITCH_SRAM_PDA_OUT_SWITCH_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SWITCH_SRAM_PDA_OUT_SWITCH_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_SWITCH :: SRAM_PDA_IN_SWITCH [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SWITCH_SRAM_PDA_IN_SWITCH_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SWITCH_SRAM_PDA_IN_SWITCH_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SWITCH_SRAM_PDA_IN_SWITCH_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_SYSPORT0 - SRAM POWER GATE SYSPORT0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_SYSPORT0 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT0_reserved0_MASK  0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT0_reserved0_SHIFT 2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_SYSPORT0 :: SRAM_PDA_OUT_SYSPORT0 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT0_SRAM_PDA_OUT_SYSPORT0_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT0_SRAM_PDA_OUT_SYSPORT0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_SYSPORT0 :: SRAM_PDA_IN_SYSPORT0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT0_SRAM_PDA_IN_SYSPORT0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT0_SRAM_PDA_IN_SYSPORT0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT0_SRAM_PDA_IN_SYSPORT0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_SYSPORT1 - SRAM POWER GATE SYSPORT1
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_SYSPORT1 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT1_reserved0_MASK  0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT1_reserved0_SHIFT 2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_SYSPORT1 :: SRAM_PDA_OUT_SYSPORT1 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT1_SRAM_PDA_OUT_SYSPORT1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT1_SRAM_PDA_OUT_SYSPORT1_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_SYSPORT1 :: SRAM_PDA_IN_SYSPORT1 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT1_SRAM_PDA_IN_SYSPORT1_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT1_SRAM_PDA_IN_SYSPORT1_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SYSPORT1_SRAM_PDA_IN_SYSPORT1_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_DVPHR - SRAM POWER GATE DVPHR
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_DVPHR :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_DVPHR_reserved0_MASK     0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_DVPHR_reserved0_SHIFT    2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_DVPHR :: SRAM_PDA_OUT_DVPHR [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_DVPHR_SRAM_PDA_OUT_DVPHR_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_DVPHR_SRAM_PDA_OUT_DVPHR_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_DVPHR :: SRAM_PDA_IN_DVPHR [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_DVPHR_SRAM_PDA_IN_DVPHR_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_DVPHR_SRAM_PDA_IN_DVPHR_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_DVPHR_SRAM_PDA_IN_DVPHR_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_RAAGA0 - SRAM POWER GATE RAAGA0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_RAAGA0 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_RAAGA0_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_RAAGA0_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_RAAGA0 :: SRAM_PDA_OUT_RAAGA0 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_RAAGA0_SRAM_PDA_OUT_RAAGA0_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_RAAGA0_SRAM_PDA_OUT_RAAGA0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_RAAGA0 :: SRAM_PDA_IN_RAAGA0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_RAAGA0_SRAM_PDA_IN_RAAGA0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_RAAGA0_SRAM_PDA_IN_RAAGA0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_RAAGA0_SRAM_PDA_IN_RAAGA0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_SPARE15 - SRAM POWER GATE SPARE15
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_SPARE15 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SPARE15_reserved0_MASK   0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SPARE15_reserved0_SHIFT  2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_SPARE15 :: SRAM_PDA_OUT_SPARE15 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SPARE15_SRAM_PDA_OUT_SPARE15_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SPARE15_SRAM_PDA_OUT_SPARE15_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_SPARE15 :: SRAM_PDA_IN_SPARE15 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SPARE15_SRAM_PDA_IN_SPARE15_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SPARE15_SRAM_PDA_IN_SPARE15_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_SPARE15_SRAM_PDA_IN_SPARE15_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_HVD0 - SRAM POWER GATE HVD0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVD0 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD0_reserved0_MASK      0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD0_reserved0_SHIFT     2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVD0 :: SRAM_PDA_OUT_HVD0 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD0_SRAM_PDA_OUT_HVD0_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD0_SRAM_PDA_OUT_HVD0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVD0 :: SRAM_PDA_IN_HVD0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD0_SRAM_PDA_IN_HVD0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD0_SRAM_PDA_IN_HVD0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD0_SRAM_PDA_IN_HVD0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_HVDP0 - SRAM POWER GATE HVDP0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVDP0 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP0_reserved0_MASK     0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP0_reserved0_SHIFT    2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVDP0 :: SRAM_PDA_OUT_HVDP0 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP0_SRAM_PDA_OUT_HVDP0_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP0_SRAM_PDA_OUT_HVDP0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVDP0 :: SRAM_PDA_IN_HVDP0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP0_SRAM_PDA_IN_HVDP0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP0_SRAM_PDA_IN_HVDP0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP0_SRAM_PDA_IN_HVDP0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_AVDP0 - SRAM POWER GATE AVDP0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_AVDP0 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP0_reserved0_MASK     0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP0_reserved0_SHIFT    2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_AVDP0 :: SRAM_PDA_OUT_AVDP0 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP0_SRAM_PDA_OUT_AVDP0_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP0_SRAM_PDA_OUT_AVDP0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_AVDP0 :: SRAM_PDA_IN_AVDP0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP0_SRAM_PDA_IN_AVDP0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP0_SRAM_PDA_IN_AVDP0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP0_SRAM_PDA_IN_AVDP0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_HVD1 - SRAM POWER GATE HVD1
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVD1 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD1_reserved0_MASK      0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD1_reserved0_SHIFT     2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVD1 :: SRAM_PDA_OUT_HVD1 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD1_SRAM_PDA_OUT_HVD1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD1_SRAM_PDA_OUT_HVD1_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVD1 :: SRAM_PDA_IN_HVD1 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD1_SRAM_PDA_IN_HVD1_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD1_SRAM_PDA_IN_HVD1_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVD1_SRAM_PDA_IN_HVD1_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_HVDP1 - SRAM POWER GATE HVDP1
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVDP1 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP1_reserved0_MASK     0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP1_reserved0_SHIFT    2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVDP1 :: SRAM_PDA_OUT_HVDP1 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP1_SRAM_PDA_OUT_HVDP1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP1_SRAM_PDA_OUT_HVDP1_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVDP1 :: SRAM_PDA_IN_HVDP1 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP1_SRAM_PDA_IN_HVDP1_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP1_SRAM_PDA_IN_HVDP1_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDP1_SRAM_PDA_IN_HVDP1_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_AVDP1 - SRAM POWER GATE AVDP1
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_AVDP1 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP1_reserved0_MASK     0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP1_reserved0_SHIFT    2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_AVDP1 :: SRAM_PDA_OUT_AVDP1 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP1_SRAM_PDA_OUT_AVDP1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP1_SRAM_PDA_OUT_AVDP1_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_AVDP1 :: SRAM_PDA_IN_AVDP1 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP1_SRAM_PDA_IN_AVDP1_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP1_SRAM_PDA_IN_AVDP1_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_AVDP1_SRAM_PDA_IN_AVDP1_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_HVDS0 - SRAM POWER GATE HVDS0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVDS0 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS0_reserved0_MASK     0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS0_reserved0_SHIFT    2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVDS0 :: SRAM_PDA_OUT_HVDS0 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS0_SRAM_PDA_OUT_HVDS0_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS0_SRAM_PDA_OUT_HVDS0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVDS0 :: SRAM_PDA_IN_HVDS0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS0_SRAM_PDA_IN_HVDS0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS0_SRAM_PDA_IN_HVDS0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS0_SRAM_PDA_IN_HVDS0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_HVDS1 - SRAM POWER GATE HVDS1
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVDS1 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS1_reserved0_MASK     0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS1_reserved0_SHIFT    2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVDS1 :: SRAM_PDA_OUT_HVDS1 [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS1_SRAM_PDA_OUT_HVDS1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS1_SRAM_PDA_OUT_HVDS1_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HVDS1 :: SRAM_PDA_IN_HVDS1 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS1_SRAM_PDA_IN_HVDS1_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS1_SRAM_PDA_IN_HVDS1_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HVDS1_SRAM_PDA_IN_HVDS1_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_XPT - SRAM POWER GATE XPT
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_XPT :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_XPT_reserved0_MASK       0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_XPT_reserved0_SHIFT      2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_XPT :: SRAM_PDA_OUT_XPT [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_XPT_SRAM_PDA_OUT_XPT_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_XPT_SRAM_PDA_OUT_XPT_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_XPT :: SRAM_PDA_IN_XPT [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_XPT_SRAM_PDA_IN_XPT_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_XPT_SRAM_PDA_IN_XPT_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_XPT_SRAM_PDA_IN_XPT_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_HIF - SRAM POWER GATE HIF
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HIF :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HIF_reserved0_MASK       0xfffffffc
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HIF_reserved0_SHIFT      2

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HIF :: SRAM_PDA_OUT_HIF [01:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HIF_SRAM_PDA_OUT_HIF_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HIF_SRAM_PDA_OUT_HIF_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_HIF :: SRAM_PDA_IN_HIF [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HIF_SRAM_PDA_IN_HIF_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HIF_SRAM_PDA_IN_HIF_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_HIF_SRAM_PDA_IN_HIF_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_BSP - MEMORY STANDBY BSP
 ***************************************************************************/
/* SUN_TOP_CTRL :: MEMORY_STANDBY_BSP :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_BSP_reserved0_MASK        0xfffffffe
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_BSP_reserved0_SHIFT       1

/* SUN_TOP_CTRL :: MEMORY_STANDBY_BSP :: MEMORY_STANDBY_ENABLE_BSP [00:00] */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_BSP_MEMORY_STANDBY_ENABLE_BSP_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_BSP_MEMORY_STANDBY_ENABLE_BSP_SHIFT 0
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_BSP_MEMORY_STANDBY_ENABLE_BSP_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_HIF - MEMORY STANDBY HIF
 ***************************************************************************/
/* SUN_TOP_CTRL :: MEMORY_STANDBY_HIF :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_HIF_reserved0_MASK        0xfffffffe
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_HIF_reserved0_SHIFT       1

/* SUN_TOP_CTRL :: MEMORY_STANDBY_HIF :: MEMORY_STANDBY_ENABLE_HIF [00:00] */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_HIF_MEMORY_STANDBY_ENABLE_HIF_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_HIF_MEMORY_STANDBY_ENABLE_HIF_SHIFT 0
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_HIF_MEMORY_STANDBY_ENABLE_HIF_DEFAULT 0x00000000

#endif /* #ifndef BCHP_SUN_TOP_CTRL_H__ */

/* End of File */
