#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Sep  7 08:08:33 2017
# Process ID: 20581
# Current directory: /home/A01577421/Desktop/ECE2700/Lab1
# Command line: vivado
# Log file: /home/A01577421/Desktop/ECE2700/Lab1/vivado.log
# Journal file: /home/A01577421/Desktop/ECE2700/Lab1/vivado.jou
#-----------------------------------------------------------
start_gui
create_project myandgate /home/A01577421/Desktop/ECE2700/Lab1/myandgate -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir /home/A01577421/Desktop/ECE2700/Lab1/myandgate/myandgate.srcs/sources_1/new
close [ open /home/A01577421/Desktop/ECE2700/Lab1/myandgate/myandgate.srcs/sources_1/new/myandgate.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab1/myandgate/myandgate.srcs/sources_1/new/myandgate.v
import_files -fileset constrs_1 -force -norecurse /opt/software/xilinx/Basys3_Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/A01577421/Desktop/ECE2700/Lab1/myandgate/myandgate.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/A01577421/Desktop/ECE2700/Lab1/myandgate/myandgate.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 /home/A01577421/Desktop/ECE2700/Lab1/myandgate/myandgate.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {40ns} -objects [current_fileset -simset]
launch_simulation
source testbench.tcl
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab1/myandgate/myandgate.runs/impl_1/myandgate.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab1/myandgate/myandgate.runs/impl_1/myandgate.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev  [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.FILES [list "/home/A01577421/Desktop/ECE2700/Lab1/myandgate/myandgate.runs/impl_1/myandgate.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.PRM_FILE {/home/A01577421/Desktop/ECE2700/Lab1/impl_1.prm} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.BPI_RS_PINS {none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices] 0]]; program_hw_devices [lindex [get_hw_devices] 0]; }; 
program_hw_cfgmem -hw_cfgmem [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
close_sim
close_project
create_project ClockDivider /home/A01577421/Desktop/ECE2700/Lab1/ClockDivider -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir /home/A01577421/Desktop/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new
close [ open /home/A01577421/Desktop/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v w ]
add_files /home/A01577421/Desktop/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v
import_files -fileset constrs_1 -force -norecurse /opt/software/xilinx/Basys3_Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/A01577421/Desktop/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/A01577421/Desktop/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 /home/A01577421/Desktop/ECE2700/Lab1/ClockDivider/ClockDivider.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source testbench.tcl
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab1/ClockDivider/ClockDivider.runs/impl_1/ClockDivider.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab1/ClockDivider/ClockDivider.runs/impl_1/ClockDivider.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab1/ClockDivider/ClockDivider.runs/impl_1/ClockDivider.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab1/ClockDivider/ClockDivider.runs/impl_1/ClockDivider.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab1/ClockDivider/ClockDivider.runs/impl_1/ClockDivider.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_sim
close_project
create_project ClockDividerBlock /home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
import_files -fileset constrs_1 -force -norecurse /opt/software/xilinx/Basys3_Master.xdc
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
startgroup
set_property -dict [list CONFIG.Output_Width {25} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {17D7840} CONFIG.Sync_Threshold_Output {true} CONFIG.Threshold_Value {17D7840} CONFIG.Load {false}] [get_bd_cells c_counter_binary_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_1
endgroup
set_property location {1 67 -185} [get_bd_cells c_counter_binary_0]
set_property location {1.5 265 -195} [get_bd_cells c_counter_binary_1]
set_property -dict [list CONFIG.Output_Width {1}] [get_bd_cells c_counter_binary_1]
create_bd_port -dir I clkin
set_property location {-86 -185} [get_bd_ports clkin]
create_bd_port -dir O clkout
set_property location {393 -190} [get_bd_ports clkout]
startgroup
connect_bd_net [get_bd_ports clkin] [get_bd_pins c_counter_binary_0/CLK]
connect_bd_net [get_bd_ports clkin] [get_bd_ports clkout]
endgroup
delete_bd_objs [get_bd_nets clkin_1]
connect_bd_net [get_bd_ports clkin] [get_bd_pins c_counter_binary_0/CLK]
connect_bd_net [get_bd_pins c_counter_binary_0/THRESH0] [get_bd_pins c_counter_binary_1/CLK]
connect_bd_net [get_bd_ports clkout] [get_bd_pins c_counter_binary_1/Q]
save_bd_design
make_wrapper -files [get_files /home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/A01577421/Desktop/ECE2700/Lab1/ClockDividerBlock/ClockDividerBlock.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
