

================================================================
== Synthesis Summary Report of 'bgn_inference'
================================================================
+ General Information: 
    * Date:           Sun Mar  1 01:54:18 2026
    * Version:        2025.2 (Build 6295257 on Nov 14 2025)
    * Project:        mnist_mlp_bgn
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-2
    

* Performance & Resource Estimates: 
+-------------------------------------------+------+---------------+----------+---------+-------+----------+---------+-----------+------+---------+---------+-----------+-----------+-----+
|                  Modules                  | Issue|               | Iteration|         |  Trip |          |       Latency       |      |         |         |           |           |     |
|                  & Loops                  | Type | Violation Type|  Latency | Interval| Count | Pipelined| (cycles)|    (ns)   | Slack|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
+-------------------------------------------+------+---------------+----------+---------+-------+----------+---------+-----------+------+---------+---------+-----------+-----------+-----+
|+ bgn_inference                            |     -|              -|         -|    22420|      -|        no|    22419|  2.242e+05|  0.21|   6 (2%)|   3 (1%)|  1187 (1%)|  1652 (3%)|    -|
| + bgn_inference_Pipeline_LAYER1_XNOR_POP  |     -|              -|         -|        -|      -|       yes|    16009|  1.601e+05|  1.67|  2 (~0%)|  2 (~0%)|  435 (~0%)|   551 (1%)|    -|
|  o LAYER1_XNOR_POP                        |     -|              -|         9|        1|  16000|       yes|    16007|  1.601e+05|  7.30|        -|        -|          -|          -|    -|
| + bgn_inference_Pipeline_LAYER2_MAC       |     -|              -|         -|        -|      -|       yes|     6406|  6.406e+04|  0.21|   4 (1%)|  1 (~0%)|  405 (~0%)|  515 (~0%)|    -|
|  o LAYER2_MAC                             |     -|              -|         6|        1|   6400|       yes|     6404|  6.404e+04|  7.30|        -|        -|          -|          -|    -|
+-------------------------------------------+------+---------------+----------+---------+-------+----------+---------+-----------+------+---------+---------+-----------+-----------+-----+
    Name Prefix: '+' for module, 'o' for loop, '*' for dataflow


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_CTRL | 32         | 8             | 128    | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CTRL | prediction      | 0x10   | 32    | R      | Data signal of prediction        |                                                                      |
| s_axi_CTRL | prediction_ctrl | 0x14   | 32    | R      | Control signal of prediction     | 0=prediction_ap_vld                                                  |
| s_axi_CTRL | mode            | 0x20   | 32    | W      | Data signal of mode              |                                                                      |
| s_axi_CTRL | wr_addr         | 0x28   | 32    | W      | Data signal of wr_addr           |                                                                      |
| s_axi_CTRL | wr_data         | 0x30   | 32    | W      | Data signal of wr_data           |                                                                      |
+------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* BRAM
+------------------+------------+---------------+
| Interface        | Data Width | Address Width |
+------------------+------------+---------------+
| weight_mem_PORTA | 32         | 32            |
+------------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------+
| Argument   | Direction | Datatype     |
+------------+-----------+--------------+
| input_img  | in        | ap_uint<32>* |
| weight_mem | inout     | ap_uint<32>* |
| prediction | out       | int*         |
| mode       | in        | ap_uint<32>  |
| wr_addr    | in        | ap_uint<32>  |
| wr_data    | in        | ap_uint<32>  |
+------------+-----------+--------------+

* SW-to-HW Mapping
+------------+------------------+-----------+-------------------------------------------+
| Argument   | HW Interface     | HW Type   | HW Info                                   |
+------------+------------------+-----------+-------------------------------------------+
| input_img  | s_axi_CTRL       | memory    | name=input_img offset=128 range=128       |
| weight_mem | weight_mem_PORTA | interface |                                           |
| prediction | s_axi_CTRL       | register  | name=prediction offset=0x10 range=32      |
| prediction | s_axi_CTRL       | register  | name=prediction_ctrl offset=0x14 range=32 |
| mode       | s_axi_CTRL       | register  | name=mode offset=0x20 range=32            |
| wr_addr    | s_axi_CTRL       | register  | name=wr_addr offset=0x28 range=32         |
| wr_data    | s_axi_CTRL       | register  | name=wr_data offset=0x30 range=32         |
+------------+------------------+-----------+-------------------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+----------------+--------+-----------+---------+
| Name                                      | DSP | Pragma | Variable       | Op     | Impl      | Latency |
+-------------------------------------------+-----+--------+----------------+--------+-----------+---------+
| + bgn_inference                           | 3   |        |                |        |           |         |
|   icmp_ln40_fu_161_p2                     |     |        | icmp_ln40      | seteq  | auto      | 0       |
|   icmp_ln42_fu_177_p2                     |     |        | icmp_ln42      | seteq  | auto      | 0       |
|  + bgn_inference_Pipeline_LAYER1_XNOR_POP | 2   |        |                |        |           |         |
|    icmp_ln57_fu_247_p2                    |     |        | icmp_ln57      | seteq  | auto      | 0       |
|    add_ln57_fu_253_p2                     |     |        | add_ln57       | add    | fabric    | 0       |
|    icmp_ln62_fu_265_p2                    |     |        | icmp_ln62      | seteq  | auto      | 0       |
|    select_ln57_fu_271_p3                  |     |        | select_ln57    | select | auto_sel  | 0       |
|    select_ln57_1_fu_1042_p3               |     |        | select_ln57_1  | select | auto_sel  | 0       |
|    add_ln57_1_fu_279_p2                   |     |        | add_ln57_1     | add    | fabric    | 0       |
|    select_ln57_2_fu_285_p3                |     |        | select_ln57_2  | select | auto_sel  | 0       |
|    mac_muladd_10ns_5ns_5ns_14_4_1_U1      | 1   |        | mul_ln62       | mul    | dsp_slice | 3       |
|    mac_muladd_10ns_5ns_5ns_14_4_1_U1      | 1   |        | addr           | add    | dsp_slice | 3       |
|    xor_ln69_fu_341_p2                     |     |        | xor_ln69       | xor    | auto      | 0       |
|    xnor_res_fu_347_p2                     |     |        | xnor_res       | xor    | auto      | 0       |
|    add_ln70_fu_733_p2                     |     |        | add_ln70       | add    | fabric    | 0       |
|    add_ln70_1_fu_743_p2                   |     |        | add_ln70_1     | add    | fabric    | 0       |
|    add_ln70_2_fu_753_p2                   |     |        | add_ln70_2     | add    | fabric    | 0       |
|    add_ln70_3_fu_763_p2                   |     |        | add_ln70_3     | add    | fabric    | 0       |
|    add_ln70_4_fu_773_p2                   |     |        | add_ln70_4     | add    | fabric    | 0       |
|    add_ln70_5_fu_783_p2                   |     |        | add_ln70_5     | add    | fabric    | 0       |
|    add_ln70_6_fu_793_p2                   |     |        | add_ln70_6     | add    | fabric    | 0       |
|    add_ln70_7_fu_803_p2                   |     |        | add_ln70_7     | add    | fabric    | 0       |
|    add_ln70_8_fu_813_p2                   |     |        | add_ln70_8     | add    | fabric    | 0       |
|    add_ln70_9_fu_823_p2                   |     |        | add_ln70_9     | add    | fabric    | 0       |
|    add_ln70_10_fu_833_p2                  |     |        | add_ln70_10    | add    | fabric    | 0       |
|    add_ln70_11_fu_843_p2                  |     |        | add_ln70_11    | add    | fabric    | 0       |
|    add_ln70_12_fu_853_p2                  |     |        | add_ln70_12    | add    | fabric    | 0       |
|    add_ln70_13_fu_863_p2                  |     |        | add_ln70_13    | add    | fabric    | 0       |
|    add_ln70_14_fu_873_p2                  |     |        | add_ln70_14    | add    | fabric    | 0       |
|    add_ln70_15_fu_883_p2                  |     |        | add_ln70_15    | add    | fabric    | 0       |
|    add_ln70_16_fu_893_p2                  |     |        | add_ln70_16    | add    | fabric    | 0       |
|    add_ln70_17_fu_903_p2                  |     |        | add_ln70_17    | add    | fabric    | 0       |
|    add_ln70_18_fu_913_p2                  |     |        | add_ln70_18    | add    | fabric    | 0       |
|    add_ln70_19_fu_923_p2                  |     |        | add_ln70_19    | add    | fabric    | 0       |
|    add_ln70_20_fu_933_p2                  |     |        | add_ln70_20    | add    | fabric    | 0       |
|    add_ln70_21_fu_943_p2                  |     |        | add_ln70_21    | add    | fabric    | 0       |
|    add_ln70_22_fu_953_p2                  |     |        | add_ln70_22    | add    | fabric    | 0       |
|    add_ln70_23_fu_963_p2                  |     |        | add_ln70_23    | add    | fabric    | 0       |
|    add_ln70_24_fu_973_p2                  |     |        | add_ln70_24    | add    | fabric    | 0       |
|    add_ln70_25_fu_983_p2                  |     |        | add_ln70_25    | add    | fabric    | 0       |
|    add_ln70_26_fu_993_p2                  |     |        | add_ln70_26    | add    | fabric    | 0       |
|    add_ln70_27_fu_1003_p2                 |     |        | add_ln70_27    | add    | fabric    | 0       |
|    add_ln70_28_fu_1013_p2                 |     |        | add_ln70_28    | add    | fabric    | 0       |
|    add_ln70_29_fu_1023_p2                 |     |        | add_ln70_29    | add    | fabric    | 0       |
|    add_ln70_30_fu_1033_p2                 |     |        | add_ln70_30    | add    | fabric    | 0       |
|    popcount_acc_1_fu_1052_p2              |     |        | popcount_acc_1 | add    | fabric    | 0       |
|    j_1_fu_297_p2                          |     |        | j_1            | add    | fabric    | 0       |
|    icmp_ln62_1_fu_303_p2                  |     |        | icmp_ln62_1    | seteq  | auto      | 0       |
|    bipolar_val_fu_1066_p2                 |     |        | bipolar_val    | add    | fabric    | 0       |
|    mac_muladd_11s_5ns_13s_16_4_1_U2       | 1   |        | mul_ln76       | mul    | dsp_slice | 3       |
|    mac_muladd_11s_5ns_13s_16_4_1_U2       | 1   |        | bn_calc        | add    | dsp_slice | 3       |
|    icmp_ln81_fu_1106_p2                   |     |        | icmp_ln81      | setgt  | auto      | 0       |
|    select_ln81_fu_1112_p3                 |     |        | select_ln81    | select | auto_sel  | 0       |
|  + bgn_inference_Pipeline_LAYER2_MAC      | 1   |        |                |        |           |         |
|    icmp_ln88_fu_187_p2                    |     |        | icmp_ln88      | seteq  | auto      | 0       |
|    add_ln88_fu_193_p2                     |     |        | add_ln88       | add    | fabric    | 0       |
|    icmp_ln93_fu_205_p2                    |     |        | icmp_ln93      | seteq  | auto      | 0       |
|    select_ln84_fu_211_p3                  |     |        | select_ln84    | select | auto_sel  | 0       |
|    grp_fu_424_p2                          |     |        | select_ln84_1  | select | auto_sel  | 0       |
|    add_ln88_1_fu_219_p2                   |     |        | add_ln88_1     | add    | fabric    | 0       |
|    select_ln88_fu_225_p3                  |     |        | select_ln88    | select | auto_sel  | 0       |
|    select_ln88_1_fu_330_p3                |     |        | select_ln88_1  | select | auto_sel  | 0       |
|    select_ln88_2_fu_337_p3                |     |        | select_ln88_2  | select | auto_sel  | 0       |
|    mac_muladd_7ns_6s_31s_31_4_1_U9        | 1   |        | mul_ln96       | mul    | dsp_slice | 3       |
|    mac_muladd_7ns_6s_31s_31_4_1_U9        | 1   |        | sext_ln95      | sext   | dsp_slice | 3       |
|    mac_muladd_7ns_6s_31s_31_4_1_U9        | 1   |        | accumulator_1  | add    | dsp_slice | 3       |
|    add_ln93_fu_233_p2                     |     |        | add_ln93       | add    | fabric    | 0       |
|    final_score_fu_361_p2                  |     |        | final_score    | add    | fabric    | 0       |
|    icmp_ln104_fu_371_p2                   |     |        | icmp_ln104     | setgt  | auto      | 0       |
|    max_score_1_fu_377_p3                  |     |        | max_score_1    | select | auto_sel  | 0       |
|    class_idx_1_fu_388_p3                  |     |        | class_idx_1    | select | auto_sel  | 0       |
+-------------------------------------------+-----+--------+----------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------------------------------+--------------+-----------+------+------+--------+------------+--------+---------+------------------+
| Name                                      | Usage        | Type      | BRAM | URAM | Pragma | Variable   | Impl   | Latency | Bitwidth, Depth, |
|                                           |              |           |      |      |        |            |        |         | Banks            |
+-------------------------------------------+--------------+-----------+------+------+--------+------------+--------+---------+------------------+
| + bgn_inference                           |              |           | 6    | 0    |        |            |        |         |                  |
|   CTRL_s_axi_U                            | interface    | s_axilite |      |      |        |            |        |         |                  |
|   hidden_out_U                            | ram_1p array |           |      |      | yes    | hidden_out | lutram | 1       | 7, 640, 1        |
|  + bgn_inference_Pipeline_LAYER1_XNOR_POP |              |           | 2    | 0    |        |            |        |         |                  |
|    bn_scale_U                             | rom_1p       |           | 1    |      | pragma | bn_scale   | bram   | 1       | 5, 640, 1        |
|    bn_offset_U                            | rom_1p       |           | 1    |      | pragma | bn_offset  | bram   | 1       | 13, 640, 1       |
|  + bgn_inference_Pipeline_LAYER2_MAC      |              |           | 4    | 0    |        |            |        |         |                  |
|    weights_l2_U                           | rom_1p       |           | 3    |      | pragma | weights_l2 | bram   | 1       | 6, 6400, 1       |
|    bias_l2_U                              | rom_1p       |           | 1    |      | pragma | bias_l2    | bram   | 1       | 4, 10, 1         |
+-------------------------------------------+--------------+-----------+------+------+--------+------------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+--------------+-------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| Type         | Options                                   | Location                                | Messages                                                                                                                         |
+--------------+-------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| BIND_STORAGE | variable=weight_mem type=ram_2p impl=bram | in bgn_inference (bgn_inference.cpp:38) | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
| PIPELINE     | ii=1                                      | in bgn_inference (bgn_inference.cpp:41) | pipeline pragma is ignored, because it can be only applied inside loop body or function body                                     |
+--------------+-------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+

* Inferred Pragmas
+--------------+---------+------------------------------------------------------------------------------+-------------------------------+
| Type         | Options | Location                                                                     | Inferred From                 |
+--------------+---------+------------------------------------------------------------------------------+-------------------------------+
| LOOP_FLATTEN |         | loop LAYER1 (bgn_inference.cpp:57:5) in bgn_inference (bgn_inference.cpp:57) | pipeline bgn_inference.cpp:63 |
| LOOP_FLATTEN |         | loop LAYER2 (bgn_inference.cpp:88:5) in bgn_inference (bgn_inference.cpp:88) | pipeline bgn_inference.cpp:94 |
+--------------+---------+------------------------------------------------------------------------------+-------------------------------+

* Valid Pragma Syntax
+--------------+---------------------------------------------+-----------------------------------------+
| Type         | Options                                     | Location                                |
+--------------+---------------------------------------------+-----------------------------------------+
| INLINE       |                                             | in hls_popcount (bgn_inference.cpp:11)  |
| UNROLL       |                                             | in hls_popcount (bgn_inference.cpp:14)  |
| INTERFACE    | s_axilite port=input_img bundle=CTRL        | in bgn_inference (bgn_inference.cpp:29) |
| INTERFACE    | s_axilite port=prediction bundle=CTRL       | in bgn_inference (bgn_inference.cpp:30) |
| INTERFACE    | s_axilite port=mode bundle=CTRL             | in bgn_inference (bgn_inference.cpp:31) |
| INTERFACE    | s_axilite port=wr_addr bundle=CTRL          | in bgn_inference (bgn_inference.cpp:32) |
| INTERFACE    | s_axilite port=wr_data bundle=CTRL          | in bgn_inference (bgn_inference.cpp:33) |
| INTERFACE    | s_axilite port=return bundle=CTRL           | in bgn_inference (bgn_inference.cpp:34) |
| INTERFACE    | bram port=weight_mem                        | in bgn_inference (bgn_inference.cpp:36) |
| BIND_STORAGE | variable=bn_scale type=rom_1p impl=bram     | in bgn_inference (bgn_inference.cpp:48) |
| BIND_STORAGE | variable=bn_offset type=rom_1p impl=bram    | in bgn_inference (bgn_inference.cpp:49) |
| BIND_STORAGE | variable=weights_l2 type=rom_1p impl=bram   | in bgn_inference (bgn_inference.cpp:50) |
| BIND_STORAGE | variable=bias_l2 type=rom_1p impl=bram      | in bgn_inference (bgn_inference.cpp:51) |
| BIND_STORAGE | variable=hidden_out type=ram_1p impl=lutram | in bgn_inference (bgn_inference.cpp:54) |
| PIPELINE     | ii=1                                        | in bgn_inference (bgn_inference.cpp:63) |
| PIPELINE     | ii=1                                        | in bgn_inference (bgn_inference.cpp:94) |
+--------------+---------------------------------------------+-----------------------------------------+


