Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: G:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Csa_16bits_tb_behav xil_defaultlib.Csa_16bits_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c' [C:/Users/nimes/carryselect_16bits/carryselect_16bits.srcs/sources_1/new/Csa_16bits.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c' [C:/Users/nimes/carryselect_16bits/carryselect_16bits.srcs/sources_1/new/Csa_16bits.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Csa_16bits
Compiling module xil_defaultlib.Csa_16bits_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Csa_16bits_tb_behav
