// this wont work, a bunch of TODOs to make the simlog files easier to write


voltage_source V1: 5_V // ignore all "_" when parsing values

// === part multideclaration ===
resistor R{1-5}: 10kOhm
resistor R{17-18,23}: 20kOhm


// === parallel shortcut ===

V1 - R1 - (R2 | R3 - R4) - GND

// equivalent to:
V1 - R1 - R2 - GND
R1 - R3 - R4 - GND
