$date
	Wed Mar  8 02:01:25 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_adder $end
$var wire 1 ! carryout $end
$var wire 1 " sum $end
$var reg 1 # carryin $end
$var reg 1 $ in1 $end
$var reg 1 % in2 $end
$scope module dut $end
$var wire 1 & carryin $end
$var wire 1 ! carryout $end
$var wire 1 ' in1 $end
$var wire 1 ( in2 $end
$var wire 1 " sum $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$var wire 1 + w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1"
1)
1$
1'
#40
1%
1(
0$
0'
#60
1!
0"
1*
1#
1&
0%
0(
1$
1'
#80
0*
0)
1+
0#
0&
1%
1(
#100
1"
1#
1&
#120
