[{"DBLP title": "Voltage Noise in Production Processors.", "DBLP authors": ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "year": 2011, "MAG papers": [{"PaperId": 2040176901, "PaperTitle": "voltage noise in production processors", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["harvard university", "harvard university", "harvard university", "harvard university", "harvard university", "harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "A\u00e9rgia: A Network-on-Chip Exploiting Packet Latency Slack.", "DBLP authors": ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Cohesion: An Adaptive Hybrid Memory Model for Accelerators.", "DBLP authors": ["John H. Kelm", "Daniel R. Johnson", "William Tuohy", "Steven S. Lumetta", "Sanjay J. Patel"], "year": 2011, "MAG papers": [{"PaperId": 1974183555, "PaperTitle": "cohesion an adaptive hybrid memory model for accelerators", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Data Marshaling for Multicore Systems.", "DBLP authors": ["M. Aater Suleman", "Onur Mutlu", "Jos\u00e9 A. Joao", "Khubaib", "Yale N. Patt"], "year": 2011, "MAG papers": [{"PaperId": 2084120585, "PaperTitle": "data marshaling for multicore systems", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "carnegie mellon university", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "ReMAP: A Reconfigurable Architecture for Chip Multiprocessors.", "DBLP authors": ["Matthew A. Watkins", "David H. Albonesi"], "year": 2011, "MAG papers": [{"PaperId": 2045767708, "PaperTitle": "remap a reconfigurable architecture for chip multiprocessors", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["cornell university", "harvey mudd college"]}], "source": "ES"}, {"DBLP title": "Thread Cluster Memory Scheduling.", "DBLP authors": ["Yoongu Kim", "Michael Papamichael", "Onur Mutlu", "Mor Harchol-Balter"], "year": 2011, "MAG papers": [{"PaperId": 2012551760, "PaperTitle": "thread cluster memory scheduling", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Coordinating DRAM and Last-Level-Cache Policies with the Virtual Write Queue.", "DBLP authors": ["Jeffrey Stuecheli", "Dimitris Kaseridis", "David Daly", "Hillery C. Hunter", "L. John"], "year": 2011, "MAG papers": [{"PaperId": 2020165975, "PaperTitle": "coordinating dram and last level cache policies with the virtual write queue", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["ibm", "university of texas at austin", "university of texas at austin", "university of texas at austin", "ibm"]}], "source": "ES"}, {"DBLP title": "CHOP: Integrating DRAM Caches for CMP Server Platforms.", "DBLP authors": ["Xiaowei Jiang", "Niti Madan", "Li Zhao", "Mike Upton", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell", "Yan Solihin", "Rajeev Balasubramonian"], "year": 2011, "MAG papers": [{"PaperId": 2167414164, "PaperTitle": "chop integrating dram caches for cmp server platforms", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["intel", "north carolina state university", "intel", "intel", "university of utah", "ibm", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Address Translation Aware Memory Consistency.", "DBLP authors": ["Bogdan F. Romanescu", "Alvin R. Lebeck", "Daniel J. Sorin"], "year": 2011, "MAG papers": [{"PaperId": 2172229451, "PaperTitle": "address translation aware memory consistency", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["duke university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Security Refresh: Protecting Phase-Change Memory against Malicious Wear Out.", "DBLP authors": ["Nak Hee Seong", "Dong Hyuk Woo", "Hsien-Hsin S. Lee"], "year": 2011, "MAG papers": [{"PaperId": 2053735247, "PaperTitle": "security refresh protecting phase change memory against malicious wear out", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["georgia institute of technology", "intel", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Bulldozer: An Approach to Multithreaded Compute Performance.", "DBLP authors": ["Michael Butler", "Leslie Barnes", "Debjit Das Sarma", "Bob Gelinas"], "year": 2011, "MAG papers": [{"PaperId": 2057234250, "PaperTitle": "bulldozer an approach to multithreaded compute performance", "Year": 2011, "CitationCount": 63, "EstimatedCitation": 104, "Affiliations": ["advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Bobcat: AMD's Low-Power x86 Processor.", "DBLP authors": ["Brad Burgess", "Brad Cohen", "Marvin Denman", "Jim Dundas", "David Kaplan", "Jeff Rupley"], "year": 2011, "MAG papers": [{"PaperId": 2150722965, "PaperTitle": "bobcat amd s low power x86 processor", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "The zEnterprise 196 System and Microprocessor.", "DBLP authors": ["Brian W. Curran", "Lee Eisen", "Eric M. Schwarz", "Pak-kin Mak", "James D. Warnock", "Patrick J. Meaney", "Michael F. Fee"], "year": 2011, "MAG papers": [{"PaperId": 2047514545, "PaperTitle": "the zenterprise 196 system and microprocessor", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Beyond Traditional Microprocessors for Geoscience High-Performance Computing Applications.", "DBLP authors": ["Olav Lindtjorn", "Robert G. Clapp", "Oliver Pell", "Haohuan Fu", "Michael J. Flynn", "Oskar Mencer"], "year": 2011, "MAG papers": [{"PaperId": 2095993144, "PaperTitle": "beyond traditional microprocessors for geoscience high performance computing applications", "Year": 2011, "CitationCount": 57, "EstimatedCitation": 80, "Affiliations": ["stanford university", "tsinghua university", "stanford university", "stanford university", null, null]}], "source": "ES"}, {"DBLP title": "Fermi GF100 GPU Architecture.", "DBLP authors": ["Craig M. Wittenbrink", "Emmett Kilgariff", "Arjun Prabhu"], "year": 2011, "MAG papers": [{"PaperId": 1968902482, "PaperTitle": "fermi gf100 gpu architecture", "Year": 2011, "CitationCount": 119, "EstimatedCitation": 190, "Affiliations": ["nvidia", "nvidia", "nvidia"]}], "source": "ES"}, {"DBLP title": "Introducing the Adaptive Energy Management Features of the Power7 Chip.", "DBLP authors": ["Michael S. Floyd", "Malcolm Allen-Ware", "Karthick Rajamani", "Bishop Brock", "Charles Lefurgy", "Alan J. Drake", "Lorena Pesantez", "Tilman Gloekler", "Jos\u00e9 A. Tierno", "Pradip Bose", "Alper Buyuktosunoglu"], "year": 2011, "MAG papers": [{"PaperId": 2045215983, "PaperTitle": "introducing the adaptive energy management features of the power7 chip", "Year": 2011, "CitationCount": 81, "EstimatedCitation": 117, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "IBM Power Edge of Network Processor: A Wire-Speed System on a Chip.", "DBLP authors": ["Jeffrey Brown", "Sandra Woodward", "Brian Bass", "Charlie Johnson"], "year": 2011, "MAG papers": [{"PaperId": 2133654146, "PaperTitle": "ibm power edge of network processor a wire speed system on a chip", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "The GreenDroid Mobile Application Processor: An Architecture for Silicon's Dark Future.", "DBLP authors": ["Nathan Goulding-Hotta", "Jack Sampson", "Ganesh Venkatesh", "Saturnino Garcia", "Joe Auricchio", "Po-Chao Huang", "Manish Arora", "Siddhartha Nath", "Vikram Bhatt", "Jonathan Babb", "Steven Swanson", "Michael Bedford Taylor"], "year": 2011, "MAG papers": [{"PaperId": 2079583809, "PaperTitle": "the greendroid mobile application processor an architecture for silicon s dark future", "Year": 2011, "CitationCount": 114, "EstimatedCitation": 172, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Standardization Skullduggery Revisited.", "DBLP authors": ["Richard H. Stern"], "year": 2011, "MAG papers": [{"PaperId": 2129821461, "PaperTitle": "standardization skullduggery revisited", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Systems for Very Large-Scale Computing.", "DBLP authors": ["Natalie D. Enright Jerger", "Mikko H. Lipasti"], "year": 2011, "MAG papers": [{"PaperId": 1989802261, "PaperTitle": "systems for very large scale computing", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of toronto", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Overcoming Communication Latency Barriers in Massively Parallel Scientific Computation.", "DBLP authors": ["Ron O. Dror", "J. P. Grossman", "Kenneth M. Mackenzie", "Brian Towles", "Edmond Chow", "John K. Salmon", "Cliff Young", "Joseph A. Bank", "Brannon Batson", "Martin M. Deneroff", "Jeffrey Kuskin", "Richard H. Larson", "Mark A. Moraes", "David E. Shaw"], "year": 2011, "MAG papers": [{"PaperId": 2060370843, "PaperTitle": "overcoming communication latency barriers in massively parallel scientific computation", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research"]}], "source": "ES"}, {"DBLP title": "CogniServe: Heterogeneous Server Architecture for Large-Scale Recognition.", "DBLP authors": ["Ravi Iyer", "Sadagopan Srinivasan", "Omesh Tickoo", "Zhen Fang", "Ramesh Illikkal", "Steven Zhang", "Vineet Chadha", "Paul M. Stillwell", "Seung Eun Lee"], "year": 2011, "MAG papers": [{"PaperId": 2091968665, "PaperTitle": "cogniserve heterogeneous server architecture for large scale recognition", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "intel", "intel", "seoul national university of science and technology", "intel"]}], "source": "ES"}, {"DBLP title": "Simulating Whole Supercomputer Applications.", "DBLP authors": ["Juan Gonzalez", "Judit Gim\u00e9nez", "Marc Casas", "Miquel Moret\u00f3", "Alex Ram\u00edrez", "Jes\u00fas Labarta", "Mateo Valero"], "year": 2011, "MAG papers": [{"PaperId": 2091548290, "PaperTitle": "simulating whole supercomputer applications", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia", "barcelona supercomputing center", "barcelona supercomputing center", "lawrence livermore national laboratory", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Automated Full-System Power Characterization.", "DBLP authors": ["Stijn Polfliet", "Frederick Ryckbosch", "Lieven Eeckhout"], "year": 2011, "MAG papers": [{"PaperId": 2092143766, "PaperTitle": "automated full system power characterization", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["ghent university", "ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Energy-Aware Accounting and Billing in Large-Scale Computing Facilities.", "DBLP authors": ["V\u00edctor Jim\u00e9nez", "Francisco J. Cazorla", "Roberto Gioiosa", "Eren Kursun", "Canturk Isci", "Alper Buyuktosunoglu", "Pradip Bose", "Mateo Valero"], "year": 2011, "MAG papers": [{"PaperId": 1997760553, "PaperTitle": "energy aware accounting and billing in large scale computing facilities", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["polytechnic university of catalonia", "ibm", "ibm", "barcelona supercomputing center", "barcelona supercomputing center", "spanish national research council", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Resource Management on Multicore Systems: The ACTORS Approach.", "DBLP authors": ["Enrico Bini", "Giorgio C. Buttazzo", "Johan Eker", "Stefan Schorr", "Raphael Guerra", "Gerhard Fohler", "Karl-Erik \u00c5rz\u00e9n", "Vanessa Romero", "Claudio Scordino"], "year": 2011, "MAG papers": [{"PaperId": 2062967730, "PaperTitle": "resource management on multicore systems the actors approach", "Year": 2011, "CitationCount": 54, "EstimatedCitation": 76, "Affiliations": ["kaiserslautern university of technology", "lund university", "sant anna school of advanced studies", "lund university", "kaiserslautern university of technology", "ericsson", "kaiserslautern university of technology", null, "sant anna school of advanced studies"]}], "source": "ES"}, {"DBLP title": "Temperature-Aware Architecture: Lessons and Opportunities.", "DBLP authors": ["Wei Huang", "Malcolm Allen-Ware", "John B. Carter", "Mircea R. Stan", "Edmund Cheng"], "year": 2011, "MAG papers": [{"PaperId": 2099731913, "PaperTitle": "temperature aware architecture lessons and opportunities", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of virginia", "ibm", null, "ibm", "ibm", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Toward Dark Silicon in Servers.", "DBLP authors": ["Nikos Hardavellas", "Michael Ferdman", "Babak Falsafi", "Anastasia Ailamaki"], "year": 2011, "MAG papers": [{"PaperId": 2065439108, "PaperTitle": "toward dark silicon in servers", "Year": 2011, "CitationCount": 209, "EstimatedCitation": 296, "Affiliations": ["ecole polytechnique federale de lausanne", "northwestern university", "ecole polytechnique federale de lausanne", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Scaling with Design Constraints: Predicting the Future of Big Chips.", "DBLP authors": ["Wei Huang", "Karthick Rajamani", "Mircea R. Stan", "Kevin Skadron"], "year": 2011, "MAG papers": [{"PaperId": 2138815064, "PaperTitle": "scaling with design constraints predicting the future of big chips", "Year": 2011, "CitationCount": 67, "EstimatedCitation": 104, "Affiliations": ["university of virginia", "ibm", "university of virginia", "ibm"]}], "source": "ES"}, {"DBLP title": "Rigel: A 1, 024-Core Single-Chip Accelerator Architecture.", "DBLP authors": ["Daniel R. Johnson", "Matthew R. Johnson", "John H. Kelm", "William Tuohy", "Steven S. Lumetta", "Sanjay J. Patel"], "year": 2011, "MAG papers": [{"PaperId": 2166940427, "PaperTitle": "rigel a 1 024 core single chip accelerator architecture", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "MOPED: Accelerating Data Communication on Future CMPs.", "DBLP authors": ["Junli Gu", "Yihe Sun", "Steven S. Lumetta", "Rakesh Kumar"], "year": 2011, "MAG papers": [{"PaperId": 2048925079, "PaperTitle": "moped accelerating data communication on future cmps", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at urbana champaign", "tsinghua university", "tsinghua university", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Physical Synthesis with Clock-Network Optimization for Large Systems on Chips.", "DBLP authors": ["David A. Papa", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Natarajan Viswanathan", "Gi-Joon Nam", "Igor L. Markov"], "year": 2011, "MAG papers": [{"PaperId": 2063006063, "PaperTitle": "physical synthesis with clock network optimization for large systems on chips", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["ibm", "ibm", "ibm", "university of michigan", null, "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Attaining Single-Chip, High-Performance Computing through 3D Systems with Active Cooling.", "DBLP authors": ["Ayse Kivilcim Coskun", "David Atienza", "Mohamed M. Sabry", "Jie Meng"], "year": 2011, "MAG papers": [{"PaperId": 1990336181, "PaperTitle": "attaining single chip high performance computing through 3d systems with active cooling", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["ecole polytechnique federale de lausanne", "boston university", "boston university", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "What GPU Computing Means for High-End Systems.", "DBLP authors": ["Richard W. Vuduc", "Kent Czechowski"], "year": 2011, "MAG papers": [{"PaperId": 2040989226, "PaperTitle": "what gpu computing means for high end systems", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "GPUs and the Future of Parallel Computing.", "DBLP authors": ["Stephen W. Keckler", "William J. Dally", "Brucek Khailany", "Michael Garland", "David Glasco"], "year": 2011, "MAG papers": [{"PaperId": 2024122052, "PaperTitle": "gpus and the future of parallel computing", "Year": 2011, "CitationCount": 304, "EstimatedCitation": 446, "Affiliations": ["nvidia", "nvidia", "nvidia", "nvidia", "nvidia"]}], "source": "ES"}, {"DBLP title": "Multi-GPU DGEMM and High Performance Linpack on Highly Energy-Efficient Clusters.", "DBLP authors": ["David Rohr", "Matthias Bach", "Matthias Kretz", "Volker Lindenstruth"], "year": 2011, "MAG papers": [{"PaperId": 2162626314, "PaperTitle": "multi gpu dgemm and high performance linpack on highly energy efficient clusters", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["frankfurt institute for advanced studies", "frankfurt institute for advanced studies", "frankfurt institute for advanced studies", "frankfurt institute for advanced studies"]}], "source": "ES"}, {"DBLP title": "PEPPHER: Efficient and Productive Usage of Hybrid Computing Systems.", "DBLP authors": ["Siegfried Benkner", "Sabri Pllana", "Jesper Larsson Tr\u00e4ff", "Philippas Tsigas", "Uwe Dolinsky", "C\u00e9dric Augonnet", "Beverly Bachmayer", "Christoph W. Kessler", "David Moloney", "Vitaly Osipov"], "year": 2011, "MAG papers": [{"PaperId": 2092703362, "PaperTitle": "peppher efficient and productive usage of hybrid computing systems", "Year": 2011, "CitationCount": 65, "EstimatedCitation": 94, "Affiliations": ["linkoping university", "karlsruhe institute of technology", null, "university of vienna", "chalmers university of technology", "french institute for research in computer science and automation", "intel", null, "university of vienna", "university of vienna"]}], "source": "ES"}, {"DBLP title": "Implementing Domain-Specific Languages for Heterogeneous Parallel Computing.", "DBLP authors": ["HyoukJoong Lee", "Kevin J. Brown", "Arvind K. Sujeeth", "Hassan Chafi", "Tiark Rompf", "Martin Odersky", "Kunle Olukotun"], "year": 2011, "MAG papers": [{"PaperId": 2081418732, "PaperTitle": "implementing domain specific languages for heterogeneous parallel computing", "Year": 2011, "CitationCount": 51, "EstimatedCitation": 71, "Affiliations": ["ecole normale superieure", "stanford university", "stanford university", "stanford university", "stanford university", "ecole normale superieure", "stanford university"]}], "source": "ES"}, {"DBLP title": "Medical Ultrasound Imaging: To GPU or Not to GPU?", "DBLP authors": ["Hayden Kwok-Hay So", "Junying Chen", "Billy Y. S. Yiu", "Alfred C. H. Yu"], "year": 2011, "MAG papers": [{"PaperId": 2156635522, "PaperTitle": "medical ultrasound imaging to gpu or not to gpu", "Year": 2011, "CitationCount": 43, "EstimatedCitation": 55, "Affiliations": ["university of hong kong", "university of hong kong", "university of hong kong", "university of hong kong"]}], "source": "ES"}, {"DBLP title": "Performance Implications of Nonuniform Device Topologies in Scalable Heterogeneous Architectures.", "DBLP authors": ["Jeremy S. Meredith", "Philip C. Roth", "Kyle Spafford", "Jeffrey S. Vetter"], "year": 2011, "MAG papers": [{"PaperId": 2133092990, "PaperTitle": "performance implications of nonuniform device topologies in scalable heterogeneous architectures", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["oak ridge national laboratory", "oak ridge national laboratory", "oak ridge national laboratory", "oak ridge national laboratory"]}], "source": "ES"}, {"DBLP title": "Cool Mega-Arrays: Ultralow-Power Reconfigurable Accelerator Chips.", "DBLP authors": ["Nobuaki Ozaki", "Yoshihiro Yasuda", "Mai Izawa", "Yoshiki Saito", "Daisuke Ikebuchi", "Hideharu Amano", "Hiroshi Nakamura", "Kimiyoshi Usami", "Mitaro Namiki", "Masaaki Kondo"], "year": 2011, "MAG papers": [{"PaperId": 2009997678, "PaperTitle": "cool mega arrays ultralow power reconfigurable accelerator chips", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["keio university", "university of tokyo", "keio university", "university of electro communications", "tokyo university of agriculture and technology", "keio university", "shibaura institute of technology", "keio university", "keio university", "keio university"]}], "source": "ES"}, {"DBLP title": "High-Throughput, Low-Power Software-Defined Radio Using Reconfigurable Processors.", "DBLP authors": ["Tomoya Suzuki", "Hideki Yamada", "Toshiyuki Yamagishi", "Daisuke Takeda", "Koji Horisaki", "Tom Vander Aa", "Toshio Fujisawa", "Liesbet Van der Perre", "Yasuo Unekawa"], "year": 2011, "MAG papers": [{"PaperId": 1970231887, "PaperTitle": "high throughput low power software defined radio using reconfigurable processors", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["toshiba", "toshiba", "imec", "imec", "toshiba", "toshiba", "toshiba", "toshiba", "toshiba"]}], "source": "ES"}, {"DBLP title": "Loop-Directed Mothballing: Power Gating Execution Units Using Runtime Loop Analysis.", "DBLP authors": ["Craig Court", "Paul Kelly"], "year": 2011, "MAG papers": [{"PaperId": 2150372506, "PaperTitle": "loop directed mothballing power gating execution units using runtime loop analysis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Peach: A Multicore Communication System on Chip with PCI Express.", "DBLP authors": ["Sugako Otani", "Hiroyuki Kondo", "Itaru Nonomura", "Toshihiro Hanawa", "Shin'ichi Miura", "Taisuke Boku"], "year": 2011, "MAG papers": [{"PaperId": 2029683391, "PaperTitle": "peach a multicore communication system on chip with pci express", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, "university of tsukuba", null, "university of tsukuba", null, "university of tsukuba"]}], "source": "ES"}, {"DBLP title": "Advanced Camera Technologies for Broadcasting.", "DBLP authors": ["Hiroshi Shimamoto", "Takayuki Yamashita", "Misao Kubota", "Hirotaka Maruyama"], "year": 2011, "MAG papers": [{"PaperId": 2035385695, "PaperTitle": "advanced camera technologies for broadcasting", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Are Field-Programmable Gate Arrays Ready for the Mainstream?", "DBLP authors": ["Greg Stitt"], "year": 2011, "MAG papers": [{"PaperId": 2074023483, "PaperTitle": "are field programmable gate arrays ready for the mainstream", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of florida"]}], "source": "ES"}]