vhdtdtfi -lang verilog -prj CPU_finaltest -o C:/Users/jinshenghao/CPU_finaltest/Controller.tfi -lib work C:/Users/jinshenghao/CPU_finaltest//Controller.v -module Controller -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj CPU_finaltest -o C:/Users/jinshenghao/CPU_finaltest/Controller.tfi -lib work C:/Users/jinshenghao/CPU_finaltest//Controller.v -module Controller -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lib work C:/Users/jinshenghao/CPU_finaltest/Controller.v -lang verilog -prj CPU_finaltest -o Controller.spl -module Controller -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
vhdtdtfi -lang verilog -prj CPU_finaltest -o C:/Users/jinshenghao/CPU_finaltest/Controller.tfi -lib work C:/Users/jinshenghao/CPU_finaltest//Controller.v -module Controller -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 Controller.spl C:/Users/jinshenghao/CPU_finaltest/Controller.sym 
vhdtdtfi -lang verilog -prj CPU_finaltest -o C:/Users/jinshenghao/CPU_finaltest/Controller.tfi -lib work C:/Users/jinshenghao/CPU_finaltest//Controller.v -module Controller -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj CPU_finaltest -o C:/Users/jinshenghao/CPU_finaltest/Controller.tfi -lib work C:/Users/jinshenghao/CPU_finaltest//Controller.v -module Controller -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj CPU_finaltest -o C:/Users/jinshenghao/CPU_finaltest/Controller.tfi -lib work C:/Users/jinshenghao/CPU_finaltest//Controller.v -module Controller -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lib work C:/Users/jinshenghao/CPU_finaltest/Controller.v -lang verilog -prj CPU_finaltest -o Controller.spl -module Controller -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 Controller.spl C:/Users/jinshenghao/CPU_finaltest/Controller.sym 
vhdtdtfi -lang verilog -prj CPU_finaltest -o C:/Users/jinshenghao/CPU_finaltest/Controller.tfi -lib work C:/Users/jinshenghao/CPU_finaltest//Controller.v -module Controller -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj CPU_finaltest -o C:/Users/jinshenghao/CPU_finaltest/Controller.tfi -lib work C:/Users/jinshenghao/CPU_finaltest//Controller.v -module Controller -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lib work C:/Users/jinshenghao/CPU_finaltest/Controller.v -lang verilog -prj CPU_finaltest -o Controller.spl -module Controller -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 Controller.spl C:/Users/jinshenghao/CPU_finaltest/Controller.sym 
vhdtdtfi -lang verilog -prj CPU_finaltest -o C:/Users/jinshenghao/CPU_finaltest/Controller.tfi -lib work C:/Users/jinshenghao/CPU_finaltest//Controller.v -module Controller -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
