
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/dev/xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/dev/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/dev/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/projects/prj_fpga_xilinx/prj_VE-XC6SLX9/xc6_prj/projects/spartan6_first/pa.fromHdl.tcl
# create_project -name spartan6_first -dir "E:/projects/prj_fpga_xilinx/prj_VE-XC6SLX9/xc6_prj/projects/spartan6_first/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'E:/projects/prj_fpga_xilinx/prj_VE-XC6SLX9/xc6_prj/projects/spartan6_first/main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ipcore_dir/clk_wiz_v3_6.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {hvsync.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {main.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top main $srcset
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "D:/dev/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/projects/prj_fpga_xilinx/prj_VE-XC6SLX9/xc6_prj/projects/spartan6_first/ipcore_dir/clk_wiz_v3_6.v" into library work
Analyzing Verilog file "E:/projects/prj_fpga_xilinx/prj_VE-XC6SLX9/xc6_prj/projects/spartan6_first/hvsync.v" into library work
Analyzing Verilog file "E:/projects/prj_fpga_xilinx/prj_VE-XC6SLX9/xc6_prj/projects/spartan6_first/main.vf" into library work
Loading clock regions from D:/dev/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/dev/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/dev/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/dev/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/dev/xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/dev/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/dev/xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/projects/prj_fpga_xilinx/prj_VE-XC6SLX9/xc6_prj/projects/spartan6_first/main.ucf]
Finished Parsing UCF File [E:/projects/prj_fpga_xilinx/prj_VE-XC6SLX9/xc6_prj/projects/spartan6_first/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f2878b98
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 658.484 ; gain = 186.406
update_compile_order -fileset sim_1
startgroup
set_property package_pin P35 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin P34 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin P33 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin P32 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin P30 [get_ports {G[3]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {G[2]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {G[1]}]
endgroup
startgroup
set_property package_pin P26 [get_ports {G[0]}]
endgroup
startgroup
set_property package_pin P24 [get_ports {R[3]}]
endgroup
startgroup
set_property package_pin P23 [get_ports {R[2]}]
endgroup
startgroup
set_property package_pin P22 [get_ports {R[1]}]
endgroup
startgroup
set_property package_pin P21 [get_ports {R[0]}]
endgroup
startgroup
set_property package_pin P123 [get_ports CLKI]
endgroup
startgroup
set_property package_pin P10 [get_ports hsync]
endgroup
startgroup
set_property package_pin P9 [get_ports vsync]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {G[3]} {G[2]} {G[1]} {G[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {R[3]} {R[2]} {R[1]} {R[0]}]]
set_property iostandard LVCMOS33 [get_ports [list CLKI]]
set_property iostandard LVCMOS33 [get_ports [list hsync]]
set_property iostandard LVCMOS33 [get_ports [list vsync]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Sep 04 11:29:50 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
