// Seed: 2518842133
module module_0;
  wire id_1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    inout tri1 id_0,
    input supply1 id_1,
    output wand id_2,
    output logic id_3,
    output wor id_4,
    output supply1 id_5,
    input supply0 id_6
);
  wire id_8;
  ;
  always id_3 = -1;
  logic [7:0][1] id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input  tri0 id_1,
    output wire id_2
);
  wire id_4;
  localparam  id_5  [  1  -  1 'b0 :  1  ]  =  1  ,  id_6  =  id_1  ,  id_7  =  ~  1 'b0 ,  id_8  =  id_1  ,  id_9  =  id_4  -  1  ,  id_10  =  id_10  ;
  assign id_4 = id_6;
  integer id_11 = id_1 - 1'b0;
  module_0 modCall_1 ();
  tri1 id_12, id_13 = 1;
endmodule
