/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az18-769
+ date
Fri Feb 12 23:52:50 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1613173970
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[53753,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az18-769

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Feb 12 2021 (23:45:19)
Run date:          Feb 12 2021 (23:52:50+0000)
Run host:          fv-az18-769.s4wfnaidkycuvgon5vhkwlw4jh.cx.internal.cloudapp.net (pid=5942)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az18-769
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121292KB, total=7121292KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=ea6b4f00-ebb5-d44b-9555-0788bc330ba1, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1039-azure, OSVersion="#41~18.04.1-Ubuntu SMP Mon Jan 18 14:00:01 UTC 2021", HostName=fv-az18-769, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
  Memory has type "local" depth 0
    size 7292203008 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00299691 sec
      iterations=10000000... time=0.0306691 sec
      iterations=100000000... time=0.300109 sec
      iterations=400000000... time=1.20696 sec
      iterations=400000000... time=0.919434 sec
      result: 2.78239 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00325481 sec
      iterations=10000000... time=0.0326262 sec
      iterations=100000000... time=0.328589 sec
      iterations=300000000... time=0.992873 sec
      iterations=600000000... time=1.98687 sec
      result: 9.66346 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187891 sec
      iterations=10000000... time=0.0207539 sec
      iterations=100000000... time=0.19271 sec
      iterations=600000000... time=1.13632 sec
      result: 8.44835 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.358224 sec
      iterations=3... time=1.0953 sec
      result: 2.94095 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149601 sec
      iterations=10000... time=0.0014857 sec
      iterations=100000... time=0.0150131 sec
      iterations=1000000... time=0.151151 sec
      iterations=7000000... time=1.06053 sec
      result: 1.51504 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000453301 sec
      iterations=10000... time=0.00480431 sec
      iterations=100000... time=0.0456157 sec
      iterations=1000000... time=0.45838 sec
      iterations=2000000... time=0.911598 sec
      iterations=4000000... time=1.82059 sec
      result: 4.55147 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=0.00520501 sec
      iterations=10000... time=0.0456959 sec
      iterations=100000... time=0.291088 sec
      iterations=400000... time=1.51648 sec
      result: 37.9121 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.010173 sec
      iterations=10000... time=0.096681 sec
      iterations=100000... time=1.03972 sec
      result: 103.972 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.9701e-05 sec
      iterations=1000... time=0.0003083 sec
      iterations=10000... time=0.00293681 sec
      iterations=100000... time=0.0308379 sec
      iterations=1000000... time=0.298066 sec
      iterations=4000000... time=1.20354 sec
      result: 81.679 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=0.0001375 sec
      iterations=10... time=4.5401e-05 sec
      iterations=100... time=0.000644901 sec
      iterations=1000... time=0.00628502 sec
      iterations=10000... time=0.0431583 sec
      iterations=100000... time=0.434176 sec
      iterations=300000... time=1.30399 sec
      result: 45.2321 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.000863802 sec
      iterations=10... time=0.00810292 sec
      iterations=100... time=0.0867396 sec
      iterations=1000... time=0.856252 sec
      iterations=2000... time=1.73068 sec
      result: 27.2644 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0907649 sec
      iterations=10... time=0.908486 sec
      iterations=20... time=1.79633 sec
      result: 11.9548 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.2e-06 sec
      iterations=10000... time=3.1101e-05 sec
      iterations=100000... time=0.0002986 sec
      iterations=1000000... time=0.00298861 sec
      iterations=10000000... time=0.0298914 sec
      iterations=100000000... time=0.304092 sec
      iterations=400000000... time=1.21576 sec
      result: 0.379924 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.08e-05 sec
      iterations=10000... time=0.000180101 sec
      iterations=100000... time=0.00179371 sec
      iterations=1000000... time=0.0183017 sec
      iterations=10000000... time=0.180606 sec
      iterations=60000000... time=1.0958 sec
      result: 2.28293 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=3.36e-05 sec
      iterations=10000... time=0.000295201 sec
      iterations=100000... time=0.00301271 sec
      iterations=1000000... time=0.0304018 sec
      iterations=10000000... time=0.311801 sec
      iterations=40000000... time=1.23411 sec
      result: 3.85659 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0001778 sec
      iterations=10000... time=0.0012444 sec
      iterations=100000... time=0.0109871 sec
      iterations=1000000... time=0.121184 sec
      iterations=9000000... time=1.05969 sec
      result: 14.7179 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.5e-06 sec
      iterations=100... time=3.11e-05 sec
      iterations=1000... time=0.000308701 sec
      iterations=10000... time=0.00308471 sec
      iterations=100000... time=0.0310998 sec
      iterations=1000000... time=0.3122 sec
      iterations=4000000... time=1.26802 sec
      result: 77.5258 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=8.3e-05 sec
      iterations=100... time=0.0016447 sec
      iterations=1000... time=0.00832862 sec
      iterations=10000... time=0.0829248 sec
      iterations=100000... time=0.840762 sec
      iterations=200000... time=1.68707 sec
      result: 23.3076 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.001454 sec
      iterations=10... time=0.011647 sec
      iterations=100... time=0.106216 sec
      iterations=1000... time=1.04663 sec
      result: 22.5419 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.152389 sec
      iterations=7... time=1.07185 sec
      result: 7.01236 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0714816 sec
      iterations=10... time=0.698522 sec
      iterations=20... time=1.39933 sec
      result: 15.3465 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.4301e-05 sec
      iterations=10... time=0.0001984 sec
      iterations=100... time=0.00198631 sec
      iterations=1000... time=0.0211453 sec
      iterations=10000... time=0.203565 sec
      iterations=50000... time=1.00785 sec
      result: 0.0857274 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.0201e-05 sec
      iterations=10... time=0.000369401 sec
      iterations=100... time=0.00374591 sec
      iterations=1000... time=0.0368192 sec
      iterations=10000... time=0.36739 sec
      iterations=30000... time=1.11447 sec
      result: 0.327518 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00398021 sec
      iterations=10... time=0.041812 sec
      iterations=100... time=0.414727 sec
      iterations=300... time=1.23413 sec
      result: 0.360143 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.173553 sec
      iterations=6... time=1.02745 sec
      result: 0.390814 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00302136 sec
      iterations=10000000... time=0.0307105 sec
      iterations=100000000... time=0.306392 sec
      iterations=400000000... time=1.20964 sec
      iterations=400000000... time=0.918049 sec
      result: 2.74355 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00329221 sec
      iterations=10000000... time=0.0327244 sec
      iterations=100000000... time=0.328824 sec
      iterations=300000000... time=0.999496 sec
      iterations=600000000... time=1.98191 sec
      result: 9.68763 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0018671 sec
      iterations=10000000... time=0.0196063 sec
      iterations=100000000... time=0.189622 sec
      iterations=600000000... time=1.15193 sec
      result: 8.33382 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.188257 sec
      iterations=6... time=1.13198 sec
      result: 5.6913 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.0001493 sec
      iterations=10000... time=0.0015057 sec
      iterations=100000... time=0.0151883 sec
      iterations=1000000... time=0.154018 sec
      iterations=7000000... time=1.07126 sec
      result: 1.53036 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000452451 sec
      iterations=10000... time=0.00447811 sec
      iterations=100000... time=0.0449902 sec
      iterations=1000000... time=0.456869 sec
      iterations=2000000... time=0.933675 sec
      iterations=4000000... time=1.86375 sec
      result: 4.65938 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=0.00268731 sec
      iterations=10000... time=0.0348285 sec
      iterations=100000... time=0.229547 sec
      iterations=500000... time=1.33432 sec
      result: 26.6865 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0100389 sec
      iterations=10000... time=0.0946573 sec
      iterations=100000... time=1.02118 sec
      result: 102.118 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=2.9901e-05 sec
      iterations=1000... time=0.0002948 sec
      iterations=10000... time=0.00295796 sec
      iterations=100000... time=0.031295 sec
      iterations=1000000... time=0.303263 sec
      iterations=4000000... time=1.20695 sec
      result: 81.4481 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.15e-06 sec
      iterations=10... time=4.44e-05 sec
      iterations=100... time=0.000425451 sec
      iterations=1000... time=0.00424716 sec
      iterations=10000... time=0.0426307 sec
      iterations=100000... time=0.427922 sec
      iterations=300000... time=1.29818 sec
      result: 45.4348 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.0010822 sec
      iterations=10... time=0.00784792 sec
      iterations=100... time=0.0817181 sec
      iterations=1000... time=0.828993 sec
      iterations=2000... time=1.66539 sec
      result: 28.3332 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0946122 sec
      iterations=10... time=1.13122 sec
      result: 9.4919 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.2e-06 sec
      iterations=10000... time=3.025e-05 sec
      iterations=100000... time=0.000297501 sec
      iterations=1000000... time=0.00298656 sec
      iterations=10000000... time=0.0329277 sec
      iterations=100000000... time=0.304058 sec
      iterations=400000000... time=1.22624 sec
      result: 0.383198 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.05e-05 sec
      iterations=10000... time=0.000197501 sec
      iterations=100000... time=0.00178636 sec
      iterations=1000000... time=0.0180708 sec
      iterations=10000000... time=0.188229 sec
      iterations=60000000... time=1.10185 sec
      result: 2.29552 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=3.94e-05 sec
      iterations=10000... time=0.000394051 sec
      iterations=100000... time=0.00400036 sec
      iterations=1000000... time=0.0353954 sec
      iterations=10000000... time=0.359633 sec
      iterations=30000000... time=1.06204 sec
      result: 4.42518 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000221751 sec
      iterations=10000... time=0.0017158 sec
      iterations=100000... time=0.0148726 sec
      iterations=1000000... time=0.16615 sec
      iterations=7000000... time=1.05995 sec
      result: 18.9277 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.05e-06 sec
      iterations=10... time=6.3e-06 sec
      iterations=100... time=5.905e-05 sec
      iterations=1000... time=0.000587002 sec
      iterations=10000... time=0.00590446 sec
      iterations=100000... time=0.0591057 sec
      iterations=1000000... time=0.611198 sec
      iterations=2000000... time=1.19697 sec
      result: 41.0635 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.2e-06 sec
      iterations=10... time=8.285e-05 sec
      iterations=100... time=0.000827502 sec
      iterations=1000... time=0.00861177 sec
      iterations=10000... time=0.0848462 sec
      iterations=100000... time=0.855116 sec
      iterations=200000... time=1.70567 sec
      result: 23.0535 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.00147995 sec
      iterations=10... time=0.0190044 sec
      iterations=100... time=0.174898 sec
      iterations=600... time=1.02404 sec
      result: 13.8235 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.148136 sec
      iterations=7... time=1.03817 sec
      result: 7.23982 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.106837 sec
      iterations=10... time=1.03257 sec
      result: 10.3987 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=6.15e-06 sec
      iterations=10... time=2.68e-05 sec
      iterations=100... time=0.000249501 sec
      iterations=1000... time=0.00241911 sec
      iterations=10000... time=0.0244491 sec
      iterations=100000... time=0.258397 sec
      iterations=400000... time=1.00155 sec
      result: 0.29115 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.46e-05 sec
      iterations=10... time=0.0001177 sec
      iterations=100... time=0.0012004 sec
      iterations=1000... time=0.0114799 sec
      iterations=10000... time=0.122167 sec
      iterations=90000... time=1.07913 sec
      result: 0.486391 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00101955 sec
      iterations=10... time=0.0105467 sec
      iterations=100... time=0.107709 sec
      iterations=1000... time=1.06545 sec
      result: 1.39053 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0519225 sec
      iterations=10... time=0.4635 sec
      iterations=20... time=0.945062 sec
      iterations=40... time=1.85908 sec
      result: 1.43992 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Feb 12 23:54:50 UTC 2021
+ echo Done.
Done.
  Elapsed time: 120.8 s
