// Seed: 735763264
`define pp_3 0
module module_0 (
    input logic id_0,
    output id_1,
    output id_2
);
  assign id_2 = 1;
endmodule
