0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.vhdl,1697322436,vhdl,,,,clk_wiz_0;clk_wiz_0_clk_wiz,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sim_1/new/testbench.vhd,1697854690,vhdl,,,,testbench,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/UART.vhd,1697344212,vhdl,,,,uart,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/gpio.vhd,1697258116,vhdl,,,,gpio,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/sevenSeg.vhd,1697315862,vhdl,,,,sevenseg,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/top.vhd,1697848405,vhdl,,,,top,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/uart_rx_tb.vhd,1697852348,vhdl,C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sim_1/new/testbench.vhd,,,uart_rx_tb,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sources_1/new/uart_tx_tb.vhd,1697846165,vhdl,C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab5/lab5.srcs/sim_1/new/testbench.vhd,,,uart_tx_tb,,,,,,,,
