fifo_w32_1024_r256_128.v,verilog,xil_defaultlib,../../../../OK-DORN-EP-Reference_Design.gen/sources_1/ip/fifo_w32_1024_r256_128/sim/fifo_w32_1024_r256_128.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
