Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 15 22:08:54 2024
| Host         : DESKTOP-SI2QT2E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topmodule_control_sets_placed.rpt
| Design       : topmodule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |            9 |
| Yes          | No                    | No                     |              19 |            6 |
| Yes          | No                    | Yes                    |              41 |           11 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------+--------------------------------+------------------+----------------+
|    Clock Signal   |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------+--------------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG    |                                | inst2/TxD_i_1_n_0              |                1 |              1 |
|  clk_IBUF_BUFG    | inst1/bitcounter               | inst1/bitcounter[3]_i_1_n_0    |                1 |              4 |
|  clk_IBUF_BUFG    | inst2/bitcounter               | inst2/bitcounter[3]_i_1__0_n_0 |                1 |              4 |
|  clk_IBUF_BUFG    | inst1/rxshiftreg               |                                |                4 |              9 |
|  clk_IBUF_BUFG    | inst2/rightshiftreg[9]_i_1_n_0 |                                |                2 |             10 |
|  clk_IBUF_BUFG    |                                | inst1/counter[0]_i_1_n_0       |                4 |             14 |
|  clk_IBUF_BUFG    |                                | inst2/counter[0]_i_1__0_n_0    |                4 |             14 |
|  clk_IBUF_BUFG    |                                |                                |                6 |             16 |
|  bhejdo_OBUF_BUFG | sel                            | Master_Rst_IBUF                |               11 |             41 |
+-------------------+--------------------------------+--------------------------------+------------------+----------------+


