{"vcs1":{"timestamp_begin":1683386238.143082918, "rt":1.55, "ut":0.56, "st":0.25}}
{"vcselab":{"timestamp_begin":1683386239.782976706, "rt":1.00, "ut":0.33, "st":0.07}}
{"link":{"timestamp_begin":1683386240.852546408, "rt":0.67, "ut":0.35, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683386237.464304566}
{"VCS_COMP_START_TIME": 1683386237.464304566}
{"VCS_COMP_END_TIME": 1683386243.133239550}
{"VCS_USER_OPTIONS": "TESTBED.v divider_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349068}}
{"stitch_vcselab": {"peak_mem": 222268}}
