# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/InitialDesign/src/vhdl/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:13 on Jul 21,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/InitialDesign/src/vhdl/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top
# -- Compiling architecture RTL of top
# End time: 11:03:13 on Jul 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/InitialDesign/src/vhdl/clock_divider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:13 on Jul 21,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/InitialDesign/src/vhdl/clock_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clock_divider
# -- Compiling architecture RTL of clock_divider
# End time: 11:03:13 on Jul 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/InitialDesign/src/vhdl/chatter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:13 on Jul 21,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/InitialDesign/src/vhdl/chatter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity chatter
# -- Compiling architecture RTL of chatter
# End time: 11:03:13 on Jul 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
