$comment
	File created using the following command:
		vcd file reg_jk.msim.vcd -direction
$end
$date
	Sat Dec 02 17:44:26 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module reg_jk_vlg_vec_tst $end
$var reg 1 ! Clk $end
$var reg 1 " J $end
$var reg 1 # K $end
$var wire 1 $ Q_out $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + Q_out~output_o $end
$var wire 1 , Clk~input_o $end
$var wire 1 - J~input_o $end
$var wire 1 . K~input_o $end
$var wire 1 / Mux0~0_combout $end
$var wire 1 0 Q~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
1&
x'
1(
1)
1*
0+
0,
0-
1.
0/
00
$end
#500000
1!
1,
#1000000
1"
0#
0!
1-
0.
0,
1/
#1500000
1!
1,
10
1+
1$
#2000000
0"
1#
0!
0-
1.
0,
0/
#2500000
1!
1,
00
0+
0$
#3000000
1"
0#
0!
1-
0.
0,
1/
#3500000
1!
1,
10
1+
1$
#4000000
0"
1#
0!
0-
1.
0,
0/
#4500000
1!
1,
00
0+
0$
#5000000
1"
0#
0!
1-
0.
0,
1/
#5500000
1!
1,
10
1+
1$
#6000000
0"
1#
0!
0-
1.
0,
0/
#6500000
1!
1,
00
0+
0$
#7000000
1"
0#
0!
1-
0.
0,
1/
#7500000
1!
1,
10
1+
1$
#8000000
0"
1#
0!
0-
1.
0,
0/
#8500000
1!
1,
00
0+
0$
#9000000
1"
0#
0!
1-
0.
0,
1/
#9500000
1!
1,
10
1+
1$
#10000000
0"
1#
0!
0-
1.
0,
0/
#10500000
1!
1,
00
0+
0$
#11000000
1"
0#
0!
1-
0.
0,
1/
#11500000
1!
1,
10
1+
1$
#12000000
0"
1#
0!
0-
1.
0,
0/
#12500000
1!
1,
00
0+
0$
#13000000
1"
0#
0!
1-
0.
0,
1/
#13500000
1!
1,
10
1+
1$
#14000000
0"
1#
0!
0-
1.
0,
0/
#14500000
1!
1,
00
0+
0$
#15000000
1"
0#
0!
1-
0.
0,
1/
#15500000
1!
1,
10
1+
1$
#16000000
