/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for VPU
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_VPU.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for VPU
 *
 * CMSIS Peripheral Access Layer for VPU
 */

#if !defined(PERI_VPU_H_)
#define PERI_VPU_H_                              /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- VPU Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup VPU_Peripheral_Access_Layer VPU Peripheral Access Layer
 * @{
 */

/** VPU - Register Layout Typedef */
typedef struct {
  __IO uint32_t CMD_CONTROL_REG_HOST_GLOBAL_WR;    /**< HOST_GLOBAL_WR, offset: 0x0 */
  __I  uint32_t CMD_CONTROL_REG_OPTION;            /**< Current PC, offset: 0x4 */
  __I  uint32_t CMD_CONTROL_REG_RET_SUCCESS;       /**< Current LR, offset: 0x8 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_17;        /**< Debugging message, offset: 0xC */
  __I  uint32_t CMD_CONTROL_REG_INSTANCE_INFO;     /**< Debugging message, offset: 0x10 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_19;        /**< Debugging message, offset: 0x14 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_20;        /**< Debugging message, offset: 0x18 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_21;        /**< Debugging message, offset: 0x1C */
  __IO uint32_t CMD_CONTROL_REG_VPU_FIO_ADDR;      /**< FastIO Control/Address, offset: 0x20 */
  __IO uint32_t CMD_CONTROL_REG_VPU_FIO_DATA;      /**< FastIO Data, offset: 0x24 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_0;         /**< Debugging message, offset: 0x28 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_1;         /**< Debugging message, offset: 0x2C */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_22;        /**< Debugging message, offset: 0x30 */
  __O  uint32_t CMD_CONTROL_REG_VPU_VINT_REASON_CLR; /**< Interrupt Reason Clear, offset: 0x34 */
  __O  uint32_t CMD_CONTROL_REG_VPU_HOST_INT_REQ;  /**< Host Interrupt Request, offset: 0x38 */
  __O  uint32_t CMD_CONTROL_REG_VPU_VINT_CLEAR;    /**< VPU Interrupt Clear, offset: 0x3C */
  __I  uint32_t CMD_CONTROL_REG_VPU_HINT_CLEAR;    /**< Host Interrupt Clear, offset: 0x40 */
  __I  uint32_t CMD_CONTROL_REG_VPU_VPU_INT_STS;   /**< VPU Interrupt Status, offset: 0x44 */
  __IO uint32_t CMD_CONTROL_REG_VPU_VINT_ENABLE;   /**< VPU Interrupt Enable, offset: 0x48 */
  __IO uint32_t CMD_CONTROL_REG_VPU_VINT_REASON;   /**< VPU Interrupt Reason, offset: 0x4C */
       uint8_t RESERVED_0[32];
  __IO uint32_t CMD_CONTROL_REG_VCPU_CMD_BUSY_STATUS; /**< V-CPU Busy Status, offset: 0x70 */
  __I  uint32_t CMD_CONTROL_REG_VPU_HALT_STATUS;   /**< VPU Halt Status, offset: 0x74 */
  __I  uint32_t CMD_CONTROL_REG_VPU_VCPU_STATUS;   /**< VPU_VCPU_STATUS, offset: 0x78 */
  __I  uint32_t CMD_CONTROL_REG_VPU_BUSY_STATUS;   /**< VPU Busy Status, offset: 0x7C */
  __I  uint32_t CMD_CONTROL_REG_RET_FIO_STATUS;    /**< ret_fio_status, offset: 0x80 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_3;         /**< Debugging message, offset: 0x84 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_4;         /**< Debugging message, offset: 0x88 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_5;         /**< Debugging message, offset: 0x8C */
  __I  uint32_t CMD_CONTROL_REG_RET_PRODUCT_NAME;  /**< HW product name, offset: 0x90 */
  __I  uint32_t CMD_CONTROL_REG_RET_PRODUCT_VERSION; /**< HW product version, offset: 0x94 */
  __I  uint32_t CMD_CONTROL_REG_RET_VCPU_CONFIG0;  /**< Configuration Information #0, offset: 0x98 */
  __I  uint32_t CMD_CONTROL_REG_RET_VCPU_CONFIG1;  /**< Configuration Information #1, offset: 0x9C */
  __I  uint32_t CMD_CONTROL_REG_RET_CODEC_STD;     /**< Standard Definition, offset: 0xA0 */
  __I  uint32_t CMD_CONTROL_REG_RET_CONF_DATE;     /**< Configuration Date, offset: 0xA4 */
  __I  uint32_t CMD_CONTROL_REG_RET_CONF_REVISION; /**< The revision of H/W configuration, offset: 0xA8 */
  __I  uint32_t CMD_CONTROL_REG_RET_CONF_TYPE;     /**< The define value of H/W configuration, offset: 0xAC */
  __I  uint32_t CMD_CONTROL_REG_RET_VCORE0_CFG;    /**< Configuration Information of VCORE0, offset: 0xB0 */
  __I  uint32_t CMD_CONTROL_REG_RET_VCORE1_CFG;    /**< Configuration Information of VCORE1, offset: 0xB4 */
  __I  uint32_t CMD_CONTROL_REG_RET_VCORE2_CFG;    /**< Configuration Information of VCORE2, offset: 0xB8 */
  __I  uint32_t CMD_CONTROL_REG_RET_VCORE3_CFG;    /**< Configuration Information of VCORE3, offset: 0xBC */
  __I  uint32_t CMD_CONTROL_REG_VPU_RET_VCORE_PRESENT; /**< Number of VCOREs present, offset: 0xC0 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_6;         /**< Debugging message, offset: 0xC4 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_7;         /**< Debugging message, offset: 0xC8 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_8;         /**< Debugging message, offset: 0xCC */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_9;         /**< Debugging message, offset: 0xD0 */
       uint8_t RESERVED_1[4];
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_10;        /**< Debugging message, offset: 0xD8 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_11;        /**< Debugging message, offset: 0xDC */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_12;        /**< Debugging message, offset: 0xE0 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_13;        /**< Debugging message, offset: 0xE4 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_14;        /**< Debugging message, offset: 0xE8 */
  __I  uint32_t CMD_CONTROL_REG_DBG_MSG_15;        /**< Debugging message, offset: 0xEC */
  __IO uint32_t CMD_CONTROL_REG_VPU_DBG_SW_UART_STATUS; /**< VPU_dbg_sw_uart_status, offset: 0xF0 */
  __IO uint32_t CMD_CONTROL_REG_VPU_DBG_SW_UART_TX; /**< VPU_ dbg_sw_uart_tx, offset: 0xF4 */
  __IO uint32_t CMD_CONTROL_REG_VPU_DBG_REG_0;     /**< VPU_dbg_reg, offset: 0xF8 */
  __IO uint32_t CMD_CONTROL_REG_VPU_DBG_REG_1;     /**< VPU_dbg_reg, offset: 0xFC */
       uint8_t RESERVED_2[28];
  __IO uint32_t CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL; /**< VPU SFS Control, offset: 0x11C */
       uint8_t RESERVED_3[224];
  __IO uint32_t CMD_COMMAND;                       /**< Command, offset: 0x200 */
  union {                                          /* offset: 0x204 */
    __IO uint32_t CMD_COMMAND_OPTION;                /**< Command Option, offset: 0x204 */
    __IO uint32_t CMD_DEC_PIC_OPTION;                /**< decoding picture option, offset: 0x204 */
    __IO uint32_t CMD_ENC_SET_PARAM_OPTION;          /**< CMD_ENC_SET_PARAM option, offset: 0x204 */
    __IO uint32_t CMD_INIT_SEQ_OPTION;               /**< Run command option, offset: 0x204 */
    __IO uint32_t CMD_SET_DISP_OPTION;               /**< SET_DISP_command option, offset: 0x204 */
    __IO uint32_t CMD_SET_FB_OPTION;                 /**< SET_FB command option, offset: 0x204 */
    __IO uint32_t CMD_SET_FB_UPDATE_OPTION;          /**< Run command option, offset: 0x204 */
  };
  __IO uint32_t CMD_COMMAND_RET_SUCCESS;           /**< Result of the command, offset: 0x208 */
  __IO uint32_t CMD_COMMAND_RET_FAIL_REASON;       /**< Fail reason of the run command, offset: 0x20C */
  __IO uint32_t CMD_COMMAND_INSTANCE_INFO;         /**< Instance information, offset: 0x210 */
  __IO uint32_t CMD_COMMAND_QUE_FULL_IDC;          /**< cmd queue full indicator, offset: 0x214 */
  __IO uint32_t CMD_COMMAND_RET_QUE_EMPTY_IDC;     /**< cmd queue empty indicator, offset: 0x218 */
  __IO uint32_t CMD_COMMAND_DONE_INST_IDC;         /**< cmd done instance id, offset: 0x21C */
  __IO uint32_t CMD_COMMAND_RET_CREATE_INSTANCE_ID; /**< instance id, offset: 0x220 */
       uint8_t RESERVED_4[24];
  __IO uint32_t CMD_COMMAND_RET_CMD_CQ_IN_TICK;    /**< cmd queue in tick, offset: 0x23C */
  __IO uint32_t CMD_COMMAND_RET_CMD_FW_RUN_TICK;   /**< cmd fw run tick, offset: 0x240 */
  __IO uint32_t CMD_COMMAND_RET_CMD_HW_RUN_TICK;   /**< cmd hw_core run tick, offset: 0x244 */
  __IO uint32_t CMD_COMMON_RET_CMD_HW_DONE_TICK;   /**< cmd hw_core done tick, offset: 0x248 */
  __IO uint32_t CMD_COMMON_RET_CMD_FW_DONE_TICK;   /**< cmd fw done tick, offset: 0x24C */
  __IO uint32_t CMD_COMMON_RET_CMD_RQ_OUT_TICK;    /**< cmd return queue out tick, offset: 0x250 */
  __IO uint32_t CMD_COMMON_RET_CMD_FW_PRE_RUN_TICK; /**< cmd fw pre-core run tick, offset: 0x254 */
  __IO uint32_t CMD_COMMON_RET_CMD_HW_PRE_RUN_TICK; /**< cmd hw pre-core run tick, offset: 0x258 */
  __IO uint32_t CMD_COMMON_RET_CMD_HW_PRE_DONE_TICK; /**< cmd hw pre-core done tick, offset: 0x25C */
  __IO uint32_t CMD_COMMON_RET_CMD_FW_PRE_DONE_TICK; /**< cmd fw pre-core done tick, offset: 0x260 */
       uint8_t RESERVED_5[156];
  union {                                          /* offset: 0x300 */
    __IO uint32_t CMD_CREATE_INST_WORK_BASE;         /**< Work buffer base address, offset: 0x300 */
    __IO uint32_t CMD_DEC_GET_RESULT_ADDR_USERDATA_BASE;   /**< User Data Buffer Base Address, offset: 0x300 */
    __IO uint32_t CMD_DEC_PIC_BS_RD_PTR;             /**< Bistream Buffer Read Pointer, offset: 0x300 */
    __IO uint32_t CMD_ENC_GET_RESULT_RD_PTR;         /**< bitstream buffer read pointer, offset: 0x300 */
    __IO uint32_t CMD_ENC_PIC_BS_START;              /**< Bitstream buffer start address, offset: 0x300 */
    __IO uint32_t CMD_ENC_SET_PARAM_ENABLE;          /**< Change parameter enable flags, offset: 0x300 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM;   /**< Bitstream sequence parameter information, offset: 0x300 */
    __IO uint32_t CMD_INIT_SEQ_BS_RD_PTR;            /**< Bitstream buffer read pointer, offset: 0x300 */
    __IO uint32_t CMD_SET_DISP_COMMON_PIC_INFO;      /**< DPB information, offset: 0x300 */
    __IO uint32_t CMD_SET_FB_PIC_INFO;               /**< DPB information, offset: 0x300 */
    __IO uint32_t CMD_SET_FB_UPDATE_COMMON_PIC_INFO;   /**< DPB information, offset: 0x300 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_0;        /**< bitstream buffer read pointer, offset: 0x300 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_0;   /**< Display picture address for release, offset: 0x300 */
  };
  union {                                          /* offset: 0x304 */
    __IO uint32_t CMD_CREATE_INST_WORK_BUF_SIZE;     /**< Work buffer size, offset: 0x304 */
    __IO uint32_t CMD_DEC_GET_RESULT_USERDATA_SIZE;   /**< User Data Buffer Size, offset: 0x304 */
    __IO uint32_t CMD_DEC_PIC_BS_WR_PTR;             /**< Bistream Buffer Write Pointer, offset: 0x304 */
    __IO uint32_t CMD_ENC_GET_RESULT_WR_PTR;         /**< bitstream buffer write pointer, offset: 0x304 */
    __IO uint32_t CMD_ENC_PIC_BS_SIZE;               /**< Bitstream buffer size, offset: 0x304 */
    __IO uint32_t CMD_ENC_SET_PARAM_SRC_SIZE;        /**< A size of source picture, offset: 0x304 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO;   /**< Color Sample Information, offset: 0x304 */
    __IO uint32_t CMD_INIT_SEQ_BS_WR_PTR;            /**< Bitstream buffer write pointer, offset: 0x304 */
    __IO uint32_t CMD_SET_DISP_PIC_SIZE;             /**< Picture size parsed form stream, offset: 0x304 */
    __IO uint32_t CMD_SET_FB_PIC_SIZE;               /**< Decoded picture size, offset: 0x304 */
    __IO uint32_t CMD_SET_FB_UPDATE_PIC_SIZE;        /**< FBC Picture Size, offset: 0x304 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_1;        /**< bitstream buffer read pointer, offset: 0x304 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1;   /**< Display picture address for release, offset: 0x304 */
  };
  union {                                          /* offset: 0x308 */
    __IO uint32_t CMD_DEC_PIC_BS_OPTION;             /**< Bitstream buffer option, offset: 0x308 */
    __IO uint32_t CMD_ENC_GET_RESULT_NUM_REQUIRED_FB;   /**< Minimum number of reference frame buffer required for encoding, offset: 0x308 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_MAP_ENDIAN;   /**< Custom map endianness, offset: 0x308 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_ASPECT_RATIO;   /**< Sample Aspect Ratio, offset: 0x308 */
    __IO uint32_t CMD_INIT_SEQ_BS_OPTION;            /**< Bitstream buffer option, offset: 0x308 */
    __IO uint32_t CMD_SET_DISP_PIC_INFO;             /**< Input DPB information, offset: 0x308 */
    __IO uint32_t CMD_SET_FB_NUM;                    /**< The number of start/end frame buffer to set, offset: 0x308 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_2;        /**< bitstream buffer read pointer, offset: 0x308 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_2;   /**< Display picture address for release, offset: 0x308 */
  };
  union {                                          /* offset: 0x30C */
    __IO uint32_t CMD_DEC_GET_RESULT_BS_RD_PTR;      /**< Bitstream buffer read pointer, offset: 0x30C */
    __IO uint32_t CMD_DEC_PIC_USE_SEC_AXI;           /**< Secondary AXI usage option, offset: 0x30C */
    __IO uint32_t CMD_ENC_GET_RESULT_MIN_SRC_BUF_NUM;   /**< Minimum number of source frame buffer required for encoding, offset: 0x30C */
    __IO uint32_t CMD_ENC_PIC_USE_SEC_AXI;           /**< Secondary AXI usage option, offset: 0x30C */
    __IO uint32_t CMD_ENC_SET_FB_FBC_STRIDE;         /**< Frame buffer setting for compressed frame, offset: 0x30C */
    __IO uint32_t CMD_ENC_SET_PARAM_SPS_PARAM;       /**< Encoder sequence parameters, offset: 0x30C */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_BIT_RATE;   /**< Maximum Bit Rate, offset: 0x30C */
    __IO uint32_t CMD_SET_DISP_ADDR_Y_BASE;          /**< Luma base, offset: 0x30C */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_3;        /**< bitstream buffer read pointer, offset: 0x30C */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_3;   /**< Display picture address for release, offset: 0x30C */
  };
  union {                                          /* offset: 0x310 */
    __IO uint32_t CMD_CREATE_INST_BS_PARAM;          /**< Bitstream buffer param, offset: 0x310 */
    __IO uint32_t CMD_DEC_GET_RESULT_SEQ_PARAM;      /**< Bitstream sequence parameter information, offset: 0x310 */
    __IO uint32_t CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG;   /**< Sequence change flag, offset: 0x310 */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_TYPE;       /**< Encoded picture type, offset: 0x310 */
    __IO uint32_t CMD_ENC_PIC_REPORT_PARAM;          /**< Report parameters, offset: 0x310 */
    __IO uint32_t CMD_ENC_SET_PARAM_PPS_PARAM;       /**< encoder picture parameters, offset: 0x310 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_FRAME_RATE_NR;   /**< Frame Rate Numerator, offset: 0x310 */
    __IO uint32_t CMD_SET_DISP_ADDR_CB_BASE;         /**< Cb base, offset: 0x310 */
    __IO uint32_t CMD_SET_FB_FBC_Y0;                 /**< Luma base of index0, offset: 0x310 */
    __IO uint32_t CMD_SET_FB_UPDATE_FBC_Y;           /**< Luma base of FBC idx to be update, offset: 0x310 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_4;        /**< bitstream buffer read pointer, offset: 0x310 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_4;   /**< Display picture address for release, offset: 0x310 */
  };
  union {                                          /* offset: 0x314 */
    __IO uint32_t CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO;   /**< Color Sample Information, offset: 0x314 */
    __IO uint32_t CMD_DEC_PIC_USERDATA_MASK;         /**< User Data Mask, offset: 0x314 */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_POC;        /**< A POC value of encoded picture, offset: 0x314 */
    __IO uint32_t CMD_ENC_SET_PARAM_GOP_PARAM;       /**< GOP parameters, offset: 0x314 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_FRAME_RATE_DR;   /**< Frame Rate Denominator, offset: 0x314 */
    __IO uint32_t CMD_INIT_SEQ_SEI_MASK;             /**< User Data Mask, offset: 0x314 */
    __IO uint32_t CMD_SET_DISP_ADDR_CR_BASE;         /**< Cr base, offset: 0x314 */
    __IO uint32_t CMD_SET_FB_FBC_C0;                 /**< Cb base of index0, offset: 0x314 */
    __IO uint32_t CMD_SET_FB_UPDATE_FBC_C;           /**< Cb base of FBC idx to be update, offset: 0x314 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_5;        /**< bitstream buffer read pointer, offset: 0x314 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_5;   /**< Display picture address for release, offset: 0x314 */
  };
  union {                                          /* offset: 0x318 */
    __IO uint32_t CMD_CREATE_INST_ADDR_EXT;          /**< AXI Address Extension, offset: 0x318 */
    __IO uint32_t CMD_DEC_GET_RESULT_ASPECT_RATIO;   /**< Sample Aspect Ratio, offset: 0x318 */
    __IO uint32_t CMD_DEC_PIC_TEMPORAL_ID_PLUS1;     /**< Max Decode Temporal ID, offset: 0x318 */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_IDX;        /**< Frame buffer index of encoded picture, offset: 0x318 */
    __IO uint32_t CMD_ENC_PIC_MV_HISTO_CLASS0;       /**< MV histogram threshold, offset: 0x318 */
    __IO uint32_t CMD_ENC_SET_PARAM_INTRA_PARAM;     /**< Intra picture coding parameters, offset: 0x318 */
    __IO uint32_t CMD_ENC_SET_PARAM_INTRA_PARAM_AVC;   /**< Intra picture coding parameters, offset: 0x318 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_NUM_REQUIRED_FBC_FB;   /**< Required Number of Minimum fbc DPB, offset: 0x318 */
    __IO uint32_t CMD_SET_DISP_DEC_PP_SCL_PARAM;     /**< scaler control paramter, offset: 0x318 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET0;          /**< FBC luma offset base of index0, offset: 0x318 */
    __IO uint32_t CMD_SET_FB_UPDATE_FBC_Y_OFFSET;    /**< FBC luma offset base of updated index, offset: 0x318 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_6;        /**< bitstream buffer read pointer, offset: 0x318 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_6;   /**< Display picture address for release, offset: 0x318 */
  };
  union {                                          /* offset: 0x31C */
    __IO uint32_t CMD_CREATE_INST_DISP_MODE;         /**< Display order for BWB output, offset: 0x31C */
    __IO uint32_t CMD_DEC_GET_RESULT_BIT_RATE;       /**< Maximum Bit Rate, offset: 0x31C */
    __IO uint32_t CMD_DEC_PIC_FORCE_FB_LATENCY_PLUS1;   /**< User define display latency, offset: 0x31C */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_SLICE_NUM;   /**< Number of slice, offset: 0x31C */
    __IO uint32_t CMD_ENC_PIC_MV_HISTO_CLASS1;       /**< MV histogram threshold, offset: 0x31C */
    __IO uint32_t CMD_ENC_SET_PARAM_CONF_WIN_TOP_BOT;   /**< Top and bottom size for conformance window, offset: 0x31C */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_NUM_REORDER_DELAY;   /**< Reorder frame number, offset: 0x31C */
    __IO uint32_t CMD_SET_DISP_DEC_PP_SCL_PIC_SIZE;   /**< Scaled picture size, offset: 0x31C */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET0;          /**< FBC chroma offset base of index0, offset: 0x31C */
    __IO uint32_t CMD_SET_FB_UPDATE_FBC_C_OFFSET;    /**< FBC chroma offset base of updated index, offset: 0x31C */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_7;        /**< bitstream buffer read pointer, offset: 0x31C */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_7;   /**< Display picture address for release, offset: 0x31C */
  };
  union {                                          /* offset: 0x320 */
    __IO uint32_t CMD_DEC_GET_RESULT_FRAME_RATE_NR;   /**< Frame Rate Numerator, offset: 0x320 */
    __IO uint32_t CMD_DEC_PIC_USERDATA_BASE;         /**< User Data Buffer Base Address, offset: 0x320 */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_SKIP;       /**< A picture skip flag, offset: 0x320 */
    __IO uint32_t CMD_ENC_PIC_CUSTOM_MAP_OPTION_PARAM;   /**< Custom map parameters, offset: 0x320 */
    __IO uint32_t CMD_ENC_SET_PARAM_CONF_WIN_LEFT_RIGHT;   /**< Left and right size for conformance window, offset: 0x320 */
    __IO uint32_t CMD_INIT_SEQ_ADDR_USERDATA_BASE;   /**< User Data Buffer Base Address, offset: 0x320 */
    __IO uint32_t CMD_SET_DISP_DEC_PP_CROP_PARAM;    /**< Crop ctrl parameter, offset: 0x320 */
    __IO uint32_t CMD_SET_FB_MV_COL0;                /**< info base of index0, offset: 0x320 */
    __IO uint32_t CMD_SET_FB_UPDATE_MV_COL;          /**< Col base of col idx to be update, offset: 0x320 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_8;        /**< bitstream buffer read pointer, offset: 0x320 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_8;   /**< Display picture address for release, offset: 0x320 */
  };
  union {                                          /* offset: 0x324 */
    __IO uint32_t CMD_DEC_GET_RESULT_FRAME_RATE_DR;   /**< Frame Rate Denominator, offset: 0x324 */
    __IO uint32_t CMD_DEC_PIC_USERDATA_SIZE;         /**< User Data Buffer Size, offset: 0x324 */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_NUM_INTRA;   /**< Number of intra block, offset: 0x324 */
    __IO uint32_t CMD_ENC_PIC_CUSTOM_MAP_OPTION_ADDR;   /**< Custom map address, offset: 0x324 */
    __IO uint32_t CMD_ENC_SET_PARAM_RDO_PARAM;       /**< RDO coding options, offset: 0x324 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_PIC_SIZE;   /**< Decoded Picture Size, offset: 0x324 */
    __IO uint32_t CMD_INIT_SEQ_USERDATA_SIZE;        /**< User Data Buffer Size, offset: 0x324 */
    __IO uint32_t CMD_SET_DISP_DEC_PP_CROP_POS;      /**< Crop start position for output image, offset: 0x324 */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED0;           /**< Sub sampled base of index0, offset: 0x324 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_9;        /**< bitstream buffer read pointer, offset: 0x324 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_9;   /**< Display picture address for release, offset: 0x324 */
  };
  union {                                          /* offset: 0x328 */
    __IO uint32_t CMD_DEC_GET_RESULT_NUM_REQUIRED_FBC_FB;   /**< Required Number of Minimum fbc DPB, offset: 0x328 */
    __IO uint32_t CMD_DEC_PIC_USERDATA_PARAM;        /**< User Data Buffer Parameter, offset: 0x328 */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_NUM_MERGE;   /**< Number of merge block, offset: 0x328 */
    __IO uint32_t CMD_ENC_SET_PARAM_SLICE_PARAM;     /**< Slice parameters, offset: 0x328 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_CROP_TOP_BOTTOM;   /**< Display Crop Offset Top/Bottom, offset: 0x328 */
    __IO uint32_t CMD_INIT_SEQ_USERDATA_PARAM;       /**< User Data Buffer Parameter, offset: 0x328 */
    __IO uint32_t CMD_SET_DISP_DEC_PP_CROP_SIZE;     /**< Crop size for output image, offset: 0x328 */
    __IO uint32_t CMD_SET_FB_FBC_Y1;                 /**< Luma base of index1, offset: 0x328 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_A;        /**< bitstream buffer read pointer, offset: 0x328 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_A;   /**< Display picture address for release, offset: 0x328 */
  };
  union {                                          /* offset: 0x32C */
    __IO uint32_t CMD_DEC_GET_RESULT_NUM_REORDER_DELAY;   /**< Reorder frame number, offset: 0x32C */
    __IO uint32_t CMD_DEC_PIC_TIMESTAMP;             /**< CMD_DEC_PIC_TIMESTAMP, offset: 0x32C */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_NON_REF_PIC_FLAG;   /**< Non reference picture flag, offset: 0x32C */
    __IO uint32_t CMD_ENC_PIC_SRC_PIC_IDX;           /**< Buffer index of source picture, offset: 0x32C */
    __IO uint32_t CMD_ENC_SET_PARAM_INTRA_REFRESH;   /**< Intra refresh mode, offset: 0x32C */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_CROP_LEFT_RIGHT;   /**< Display Crop Offset Left/Right, offset: 0x32C */
    __IO uint32_t CMD_SET_FB_FBC_C1;                 /**< Cb base of index1, offset: 0x32C */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_B;        /**< bitstream buffer read pointer, offset: 0x32C */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_B;   /**< Display picture address for release, offset: 0x32C */
  };
  union {                                          /* offset: 0x330 */
    __IO uint32_t CMD_CREATE_INST_CORE_INFO;         /**< Dual Core information, offset: 0x330 */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_NUM_SKIP;   /**< Number of skip block, offset: 0x330 */
    __IO uint32_t CMD_ENC_PIC_SRC_ADDR_Y;            /**< Y component source address, offset: 0x330 */
    __IO uint32_t CMD_ENC_SET_PARAM_INTRA_MIN_MAX_QP;   /**< Min/Max QP for Intra pictures, offset: 0x330 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_NUM_REQUIRED_COL_BUF;   /**< Required Number of Minimum col buf, offset: 0x330 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET1;          /**< FBC luma offset base of index1, offset: 0x330 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_C;        /**< bitstream buffer read pointer, offset: 0x330 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_C;   /**< Display picture address for release, offset: 0x330 */
  };
  union {                                          /* offset: 0x334 */
    __IO uint32_t CMD_CREATE_INST_PRIORITY;          /**< Instance priority, offset: 0x334 */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_AVG_CTU_QP;   /**< CTU QP on average, offset: 0x334 */
    __IO uint32_t CMD_ENC_PIC_SRC_ADDR_U;            /**< Cb component source address, offset: 0x334 */
    __IO uint32_t CMD_ENC_SET_PARAM_RC_FRAME_RATE;   /**< Frame rate for rate control, offset: 0x334 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_NOTIFICATION;   /**< Sequence change flag, offset: 0x334 */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET1;          /**< FBC chroma offset base of index1, offset: 0x334 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_D;        /**< bitstream buffer read pointer, offset: 0x334 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_D;   /**< Display picture address for release, offset: 0x334 */
  };
  union {                                          /* offset: 0x338 */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_BYTE;       /**< Byte size of encoded picture, offset: 0x338 */
    __IO uint32_t CMD_ENC_PIC_SRC_ADDR_V;            /**< Cr component source address, offset: 0x338 */
    __IO uint32_t CMD_ENC_SET_PARAM_RC_TARGET_RATE;   /**< Target bitrate, offset: 0x338 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_FB_OPT;   /**< Frame_buffer_full_option, offset: 0x338 */
    __IO uint32_t CMD_SET_DISP_DEC_PP_PVRIC_CTRL;    /**< PVRIC control resigster, offset: 0x338 */
    __IO uint32_t CMD_SET_FB_MV_COL1;                /**< COL base of index1, offset: 0x338 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_E;        /**< bitstream buffer read pointer, offset: 0x338 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_E;   /**< Display picture address for release, offset: 0x338 */
  };
  union {                                          /* offset: 0x33C */
    __IO uint32_t CMD_ENC_GET_RESULT_GOP_PIC_IDX;    /**< A picture index in GOP, offset: 0x33C */
    __IO uint32_t CMD_ENC_PIC_SRC_STRIDE;            /**< Stride of source picture, offset: 0x33C */
    __IO uint32_t CMD_ENC_SET_PARAM_RC_PARAM;        /**< Rate control parameters, offset: 0x33C */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_NUM;   /**< Number of valid release linear buffer address, offset: 0x33C */
    __IO uint32_t CMD_SET_DISP_DEC_PP_AFBC_COMMON;   /**< AFBC control paramter, offset: 0x33C */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED1;           /**< Sub sampled base of index1, offset: 0x33C */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_F;        /**< bitstream buffer read pointer, offset: 0x33C */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_F;   /**< Display picture address for release, offset: 0x33C */
  };
  union {                                          /* offset: 0x340 */
    __IO uint32_t CMD_DEC_GET_RESULT_CROP_TOP_BOTTOM;   /**< Display Crop Offset Top/Bottom, offset: 0x340 */
    __IO uint32_t CMD_ENC_GET_RESULT_USED_SRC_IDX;   /**< Buffer index of source picture that is used for encoding, offset: 0x340 */
    __IO uint32_t CMD_ENC_PIC_SRC_FORMAT;            /**< Format of source picture, offset: 0x340 */
    __IO uint32_t CMD_ENC_SET_PARAM_HVS_PARAM;       /**< HVS parameters, offset: 0x340 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_0;   /**< Display picture address for release, offset: 0x340 */
    __IO uint32_t CMD_SET_FB_FBC_Y2;                 /**< Luma base of index2, offset: 0x340 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_10;       /**< bitstream buffer read pointer, offset: 0x340 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_10;   /**< Display picture address for release, offset: 0x340 */
  };
  union {                                          /* offset: 0x344 */
    __IO uint32_t CMD_DEC_GET_RESULT_CROP_LEFT_RIGHT;   /**< Display Crop Offset Left/Right, offset: 0x344 */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_NUM;        /**< Encoded picture number, offset: 0x344 */
    __IO uint32_t CMD_ENC_SET_PARAM_RC_MAX_BITRATE;   /**< RC_MAX_BITRATE, offset: 0x344 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1;   /**< Display picture address for release, offset: 0x344 */
    __IO uint32_t CMD_SET_FB_FBC_C2;                 /**< Cb base of index2, offset: 0x344 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_11;       /**< bitstream buffer read pointer, offset: 0x344 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_11;   /**< Display picture address for release, offset: 0x344 */
  };
  union {                                          /* offset: 0x348 */
    __IO uint32_t CMD_CREATE_INST_TEMP_BASE;         /**< Temporal buffer base address, offset: 0x348 */
    __IO uint32_t CMD_DEC_GET_RESULT_AU_START_POS;   /**< AU Bitstream Start Position, offset: 0x348 */
    __IO uint32_t CMD_ENC_GET_RESULT_VCL_NUT;        /**< Encoded NAL unit type of VCL, offset: 0x348 */
    __IO uint32_t CMD_ENC_PIC_SRC_AXI_SEL;           /**< Selection of source AXI port, offset: 0x348 */
    __IO uint32_t CMD_ENC_SET_PARAM_RC_VBV_BUFFER_SIZE;   /**< RC_VBV_BUFFER_SIZE, offset: 0x348 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_2;   /**< Display picture address for release, offset: 0x348 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET2;          /**< FBC luma offset base of index2, offset: 0x348 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_12;       /**< bitstream buffer read pointer, offset: 0x348 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_12;   /**< Display picture address for release, offset: 0x348 */
  };
  union {                                          /* offset: 0x34C */
    __IO uint32_t CMD_CREATE_INST_TEMP_SIZE;         /**< Temporal buffer size, offset: 0x34C */
    __IO uint32_t CMD_DEC_GET_RESULT_AU_END_POS;     /**< AU Bitstream End Position, offset: 0x34C */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_PADD_BYTE;   /**< Encoded NAL padding byte num, offset: 0x34C */
    __IO uint32_t CMD_ENC_PIC_CODE_OPTION;           /**< NAL unit coding options, offset: 0x34C */
    __IO uint32_t CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP;   /**< Min/Max QP for Inter pictures, offset: 0x34C */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_3;   /**< Display picture address for release, offset: 0x34C */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET2;          /**< FBC chroma offset base of index2, offset: 0x34C */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_13;       /**< bitstream buffer read pointer, offset: 0x34C */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_13;   /**< Display picture address for release, offset: 0x34C */
  };
  union {                                          /* offset: 0x350 */
    __IO uint32_t CMD_DEC_GET_RESULT_PIC_TYPE;       /**< Decoded picture type, offset: 0x350 */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_DIST_LOW;   /**< Low 32bit SSD, offset: 0x350 */
    __IO uint32_t CMD_ENC_PIC_PIC_PARAM;             /**< HEVC encoder picture level parameter, offset: 0x350 */
    __IO uint32_t CMD_ENC_SET_PARAM_ROT_PARAM;       /**< Rotation and mirror mode, offset: 0x350 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_4;   /**< Display picture address for release, offset: 0x350 */
    __IO uint32_t CMD_SET_FB_MV_COL2;                /**< COL base of index2, offset: 0x350 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_14;       /**< bitstream buffer read pointer, offset: 0x350 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_14;   /**< Display picture address for release, offset: 0x350 */
  };
  union {                                          /* offset: 0x354 */
    __IO uint32_t CMD_DEC_GET_RESULT_PIC_POC;        /**< Picture Order Count, offset: 0x354 */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_DIST_HIGH;   /**< High 32bit SSD, offset: 0x354 */
    __IO uint32_t CMD_ENC_PIC_LONGTERM_PIC;          /**< Longterm picture setting, offset: 0x354 */
    __IO uint32_t CMD_ENC_SET_PARAM_NUM_UNITS_IN_TICK;   /**< NUM_UNITS_IN_TICK, offset: 0x354 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_5;   /**< Display picture address for release, offset: 0x354 */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED2;           /**< Sub sampled base of index2, offset: 0x354 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_15;       /**< bitstream buffer read pointer, offset: 0x354 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_15;   /**< Display picture address for release, offset: 0x354 */
  };
  union {                                          /* offset: 0x358 */
    __IO uint32_t CMD_CREATE_INST_AR_TABLE_BASE;     /**< AdaptiveRound Table base address, offset: 0x358 */
    __IO uint32_t CMD_DEC_GET_RESULT_RECOVERY_POINT;   /**< Recovery point, offset: 0x358 */
    __IO uint32_t CMD_ENC_GET_RESULT_MAX_LATENCY_PICTURES;   /**< The number of latency picture, offset: 0x358 */
    __IO uint32_t CMD_ENC_PIC_PREFIX_SEI_NAL_ADDR;   /**< Address of prefix SEI nal data, offset: 0x358 */
    __IO uint32_t CMD_ENC_SET_PARAM_TIME_SCALE;      /**< TIME_SCALE, offset: 0x358 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_6;   /**< Display picture address for release, offset: 0x358 */
    __IO uint32_t CMD_SET_FB_FBC_Y3;                 /**< Luma base of index3, offset: 0x358 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_16;       /**< bitstream buffer read pointer, offset: 0x358 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_16;   /**< Display picture address for release, offset: 0x358 */
  };
  union {                                          /* offset: 0x35C */
    __IO uint32_t CMD_DEC_GET_RESULT_DEBUG_INDEX;    /**< FBC and BWB frame buffer index for internal use, offset: 0x35C */
    __IO uint32_t CMD_ENC_PIC_PREFIX_SEI_INFO;       /**< Information of prefix SEI nal data, offset: 0x35C */
    __IO uint32_t CMD_ENC_SET_PARAM_NUM_TICKS_POC_DIFF_ONE;   /**< NUM_TICKS_POC_DIFF_ONE, offset: 0x35C */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_7;   /**< Display picture address for release, offset: 0x35C */
    __IO uint32_t CMD_SET_FB_FBC_C3;                 /**< Cb base of index3, offset: 0x35C */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_17;       /**< bitstream buffer read pointer, offset: 0x35C */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_17;   /**< Display picture address for release, offset: 0x35C */
  };
  union {                                          /* offset: 0x360 */
    __IO uint32_t CMD_DEC_GET_RESULT_DECODED_ADDRESS;   /**< Decoded picture address, offset: 0x360 */
    __IO uint32_t CMD_ENC_GET_RESULT_HISTO_CNT_0;    /**< MV histogram count, offset: 0x360 */
    __IO uint32_t CMD_ENC_PIC_SUFFIX_SEI_NAL_ADDR;   /**< Address of suffix SEI nal data, offset: 0x360 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_8;   /**< Display picture address for release, offset: 0x360 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET3;          /**< FBC luma offset base of index3, offset: 0x360 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_18;       /**< bitstream buffer read pointer, offset: 0x360 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_18;   /**< Display picture address for release, offset: 0x360 */
  };
  union {                                          /* offset: 0x364 */
    __IO uint32_t CMD_CREATE_INST_SEC_AXI_BASE_CORE0;   /**< Secondary AXI base address for core 0, offset: 0x364 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISPLAY_ADDR;   /**< Display picture address of DPB, offset: 0x364 */
    __IO uint32_t CMD_ENC_GET_RESULT_HISTO_CNT_1;    /**< MV histogram count, offset: 0x364 */
    __IO uint32_t CMD_ENC_PIC_SUFFIX_SEI_INFO;       /**< Information of suffix SEI nal data, offset: 0x364 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_9;   /**< Display picture address for release, offset: 0x364 */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET3;          /**< FBC chroma offset base of index3, offset: 0x364 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_19;       /**< bitstream buffer read pointer, offset: 0x364 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_19;   /**< Display picture address for release, offset: 0x364 */
  };
  union {                                          /* offset: 0x368 */
    __IO uint32_t CMD_CREATE_INST_SEC_AXI_SIZE_CORE0;   /**< Seconary AXI memory size core 0, offset: 0x368 */
    __IO uint32_t CMD_ENC_GET_RESULT_HISTO_CNT_2;    /**< MV histogram count, offset: 0x368 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_A;   /**< Display picture address for release, offset: 0x368 */
    __IO uint32_t CMD_SET_FB_MV_COL3;                /**< info base of index3, offset: 0x368 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_1A;       /**< bitstream buffer read pointer, offset: 0x368 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1A;   /**< Display picture address for release, offset: 0x368 */
  };
  union {                                          /* offset: 0x36C */
    __IO uint32_t CMD_CREATE_INST_SEC_AXI_BASE_CORE1;   /**< Secondary AXI base address for core 1, offset: 0x36C */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_IDC;       /**< Display flag, offset: 0x36C */
    __IO uint32_t CMD_ENC_GET_RESULT_HISTO_CNT_3;    /**< MV histogram count, offset: 0x36C */
    __IO uint32_t CMD_ENC_SET_PARAM_BG_PARAM;        /**< Background encoding parameter, offset: 0x36C */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_B;   /**< Display picture address for release, offset: 0x36C */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED3;           /**< Sub sampled base of index3, offset: 0x36C */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_1B;       /**< bitstream buffer read pointer, offset: 0x36C */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1B;   /**< Display picture address for release, offset: 0x36C */
  };
  union {                                          /* offset: 0x370 */
    __IO uint32_t CMD_CREATE_INST_SEC_AXI_SIZE_CORE1;   /**< Seconary AXI memory size core 1, offset: 0x370 */
    __IO uint32_t CMD_DEC_GET_RESULT_NUM_ERR_CTB;    /**< Number of error CTU, offset: 0x370 */
    __IO uint32_t CMD_ENC_GET_RESULT_HISTO_CNT_4;    /**< MV histogram count, offset: 0x370 */
    __IO uint32_t CMD_ENC_SET_PARAM_NON_VCL_PARAM;   /**< CMD_ENC_SET_PARAM_SEQ_NON_VCL, offset: 0x370 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_C;   /**< Display picture address for release, offset: 0x370 */
    __IO uint32_t CMD_SET_FB_FBC_Y4;                 /**< Luma base of index4, offset: 0x370 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_1C;       /**< bitstream buffer read pointer, offset: 0x370 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1C;   /**< Display picture address for release, offset: 0x370 */
  };
  union {                                          /* offset: 0x374 */
    __IO uint32_t CMD_ENC_GET_RESULT_NUM_TILE_COL;   /**< Number of tile columns, offset: 0x374 */
    __IO uint32_t CMD_ENC_PIC_CSC_COEFF_0;           /**< Control register of CSC, offset: 0x374 */
    __IO uint32_t CMD_ENC_SET_PARAM_VUI_RBSP_ADDR;   /**< VUI RBSP buffer address, offset: 0x374 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_D;   /**< Display picture address for release, offset: 0x374 */
    __IO uint32_t CMD_SET_FB_FBC_C4;                 /**< Cb base of index4, offset: 0x374 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_1D;       /**< bitstream buffer read pointer, offset: 0x374 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1D;   /**< Display picture address for release, offset: 0x374 */
  };
  union {                                          /* offset: 0x378 */
    __IO uint32_t CMD_ENC_GET_RESULT_NUM_TILE_ROW;   /**< Number of tile rows, offset: 0x378 */
    __IO uint32_t CMD_ENC_PIC_CSC_COEFF_1;           /**< Control register of CSC, offset: 0x378 */
    __IO uint32_t CMD_ENC_SET_PARAM_HRD_RBSP_ADDR;   /**< HRD RBSP buffer address, offset: 0x378 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_E;   /**< Display picture address for release, offset: 0x378 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET4;          /**< FBC luma offset base of index4, offset: 0x378 */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_1E;       /**< bitstream buffer read pointer, offset: 0x378 */
    __IO uint32_t RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1E;   /**< Display picture address for release, offset: 0x378 */
  };
  union {                                          /* offset: 0x37C */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_WIDTH;      /**< Encoded picture width, offset: 0x37C */
    __IO uint32_t CMD_ENC_PIC_CSC_COEFF_2;           /**< Control register of CSC, offset: 0x37C */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_F;   /**< Display picture address for release, offset: 0x37C */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET4;          /**< FBC chroma offset base of index4, offset: 0x37C */
    __IO uint32_t RET_ENC_FLUSH_CMD_RD_PTR_1F;       /**< bitstream buffer read pointer, offset: 0x37C */
  };
  union {                                          /* offset: 0x380 */
    __IO uint32_t CMD_ENC_GET_RESULT_PIC_HEIGHT;     /**< Encoded picture height, offset: 0x380 */
    __IO uint32_t CMD_ENC_PIC_CSC_COEFF_3;           /**< Control register of CSC, offset: 0x380 */
    __IO uint32_t CMD_ENC_SET_PARAM_QROUND_OFFSET;   /**< Quantization rounding offset, offset: 0x380 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_10;   /**< Display picture address for release, offset: 0x380 */
    __IO uint32_t CMD_SET_FB_MV_COL4;                /**< info base of index4, offset: 0x380 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_0;    /**< Y component source address used for current ENC_PIC, offset: 0x380 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_0;   /**< Bitstream buffer address, offset: 0x380 */
  };
  union {                                          /* offset: 0x384 */
    __IO uint32_t CMD_ENC_PIC_PVRIC_AD_CTRL_0;       /**< additional Control reg of pvric, offset: 0x384 */
    __IO uint32_t CMD_ENC_SET_PARAM_QUANT_PARAM_1;   /**< AV1 Qindex offset, offset: 0x384 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_11;   /**< Display picture address for release, offset: 0x384 */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED4;           /**< Sub sampled base of index4, offset: 0x384 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1;    /**< Y component source address used for current ENC_PIC, offset: 0x384 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_1;   /**< Bitstream buffer address, offset: 0x384 */
  };
  union {                                          /* offset: 0x388 */
    __IO uint32_t CMD_ENC_PIC_PVRIC_AD_CTRL_1;       /**< additional Control reg of pvric, offset: 0x388 */
    __IO uint32_t CMD_ENC_SET_PARAM_QUANT_PARAM_2;   /**< Lambda delta QP for customized mode decision, offset: 0x388 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_12;   /**< Display picture address for release, offset: 0x388 */
    __IO uint32_t CMD_SET_FB_FBC_Y5;                 /**< Luma base of index5, offset: 0x388 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_2;    /**< Y component source address used for current ENC_PIC, offset: 0x388 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_2;   /**< Bitstream buffer address, offset: 0x388 */
  };
  union {                                          /* offset: 0x38C */
    __IO uint32_t CMD_ENC_PIC_PVRIC_AD_CTRL_2;       /**< additional Control reg of pvric, offset: 0x38C */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_GOP_PARAM;   /**< Size of source pictures of custom GOP, offset: 0x38C */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_13;   /**< Display picture address for release, offset: 0x38C */
    __IO uint32_t CMD_SET_FB_FBC_C5;                 /**< Cb base of index5, offset: 0x38C */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_3;    /**< Y component source address used for current ENC_PIC, offset: 0x38C */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_3;   /**< Bitstream buffer address, offset: 0x38C */
  };
  union {                                          /* offset: 0x390 */
    __IO uint32_t CMD_ENC_PIC_PVRIC_AD_CTRL_3;       /**< additional Control reg of pvric, offset: 0x390 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0;   /**< Parameters for the 0th picture of custom GOP, offset: 0x390 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_14;   /**< Display picture address for release, offset: 0x390 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET5;          /**< FBC luma offset base of index5, offset: 0x390 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_4;    /**< Y component source address used for current ENC_PIC, offset: 0x390 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_4;   /**< Bitstream buffer address, offset: 0x390 */
  };
  union {                                          /* offset: 0x394 */
    __IO uint32_t CMD_ENC_PIC_PVRIC_AD_CTRL_4;       /**< additional Control reg of pvric, offset: 0x394 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1;   /**< Parameters for the 1st picture of custom GOP, offset: 0x394 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_15;   /**< Display picture address for release, offset: 0x394 */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET5;          /**< FBC chroma offset base of index5, offset: 0x394 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_5;    /**< Y component source address used for current ENC_PIC, offset: 0x394 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_5;   /**< Bitstream buffer address, offset: 0x394 */
  };
  union {                                          /* offset: 0x398 */
    __IO uint32_t CMD_ENC_PIC_PVRIC_AD_CTRL_5;       /**< additional Control reg of pvric, offset: 0x398 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2;   /**< Parameters for the 2nd picture of custom GOP, offset: 0x398 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_16;   /**< Display picture address for release, offset: 0x398 */
    __IO uint32_t CMD_SET_FB_MV_COL5;                /**< info base of index5, offset: 0x398 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_6;    /**< Y component source address used for current ENC_PIC, offset: 0x398 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_6;   /**< Bitstream buffer address, offset: 0x398 */
  };
  union {                                          /* offset: 0x39C */
    __IO uint32_t CMD_ENC_PIC_PVRIC_AD_CTRL_6;       /**< additional Control reg of pvric, offset: 0x39C */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3;   /**< Parameters for the 3rd picture of custom GOP, offset: 0x39C */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_17;   /**< Display picture address for release, offset: 0x39C */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED5;           /**< Sub sampled base of index5, offset: 0x39C */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_7;    /**< Y component source address used for current ENC_PIC, offset: 0x39C */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_7;   /**< Bitstream buffer address, offset: 0x39C */
  };
  union {                                          /* offset: 0x3A0 */
    __IO uint32_t CMD_DEC_GET_RESULT_CORE_IDC;       /**< Used core idc, offset: 0x3A0 */
    __IO uint32_t CMD_ENC_PIC_PVRIC_AD_CTRL_7;       /**< additional Control reg of pvric, offset: 0x3A0 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4;   /**< Parameters for the 4th picture of custom GOP, offset: 0x3A0 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_18;   /**< Display picture address for release, offset: 0x3A0 */
    __IO uint32_t CMD_SET_FB_FBC_Y6;                 /**< Luma base of index6, offset: 0x3A0 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_8;    /**< Y component source address used for current ENC_PIC, offset: 0x3A0 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_8;   /**< Bitstream buffer address, offset: 0x3A0 */
  };
  union {                                          /* offset: 0x3A4 */
    __IO uint32_t CMD_DEC_GET_RESULT_PIC_PARAM;      /**< Bitstream sequence/pic parameter information, offset: 0x3A4 */
    __IO uint32_t CMD_ENC_PIC_PVRIC_AD_CTRL_8;       /**< additional Control reg of pvric, offset: 0x3A4 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5;   /**< Parameters for the 5th picture of custom GOP, offset: 0x3A4 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_19;   /**< Display picture address for release, offset: 0x3A4 */
    __IO uint32_t CMD_SET_FB_FBC_C6;                 /**< Cb base of index6, offset: 0x3A4 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_9;    /**< Y component source address used for current ENC_PIC, offset: 0x3A4 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_9;   /**< Bitstream buffer address, offset: 0x3A4 */
  };
  union {                                          /* offset: 0x3A8 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISPLAY_FLAG;   /**< Validation for display address, offset: 0x3A8 */
    __IO uint32_t CMD_ENC_GET_RESULT_CORE_IDC;       /**< Used core idc, offset: 0x3A8 */
    __IO uint32_t CMD_ENC_PIC_PVRIC_AD_CTRL_9;       /**< additional Control reg of pvric, offset: 0x3A8 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6;   /**< Parameters for the 6th picture of custom GOP, offset: 0x3A8 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1A;   /**< Display picture address for release, offset: 0x3A8 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET6;          /**< FBC luma offset base of index6, offset: 0x3A8 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_A;    /**< Y component source address used for current ENC_PIC, offset: 0x3A8 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_A;   /**< Bitstream buffer address, offset: 0x3A8 */
  };
  union {                                          /* offset: 0x3AC */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_NUM;   /**< Number of valid release address, offset: 0x3AC */
    __IO uint32_t CMD_ENC_GET_RESULT_HOST_WARN_INFO;   /**< Warning Info, offset: 0x3AC */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7;   /**< Parameters for the 7th picture of custom GOP, offset: 0x3AC */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1B;   /**< Display picture address for release, offset: 0x3AC */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET6;          /**< FBC chroma offset base of index6, offset: 0x3AC */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_B;    /**< Y component source address used for current ENC_PIC, offset: 0x3AC */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_B;   /**< Bitstream buffer address, offset: 0x3AC */
  };
  union {                                          /* offset: 0x3B0 */
    __IO uint32_t CMD_ENC_GET_RESULT_HOST_ERR_INFO;   /**< Error Info, offset: 0x3B0 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1C;   /**< Display picture address for release, offset: 0x3B0 */
    __IO uint32_t CMD_SET_FB_MV_COL6;                /**< info base of index6, offset: 0x3B0 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_C;    /**< Y component source address used for current ENC_PIC, offset: 0x3B0 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_C;   /**< Bitstream buffer address, offset: 0x3B0 */
  };
  union {                                          /* offset: 0x3B4 */
    __IO uint32_t CMD_ENC_GET_RESULT_HOST_SUCCESS;   /**< Host command Reture Value, offset: 0x3B4 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1D;   /**< Display picture address for release, offset: 0x3B4 */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED6;           /**< Sub sampled base of index6, offset: 0x3B4 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_D;    /**< Y component source address used for current ENC_PIC, offset: 0x3B4 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_D;   /**< Bitstream buffer address, offset: 0x3B4 */
  };
  union {                                          /* offset: 0x3B8 */
    __IO uint32_t CMD_ENC_GET_RESULT_SUM_ME0_X_DIR_LOWER;   /**< mv x sum lower, offset: 0x3B8 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1E;   /**< Display picture address for release, offset: 0x3B8 */
    __IO uint32_t CMD_SET_FB_FBC_Y7;                 /**< Luma base of index7, offset: 0x3B8 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_E;    /**< Y component source address used for current ENC_PIC, offset: 0x3B8 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_E;   /**< Bitstream buffer address, offset: 0x3B8 */
  };
  union {                                          /* offset: 0x3BC */
    __IO uint32_t CMD_ENC_GET_RESULT_SUM_ME0_X_DIR_HIGHER;   /**< mv x sum higher, offset: 0x3BC */
    __IO uint32_t CMD_SET_FB_FBC_C7;                 /**< Cb base of index7, offset: 0x3BC */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_F;    /**< Y component source address used for current ENC_PIC, offset: 0x3BC */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_F;   /**< Bitstream buffer address, offset: 0x3BC */
  };
  union {                                          /* offset: 0x3C0 */
    __IO uint32_t CMD_DEC_GET_RESULT_DETECTED_STREAM_END;   /**< cmd_dec_get_result_detected_stream_end, offset: 0x3C0 */
    __IO uint32_t CMD_ENC_GET_RESULT_SUM_ME0_Y_DIR_LOWER;   /**< mv y sum lower, offset: 0x3C0 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_0;   /**< Linear buffer address to be displayed, offset: 0x3C0 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET7;          /**< FBC luma offset base of index7, offset: 0x3C0 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_10;   /**< Y component source address used for current ENC_PIC, offset: 0x3C0 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_10;   /**< Bitstream buffer address, offset: 0x3C0 */
  };
  union {                                          /* offset: 0x3C4 */
    __IO uint32_t CMD_DEC_GET_RESULT_DECODED_FLAG;   /**< Validation for decoded address, offset: 0x3C4 */
    __IO uint32_t CMD_ENC_GET_RESULT_SUM_ME0_Y_DIR_HIGHER;   /**< mv y sum higher, offset: 0x3C4 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1;   /**< Linear buffer address to be displayed, offset: 0x3C4 */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET7;          /**< FBC chroma offset base of index7, offset: 0x3C4 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_11;   /**< Y component source address used for current ENC_PIC, offset: 0x3C4 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_11;   /**< Bitstream buffer address, offset: 0x3C4 */
  };
  union {                                          /* offset: 0x3C8 */
    __IO uint32_t CMD_ENC_GET_RESULT_SUM_ME1_X_DIR_LOWER;   /**< mv x sum lower, offset: 0x3C8 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_2;   /**< Linear buffer address to be displayed, offset: 0x3C8 */
    __IO uint32_t CMD_SET_FB_MV_COL7;                /**< info base of index7, offset: 0x3C8 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_12;   /**< Y component source address used for current ENC_PIC, offset: 0x3C8 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_12;   /**< Bitstream buffer address, offset: 0x3C8 */
  };
  union {                                          /* offset: 0x3CC */
    __IO uint32_t CMD_DEC_GET_RESULT_WARN_INFO;      /**< Warning information, offset: 0x3CC */
    __IO uint32_t CMD_ENC_GET_RESULT_SUM_ME1_X_DIR_HIGHER;   /**< mv x sum higher, offset: 0x3CC */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_3;   /**< Linear buffer address to be displayed, offset: 0x3CC */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED7;           /**< Sub sampled base of index7, offset: 0x3CC */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_13;   /**< Y component source address used for current ENC_PIC, offset: 0x3CC */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_13;   /**< Bitstream buffer address, offset: 0x3CC */
  };
  union {                                          /* offset: 0x3D0 */
    __IO uint32_t CMD_DEC_GET_RESULT_ERR_INFO;       /**< Error information, offset: 0x3D0 */
    __IO uint32_t CMD_ENC_GET_RESULT_SUM_ME1_Y_DIR_LOWER;   /**< mv y sum lower, offset: 0x3D0 */
    __IO uint32_t CMD_ENC_SET_PARAM_TILE_PARAM;      /**< Tile parameters, offset: 0x3D0 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_4;   /**< Linear buffer address to be displayed, offset: 0x3D0 */
    __IO uint32_t CMD_SET_FB_FBC_Y8;                 /**< Luma base of index8, offset: 0x3D0 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_14;   /**< Y component source address used for current ENC_PIC, offset: 0x3D0 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_14;   /**< Bitstream buffer address, offset: 0x3D0 */
  };
  union {                                          /* offset: 0x3D4 */
    __IO uint32_t CMD_DEC_GET_RESULT_DECODING_SUCCESS;   /**< Query result, offset: 0x3D4 */
    __IO uint32_t CMD_ENC_GET_RESULT_SUM_ME1_Y_DIR_HIGHER;   /**< mv y sum higher, offset: 0x3D4 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_0;   /**< CUSTOM_LAMBDA_DATA, offset: 0x3D4 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_5;   /**< Linear buffer address to be displayed, offset: 0x3D4 */
    __IO uint32_t CMD_SET_FB_FBC_C8;                 /**< Cb base of index8, offset: 0x3D4 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_15;   /**< Y component source address used for current ENC_PIC, offset: 0x3D4 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_15;   /**< Bitstream buffer address, offset: 0x3D4 */
  };
  union {                                          /* offset: 0x3D8 */
    __IO uint32_t CMD_DEC_GET_RESULT_TIMESTAMP;      /**< cmd_dec_get_result_timestamp, offset: 0x3D8 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_1;   /**< CUSTOM_LAMBDA_DATA, offset: 0x3D8 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_6;   /**< Linear buffer address to be displayed, offset: 0x3D8 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET8;          /**< FBC luma offset base of index8, offset: 0x3D8 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_16;   /**< Y component source address used for current ENC_PIC, offset: 0x3D8 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_16;   /**< Bitstream buffer address, offset: 0x3D8 */
  };
  union {                                          /* offset: 0x3DC */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_2;   /**< CUSTOM_LAMBDA_DATA, offset: 0x3DC */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_7;   /**< Linear buffer address to be displayed, offset: 0x3DC */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET8;          /**< FBC chroma offset base of index8, offset: 0x3DC */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_17;   /**< Y component source address used for current ENC_PIC, offset: 0x3DC */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_17;   /**< Bitstream buffer address, offset: 0x3DC */
  };
  union {                                          /* offset: 0x3E0 */
    __IO uint32_t CMD_DEC_GET_RESULT_LAST_FRAME_FLAG;   /**< ret_last_frame_flag, offset: 0x3E0 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_3;   /**< CUSTOM_LAMBDA_DATA, offset: 0x3E0 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_8;   /**< Linear buffer address to be displayed, offset: 0x3E0 */
    __IO uint32_t CMD_SET_FB_MV_COL8;                /**< info base of index8, offset: 0x3E0 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_18;   /**< Y component source address used for current ENC_PIC, offset: 0x3E0 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_18;   /**< Bitstream buffer address, offset: 0x3E0 */
  };
  union {                                          /* offset: 0x3E4 */
    __IO uint32_t CMD_DEC_GET_RESULT_NUM_REQUIRED_COL_BUF;   /**< Required Number of Minimum col buf, offset: 0x3E4 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_4;   /**< CUSTOM_LAMBDA_DATA, offset: 0x3E4 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_9;   /**< Linear buffer address to be displayed, offset: 0x3E4 */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED8;           /**< Sub sampled base of index8, offset: 0x3E4 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_19;   /**< Y component source address used for current ENC_PIC, offset: 0x3E4 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_19;   /**< Bitstream buffer address, offset: 0x3E4 */
  };
  union {                                          /* offset: 0x3E8 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_0;   /**< Display picture address for release, offset: 0x3E8 */
    __IO uint32_t CMD_ENC_GET_RESULT_SRC_ADDR_Y;     /**< Y component source address used for current ENC_PIC, offset: 0x3E8 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_5;   /**< CUSTOM_LAMBDA_DATA, offset: 0x3E8 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_A;   /**< Linear buffer address to be displayed, offset: 0x3E8 */
    __IO uint32_t CMD_SET_FB_FBC_Y9;                 /**< Luma base of index9, offset: 0x3E8 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1A;   /**< Y component source address used for current ENC_PIC, offset: 0x3E8 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_1A;   /**< Bitstream buffer address, offset: 0x3E8 */
  };
  union {                                          /* offset: 0x3EC */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1;   /**< Display picture address for release, offset: 0x3EC */
    __IO uint32_t CMD_ENC_GET_RESULT_CUSTOM_MAP_OPTION_ADDR;   /**< Custom map address used for current ENC_PIC, offset: 0x3EC */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_6;   /**< CUSTOM_LAMBDA_DATA, offset: 0x3EC */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_B;   /**< Linear buffer address to be displayed, offset: 0x3EC */
    __IO uint32_t CMD_SET_FB_FBC_C9;                 /**< Cb base of index9, offset: 0x3EC */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1B;   /**< Y component source address used for current ENC_PIC, offset: 0x3EC */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_1B;   /**< Bitstream buffer address, offset: 0x3EC */
  };
  union {                                          /* offset: 0x3F0 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_2;   /**< Display picture address for release, offset: 0x3F0 */
    __IO uint32_t CMD_ENC_GET_RESULT_PREFIX_SEI_NAL_ADDR;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x3F0 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_7;   /**< CUSTOM_LAMBDA_DATA, offset: 0x3F0 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_C;   /**< Linear buffer address to be displayed, offset: 0x3F0 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET9;          /**< FBC luma offset base of index9, offset: 0x3F0 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1C;   /**< Y component source address used for current ENC_PIC, offset: 0x3F0 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_1C;   /**< Bitstream buffer address, offset: 0x3F0 */
  };
  union {                                          /* offset: 0x3F4 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_3;   /**< Display picture address for release, offset: 0x3F4 */
    __IO uint32_t CMD_ENC_GET_RESULT_SUFFIX_SEI_NAL_ADDR;   /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x3F4 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_8;   /**< CUSTOM_LAMBDA_DATA, offset: 0x3F4 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_D;   /**< Linear buffer address to be displayed, offset: 0x3F4 */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET9;          /**< FBC chroma offset base of index9, offset: 0x3F4 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1D;   /**< Y component source address used for current ENC_PIC, offset: 0x3F4 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_1D;   /**< Bitstream buffer address, offset: 0x3F4 */
  };
  union {                                          /* offset: 0x3F8 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_4;   /**< Display picture address for release, offset: 0x3F8 */
    __IO uint32_t CMD_ENC_GET_RESULT_SRC_DEBUG_0;    /**< cmd_enc_get_result_src_debug_0, offset: 0x3F8 */
    __IO uint32_t CMD_ENC_PIC_TIMESTAMP;             /**< cmd_enc_pic_timestamp, offset: 0x3F8 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_9;   /**< CUSTOM_LAMBDA_DATA, offset: 0x3F8 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_E;   /**< Linear buffer address to be displayed, offset: 0x3F8 */
    __IO uint32_t CMD_SET_FB_MV_COL9;                /**< info base of index9, offset: 0x3F8 */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1E;   /**< Y component source address used for current ENC_PIC, offset: 0x3F8 */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_1E;   /**< Bitstream buffer address, offset: 0x3F8 */
  };
  union {                                          /* offset: 0x3FC */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_5;   /**< Display picture address for release, offset: 0x3FC */
    __IO uint32_t CMD_ENC_GET_RESULT_SRC_DEBUG_1;    /**< cmd_enc_get_result_src_debug_1, offset: 0x3FC */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_10;   /**< CUSTOM_LAMBDA_DATA, offset: 0x3FC */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_F;   /**< Linear buffer address to be displayed, offset: 0x3FC */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED9;           /**< Sub sampled base of index9, offset: 0x3FC */
    __IO uint32_t RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1F;   /**< Y component source address used for current ENC_PIC, offset: 0x3FC */
    __IO uint32_t RET_FLUSH_CMD_INFO_BS_RD_ADDR_1F;   /**< Bitstream buffer address, offset: 0x3FC */
  };
  union {                                          /* offset: 0x400 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_6;   /**< Display picture address for release, offset: 0x400 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_11;   /**< CUSTOM_LAMBDA_DATA, offset: 0x400 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_10;   /**< Linear buffer address to be displayed, offset: 0x400 */
    __IO uint32_t CMD_SET_FB_FBC_Y10;                /**< Luma base of index10, offset: 0x400 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_0;   /**< Custom map address used for current ENC_PIC, offset: 0x400 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_0;    /**< User data buffer address, offset: 0x400 */
  };
  union {                                          /* offset: 0x404 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_7;   /**< Display picture address for release, offset: 0x404 */
    __IO uint32_t CMD_ENC_GET_RESULT_NUM_REQUIRED_COL_FB;   /**< Minimum number of col frame buffer required for encoding, offset: 0x404 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_12;   /**< CUSTOM_LAMBDA_DATA, offset: 0x404 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_11;   /**< Linear buffer address to be displayed, offset: 0x404 */
    __IO uint32_t CMD_SET_FB_FBC_C10;                /**< Cb base of index10, offset: 0x404 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1;   /**< Custom map address used for current ENC_PIC, offset: 0x404 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_1;    /**< User data buffer address, offset: 0x404 */
  };
  union {                                          /* offset: 0x408 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_8;   /**< Display picture address for release, offset: 0x408 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_13;   /**< CUSTOM_LAMBDA_DATA, offset: 0x408 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_12;   /**< Linear buffer address to be displayed, offset: 0x408 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET10;         /**< FBC luma offset base of index10, offset: 0x408 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_2;   /**< Custom map address used for current ENC_PIC, offset: 0x408 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_2;    /**< User data buffer address, offset: 0x408 */
  };
  union {                                          /* offset: 0x40C */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_9;   /**< Display picture address for release, offset: 0x40C */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_14;   /**< CUSTOM_LAMBDA_DATA, offset: 0x40C */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_13;   /**< Linear buffer address to be displayed, offset: 0x40C */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET10;         /**< FBC chroma offset base of index10, offset: 0x40C */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_3;   /**< Custom map address used for current ENC_PIC, offset: 0x40C */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_3;    /**< User data buffer address, offset: 0x40C */
  };
  union {                                          /* offset: 0x410 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_A;   /**< Display picture address for release, offset: 0x410 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_15;   /**< CUSTOM_LAMBDA_DATA, offset: 0x410 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_14;   /**< Linear buffer address to be displayed, offset: 0x410 */
    __IO uint32_t CMD_SET_FB_MV_COL10;               /**< info base of index10, offset: 0x410 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_4;   /**< Custom map address used for current ENC_PIC, offset: 0x410 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_4;    /**< User data buffer address, offset: 0x410 */
  };
  union {                                          /* offset: 0x414 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_B;   /**< Display picture address for release, offset: 0x414 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_16;   /**< CUSTOM_LAMBDA_DATA, offset: 0x414 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_15;   /**< Linear buffer address to be displayed, offset: 0x414 */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED10;          /**< Sub sampled base of index10, offset: 0x414 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_5;   /**< Custom map address used for current ENC_PIC, offset: 0x414 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_5;    /**< User data buffer address, offset: 0x414 */
  };
  union {                                          /* offset: 0x418 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_C;   /**< Display picture address for release, offset: 0x418 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_17;   /**< CUSTOM_LAMBDA_DATA, offset: 0x418 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_16;   /**< Linear buffer address to be displayed, offset: 0x418 */
    __IO uint32_t CMD_SET_FB_FBC_Y11;                /**< Luma base of index11, offset: 0x418 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_6;   /**< Custom map address used for current ENC_PIC, offset: 0x418 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_6;    /**< User data buffer address, offset: 0x418 */
  };
  union {                                          /* offset: 0x41C */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_D;   /**< Display picture address for release, offset: 0x41C */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_18;   /**< CUSTOM_LAMBDA_DATA, offset: 0x41C */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_17;   /**< Linear buffer address to be displayed, offset: 0x41C */
    __IO uint32_t CMD_SET_FB_FBC_C11;                /**< Cb base of index11, offset: 0x41C */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_7;   /**< Custom map address used for current ENC_PIC, offset: 0x41C */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_7;    /**< User data buffer address, offset: 0x41C */
  };
  union {                                          /* offset: 0x420 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_E;   /**< Display picture address for release, offset: 0x420 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_19;   /**< CUSTOM_LAMBDA_DATA, offset: 0x420 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_18;   /**< Linear buffer address to be displayed, offset: 0x420 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET11;         /**< FBC luma offset base of index11, offset: 0x420 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_8;   /**< Custom map address used for current ENC_PIC, offset: 0x420 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_8;    /**< User data buffer address, offset: 0x420 */
  };
  union {                                          /* offset: 0x424 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_F;   /**< Display picture address for release, offset: 0x424 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_20;   /**< CUSTOM_LAMBDA_DATA, offset: 0x424 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_19;   /**< Linear buffer address to be displayed, offset: 0x424 */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET11;         /**< FBC chroma offset base of index11, offset: 0x424 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_9;   /**< Custom map address used for current ENC_PIC, offset: 0x424 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_9;    /**< User data buffer address, offset: 0x424 */
  };
  union {                                          /* offset: 0x428 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_10;   /**< Display picture address for release, offset: 0x428 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_21;   /**< CUSTOM_LAMBDA_DATA, offset: 0x428 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1A;   /**< Linear buffer address to be displayed, offset: 0x428 */
    __IO uint32_t CMD_SET_FB_MV_COL11;               /**< info base of index11, offset: 0x428 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_A;   /**< Custom map address used for current ENC_PIC, offset: 0x428 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_A;    /**< User data buffer address, offset: 0x428 */
  };
  union {                                          /* offset: 0x42C */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_11;   /**< Display picture address for release, offset: 0x42C */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_22;   /**< CUSTOM_LAMBDA_DATA, offset: 0x42C */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1B;   /**< Linear buffer address to be displayed, offset: 0x42C */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED11;          /**< Sub sampled base of index11, offset: 0x42C */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_B;   /**< Custom map address used for current ENC_PIC, offset: 0x42C */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_B;    /**< User data buffer address, offset: 0x42C */
  };
  union {                                          /* offset: 0x430 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_12;   /**< Display picture address for release, offset: 0x430 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_23;   /**< CUSTOM_LAMBDA_DATA, offset: 0x430 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1C;   /**< Linear buffer address to be displayed, offset: 0x430 */
    __IO uint32_t CMD_SET_FB_FBC_Y12;                /**< Luma base of index12, offset: 0x430 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_C;   /**< Custom map address used for current ENC_PIC, offset: 0x430 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_C;    /**< User data buffer address, offset: 0x430 */
  };
  union {                                          /* offset: 0x434 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_13;   /**< Display picture address for release, offset: 0x434 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_24;   /**< CUSTOM_LAMBDA_DATA, offset: 0x434 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1D;   /**< Linear buffer address to be displayed, offset: 0x434 */
    __IO uint32_t CMD_SET_FB_FBC_C12;                /**< Cb base of index12, offset: 0x434 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_D;   /**< Custom map address used for current ENC_PIC, offset: 0x434 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_D;    /**< User data buffer address, offset: 0x434 */
  };
  union {                                          /* offset: 0x438 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_14;   /**< Display picture address for release, offset: 0x438 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_25;   /**< CUSTOM_LAMBDA_DATA, offset: 0x438 */
    __IO uint32_t CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1E;   /**< Linear buffer address to be displayed, offset: 0x438 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET12;         /**< FBC luma offset base of index12, offset: 0x438 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_E;   /**< Custom map address used for current ENC_PIC, offset: 0x438 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_E;    /**< User data buffer address, offset: 0x438 */
  };
  union {                                          /* offset: 0x43C */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_15;   /**< Display picture address for release, offset: 0x43C */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_26;   /**< CUSTOM_LAMBDA_DATA, offset: 0x43C */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET12;         /**< FBC chroma offset base of index12, offset: 0x43C */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_F;   /**< Custom map address used for current ENC_PIC, offset: 0x43C */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_F;    /**< User data buffer address, offset: 0x43C */
  };
  union {                                          /* offset: 0x440 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_16;   /**< Display picture address for release, offset: 0x440 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_27;   /**< CUSTOM_LAMBDA_DATA, offset: 0x440 */
    __IO uint32_t CMD_SET_FB_MV_COL12;               /**< info base of index12, offset: 0x440 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_10;   /**< Custom map address used for current ENC_PIC, offset: 0x440 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_10;   /**< User data buffer address, offset: 0x440 */
  };
  union {                                          /* offset: 0x444 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_17;   /**< Display picture address for release, offset: 0x444 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_28;   /**< CUSTOM_LAMBDA_DATA, offset: 0x444 */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED12;          /**< Sub sampled base of index12, offset: 0x444 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_11;   /**< Custom map address used for current ENC_PIC, offset: 0x444 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_11;   /**< User data buffer address, offset: 0x444 */
  };
  union {                                          /* offset: 0x448 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_18;   /**< Display picture address for release, offset: 0x448 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_29;   /**< CUSTOM_LAMBDA_DATA, offset: 0x448 */
    __IO uint32_t CMD_SET_FB_FBC_Y13;                /**< Luma base of index13, offset: 0x448 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_12;   /**< Custom map address used for current ENC_PIC, offset: 0x448 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_12;   /**< User data buffer address, offset: 0x448 */
  };
  union {                                          /* offset: 0x44C */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_19;   /**< Display picture address for release, offset: 0x44C */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_30;   /**< CUSTOM_LAMBDA_DATA, offset: 0x44C */
    __IO uint32_t CMD_SET_FB_FBC_C13;                /**< Cb base of index13, offset: 0x44C */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_13;   /**< Custom map address used for current ENC_PIC, offset: 0x44C */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_13;   /**< User data buffer address, offset: 0x44C */
  };
  union {                                          /* offset: 0x450 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1A;   /**< Display picture address for release, offset: 0x450 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_31;   /**< CUSTOM_LAMBDA_DATA, offset: 0x450 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET13;         /**< FBC luma offset base of index13, offset: 0x450 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_14;   /**< Custom map address used for current ENC_PIC, offset: 0x450 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_14;   /**< User data buffer address, offset: 0x450 */
  };
  union {                                          /* offset: 0x454 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1B;   /**< Display picture address for release, offset: 0x454 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_32;   /**< CUSTOM_LAMBDA_DATA, offset: 0x454 */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET13;         /**< FBC chroma offset base of index13, offset: 0x454 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_15;   /**< Custom map address used for current ENC_PIC, offset: 0x454 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_15;   /**< User data buffer address, offset: 0x454 */
  };
  union {                                          /* offset: 0x458 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1C;   /**< Display picture address for release, offset: 0x458 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_33;   /**< CUSTOM_LAMBDA_DATA, offset: 0x458 */
    __IO uint32_t CMD_SET_FB_MV_COL13;               /**< info base of index13, offset: 0x458 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_16;   /**< Custom map address used for current ENC_PIC, offset: 0x458 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_16;   /**< User data buffer address, offset: 0x458 */
  };
  union {                                          /* offset: 0x45C */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1D;   /**< Display picture address for release, offset: 0x45C */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_34;   /**< CUSTOM_LAMBDA_DATA, offset: 0x45C */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED13;          /**< Sub sampled base of index13, offset: 0x45C */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_17;   /**< Custom map address used for current ENC_PIC, offset: 0x45C */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_17;   /**< User data buffer address, offset: 0x45C */
  };
  union {                                          /* offset: 0x460 */
    __IO uint32_t CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1E;   /**< Display picture address for release, offset: 0x460 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_35;   /**< CUSTOM_LAMBDA_DATA, offset: 0x460 */
    __IO uint32_t CMD_SET_FB_FBC_Y14;                /**< Luma base of index14, offset: 0x460 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_18;   /**< Custom map address used for current ENC_PIC, offset: 0x460 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_18;   /**< User data buffer address, offset: 0x460 */
  };
  union {                                          /* offset: 0x464 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_36;   /**< CUSTOM_LAMBDA_DATA, offset: 0x464 */
    __IO uint32_t CMD_SET_FB_FBC_C14;                /**< Cb base of index14, offset: 0x464 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_19;   /**< Custom map address used for current ENC_PIC, offset: 0x464 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_19;   /**< User data buffer address, offset: 0x464 */
  };
  union {                                          /* offset: 0x468 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_37;   /**< CUSTOM_LAMBDA_DATA, offset: 0x468 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET14;         /**< FBC luma offset base of index14, offset: 0x468 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1A;   /**< Custom map address used for current ENC_PIC, offset: 0x468 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_1A;   /**< User data buffer address, offset: 0x468 */
  };
  union {                                          /* offset: 0x46C */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_38;   /**< CUSTOM_LAMBDA_DATA, offset: 0x46C */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET14;         /**< FBC chroma offset base of index14, offset: 0x46C */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1B;   /**< Custom map address used for current ENC_PIC, offset: 0x46C */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_1B;   /**< User data buffer address, offset: 0x46C */
  };
  union {                                          /* offset: 0x470 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_39;   /**< CUSTOM_LAMBDA_DATA, offset: 0x470 */
    __IO uint32_t CMD_SET_FB_MV_COL14;               /**< info base of index14, offset: 0x470 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1C;   /**< Custom map address used for current ENC_PIC, offset: 0x470 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_1C;   /**< User data buffer address, offset: 0x470 */
  };
  union {                                          /* offset: 0x474 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_40;   /**< CUSTOM_LAMBDA_DATA, offset: 0x474 */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED14;          /**< Sub sampled base of index14, offset: 0x474 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1D;   /**< Custom map address used for current ENC_PIC, offset: 0x474 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_1D;   /**< User data buffer address, offset: 0x474 */
  };
  union {                                          /* offset: 0x478 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_41;   /**< CUSTOM_LAMBDA_DATA, offset: 0x478 */
    __IO uint32_t CMD_SET_FB_FBC_Y15;                /**< Luma base of index15, offset: 0x478 */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1E;   /**< Custom map address used for current ENC_PIC, offset: 0x478 */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_1E;   /**< User data buffer address, offset: 0x478 */
  };
  union {                                          /* offset: 0x47C */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_42;   /**< CUSTOM_LAMBDA_DATA, offset: 0x47C */
    __IO uint32_t CMD_SET_FB_FBC_C15;                /**< Cb base of index15, offset: 0x47C */
    __IO uint32_t RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1F;   /**< Custom map address used for current ENC_PIC, offset: 0x47C */
    __IO uint32_t RET_FLUSH_CMD_INFO_USER_DATA_1F;   /**< User data buffer address, offset: 0x47C */
  };
  union {                                          /* offset: 0x480 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_43;   /**< CUSTOM_LAMBDA_DATA, offset: 0x480 */
    __IO uint32_t CMD_SET_FB_FBC_Y_OFFSET15;         /**< FBC luma offset base of index15, offset: 0x480 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_0;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x480 */
  };
  union {                                          /* offset: 0x484 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_44;   /**< CUSTOM_LAMBDA_DATA, offset: 0x484 */
    __IO uint32_t CMD_SET_FB_FBC_C_OFFSET15;         /**< FBC chroma offset base of index15, offset: 0x484 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x484 */
  };
  union {                                          /* offset: 0x488 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_45;   /**< CUSTOM_LAMBDA_DATA, offset: 0x488 */
    __IO uint32_t CMD_SET_FB_MV_COL15;               /**< info base of index15, offset: 0x488 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_2;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x488 */
  };
  union {                                          /* offset: 0x48C */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_46;   /**< CUSTOM_LAMBDA_DATA, offset: 0x48C */
    __IO uint32_t CMD_SET_FB_SUB_SAMPLED15;          /**< Sub sampled base of index15, offset: 0x48C */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_3;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x48C */
  };
  union {                                          /* offset: 0x490 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_47;   /**< CUSTOM_LAMBDA_DATA, offset: 0x490 */
    __IO uint32_t CMD_SET_FB_ADDR_REPORT_BUFFER;     /**< Report buffer start address, offset: 0x490 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_4;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x490 */
  };
  union {                                          /* offset: 0x494 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_48;   /**< CUSTOM_LAMBDA_DATA, offset: 0x494 */
    __IO uint32_t CMD_SET_FB_DEFAULT_CDF;            /**< base of default cdf buffer, offset: 0x494 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_5;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x494 */
  };
  union {                                          /* offset: 0x498 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_49;   /**< CUSTOM_LAMBDA_DATA, offset: 0x498 */
    __IO uint32_t CMD_SET_FB_SEGMAP;                 /**< base of seg map buffer, offset: 0x498 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_6;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x498 */
  };
  union {                                          /* offset: 0x49C */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_50;   /**< CUSTOM_LAMBDA_DATA, offset: 0x49C */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_7;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x49C */
  };
  union {                                          /* offset: 0x4A0 */
    __IO uint32_t CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_51;   /**< CUSTOM_LAMBDA_DATA, offset: 0x4A0 */
    __IO uint32_t CMD_SET_FB_UPDATE_INDICES;         /**< DPB index to be updated, offset: 0x4A0 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_8;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4A0 */
  };
  union {                                          /* offset: 0x4A4 */
    __IO uint32_t CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP;   /**< TEMPORAL_LAYER_0_QP, offset: 0x4A4 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_9;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4A4 */
  };
  union {                                          /* offset: 0x4A8 */
    __IO uint32_t CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP;   /**< TEMPORAL_LAYER_1_QP, offset: 0x4A8 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_A;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4A8 */
  };
  union {                                          /* offset: 0x4AC */
    __IO uint32_t CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP;   /**< TEMPORAL_LAYER_2_QP, offset: 0x4AC */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_B;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4AC */
  };
  union {                                          /* offset: 0x4B0 */
    __IO uint32_t CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP;   /**< TEMPORAL_LAYER_3_QP, offset: 0x4B0 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_C;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4B0 */
  };
  union {                                          /* offset: 0x4B4 */
    __IO uint32_t CMD_ENC_SET_PARAM_SCL_SRC_SIZE;    /**< SCALER SRC SIZE, offset: 0x4B4 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_D;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4B4 */
  };
  union {                                          /* offset: 0x4B8 */
    __IO uint32_t CMD_ENC_SET_PARAM_SCL_PARAM;       /**< SCALER PARAMETER, offset: 0x4B8 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_E;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4B8 */
  };
  union {                                          /* offset: 0x4BC */
    __IO uint32_t CMD_ENC_SET_PARAM_Y2Y_PARAM;       /**< Y2Y PARAMETER, offset: 0x4BC */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_F;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4BC */
  };
  __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_10; /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4C0 */
  union {                                          /* offset: 0x4C4 */
    __IO uint32_t CMD_ENC_SET_PARAM_SFS_PARAM;       /**< CONTROL REGISTER OF SUB FRAME SYNC, offset: 0x4C4 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_11;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4C4 */
  };
  union {                                          /* offset: 0x4C8 */
    __IO uint32_t CMD_ENC_SET_PARAM_CROP_ENABLE;     /**< PRE PROCESSING CROP DATA, offset: 0x4C8 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_12;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4C8 */
  };
  union {                                          /* offset: 0x4CC */
    __IO uint32_t CMD_ENC_SET_PARAM_CROP_POS;        /**< CONTROL REGISTER OF CROP START, offset: 0x4CC */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_13;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4CC */
  };
  union {                                          /* offset: 0x4D0 */
    __IO uint32_t CMD_ENC_SET_PARAM_CROP_SRC_SIZE;   /**< CROP_SRC SIZE, offset: 0x4D0 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_14;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4D0 */
  };
  __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_15; /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4D4 */
  union {                                          /* offset: 0x4D8 */
    __IO uint32_t CMD_ENC_SET_PARAM_Y2Y_DATA_0;      /**< Y2Y DATA, offset: 0x4D8 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_16;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4D8 */
  };
  union {                                          /* offset: 0x4DC */
    __IO uint32_t CMD_ENC_SET_PARAM_Y2Y_DATA_1;      /**< Y2Y DATA, offset: 0x4DC */
    __IO uint32_t CMD_SET_FB_MV_COL_PRE_ENT;         /**< Dual col buffer address, offset: 0x4DC */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_17;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4DC */
  };
  union {                                          /* offset: 0x4E0 */
    __IO uint32_t CMD_ENC_SET_PARAM_Y2Y_DATA_2;      /**< Y2Y DATA, offset: 0x4E0 */
    __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_18;   /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4E0 */
  };
  __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_19; /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4E4 */
  __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1A; /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4E8 */
  __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1B; /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4EC */
  __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1C; /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4F0 */
  __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1D; /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4F4 */
  __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1E; /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4F8 */
  __IO uint32_t RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1F; /**< Address of prefix SEI nal data for current ENC_PIC, offset: 0x4FC */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_0; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x500 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x504 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_2; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x508 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_3; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x50C */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_4; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x510 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_5; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x514 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_6; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x518 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_7; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x51C */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_8; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x520 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_9; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x524 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_A; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x528 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_B; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x52C */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_C; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x530 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_D; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x534 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_E; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x538 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_F; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x53C */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_10; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x540 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_11; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x544 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_12; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x548 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_13; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x54C */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_14; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x550 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_15; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x554 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_16; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x558 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_17; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x55C */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_18; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x560 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_19; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x564 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1A; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x568 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1B; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x56C */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1C; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x570 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1D; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x574 */
  __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1E; /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x578 */
  union {                                          /* offset: 0x57C */
    __IO uint32_t RET_DEC_COLOR_CONFIG;              /**< Color config, offset: 0x57C */
    __IO uint32_t RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1F;   /**< Address of suffix SEI nal data for current ENC_PIC, offset: 0x57C */
  };
       uint8_t RESERVED_6[128];
  __O  uint32_t CMD_CONTROL_REG_VPU_PDBG_CTRL;     /**< V-CPU Debugger Control, offset: 0x600 */
  __O  uint32_t CMD_CONTROL_REG_VPU_PDBG_IDX_REG;  /**< V-CPU Debugger Index, offset: 0x604 */
  __O  uint32_t CMD_CONTROL_REG_VPU_PDBG_WDATA_REG; /**< V-CPU Debugger Write Data, offset: 0x608 */
  __I  uint32_t CMD_CONTROL_REG_VPU_PDBG_RDATA_REG; /**< V-CPU Debugger Read Data, offset: 0x60C */
  __IO uint32_t CMD_CONTROL_REG_VPU_PDBG_STEP_MASK; /**< V-CPU Debugger Step Mask, offset: 0x610 */
       uint8_t RESERVED_7[260676];
  __O  uint32_t CMD_GLOBAL_REG_VCPU_RESTART;       /**< V-CPU Restart Request, offset: 0x40058 */
       uint8_t RESERVED_8[4];
  __O  uint32_t CMD_GLOBAL_REG_OPTION;             /**< Remap Control, offset: 0x40060 */
  __O  uint32_t CMD_GLOBAL_REG_VPU_REMAP_VADDR;    /**< Remap Virutal Address, offset: 0x40064 */
  __O  uint32_t CMD_GLOBAL_REG_VPU_REMAP_PADDR;    /**< Remap Physical Address, offset: 0x40068 */
  __O  uint32_t CMD_GLOBAL_REG_VPU_REMAP_CORE_START_GLOBAL; /**< VPU Start Request, offset: 0x4006C */
       uint8_t RESERVED_9[148];
  __O  uint32_t CMD_GLOBAL_REG_COMMAND_GLOBAL;     /**< Command, offset: 0x40104 */
} VPU_Type;

/* ----------------------------------------------------------------------------
   -- VPU Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup VPU_Register_Masks VPU Register Masks
 * @{
 */

/*! @name CMD_CONTROL_REG_HOST_GLOBAL_WR - HOST_GLOBAL_WR */
/*! @{ */

#define VPU_CMD_CONTROL_REG_HOST_GLOBAL_WR_HOST_GLOBAL_WR_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_HOST_GLOBAL_WR_HOST_GLOBAL_WR_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_HOST_GLOBAL_WR_HOST_GLOBAL_WR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_HOST_GLOBAL_WR_HOST_GLOBAL_WR_SHIFT)) & VPU_CMD_CONTROL_REG_HOST_GLOBAL_WR_HOST_GLOBAL_WR_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_OPTION - Current PC */
/*! @{ */

#define VPU_CMD_CONTROL_REG_OPTION_CUR_PC_MASK   (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_OPTION_CUR_PC_SHIFT  (0U)
#define VPU_CMD_CONTROL_REG_OPTION_CUR_PC(x)     (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_OPTION_CUR_PC_SHIFT)) & VPU_CMD_CONTROL_REG_OPTION_CUR_PC_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_RET_SUCCESS - Current LR */
/*! @{ */

#define VPU_CMD_CONTROL_REG_RET_SUCCESS_CUR_LR_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_RET_SUCCESS_CUR_LR_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_RET_SUCCESS_CUR_LR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_RET_SUCCESS_CUR_LR_SHIFT)) & VPU_CMD_CONTROL_REG_RET_SUCCESS_CUR_LR_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_17 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_17_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_17_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_17_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_17_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_17_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_INSTANCE_INFO - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_INSTANCE_INFO_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_INSTANCE_INFO_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_INSTANCE_INFO_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_INSTANCE_INFO_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_INSTANCE_INFO_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_19 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_19_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_19_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_19_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_19_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_19_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_20 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_20_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_20_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_20_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_20_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_20_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_21 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_21_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_21_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_21_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_21_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_21_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_FIO_ADDR - FastIO Control/Address */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_FIO_ADDR_MASK (0xFFFFU)
#define VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_FIO_ADDR_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_FIO_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_FIO_ADDR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_FIO_ADDR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_RW_FLAG_MASK (0x10000U)
#define VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_RW_FLAG_SHIFT (16U)
#define VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_RW_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_RW_FLAG_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_RW_FLAG_MASK)

#define VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_READY_MASK (0x80000000U)
#define VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_READY_SHIFT (31U)
#define VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_READY(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_READY_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_FIO_ADDR_READY_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_FIO_DATA - FastIO Data */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_FIO_DATA_FIO_DATA_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_VPU_FIO_DATA_FIO_DATA_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_FIO_DATA_FIO_DATA(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_FIO_DATA_FIO_DATA_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_FIO_DATA_FIO_DATA_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_0 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_0_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_0_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_0_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_0_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_0_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_1 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_1_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_1_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_1_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_1_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_1_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_22 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_22_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_22_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_22_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_22_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_22_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_VINT_REASON_CLR - Interrupt Reason Clear */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD0_CLR_MASK (0x1U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD0_CLR_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD0_CLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD0_CLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD0_CLR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD1_CLR_MASK (0x2U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD1_CLR_SHIFT (1U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD1_CLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD1_CLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD1_CLR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD2_CLR_MASK (0x4U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD2_CLR_SHIFT (2U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD2_CLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD2_CLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD2_CLR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD3_CLR_MASK (0x8U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD3_CLR_SHIFT (3U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD3_CLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD3_CLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD3_CLR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD4_CLR_MASK (0x10U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD4_CLR_SHIFT (4U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD4_CLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD4_CLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD4_CLR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD5_CLR_MASK (0x20U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD5_CLR_SHIFT (5U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD5_CLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD5_CLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD5_CLR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD6_CLR_MASK (0x40U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD6_CLR_SHIFT (6U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD6_CLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD6_CLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD6_CLR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD7_CLR_MASK (0x80U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD7_CLR_SHIFT (7U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD7_CLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD7_CLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD7_CLR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD8_CLR_MASK (0x100U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD8_CLR_SHIFT (8U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD8_CLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD8_CLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD8_CLR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD9_CLR_MASK (0x200U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD9_CLR_SHIFT (9U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD9_CLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD9_CLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMD9_CLR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDA_CLR_MASK (0x400U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDA_CLR_SHIFT (10U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDA_CLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDA_CLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDA_CLR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDB_CLR_MASK (0x800U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDB_CLR_SHIFT (11U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDB_CLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDB_CLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDB_CLR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDD_CLR_MASK (0x2000U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDD_CLR_SHIFT (13U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDD_CLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDD_CLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_CMDD_CLR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_BSEMPTY_CLR_MASK (0x8000U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_BSEMPTY_CLR_SHIFT (15U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_BSEMPTY_CLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_BSEMPTY_CLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CLR_BSEMPTY_CLR_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_HOST_INT_REQ - Host Interrupt Request */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_HOST_INT_REQ_HINTREQ_MASK (0x1U)
#define VPU_CMD_CONTROL_REG_VPU_HOST_INT_REQ_HINTREQ_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_HOST_INT_REQ_HINTREQ(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_HOST_INT_REQ_HINTREQ_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_HOST_INT_REQ_HINTREQ_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_VINT_CLEAR - VPU Interrupt Clear */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_VINT_CLEAR_VINTCLR_MASK (0x1U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_CLEAR_VINTCLR_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_CLEAR_VINTCLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_CLEAR_VINTCLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_CLEAR_VINTCLR_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_HINT_CLEAR - Host Interrupt Clear */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_HINT_CLEAR_HINTCLR_MASK (0x1U)
#define VPU_CMD_CONTROL_REG_VPU_HINT_CLEAR_HINTCLR_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_HINT_CLEAR_HINTCLR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_HINT_CLEAR_HINTCLR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_HINT_CLEAR_HINTCLR_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_VPU_INT_STS - VPU Interrupt Status */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_VPU_INT_STS_VPU_VPU_INT_STS_MASK (0x1U)
#define VPU_CMD_CONTROL_REG_VPU_VPU_INT_STS_VPU_VPU_INT_STS_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_VPU_INT_STS_VPU_VPU_INT_STS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VPU_INT_STS_VPU_VPU_INT_STS_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VPU_INT_STS_VPU_VPU_INT_STS_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_VINT_ENABLE - VPU Interrupt Enable */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD0_EN_MASK (0x1U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD0_EN_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD0_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD0_EN_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD0_EN_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD1_EN_MASK (0x2U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD1_EN_SHIFT (1U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD1_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD1_EN_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD1_EN_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD2_EN_MASK (0x4U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD2_EN_SHIFT (2U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD2_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD2_EN_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD2_EN_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD3_EN_MASK (0x8U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD3_EN_SHIFT (3U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD3_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD3_EN_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD3_EN_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD4_EN_MASK (0x10U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD4_EN_SHIFT (4U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD4_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD4_EN_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD4_EN_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD5_EN_MASK (0x20U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD5_EN_SHIFT (5U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD5_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD5_EN_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD5_EN_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD6_EN_MASK (0x40U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD6_EN_SHIFT (6U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD6_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD6_EN_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD6_EN_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD7_EN_MASK (0x80U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD7_EN_SHIFT (7U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD7_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD7_EN_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD7_EN_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD8_EN_MASK (0x100U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD8_EN_SHIFT (8U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD8_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD8_EN_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD8_EN_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD9_EN_MASK (0x200U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD9_EN_SHIFT (9U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD9_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD9_EN_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMD9_EN_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDA_EN_MASK (0x400U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDA_EN_SHIFT (10U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDA_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDA_EN_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDA_EN_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDB_EN_MASK (0x800U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDB_EN_SHIFT (11U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDB_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDB_EN_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDB_EN_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDD_EN_MASK (0x2000U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDD_EN_SHIFT (13U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDD_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDD_EN_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_CMDD_EN_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_BSEMPTY_EN_MASK (0x8000U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_BSEMPTY_EN_SHIFT (15U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_BSEMPTY_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_BSEMPTY_EN_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_ENABLE_BSEMPTY_EN_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_VINT_REASON - VPU Interrupt Reason */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD0_INTR_MASK (0x1U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD0_INTR_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD0_INTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD0_INTR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD0_INTR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD1_INTR_MASK (0x2U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD1_INTR_SHIFT (1U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD1_INTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD1_INTR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD1_INTR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD2_INTR_MASK (0x4U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD2_INTR_SHIFT (2U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD2_INTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD2_INTR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD2_INTR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD3_INTR_MASK (0x8U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD3_INTR_SHIFT (3U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD3_INTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD3_INTR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD3_INTR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD4_INTR_MASK (0x10U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD4_INTR_SHIFT (4U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD4_INTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD4_INTR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD4_INTR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD5_INTR_MASK (0x20U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD5_INTR_SHIFT (5U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD5_INTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD5_INTR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD5_INTR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD6_INTR_MASK (0x40U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD6_INTR_SHIFT (6U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD6_INTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD6_INTR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD6_INTR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD7_INTR_MASK (0x80U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD7_INTR_SHIFT (7U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD7_INTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD7_INTR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD7_INTR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD8_INTR_MASK (0x100U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD8_INTR_SHIFT (8U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD8_INTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD8_INTR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD8_INTR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD9_INTR_MASK (0x200U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD9_INTR_SHIFT (9U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD9_INTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD9_INTR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMD9_INTR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDA_INTR_MASK (0x400U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDA_INTR_SHIFT (10U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDA_INTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDA_INTR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDA_INTR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDB_INTR_MASK (0x800U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDB_INTR_SHIFT (11U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDB_INTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDB_INTR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDB_INTR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDD_INTR_MASK (0x2000U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDD_INTR_SHIFT (13U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDD_INTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDD_INTR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_CMDD_INTR_MASK)

#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_BSEMPTY_INTR_MASK (0x8000U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_BSEMPTY_INTR_SHIFT (15U)
#define VPU_CMD_CONTROL_REG_VPU_VINT_REASON_BSEMPTY_INTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VINT_REASON_BSEMPTY_INTR_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VINT_REASON_BSEMPTY_INTR_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VCPU_CMD_BUSY_STATUS - V-CPU Busy Status */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VCPU_CMD_BUSY_STATUS_VCPU_CMD_BUSY_STATUS_MASK (0x1U)
#define VPU_CMD_CONTROL_REG_VCPU_CMD_BUSY_STATUS_VCPU_CMD_BUSY_STATUS_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VCPU_CMD_BUSY_STATUS_VCPU_CMD_BUSY_STATUS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VCPU_CMD_BUSY_STATUS_VCPU_CMD_BUSY_STATUS_SHIFT)) & VPU_CMD_CONTROL_REG_VCPU_CMD_BUSY_STATUS_VCPU_CMD_BUSY_STATUS_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_HALT_STATUS - VPU Halt Status */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_HALT_STATUS_VPU_HALT_STATUS_DEBUG_MASK (0xFU)
#define VPU_CMD_CONTROL_REG_VPU_HALT_STATUS_VPU_HALT_STATUS_DEBUG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_HALT_STATUS_VPU_HALT_STATUS_DEBUG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_HALT_STATUS_VPU_HALT_STATUS_DEBUG_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_HALT_STATUS_VPU_HALT_STATUS_DEBUG_MASK)

#define VPU_CMD_CONTROL_REG_VPU_HALT_STATUS_VPU_HALT_STATUS_MASK (0x10U)
#define VPU_CMD_CONTROL_REG_VPU_HALT_STATUS_VPU_HALT_STATUS_SHIFT (4U)
#define VPU_CMD_CONTROL_REG_VPU_HALT_STATUS_VPU_HALT_STATUS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_HALT_STATUS_VPU_HALT_STATUS_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_HALT_STATUS_VPU_HALT_STATUS_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_VCPU_STATUS - VPU_VCPU_STATUS */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_VCPU_STATUS_VPU_VCPU_STATUS_MASK (0x7FFFU)
#define VPU_CMD_CONTROL_REG_VPU_VCPU_STATUS_VPU_VCPU_STATUS_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_VCPU_STATUS_VPU_VCPU_STATUS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_VCPU_STATUS_VPU_VCPU_STATUS_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_VCPU_STATUS_VPU_VCPU_STATUS_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_BUSY_STATUS - VPU Busy Status */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_BUSY_STATUS_VPU_BUSY_STATUS_MASK (0x1U)
#define VPU_CMD_CONTROL_REG_VPU_BUSY_STATUS_VPU_BUSY_STATUS_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_BUSY_STATUS_VPU_BUSY_STATUS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_BUSY_STATUS_VPU_BUSY_STATUS_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_BUSY_STATUS_VPU_BUSY_STATUS_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_RET_FIO_STATUS - ret_fio_status */
/*! @{ */

#define VPU_CMD_CONTROL_REG_RET_FIO_STATUS_FIO_STATUS_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_RET_FIO_STATUS_FIO_STATUS_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_RET_FIO_STATUS_FIO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_RET_FIO_STATUS_FIO_STATUS_SHIFT)) & VPU_CMD_CONTROL_REG_RET_FIO_STATUS_FIO_STATUS_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_3 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_3_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_3_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_3_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_3_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_3_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_4 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_4_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_4_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_4_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_4_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_4_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_5 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_5_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_5_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_5_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_5_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_5_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_RET_PRODUCT_NAME - HW product name */
/*! @{ */

#define VPU_CMD_CONTROL_REG_RET_PRODUCT_NAME_HW_NAME_MASK (0xFU)
#define VPU_CMD_CONTROL_REG_RET_PRODUCT_NAME_HW_NAME_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_RET_PRODUCT_NAME_HW_NAME(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_RET_PRODUCT_NAME_HW_NAME_SHIFT)) & VPU_CMD_CONTROL_REG_RET_PRODUCT_NAME_HW_NAME_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_RET_PRODUCT_VERSION - HW product version */
/*! @{ */

#define VPU_CMD_CONTROL_REG_RET_PRODUCT_VERSION_PRODUCT_NUMBER_MASK (0xFU)
#define VPU_CMD_CONTROL_REG_RET_PRODUCT_VERSION_PRODUCT_NUMBER_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_RET_PRODUCT_VERSION_PRODUCT_NUMBER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_RET_PRODUCT_VERSION_PRODUCT_NUMBER_SHIFT)) & VPU_CMD_CONTROL_REG_RET_PRODUCT_VERSION_PRODUCT_NUMBER_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_RET_VCPU_CONFIG0 - Configuration Information #0 */
/*! @{ */

#define VPU_CMD_CONTROL_REG_RET_VCPU_CONFIG0_CONFIG_VCPU0_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_RET_VCPU_CONFIG0_CONFIG_VCPU0_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_RET_VCPU_CONFIG0_CONFIG_VCPU0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_RET_VCPU_CONFIG0_CONFIG_VCPU0_SHIFT)) & VPU_CMD_CONTROL_REG_RET_VCPU_CONFIG0_CONFIG_VCPU0_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_RET_VCPU_CONFIG1 - Configuration Information #1 */
/*! @{ */

#define VPU_CMD_CONTROL_REG_RET_VCPU_CONFIG1_CONFIG_VCPU1_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_RET_VCPU_CONFIG1_CONFIG_VCPU1_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_RET_VCPU_CONFIG1_CONFIG_VCPU1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_RET_VCPU_CONFIG1_CONFIG_VCPU1_SHIFT)) & VPU_CMD_CONTROL_REG_RET_VCPU_CONFIG1_CONFIG_VCPU1_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_RET_CODEC_STD - Standard Definition */
/*! @{ */

#define VPU_CMD_CONTROL_REG_RET_CODEC_STD_CODEC_STD_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_RET_CODEC_STD_CODEC_STD_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_RET_CODEC_STD_CODEC_STD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_RET_CODEC_STD_CODEC_STD_SHIFT)) & VPU_CMD_CONTROL_REG_RET_CODEC_STD_CODEC_STD_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_RET_CONF_DATE - Configuration Date */
/*! @{ */

#define VPU_CMD_CONTROL_REG_RET_CONF_DATE_HW_DATE_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_RET_CONF_DATE_HW_DATE_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_RET_CONF_DATE_HW_DATE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_RET_CONF_DATE_HW_DATE_SHIFT)) & VPU_CMD_CONTROL_REG_RET_CONF_DATE_HW_DATE_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_RET_CONF_REVISION - The revision of H/W configuration */
/*! @{ */

#define VPU_CMD_CONTROL_REG_RET_CONF_REVISION_HW_REVISION_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_RET_CONF_REVISION_HW_REVISION_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_RET_CONF_REVISION_HW_REVISION(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_RET_CONF_REVISION_HW_REVISION_SHIFT)) & VPU_CMD_CONTROL_REG_RET_CONF_REVISION_HW_REVISION_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_RET_CONF_TYPE - The define value of H/W configuration */
/*! @{ */

#define VPU_CMD_CONTROL_REG_RET_CONF_TYPE_HW_TYPE_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_RET_CONF_TYPE_HW_TYPE_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_RET_CONF_TYPE_HW_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_RET_CONF_TYPE_HW_TYPE_SHIFT)) & VPU_CMD_CONTROL_REG_RET_CONF_TYPE_HW_TYPE_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_RET_VCORE0_CFG - Configuration Information of VCORE0 */
/*! @{ */

#define VPU_CMD_CONTROL_REG_RET_VCORE0_CFG_CONFIG_VCORE0_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_RET_VCORE0_CFG_CONFIG_VCORE0_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_RET_VCORE0_CFG_CONFIG_VCORE0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_RET_VCORE0_CFG_CONFIG_VCORE0_SHIFT)) & VPU_CMD_CONTROL_REG_RET_VCORE0_CFG_CONFIG_VCORE0_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_RET_VCORE1_CFG - Configuration Information of VCORE1 */
/*! @{ */

#define VPU_CMD_CONTROL_REG_RET_VCORE1_CFG_CONFIG_VCORE1_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_RET_VCORE1_CFG_CONFIG_VCORE1_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_RET_VCORE1_CFG_CONFIG_VCORE1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_RET_VCORE1_CFG_CONFIG_VCORE1_SHIFT)) & VPU_CMD_CONTROL_REG_RET_VCORE1_CFG_CONFIG_VCORE1_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_RET_VCORE2_CFG - Configuration Information of VCORE2 */
/*! @{ */

#define VPU_CMD_CONTROL_REG_RET_VCORE2_CFG_CONFIG_VCORE2_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_RET_VCORE2_CFG_CONFIG_VCORE2_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_RET_VCORE2_CFG_CONFIG_VCORE2(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_RET_VCORE2_CFG_CONFIG_VCORE2_SHIFT)) & VPU_CMD_CONTROL_REG_RET_VCORE2_CFG_CONFIG_VCORE2_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_RET_VCORE3_CFG - Configuration Information of VCORE3 */
/*! @{ */

#define VPU_CMD_CONTROL_REG_RET_VCORE3_CFG_CONFIG_VCORE3_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_RET_VCORE3_CFG_CONFIG_VCORE3_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_RET_VCORE3_CFG_CONFIG_VCORE3(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_RET_VCORE3_CFG_CONFIG_VCORE3_SHIFT)) & VPU_CMD_CONTROL_REG_RET_VCORE3_CFG_CONFIG_VCORE3_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_RET_VCORE_PRESENT - Number of VCOREs present */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_RET_VCORE_PRESENT_VCORE_PRESENT_MASK (0xFU)
#define VPU_CMD_CONTROL_REG_VPU_RET_VCORE_PRESENT_VCORE_PRESENT_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_RET_VCORE_PRESENT_VCORE_PRESENT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_RET_VCORE_PRESENT_VCORE_PRESENT_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_RET_VCORE_PRESENT_VCORE_PRESENT_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_6 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_6_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_6_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_6_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_6_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_6_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_7 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_7_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_7_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_7_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_7_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_7_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_8 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_8_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_8_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_8_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_8_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_8_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_9 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_9_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_9_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_9_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_9_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_9_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_10 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_10_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_10_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_10_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_10_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_10_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_11 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_11_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_11_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_11_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_11_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_11_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_12 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_12_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_12_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_12_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_12_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_12_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_13 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_13_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_13_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_13_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_13_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_13_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_14 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_14_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_14_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_14_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_14_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_14_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_DBG_MSG_15 - Debugging message */
/*! @{ */

#define VPU_CMD_CONTROL_REG_DBG_MSG_15_DBG_MSG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_DBG_MSG_15_DBG_MSG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_DBG_MSG_15_DBG_MSG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_DBG_MSG_15_DBG_MSG_SHIFT)) & VPU_CMD_CONTROL_REG_DBG_MSG_15_DBG_MSG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_DBG_SW_UART_STATUS - VPU_dbg_sw_uart_status */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_DBG_SW_UART_STATUS_VPU_DBG_SW_UART_STATUS_MASK (0xFU)
#define VPU_CMD_CONTROL_REG_VPU_DBG_SW_UART_STATUS_VPU_DBG_SW_UART_STATUS_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_DBG_SW_UART_STATUS_VPU_DBG_SW_UART_STATUS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_DBG_SW_UART_STATUS_VPU_DBG_SW_UART_STATUS_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_DBG_SW_UART_STATUS_VPU_DBG_SW_UART_STATUS_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_DBG_SW_UART_TX - VPU_ dbg_sw_uart_tx */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_DBG_SW_UART_TX_VPU_DBG_SW_UART_TX_MASK (0xFU)
#define VPU_CMD_CONTROL_REG_VPU_DBG_SW_UART_TX_VPU_DBG_SW_UART_TX_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_DBG_SW_UART_TX_VPU_DBG_SW_UART_TX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_DBG_SW_UART_TX_VPU_DBG_SW_UART_TX_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_DBG_SW_UART_TX_VPU_DBG_SW_UART_TX_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_DBG_REG_0 - VPU_dbg_reg */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_DBG_REG_0_VPU_DBG_REG_0_MASK (0xFU)
#define VPU_CMD_CONTROL_REG_VPU_DBG_REG_0_VPU_DBG_REG_0_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_DBG_REG_0_VPU_DBG_REG_0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_DBG_REG_0_VPU_DBG_REG_0_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_DBG_REG_0_VPU_DBG_REG_0_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_DBG_REG_1 - VPU_dbg_reg */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_DBG_REG_1_VPU_DBG_REG_1_MASK (0xFU)
#define VPU_CMD_CONTROL_REG_VPU_DBG_REG_1_VPU_DBG_REG_1_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_DBG_REG_1_VPU_DBG_REG_1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_DBG_REG_1_VPU_DBG_REG_1_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_DBG_REG_1_VPU_DBG_REG_1_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL - VPU SFS Control */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_end_of_row_MASK (0x1U)
#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_end_of_row_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_end_of_row(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_end_of_row_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_end_of_row_MASK)

#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_new_frame_MASK (0x2U)
#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_new_frame_SHIFT (1U)
#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_new_frame(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_new_frame_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_new_frame_MASK)

#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_current_buffer_MASK (0x7CU)
#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_current_buffer_SHIFT (2U)
#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_current_buffer(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_current_buffer_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_current_buffer_MASK)

#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_ipu_frame_row_valid_MASK (0x8000U)
#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_ipu_frame_row_valid_SHIFT (15U)
#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_ipu_frame_row_valid(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_ipu_frame_row_valid_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_ipu_frame_row_valid_MASK)

#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_ipu_frame_row_cnt_MASK (0xFFFF0000U)
#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_ipu_frame_row_cnt_SHIFT (16U)
#define VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_ipu_frame_row_cnt(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_ipu_frame_row_cnt_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_SUB_FRAME_SYNC_CTRL_ipu_frame_row_cnt_MASK)
/*! @} */

/*! @name CMD_COMMAND - Command */
/*! @{ */

#define VPU_CMD_COMMAND_COMMAND_MASK             (0xFFFFFFFFU)
#define VPU_CMD_COMMAND_COMMAND_SHIFT            (0U)
#define VPU_CMD_COMMAND_COMMAND(x)               (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMAND_COMMAND_SHIFT)) & VPU_CMD_COMMAND_COMMAND_MASK)
/*! @} */

/*! @name CMD_COMMAND_OPTION - Command Option */
/*! @{ */

#define VPU_CMD_COMMAND_OPTION_COMMAND_OPTION_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMAND_OPTION_COMMAND_OPTION_SHIFT (0U)
#define VPU_CMD_COMMAND_OPTION_COMMAND_OPTION(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMAND_OPTION_COMMAND_OPTION_SHIFT)) & VPU_CMD_COMMAND_OPTION_COMMAND_OPTION_MASK)
/*! @} */

/*! @name CMD_DEC_PIC_OPTION - decoding picture option */
/*! @{ */

#define VPU_CMD_DEC_PIC_OPTION_SKIP_MODE_MASK    (0x3FU)
#define VPU_CMD_DEC_PIC_OPTION_SKIP_MODE_SHIFT   (0U)
#define VPU_CMD_DEC_PIC_OPTION_SKIP_MODE(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_OPTION_SKIP_MODE_SHIFT)) & VPU_CMD_DEC_PIC_OPTION_SKIP_MODE_MASK)

#define VPU_CMD_DEC_PIC_OPTION_FORCE_FILM_GRAIN_OFF_MASK (0x40U)
#define VPU_CMD_DEC_PIC_OPTION_FORCE_FILM_GRAIN_OFF_SHIFT (6U)
#define VPU_CMD_DEC_PIC_OPTION_FORCE_FILM_GRAIN_OFF(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_OPTION_FORCE_FILM_GRAIN_OFF_SHIFT)) & VPU_CMD_DEC_PIC_OPTION_FORCE_FILM_GRAIN_OFF_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_OPTION - CMD_ENC_SET_PARAM option */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_OPTION_SET_PARAM_OPTION_MASK (0x3U)
#define VPU_CMD_ENC_SET_PARAM_OPTION_SET_PARAM_OPTION_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_OPTION_SET_PARAM_OPTION(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_OPTION_SET_PARAM_OPTION_SHIFT)) & VPU_CMD_ENC_SET_PARAM_OPTION_SET_PARAM_OPTION_MASK)
/*! @} */

/*! @name CMD_INIT_SEQ_OPTION - Run command option */
/*! @{ */

#define VPU_CMD_INIT_SEQ_OPTION_INIT_SEQ_OPTION_MASK (0x3FU)
#define VPU_CMD_INIT_SEQ_OPTION_INIT_SEQ_OPTION_SHIFT (0U)
#define VPU_CMD_INIT_SEQ_OPTION_INIT_SEQ_OPTION(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_OPTION_INIT_SEQ_OPTION_SHIFT)) & VPU_CMD_INIT_SEQ_OPTION_INIT_SEQ_OPTION_MASK)
/*! @} */

/*! @name CMD_SET_DISP_OPTION - SET_DISP_command option */
/*! @{ */

#define VPU_CMD_SET_DISP_OPTION_FB_ENDIAN_MASK   (0xF0000U)
#define VPU_CMD_SET_DISP_OPTION_FB_ENDIAN_SHIFT  (16U)
#define VPU_CMD_SET_DISP_OPTION_FB_ENDIAN(x)     (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_OPTION_FB_ENDIAN_SHIFT)) & VPU_CMD_SET_DISP_OPTION_FB_ENDIAN_MASK)
/*! @} */

/*! @name CMD_SET_FB_OPTION - SET_FB command option */
/*! @{ */

#define VPU_CMD_SET_FB_OPTION_SET_FB_MODE_MASK   (0x7U)
#define VPU_CMD_SET_FB_OPTION_SET_FB_MODE_SHIFT  (0U)
#define VPU_CMD_SET_FB_OPTION_SET_FB_MODE(x)     (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_OPTION_SET_FB_MODE_SHIFT)) & VPU_CMD_SET_FB_OPTION_SET_FB_MODE_MASK)

#define VPU_CMD_SET_FB_OPTION_FB_GROUP_INDICATOR_MASK (0x8U)
#define VPU_CMD_SET_FB_OPTION_FB_GROUP_INDICATOR_SHIFT (3U)
#define VPU_CMD_SET_FB_OPTION_FB_GROUP_INDICATOR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_OPTION_FB_GROUP_INDICATOR_SHIFT)) & VPU_CMD_SET_FB_OPTION_FB_GROUP_INDICATOR_MASK)

#define VPU_CMD_SET_FB_OPTION_SETUP_DONE_MASK    (0x10U)
#define VPU_CMD_SET_FB_OPTION_SETUP_DONE_SHIFT   (4U)
#define VPU_CMD_SET_FB_OPTION_SETUP_DONE(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_OPTION_SETUP_DONE_SHIFT)) & VPU_CMD_SET_FB_OPTION_SETUP_DONE_MASK)

#define VPU_CMD_SET_FB_OPTION_FB_ENDIAN_MASK     (0xF0000U)
#define VPU_CMD_SET_FB_OPTION_FB_ENDIAN_SHIFT    (16U)
#define VPU_CMD_SET_FB_OPTION_FB_ENDIAN(x)       (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_OPTION_FB_ENDIAN_SHIFT)) & VPU_CMD_SET_FB_OPTION_FB_ENDIAN_MASK)

#define VPU_CMD_SET_FB_OPTION_NON_REF_FBC_WRITING_MASK (0x4000000U)
#define VPU_CMD_SET_FB_OPTION_NON_REF_FBC_WRITING_SHIFT (26U)
#define VPU_CMD_SET_FB_OPTION_NON_REF_FBC_WRITING(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_OPTION_NON_REF_FBC_WRITING_SHIFT)) & VPU_CMD_SET_FB_OPTION_NON_REF_FBC_WRITING_MASK)
/*! @} */

/*! @name CMD_SET_FB_UPDATE_OPTION - Run command option */
/*! @{ */

#define VPU_CMD_SET_FB_UPDATE_OPTION_SET_FB_MODE_MASK (0x7U)
#define VPU_CMD_SET_FB_UPDATE_OPTION_SET_FB_MODE_SHIFT (0U)
#define VPU_CMD_SET_FB_UPDATE_OPTION_SET_FB_MODE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_UPDATE_OPTION_SET_FB_MODE_SHIFT)) & VPU_CMD_SET_FB_UPDATE_OPTION_SET_FB_MODE_MASK)
/*! @} */

/*! @name CMD_COMMAND_RET_SUCCESS - Result of the command */
/*! @{ */

#define VPU_CMD_COMMAND_RET_SUCCESS_RUN_CMD_STATUS_MASK (0x3U)
#define VPU_CMD_COMMAND_RET_SUCCESS_RUN_CMD_STATUS_SHIFT (0U)
#define VPU_CMD_COMMAND_RET_SUCCESS_RUN_CMD_STATUS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMAND_RET_SUCCESS_RUN_CMD_STATUS_SHIFT)) & VPU_CMD_COMMAND_RET_SUCCESS_RUN_CMD_STATUS_MASK)
/*! @} */

/*! @name CMD_COMMAND_RET_FAIL_REASON - Fail reason of the run command */
/*! @{ */

#define VPU_CMD_COMMAND_RET_FAIL_REASON_FAIL_REASON_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMAND_RET_FAIL_REASON_FAIL_REASON_SHIFT (0U)
#define VPU_CMD_COMMAND_RET_FAIL_REASON_FAIL_REASON(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMAND_RET_FAIL_REASON_FAIL_REASON_SHIFT)) & VPU_CMD_COMMAND_RET_FAIL_REASON_FAIL_REASON_MASK)
/*! @} */

/*! @name CMD_COMMAND_INSTANCE_INFO - Instance information */
/*! @{ */

#define VPU_CMD_COMMAND_INSTANCE_INFO_INST_ID_MASK (0xFFFFU)
#define VPU_CMD_COMMAND_INSTANCE_INFO_INST_ID_SHIFT (0U)
#define VPU_CMD_COMMAND_INSTANCE_INFO_INST_ID(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMAND_INSTANCE_INFO_INST_ID_SHIFT)) & VPU_CMD_COMMAND_INSTANCE_INFO_INST_ID_MASK)

#define VPU_CMD_COMMAND_INSTANCE_INFO_CODEC_STD_MASK (0xFFFF0000U)
#define VPU_CMD_COMMAND_INSTANCE_INFO_CODEC_STD_SHIFT (16U)
#define VPU_CMD_COMMAND_INSTANCE_INFO_CODEC_STD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMAND_INSTANCE_INFO_CODEC_STD_SHIFT)) & VPU_CMD_COMMAND_INSTANCE_INFO_CODEC_STD_MASK)
/*! @} */

/*! @name CMD_COMMAND_QUE_FULL_IDC - cmd queue full indicator */
/*! @{ */

#define VPU_CMD_COMMAND_QUE_FULL_IDC_CMD_QUEUE_FULLNESS_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMAND_QUE_FULL_IDC_CMD_QUEUE_FULLNESS_SHIFT (0U)
#define VPU_CMD_COMMAND_QUE_FULL_IDC_CMD_QUEUE_FULLNESS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMAND_QUE_FULL_IDC_CMD_QUEUE_FULLNESS_SHIFT)) & VPU_CMD_COMMAND_QUE_FULL_IDC_CMD_QUEUE_FULLNESS_MASK)
/*! @} */

/*! @name CMD_COMMAND_RET_QUE_EMPTY_IDC - cmd queue empty indicator */
/*! @{ */

#define VPU_CMD_COMMAND_RET_QUE_EMPTY_IDC_RET_QUEUE_EMPTY_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMAND_RET_QUE_EMPTY_IDC_RET_QUEUE_EMPTY_SHIFT (0U)
#define VPU_CMD_COMMAND_RET_QUE_EMPTY_IDC_RET_QUEUE_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMAND_RET_QUE_EMPTY_IDC_RET_QUEUE_EMPTY_SHIFT)) & VPU_CMD_COMMAND_RET_QUE_EMPTY_IDC_RET_QUEUE_EMPTY_MASK)
/*! @} */

/*! @name CMD_COMMAND_DONE_INST_IDC - cmd done instance id */
/*! @{ */

#define VPU_CMD_COMMAND_DONE_INST_IDC_DONE_INST_IDC_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMAND_DONE_INST_IDC_DONE_INST_IDC_SHIFT (0U)
#define VPU_CMD_COMMAND_DONE_INST_IDC_DONE_INST_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMAND_DONE_INST_IDC_DONE_INST_IDC_SHIFT)) & VPU_CMD_COMMAND_DONE_INST_IDC_DONE_INST_IDC_MASK)
/*! @} */

/*! @name CMD_COMMAND_RET_CREATE_INSTANCE_ID - instance id */
/*! @{ */

#define VPU_CMD_COMMAND_RET_CREATE_INSTANCE_ID_INSTANCE_ID_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMAND_RET_CREATE_INSTANCE_ID_INSTANCE_ID_SHIFT (0U)
#define VPU_CMD_COMMAND_RET_CREATE_INSTANCE_ID_INSTANCE_ID(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMAND_RET_CREATE_INSTANCE_ID_INSTANCE_ID_SHIFT)) & VPU_CMD_COMMAND_RET_CREATE_INSTANCE_ID_INSTANCE_ID_MASK)
/*! @} */

/*! @name CMD_COMMAND_RET_CMD_CQ_IN_TICK - cmd queue in tick */
/*! @{ */

#define VPU_CMD_COMMAND_RET_CMD_CQ_IN_TICK_CMD_CQ_IN_TICK_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMAND_RET_CMD_CQ_IN_TICK_CMD_CQ_IN_TICK_SHIFT (0U)
#define VPU_CMD_COMMAND_RET_CMD_CQ_IN_TICK_CMD_CQ_IN_TICK(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMAND_RET_CMD_CQ_IN_TICK_CMD_CQ_IN_TICK_SHIFT)) & VPU_CMD_COMMAND_RET_CMD_CQ_IN_TICK_CMD_CQ_IN_TICK_MASK)
/*! @} */

/*! @name CMD_COMMAND_RET_CMD_FW_RUN_TICK - cmd fw run tick */
/*! @{ */

#define VPU_CMD_COMMAND_RET_CMD_FW_RUN_TICK_CMD_FW_RUN_TICK_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMAND_RET_CMD_FW_RUN_TICK_CMD_FW_RUN_TICK_SHIFT (0U)
#define VPU_CMD_COMMAND_RET_CMD_FW_RUN_TICK_CMD_FW_RUN_TICK(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMAND_RET_CMD_FW_RUN_TICK_CMD_FW_RUN_TICK_SHIFT)) & VPU_CMD_COMMAND_RET_CMD_FW_RUN_TICK_CMD_FW_RUN_TICK_MASK)
/*! @} */

/*! @name CMD_COMMAND_RET_CMD_HW_RUN_TICK - cmd hw_core run tick */
/*! @{ */

#define VPU_CMD_COMMAND_RET_CMD_HW_RUN_TICK_CMD_HW_RUN_TICK_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMAND_RET_CMD_HW_RUN_TICK_CMD_HW_RUN_TICK_SHIFT (0U)
#define VPU_CMD_COMMAND_RET_CMD_HW_RUN_TICK_CMD_HW_RUN_TICK(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMAND_RET_CMD_HW_RUN_TICK_CMD_HW_RUN_TICK_SHIFT)) & VPU_CMD_COMMAND_RET_CMD_HW_RUN_TICK_CMD_HW_RUN_TICK_MASK)
/*! @} */

/*! @name CMD_COMMON_RET_CMD_HW_DONE_TICK - cmd hw_core done tick */
/*! @{ */

#define VPU_CMD_COMMON_RET_CMD_HW_DONE_TICK_CMD_HW_DONE_TICK_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMON_RET_CMD_HW_DONE_TICK_CMD_HW_DONE_TICK_SHIFT (0U)
#define VPU_CMD_COMMON_RET_CMD_HW_DONE_TICK_CMD_HW_DONE_TICK(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMON_RET_CMD_HW_DONE_TICK_CMD_HW_DONE_TICK_SHIFT)) & VPU_CMD_COMMON_RET_CMD_HW_DONE_TICK_CMD_HW_DONE_TICK_MASK)
/*! @} */

/*! @name CMD_COMMON_RET_CMD_FW_DONE_TICK - cmd fw done tick */
/*! @{ */

#define VPU_CMD_COMMON_RET_CMD_FW_DONE_TICK_CMD_FW_DONE_TICK_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMON_RET_CMD_FW_DONE_TICK_CMD_FW_DONE_TICK_SHIFT (0U)
#define VPU_CMD_COMMON_RET_CMD_FW_DONE_TICK_CMD_FW_DONE_TICK(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMON_RET_CMD_FW_DONE_TICK_CMD_FW_DONE_TICK_SHIFT)) & VPU_CMD_COMMON_RET_CMD_FW_DONE_TICK_CMD_FW_DONE_TICK_MASK)
/*! @} */

/*! @name CMD_COMMON_RET_CMD_RQ_OUT_TICK - cmd return queue out tick */
/*! @{ */

#define VPU_CMD_COMMON_RET_CMD_RQ_OUT_TICK_CMD_RQ_OUT_TICK_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMON_RET_CMD_RQ_OUT_TICK_CMD_RQ_OUT_TICK_SHIFT (0U)
#define VPU_CMD_COMMON_RET_CMD_RQ_OUT_TICK_CMD_RQ_OUT_TICK(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMON_RET_CMD_RQ_OUT_TICK_CMD_RQ_OUT_TICK_SHIFT)) & VPU_CMD_COMMON_RET_CMD_RQ_OUT_TICK_CMD_RQ_OUT_TICK_MASK)
/*! @} */

/*! @name CMD_COMMON_RET_CMD_FW_PRE_RUN_TICK - cmd fw pre-core run tick */
/*! @{ */

#define VPU_CMD_COMMON_RET_CMD_FW_PRE_RUN_TICK_CMD_FW_PRE_RUN_TICK_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMON_RET_CMD_FW_PRE_RUN_TICK_CMD_FW_PRE_RUN_TICK_SHIFT (0U)
#define VPU_CMD_COMMON_RET_CMD_FW_PRE_RUN_TICK_CMD_FW_PRE_RUN_TICK(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMON_RET_CMD_FW_PRE_RUN_TICK_CMD_FW_PRE_RUN_TICK_SHIFT)) & VPU_CMD_COMMON_RET_CMD_FW_PRE_RUN_TICK_CMD_FW_PRE_RUN_TICK_MASK)
/*! @} */

/*! @name CMD_COMMON_RET_CMD_HW_PRE_RUN_TICK - cmd hw pre-core run tick */
/*! @{ */

#define VPU_CMD_COMMON_RET_CMD_HW_PRE_RUN_TICK_CMD_HW_PRE_RUN_TICK_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMON_RET_CMD_HW_PRE_RUN_TICK_CMD_HW_PRE_RUN_TICK_SHIFT (0U)
#define VPU_CMD_COMMON_RET_CMD_HW_PRE_RUN_TICK_CMD_HW_PRE_RUN_TICK(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMON_RET_CMD_HW_PRE_RUN_TICK_CMD_HW_PRE_RUN_TICK_SHIFT)) & VPU_CMD_COMMON_RET_CMD_HW_PRE_RUN_TICK_CMD_HW_PRE_RUN_TICK_MASK)
/*! @} */

/*! @name CMD_COMMON_RET_CMD_HW_PRE_DONE_TICK - cmd hw pre-core done tick */
/*! @{ */

#define VPU_CMD_COMMON_RET_CMD_HW_PRE_DONE_TICK_CMD_HW_PRE_DONE_TICK_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMON_RET_CMD_HW_PRE_DONE_TICK_CMD_HW_PRE_DONE_TICK_SHIFT (0U)
#define VPU_CMD_COMMON_RET_CMD_HW_PRE_DONE_TICK_CMD_HW_PRE_DONE_TICK(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMON_RET_CMD_HW_PRE_DONE_TICK_CMD_HW_PRE_DONE_TICK_SHIFT)) & VPU_CMD_COMMON_RET_CMD_HW_PRE_DONE_TICK_CMD_HW_PRE_DONE_TICK_MASK)
/*! @} */

/*! @name CMD_COMMON_RET_CMD_FW_PRE_DONE_TICK - cmd fw pre-core done tick */
/*! @{ */

#define VPU_CMD_COMMON_RET_CMD_FW_PRE_DONE_TICK_CMD_FW_PRE_DONE_TICK_MASK (0xFFFFFFFFU)
#define VPU_CMD_COMMON_RET_CMD_FW_PRE_DONE_TICK_CMD_FW_PRE_DONE_TICK_SHIFT (0U)
#define VPU_CMD_COMMON_RET_CMD_FW_PRE_DONE_TICK_CMD_FW_PRE_DONE_TICK(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_COMMON_RET_CMD_FW_PRE_DONE_TICK_CMD_FW_PRE_DONE_TICK_SHIFT)) & VPU_CMD_COMMON_RET_CMD_FW_PRE_DONE_TICK_CMD_FW_PRE_DONE_TICK_MASK)
/*! @} */

/*! @name CMD_CREATE_INST_WORK_BASE - Work buffer base address */
/*! @{ */

#define VPU_CMD_CREATE_INST_WORK_BASE_WORK_BUF_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_CREATE_INST_WORK_BASE_WORK_BUF_BASE_SHIFT (0U)
#define VPU_CMD_CREATE_INST_WORK_BASE_WORK_BUF_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_WORK_BASE_WORK_BUF_BASE_SHIFT)) & VPU_CMD_CREATE_INST_WORK_BASE_WORK_BUF_BASE_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_ADDR_USERDATA_BASE - User Data Buffer Base Address */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_ADDR_USERDATA_BASE_USER_DATA_BUF_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_ADDR_USERDATA_BASE_USER_DATA_BUF_BASE_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_ADDR_USERDATA_BASE_USER_DATA_BUF_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_ADDR_USERDATA_BASE_USER_DATA_BUF_BASE_SHIFT)) & VPU_CMD_DEC_GET_RESULT_ADDR_USERDATA_BASE_USER_DATA_BUF_BASE_MASK)
/*! @} */

/*! @name CMD_DEC_PIC_BS_RD_PTR - Bistream Buffer Read Pointer */
/*! @{ */

#define VPU_CMD_DEC_PIC_BS_RD_PTR_RD_PTR_MASK    (0xFFFFFFFFU)
#define VPU_CMD_DEC_PIC_BS_RD_PTR_RD_PTR_SHIFT   (0U)
#define VPU_CMD_DEC_PIC_BS_RD_PTR_RD_PTR(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_BS_RD_PTR_RD_PTR_SHIFT)) & VPU_CMD_DEC_PIC_BS_RD_PTR_RD_PTR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_RD_PTR - bitstream buffer read pointer */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_RD_PTR_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_RD_PTR_RD_PTR_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_RD_PTR_RD_PTR(x)  (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_RD_PTR_RD_PTR_SHIFT)) & VPU_CMD_ENC_GET_RESULT_RD_PTR_RD_PTR_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_BS_START - Bitstream buffer start address */
/*! @{ */

#define VPU_CMD_ENC_PIC_BS_START_BS_START_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_PIC_BS_START_BS_START_ADDR_SHIFT (0U)
#define VPU_CMD_ENC_PIC_BS_START_BS_START_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_BS_START_BS_START_ADDR_SHIFT)) & VPU_CMD_ENC_PIC_BS_START_BS_START_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_ENABLE - Change parameter enable flags */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_PPS_PARAM_MASK (0x1U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_PPS_PARAM_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_PPS_PARAM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_PPS_PARAM_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_PPS_PARAM_MASK)

#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_TEMPORAL_COUNT_PARAM_MASK (0x2U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_TEMPORAL_COUNT_PARAM_SHIFT (1U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_TEMPORAL_COUNT_PARAM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_TEMPORAL_COUNT_PARAM_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_TEMPORAL_COUNT_PARAM_MASK)

#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_INTRA_PARAM_MASK (0x4U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_INTRA_PARAM_SHIFT (2U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_INTRA_PARAM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_INTRA_PARAM_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_INTRA_PARAM_MASK)

#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_TEMPORAL_QP_PARAM_MASK (0x10U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_TEMPORAL_QP_PARAM_SHIFT (4U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_TEMPORAL_QP_PARAM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_TEMPORAL_QP_PARAM_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_TEMPORAL_QP_PARAM_MASK)

#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_SLICE_PARAM_MASK (0x40U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_SLICE_PARAM_SHIFT (6U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_SLICE_PARAM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_SLICE_PARAM_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_SLICE_PARAM_MASK)

#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_TARGET_RATE_MASK (0x400U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_TARGET_RATE_SHIFT (10U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_TARGET_RATE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_TARGET_RATE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_TARGET_RATE_MASK)

#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_PARAM_MASK (0x800U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_PARAM_SHIFT (11U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_PARAM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_PARAM_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_PARAM_MASK)

#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_MIN_MAX_QP_MASK (0x1000U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_MIN_MAX_QP_SHIFT (12U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_MIN_MAX_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_MIN_MAX_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_MIN_MAX_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_MAX_BITRATE_MASK (0x2000U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_MAX_BITRATE_SHIFT (13U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_MAX_BITRATE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_MAX_BITRATE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_MAX_BITRATE_MASK)

#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_VBV_BUFFER_SIZE_MASK (0x4000U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_VBV_BUFFER_SIZE_SHIFT (14U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_VBV_BUFFER_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_VBV_BUFFER_SIZE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_RC_VBV_BUFFER_SIZE_MASK)

#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_VUI_HRD_PARAM_MASK (0x100000U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_VUI_HRD_PARAM_SHIFT (20U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_VUI_HRD_PARAM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_VUI_HRD_PARAM_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_VUI_HRD_PARAM_MASK)

#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_BG_PARAM_MASK (0x400000U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_BG_PARAM_SHIFT (22U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_BG_PARAM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_BG_PARAM_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_BG_PARAM_MASK)

#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_QROUND_OFFSET_MASK (0x4000000U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_QROUND_OFFSET_SHIFT (26U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_QROUND_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_QROUND_OFFSET_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_QROUND_OFFSET_MASK)

#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_QUANT_PARAM_MASK (0x8000000U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_QUANT_PARAM_SHIFT (27U)
#define VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_QUANT_PARAM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_QUANT_PARAM_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ENABLE_ENABLE_SET_QUANT_PARAM_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM - Bitstream sequence parameter information */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_LEVEL_IDC_MASK (0xFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_LEVEL_IDC_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_LEVEL_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_LEVEL_IDC_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_LEVEL_IDC_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_FRAME_ONLY_CONSTRAINT_FLAG_MASK (0x100U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_FRAME_ONLY_CONSTRAINT_FLAG_SHIFT (8U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_FRAME_ONLY_CONSTRAINT_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_FRAME_ONLY_CONSTRAINT_FLAG_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_FRAME_ONLY_CONSTRAINT_FLAG_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_NON_PACKED_CONSTRAINT_FLAG_MASK (0x200U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_NON_PACKED_CONSTRAINT_FLAG_SHIFT (9U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_NON_PACKED_CONSTRAINT_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_NON_PACKED_CONSTRAINT_FLAG_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_NON_PACKED_CONSTRAINT_FLAG_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_INTERLACE_SOURCE_FLAG_MASK (0x400U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_INTERLACE_SOURCE_FLAG_SHIFT (10U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_INTERLACE_SOURCE_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_INTERLACE_SOURCE_FLAG_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_INTERLACE_SOURCE_FLAG_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROGRESS_SOURCE_FLAG_MASK (0x800U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROGRESS_SOURCE_FLAG_SHIFT (11U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROGRESS_SOURCE_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROGRESS_SOURCE_FLAG_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROGRESS_SOURCE_FLAG_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_COMPATIBILITY_FLAG_MASK (0xFF000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_COMPATIBILITY_FLAG_SHIFT (12U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_COMPATIBILITY_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_COMPATIBILITY_FLAG_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_COMPATIBILITY_FLAG_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_SPS_MAX_SUB_LAYER_MASK (0xE00000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_SPS_MAX_SUB_LAYER_SHIFT (21U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_SPS_MAX_SUB_LAYER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_SPS_MAX_SUB_LAYER_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_SPS_MAX_SUB_LAYER_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_IDC_MASK (0x1F000000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_IDC_SHIFT (24U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_IDC_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_IDC_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_TIER_FLAG_MASK (0x20000000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_TIER_FLAG_SHIFT (29U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_TIER_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_TIER_FLAG_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_TIER_FLAG_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_SPACE_MASK (0xC0000000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_SPACE_SHIFT (30U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_SPACE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_SPACE_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_SEQ_PARAM_PROFILE_SPACE_MASK)
/*! @} */

/*! @name CMD_INIT_SEQ_BS_RD_PTR - Bitstream buffer read pointer */
/*! @{ */

#define VPU_CMD_INIT_SEQ_BS_RD_PTR_RD_PTR_MASK   (0xFFFFFFFFU)
#define VPU_CMD_INIT_SEQ_BS_RD_PTR_RD_PTR_SHIFT  (0U)
#define VPU_CMD_INIT_SEQ_BS_RD_PTR_RD_PTR(x)     (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_BS_RD_PTR_RD_PTR_SHIFT)) & VPU_CMD_INIT_SEQ_BS_RD_PTR_RD_PTR_MASK)
/*! @} */

/*! @name CMD_SET_DISP_COMMON_PIC_INFO - DPB information */
/*! @{ */

#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_FB_STRIDE_MASK (0xFFFFU)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_FB_STRIDE_SHIFT (0U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_FB_STRIDE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_COMMON_PIC_INFO_FB_STRIDE_SHIFT)) & VPU_CMD_SET_DISP_COMMON_PIC_INFO_FB_STRIDE_MASK)

#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_CHROMA_OUTPUT_FORMAT_MASK (0x70000U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_CHROMA_OUTPUT_FORMAT_SHIFT (16U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_CHROMA_OUTPUT_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_COMMON_PIC_INFO_CHROMA_OUTPUT_FORMAT_SHIFT)) & VPU_CMD_SET_DISP_COMMON_PIC_INFO_CHROMA_OUTPUT_FORMAT_MASK)

#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_PIXEL_OUTPUT_MODE_MASK (0x700000U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_PIXEL_OUTPUT_MODE_SHIFT (20U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_PIXEL_OUTPUT_MODE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_COMMON_PIC_INFO_PIXEL_OUTPUT_MODE_SHIFT)) & VPU_CMD_SET_DISP_COMMON_PIC_INFO_PIXEL_OUTPUT_MODE_MASK)

#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_PIXEL_ORDER_MODE_MASK (0x800000U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_PIXEL_ORDER_MODE_SHIFT (23U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_PIXEL_ORDER_MODE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_COMMON_PIC_INFO_PIXEL_ORDER_MODE_SHIFT)) & VPU_CMD_SET_DISP_COMMON_PIC_INFO_PIXEL_ORDER_MODE_MASK)

#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_OUTPUT_CHROMA_FORMAT_IDC_MASK (0x3000000U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_OUTPUT_CHROMA_FORMAT_IDC_SHIFT (24U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_OUTPUT_CHROMA_FORMAT_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_COMMON_PIC_INFO_OUTPUT_CHROMA_FORMAT_IDC_SHIFT)) & VPU_CMD_SET_DISP_COMMON_PIC_INFO_OUTPUT_CHROMA_FORMAT_IDC_MASK)

#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_ONE_PLANE_OUTPUT_ENABLE_MASK (0x4000000U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_ONE_PLANE_OUTPUT_ENABLE_SHIFT (26U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_ONE_PLANE_OUTPUT_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_COMMON_PIC_INFO_ONE_PLANE_OUTPUT_ENABLE_SHIFT)) & VPU_CMD_SET_DISP_COMMON_PIC_INFO_ONE_PLANE_OUTPUT_ENABLE_MASK)

#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_CSC_ENABLE_MASK (0x8000000U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_CSC_ENABLE_SHIFT (27U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_CSC_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_COMMON_PIC_INFO_CSC_ENABLE_SHIFT)) & VPU_CMD_SET_DISP_COMMON_PIC_INFO_CSC_ENABLE_MASK)

#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_BWB_ENABLE_MASK (0x10000000U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_BWB_ENABLE_SHIFT (28U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_BWB_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_COMMON_PIC_INFO_BWB_ENABLE_SHIFT)) & VPU_CMD_SET_DISP_COMMON_PIC_INFO_BWB_ENABLE_MASK)

#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_AFBC_ENABLE_MASK (0x40000000U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_AFBC_ENABLE_SHIFT (30U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_AFBC_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_COMMON_PIC_INFO_AFBC_ENABLE_SHIFT)) & VPU_CMD_SET_DISP_COMMON_PIC_INFO_AFBC_ENABLE_MASK)

#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_PVRIC_ENABLE_MASK (0x80000000U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_PVRIC_ENABLE_SHIFT (31U)
#define VPU_CMD_SET_DISP_COMMON_PIC_INFO_PVRIC_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_COMMON_PIC_INFO_PVRIC_ENABLE_SHIFT)) & VPU_CMD_SET_DISP_COMMON_PIC_INFO_PVRIC_ENABLE_MASK)
/*! @} */

/*! @name CMD_SET_FB_PIC_INFO - DPB information */
/*! @{ */

#define VPU_CMD_SET_FB_PIC_INFO_CHROMA_BIT_DEPTH_MASK (0x1E0000U)
#define VPU_CMD_SET_FB_PIC_INFO_CHROMA_BIT_DEPTH_SHIFT (17U)
#define VPU_CMD_SET_FB_PIC_INFO_CHROMA_BIT_DEPTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_PIC_INFO_CHROMA_BIT_DEPTH_SHIFT)) & VPU_CMD_SET_FB_PIC_INFO_CHROMA_BIT_DEPTH_MASK)

#define VPU_CMD_SET_FB_PIC_INFO_LUMA_BIT_DEPTH_MASK (0x1E00000U)
#define VPU_CMD_SET_FB_PIC_INFO_LUMA_BIT_DEPTH_SHIFT (21U)
#define VPU_CMD_SET_FB_PIC_INFO_LUMA_BIT_DEPTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_PIC_INFO_LUMA_BIT_DEPTH_SHIFT)) & VPU_CMD_SET_FB_PIC_INFO_LUMA_BIT_DEPTH_MASK)
/*! @} */

/*! @name CMD_SET_FB_UPDATE_COMMON_PIC_INFO - DPB information */
/*! @{ */

#define VPU_CMD_SET_FB_UPDATE_COMMON_PIC_INFO_CHROMA_BIT_DEPTH_MASK (0x1E0000U)
#define VPU_CMD_SET_FB_UPDATE_COMMON_PIC_INFO_CHROMA_BIT_DEPTH_SHIFT (17U)
#define VPU_CMD_SET_FB_UPDATE_COMMON_PIC_INFO_CHROMA_BIT_DEPTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_UPDATE_COMMON_PIC_INFO_CHROMA_BIT_DEPTH_SHIFT)) & VPU_CMD_SET_FB_UPDATE_COMMON_PIC_INFO_CHROMA_BIT_DEPTH_MASK)

#define VPU_CMD_SET_FB_UPDATE_COMMON_PIC_INFO_LUMA_BIT_DEPTH_MASK (0x1E00000U)
#define VPU_CMD_SET_FB_UPDATE_COMMON_PIC_INFO_LUMA_BIT_DEPTH_SHIFT (21U)
#define VPU_CMD_SET_FB_UPDATE_COMMON_PIC_INFO_LUMA_BIT_DEPTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_UPDATE_COMMON_PIC_INFO_LUMA_BIT_DEPTH_SHIFT)) & VPU_CMD_SET_FB_UPDATE_COMMON_PIC_INFO_LUMA_BIT_DEPTH_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_0 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_0_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_0_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_0_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_0_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_0_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_0 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_0_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_0_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_0_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_0_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_0_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_CREATE_INST_WORK_BUF_SIZE - Work buffer size */
/*! @{ */

#define VPU_CMD_CREATE_INST_WORK_BUF_SIZE_WORK_BUF_SIZE_MASK (0xFFFFFFFFU)
#define VPU_CMD_CREATE_INST_WORK_BUF_SIZE_WORK_BUF_SIZE_SHIFT (0U)
#define VPU_CMD_CREATE_INST_WORK_BUF_SIZE_WORK_BUF_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_WORK_BUF_SIZE_WORK_BUF_SIZE_SHIFT)) & VPU_CMD_CREATE_INST_WORK_BUF_SIZE_WORK_BUF_SIZE_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_USERDATA_SIZE - User Data Buffer Size */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_USERDATA_SIZE_USER_DATA_BUF_SIZE_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_USERDATA_SIZE_USER_DATA_BUF_SIZE_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_USERDATA_SIZE_USER_DATA_BUF_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_USERDATA_SIZE_USER_DATA_BUF_SIZE_SHIFT)) & VPU_CMD_DEC_GET_RESULT_USERDATA_SIZE_USER_DATA_BUF_SIZE_MASK)
/*! @} */

/*! @name CMD_DEC_PIC_BS_WR_PTR - Bistream Buffer Write Pointer */
/*! @{ */

#define VPU_CMD_DEC_PIC_BS_WR_PTR_WR_PTR_MASK    (0xFFFFFFFFU)
#define VPU_CMD_DEC_PIC_BS_WR_PTR_WR_PTR_SHIFT   (0U)
#define VPU_CMD_DEC_PIC_BS_WR_PTR_WR_PTR(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_BS_WR_PTR_WR_PTR_SHIFT)) & VPU_CMD_DEC_PIC_BS_WR_PTR_WR_PTR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_WR_PTR - bitstream buffer write pointer */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_WR_PTR_WR_PTR_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_WR_PTR_WR_PTR_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_WR_PTR_WR_PTR(x)  (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_WR_PTR_WR_PTR_SHIFT)) & VPU_CMD_ENC_GET_RESULT_WR_PTR_WR_PTR_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_BS_SIZE - Bitstream buffer size */
/*! @{ */

#define VPU_CMD_ENC_PIC_BS_SIZE_BS_BUF_SIZE_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_PIC_BS_SIZE_BS_BUF_SIZE_SHIFT (0U)
#define VPU_CMD_ENC_PIC_BS_SIZE_BS_BUF_SIZE(x)   (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_BS_SIZE_BS_BUF_SIZE_SHIFT)) & VPU_CMD_ENC_PIC_BS_SIZE_BS_BUF_SIZE_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_SRC_SIZE - A size of source picture */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_SRC_SIZE_SRC_WIDTH_MASK (0xFFFFU)
#define VPU_CMD_ENC_SET_PARAM_SRC_SIZE_SRC_WIDTH_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_SRC_SIZE_SRC_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SRC_SIZE_SRC_WIDTH_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SRC_SIZE_SRC_WIDTH_MASK)

#define VPU_CMD_ENC_SET_PARAM_SRC_SIZE_SRC_HEIGHT_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_SET_PARAM_SRC_SIZE_SRC_HEIGHT_SHIFT (16U)
#define VPU_CMD_ENC_SET_PARAM_SRC_SIZE_SRC_HEIGHT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SRC_SIZE_SRC_HEIGHT_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SRC_SIZE_SRC_HEIGHT_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO - Color Sample Information */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_BIT_DEPTH_LUMA_MASK (0xFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_BIT_DEPTH_LUMA_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_BIT_DEPTH_LUMA(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_BIT_DEPTH_LUMA_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_BIT_DEPTH_LUMA_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_BIT_DEPTH_CHROMA_MASK (0xF0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_BIT_DEPTH_CHROMA_SHIFT (4U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_BIT_DEPTH_CHROMA(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_BIT_DEPTH_CHROMA_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_BIT_DEPTH_CHROMA_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_COLOR_FORMAT_IDC_MASK (0xF00U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_COLOR_FORMAT_IDC_SHIFT (8U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_COLOR_FORMAT_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_COLOR_FORMAT_IDC_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_COLOR_FORMAT_IDC_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_LF_PIC_DBK_DISABLE_MASK (0x1000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_LF_PIC_DBK_DISABLE_SHIFT (12U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_LF_PIC_DBK_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_LF_PIC_DBK_DISABLE_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_LF_PIC_DBK_DISABLE_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_ASPECT_RATIO_IDC_MASK (0xFF0000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_ASPECT_RATIO_IDC_SHIFT (16U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_ASPECT_RATIO_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_ASPECT_RATIO_IDC_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_COLOR_SAMPLE_INFO_ASPECT_RATIO_IDC_MASK)
/*! @} */

/*! @name CMD_INIT_SEQ_BS_WR_PTR - Bitstream buffer write pointer */
/*! @{ */

#define VPU_CMD_INIT_SEQ_BS_WR_PTR_WR_PTR_MASK   (0xFFFFFFFFU)
#define VPU_CMD_INIT_SEQ_BS_WR_PTR_WR_PTR_SHIFT  (0U)
#define VPU_CMD_INIT_SEQ_BS_WR_PTR_WR_PTR(x)     (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_BS_WR_PTR_WR_PTR_SHIFT)) & VPU_CMD_INIT_SEQ_BS_WR_PTR_WR_PTR_MASK)
/*! @} */

/*! @name CMD_SET_DISP_PIC_SIZE - Picture size parsed form stream */
/*! @{ */

#define VPU_CMD_SET_DISP_PIC_SIZE_PIC_HEIGHT_MASK (0xFFFFU)
#define VPU_CMD_SET_DISP_PIC_SIZE_PIC_HEIGHT_SHIFT (0U)
#define VPU_CMD_SET_DISP_PIC_SIZE_PIC_HEIGHT(x)  (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_PIC_SIZE_PIC_HEIGHT_SHIFT)) & VPU_CMD_SET_DISP_PIC_SIZE_PIC_HEIGHT_MASK)

#define VPU_CMD_SET_DISP_PIC_SIZE_PIC_WIDTH_MASK (0xFFFF0000U)
#define VPU_CMD_SET_DISP_PIC_SIZE_PIC_WIDTH_SHIFT (16U)
#define VPU_CMD_SET_DISP_PIC_SIZE_PIC_WIDTH(x)   (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_PIC_SIZE_PIC_WIDTH_SHIFT)) & VPU_CMD_SET_DISP_PIC_SIZE_PIC_WIDTH_MASK)
/*! @} */

/*! @name CMD_SET_FB_PIC_SIZE - Decoded picture size */
/*! @{ */

#define VPU_CMD_SET_FB_PIC_SIZE_PIC_HEIGHT_MASK  (0xFFFFU)
#define VPU_CMD_SET_FB_PIC_SIZE_PIC_HEIGHT_SHIFT (0U)
#define VPU_CMD_SET_FB_PIC_SIZE_PIC_HEIGHT(x)    (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_PIC_SIZE_PIC_HEIGHT_SHIFT)) & VPU_CMD_SET_FB_PIC_SIZE_PIC_HEIGHT_MASK)

#define VPU_CMD_SET_FB_PIC_SIZE_PIC_WIDTH_MASK   (0xFFFF0000U)
#define VPU_CMD_SET_FB_PIC_SIZE_PIC_WIDTH_SHIFT  (16U)
#define VPU_CMD_SET_FB_PIC_SIZE_PIC_WIDTH(x)     (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_PIC_SIZE_PIC_WIDTH_SHIFT)) & VPU_CMD_SET_FB_PIC_SIZE_PIC_WIDTH_MASK)
/*! @} */

/*! @name CMD_SET_FB_UPDATE_PIC_SIZE - FBC Picture Size */
/*! @{ */

#define VPU_CMD_SET_FB_UPDATE_PIC_SIZE_PIC_HEIGHT_MASK (0xFFFFU)
#define VPU_CMD_SET_FB_UPDATE_PIC_SIZE_PIC_HEIGHT_SHIFT (0U)
#define VPU_CMD_SET_FB_UPDATE_PIC_SIZE_PIC_HEIGHT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_UPDATE_PIC_SIZE_PIC_HEIGHT_SHIFT)) & VPU_CMD_SET_FB_UPDATE_PIC_SIZE_PIC_HEIGHT_MASK)

#define VPU_CMD_SET_FB_UPDATE_PIC_SIZE_PIC_WIDTH_MASK (0xFFFF0000U)
#define VPU_CMD_SET_FB_UPDATE_PIC_SIZE_PIC_WIDTH_SHIFT (16U)
#define VPU_CMD_SET_FB_UPDATE_PIC_SIZE_PIC_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_UPDATE_PIC_SIZE_PIC_WIDTH_SHIFT)) & VPU_CMD_SET_FB_UPDATE_PIC_SIZE_PIC_WIDTH_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_1 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_1_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_1_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_PIC_BS_OPTION - Bitstream buffer option */
/*! @{ */

#define VPU_CMD_DEC_PIC_BS_OPTION_EXPLICIT_END_MASK (0x1U)
#define VPU_CMD_DEC_PIC_BS_OPTION_EXPLICIT_END_SHIFT (0U)
#define VPU_CMD_DEC_PIC_BS_OPTION_EXPLICIT_END(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_BS_OPTION_EXPLICIT_END_SHIFT)) & VPU_CMD_DEC_PIC_BS_OPTION_EXPLICIT_END_MASK)

#define VPU_CMD_DEC_PIC_BS_OPTION_STREAM_END_MASK (0x2U)
#define VPU_CMD_DEC_PIC_BS_OPTION_STREAM_END_SHIFT (1U)
#define VPU_CMD_DEC_PIC_BS_OPTION_STREAM_END(x)  (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_BS_OPTION_STREAM_END_SHIFT)) & VPU_CMD_DEC_PIC_BS_OPTION_STREAM_END_MASK)

#define VPU_CMD_DEC_PIC_BS_OPTION_STREAM_FORMAT_MASK (0xCU)
#define VPU_CMD_DEC_PIC_BS_OPTION_STREAM_FORMAT_SHIFT (2U)
#define VPU_CMD_DEC_PIC_BS_OPTION_STREAM_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_BS_OPTION_STREAM_FORMAT_SHIFT)) & VPU_CMD_DEC_PIC_BS_OPTION_STREAM_FORMAT_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_NUM_REQUIRED_FB - Minimum number of reference frame buffer required for encoding */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_NUM_REQUIRED_FB_RET_MIN_FB_BUF_NUM_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_NUM_REQUIRED_FB_RET_MIN_FB_BUF_NUM_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_NUM_REQUIRED_FB_RET_MIN_FB_BUF_NUM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_NUM_REQUIRED_FB_RET_MIN_FB_BUF_NUM_SHIFT)) & VPU_CMD_ENC_GET_RESULT_NUM_REQUIRED_FB_RET_MIN_FB_BUF_NUM_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_MAP_ENDIAN - Custom map endianness */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_MAP_ENDIAN_CUSTOM_MAP_ENDIAN_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_MAP_ENDIAN_CUSTOM_MAP_ENDIAN_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_MAP_ENDIAN_CUSTOM_MAP_ENDIAN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_MAP_ENDIAN_CUSTOM_MAP_ENDIAN_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_MAP_ENDIAN_CUSTOM_MAP_ENDIAN_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_ASPECT_RATIO - Sample Aspect Ratio */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_ASPECT_RATIO_SAR_HEIGHT_MASK (0xFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_ASPECT_RATIO_SAR_HEIGHT_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_ASPECT_RATIO_SAR_HEIGHT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_ASPECT_RATIO_SAR_HEIGHT_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_ASPECT_RATIO_SAR_HEIGHT_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_ASPECT_RATIO_SAR_WIDTH_MASK (0xFFFF0000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_ASPECT_RATIO_SAR_WIDTH_SHIFT (16U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_ASPECT_RATIO_SAR_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_ASPECT_RATIO_SAR_WIDTH_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_ASPECT_RATIO_SAR_WIDTH_MASK)
/*! @} */

/*! @name CMD_INIT_SEQ_BS_OPTION - Bitstream buffer option */
/*! @{ */

#define VPU_CMD_INIT_SEQ_BS_OPTION_EXPLICIT_END_MASK (0x1U)
#define VPU_CMD_INIT_SEQ_BS_OPTION_EXPLICIT_END_SHIFT (0U)
#define VPU_CMD_INIT_SEQ_BS_OPTION_EXPLICIT_END(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_BS_OPTION_EXPLICIT_END_SHIFT)) & VPU_CMD_INIT_SEQ_BS_OPTION_EXPLICIT_END_MASK)

#define VPU_CMD_INIT_SEQ_BS_OPTION_STREAM_END_MASK (0x2U)
#define VPU_CMD_INIT_SEQ_BS_OPTION_STREAM_END_SHIFT (1U)
#define VPU_CMD_INIT_SEQ_BS_OPTION_STREAM_END(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_BS_OPTION_STREAM_END_SHIFT)) & VPU_CMD_INIT_SEQ_BS_OPTION_STREAM_END_MASK)

#define VPU_CMD_INIT_SEQ_BS_OPTION_STREAM_FORMAT_MASK (0xCU)
#define VPU_CMD_INIT_SEQ_BS_OPTION_STREAM_FORMAT_SHIFT (2U)
#define VPU_CMD_INIT_SEQ_BS_OPTION_STREAM_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_BS_OPTION_STREAM_FORMAT_SHIFT)) & VPU_CMD_INIT_SEQ_BS_OPTION_STREAM_FORMAT_MASK)
/*! @} */

/*! @name CMD_SET_DISP_PIC_INFO - Input DPB information */
/*! @{ */

#define VPU_CMD_SET_DISP_PIC_INFO_STREAM_CHROMA_FOMAT_IDC_MASK (0x30000U)
#define VPU_CMD_SET_DISP_PIC_INFO_STREAM_CHROMA_FOMAT_IDC_SHIFT (16U)
#define VPU_CMD_SET_DISP_PIC_INFO_STREAM_CHROMA_FOMAT_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_PIC_INFO_STREAM_CHROMA_FOMAT_IDC_SHIFT)) & VPU_CMD_SET_DISP_PIC_INFO_STREAM_CHROMA_FOMAT_IDC_MASK)

#define VPU_CMD_SET_DISP_PIC_INFO_CHROMA_BIT_DEPTH_MASK (0x3C0000U)
#define VPU_CMD_SET_DISP_PIC_INFO_CHROMA_BIT_DEPTH_SHIFT (18U)
#define VPU_CMD_SET_DISP_PIC_INFO_CHROMA_BIT_DEPTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_PIC_INFO_CHROMA_BIT_DEPTH_SHIFT)) & VPU_CMD_SET_DISP_PIC_INFO_CHROMA_BIT_DEPTH_MASK)

#define VPU_CMD_SET_DISP_PIC_INFO_LUMA_BIT_DEPTH_MASK (0x3C00000U)
#define VPU_CMD_SET_DISP_PIC_INFO_LUMA_BIT_DEPTH_SHIFT (22U)
#define VPU_CMD_SET_DISP_PIC_INFO_LUMA_BIT_DEPTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_PIC_INFO_LUMA_BIT_DEPTH_SHIFT)) & VPU_CMD_SET_DISP_PIC_INFO_LUMA_BIT_DEPTH_MASK)
/*! @} */

/*! @name CMD_SET_FB_NUM - The number of start/end frame buffer to set */
/*! @{ */

#define VPU_CMD_SET_FB_NUM_COL_FB_END_IDX_MASK   (0x1FU)
#define VPU_CMD_SET_FB_NUM_COL_FB_END_IDX_SHIFT  (0U)
#define VPU_CMD_SET_FB_NUM_COL_FB_END_IDX(x)     (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_NUM_COL_FB_END_IDX_SHIFT)) & VPU_CMD_SET_FB_NUM_COL_FB_END_IDX_MASK)

#define VPU_CMD_SET_FB_NUM_COL_FB_START_IDX_MASK (0x3E0U)
#define VPU_CMD_SET_FB_NUM_COL_FB_START_IDX_SHIFT (5U)
#define VPU_CMD_SET_FB_NUM_COL_FB_START_IDX(x)   (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_NUM_COL_FB_START_IDX_SHIFT)) & VPU_CMD_SET_FB_NUM_COL_FB_START_IDX_MASK)

#define VPU_CMD_SET_FB_NUM_FBC_FB_END_IDX_MASK   (0x1F0000U)
#define VPU_CMD_SET_FB_NUM_FBC_FB_END_IDX_SHIFT  (16U)
#define VPU_CMD_SET_FB_NUM_FBC_FB_END_IDX(x)     (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_NUM_FBC_FB_END_IDX_SHIFT)) & VPU_CMD_SET_FB_NUM_FBC_FB_END_IDX_MASK)

#define VPU_CMD_SET_FB_NUM_FBC_FB_START_IDX_MASK (0x1F000000U)
#define VPU_CMD_SET_FB_NUM_FBC_FB_START_IDX_SHIFT (24U)
#define VPU_CMD_SET_FB_NUM_FBC_FB_START_IDX(x)   (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_NUM_FBC_FB_START_IDX_SHIFT)) & VPU_CMD_SET_FB_NUM_FBC_FB_START_IDX_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_2 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_2_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_2_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_2_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_2_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_2_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_2 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_2_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_2_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_2_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_2_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_2_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_BS_RD_PTR - Bitstream buffer read pointer */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_BS_RD_PTR_BS_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_BS_RD_PTR_BS_RD_PTR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_BS_RD_PTR_BS_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_BS_RD_PTR_BS_RD_PTR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_BS_RD_PTR_BS_RD_PTR_MASK)
/*! @} */

/*! @name CMD_DEC_PIC_USE_SEC_AXI - Secondary AXI usage option */
/*! @{ */

#define VPU_CMD_DEC_PIC_USE_SEC_AXI_SEC_AXI_LF_ROW_MASK (0x1U)
#define VPU_CMD_DEC_PIC_USE_SEC_AXI_SEC_AXI_LF_ROW_SHIFT (0U)
#define VPU_CMD_DEC_PIC_USE_SEC_AXI_SEC_AXI_LF_ROW(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USE_SEC_AXI_SEC_AXI_LF_ROW_SHIFT)) & VPU_CMD_DEC_PIC_USE_SEC_AXI_SEC_AXI_LF_ROW_MASK)

#define VPU_CMD_DEC_PIC_USE_SEC_AXI_SEC_AXI_IP_ROW_MASK (0x2U)
#define VPU_CMD_DEC_PIC_USE_SEC_AXI_SEC_AXI_IP_ROW_SHIFT (1U)
#define VPU_CMD_DEC_PIC_USE_SEC_AXI_SEC_AXI_IP_ROW(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USE_SEC_AXI_SEC_AXI_IP_ROW_SHIFT)) & VPU_CMD_DEC_PIC_USE_SEC_AXI_SEC_AXI_IP_ROW_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_MIN_SRC_BUF_NUM - Minimum number of source frame buffer required for encoding */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_MIN_SRC_BUF_NUM_CMD_ENC_GET_RESULT_MIN_SRC_BUF_NUM_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_MIN_SRC_BUF_NUM_CMD_ENC_GET_RESULT_MIN_SRC_BUF_NUM_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_MIN_SRC_BUF_NUM_CMD_ENC_GET_RESULT_MIN_SRC_BUF_NUM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_MIN_SRC_BUF_NUM_CMD_ENC_GET_RESULT_MIN_SRC_BUF_NUM_SHIFT)) & VPU_CMD_ENC_GET_RESULT_MIN_SRC_BUF_NUM_CMD_ENC_GET_RESULT_MIN_SRC_BUF_NUM_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_USE_SEC_AXI - Secondary AXI usage option */
/*! @{ */

#define VPU_CMD_ENC_PIC_USE_SEC_AXI_SEC_AXI_LF_ROW_MASK (0x1U)
#define VPU_CMD_ENC_PIC_USE_SEC_AXI_SEC_AXI_LF_ROW_SHIFT (0U)
#define VPU_CMD_ENC_PIC_USE_SEC_AXI_SEC_AXI_LF_ROW(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_USE_SEC_AXI_SEC_AXI_LF_ROW_SHIFT)) & VPU_CMD_ENC_PIC_USE_SEC_AXI_SEC_AXI_LF_ROW_MASK)

#define VPU_CMD_ENC_PIC_USE_SEC_AXI_SEC_AXI_RDO_ENABLE_MASK (0x2U)
#define VPU_CMD_ENC_PIC_USE_SEC_AXI_SEC_AXI_RDO_ENABLE_SHIFT (1U)
#define VPU_CMD_ENC_PIC_USE_SEC_AXI_SEC_AXI_RDO_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_USE_SEC_AXI_SEC_AXI_RDO_ENABLE_SHIFT)) & VPU_CMD_ENC_PIC_USE_SEC_AXI_SEC_AXI_RDO_ENABLE_MASK)
/*! @} */

/*! @name CMD_ENC_SET_FB_FBC_STRIDE - Frame buffer setting for compressed frame */
/*! @{ */

#define VPU_CMD_ENC_SET_FB_FBC_STRIDE_FBC_CHROMA_STRIDE_MASK (0xFFFFU)
#define VPU_CMD_ENC_SET_FB_FBC_STRIDE_FBC_CHROMA_STRIDE_SHIFT (0U)
#define VPU_CMD_ENC_SET_FB_FBC_STRIDE_FBC_CHROMA_STRIDE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_FB_FBC_STRIDE_FBC_CHROMA_STRIDE_SHIFT)) & VPU_CMD_ENC_SET_FB_FBC_STRIDE_FBC_CHROMA_STRIDE_MASK)

#define VPU_CMD_ENC_SET_FB_FBC_STRIDE_FBC_LUMA_STRIDE_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_SET_FB_FBC_STRIDE_FBC_LUMA_STRIDE_SHIFT (16U)
#define VPU_CMD_ENC_SET_FB_FBC_STRIDE_FBC_LUMA_STRIDE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_FB_FBC_STRIDE_FBC_LUMA_STRIDE_SHIFT)) & VPU_CMD_ENC_SET_FB_FBC_STRIDE_FBC_LUMA_STRIDE_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_SPS_PARAM - Encoder sequence parameters */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_PROFILE_IDC_MASK (0x7U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_PROFILE_IDC_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_PROFILE_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SPS_PARAM_PROFILE_IDC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SPS_PARAM_PROFILE_IDC_MASK)

#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_LEVEL_IDC_MASK (0xFF8U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_LEVEL_IDC_SHIFT (3U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_LEVEL_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SPS_PARAM_LEVEL_IDC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SPS_PARAM_LEVEL_IDC_MASK)

#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_TIER_IDC_MASK (0x3000U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_TIER_IDC_SHIFT (12U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_TIER_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SPS_PARAM_TIER_IDC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SPS_PARAM_TIER_IDC_MASK)

#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_BIT_DEPTH_MASK (0x7C000U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_BIT_DEPTH_SHIFT (14U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_BIT_DEPTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SPS_PARAM_BIT_DEPTH_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SPS_PARAM_BIT_DEPTH_MASK)

#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_LONG_TERM_MASK (0x200000U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_LONG_TERM_SHIFT (21U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_LONG_TERM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_LONG_TERM_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_LONG_TERM_MASK)

#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_TMVP_MASK (0x800000U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_TMVP_SHIFT (23U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_TMVP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_TMVP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_TMVP_MASK)

#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_SAO_MASK (0x1000000U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_SAO_SHIFT (24U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_SAO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_SAO_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_SAO_MASK)

#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_INTRA_TRANS_SKIP_MASK (0x6000000U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_INTRA_TRANS_SKIP_SHIFT (25U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_INTRA_TRANS_SKIP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_INTRA_TRANS_SKIP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_INTRA_TRANS_SKIP_MASK)

#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_STRONG_INTRA_MASK (0x8000000U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_STRONG_INTRA_SHIFT (27U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_STRONG_INTRA(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_STRONG_INTRA_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_STRONG_INTRA_MASK)

#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_STILL_PICTURE_MASK (0x40000000U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_STILL_PICTURE_SHIFT (30U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_STILL_PICTURE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SPS_PARAM_STILL_PICTURE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SPS_PARAM_STILL_PICTURE_MASK)

#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_DEFAULT_SCALING_LIST_MASK (0x80000000U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_DEFAULT_SCALING_LIST_SHIFT (31U)
#define VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_DEFAULT_SCALING_LIST(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_DEFAULT_SCALING_LIST_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SPS_PARAM_USE_DEFAULT_SCALING_LIST_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_BIT_RATE - Maximum Bit Rate */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_BIT_RATE_MAX_BIT_RATE_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_BIT_RATE_MAX_BIT_RATE_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_BIT_RATE_MAX_BIT_RATE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_BIT_RATE_MAX_BIT_RATE_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_BIT_RATE_MAX_BIT_RATE_MASK)
/*! @} */

/*! @name CMD_SET_DISP_ADDR_Y_BASE - Luma base */
/*! @{ */

#define VPU_CMD_SET_DISP_ADDR_Y_BASE_LUMA_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_DISP_ADDR_Y_BASE_LUMA_BASE_SHIFT (0U)
#define VPU_CMD_SET_DISP_ADDR_Y_BASE_LUMA_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_ADDR_Y_BASE_LUMA_BASE_SHIFT)) & VPU_CMD_SET_DISP_ADDR_Y_BASE_LUMA_BASE_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_3 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_3_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_3_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_3_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_3_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_3_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_3 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_3_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_3_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_3_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_3_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_3_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_CREATE_INST_BS_PARAM - Bitstream buffer param */
/*! @{ */

#define VPU_CMD_CREATE_INST_BS_PARAM_BS_ENDIAN_MASK (0xFU)
#define VPU_CMD_CREATE_INST_BS_PARAM_BS_ENDIAN_SHIFT (0U)
#define VPU_CMD_CREATE_INST_BS_PARAM_BS_ENDIAN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_BS_PARAM_BS_ENDIAN_SHIFT)) & VPU_CMD_CREATE_INST_BS_PARAM_BS_ENDIAN_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_SEQ_PARAM - Bitstream sequence parameter information */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_LEVEL_IDC_MASK (0xFFU)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_LEVEL_IDC_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_LEVEL_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_LEVEL_IDC_SHIFT)) & VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_LEVEL_IDC_MASK)

#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_FRAME_ONLY_CONSTRAINT_FLAG_MASK (0x100U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_FRAME_ONLY_CONSTRAINT_FLAG_SHIFT (8U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_FRAME_ONLY_CONSTRAINT_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_FRAME_ONLY_CONSTRAINT_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_FRAME_ONLY_CONSTRAINT_FLAG_MASK)

#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_NON_PACKED_CONSTRAINT_FLAG_MASK (0x200U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_NON_PACKED_CONSTRAINT_FLAG_SHIFT (9U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_NON_PACKED_CONSTRAINT_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_NON_PACKED_CONSTRAINT_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_NON_PACKED_CONSTRAINT_FLAG_MASK)

#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_INTERLACE_SOURCE_FLAG_MASK (0x400U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_INTERLACE_SOURCE_FLAG_SHIFT (10U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_INTERLACE_SOURCE_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_INTERLACE_SOURCE_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_INTERLACE_SOURCE_FLAG_MASK)

#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROGRESS_SOURCE_FLAG_MASK (0x800U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROGRESS_SOURCE_FLAG_SHIFT (11U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROGRESS_SOURCE_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROGRESS_SOURCE_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROGRESS_SOURCE_FLAG_MASK)

#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_COMPATIBILITY_FLAG_MASK (0xFF000U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_COMPATIBILITY_FLAG_SHIFT (12U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_COMPATIBILITY_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_COMPATIBILITY_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_COMPATIBILITY_FLAG_MASK)

#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_SPS_MAX_SUB_LAYER_MASK (0xE00000U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_SPS_MAX_SUB_LAYER_SHIFT (21U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_SPS_MAX_SUB_LAYER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_SPS_MAX_SUB_LAYER_SHIFT)) & VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_SPS_MAX_SUB_LAYER_MASK)

#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_IDC_MASK (0x1F000000U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_IDC_SHIFT (24U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_IDC_SHIFT)) & VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_IDC_MASK)

#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_TIER_FLAG_MASK (0x20000000U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_TIER_FLAG_SHIFT (29U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_TIER_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_TIER_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_TIER_FLAG_MASK)

#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_SPACE_MASK (0xC0000000U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_SPACE_SHIFT (30U)
#define VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_SPACE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_SPACE_SHIFT)) & VPU_CMD_DEC_GET_RESULT_SEQ_PARAM_PROFILE_SPACE_MASK)
/*! @} */

/*! @name CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG - Sequence change flag */
/*! @{ */

#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_PROFILE_MASK (0x20U)
#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_PROFILE_SHIFT (5U)
#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_PROFILE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_PROFILE_SHIFT)) & VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_PROFILE_MASK)

#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_CHROMA_FORMAT_MASK (0x8000U)
#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_CHROMA_FORMAT_SHIFT (15U)
#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_CHROMA_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_CHROMA_FORMAT_SHIFT)) & VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_CHROMA_FORMAT_MASK)

#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_SIZE_MASK (0x10000U)
#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_SIZE_SHIFT (16U)
#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_SIZE_SHIFT)) & VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_SIZE_MASK)

#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_INTER_RES_CHANGE_MASK (0x20000U)
#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_INTER_RES_CHANGE_SHIFT (17U)
#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_INTER_RES_CHANGE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_INTER_RES_CHANGE_SHIFT)) & VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_INTER_RES_CHANGE_MASK)

#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_BITDEPTH_MASK (0x40000U)
#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_BITDEPTH_SHIFT (18U)
#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_BITDEPTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_BITDEPTH_SHIFT)) & VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_SEQ_CHANGE_ENABLE_FLAG_BITDEPTH_MASK)

#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_DEC_TEMP_ID_MODE_MASK (0x80000U)
#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_DEC_TEMP_ID_MODE_SHIFT (19U)
#define VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_DEC_TEMP_ID_MODE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_DEC_TEMP_ID_MODE_SHIFT)) & VPU_CMD_DEC_PIC_SEQ_CHANGE_ENABLE_FLAG_DEC_TEMP_ID_MODE_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_TYPE - Encoded picture type */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_TYPE_PIC_TYPE_MASK (0xFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_TYPE_PIC_TYPE_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_TYPE_PIC_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_TYPE_PIC_TYPE_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_TYPE_PIC_TYPE_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_REPORT_PARAM - Report parameters */
/*! @{ */

#define VPU_CMD_ENC_PIC_REPORT_PARAM_ENABLE_HISTO_EN_MASK (0x2U)
#define VPU_CMD_ENC_PIC_REPORT_PARAM_ENABLE_HISTO_EN_SHIFT (1U)
#define VPU_CMD_ENC_PIC_REPORT_PARAM_ENABLE_HISTO_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_REPORT_PARAM_ENABLE_HISTO_EN_SHIFT)) & VPU_CMD_ENC_PIC_REPORT_PARAM_ENABLE_HISTO_EN_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_PPS_PARAM - encoder picture parameters */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CONSTRAINED_INTRA_PRED_MASK (0x2U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CONSTRAINED_INTRA_PRED_SHIFT (1U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CONSTRAINED_INTRA_PRED(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CONSTRAINED_INTRA_PRED_SHIFT)) & VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CONSTRAINED_INTRA_PRED_MASK)

#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_LF_CROSS_SLICE_BOUNDARY_MASK (0x4U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_LF_CROSS_SLICE_BOUNDARY_SHIFT (2U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_LF_CROSS_SLICE_BOUNDARY(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_LF_CROSS_SLICE_BOUNDARY_SHIFT)) & VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_LF_CROSS_SLICE_BOUNDARY_MASK)

#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_DISABLE_DBK_MASK (0x20U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_DISABLE_DBK_SHIFT (5U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_DISABLE_DBK(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_PPS_PARAM_DISABLE_DBK_SHIFT)) & VPU_CMD_ENC_SET_PARAM_PPS_PARAM_DISABLE_DBK_MASK)

#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_BETA_OFFSET_DIV2_MASK (0x3C0U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_BETA_OFFSET_DIV2_SHIFT (6U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_BETA_OFFSET_DIV2(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_PPS_PARAM_BETA_OFFSET_DIV2_SHIFT)) & VPU_CMD_ENC_SET_PARAM_PPS_PARAM_BETA_OFFSET_DIV2_MASK)

#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_TC_OFFSET_DIV2_MASK (0x3C00U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_TC_OFFSET_DIV2_SHIFT (10U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_TC_OFFSET_DIV2(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_PPS_PARAM_TC_OFFSET_DIV2_SHIFT)) & VPU_CMD_ENC_SET_PARAM_PPS_PARAM_TC_OFFSET_DIV2_MASK)

#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CB_QP_OFFSET_MASK (0x7C000U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CB_QP_OFFSET_SHIFT (14U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CB_QP_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CB_QP_OFFSET_SHIFT)) & VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CB_QP_OFFSET_MASK)

#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CR_QP_OFFSET_MASK (0xF80000U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CR_QP_OFFSET_SHIFT (19U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CR_QP_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CR_QP_OFFSET_SHIFT)) & VPU_CMD_ENC_SET_PARAM_PPS_PARAM_CR_QP_OFFSET_MASK)

#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_TRANSFORM_8x8_MASK (0x20000000U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_TRANSFORM_8x8_SHIFT (29U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_TRANSFORM_8x8(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_TRANSFORM_8x8_SHIFT)) & VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_TRANSFORM_8x8_MASK)

#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_ENTROPY_CODING_MODE_MASK (0x40000000U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_ENTROPY_CODING_MODE_SHIFT (30U)
#define VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_ENTROPY_CODING_MODE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_ENTROPY_CODING_MODE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_PPS_PARAM_USE_ENTROPY_CODING_MODE_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_FRAME_RATE_NR - Frame Rate Numerator */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_FRAME_RATE_NR_FRAME_RATE_NR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_FRAME_RATE_NR_FRAME_RATE_NR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_FRAME_RATE_NR_FRAME_RATE_NR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_FRAME_RATE_NR_FRAME_RATE_NR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_FRAME_RATE_NR_FRAME_RATE_NR_MASK)
/*! @} */

/*! @name CMD_SET_DISP_ADDR_CB_BASE - Cb base */
/*! @{ */

#define VPU_CMD_SET_DISP_ADDR_CB_BASE_CB_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_DISP_ADDR_CB_BASE_CB_BASE_SHIFT (0U)
#define VPU_CMD_SET_DISP_ADDR_CB_BASE_CB_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_ADDR_CB_BASE_CB_BASE_SHIFT)) & VPU_CMD_SET_DISP_ADDR_CB_BASE_CB_BASE_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y0 - Luma base of index0 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y0_LUMA_BASE0_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y0_LUMA_BASE0_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_Y0_LUMA_BASE0(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y0_LUMA_BASE0_SHIFT)) & VPU_CMD_SET_FB_FBC_Y0_LUMA_BASE0_MASK)
/*! @} */

/*! @name CMD_SET_FB_UPDATE_FBC_Y - Luma base of FBC idx to be update */
/*! @{ */

#define VPU_CMD_SET_FB_UPDATE_FBC_Y_FBC_LUMA_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_UPDATE_FBC_Y_FBC_LUMA_BASE_SHIFT (0U)
#define VPU_CMD_SET_FB_UPDATE_FBC_Y_FBC_LUMA_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_UPDATE_FBC_Y_FBC_LUMA_BASE_SHIFT)) & VPU_CMD_SET_FB_UPDATE_FBC_Y_FBC_LUMA_BASE_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_4 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_4_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_4_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_4_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_4_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_4_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_4 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_4_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_4_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_4_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_4_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_4_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO - Color Sample Information */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_BIT_DEPTH_LUMA_MASK (0xFU)
#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_BIT_DEPTH_LUMA_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_BIT_DEPTH_LUMA(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_BIT_DEPTH_LUMA_SHIFT)) & VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_BIT_DEPTH_LUMA_MASK)

#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_BIT_DEPTH_CHROMA_MASK (0xF0U)
#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_BIT_DEPTH_CHROMA_SHIFT (4U)
#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_BIT_DEPTH_CHROMA(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_BIT_DEPTH_CHROMA_SHIFT)) & VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_BIT_DEPTH_CHROMA_MASK)

#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_COLOR_FORMAT_IDC_MASK (0xF00U)
#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_COLOR_FORMAT_IDC_SHIFT (8U)
#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_COLOR_FORMAT_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_COLOR_FORMAT_IDC_SHIFT)) & VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_COLOR_FORMAT_IDC_MASK)

#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_LF_PIC_DBK_DISABLE_MASK (0x1000U)
#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_LF_PIC_DBK_DISABLE_SHIFT (12U)
#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_LF_PIC_DBK_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_LF_PIC_DBK_DISABLE_SHIFT)) & VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_LF_PIC_DBK_DISABLE_MASK)

#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_ASPECT_RATIO_IDC_MASK (0xFF0000U)
#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_ASPECT_RATIO_IDC_SHIFT (16U)
#define VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_ASPECT_RATIO_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_ASPECT_RATIO_IDC_SHIFT)) & VPU_CMD_DEC_GET_RESULT_COLOR_SAMPLE_INFO_ASPECT_RATIO_IDC_MASK)
/*! @} */

/*! @name CMD_DEC_PIC_USERDATA_MASK - User Data Mask */
/*! @{ */

#define VPU_CMD_DEC_PIC_USERDATA_MASK_REPORT_VUI_MASK (0x4U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_REPORT_VUI_SHIFT (2U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_REPORT_VUI(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_MASK_REPORT_VUI_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_MASK_REPORT_VUI_MASK)

#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_PIC_TIMING_MASK (0x10U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_PIC_TIMING_SHIFT (4U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_PIC_TIMING(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_PIC_TIMING_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_PIC_TIMING_MASK)

#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_MASK (0x20U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_SHIFT (5U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_MASK)

#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_USER_DATA_UNREGISTERED_MASK (0x40U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_USER_DATA_UNREGISTERED_SHIFT (6U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_USER_DATA_UNREGISTERED(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_USER_DATA_UNREGISTERED_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_USER_DATA_UNREGISTERED_MASK)

#define VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_MASK (0x80U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_SHIFT (7U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_MASK)

#define VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_USER_DATA_UNREGISTERED_MASK (0x100U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_USER_DATA_UNREGISTERED_SHIFT (8U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_USER_DATA_UNREGISTERED(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_USER_DATA_UNREGISTERED_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_USER_DATA_UNREGISTERED_MASK)

#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_MASTERING_DISPLAY_COLOUR_VOLUME_MASK (0x400U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_MASTERING_DISPLAY_COLOUR_VOLUME_SHIFT (10U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_MASTERING_DISPLAY_COLOUR_VOLUME(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_MASTERING_DISPLAY_COLOUR_VOLUME_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_MASTERING_DISPLAY_COLOUR_VOLUME_MASK)

#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_CHROMA_RESAMPLING_FILTER_HINT_MASK (0x800U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_CHROMA_RESAMPLING_FILTER_HINT_SHIFT (11U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_CHROMA_RESAMPLING_FILTER_HINT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_CHROMA_RESAMPLING_FILTER_HINT_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_CHROMA_RESAMPLING_FILTER_HINT_MASK)

#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_KNEE_FUNCTION_INFO_MASK (0x1000U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_KNEE_FUNCTION_INFO_SHIFT (12U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_KNEE_FUNCTION_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_KNEE_FUNCTION_INFO_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_KNEE_FUNCTION_INFO_MASK)

#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_TONE_MAPPING_INFO_MASK (0x2000U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_TONE_MAPPING_INFO_SHIFT (13U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_TONE_MAPPING_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_TONE_MAPPING_INFO_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_TONE_MAPPING_INFO_MASK)

#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_FILM_GRAIN_CHARACTERISTICS_INFO_MASK (0x4000U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_FILM_GRAIN_CHARACTERISTICS_INFO_SHIFT (14U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_FILM_GRAIN_CHARACTERISTICS_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_FILM_GRAIN_CHARACTERISTICS_INFO_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_FILM_GRAIN_CHARACTERISTICS_INFO_MASK)

#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_CONTENT_LIGHT_LEVEL_INFO_MASK (0x8000U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_CONTENT_LIGHT_LEVEL_INFO_SHIFT (15U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_CONTENT_LIGHT_LEVEL_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_CONTENT_LIGHT_LEVEL_INFO_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_MASK_PREFIX_SEI_CONTENT_LIGHT_LEVEL_INFO_MASK)

#define VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_COLOUR_REAMPPING_INFO_MASK (0x10000U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_COLOUR_REAMPPING_INFO_SHIFT (16U)
#define VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_COLOUR_REAMPPING_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_COLOUR_REAMPPING_INFO_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_MASK_SUFFIX_SEI_COLOUR_REAMPPING_INFO_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_POC - A POC value of encoded picture */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_POC_PIC_POC_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_POC_PIC_POC_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_POC_PIC_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_POC_PIC_POC_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_POC_PIC_POC_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_GOP_PARAM - GOP parameters */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_GOP_PRESET_IDX_MASK (0xFFU)
#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_GOP_PRESET_IDX_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_GOP_PRESET_IDX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_GOP_PARAM_GOP_PRESET_IDX_SHIFT)) & VPU_CMD_ENC_SET_PARAM_GOP_PARAM_GOP_PRESET_IDX_MASK)

#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_0_QP_MASK (0x100U)
#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_0_QP_SHIFT (8U)
#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_0_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_0_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_0_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_1_QP_MASK (0x200U)
#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_1_QP_SHIFT (9U)
#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_1_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_1_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_1_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_2_QP_MASK (0x400U)
#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_2_QP_SHIFT (10U)
#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_2_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_2_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_2_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_3_QP_MASK (0x800U)
#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_3_QP_SHIFT (11U)
#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_3_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_3_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_GOP_PARAM_EN_TEMPORAL_LAYER_3_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_TEMPORAL_LAYER_COUNT_MASK (0xF0000U)
#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_TEMPORAL_LAYER_COUNT_SHIFT (16U)
#define VPU_CMD_ENC_SET_PARAM_GOP_PARAM_TEMPORAL_LAYER_COUNT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_GOP_PARAM_TEMPORAL_LAYER_COUNT_SHIFT)) & VPU_CMD_ENC_SET_PARAM_GOP_PARAM_TEMPORAL_LAYER_COUNT_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_FRAME_RATE_DR - Frame Rate Denominator */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_FRAME_RATE_DR_FRAME_RATE_DR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_FRAME_RATE_DR_FRAME_RATE_DR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_FRAME_RATE_DR_FRAME_RATE_DR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_FRAME_RATE_DR_FRAME_RATE_DR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_FRAME_RATE_DR_FRAME_RATE_DR_MASK)
/*! @} */

/*! @name CMD_INIT_SEQ_SEI_MASK - User Data Mask */
/*! @{ */

#define VPU_CMD_INIT_SEQ_SEI_MASK_REPORT_VUI_MASK (0x4U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_REPORT_VUI_SHIFT (2U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_REPORT_VUI(x)  (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_SEI_MASK_REPORT_VUI_SHIFT)) & VPU_CMD_INIT_SEQ_SEI_MASK_REPORT_VUI_MASK)

#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_PIC_TIMING_MASK (0x10U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_PIC_TIMING_SHIFT (4U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_PIC_TIMING(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_PIC_TIMING_SHIFT)) & VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_PIC_TIMING_MASK)

#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_MASK (0x20U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_SHIFT (5U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_SHIFT)) & VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_MASK)

#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_USER_DATA_UNREGISTERED_MASK (0x40U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_USER_DATA_UNREGISTERED_SHIFT (6U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_USER_DATA_UNREGISTERED(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_USER_DATA_UNREGISTERED_SHIFT)) & VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_USER_DATA_UNREGISTERED_MASK)

#define VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_MASK (0x80U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_SHIFT (7U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_SHIFT)) & VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_USER_DATA_REGISTERED_ITU_T_T35_0_MASK)

#define VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_USER_DATA_UNREGISTERED_MASK (0x100U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_USER_DATA_UNREGISTERED_SHIFT (8U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_USER_DATA_UNREGISTERED(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_USER_DATA_UNREGISTERED_SHIFT)) & VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_USER_DATA_UNREGISTERED_MASK)

#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_MASTERING_DISPLAY_COLOUR_VOLUME_MASK (0x400U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_MASTERING_DISPLAY_COLOUR_VOLUME_SHIFT (10U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_MASTERING_DISPLAY_COLOUR_VOLUME(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_MASTERING_DISPLAY_COLOUR_VOLUME_SHIFT)) & VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_MASTERING_DISPLAY_COLOUR_VOLUME_MASK)

#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_CHROMA_RESAMPLING_FILTER_HINT_MASK (0x800U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_CHROMA_RESAMPLING_FILTER_HINT_SHIFT (11U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_CHROMA_RESAMPLING_FILTER_HINT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_CHROMA_RESAMPLING_FILTER_HINT_SHIFT)) & VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_CHROMA_RESAMPLING_FILTER_HINT_MASK)

#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_KNEE_FUNCTION_INFO_MASK (0x1000U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_KNEE_FUNCTION_INFO_SHIFT (12U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_KNEE_FUNCTION_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_KNEE_FUNCTION_INFO_SHIFT)) & VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_KNEE_FUNCTION_INFO_MASK)

#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_TONE_MAPPING_INFO_MASK (0x2000U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_TONE_MAPPING_INFO_SHIFT (13U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_TONE_MAPPING_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_TONE_MAPPING_INFO_SHIFT)) & VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_TONE_MAPPING_INFO_MASK)

#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_FILM_GRAIN_CHARACTERISTICS_INFO_MASK (0x4000U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_FILM_GRAIN_CHARACTERISTICS_INFO_SHIFT (14U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_FILM_GRAIN_CHARACTERISTICS_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_FILM_GRAIN_CHARACTERISTICS_INFO_SHIFT)) & VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_FILM_GRAIN_CHARACTERISTICS_INFO_MASK)

#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_CONTENT_LIGHT_LEVEL_INFO_MASK (0x8000U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_CONTENT_LIGHT_LEVEL_INFO_SHIFT (15U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_CONTENT_LIGHT_LEVEL_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_CONTENT_LIGHT_LEVEL_INFO_SHIFT)) & VPU_CMD_INIT_SEQ_SEI_MASK_PREFIX_SEI_CONTENT_LIGHT_LEVEL_INFO_MASK)

#define VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_COLOUR_REAMPPING_INFO_MASK (0x10000U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_COLOUR_REAMPPING_INFO_SHIFT (16U)
#define VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_COLOUR_REAMPPING_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_COLOUR_REAMPPING_INFO_SHIFT)) & VPU_CMD_INIT_SEQ_SEI_MASK_SUFFIX_SEI_COLOUR_REAMPPING_INFO_MASK)
/*! @} */

/*! @name CMD_SET_DISP_ADDR_CR_BASE - Cr base */
/*! @{ */

#define VPU_CMD_SET_DISP_ADDR_CR_BASE_CR_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_DISP_ADDR_CR_BASE_CR_BASE_SHIFT (0U)
#define VPU_CMD_SET_DISP_ADDR_CR_BASE_CR_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_ADDR_CR_BASE_CR_BASE_SHIFT)) & VPU_CMD_SET_DISP_ADDR_CR_BASE_CR_BASE_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C0 - Cb base of index0 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C0_CB_BASE0_MASK      (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C0_CB_BASE0_SHIFT     (0U)
#define VPU_CMD_SET_FB_FBC_C0_CB_BASE0(x)        (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C0_CB_BASE0_SHIFT)) & VPU_CMD_SET_FB_FBC_C0_CB_BASE0_MASK)
/*! @} */

/*! @name CMD_SET_FB_UPDATE_FBC_C - Cb base of FBC idx to be update */
/*! @{ */

#define VPU_CMD_SET_FB_UPDATE_FBC_C_FBC_CHROMA_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_UPDATE_FBC_C_FBC_CHROMA_BASE_SHIFT (0U)
#define VPU_CMD_SET_FB_UPDATE_FBC_C_FBC_CHROMA_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_UPDATE_FBC_C_FBC_CHROMA_BASE_SHIFT)) & VPU_CMD_SET_FB_UPDATE_FBC_C_FBC_CHROMA_BASE_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_5 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_5_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_5_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_5_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_5_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_5_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_5 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_5_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_5_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_5_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_5_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_5_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_CREATE_INST_ADDR_EXT - AXI Address Extension */
/*! @{ */

#define VPU_CMD_CREATE_INST_ADDR_EXT_EXT_ADDR_MASK (0xFFU)
#define VPU_CMD_CREATE_INST_ADDR_EXT_EXT_ADDR_SHIFT (0U)
#define VPU_CMD_CREATE_INST_ADDR_EXT_EXT_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_ADDR_EXT_EXT_ADDR_SHIFT)) & VPU_CMD_CREATE_INST_ADDR_EXT_EXT_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_ASPECT_RATIO - Sample Aspect Ratio */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_ASPECT_RATIO_SAR_HEIGHT_MASK (0xFFFFU)
#define VPU_CMD_DEC_GET_RESULT_ASPECT_RATIO_SAR_HEIGHT_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_ASPECT_RATIO_SAR_HEIGHT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_ASPECT_RATIO_SAR_HEIGHT_SHIFT)) & VPU_CMD_DEC_GET_RESULT_ASPECT_RATIO_SAR_HEIGHT_MASK)

#define VPU_CMD_DEC_GET_RESULT_ASPECT_RATIO_SAR_WIDTH_MASK (0xFFFF0000U)
#define VPU_CMD_DEC_GET_RESULT_ASPECT_RATIO_SAR_WIDTH_SHIFT (16U)
#define VPU_CMD_DEC_GET_RESULT_ASPECT_RATIO_SAR_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_ASPECT_RATIO_SAR_WIDTH_SHIFT)) & VPU_CMD_DEC_GET_RESULT_ASPECT_RATIO_SAR_WIDTH_MASK)
/*! @} */

/*! @name CMD_DEC_PIC_TEMPORAL_ID_PLUS1 - Max Decode Temporal ID */
/*! @{ */

#define VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_TARGET_DEC_TEMP_ID_PLUS1_MASK (0xFFU)
#define VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_TARGET_DEC_TEMP_ID_PLUS1_SHIFT (0U)
#define VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_TARGET_DEC_TEMP_ID_PLUS1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_TARGET_DEC_TEMP_ID_PLUS1_SHIFT)) & VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_TARGET_DEC_TEMP_ID_PLUS1_MASK)

#define VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_DEC_TEMP_ID_MODE_MASK (0x100U)
#define VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_DEC_TEMP_ID_MODE_SHIFT (8U)
#define VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_DEC_TEMP_ID_MODE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_DEC_TEMP_ID_MODE_SHIFT)) & VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_DEC_TEMP_ID_MODE_MASK)

#define VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_TARGET_DEC_SPATIAL_ID_PLUS1_MASK (0xE00U)
#define VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_TARGET_DEC_SPATIAL_ID_PLUS1_SHIFT (9U)
#define VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_TARGET_DEC_SPATIAL_ID_PLUS1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_TARGET_DEC_SPATIAL_ID_PLUS1_SHIFT)) & VPU_CMD_DEC_PIC_TEMPORAL_ID_PLUS1_TARGET_DEC_SPATIAL_ID_PLUS1_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_IDX - Frame buffer index of encoded picture */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_IDX_PIC_IDX_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_IDX_PIC_IDX_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_IDX_PIC_IDX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_IDX_PIC_IDX_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_IDX_PIC_IDX_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_MV_HISTO_CLASS0 - MV histogram threshold */
/*! @{ */

#define VPU_CMD_ENC_PIC_MV_HISTO_CLASS0_MV_CLASS_THRESHOLD_1_MASK (0xFFFFU)
#define VPU_CMD_ENC_PIC_MV_HISTO_CLASS0_MV_CLASS_THRESHOLD_1_SHIFT (0U)
#define VPU_CMD_ENC_PIC_MV_HISTO_CLASS0_MV_CLASS_THRESHOLD_1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_MV_HISTO_CLASS0_MV_CLASS_THRESHOLD_1_SHIFT)) & VPU_CMD_ENC_PIC_MV_HISTO_CLASS0_MV_CLASS_THRESHOLD_1_MASK)

#define VPU_CMD_ENC_PIC_MV_HISTO_CLASS0_MV_CLASS_THRESHOLD_0_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_PIC_MV_HISTO_CLASS0_MV_CLASS_THRESHOLD_0_SHIFT (16U)
#define VPU_CMD_ENC_PIC_MV_HISTO_CLASS0_MV_CLASS_THRESHOLD_0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_MV_HISTO_CLASS0_MV_CLASS_THRESHOLD_0_SHIFT)) & VPU_CMD_ENC_PIC_MV_HISTO_CLASS0_MV_CLASS_THRESHOLD_0_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_INTRA_PARAM - Intra picture coding parameters */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_DECODING_REFRESH_TYPE_MASK (0x7U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_DECODING_REFRESH_TYPE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_DECODING_REFRESH_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_DECODING_REFRESH_TYPE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_DECODING_REFRESH_TYPE_MASK)

#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_INTRA_QP_MASK (0x1F8U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_INTRA_QP_SHIFT (3U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_INTRA_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_INTRA_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_INTRA_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_EN_FORCED_IDR_HEADER_MASK (0x600U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_EN_FORCED_IDR_HEADER_SHIFT (9U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_EN_FORCED_IDR_HEADER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_EN_FORCED_IDR_HEADER_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_EN_FORCED_IDR_HEADER_MASK)

#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_INTRA_PERIOD_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_INTRA_PERIOD_SHIFT (16U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_INTRA_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_INTRA_PERIOD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_INTRA_PERIOD_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_INTRA_PARAM_AVC - Intra picture coding parameters */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_INTRA_QP_MASK (0x3FU)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_INTRA_QP_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_INTRA_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_INTRA_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_INTRA_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_INTRA_PERIOD_MASK (0x1FFC0U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_INTRA_PERIOD_SHIFT (6U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_INTRA_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_INTRA_PERIOD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_INTRA_PERIOD_MASK)

#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_IDR_PERIOD_MASK (0xFFE0000U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_IDR_PERIOD_SHIFT (17U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_IDR_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_IDR_PERIOD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_IDR_PERIOD_MASK)

#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_EN_FORCED_IDR_HEADER_MASK (0x30000000U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_EN_FORCED_IDR_HEADER_SHIFT (28U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_EN_FORCED_IDR_HEADER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_EN_FORCED_IDR_HEADER_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTRA_PARAM_AVC_EN_FORCED_IDR_HEADER_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_NUM_REQUIRED_FBC_FB - Required Number of Minimum fbc DPB */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REQUIRED_FBC_FB_MIN_DPB_NUM_MASK (0x1FU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REQUIRED_FBC_FB_MIN_DPB_NUM_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REQUIRED_FBC_FB_MIN_DPB_NUM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REQUIRED_FBC_FB_MIN_DPB_NUM_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REQUIRED_FBC_FB_MIN_DPB_NUM_MASK)
/*! @} */

/*! @name CMD_SET_DISP_DEC_PP_SCL_PARAM - scaler control paramter */
/*! @{ */

#define VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_EN_MASK (0x1U)
#define VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_EN_SHIFT (0U)
#define VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_EN_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_EN_MASK)

#define VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_COEF_MODE_MASK (0x6U)
#define VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_COEF_MODE_SHIFT (1U)
#define VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_COEF_MODE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_COEF_MODE_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_COEF_MODE_MASK)

#define VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_CHR_FORMAT_MASK (0x18U)
#define VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_CHR_FORMAT_SHIFT (3U)
#define VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_CHR_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_CHR_FORMAT_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_SCL_PARAM_SCL_CHR_FORMAT_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET0 - FBC luma offset base of index0 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET0_FBC_LUMA_OFFSET_BASE0_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET0_FBC_LUMA_OFFSET_BASE0_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET0_FBC_LUMA_OFFSET_BASE0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET0_FBC_LUMA_OFFSET_BASE0_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET0_FBC_LUMA_OFFSET_BASE0_MASK)
/*! @} */

/*! @name CMD_SET_FB_UPDATE_FBC_Y_OFFSET - FBC luma offset base of updated index */
/*! @{ */

#define VPU_CMD_SET_FB_UPDATE_FBC_Y_OFFSET_FBC_LUMA_OFFSET_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_UPDATE_FBC_Y_OFFSET_FBC_LUMA_OFFSET_BASE_SHIFT (0U)
#define VPU_CMD_SET_FB_UPDATE_FBC_Y_OFFSET_FBC_LUMA_OFFSET_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_UPDATE_FBC_Y_OFFSET_FBC_LUMA_OFFSET_BASE_SHIFT)) & VPU_CMD_SET_FB_UPDATE_FBC_Y_OFFSET_FBC_LUMA_OFFSET_BASE_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_6 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_6_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_6_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_6_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_6_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_6_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_6 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_6_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_6_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_6_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_6_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_6_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_CREATE_INST_DISP_MODE - Display order for BWB output */
/*! @{ */

#define VPU_CMD_CREATE_INST_DISP_MODE_DISP_MODE_MASK (0x1U)
#define VPU_CMD_CREATE_INST_DISP_MODE_DISP_MODE_SHIFT (0U)
#define VPU_CMD_CREATE_INST_DISP_MODE_DISP_MODE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_DISP_MODE_DISP_MODE_SHIFT)) & VPU_CMD_CREATE_INST_DISP_MODE_DISP_MODE_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_BIT_RATE - Maximum Bit Rate */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_BIT_RATE_MAX_BIT_RATE_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_BIT_RATE_MAX_BIT_RATE_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_BIT_RATE_MAX_BIT_RATE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_BIT_RATE_MAX_BIT_RATE_SHIFT)) & VPU_CMD_DEC_GET_RESULT_BIT_RATE_MAX_BIT_RATE_MASK)
/*! @} */

/*! @name CMD_DEC_PIC_FORCE_FB_LATENCY_PLUS1 - User define display latency */
/*! @{ */

#define VPU_CMD_DEC_PIC_FORCE_FB_LATENCY_PLUS1_USER_DEF_DISP_LATENCY_PLUS1_MASK (0x1FU)
#define VPU_CMD_DEC_PIC_FORCE_FB_LATENCY_PLUS1_USER_DEF_DISP_LATENCY_PLUS1_SHIFT (0U)
#define VPU_CMD_DEC_PIC_FORCE_FB_LATENCY_PLUS1_USER_DEF_DISP_LATENCY_PLUS1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_FORCE_FB_LATENCY_PLUS1_USER_DEF_DISP_LATENCY_PLUS1_SHIFT)) & VPU_CMD_DEC_PIC_FORCE_FB_LATENCY_PLUS1_USER_DEF_DISP_LATENCY_PLUS1_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_SLICE_NUM - Number of slice */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_SLICE_NUM_PIC_SLICE_NUM_MASK (0xFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_SLICE_NUM_PIC_SLICE_NUM_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_SLICE_NUM_PIC_SLICE_NUM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_SLICE_NUM_PIC_SLICE_NUM_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_SLICE_NUM_PIC_SLICE_NUM_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_MV_HISTO_CLASS1 - MV histogram threshold */
/*! @{ */

#define VPU_CMD_ENC_PIC_MV_HISTO_CLASS1_MV_CLASS_THRESHOLD_3_MASK (0xFFFFU)
#define VPU_CMD_ENC_PIC_MV_HISTO_CLASS1_MV_CLASS_THRESHOLD_3_SHIFT (0U)
#define VPU_CMD_ENC_PIC_MV_HISTO_CLASS1_MV_CLASS_THRESHOLD_3(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_MV_HISTO_CLASS1_MV_CLASS_THRESHOLD_3_SHIFT)) & VPU_CMD_ENC_PIC_MV_HISTO_CLASS1_MV_CLASS_THRESHOLD_3_MASK)

#define VPU_CMD_ENC_PIC_MV_HISTO_CLASS1_MV_CLASS_THRESHOLD_2_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_PIC_MV_HISTO_CLASS1_MV_CLASS_THRESHOLD_2_SHIFT (16U)
#define VPU_CMD_ENC_PIC_MV_HISTO_CLASS1_MV_CLASS_THRESHOLD_2(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_MV_HISTO_CLASS1_MV_CLASS_THRESHOLD_2_SHIFT)) & VPU_CMD_ENC_PIC_MV_HISTO_CLASS1_MV_CLASS_THRESHOLD_2_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CONF_WIN_TOP_BOT - Top and bottom size for conformance window */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CONF_WIN_TOP_BOT_CONFORMACE_WINDOW_SIZE_TOP_MASK (0xFFFFU)
#define VPU_CMD_ENC_SET_PARAM_CONF_WIN_TOP_BOT_CONFORMACE_WINDOW_SIZE_TOP_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CONF_WIN_TOP_BOT_CONFORMACE_WINDOW_SIZE_TOP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CONF_WIN_TOP_BOT_CONFORMACE_WINDOW_SIZE_TOP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CONF_WIN_TOP_BOT_CONFORMACE_WINDOW_SIZE_TOP_MASK)

#define VPU_CMD_ENC_SET_PARAM_CONF_WIN_TOP_BOT_CONFORMACE_WINDOW_SIZE_BOTTOM_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_SET_PARAM_CONF_WIN_TOP_BOT_CONFORMACE_WINDOW_SIZE_BOTTOM_SHIFT (16U)
#define VPU_CMD_ENC_SET_PARAM_CONF_WIN_TOP_BOT_CONFORMACE_WINDOW_SIZE_BOTTOM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CONF_WIN_TOP_BOT_CONFORMACE_WINDOW_SIZE_BOTTOM_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CONF_WIN_TOP_BOT_CONFORMACE_WINDOW_SIZE_BOTTOM_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_NUM_REORDER_DELAY - Reorder frame number */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REORDER_DELAY_REORDER_DELAY_NUM_MASK (0x1FU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REORDER_DELAY_REORDER_DELAY_NUM_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REORDER_DELAY_REORDER_DELAY_NUM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REORDER_DELAY_REORDER_DELAY_NUM_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REORDER_DELAY_REORDER_DELAY_NUM_MASK)
/*! @} */

/*! @name CMD_SET_DISP_DEC_PP_SCL_PIC_SIZE - Scaled picture size */
/*! @{ */

#define VPU_CMD_SET_DISP_DEC_PP_SCL_PIC_SIZE_PIC_HEIGHT_MASK (0xFFFFU)
#define VPU_CMD_SET_DISP_DEC_PP_SCL_PIC_SIZE_PIC_HEIGHT_SHIFT (0U)
#define VPU_CMD_SET_DISP_DEC_PP_SCL_PIC_SIZE_PIC_HEIGHT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_SCL_PIC_SIZE_PIC_HEIGHT_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_SCL_PIC_SIZE_PIC_HEIGHT_MASK)

#define VPU_CMD_SET_DISP_DEC_PP_SCL_PIC_SIZE_PIC_WIDTH_MASK (0xFFFF0000U)
#define VPU_CMD_SET_DISP_DEC_PP_SCL_PIC_SIZE_PIC_WIDTH_SHIFT (16U)
#define VPU_CMD_SET_DISP_DEC_PP_SCL_PIC_SIZE_PIC_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_SCL_PIC_SIZE_PIC_WIDTH_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_SCL_PIC_SIZE_PIC_WIDTH_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET0 - FBC chroma offset base of index0 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET0_FBC_CHROMA_OFFSET_BASE0_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET0_FBC_CHROMA_OFFSET_BASE0_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET0_FBC_CHROMA_OFFSET_BASE0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET0_FBC_CHROMA_OFFSET_BASE0_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET0_FBC_CHROMA_OFFSET_BASE0_MASK)
/*! @} */

/*! @name CMD_SET_FB_UPDATE_FBC_C_OFFSET - FBC chroma offset base of updated index */
/*! @{ */

#define VPU_CMD_SET_FB_UPDATE_FBC_C_OFFSET_FBC_CHROMA_OFFSET_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_UPDATE_FBC_C_OFFSET_FBC_CHROMA_OFFSET_BASE_SHIFT (0U)
#define VPU_CMD_SET_FB_UPDATE_FBC_C_OFFSET_FBC_CHROMA_OFFSET_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_UPDATE_FBC_C_OFFSET_FBC_CHROMA_OFFSET_BASE_SHIFT)) & VPU_CMD_SET_FB_UPDATE_FBC_C_OFFSET_FBC_CHROMA_OFFSET_BASE_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_7 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_7_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_7_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_7_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_7_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_7_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_7 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_7_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_7_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_7_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_7_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_7_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_FRAME_RATE_NR - Frame Rate Numerator */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_FRAME_RATE_NR_FRAME_RATE_NR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_FRAME_RATE_NR_FRAME_RATE_NR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_FRAME_RATE_NR_FRAME_RATE_NR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_FRAME_RATE_NR_FRAME_RATE_NR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_FRAME_RATE_NR_FRAME_RATE_NR_MASK)
/*! @} */

/*! @name CMD_DEC_PIC_USERDATA_BASE - User Data Buffer Base Address */
/*! @{ */

#define VPU_CMD_DEC_PIC_USERDATA_BASE_USER_DATA_BUF_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_PIC_USERDATA_BASE_USER_DATA_BUF_BASE_SHIFT (0U)
#define VPU_CMD_DEC_PIC_USERDATA_BASE_USER_DATA_BUF_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_BASE_USER_DATA_BUF_BASE_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_BASE_USER_DATA_BUF_BASE_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_SKIP - A picture skip flag */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_SKIP_PIC_SKIP_MASK (0xFEU)
#define VPU_CMD_ENC_GET_RESULT_PIC_SKIP_PIC_SKIP_SHIFT (1U)
#define VPU_CMD_ENC_GET_RESULT_PIC_SKIP_PIC_SKIP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_SKIP_PIC_SKIP_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_SKIP_PIC_SKIP_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_CUSTOM_MAP_OPTION_PARAM - Custom map parameters */
/*! @{ */

#define VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_PARAM_USE_QP_MAP_FLAG_MASK (0x1U)
#define VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_PARAM_USE_QP_MAP_FLAG_SHIFT (0U)
#define VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_PARAM_USE_QP_MAP_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_PARAM_USE_QP_MAP_FLAG_SHIFT)) & VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_PARAM_USE_QP_MAP_FLAG_MASK)

#define VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_PARAM_USE_CTU_FORCE_MODE_FLAG_MASK (0x2U)
#define VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_PARAM_USE_CTU_FORCE_MODE_FLAG_SHIFT (1U)
#define VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_PARAM_USE_CTU_FORCE_MODE_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_PARAM_USE_CTU_FORCE_MODE_FLAG_SHIFT)) & VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_PARAM_USE_CTU_FORCE_MODE_FLAG_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CONF_WIN_LEFT_RIGHT - Left and right size for conformance window */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CONF_WIN_LEFT_RIGHT_CONFORMANCE_WINDOW_SIZE_LFET_MASK (0xFFFFU)
#define VPU_CMD_ENC_SET_PARAM_CONF_WIN_LEFT_RIGHT_CONFORMANCE_WINDOW_SIZE_LFET_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CONF_WIN_LEFT_RIGHT_CONFORMANCE_WINDOW_SIZE_LFET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CONF_WIN_LEFT_RIGHT_CONFORMANCE_WINDOW_SIZE_LFET_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CONF_WIN_LEFT_RIGHT_CONFORMANCE_WINDOW_SIZE_LFET_MASK)

#define VPU_CMD_ENC_SET_PARAM_CONF_WIN_LEFT_RIGHT_CONFORMANCE_WINDOW_SIZE_RIGHT_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_SET_PARAM_CONF_WIN_LEFT_RIGHT_CONFORMANCE_WINDOW_SIZE_RIGHT_SHIFT (16U)
#define VPU_CMD_ENC_SET_PARAM_CONF_WIN_LEFT_RIGHT_CONFORMANCE_WINDOW_SIZE_RIGHT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CONF_WIN_LEFT_RIGHT_CONFORMANCE_WINDOW_SIZE_RIGHT_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CONF_WIN_LEFT_RIGHT_CONFORMANCE_WINDOW_SIZE_RIGHT_MASK)
/*! @} */

/*! @name CMD_INIT_SEQ_ADDR_USERDATA_BASE - User Data Buffer Base Address */
/*! @{ */

#define VPU_CMD_INIT_SEQ_ADDR_USERDATA_BASE_USER_DATA_BUF_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_INIT_SEQ_ADDR_USERDATA_BASE_USER_DATA_BUF_BASE_SHIFT (0U)
#define VPU_CMD_INIT_SEQ_ADDR_USERDATA_BASE_USER_DATA_BUF_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_ADDR_USERDATA_BASE_USER_DATA_BUF_BASE_SHIFT)) & VPU_CMD_INIT_SEQ_ADDR_USERDATA_BASE_USER_DATA_BUF_BASE_MASK)
/*! @} */

/*! @name CMD_SET_DISP_DEC_PP_CROP_PARAM - Crop ctrl parameter */
/*! @{ */

#define VPU_CMD_SET_DISP_DEC_PP_CROP_PARAM_CROP_EN_MASK (0x1U)
#define VPU_CMD_SET_DISP_DEC_PP_CROP_PARAM_CROP_EN_SHIFT (0U)
#define VPU_CMD_SET_DISP_DEC_PP_CROP_PARAM_CROP_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_CROP_PARAM_CROP_EN_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_CROP_PARAM_CROP_EN_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL0 - info base of index0 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL0_COL_BASE0_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL0_COL_BASE0_SHIFT   (0U)
#define VPU_CMD_SET_FB_MV_COL0_COL_BASE0(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL0_COL_BASE0_SHIFT)) & VPU_CMD_SET_FB_MV_COL0_COL_BASE0_MASK)
/*! @} */

/*! @name CMD_SET_FB_UPDATE_MV_COL - Col base of col idx to be update */
/*! @{ */

#define VPU_CMD_SET_FB_UPDATE_MV_COL_COL_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_UPDATE_MV_COL_COL_BASE_SHIFT (0U)
#define VPU_CMD_SET_FB_UPDATE_MV_COL_COL_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_UPDATE_MV_COL_COL_BASE_SHIFT)) & VPU_CMD_SET_FB_UPDATE_MV_COL_COL_BASE_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_8 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_8_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_8_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_8_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_8_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_8_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_8 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_8_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_8_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_8_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_8_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_8_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_FRAME_RATE_DR - Frame Rate Denominator */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_FRAME_RATE_DR_FRAME_RATE_DR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_FRAME_RATE_DR_FRAME_RATE_DR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_FRAME_RATE_DR_FRAME_RATE_DR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_FRAME_RATE_DR_FRAME_RATE_DR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_FRAME_RATE_DR_FRAME_RATE_DR_MASK)
/*! @} */

/*! @name CMD_DEC_PIC_USERDATA_SIZE - User Data Buffer Size */
/*! @{ */

#define VPU_CMD_DEC_PIC_USERDATA_SIZE_USER_DATA_BUF_SIZE_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_PIC_USERDATA_SIZE_USER_DATA_BUF_SIZE_SHIFT (0U)
#define VPU_CMD_DEC_PIC_USERDATA_SIZE_USER_DATA_BUF_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_SIZE_USER_DATA_BUF_SIZE_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_SIZE_USER_DATA_BUF_SIZE_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_NUM_INTRA - Number of intra block */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_NUM_INTRA_PIC_NUM_INTRA_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_NUM_INTRA_PIC_NUM_INTRA_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_NUM_INTRA_PIC_NUM_INTRA(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_NUM_INTRA_PIC_NUM_INTRA_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_NUM_INTRA_PIC_NUM_INTRA_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_CUSTOM_MAP_OPTION_ADDR - Custom map address */
/*! @{ */

#define VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_ADDR_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_ADDR_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_ADDR_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_ADDR_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_CMD_ENC_PIC_CUSTOM_MAP_OPTION_ADDR_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_RDO_PARAM - RDO coding options */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_EN_HVS_QP_MASK (0x4U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_EN_HVS_QP_SHIFT (2U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_EN_HVS_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RDO_PARAM_EN_HVS_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RDO_PARAM_EN_HVS_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_ADAPTIVE_ROUNDING_MASK (0x8U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_ADAPTIVE_ROUNDING_SHIFT (3U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_ADAPTIVE_ROUNDING(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_ADAPTIVE_ROUNDING_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_ADAPTIVE_ROUNDING_MASK)

#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_DISABLE_COEF_CLEAR_MASK (0x10U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_DISABLE_COEF_CLEAR_SHIFT (4U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_DISABLE_COEF_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RDO_PARAM_DISABLE_COEF_CLEAR_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RDO_PARAM_DISABLE_COEF_CLEAR_MASK)

#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_QROUND_OFFSET_MASK (0x20000U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_QROUND_OFFSET_SHIFT (17U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_QROUND_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_QROUND_OFFSET_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_QROUND_OFFSET_MASK)

#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_MODE_MAP_MASK (0x80000U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_MODE_MAP_SHIFT (19U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_MODE_MAP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_MODE_MAP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_MODE_MAP_MASK)

#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_QP_MAP_MASK (0x100000U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_QP_MAP_SHIFT (20U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_QP_MAP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_QP_MAP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_QP_MAP_MASK)

#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_ME_SEARCH_CENTER_MASK (0x200000U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_ME_SEARCH_CENTER_SHIFT (21U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_ME_SEARCH_CENTER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RDO_PARAM_ME_SEARCH_CENTER_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RDO_PARAM_ME_SEARCH_CENTER_MASK)

#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_LAMBDA_MASK (0x400000U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_LAMBDA_SHIFT (22U)
#define VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_LAMBDA(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_LAMBDA_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RDO_PARAM_USE_CUSTOM_LAMBDA_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_PIC_SIZE - Decoded Picture Size */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_PIC_SIZE_DECODED_PIC_HEIGHT_MASK (0xFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_PIC_SIZE_DECODED_PIC_HEIGHT_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_PIC_SIZE_DECODED_PIC_HEIGHT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_PIC_SIZE_DECODED_PIC_HEIGHT_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_PIC_SIZE_DECODED_PIC_HEIGHT_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_PIC_SIZE_DECODED_PIC_WIDTH_MASK (0xFFFF0000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_PIC_SIZE_DECODED_PIC_WIDTH_SHIFT (16U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_PIC_SIZE_DECODED_PIC_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_PIC_SIZE_DECODED_PIC_WIDTH_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_PIC_SIZE_DECODED_PIC_WIDTH_MASK)
/*! @} */

/*! @name CMD_INIT_SEQ_USERDATA_SIZE - User Data Buffer Size */
/*! @{ */

#define VPU_CMD_INIT_SEQ_USERDATA_SIZE_USER_DATA_BUF_SIZE_MASK (0xFFFFFFFFU)
#define VPU_CMD_INIT_SEQ_USERDATA_SIZE_USER_DATA_BUF_SIZE_SHIFT (0U)
#define VPU_CMD_INIT_SEQ_USERDATA_SIZE_USER_DATA_BUF_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_USERDATA_SIZE_USER_DATA_BUF_SIZE_SHIFT)) & VPU_CMD_INIT_SEQ_USERDATA_SIZE_USER_DATA_BUF_SIZE_MASK)
/*! @} */

/*! @name CMD_SET_DISP_DEC_PP_CROP_POS - Crop start position for output image */
/*! @{ */

#define VPU_CMD_SET_DISP_DEC_PP_CROP_POS_CROP_START_POS_Y_MASK (0xFFFFU)
#define VPU_CMD_SET_DISP_DEC_PP_CROP_POS_CROP_START_POS_Y_SHIFT (0U)
#define VPU_CMD_SET_DISP_DEC_PP_CROP_POS_CROP_START_POS_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_CROP_POS_CROP_START_POS_Y_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_CROP_POS_CROP_START_POS_Y_MASK)

#define VPU_CMD_SET_DISP_DEC_PP_CROP_POS_CROP_START_POS_X_MASK (0xFFFF0000U)
#define VPU_CMD_SET_DISP_DEC_PP_CROP_POS_CROP_START_POS_X_SHIFT (16U)
#define VPU_CMD_SET_DISP_DEC_PP_CROP_POS_CROP_START_POS_X(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_CROP_POS_CROP_START_POS_X_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_CROP_POS_CROP_START_POS_X_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED0 - Sub sampled base of index0 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED0_SUB_SAMPLED_FB_BASE0_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED0_SUB_SAMPLED_FB_BASE0_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED0_SUB_SAMPLED_FB_BASE0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED0_SUB_SAMPLED_FB_BASE0_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED0_SUB_SAMPLED_FB_BASE0_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_9 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_9_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_9_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_9_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_9_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_9_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_9 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_9_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_9_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_9_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_9_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_9_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_NUM_REQUIRED_FBC_FB - Required Number of Minimum fbc DPB */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_NUM_REQUIRED_FBC_FB_MIN_DPB_NUM_MASK (0x1FU)
#define VPU_CMD_DEC_GET_RESULT_NUM_REQUIRED_FBC_FB_MIN_DPB_NUM_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_NUM_REQUIRED_FBC_FB_MIN_DPB_NUM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_NUM_REQUIRED_FBC_FB_MIN_DPB_NUM_SHIFT)) & VPU_CMD_DEC_GET_RESULT_NUM_REQUIRED_FBC_FB_MIN_DPB_NUM_MASK)
/*! @} */

/*! @name CMD_DEC_PIC_USERDATA_PARAM - User Data Buffer Parameter */
/*! @{ */

#define VPU_CMD_DEC_PIC_USERDATA_PARAM_USER_DATA_ENDIAN_MASK (0xFU)
#define VPU_CMD_DEC_PIC_USERDATA_PARAM_USER_DATA_ENDIAN_SHIFT (0U)
#define VPU_CMD_DEC_PIC_USERDATA_PARAM_USER_DATA_ENDIAN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_USERDATA_PARAM_USER_DATA_ENDIAN_SHIFT)) & VPU_CMD_DEC_PIC_USERDATA_PARAM_USER_DATA_ENDIAN_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_NUM_MERGE - Number of merge block */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_NUM_MERGE_PIC_NUM_MERGE_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_NUM_MERGE_PIC_NUM_MERGE_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_NUM_MERGE_PIC_NUM_MERGE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_NUM_MERGE_PIC_NUM_MERGE_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_NUM_MERGE_PIC_NUM_MERGE_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_SLICE_PARAM - Slice parameters */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_SLICE_PARAM_SLICE_MODE_MASK (0x7U)
#define VPU_CMD_ENC_SET_PARAM_SLICE_PARAM_SLICE_MODE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_SLICE_PARAM_SLICE_MODE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SLICE_PARAM_SLICE_MODE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SLICE_PARAM_SLICE_MODE_MASK)

#define VPU_CMD_ENC_SET_PARAM_SLICE_PARAM_ARGUMENT_MASK (0xFFFFFFF8U)
#define VPU_CMD_ENC_SET_PARAM_SLICE_PARAM_ARGUMENT_SHIFT (3U)
#define VPU_CMD_ENC_SET_PARAM_SLICE_PARAM_ARGUMENT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SLICE_PARAM_ARGUMENT_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SLICE_PARAM_ARGUMENT_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_CROP_TOP_BOTTOM - Display Crop Offset Top/Bottom */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_CROP_TOP_BOTTOM_DISPLAY_BOTTOM_OFFSET_MASK (0xFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_CROP_TOP_BOTTOM_DISPLAY_BOTTOM_OFFSET_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_CROP_TOP_BOTTOM_DISPLAY_BOTTOM_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_CROP_TOP_BOTTOM_DISPLAY_BOTTOM_OFFSET_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_CROP_TOP_BOTTOM_DISPLAY_BOTTOM_OFFSET_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_CROP_TOP_BOTTOM_DISPLAY_TOP_OFFSET_MASK (0xFFFF0000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_CROP_TOP_BOTTOM_DISPLAY_TOP_OFFSET_SHIFT (16U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_CROP_TOP_BOTTOM_DISPLAY_TOP_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_CROP_TOP_BOTTOM_DISPLAY_TOP_OFFSET_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_CROP_TOP_BOTTOM_DISPLAY_TOP_OFFSET_MASK)
/*! @} */

/*! @name CMD_INIT_SEQ_USERDATA_PARAM - User Data Buffer Parameter */
/*! @{ */

#define VPU_CMD_INIT_SEQ_USERDATA_PARAM_USER_DATA_ENDIAN_MASK (0xFU)
#define VPU_CMD_INIT_SEQ_USERDATA_PARAM_USER_DATA_ENDIAN_SHIFT (0U)
#define VPU_CMD_INIT_SEQ_USERDATA_PARAM_USER_DATA_ENDIAN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_INIT_SEQ_USERDATA_PARAM_USER_DATA_ENDIAN_SHIFT)) & VPU_CMD_INIT_SEQ_USERDATA_PARAM_USER_DATA_ENDIAN_MASK)
/*! @} */

/*! @name CMD_SET_DISP_DEC_PP_CROP_SIZE - Crop size for output image */
/*! @{ */

#define VPU_CMD_SET_DISP_DEC_PP_CROP_SIZE_CROP_HEIGHT_MASK (0xFFFFU)
#define VPU_CMD_SET_DISP_DEC_PP_CROP_SIZE_CROP_HEIGHT_SHIFT (0U)
#define VPU_CMD_SET_DISP_DEC_PP_CROP_SIZE_CROP_HEIGHT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_CROP_SIZE_CROP_HEIGHT_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_CROP_SIZE_CROP_HEIGHT_MASK)

#define VPU_CMD_SET_DISP_DEC_PP_CROP_SIZE_CROP_WIDTH_MASK (0xFFFF0000U)
#define VPU_CMD_SET_DISP_DEC_PP_CROP_SIZE_CROP_WIDTH_SHIFT (16U)
#define VPU_CMD_SET_DISP_DEC_PP_CROP_SIZE_CROP_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_CROP_SIZE_CROP_WIDTH_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_CROP_SIZE_CROP_WIDTH_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y1 - Luma base of index1 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y1_LUMA_BASE1_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y1_LUMA_BASE1_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_Y1_LUMA_BASE1(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y1_LUMA_BASE1_SHIFT)) & VPU_CMD_SET_FB_FBC_Y1_LUMA_BASE1_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_A - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_A_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_A_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_A_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_A_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_A_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_A - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_A_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_A_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_A_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_A_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_A_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_NUM_REORDER_DELAY - Reorder frame number */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_NUM_REORDER_DELAY_REORDER_DELAY_NUM_MASK (0x1FU)
#define VPU_CMD_DEC_GET_RESULT_NUM_REORDER_DELAY_REORDER_DELAY_NUM_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_NUM_REORDER_DELAY_REORDER_DELAY_NUM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_NUM_REORDER_DELAY_REORDER_DELAY_NUM_SHIFT)) & VPU_CMD_DEC_GET_RESULT_NUM_REORDER_DELAY_REORDER_DELAY_NUM_MASK)
/*! @} */

/*! @name CMD_DEC_PIC_TIMESTAMP - CMD_DEC_PIC_TIMESTAMP */
/*! @{ */

#define VPU_CMD_DEC_PIC_TIMESTAMP_timestamp_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_PIC_TIMESTAMP_timestamp_SHIFT (0U)
#define VPU_CMD_DEC_PIC_TIMESTAMP_timestamp(x)   (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_PIC_TIMESTAMP_timestamp_SHIFT)) & VPU_CMD_DEC_PIC_TIMESTAMP_timestamp_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_NON_REF_PIC_FLAG - Non reference picture flag */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_NON_REF_PIC_FLAG_PIC_NON_REF_PIC_FLAG_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_NON_REF_PIC_FLAG_PIC_NON_REF_PIC_FLAG_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_NON_REF_PIC_FLAG_PIC_NON_REF_PIC_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_NON_REF_PIC_FLAG_PIC_NON_REF_PIC_FLAG_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_NON_REF_PIC_FLAG_PIC_NON_REF_PIC_FLAG_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_SRC_PIC_IDX - Buffer index of source picture */
/*! @{ */

#define VPU_CMD_ENC_PIC_SRC_PIC_IDX_SRC_IDX_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_PIC_SRC_PIC_IDX_SRC_IDX_SHIFT (0U)
#define VPU_CMD_ENC_PIC_SRC_PIC_IDX_SRC_IDX(x)   (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SRC_PIC_IDX_SRC_IDX_SHIFT)) & VPU_CMD_ENC_PIC_SRC_PIC_IDX_SRC_IDX_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_INTRA_REFRESH - Intra refresh mode */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_INTRA_REFRESH_INTRA_REFRESH_MODE_MASK (0x7U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_REFRESH_INTRA_REFRESH_MODE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_REFRESH_INTRA_REFRESH_MODE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTRA_REFRESH_INTRA_REFRESH_MODE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTRA_REFRESH_INTRA_REFRESH_MODE_MASK)

#define VPU_CMD_ENC_SET_PARAM_INTRA_REFRESH_INTRA_REFRESH_ARGUMENT_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_REFRESH_INTRA_REFRESH_ARGUMENT_SHIFT (16U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_REFRESH_INTRA_REFRESH_ARGUMENT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTRA_REFRESH_INTRA_REFRESH_ARGUMENT_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTRA_REFRESH_INTRA_REFRESH_ARGUMENT_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_CROP_LEFT_RIGHT - Display Crop Offset Left/Right */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_CROP_LEFT_RIGHT_DISPLAY_RIGHT_OFFSET_MASK (0xFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_CROP_LEFT_RIGHT_DISPLAY_RIGHT_OFFSET_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_CROP_LEFT_RIGHT_DISPLAY_RIGHT_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_CROP_LEFT_RIGHT_DISPLAY_RIGHT_OFFSET_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_CROP_LEFT_RIGHT_DISPLAY_RIGHT_OFFSET_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_CROP_LEFT_RIGHT_DISPLAY_LEFT_OFFSET_MASK (0xFFFF0000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_CROP_LEFT_RIGHT_DISPLAY_LEFT_OFFSET_SHIFT (16U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_CROP_LEFT_RIGHT_DISPLAY_LEFT_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_CROP_LEFT_RIGHT_DISPLAY_LEFT_OFFSET_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_CROP_LEFT_RIGHT_DISPLAY_LEFT_OFFSET_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C1 - Cb base of index1 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C1_CB_BASE1_MASK      (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C1_CB_BASE1_SHIFT     (0U)
#define VPU_CMD_SET_FB_FBC_C1_CB_BASE1(x)        (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C1_CB_BASE1_SHIFT)) & VPU_CMD_SET_FB_FBC_C1_CB_BASE1_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_B - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_B_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_B_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_B_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_B_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_B_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_B - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_B_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_B_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_B_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_B_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_B_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_CREATE_INST_CORE_INFO - Dual Core information */
/*! @{ */

#define VPU_CMD_CREATE_INST_CORE_INFO_NUM_CORE_MASK (0xFU)
#define VPU_CMD_CREATE_INST_CORE_INFO_NUM_CORE_SHIFT (0U)
#define VPU_CMD_CREATE_INST_CORE_INFO_NUM_CORE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_CORE_INFO_NUM_CORE_SHIFT)) & VPU_CMD_CREATE_INST_CORE_INFO_NUM_CORE_MASK)

#define VPU_CMD_CREATE_INST_CORE_INFO_CORE_IDC_MASK (0xF0U)
#define VPU_CMD_CREATE_INST_CORE_INFO_CORE_IDC_SHIFT (4U)
#define VPU_CMD_CREATE_INST_CORE_INFO_CORE_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_CORE_INFO_CORE_IDC_SHIFT)) & VPU_CMD_CREATE_INST_CORE_INFO_CORE_IDC_MASK)

#define VPU_CMD_CREATE_INST_CORE_INFO_SET_CQ_DEPTH_MASK (0x700U)
#define VPU_CMD_CREATE_INST_CORE_INFO_SET_CQ_DEPTH_SHIFT (8U)
#define VPU_CMD_CREATE_INST_CORE_INFO_SET_CQ_DEPTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_CORE_INFO_SET_CQ_DEPTH_SHIFT)) & VPU_CMD_CREATE_INST_CORE_INFO_SET_CQ_DEPTH_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_NUM_SKIP - Number of skip block */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_NUM_SKIP_PIC_NUM_SKIP_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_NUM_SKIP_PIC_NUM_SKIP_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_NUM_SKIP_PIC_NUM_SKIP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_NUM_SKIP_PIC_NUM_SKIP_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_NUM_SKIP_PIC_NUM_SKIP_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_SRC_ADDR_Y - Y component source address */
/*! @{ */

#define VPU_CMD_ENC_PIC_SRC_ADDR_Y_SRC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_PIC_SRC_ADDR_Y_SRC_ADDR_Y_SHIFT (0U)
#define VPU_CMD_ENC_PIC_SRC_ADDR_Y_SRC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SRC_ADDR_Y_SRC_ADDR_Y_SHIFT)) & VPU_CMD_ENC_PIC_SRC_ADDR_Y_SRC_ADDR_Y_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_INTRA_MIN_MAX_QP - Min/Max QP for Intra pictures */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_INTRA_MIN_MAX_QP_I_MIN_QP_MASK (0x3FU)
#define VPU_CMD_ENC_SET_PARAM_INTRA_MIN_MAX_QP_I_MIN_QP_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_MIN_MAX_QP_I_MIN_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTRA_MIN_MAX_QP_I_MIN_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTRA_MIN_MAX_QP_I_MIN_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_INTRA_MIN_MAX_QP_I_MAX_QP_MASK (0xFC0U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_MIN_MAX_QP_I_MAX_QP_SHIFT (6U)
#define VPU_CMD_ENC_SET_PARAM_INTRA_MIN_MAX_QP_I_MAX_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTRA_MIN_MAX_QP_I_MAX_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTRA_MIN_MAX_QP_I_MAX_QP_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_NUM_REQUIRED_COL_BUF - Required Number of Minimum col buf */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REQUIRED_COL_BUF_MIN_COL_BUF_NUM_MASK (0x1FU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REQUIRED_COL_BUF_MIN_COL_BUF_NUM_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REQUIRED_COL_BUF_MIN_COL_BUF_NUM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REQUIRED_COL_BUF_MIN_COL_BUF_NUM_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_NUM_REQUIRED_COL_BUF_MIN_COL_BUF_NUM_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET1 - FBC luma offset base of index1 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET1_FBC_LUMA_OFFSET_BASE1_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET1_FBC_LUMA_OFFSET_BASE1_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET1_FBC_LUMA_OFFSET_BASE1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET1_FBC_LUMA_OFFSET_BASE1_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET1_FBC_LUMA_OFFSET_BASE1_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_C - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_C_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_C_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_C_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_C_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_C_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_C - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_C_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_C_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_C_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_C_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_C_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_CREATE_INST_PRIORITY - Instance priority */
/*! @{ */

#define VPU_CMD_CREATE_INST_PRIORITY_PRIORITY_VALUE_MASK (0x1FU)
#define VPU_CMD_CREATE_INST_PRIORITY_PRIORITY_VALUE_SHIFT (0U)
#define VPU_CMD_CREATE_INST_PRIORITY_PRIORITY_VALUE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_PRIORITY_PRIORITY_VALUE_SHIFT)) & VPU_CMD_CREATE_INST_PRIORITY_PRIORITY_VALUE_MASK)

#define VPU_CMD_CREATE_INST_PRIORITY_SECURITY_FLAG_MASK (0x100U)
#define VPU_CMD_CREATE_INST_PRIORITY_SECURITY_FLAG_SHIFT (8U)
#define VPU_CMD_CREATE_INST_PRIORITY_SECURITY_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_PRIORITY_SECURITY_FLAG_SHIFT)) & VPU_CMD_CREATE_INST_PRIORITY_SECURITY_FLAG_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_AVG_CTU_QP - CTU QP on average */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_AVG_CTU_QP_PIC_AVG_CTU_QP_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_AVG_CTU_QP_PIC_AVG_CTU_QP_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_AVG_CTU_QP_PIC_AVG_CTU_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_AVG_CTU_QP_PIC_AVG_CTU_QP_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_AVG_CTU_QP_PIC_AVG_CTU_QP_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_SRC_ADDR_U - Cb component source address */
/*! @{ */

#define VPU_CMD_ENC_PIC_SRC_ADDR_U_SRC_ADDR_U_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_PIC_SRC_ADDR_U_SRC_ADDR_U_SHIFT (0U)
#define VPU_CMD_ENC_PIC_SRC_ADDR_U_SRC_ADDR_U(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SRC_ADDR_U_SRC_ADDR_U_SHIFT)) & VPU_CMD_ENC_PIC_SRC_ADDR_U_SRC_ADDR_U_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_RC_FRAME_RATE - Frame rate for rate control */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_RC_FRAME_RATE_RC_FRAME_RATE_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_SET_PARAM_RC_FRAME_RATE_RC_FRAME_RATE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_RC_FRAME_RATE_RC_FRAME_RATE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RC_FRAME_RATE_RC_FRAME_RATE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RC_FRAME_RATE_RC_FRAME_RATE_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_NOTIFICATION - Sequence change flag */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_PROFILE_MASK (0x20U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_PROFILE_SHIFT (5U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_PROFILE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_PROFILE_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_PROFILE_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_CHROMA_FORMAT_CHANGE_MASK (0x8000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_CHROMA_FORMAT_CHANGE_SHIFT (15U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_CHROMA_FORMAT_CHANGE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_CHROMA_FORMAT_CHANGE_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_CHROMA_FORMAT_CHANGE_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_SIZE_MASK (0x10000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_SIZE_SHIFT (16U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_SIZE_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_SIZE_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_INTER_RES_CHANGE_MASK (0x20000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_INTER_RES_CHANGE_SHIFT (17U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_INTER_RES_CHANGE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_INTER_RES_CHANGE_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_INTER_RES_CHANGE_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_BITDEPTH_MASK (0x40000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_BITDEPTH_SHIFT (18U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_BITDEPTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_BITDEPTH_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_BITDEPTH_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_DPB_COUNT_MASK (0x80000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_DPB_COUNT_SHIFT (19U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_DPB_COUNT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_DPB_COUNT_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_NOTIFICATION_NOTI_FLAG_DPB_COUNT_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET1 - FBC chroma offset base of index1 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET1_FBC_CHROMA_OFFSET_BASE1_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET1_FBC_CHROMA_OFFSET_BASE1_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET1_FBC_CHROMA_OFFSET_BASE1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET1_FBC_CHROMA_OFFSET_BASE1_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET1_FBC_CHROMA_OFFSET_BASE1_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_D - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_D_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_D_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_D_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_D_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_D_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_D - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_D_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_D_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_D_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_D_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_D_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_BYTE - Byte size of encoded picture */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_BYTE_PIC_BYTE_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_BYTE_PIC_BYTE_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_BYTE_PIC_BYTE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_BYTE_PIC_BYTE_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_BYTE_PIC_BYTE_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_SRC_ADDR_V - Cr component source address */
/*! @{ */

#define VPU_CMD_ENC_PIC_SRC_ADDR_V_SRC_ADDR_V_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_PIC_SRC_ADDR_V_SRC_ADDR_V_SHIFT (0U)
#define VPU_CMD_ENC_PIC_SRC_ADDR_V_SRC_ADDR_V(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SRC_ADDR_V_SRC_ADDR_V_SHIFT)) & VPU_CMD_ENC_PIC_SRC_ADDR_V_SRC_ADDR_V_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_RC_TARGET_RATE - Target bitrate */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_RC_TARGET_RATE_RC_TARGET_RATE_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_SET_PARAM_RC_TARGET_RATE_RC_TARGET_RATE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_RC_TARGET_RATE_RC_TARGET_RATE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RC_TARGET_RATE_RC_TARGET_RATE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RC_TARGET_RATE_RC_TARGET_RATE_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_FB_OPT - Frame_buffer_full_option */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_FBC_REPLACE_IDX_MASK (0x3FU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_FBC_REPLACE_IDX_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_FBC_REPLACE_IDX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_FBC_REPLACE_IDX_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_FBC_REPLACE_IDX_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_COL_REPLACE_IDX_MASK (0xFC0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_COL_REPLACE_IDX_SHIFT (6U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_COL_REPLACE_IDX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_COL_REPLACE_IDX_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_COL_REPLACE_IDX_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_NEED_MORE_DISP_BUF_FLAG_MASK (0x1000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_NEED_MORE_DISP_BUF_FLAG_SHIFT (12U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_NEED_MORE_DISP_BUF_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_NEED_MORE_DISP_BUF_FLAG_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_NEED_MORE_DISP_BUF_FLAG_MASK)

#define VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_UPDATE_SEQ_INFO_MASK (0x2000U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_UPDATE_SEQ_INFO_SHIFT (13U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_UPDATE_SEQ_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_UPDATE_SEQ_INFO_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_FB_OPT_UPDATE_SEQ_INFO_MASK)
/*! @} */

/*! @name CMD_SET_DISP_DEC_PP_PVRIC_CTRL - PVRIC control resigster */
/*! @{ */

#define VPU_CMD_SET_DISP_DEC_PP_PVRIC_CTRL_PVRIC_REQ_FMT_MASK (0x7FU)
#define VPU_CMD_SET_DISP_DEC_PP_PVRIC_CTRL_PVRIC_REQ_FMT_SHIFT (0U)
#define VPU_CMD_SET_DISP_DEC_PP_PVRIC_CTRL_PVRIC_REQ_FMT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_PVRIC_CTRL_PVRIC_REQ_FMT_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_PVRIC_CTRL_PVRIC_REQ_FMT_MASK)

#define VPU_CMD_SET_DISP_DEC_PP_PVRIC_CTRL_PVRIC_REQ_LOSSY_MASK (0x200U)
#define VPU_CMD_SET_DISP_DEC_PP_PVRIC_CTRL_PVRIC_REQ_LOSSY_SHIFT (9U)
#define VPU_CMD_SET_DISP_DEC_PP_PVRIC_CTRL_PVRIC_REQ_LOSSY(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_PVRIC_CTRL_PVRIC_REQ_LOSSY_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_PVRIC_CTRL_PVRIC_REQ_LOSSY_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL1 - COL base of index1 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL1_COL_BASE1_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL1_COL_BASE1_SHIFT   (0U)
#define VPU_CMD_SET_FB_MV_COL1_COL_BASE1(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL1_COL_BASE1_SHIFT)) & VPU_CMD_SET_FB_MV_COL1_COL_BASE1_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_E - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_E_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_E_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_E_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_E_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_E_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_E - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_E_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_E_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_E_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_E_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_E_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_GOP_PIC_IDX - A picture index in GOP */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_GOP_PIC_IDX_GOP_PIC_IDX_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_GOP_PIC_IDX_GOP_PIC_IDX_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_GOP_PIC_IDX_GOP_PIC_IDX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_GOP_PIC_IDX_GOP_PIC_IDX_SHIFT)) & VPU_CMD_ENC_GET_RESULT_GOP_PIC_IDX_GOP_PIC_IDX_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_SRC_STRIDE - Stride of source picture */
/*! @{ */

#define VPU_CMD_ENC_PIC_SRC_STRIDE_SRC_C_STRIDE_MASK (0xFFFFU)
#define VPU_CMD_ENC_PIC_SRC_STRIDE_SRC_C_STRIDE_SHIFT (0U)
#define VPU_CMD_ENC_PIC_SRC_STRIDE_SRC_C_STRIDE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SRC_STRIDE_SRC_C_STRIDE_SHIFT)) & VPU_CMD_ENC_PIC_SRC_STRIDE_SRC_C_STRIDE_MASK)

#define VPU_CMD_ENC_PIC_SRC_STRIDE_SRC_Y_STRIDE_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_PIC_SRC_STRIDE_SRC_Y_STRIDE_SHIFT (16U)
#define VPU_CMD_ENC_PIC_SRC_STRIDE_SRC_Y_STRIDE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SRC_STRIDE_SRC_Y_STRIDE_SHIFT)) & VPU_CMD_ENC_PIC_SRC_STRIDE_SRC_Y_STRIDE_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_RC_PARAM - Rate control parameters */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_RC_PARAM_PIC_RC_MAX_DELTA_QP_MASK (0x1F80U)
#define VPU_CMD_ENC_SET_PARAM_RC_PARAM_PIC_RC_MAX_DELTA_QP_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_RC_PARAM_PIC_RC_MAX_DELTA_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RC_PARAM_PIC_RC_MAX_DELTA_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RC_PARAM_PIC_RC_MAX_DELTA_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_INITIAL_QP_MASK (0xFC000U)
#define VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_INITIAL_QP_SHIFT (14U)
#define VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_INITIAL_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_INITIAL_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_INITIAL_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_INITIAL_LEVEL_MASK (0xF00000U)
#define VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_INITIAL_LEVEL_SHIFT (20U)
#define VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_INITIAL_LEVEL(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_INITIAL_LEVEL_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_INITIAL_LEVEL_MASK)

#define VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_UPDATE_SPEED_MASK (0xFF000000U)
#define VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_UPDATE_SPEED_SHIFT (24U)
#define VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_UPDATE_SPEED(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_UPDATE_SPEED_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RC_PARAM_RC_UPDATE_SPEED_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_NUM - Number of valid release linear buffer address */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_NUM_DISP_PIC_RELEASE_IDC_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_NUM_DISP_PIC_RELEASE_IDC_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_NUM_DISP_PIC_RELEASE_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_NUM_DISP_PIC_RELEASE_IDC_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_NUM_DISP_PIC_RELEASE_IDC_MASK)
/*! @} */

/*! @name CMD_SET_DISP_DEC_PP_AFBC_COMMON - AFBC control paramter */
/*! @{ */

#define VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_FORMAT_IDX_MASK (0x3EU)
#define VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_FORMAT_IDX_SHIFT (1U)
#define VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_FORMAT_IDX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_FORMAT_IDX_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_FORMAT_IDX_MASK)

#define VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_AWHALF_SB_MASK (0x40U)
#define VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_AWHALF_SB_SHIFT (6U)
#define VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_AWHALF_SB(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_AWHALF_SB_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_AWHALF_SB_MASK)

#define VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_AWWIDE_SB_MASK (0x80U)
#define VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_AWWIDE_SB_SHIFT (7U)
#define VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_AWWIDE_SB(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_AWWIDE_SB_SHIFT)) & VPU_CMD_SET_DISP_DEC_PP_AFBC_COMMON_AFBC_AWWIDE_SB_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED1 - Sub sampled base of index1 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED1_SUB_SAMPLED_FB_BASE1_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED1_SUB_SAMPLED_FB_BASE1_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED1_SUB_SAMPLED_FB_BASE1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED1_SUB_SAMPLED_FB_BASE1_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED1_SUB_SAMPLED_FB_BASE1_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_F - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_F_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_F_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_F_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_F_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_F_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_F - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_F_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_F_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_F_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_F_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_F_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_CROP_TOP_BOTTOM - Display Crop Offset Top/Bottom */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_CROP_TOP_BOTTOM_DISPLAY_BOTTOM_OFFSET_MASK (0xFFFFU)
#define VPU_CMD_DEC_GET_RESULT_CROP_TOP_BOTTOM_DISPLAY_BOTTOM_OFFSET_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_CROP_TOP_BOTTOM_DISPLAY_BOTTOM_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_CROP_TOP_BOTTOM_DISPLAY_BOTTOM_OFFSET_SHIFT)) & VPU_CMD_DEC_GET_RESULT_CROP_TOP_BOTTOM_DISPLAY_BOTTOM_OFFSET_MASK)

#define VPU_CMD_DEC_GET_RESULT_CROP_TOP_BOTTOM_DISPLAY_TOP_OFFSET_MASK (0xFFFF0000U)
#define VPU_CMD_DEC_GET_RESULT_CROP_TOP_BOTTOM_DISPLAY_TOP_OFFSET_SHIFT (16U)
#define VPU_CMD_DEC_GET_RESULT_CROP_TOP_BOTTOM_DISPLAY_TOP_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_CROP_TOP_BOTTOM_DISPLAY_TOP_OFFSET_SHIFT)) & VPU_CMD_DEC_GET_RESULT_CROP_TOP_BOTTOM_DISPLAY_TOP_OFFSET_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_USED_SRC_IDX - Buffer index of source picture that is used for encoding */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_USED_SRC_IDX_USED_SRC_PIC_IDX_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_USED_SRC_IDX_USED_SRC_PIC_IDX_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_USED_SRC_IDX_USED_SRC_PIC_IDX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_USED_SRC_IDX_USED_SRC_PIC_IDX_SHIFT)) & VPU_CMD_ENC_GET_RESULT_USED_SRC_IDX_USED_SRC_PIC_IDX_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_SRC_FORMAT - Format of source picture */
/*! @{ */

#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_num_MASK (0x3U)
#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_num_SHIFT (0U)
#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_num(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_num_SHIFT)) & VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_num_MASK)

#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_cr_first_MASK (0x4U)
#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_cr_first_SHIFT (2U)
#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_cr_first(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_cr_first_SHIFT)) & VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_cr_first_MASK)

#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_special_flag_MASK (0x8U)
#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_special_flag_SHIFT (3U)
#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_special_flag(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_special_flag_SHIFT)) & VPU_CMD_ENC_PIC_SRC_FORMAT_src_plane_special_flag_MASK)

#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_10bit_MASK (0x10U)
#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_10bit_SHIFT (4U)
#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_10bit(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_10bit_SHIFT)) & VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_10bit_MASK)

#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_special_flag_MASK (0x20U)
#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_special_flag_SHIFT (5U)
#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_special_flag(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_special_flag_SHIFT)) & VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_special_flag_MASK)

#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_left_aligned_MASK (0x40U)
#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_left_aligned_SHIFT (6U)
#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_left_aligned(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_left_aligned_SHIFT)) & VPU_CMD_ENC_PIC_SRC_FORMAT_src_sample_left_aligned_MASK)

#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_endian_MASK (0xF000U)
#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_endian_SHIFT (12U)
#define VPU_CMD_ENC_PIC_SRC_FORMAT_src_endian(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SRC_FORMAT_src_endian_SHIFT)) & VPU_CMD_ENC_PIC_SRC_FORMAT_src_endian_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_HVS_PARAM - HVS parameters */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_HVS_PARAM_HVS_QP_SCALE_MASK (0xFU)
#define VPU_CMD_ENC_SET_PARAM_HVS_PARAM_HVS_QP_SCALE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_HVS_PARAM_HVS_QP_SCALE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_HVS_PARAM_HVS_QP_SCALE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_HVS_PARAM_HVS_QP_SCALE_MASK)

#define VPU_CMD_ENC_SET_PARAM_HVS_PARAM_HVS_MAX_DELTA_QP_MASK (0x3F000U)
#define VPU_CMD_ENC_SET_PARAM_HVS_PARAM_HVS_MAX_DELTA_QP_SHIFT (12U)
#define VPU_CMD_ENC_SET_PARAM_HVS_PARAM_HVS_MAX_DELTA_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_HVS_PARAM_HVS_MAX_DELTA_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_HVS_PARAM_HVS_MAX_DELTA_QP_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_0 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_0_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_0_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_0_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_0_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_0_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y2 - Luma base of index2 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y2_LUMA_BASE2_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y2_LUMA_BASE2_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_Y2_LUMA_BASE2(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y2_LUMA_BASE2_SHIFT)) & VPU_CMD_SET_FB_FBC_Y2_LUMA_BASE2_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_10 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_10_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_10_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_10_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_10_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_10_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_10 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_10_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_10_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_10_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_10_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_10_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_CROP_LEFT_RIGHT - Display Crop Offset Left/Right */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_CROP_LEFT_RIGHT_DISPLAY_RIGHT_OFFSET_MASK (0xFFFFU)
#define VPU_CMD_DEC_GET_RESULT_CROP_LEFT_RIGHT_DISPLAY_RIGHT_OFFSET_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_CROP_LEFT_RIGHT_DISPLAY_RIGHT_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_CROP_LEFT_RIGHT_DISPLAY_RIGHT_OFFSET_SHIFT)) & VPU_CMD_DEC_GET_RESULT_CROP_LEFT_RIGHT_DISPLAY_RIGHT_OFFSET_MASK)

#define VPU_CMD_DEC_GET_RESULT_CROP_LEFT_RIGHT_DISPLAY_LEFT_OFFSET_MASK (0xFFFF0000U)
#define VPU_CMD_DEC_GET_RESULT_CROP_LEFT_RIGHT_DISPLAY_LEFT_OFFSET_SHIFT (16U)
#define VPU_CMD_DEC_GET_RESULT_CROP_LEFT_RIGHT_DISPLAY_LEFT_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_CROP_LEFT_RIGHT_DISPLAY_LEFT_OFFSET_SHIFT)) & VPU_CMD_DEC_GET_RESULT_CROP_LEFT_RIGHT_DISPLAY_LEFT_OFFSET_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_NUM - Encoded picture number */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_NUM_PIC_NUM_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_NUM_PIC_NUM_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_NUM_PIC_NUM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_NUM_PIC_NUM_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_NUM_PIC_NUM_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_RC_MAX_BITRATE - RC_MAX_BITRATE */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_RC_MAX_BITRATE_RC_MAX_BITRATE_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_SET_PARAM_RC_MAX_BITRATE_RC_MAX_BITRATE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_RC_MAX_BITRATE_RC_MAX_BITRATE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RC_MAX_BITRATE_RC_MAX_BITRATE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RC_MAX_BITRATE_RC_MAX_BITRATE_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C2 - Cb base of index2 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C2_CB_BASE2_MASK      (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C2_CB_BASE2_SHIFT     (0U)
#define VPU_CMD_SET_FB_FBC_C2_CB_BASE2(x)        (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C2_CB_BASE2_SHIFT)) & VPU_CMD_SET_FB_FBC_C2_CB_BASE2_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_11 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_11_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_11_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_11_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_11_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_11_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_11 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_11_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_11_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_11_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_11_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_11_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_CREATE_INST_TEMP_BASE - Temporal buffer base address */
/*! @{ */

#define VPU_CMD_CREATE_INST_TEMP_BASE_TEMP_BUF_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_CREATE_INST_TEMP_BASE_TEMP_BUF_BASE_SHIFT (0U)
#define VPU_CMD_CREATE_INST_TEMP_BASE_TEMP_BUF_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_TEMP_BASE_TEMP_BUF_BASE_SHIFT)) & VPU_CMD_CREATE_INST_TEMP_BASE_TEMP_BUF_BASE_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_AU_START_POS - AU Bitstream Start Position */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_AU_START_POS_AU_START_POS_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_AU_START_POS_AU_START_POS_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_AU_START_POS_AU_START_POS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_AU_START_POS_AU_START_POS_SHIFT)) & VPU_CMD_DEC_GET_RESULT_AU_START_POS_AU_START_POS_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_VCL_NUT - Encoded NAL unit type of VCL */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_VCL_NUT_VCL_NUT_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_VCL_NUT_VCL_NUT_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_VCL_NUT_VCL_NUT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_VCL_NUT_VCL_NUT_SHIFT)) & VPU_CMD_ENC_GET_RESULT_VCL_NUT_VCL_NUT_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_SRC_AXI_SEL - Selection of source AXI port */
/*! @{ */

#define VPU_CMD_ENC_PIC_SRC_AXI_SEL_PRP_GDI_SEL_MASK (0x1U)
#define VPU_CMD_ENC_PIC_SRC_AXI_SEL_PRP_GDI_SEL_SHIFT (0U)
#define VPU_CMD_ENC_PIC_SRC_AXI_SEL_PRP_GDI_SEL(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SRC_AXI_SEL_PRP_GDI_SEL_SHIFT)) & VPU_CMD_ENC_PIC_SRC_AXI_SEL_PRP_GDI_SEL_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_RC_VBV_BUFFER_SIZE - RC_VBV_BUFFER_SIZE */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_RC_VBV_BUFFER_SIZE_RC_VBV_BUFFER_SIZE_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_SET_PARAM_RC_VBV_BUFFER_SIZE_RC_VBV_BUFFER_SIZE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_RC_VBV_BUFFER_SIZE_RC_VBV_BUFFER_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_RC_VBV_BUFFER_SIZE_RC_VBV_BUFFER_SIZE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_RC_VBV_BUFFER_SIZE_RC_VBV_BUFFER_SIZE_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_2 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_2_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_2_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_2_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_2_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_2_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET2 - FBC luma offset base of index2 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET2_FBC_LUMA_OFFSET_BASE2_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET2_FBC_LUMA_OFFSET_BASE2_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET2_FBC_LUMA_OFFSET_BASE2(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET2_FBC_LUMA_OFFSET_BASE2_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET2_FBC_LUMA_OFFSET_BASE2_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_12 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_12_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_12_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_12_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_12_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_12_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_12 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_12_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_12_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_12_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_12_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_12_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_CREATE_INST_TEMP_SIZE - Temporal buffer size */
/*! @{ */

#define VPU_CMD_CREATE_INST_TEMP_SIZE_TEMP_BUF_SIZE_MASK (0xFFFFFFFFU)
#define VPU_CMD_CREATE_INST_TEMP_SIZE_TEMP_BUF_SIZE_SHIFT (0U)
#define VPU_CMD_CREATE_INST_TEMP_SIZE_TEMP_BUF_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_TEMP_SIZE_TEMP_BUF_SIZE_SHIFT)) & VPU_CMD_CREATE_INST_TEMP_SIZE_TEMP_BUF_SIZE_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_AU_END_POS - AU Bitstream End Position */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_AU_END_POS_AU_END_POS_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_AU_END_POS_AU_END_POS_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_AU_END_POS_AU_END_POS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_AU_END_POS_AU_END_POS_SHIFT)) & VPU_CMD_DEC_GET_RESULT_AU_END_POS_AU_END_POS_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_PADD_BYTE - Encoded NAL padding byte num */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_PADD_BYTE_PADD_BYTE_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_PADD_BYTE_PADD_BYTE_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_PADD_BYTE_PADD_BYTE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_PADD_BYTE_PADD_BYTE_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_PADD_BYTE_PADD_BYTE_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_CODE_OPTION - NAL unit coding options */
/*! @{ */

#define VPU_CMD_ENC_PIC_CODE_OPTION_IMPLICITLY_HEADER_ENCODE_MASK (0x1U)
#define VPU_CMD_ENC_PIC_CODE_OPTION_IMPLICITLY_HEADER_ENCODE_SHIFT (0U)
#define VPU_CMD_ENC_PIC_CODE_OPTION_IMPLICITLY_HEADER_ENCODE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CODE_OPTION_IMPLICITLY_HEADER_ENCODE_SHIFT)) & VPU_CMD_ENC_PIC_CODE_OPTION_IMPLICITLY_HEADER_ENCODE_MASK)

#define VPU_CMD_ENC_PIC_CODE_OPTION_VCL_MASK     (0x2U)
#define VPU_CMD_ENC_PIC_CODE_OPTION_VCL_SHIFT    (1U)
#define VPU_CMD_ENC_PIC_CODE_OPTION_VCL(x)       (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CODE_OPTION_VCL_SHIFT)) & VPU_CMD_ENC_PIC_CODE_OPTION_VCL_MASK)

#define VPU_CMD_ENC_PIC_CODE_OPTION_VPS_MASK     (0x4U)
#define VPU_CMD_ENC_PIC_CODE_OPTION_VPS_SHIFT    (2U)
#define VPU_CMD_ENC_PIC_CODE_OPTION_VPS(x)       (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CODE_OPTION_VPS_SHIFT)) & VPU_CMD_ENC_PIC_CODE_OPTION_VPS_MASK)

#define VPU_CMD_ENC_PIC_CODE_OPTION_SPS_MASK     (0x8U)
#define VPU_CMD_ENC_PIC_CODE_OPTION_SPS_SHIFT    (3U)
#define VPU_CMD_ENC_PIC_CODE_OPTION_SPS(x)       (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CODE_OPTION_SPS_SHIFT)) & VPU_CMD_ENC_PIC_CODE_OPTION_SPS_MASK)

#define VPU_CMD_ENC_PIC_CODE_OPTION_PPS_MASK     (0x10U)
#define VPU_CMD_ENC_PIC_CODE_OPTION_PPS_SHIFT    (4U)
#define VPU_CMD_ENC_PIC_CODE_OPTION_PPS(x)       (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CODE_OPTION_PPS_SHIFT)) & VPU_CMD_ENC_PIC_CODE_OPTION_PPS_MASK)

#define VPU_CMD_ENC_PIC_CODE_OPTION_EOS_MASK     (0x40U)
#define VPU_CMD_ENC_PIC_CODE_OPTION_EOS_SHIFT    (6U)
#define VPU_CMD_ENC_PIC_CODE_OPTION_EOS(x)       (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CODE_OPTION_EOS_SHIFT)) & VPU_CMD_ENC_PIC_CODE_OPTION_EOS_MASK)

#define VPU_CMD_ENC_PIC_CODE_OPTION_EOB_MASK     (0x80U)
#define VPU_CMD_ENC_PIC_CODE_OPTION_EOB_SHIFT    (7U)
#define VPU_CMD_ENC_PIC_CODE_OPTION_EOB(x)       (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CODE_OPTION_EOB_SHIFT)) & VPU_CMD_ENC_PIC_CODE_OPTION_EOB_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP - Min/Max QP for Inter pictures */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_P_MIN_QP_MASK (0x3FU)
#define VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_P_MIN_QP_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_P_MIN_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_P_MIN_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_P_MIN_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_P_MAX_QP_MASK (0xFC0U)
#define VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_P_MAX_QP_SHIFT (6U)
#define VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_P_MAX_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_P_MAX_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_P_MAX_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_B_MIN_QP_MASK (0x3F000U)
#define VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_B_MIN_QP_SHIFT (12U)
#define VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_B_MIN_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_B_MIN_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_B_MIN_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_B_MAX_QP_MASK (0xFC0000U)
#define VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_B_MAX_QP_SHIFT (18U)
#define VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_B_MAX_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_B_MAX_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_INTER_MIN_MAX_QP_B_MAX_QP_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_3 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_3_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_3_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_3_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_3_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_3_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET2 - FBC chroma offset base of index2 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET2_FBC_CHROMA_OFFSET_BASE2_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET2_FBC_CHROMA_OFFSET_BASE2_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET2_FBC_CHROMA_OFFSET_BASE2(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET2_FBC_CHROMA_OFFSET_BASE2_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET2_FBC_CHROMA_OFFSET_BASE2_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_13 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_13_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_13_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_13_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_13_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_13_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_13 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_13_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_13_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_13_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_13_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_13_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_PIC_TYPE - Decoded picture type */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_PIC_TYPE_MASK (0x7U)
#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_PIC_TYPE_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_PIC_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_PIC_TYPE_PIC_TYPE_SHIFT)) & VPU_CMD_DEC_GET_RESULT_PIC_TYPE_PIC_TYPE_MASK)

#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_VCL_NAL_UNIT_TYPE_MASK (0x3F0U)
#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_VCL_NAL_UNIT_TYPE_SHIFT (4U)
#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_VCL_NAL_UNIT_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_PIC_TYPE_VCL_NAL_UNIT_TYPE_SHIFT)) & VPU_CMD_DEC_GET_RESULT_PIC_TYPE_VCL_NAL_UNIT_TYPE_MASK)

#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_CTU_SIZE_MASK (0xC00U)
#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_CTU_SIZE_SHIFT (10U)
#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_CTU_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_PIC_TYPE_CTU_SIZE_SHIFT)) & VPU_CMD_DEC_GET_RESULT_PIC_TYPE_CTU_SIZE_MASK)

#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_REF_PIC_FLAG_MASK (0x40000000U)
#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_REF_PIC_FLAG_SHIFT (30U)
#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_REF_PIC_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_PIC_TYPE_REF_PIC_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_PIC_TYPE_REF_PIC_FLAG_MASK)

#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_OUTPUT_FLAG_MASK (0x80000000U)
#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_OUTPUT_FLAG_SHIFT (31U)
#define VPU_CMD_DEC_GET_RESULT_PIC_TYPE_OUTPUT_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_PIC_TYPE_OUTPUT_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_PIC_TYPE_OUTPUT_FLAG_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_DIST_LOW - Low 32bit SSD */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_DIST_LOW_DIST_YUV_LOW_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_DIST_LOW_DIST_YUV_LOW_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_DIST_LOW_DIST_YUV_LOW(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_DIST_LOW_DIST_YUV_LOW_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_DIST_LOW_DIST_YUV_LOW_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_PIC_PARAM - HEVC encoder picture level parameter */
/*! @{ */

#define VPU_CMD_ENC_PIC_PIC_PARAM_PIC_SKIP_FLAG_MASK (0x1U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_PIC_SKIP_FLAG_SHIFT (0U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_PIC_SKIP_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PIC_PARAM_PIC_SKIP_FLAG_SHIFT)) & VPU_CMD_ENC_PIC_PIC_PARAM_PIC_SKIP_FLAG_MASK)

#define VPU_CMD_ENC_PIC_PIC_PARAM_USE_FORCE_PIC_QP_MASK (0x2U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_USE_FORCE_PIC_QP_SHIFT (1U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_USE_FORCE_PIC_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PIC_PARAM_USE_FORCE_PIC_QP_SHIFT)) & VPU_CMD_ENC_PIC_PIC_PARAM_USE_FORCE_PIC_QP_MASK)

#define VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_I_MASK (0xFCU)
#define VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_I_SHIFT (2U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_I(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_I_SHIFT)) & VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_I_MASK)

#define VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_P_MASK (0x3F00U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_P_SHIFT (8U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_P(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_P_SHIFT)) & VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_P_MASK)

#define VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_B_MASK (0xFC000U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_B_SHIFT (14U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_B(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_B_SHIFT)) & VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_QP_B_MASK)

#define VPU_CMD_ENC_PIC_PIC_PARAM_USE_FORCE_PIC_TYPE_MASK (0x100000U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_USE_FORCE_PIC_TYPE_SHIFT (20U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_USE_FORCE_PIC_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PIC_PARAM_USE_FORCE_PIC_TYPE_SHIFT)) & VPU_CMD_ENC_PIC_PIC_PARAM_USE_FORCE_PIC_TYPE_MASK)

#define VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_TYPE_MASK (0xE00000U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_TYPE_SHIFT (21U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_TYPE_SHIFT)) & VPU_CMD_ENC_PIC_PIC_PARAM_FORCE_PIC_TYPE_MASK)

#define VPU_CMD_ENC_PIC_PIC_PARAM_INTRA_4X4_MASK (0x30000000U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_INTRA_4X4_SHIFT (28U)
#define VPU_CMD_ENC_PIC_PIC_PARAM_INTRA_4X4(x)   (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PIC_PARAM_INTRA_4X4_SHIFT)) & VPU_CMD_ENC_PIC_PIC_PARAM_INTRA_4X4_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_ROT_PARAM - Rotation and mirror mode */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_ROT_PARAM_ROTATE_ENABLE_MASK (0x1U)
#define VPU_CMD_ENC_SET_PARAM_ROT_PARAM_ROTATE_ENABLE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_ROT_PARAM_ROTATE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ROT_PARAM_ROTATE_ENABLE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ROT_PARAM_ROTATE_ENABLE_MASK)

#define VPU_CMD_ENC_SET_PARAM_ROT_PARAM_ROTATE_MODE_MASK (0x1EU)
#define VPU_CMD_ENC_SET_PARAM_ROT_PARAM_ROTATE_MODE_SHIFT (1U)
#define VPU_CMD_ENC_SET_PARAM_ROT_PARAM_ROTATE_MODE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_ROT_PARAM_ROTATE_MODE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_ROT_PARAM_ROTATE_MODE_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_4 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_4_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_4_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_4_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_4_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_4_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL2 - COL base of index2 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL2_COL_BASE2_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL2_COL_BASE2_SHIFT   (0U)
#define VPU_CMD_SET_FB_MV_COL2_COL_BASE2(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL2_COL_BASE2_SHIFT)) & VPU_CMD_SET_FB_MV_COL2_COL_BASE2_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_14 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_14_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_14_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_14_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_14_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_14_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_14 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_14_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_14_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_14_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_14_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_14_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_PIC_POC - Picture Order Count */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_PIC_POC_PIC_ORDER_COUNT_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_PIC_POC_PIC_ORDER_COUNT_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_PIC_POC_PIC_ORDER_COUNT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_PIC_POC_PIC_ORDER_COUNT_SHIFT)) & VPU_CMD_DEC_GET_RESULT_PIC_POC_PIC_ORDER_COUNT_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_DIST_HIGH - High 32bit SSD */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_DIST_HIGH_DIST_YUV_HIGH_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_DIST_HIGH_DIST_YUV_HIGH_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_DIST_HIGH_DIST_YUV_HIGH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_DIST_HIGH_DIST_YUV_HIGH_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_DIST_HIGH_DIST_YUV_HIGH_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_LONGTERM_PIC - Longterm picture setting */
/*! @{ */

#define VPU_CMD_ENC_PIC_LONGTERM_PIC_USE_SRC_LONGTERM_PIC_MASK (0x1U)
#define VPU_CMD_ENC_PIC_LONGTERM_PIC_USE_SRC_LONGTERM_PIC_SHIFT (0U)
#define VPU_CMD_ENC_PIC_LONGTERM_PIC_USE_SRC_LONGTERM_PIC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_LONGTERM_PIC_USE_SRC_LONGTERM_PIC_SHIFT)) & VPU_CMD_ENC_PIC_LONGTERM_PIC_USE_SRC_LONGTERM_PIC_MASK)

#define VPU_CMD_ENC_PIC_LONGTERM_PIC_cmd_enc_longterm_pic_MASK (0x2U)
#define VPU_CMD_ENC_PIC_LONGTERM_PIC_cmd_enc_longterm_pic_SHIFT (1U)
#define VPU_CMD_ENC_PIC_LONGTERM_PIC_cmd_enc_longterm_pic(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_LONGTERM_PIC_cmd_enc_longterm_pic_SHIFT)) & VPU_CMD_ENC_PIC_LONGTERM_PIC_cmd_enc_longterm_pic_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_NUM_UNITS_IN_TICK - NUM_UNITS_IN_TICK */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_NUM_UNITS_IN_TICK_NUM_UNITS_IN_TICK_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_SET_PARAM_NUM_UNITS_IN_TICK_NUM_UNITS_IN_TICK_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_NUM_UNITS_IN_TICK_NUM_UNITS_IN_TICK(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_NUM_UNITS_IN_TICK_NUM_UNITS_IN_TICK_SHIFT)) & VPU_CMD_ENC_SET_PARAM_NUM_UNITS_IN_TICK_NUM_UNITS_IN_TICK_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_5 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_5_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_5_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_5_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_5_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_5_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED2 - Sub sampled base of index2 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED2_SUB_SAMPLED_FB_BASE2_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED2_SUB_SAMPLED_FB_BASE2_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED2_SUB_SAMPLED_FB_BASE2(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED2_SUB_SAMPLED_FB_BASE2_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED2_SUB_SAMPLED_FB_BASE2_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_15 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_15_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_15_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_15_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_15_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_15_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_15 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_15_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_15_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_15_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_15_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_15_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_CREATE_INST_AR_TABLE_BASE - AdaptiveRound Table base address */
/*! @{ */

#define VPU_CMD_CREATE_INST_AR_TABLE_BASE_AR_TABLE_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_CREATE_INST_AR_TABLE_BASE_AR_TABLE_BASE_SHIFT (0U)
#define VPU_CMD_CREATE_INST_AR_TABLE_BASE_AR_TABLE_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_AR_TABLE_BASE_AR_TABLE_BASE_SHIFT)) & VPU_CMD_CREATE_INST_AR_TABLE_BASE_AR_TABLE_BASE_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_RECOVERY_POINT - Recovery point */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_SIGNED_RECOVERY_POC_CNT_MASK (0xFFFFU)
#define VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_SIGNED_RECOVERY_POC_CNT_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_SIGNED_RECOVERY_POC_CNT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_SIGNED_RECOVERY_POC_CNT_SHIFT)) & VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_SIGNED_RECOVERY_POC_CNT_MASK)

#define VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_EXACT_MATCH_FLAG_MASK (0x10000U)
#define VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_EXACT_MATCH_FLAG_SHIFT (16U)
#define VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_EXACT_MATCH_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_EXACT_MATCH_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_EXACT_MATCH_FLAG_MASK)

#define VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_BROKEN_LINK_FLAG_MASK (0x20000U)
#define VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_BROKEN_LINK_FLAG_SHIFT (17U)
#define VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_BROKEN_LINK_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_BROKEN_LINK_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_BROKEN_LINK_FLAG_MASK)

#define VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_EXIST_FLAG_MASK (0x40000U)
#define VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_EXIST_FLAG_SHIFT (18U)
#define VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_EXIST_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_EXIST_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_RECOVERY_POINT_EXIST_FLAG_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_MAX_LATENCY_PICTURES - The number of latency picture */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_MAX_LATENCY_PICTURES_MAX_LATENCY_PIC_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_MAX_LATENCY_PICTURES_MAX_LATENCY_PIC_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_MAX_LATENCY_PICTURES_MAX_LATENCY_PIC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_MAX_LATENCY_PICTURES_MAX_LATENCY_PIC_SHIFT)) & VPU_CMD_ENC_GET_RESULT_MAX_LATENCY_PICTURES_MAX_LATENCY_PIC_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_PREFIX_SEI_NAL_ADDR - Address of prefix SEI nal data */
/*! @{ */

#define VPU_CMD_ENC_PIC_PREFIX_SEI_NAL_ADDR_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_PIC_PREFIX_SEI_NAL_ADDR_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_CMD_ENC_PIC_PREFIX_SEI_NAL_ADDR_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PREFIX_SEI_NAL_ADDR_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_CMD_ENC_PIC_PREFIX_SEI_NAL_ADDR_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_TIME_SCALE - TIME_SCALE */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_TIME_SCALE_TIME_SCALE_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_SET_PARAM_TIME_SCALE_TIME_SCALE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_TIME_SCALE_TIME_SCALE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TIME_SCALE_TIME_SCALE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TIME_SCALE_TIME_SCALE_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_6 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_6_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_6_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_6_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_6_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_6_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y3 - Luma base of index3 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y3_LUMA_BASE3_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y3_LUMA_BASE3_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_Y3_LUMA_BASE3(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y3_LUMA_BASE3_SHIFT)) & VPU_CMD_SET_FB_FBC_Y3_LUMA_BASE3_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_16 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_16_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_16_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_16_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_16_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_16_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_16 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_16_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_16_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_16_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_16_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_16_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DEBUG_INDEX - FBC and BWB frame buffer index for internal use */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_BWB_FB_INDEX_MASK (0xFFU)
#define VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_BWB_FB_INDEX_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_BWB_FB_INDEX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_BWB_FB_INDEX_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_BWB_FB_INDEX_MASK)

#define VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_FBC_FB_INDEX_MASK (0xFF00U)
#define VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_FBC_FB_INDEX_SHIFT (8U)
#define VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_FBC_FB_INDEX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_FBC_FB_INDEX_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_FBC_FB_INDEX_MASK)

#define VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_AV1_INTRA_BC_FLAG_MASK (0x10000U)
#define VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_AV1_INTRA_BC_FLAG_SHIFT (16U)
#define VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_AV1_INTRA_BC_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_AV1_INTRA_BC_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DEBUG_INDEX_DEC_AV1_INTRA_BC_FLAG_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_PREFIX_SEI_INFO - Information of prefix SEI nal data */
/*! @{ */

#define VPU_CMD_ENC_PIC_PREFIX_SEI_INFO_NAL_ENABLE_MASK (0x1U)
#define VPU_CMD_ENC_PIC_PREFIX_SEI_INFO_NAL_ENABLE_SHIFT (0U)
#define VPU_CMD_ENC_PIC_PREFIX_SEI_INFO_NAL_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PREFIX_SEI_INFO_NAL_ENABLE_SHIFT)) & VPU_CMD_ENC_PIC_PREFIX_SEI_INFO_NAL_ENABLE_MASK)

#define VPU_CMD_ENC_PIC_PREFIX_SEI_INFO_NAL_SIZE_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_PIC_PREFIX_SEI_INFO_NAL_SIZE_SHIFT (16U)
#define VPU_CMD_ENC_PIC_PREFIX_SEI_INFO_NAL_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PREFIX_SEI_INFO_NAL_SIZE_SHIFT)) & VPU_CMD_ENC_PIC_PREFIX_SEI_INFO_NAL_SIZE_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_NUM_TICKS_POC_DIFF_ONE - NUM_TICKS_POC_DIFF_ONE */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_NUM_TICKS_POC_DIFF_ONE_NUM_TICKS_POC_DIFF_ONE_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_SET_PARAM_NUM_TICKS_POC_DIFF_ONE_NUM_TICKS_POC_DIFF_ONE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_NUM_TICKS_POC_DIFF_ONE_NUM_TICKS_POC_DIFF_ONE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_NUM_TICKS_POC_DIFF_ONE_NUM_TICKS_POC_DIFF_ONE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_NUM_TICKS_POC_DIFF_ONE_NUM_TICKS_POC_DIFF_ONE_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_7 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_7_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_7_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_7_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_7_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_7_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C3 - Cb base of index3 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C3_CB_BASE3_MASK      (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C3_CB_BASE3_SHIFT     (0U)
#define VPU_CMD_SET_FB_FBC_C3_CB_BASE3(x)        (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C3_CB_BASE3_SHIFT)) & VPU_CMD_SET_FB_FBC_C3_CB_BASE3_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_17 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_17_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_17_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_17_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_17_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_17_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_17 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_17_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_17_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_17_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_17_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_17_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DECODED_ADDRESS - Decoded picture address */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DECODED_ADDRESS_DEC_PIC_ADDRESS_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DECODED_ADDRESS_DEC_PIC_ADDRESS_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DECODED_ADDRESS_DEC_PIC_ADDRESS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DECODED_ADDRESS_DEC_PIC_ADDRESS_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DECODED_ADDRESS_DEC_PIC_ADDRESS_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_HISTO_CNT_0 - MV histogram count */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_0_HISTO_CNT_0_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_0_HISTO_CNT_0_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_0_HISTO_CNT_0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_HISTO_CNT_0_HISTO_CNT_0_SHIFT)) & VPU_CMD_ENC_GET_RESULT_HISTO_CNT_0_HISTO_CNT_0_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_SUFFIX_SEI_NAL_ADDR - Address of suffix SEI nal data */
/*! @{ */

#define VPU_CMD_ENC_PIC_SUFFIX_SEI_NAL_ADDR_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_PIC_SUFFIX_SEI_NAL_ADDR_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_CMD_ENC_PIC_SUFFIX_SEI_NAL_ADDR_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SUFFIX_SEI_NAL_ADDR_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_CMD_ENC_PIC_SUFFIX_SEI_NAL_ADDR_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_8 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_8_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_8_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_8_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_8_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_8_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET3 - FBC luma offset base of index3 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET3_FBC_LUMA_OFFSET_BASE3_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET3_FBC_LUMA_OFFSET_BASE3_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET3_FBC_LUMA_OFFSET_BASE3(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET3_FBC_LUMA_OFFSET_BASE3_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET3_FBC_LUMA_OFFSET_BASE3_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_18 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_18_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_18_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_18_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_18_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_18_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_18 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_18_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_18_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_18_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_18_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_18_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_CREATE_INST_SEC_AXI_BASE_CORE0 - Secondary AXI base address for core 0 */
/*! @{ */

#define VPU_CMD_CREATE_INST_SEC_AXI_BASE_CORE0_SEC_AXI_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_CREATE_INST_SEC_AXI_BASE_CORE0_SEC_AXI_BASE_SHIFT (0U)
#define VPU_CMD_CREATE_INST_SEC_AXI_BASE_CORE0_SEC_AXI_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_SEC_AXI_BASE_CORE0_SEC_AXI_BASE_SHIFT)) & VPU_CMD_CREATE_INST_SEC_AXI_BASE_CORE0_SEC_AXI_BASE_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISPLAY_ADDR - Display picture address of DPB */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISPLAY_ADDR_DISPLAY_PIC_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISPLAY_ADDR_DISPLAY_PIC_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISPLAY_ADDR_DISPLAY_PIC_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISPLAY_ADDR_DISPLAY_PIC_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISPLAY_ADDR_DISPLAY_PIC_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_HISTO_CNT_1 - MV histogram count */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_1_HISTO_CNT_1_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_1_HISTO_CNT_1_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_1_HISTO_CNT_1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_HISTO_CNT_1_HISTO_CNT_1_SHIFT)) & VPU_CMD_ENC_GET_RESULT_HISTO_CNT_1_HISTO_CNT_1_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_SUFFIX_SEI_INFO - Information of suffix SEI nal data */
/*! @{ */

#define VPU_CMD_ENC_PIC_SUFFIX_SEI_INFO_NAL_ENABLE_MASK (0x1U)
#define VPU_CMD_ENC_PIC_SUFFIX_SEI_INFO_NAL_ENABLE_SHIFT (0U)
#define VPU_CMD_ENC_PIC_SUFFIX_SEI_INFO_NAL_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SUFFIX_SEI_INFO_NAL_ENABLE_SHIFT)) & VPU_CMD_ENC_PIC_SUFFIX_SEI_INFO_NAL_ENABLE_MASK)

#define VPU_CMD_ENC_PIC_SUFFIX_SEI_INFO_NAL_SIZE_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_PIC_SUFFIX_SEI_INFO_NAL_SIZE_SHIFT (16U)
#define VPU_CMD_ENC_PIC_SUFFIX_SEI_INFO_NAL_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_SUFFIX_SEI_INFO_NAL_SIZE_SHIFT)) & VPU_CMD_ENC_PIC_SUFFIX_SEI_INFO_NAL_SIZE_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_9 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_9_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_9_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_9_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_9_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_9_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET3 - FBC chroma offset base of index3 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET3_FBC_CHROMA_OFFSET_BASE3_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET3_FBC_CHROMA_OFFSET_BASE3_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET3_FBC_CHROMA_OFFSET_BASE3(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET3_FBC_CHROMA_OFFSET_BASE3_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET3_FBC_CHROMA_OFFSET_BASE3_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_19 - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_19_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_19_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_19_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_19_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_19_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_19 - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_19_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_19_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_19_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_19_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_19_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_CREATE_INST_SEC_AXI_SIZE_CORE0 - Seconary AXI memory size core 0 */
/*! @{ */

#define VPU_CMD_CREATE_INST_SEC_AXI_SIZE_CORE0_SEC_AXI_MEM_SIZE_MASK (0xFFFFFFFFU)
#define VPU_CMD_CREATE_INST_SEC_AXI_SIZE_CORE0_SEC_AXI_MEM_SIZE_SHIFT (0U)
#define VPU_CMD_CREATE_INST_SEC_AXI_SIZE_CORE0_SEC_AXI_MEM_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_SEC_AXI_SIZE_CORE0_SEC_AXI_MEM_SIZE_SHIFT)) & VPU_CMD_CREATE_INST_SEC_AXI_SIZE_CORE0_SEC_AXI_MEM_SIZE_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_HISTO_CNT_2 - MV histogram count */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_2_HISTO_CNT_2_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_2_HISTO_CNT_2_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_2_HISTO_CNT_2(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_HISTO_CNT_2_HISTO_CNT_2_SHIFT)) & VPU_CMD_ENC_GET_RESULT_HISTO_CNT_2_HISTO_CNT_2_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_A - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_A_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_A_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_A_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_A_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_A_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL3 - info base of index3 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL3_COL_BASE3_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL3_COL_BASE3_SHIFT   (0U)
#define VPU_CMD_SET_FB_MV_COL3_COL_BASE3(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL3_COL_BASE3_SHIFT)) & VPU_CMD_SET_FB_MV_COL3_COL_BASE3_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_1A - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1A_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1A_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1A_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_1A_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_1A_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1A - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1A_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1A_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1A_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1A_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1A_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_CREATE_INST_SEC_AXI_BASE_CORE1 - Secondary AXI base address for core 1 */
/*! @{ */

#define VPU_CMD_CREATE_INST_SEC_AXI_BASE_CORE1_SEC_AXI_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_CREATE_INST_SEC_AXI_BASE_CORE1_SEC_AXI_BASE_SHIFT (0U)
#define VPU_CMD_CREATE_INST_SEC_AXI_BASE_CORE1_SEC_AXI_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_SEC_AXI_BASE_CORE1_SEC_AXI_BASE_SHIFT)) & VPU_CMD_CREATE_INST_SEC_AXI_BASE_CORE1_SEC_AXI_BASE_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_IDC - Display flag */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_IDC_DISPLAY_FLAG_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_IDC_DISPLAY_FLAG_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_IDC_DISPLAY_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_IDC_DISPLAY_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_IDC_DISPLAY_FLAG_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_HISTO_CNT_3 - MV histogram count */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_3_HISTO_CNT_3_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_3_HISTO_CNT_3_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_3_HISTO_CNT_3(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_HISTO_CNT_3_HISTO_CNT_3_SHIFT)) & VPU_CMD_ENC_GET_RESULT_HISTO_CNT_3_HISTO_CNT_3_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_BG_PARAM - Background encoding parameter */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_BG_PARAM_EN_BG_DETECT_MASK (0x1U)
#define VPU_CMD_ENC_SET_PARAM_BG_PARAM_EN_BG_DETECT_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_BG_PARAM_EN_BG_DETECT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_BG_PARAM_EN_BG_DETECT_SHIFT)) & VPU_CMD_ENC_SET_PARAM_BG_PARAM_EN_BG_DETECT_MASK)

#define VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_TH_MAX_DIFF_MASK (0x3FEU)
#define VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_TH_MAX_DIFF_SHIFT (1U)
#define VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_TH_MAX_DIFF(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_TH_MAX_DIFF_SHIFT)) & VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_TH_MAX_DIFF_MASK)

#define VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_TH_MEAN_DIFF_MASK (0x3FC00U)
#define VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_TH_MEAN_DIFF_SHIFT (10U)
#define VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_TH_MEAN_DIFF(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_TH_MEAN_DIFF_SHIFT)) & VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_TH_MEAN_DIFF_MASK)

#define VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_DELTA_QP_MASK (0x3F000000U)
#define VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_DELTA_QP_SHIFT (24U)
#define VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_DELTA_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_DELTA_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_BG_PARAM_BG_DELTA_QP_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_B - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_B_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_B_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_B_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_B_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_B_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED3 - Sub sampled base of index3 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED3_SUB_SAMPLED_FB_BASE3_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED3_SUB_SAMPLED_FB_BASE3_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED3_SUB_SAMPLED_FB_BASE3(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED3_SUB_SAMPLED_FB_BASE3_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED3_SUB_SAMPLED_FB_BASE3_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_1B - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1B_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1B_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1B_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_1B_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_1B_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1B - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1B_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1B_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1B_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1B_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1B_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_CREATE_INST_SEC_AXI_SIZE_CORE1 - Seconary AXI memory size core 1 */
/*! @{ */

#define VPU_CMD_CREATE_INST_SEC_AXI_SIZE_CORE1_SEC_AXI_MEM_SIZE_MASK (0xFFFFFFFFU)
#define VPU_CMD_CREATE_INST_SEC_AXI_SIZE_CORE1_SEC_AXI_MEM_SIZE_SHIFT (0U)
#define VPU_CMD_CREATE_INST_SEC_AXI_SIZE_CORE1_SEC_AXI_MEM_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CREATE_INST_SEC_AXI_SIZE_CORE1_SEC_AXI_MEM_SIZE_SHIFT)) & VPU_CMD_CREATE_INST_SEC_AXI_SIZE_CORE1_SEC_AXI_MEM_SIZE_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_NUM_ERR_CTB - Number of error CTU */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_NUM_ERR_CTB_ERROR_CTU_NUMBER_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_NUM_ERR_CTB_ERROR_CTU_NUMBER_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_NUM_ERR_CTB_ERROR_CTU_NUMBER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_NUM_ERR_CTB_ERROR_CTU_NUMBER_SHIFT)) & VPU_CMD_DEC_GET_RESULT_NUM_ERR_CTB_ERROR_CTU_NUMBER_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_HISTO_CNT_4 - MV histogram count */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_4_HISTO_CNT_4_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_4_HISTO_CNT_4_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_HISTO_CNT_4_HISTO_CNT_4(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_HISTO_CNT_4_HISTO_CNT_4_SHIFT)) & VPU_CMD_ENC_GET_RESULT_HISTO_CNT_4_HISTO_CNT_4_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_NON_VCL_PARAM - CMD_ENC_SET_PARAM_SEQ_NON_VCL */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_AUD_MASK (0x1U)
#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_AUD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_AUD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_AUD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_AUD_MASK)

#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_VUI_RBSP_MASK (0x2U)
#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_VUI_RBSP_SHIFT (1U)
#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_VUI_RBSP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_VUI_RBSP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_VUI_RBSP_MASK)

#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_HRD_RBSP_MASK (0x4U)
#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_HRD_RBSP_SHIFT (2U)
#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_HRD_RBSP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_HRD_RBSP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_ENCODE_HRD_RBSP_MASK)

#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_VUI_RBSP_SIZE_MASK (0x3FFF0U)
#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_VUI_RBSP_SIZE_SHIFT (4U)
#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_VUI_RBSP_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_VUI_RBSP_SIZE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_VUI_RBSP_SIZE_MASK)

#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_HRD_RBSP_SIZE_MASK (0xFFFC0000U)
#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_HRD_RBSP_SIZE_SHIFT (18U)
#define VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_HRD_RBSP_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_HRD_RBSP_SIZE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_NON_VCL_PARAM_HRD_RBSP_SIZE_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_C - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_C_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_C_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_C_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_C_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_C_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y4 - Luma base of index4 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y4_LUMA_BASE4_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y4_LUMA_BASE4_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_Y4_LUMA_BASE4(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y4_LUMA_BASE4_SHIFT)) & VPU_CMD_SET_FB_FBC_Y4_LUMA_BASE4_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_1C - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1C_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1C_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1C_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_1C_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_1C_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1C - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1C_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1C_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1C_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1C_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1C_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_NUM_TILE_COL - Number of tile columns */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_NUM_TILE_COL_NUMBER_OF_TILE_COLUMNS_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_NUM_TILE_COL_NUMBER_OF_TILE_COLUMNS_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_NUM_TILE_COL_NUMBER_OF_TILE_COLUMNS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_NUM_TILE_COL_NUMBER_OF_TILE_COLUMNS_SHIFT)) & VPU_CMD_ENC_GET_RESULT_NUM_TILE_COL_NUMBER_OF_TILE_COLUMNS_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_CSC_COEFF_0 - Control register of CSC */
/*! @{ */

#define VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_BY_MASK (0x3FFU)
#define VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_BY_SHIFT (0U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_BY(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_BY_SHIFT)) & VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_BY_MASK)

#define VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_GY_MASK (0xFFC00U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_GY_SHIFT (10U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_GY(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_GY_SHIFT)) & VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_GY_MASK)

#define VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_RY_MASK (0x3FF00000U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_RY_SHIFT (20U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_RY(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_RY_SHIFT)) & VPU_CMD_ENC_PIC_CSC_COEFF_0_CSC_Coeff_RY_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_VUI_RBSP_ADDR - VUI RBSP buffer address */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_VUI_RBSP_ADDR_VUI_RBSP_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_SET_PARAM_VUI_RBSP_ADDR_VUI_RBSP_ADDR_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_VUI_RBSP_ADDR_VUI_RBSP_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_VUI_RBSP_ADDR_VUI_RBSP_ADDR_SHIFT)) & VPU_CMD_ENC_SET_PARAM_VUI_RBSP_ADDR_VUI_RBSP_ADDR_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_D - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_D_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_D_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_D_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_D_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_D_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C4 - Cb base of index4 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C4_CB_BASE4_MASK      (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C4_CB_BASE4_SHIFT     (0U)
#define VPU_CMD_SET_FB_FBC_C4_CB_BASE4(x)        (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C4_CB_BASE4_SHIFT)) & VPU_CMD_SET_FB_FBC_C4_CB_BASE4_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_1D - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1D_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1D_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1D_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_1D_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_1D_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1D - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1D_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1D_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1D_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1D_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1D_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_NUM_TILE_ROW - Number of tile rows */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_NUM_TILE_ROW_NUMBER_OF_TILE_ROWS_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_NUM_TILE_ROW_NUMBER_OF_TILE_ROWS_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_NUM_TILE_ROW_NUMBER_OF_TILE_ROWS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_NUM_TILE_ROW_NUMBER_OF_TILE_ROWS_SHIFT)) & VPU_CMD_ENC_GET_RESULT_NUM_TILE_ROW_NUMBER_OF_TILE_ROWS_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_CSC_COEFF_1 - Control register of CSC */
/*! @{ */

#define VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_BCB_MASK (0x3FFU)
#define VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_BCB_SHIFT (0U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_BCB(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_BCB_SHIFT)) & VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_BCB_MASK)

#define VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_GCB_MASK (0xFFC00U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_GCB_SHIFT (10U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_GCB(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_GCB_SHIFT)) & VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_GCB_MASK)

#define VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_RCB_MASK (0x3FF00000U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_RCB_SHIFT (20U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_RCB(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_RCB_SHIFT)) & VPU_CMD_ENC_PIC_CSC_COEFF_1_CSC_Coeff_RCB_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_HRD_RBSP_ADDR - HRD RBSP buffer address */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_HRD_RBSP_ADDR_HRD_RBSP_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_SET_PARAM_HRD_RBSP_ADDR_HRD_RBSP_ADDR_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_HRD_RBSP_ADDR_HRD_RBSP_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_HRD_RBSP_ADDR_HRD_RBSP_ADDR_SHIFT)) & VPU_CMD_ENC_SET_PARAM_HRD_RBSP_ADDR_HRD_RBSP_ADDR_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_E - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_E_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_E_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_E_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_E_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_E_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET4 - FBC luma offset base of index4 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET4_FBC_LUMA_OFFSET_BASE4_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET4_FBC_LUMA_OFFSET_BASE4_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET4_FBC_LUMA_OFFSET_BASE4(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET4_FBC_LUMA_OFFSET_BASE4_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET4_FBC_LUMA_OFFSET_BASE4_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_1E - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1E_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1E_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1E_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_1E_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_1E_RD_PTR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1E - Display picture address for release */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1E_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1E_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1E_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1E_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_RELEASE_DISP_ADDR_1E_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_WIDTH - Encoded picture width */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_WIDTH_ENCODED_PICTURE_WIDTH_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_WIDTH_ENCODED_PICTURE_WIDTH_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_WIDTH_ENCODED_PICTURE_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_WIDTH_ENCODED_PICTURE_WIDTH_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_WIDTH_ENCODED_PICTURE_WIDTH_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_CSC_COEFF_2 - Control register of CSC */
/*! @{ */

#define VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_BCR_MASK (0x3FFU)
#define VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_BCR_SHIFT (0U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_BCR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_BCR_SHIFT)) & VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_BCR_MASK)

#define VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_GCR_MASK (0xFFC00U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_GCR_SHIFT (10U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_GCR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_GCR_SHIFT)) & VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_GCR_MASK)

#define VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_RCR_MASK (0x3FF00000U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_RCR_SHIFT (20U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_RCR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_RCR_SHIFT)) & VPU_CMD_ENC_PIC_CSC_COEFF_2_CSC_Coeff_RCR_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_F - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_F_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_F_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_F_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_F_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_F_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET4 - FBC chroma offset base of index4 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET4_FBC_CHROMA_OFFSET_BASE4_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET4_FBC_CHROMA_OFFSET_BASE4_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET4_FBC_CHROMA_OFFSET_BASE4(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET4_FBC_CHROMA_OFFSET_BASE4_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET4_FBC_CHROMA_OFFSET_BASE4_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_RD_PTR_1F - bitstream buffer read pointer */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1F_RD_PTR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1F_RD_PTR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_RD_PTR_1F_RD_PTR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_RD_PTR_1F_RD_PTR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_RD_PTR_1F_RD_PTR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PIC_HEIGHT - Encoded picture height */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PIC_HEIGHT_ENCODED_PICTURE_HEIGHT_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PIC_HEIGHT_ENCODED_PICTURE_HEIGHT_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PIC_HEIGHT_ENCODED_PICTURE_HEIGHT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PIC_HEIGHT_ENCODED_PICTURE_HEIGHT_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PIC_HEIGHT_ENCODED_PICTURE_HEIGHT_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_CSC_COEFF_3 - Control register of CSC */
/*! @{ */

#define VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Cr_MASK (0x3FFU)
#define VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Cr_SHIFT (0U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Cr(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Cr_SHIFT)) & VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Cr_MASK)

#define VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Cb_MASK (0xFFC00U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Cb_SHIFT (10U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Cb(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Cb_SHIFT)) & VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Cb_MASK)

#define VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Y_MASK (0x3FF00000U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Y_SHIFT (20U)
#define VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Y_SHIFT)) & VPU_CMD_ENC_PIC_CSC_COEFF_3_CSC_Offset_Y_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_QROUND_OFFSET - Quantization rounding offset */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_QROUND_OFFSET_CUSTOM_QROUND_OFFSET_INTRA_MASK (0x1FFCU)
#define VPU_CMD_ENC_SET_PARAM_QROUND_OFFSET_CUSTOM_QROUND_OFFSET_INTRA_SHIFT (2U)
#define VPU_CMD_ENC_SET_PARAM_QROUND_OFFSET_CUSTOM_QROUND_OFFSET_INTRA(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_QROUND_OFFSET_CUSTOM_QROUND_OFFSET_INTRA_SHIFT)) & VPU_CMD_ENC_SET_PARAM_QROUND_OFFSET_CUSTOM_QROUND_OFFSET_INTRA_MASK)

#define VPU_CMD_ENC_SET_PARAM_QROUND_OFFSET_CUSTOM_QROUND_OFFSET_INTER_MASK (0xFFE000U)
#define VPU_CMD_ENC_SET_PARAM_QROUND_OFFSET_CUSTOM_QROUND_OFFSET_INTER_SHIFT (13U)
#define VPU_CMD_ENC_SET_PARAM_QROUND_OFFSET_CUSTOM_QROUND_OFFSET_INTER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_QROUND_OFFSET_CUSTOM_QROUND_OFFSET_INTER_SHIFT)) & VPU_CMD_ENC_SET_PARAM_QROUND_OFFSET_CUSTOM_QROUND_OFFSET_INTER_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_10 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_10_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_10_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_10_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_10_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_10_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL4 - info base of index4 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL4_COL_BASE4_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL4_COL_BASE4_SHIFT   (0U)
#define VPU_CMD_SET_FB_MV_COL4_COL_BASE4(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL4_COL_BASE4_SHIFT)) & VPU_CMD_SET_FB_MV_COL4_COL_BASE4_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_0 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_0_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_0_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_0_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_0_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_0_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_0 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_0_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_0_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_0_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_0_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_0_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_PVRIC_AD_CTRL_0 - additional Control reg of pvric */
/*! @{ */

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_filter_clear_MASK (0xFU)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_filter_clear_SHIFT (0U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_filter_clear(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_filter_clear_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_filter_clear_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_filter_enable_MASK (0x10U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_filter_enable_SHIFT (4U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_filter_enable(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_filter_enable_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_filter_enable_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_CDC_invaloverride_MASK (0x20U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_CDC_invaloverride_SHIFT (5U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_CDC_invaloverride(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_CDC_invaloverride_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_CDC_invaloverride_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_ictrl_invalidate_context_MASK (0x1C0U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_ictrl_invalidate_context_SHIFT (6U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_ictrl_invalidate_context(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_ictrl_invalidate_context_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_ictrl_invalidate_context_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_request_sub_tag_id_MASK (0x600U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_request_sub_tag_id_SHIFT (9U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_request_sub_tag_id(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_request_sub_tag_id_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_request_sub_tag_id_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_request_tag_ID_MASK (0x1800U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_request_tag_ID_SHIFT (11U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_request_tag_ID(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_request_tag_ID_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_0_PVRIC_request_tag_ID_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_QUANT_PARAM_1 - AV1 Qindex offset */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_V_AC_MASK (0xFFU)
#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_V_AC_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_V_AC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_V_AC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_V_AC_MASK)

#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_U_AC_MASK (0xFF00U)
#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_U_AC_SHIFT (8U)
#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_U_AC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_U_AC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_U_AC_MASK)

#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_V_DC_MASK (0xFF0000U)
#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_V_DC_SHIFT (16U)
#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_V_DC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_V_DC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_V_DC_MASK)

#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_U_DC_MASK (0xFF000000U)
#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_U_DC_SHIFT (24U)
#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_U_DC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_U_DC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_1_DELTA_QP_U_DC_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_11 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_11_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_11_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_11_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_11_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_11_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED4 - Sub sampled base of index4 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED4_SUB_SAMPLED_FB_BASE4_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED4_SUB_SAMPLED_FB_BASE4_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED4_SUB_SAMPLED_FB_BASE4(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED4_SUB_SAMPLED_FB_BASE4_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED4_SUB_SAMPLED_FB_BASE4_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_1 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_PVRIC_AD_CTRL_1 - additional Control reg of pvric */
/*! @{ */

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_PVRIC_cr_uv_val0_MASK (0x3FFU)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_PVRIC_cr_uv_val0_SHIFT (0U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_PVRIC_cr_uv_val0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_PVRIC_cr_uv_val0_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_PVRIC_cr_uv_val0_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_RSVD0_MASK (0xFC00U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_RSVD0_SHIFT (10U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_RSVD0_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_RSVD0_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_PVRIC_cr_y_val0_MASK (0x3FF0000U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_PVRIC_cr_y_val0_SHIFT (16U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_PVRIC_cr_y_val0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_PVRIC_cr_y_val0_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_1_PVRIC_cr_y_val0_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_QUANT_PARAM_2 - Lambda delta QP for customized mode decision */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_DELTA_QP_Y_DC_MASK (0xFFU)
#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_DELTA_QP_Y_DC_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_DELTA_QP_Y_DC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_DELTA_QP_Y_DC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_DELTA_QP_Y_DC_MASK)

#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_LAMBDA_DELTA_QP_INTRA_MASK (0x3F00U)
#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_LAMBDA_DELTA_QP_INTRA_SHIFT (8U)
#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_LAMBDA_DELTA_QP_INTRA(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_LAMBDA_DELTA_QP_INTRA_SHIFT)) & VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_LAMBDA_DELTA_QP_INTRA_MASK)

#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_LAMBDA_DELTA_QP_INTER_MASK (0xFC000U)
#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_LAMBDA_DELTA_QP_INTER_SHIFT (14U)
#define VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_LAMBDA_DELTA_QP_INTER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_LAMBDA_DELTA_QP_INTER_SHIFT)) & VPU_CMD_ENC_SET_PARAM_QUANT_PARAM_2_LAMBDA_DELTA_QP_INTER_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_12 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_12_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_12_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_12_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_12_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_12_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y5 - Luma base of index5 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y5_LUMA_BASE5_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y5_LUMA_BASE5_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_Y5_LUMA_BASE5(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y5_LUMA_BASE5_SHIFT)) & VPU_CMD_SET_FB_FBC_Y5_LUMA_BASE5_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_2 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_2_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_2_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_2_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_2_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_2_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_2 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_2_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_2_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_2_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_2_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_2_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_PVRIC_AD_CTRL_2 - additional Control reg of pvric */
/*! @{ */

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_PVRI_c_uv_val1_MASK (0x3FFU)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_PVRI_c_uv_val1_SHIFT (0U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_PVRI_c_uv_val1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_PVRI_c_uv_val1_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_PVRI_c_uv_val1_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_RSVD0_MASK (0xFC00U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_RSVD0_SHIFT (10U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_RSVD0_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_RSVD0_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_PVRIC_cr_y_val1_MASK (0x3FF0000U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_PVRIC_cr_y_val1_SHIFT (16U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_PVRIC_cr_y_val1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_PVRIC_cr_y_val1_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_2_PVRIC_cr_y_val1_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_GOP_PARAM - Size of source pictures of custom GOP */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PARAM_CUSTOM_GOP_SIZE_MASK (0x1FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PARAM_CUSTOM_GOP_SIZE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PARAM_CUSTOM_GOP_SIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PARAM_CUSTOM_GOP_SIZE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PARAM_CUSTOM_GOP_SIZE_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_13 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_13_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_13_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_13_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_13_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_13_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C5 - Cb base of index5 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C5_CB_BASE5_MASK      (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C5_CB_BASE5_SHIFT     (0U)
#define VPU_CMD_SET_FB_FBC_C5_CB_BASE5(x)        (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C5_CB_BASE5_SHIFT)) & VPU_CMD_SET_FB_FBC_C5_CB_BASE5_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_3 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_3_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_3_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_3_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_3_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_3_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_3 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_3_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_3_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_3_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_3_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_3_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_PVRIC_AD_CTRL_3 - additional Control reg of pvric */
/*! @{ */

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_3_PVRIC_ch0123_val0_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_3_PVRIC_ch0123_val0_SHIFT (0U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_3_PVRIC_ch0123_val0(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_3_PVRIC_ch0123_val0_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_3_PVRIC_ch0123_val0_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0 - Parameters for the 0th picture of custom GOP */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_PIC_TYPE_MASK (0x3U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_PIC_TYPE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_PIC_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_PIC_TYPE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_PIC_TYPE_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_POC_OFFSET_MASK (0x7CU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_POC_OFFSET_SHIFT (2U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_POC_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_POC_OFFSET_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_POC_OFFSET_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_PIC_QP_MASK (0x1F80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_PIC_QP_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_PIC_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_PIC_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_PIC_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_USE_MULTI_REF_P_MASK (0x2000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_USE_MULTI_REF_P_SHIFT (13U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_USE_MULTI_REF_P(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_USE_MULTI_REF_P_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_USE_MULTI_REF_P_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_REF1_POC_MASK (0xFC000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_REF1_POC_SHIFT (14U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_REF1_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_REF1_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_REF1_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_REF0_POC_MASK (0x3F00000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_REF0_POC_SHIFT (20U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_REF0_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_REF0_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_REF0_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_TEMPORAL_ID_MASK (0x3C000000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_TEMPORAL_ID_SHIFT (26U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_TEMPORAL_ID(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_TEMPORAL_ID_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_0_TEMPORAL_ID_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_14 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_14_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_14_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_14_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_14_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_14_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET5 - FBC luma offset base of index5 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET5_FBC_LUMA_OFFSET_BASE5_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET5_FBC_LUMA_OFFSET_BASE5_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET5_FBC_LUMA_OFFSET_BASE5(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET5_FBC_LUMA_OFFSET_BASE5_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET5_FBC_LUMA_OFFSET_BASE5_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_4 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_4_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_4_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_4_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_4_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_4_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_4 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_4_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_4_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_4_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_4_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_4_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_PVRIC_AD_CTRL_4 - additional Control reg of pvric */
/*! @{ */

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_4_PVRIC_cr_ch0123_val1_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_4_PVRIC_cr_ch0123_val1_SHIFT (0U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_4_PVRIC_cr_ch0123_val1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_4_PVRIC_cr_ch0123_val1_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_4_PVRIC_cr_ch0123_val1_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1 - Parameters for the 1st picture of custom GOP */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_PIC_TYPE_MASK (0x3U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_PIC_TYPE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_PIC_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_PIC_TYPE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_PIC_TYPE_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_POC_OFFSET_MASK (0x7CU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_POC_OFFSET_SHIFT (2U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_POC_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_POC_OFFSET_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_POC_OFFSET_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_PIC_QP_MASK (0x1F80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_PIC_QP_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_PIC_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_PIC_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_PIC_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_USE_MULTI_REF_P_MASK (0x2000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_USE_MULTI_REF_P_SHIFT (13U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_USE_MULTI_REF_P(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_USE_MULTI_REF_P_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_USE_MULTI_REF_P_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_REF1_POC_MASK (0xFC000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_REF1_POC_SHIFT (14U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_REF1_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_REF1_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_REF1_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_REF0_POC_MASK (0x3F00000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_REF0_POC_SHIFT (20U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_REF0_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_REF0_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_REF0_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_TEMPORAL_ID_MASK (0x3C000000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_TEMPORAL_ID_SHIFT (26U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_TEMPORAL_ID(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_TEMPORAL_ID_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_1_TEMPORAL_ID_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_15 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_15_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_15_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_15_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_15_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_15_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET5 - FBC chroma offset base of index5 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET5_FBC_CHROMA_OFFSET_BASE5_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET5_FBC_CHROMA_OFFSET_BASE5_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET5_FBC_CHROMA_OFFSET_BASE5(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET5_FBC_CHROMA_OFFSET_BASE5_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET5_FBC_CHROMA_OFFSET_BASE5_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_5 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_5_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_5_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_5_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_5_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_5_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_5 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_5_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_5_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_5_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_5_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_5_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_PVRIC_AD_CTRL_5 - additional Control reg of pvric */
/*! @{ */

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_5_PVRIC_core_id_b_MASK (0xFFFFU)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_5_PVRIC_core_id_b_SHIFT (0U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_5_PVRIC_core_id_b(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_5_PVRIC_core_id_b_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_5_PVRIC_core_id_b_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_5_PVRIC_core_id_p_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_5_PVRIC_core_id_p_SHIFT (16U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_5_PVRIC_core_id_p(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_5_PVRIC_core_id_p_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_5_PVRIC_core_id_p_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2 - Parameters for the 2nd picture of custom GOP */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_PIC_TYPE_MASK (0x3U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_PIC_TYPE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_PIC_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_PIC_TYPE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_PIC_TYPE_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_POC_OFFSET_MASK (0x7CU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_POC_OFFSET_SHIFT (2U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_POC_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_POC_OFFSET_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_POC_OFFSET_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_PIC_QP_MASK (0x1F80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_PIC_QP_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_PIC_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_PIC_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_PIC_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_USE_MULTI_REF_P_MASK (0x2000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_USE_MULTI_REF_P_SHIFT (13U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_USE_MULTI_REF_P(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_USE_MULTI_REF_P_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_USE_MULTI_REF_P_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_REF1_POC_MASK (0xFC000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_REF1_POC_SHIFT (14U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_REF1_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_REF1_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_REF1_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_REF0_POC_MASK (0x3F00000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_REF0_POC_SHIFT (20U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_REF0_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_REF0_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_REF0_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_TEMPORAL_ID_MASK (0x3C000000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_TEMPORAL_ID_SHIFT (26U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_TEMPORAL_ID(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_TEMPORAL_ID_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_2_TEMPORAL_ID_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_16 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_16_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_16_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_16_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_16_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_16_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL5 - info base of index5 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL5_COL_BASE5_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL5_COL_BASE5_SHIFT   (0U)
#define VPU_CMD_SET_FB_MV_COL5_COL_BASE5(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL5_COL_BASE5_SHIFT)) & VPU_CMD_SET_FB_MV_COL5_COL_BASE5_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_6 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_6_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_6_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_6_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_6_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_6_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_6 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_6_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_6_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_6_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_6_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_6_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_PVRIC_AD_CTRL_6 - additional Control reg of pvric */
/*! @{ */

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_6_PVRIC_core_id_n_MASK (0xFFFFU)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_6_PVRIC_core_id_n_SHIFT (0U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_6_PVRIC_core_id_n(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_6_PVRIC_core_id_n_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_6_PVRIC_core_id_n_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_6_PVRIC_core_id_v_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_6_PVRIC_core_id_v_SHIFT (16U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_6_PVRIC_core_id_v(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_6_PVRIC_core_id_v_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_6_PVRIC_core_id_v_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3 - Parameters for the 3rd picture of custom GOP */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_PIC_TYPE_MASK (0x3U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_PIC_TYPE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_PIC_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_PIC_TYPE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_PIC_TYPE_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_POC_OFFSET_MASK (0x7CU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_POC_OFFSET_SHIFT (2U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_POC_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_POC_OFFSET_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_POC_OFFSET_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_PIC_QP_MASK (0x1F80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_PIC_QP_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_PIC_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_PIC_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_PIC_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_USE_MULTI_REF_P_MASK (0x2000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_USE_MULTI_REF_P_SHIFT (13U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_USE_MULTI_REF_P(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_USE_MULTI_REF_P_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_USE_MULTI_REF_P_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_REF1_POC_MASK (0xFC000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_REF1_POC_SHIFT (14U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_REF1_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_REF1_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_REF1_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_REF0_POC_MASK (0x3F00000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_REF0_POC_SHIFT (20U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_REF0_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_REF0_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_REF0_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_TEMPORAL_ID_MASK (0x3C000000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_TEMPORAL_ID_SHIFT (26U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_TEMPORAL_ID(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_TEMPORAL_ID_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_3_TEMPORAL_ID_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_17 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_17_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_17_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_17_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_17_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_17_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED5 - Sub sampled base of index5 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED5_SUB_SAMPLED_FB_BASE5_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED5_SUB_SAMPLED_FB_BASE5_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED5_SUB_SAMPLED_FB_BASE5(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED5_SUB_SAMPLED_FB_BASE5_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED5_SUB_SAMPLED_FB_BASE5_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_7 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_7_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_7_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_7_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_7_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_7_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_7 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_7_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_7_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_7_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_7_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_7_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_CORE_IDC - Used core idc */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_CORE_IDC_DEC_CORE_IDC_MASK (0xFU)
#define VPU_CMD_DEC_GET_RESULT_CORE_IDC_DEC_CORE_IDC_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_CORE_IDC_DEC_CORE_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_CORE_IDC_DEC_CORE_IDC_SHIFT)) & VPU_CMD_DEC_GET_RESULT_CORE_IDC_DEC_CORE_IDC_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_PVRIC_AD_CTRL_7 - additional Control reg of pvric */
/*! @{ */

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_7_PVRIC_core_id_c_MASK (0xFFFFU)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_7_PVRIC_core_id_c_SHIFT (0U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_7_PVRIC_core_id_c(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_7_PVRIC_core_id_c_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_7_PVRIC_core_id_c_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4 - Parameters for the 4th picture of custom GOP */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_PIC_TYPE_MASK (0x3U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_PIC_TYPE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_PIC_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_PIC_TYPE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_PIC_TYPE_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_POC_OFFSET_MASK (0x7CU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_POC_OFFSET_SHIFT (2U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_POC_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_POC_OFFSET_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_POC_OFFSET_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_PIC_QP_MASK (0x1F80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_PIC_QP_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_PIC_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_PIC_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_PIC_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_USE_MULTI_REF_P_MASK (0x2000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_USE_MULTI_REF_P_SHIFT (13U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_USE_MULTI_REF_P(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_USE_MULTI_REF_P_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_USE_MULTI_REF_P_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_REF1_POC_MASK (0xFC000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_REF1_POC_SHIFT (14U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_REF1_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_REF1_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_REF1_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_REF0_POC_MASK (0x3F00000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_REF0_POC_SHIFT (20U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_REF0_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_REF0_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_REF0_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_TEMPORAL_ID_MASK (0x3C000000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_TEMPORAL_ID_SHIFT (26U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_TEMPORAL_ID(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_TEMPORAL_ID_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_4_TEMPORAL_ID_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_18 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_18_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_18_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_18_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_18_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_18_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y6 - Luma base of index6 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y6_LUMA_BASE6_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y6_LUMA_BASE6_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_Y6_LUMA_BASE6(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y6_LUMA_BASE6_SHIFT)) & VPU_CMD_SET_FB_FBC_Y6_LUMA_BASE6_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_8 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_8_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_8_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_8_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_8_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_8_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_8 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_8_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_8_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_8_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_8_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_8_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_PIC_PARAM - Bitstream sequence/pic parameter information */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_PIC_PARAM_ENABLE_INTRABC_MASK (0x1U)
#define VPU_CMD_DEC_GET_RESULT_PIC_PARAM_ENABLE_INTRABC_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_PIC_PARAM_ENABLE_INTRABC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_PIC_PARAM_ENABLE_INTRABC_SHIFT)) & VPU_CMD_DEC_GET_RESULT_PIC_PARAM_ENABLE_INTRABC_MASK)

#define VPU_CMD_DEC_GET_RESULT_PIC_PARAM_ENABLE_SCREEN_CONT_TOOLS_MASK (0x2U)
#define VPU_CMD_DEC_GET_RESULT_PIC_PARAM_ENABLE_SCREEN_CONT_TOOLS_SHIFT (1U)
#define VPU_CMD_DEC_GET_RESULT_PIC_PARAM_ENABLE_SCREEN_CONT_TOOLS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_PIC_PARAM_ENABLE_SCREEN_CONT_TOOLS_SHIFT)) & VPU_CMD_DEC_GET_RESULT_PIC_PARAM_ENABLE_SCREEN_CONT_TOOLS_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_PVRIC_AD_CTRL_8 - additional Control reg of pvric */
/*! @{ */

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_8_PVRIC_core_ip_changelist_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_8_PVRIC_core_ip_changelist_SHIFT (0U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_8_PVRIC_core_ip_changelist(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_8_PVRIC_core_ip_changelist_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_8_PVRIC_core_ip_changelist_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5 - Parameters for the 5th picture of custom GOP */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_PIC_TYPE_MASK (0x3U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_PIC_TYPE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_PIC_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_PIC_TYPE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_PIC_TYPE_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_POC_OFFSET_MASK (0x7CU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_POC_OFFSET_SHIFT (2U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_POC_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_POC_OFFSET_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_POC_OFFSET_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_PIC_QP_MASK (0x1F80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_PIC_QP_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_PIC_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_PIC_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_PIC_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_USE_MULTI_REF_P_MASK (0x2000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_USE_MULTI_REF_P_SHIFT (13U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_USE_MULTI_REF_P(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_USE_MULTI_REF_P_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_USE_MULTI_REF_P_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_REF1_POC_MASK (0xFC000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_REF1_POC_SHIFT (14U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_REF1_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_REF1_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_REF1_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_REF0_POC_MASK (0x3F00000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_REF0_POC_SHIFT (20U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_REF0_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_REF0_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_REF0_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_TEMPORAL_ID_MASK (0x3C000000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_TEMPORAL_ID_SHIFT (26U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_TEMPORAL_ID(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_TEMPORAL_ID_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_5_TEMPORAL_ID_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_19 - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_19_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_19_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_19_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_19_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_19_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C6 - Cb base of index6 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C6_CB_BASE6_MASK      (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C6_CB_BASE6_SHIFT     (0U)
#define VPU_CMD_SET_FB_FBC_C6_CB_BASE6(x)        (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C6_CB_BASE6_SHIFT)) & VPU_CMD_SET_FB_FBC_C6_CB_BASE6_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_9 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_9_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_9_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_9_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_9_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_9_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_9 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_9_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_9_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_9_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_9_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_9_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISPLAY_FLAG - Validation for display address */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISPLAY_FLAG_DISP_FLAG_MASK (0x1U)
#define VPU_CMD_DEC_GET_RESULT_DISPLAY_FLAG_DISP_FLAG_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISPLAY_FLAG_DISP_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISPLAY_FLAG_DISP_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISPLAY_FLAG_DISP_FLAG_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_CORE_IDC - Used core idc */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_CORE_IDC_ENC_CORE_IDC_MASK (0xFU)
#define VPU_CMD_ENC_GET_RESULT_CORE_IDC_ENC_CORE_IDC_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_CORE_IDC_ENC_CORE_IDC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_CORE_IDC_ENC_CORE_IDC_SHIFT)) & VPU_CMD_ENC_GET_RESULT_CORE_IDC_ENC_CORE_IDC_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_PVRIC_AD_CTRL_9 - additional Control reg of pvric */
/*! @{ */

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ct_filter_status_MASK (0xFU)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ct_filter_status_SHIFT (0U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ct_filter_status(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ct_filter_status_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ct_filter_status_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ictrl_invalidate_req_MASK (0xF0U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ictrl_invalidate_req_SHIFT (4U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ictrl_invalidate_req(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ictrl_invalidate_req_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ictrl_invalidate_req_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_RD_rtn_sub_tag_MASK (0x300U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_RD_rtn_sub_tag_SHIFT (8U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_RD_rtn_sub_tag(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_RD_rtn_sub_tag_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_RD_rtn_sub_tag_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_RD_rtn_tag_MASK (0xC00U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_RD_rtn_tag_SHIFT (10U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_RD_rtn_tag(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_RD_rtn_tag_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_RD_rtn_tag_MASK)

#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ictrl_inv_context_out_MASK (0x7000U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ictrl_inv_context_out_SHIFT (12U)
#define VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ictrl_inv_context_out(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ictrl_inv_context_out_SHIFT)) & VPU_CMD_ENC_PIC_PVRIC_AD_CTRL_9_PVRIC_ictrl_inv_context_out_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6 - Parameters for the 6th picture of custom GOP */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_PIC_TYPE_MASK (0x3U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_PIC_TYPE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_PIC_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_PIC_TYPE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_PIC_TYPE_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_POC_OFFSET_MASK (0x7CU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_POC_OFFSET_SHIFT (2U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_POC_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_POC_OFFSET_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_POC_OFFSET_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_PIC_QP_MASK (0x1F80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_PIC_QP_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_PIC_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_PIC_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_PIC_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_USE_MULTI_REF_P_MASK (0x2000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_USE_MULTI_REF_P_SHIFT (13U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_USE_MULTI_REF_P(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_USE_MULTI_REF_P_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_USE_MULTI_REF_P_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_REF1_POC_MASK (0xFC000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_REF1_POC_SHIFT (14U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_REF1_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_REF1_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_REF1_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_REF0_POC_MASK (0x3F00000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_REF0_POC_SHIFT (20U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_REF0_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_REF0_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_REF0_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_TEMPORAL_ID_MASK (0x3C000000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_TEMPORAL_ID_SHIFT (26U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_TEMPORAL_ID(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_TEMPORAL_ID_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_6_TEMPORAL_ID_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1A - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1A_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1A_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1A_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1A_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1A_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET6 - FBC luma offset base of index6 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET6_FBC_LUMA_OFFSET_BASE6_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET6_FBC_LUMA_OFFSET_BASE6_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET6_FBC_LUMA_OFFSET_BASE6(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET6_FBC_LUMA_OFFSET_BASE6_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET6_FBC_LUMA_OFFSET_BASE6_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_A - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_A_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_A_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_A_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_A_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_A_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_A - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_A_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_A_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_A_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_A_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_A_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_NUM - Number of valid release address */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_NUM_RELEASE_ADDRESS_NUM_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_NUM_RELEASE_ADDRESS_NUM_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_NUM_RELEASE_ADDRESS_NUM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_NUM_RELEASE_ADDRESS_NUM_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_NUM_RELEASE_ADDRESS_NUM_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_HOST_WARN_INFO - Warning Info */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_HOST_WARN_INFO_cmd_enc_get_result_host_warn_info_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_HOST_WARN_INFO_cmd_enc_get_result_host_warn_info_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_HOST_WARN_INFO_cmd_enc_get_result_host_warn_info(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_HOST_WARN_INFO_cmd_enc_get_result_host_warn_info_SHIFT)) & VPU_CMD_ENC_GET_RESULT_HOST_WARN_INFO_cmd_enc_get_result_host_warn_info_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7 - Parameters for the 7th picture of custom GOP */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_PIC_TYPE_MASK (0x3U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_PIC_TYPE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_PIC_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_PIC_TYPE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_PIC_TYPE_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_POC_OFFSET_MASK (0x7CU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_POC_OFFSET_SHIFT (2U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_POC_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_POC_OFFSET_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_POC_OFFSET_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_PIC_QP_MASK (0x1F80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_PIC_QP_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_PIC_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_PIC_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_PIC_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_USE_MULTI_REF_P_MASK (0x2000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_USE_MULTI_REF_P_SHIFT (13U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_USE_MULTI_REF_P(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_USE_MULTI_REF_P_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_USE_MULTI_REF_P_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_REF1_POC_MASK (0xFC000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_REF1_POC_SHIFT (14U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_REF1_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_REF1_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_REF1_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_REF0_POC_MASK (0x3F00000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_REF0_POC_SHIFT (20U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_REF0_POC(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_REF0_POC_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_REF0_POC_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_TEMPORAL_ID_MASK (0x3C000000U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_TEMPORAL_ID_SHIFT (26U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_TEMPORAL_ID(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_TEMPORAL_ID_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_GOP_PIC_PARAM_7_TEMPORAL_ID_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1B - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1B_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1B_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1B_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1B_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1B_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET6 - FBC chroma offset base of index6 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET6_FBC_CHROMA_OFFSET_BASE6_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET6_FBC_CHROMA_OFFSET_BASE6_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET6_FBC_CHROMA_OFFSET_BASE6(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET6_FBC_CHROMA_OFFSET_BASE6_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET6_FBC_CHROMA_OFFSET_BASE6_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_B - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_B_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_B_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_B_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_B_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_B_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_B - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_B_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_B_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_B_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_B_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_B_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_HOST_ERR_INFO - Error Info */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_HOST_ERR_INFO_CMD_ENC_GET_RESULT_HOST_ERR_INFO_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_HOST_ERR_INFO_CMD_ENC_GET_RESULT_HOST_ERR_INFO_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_HOST_ERR_INFO_CMD_ENC_GET_RESULT_HOST_ERR_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_HOST_ERR_INFO_CMD_ENC_GET_RESULT_HOST_ERR_INFO_SHIFT)) & VPU_CMD_ENC_GET_RESULT_HOST_ERR_INFO_CMD_ENC_GET_RESULT_HOST_ERR_INFO_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1C - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1C_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1C_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1C_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1C_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1C_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL6 - info base of index6 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL6_COL_BASE6_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL6_COL_BASE6_SHIFT   (0U)
#define VPU_CMD_SET_FB_MV_COL6_COL_BASE6(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL6_COL_BASE6_SHIFT)) & VPU_CMD_SET_FB_MV_COL6_COL_BASE6_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_C - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_C_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_C_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_C_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_C_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_C_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_C - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_C_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_C_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_C_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_C_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_C_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_HOST_SUCCESS - Host command Reture Value */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_HOST_SUCCESS_CMD_ENC_GET_RESULT_HOST_SUCCESS_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_HOST_SUCCESS_CMD_ENC_GET_RESULT_HOST_SUCCESS_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_HOST_SUCCESS_CMD_ENC_GET_RESULT_HOST_SUCCESS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_HOST_SUCCESS_CMD_ENC_GET_RESULT_HOST_SUCCESS_SHIFT)) & VPU_CMD_ENC_GET_RESULT_HOST_SUCCESS_CMD_ENC_GET_RESULT_HOST_SUCCESS_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1D - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1D_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1D_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1D_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1D_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1D_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED6 - Sub sampled base of index6 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED6_SUB_SAMPLED_FB_BASE6_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED6_SUB_SAMPLED_FB_BASE6_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED6_SUB_SAMPLED_FB_BASE6(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED6_SUB_SAMPLED_FB_BASE6_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED6_SUB_SAMPLED_FB_BASE6_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_D - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_D_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_D_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_D_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_D_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_D_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_D - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_D_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_D_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_D_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_D_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_D_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_SUM_ME0_X_DIR_LOWER - mv x sum lower */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_SUM_ME0_X_DIR_LOWER_L0_MV_X_SUIM_LOWER_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME0_X_DIR_LOWER_L0_MV_X_SUIM_LOWER_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME0_X_DIR_LOWER_L0_MV_X_SUIM_LOWER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_SUM_ME0_X_DIR_LOWER_L0_MV_X_SUIM_LOWER_SHIFT)) & VPU_CMD_ENC_GET_RESULT_SUM_ME0_X_DIR_LOWER_L0_MV_X_SUIM_LOWER_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1E - Display picture address for release */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1E_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1E_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1E_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1E_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_RELEASE_LINEAR_ADDR_1E_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y7 - Luma base of index7 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y7_LUMA_BASE7_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y7_LUMA_BASE7_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_Y7_LUMA_BASE7(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y7_LUMA_BASE7_SHIFT)) & VPU_CMD_SET_FB_FBC_Y7_LUMA_BASE7_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_E - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_E_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_E_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_E_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_E_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_E_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_E - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_E_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_E_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_E_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_E_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_E_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_SUM_ME0_X_DIR_HIGHER - mv x sum higher */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_SUM_ME0_X_DIR_HIGHER_L0_MV_X_SUIM_HIGHER_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME0_X_DIR_HIGHER_L0_MV_X_SUIM_HIGHER_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME0_X_DIR_HIGHER_L0_MV_X_SUIM_HIGHER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_SUM_ME0_X_DIR_HIGHER_L0_MV_X_SUIM_HIGHER_SHIFT)) & VPU_CMD_ENC_GET_RESULT_SUM_ME0_X_DIR_HIGHER_L0_MV_X_SUIM_HIGHER_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C7 - Cb base of index7 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C7_CB_BASE7_MASK      (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C7_CB_BASE7_SHIFT     (0U)
#define VPU_CMD_SET_FB_FBC_C7_CB_BASE7(x)        (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C7_CB_BASE7_SHIFT)) & VPU_CMD_SET_FB_FBC_C7_CB_BASE7_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_F - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_F_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_F_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_F_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_F_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_F_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_F - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_F_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_F_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_F_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_F_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_F_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DETECTED_STREAM_END - cmd_dec_get_result_detected_stream_end */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DETECTED_STREAM_END_DETECT_STREAM_END_MASK (0x1U)
#define VPU_CMD_DEC_GET_RESULT_DETECTED_STREAM_END_DETECT_STREAM_END_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DETECTED_STREAM_END_DETECT_STREAM_END(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DETECTED_STREAM_END_DETECT_STREAM_END_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DETECTED_STREAM_END_DETECT_STREAM_END_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_SUM_ME0_Y_DIR_LOWER - mv y sum lower */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_SUM_ME0_Y_DIR_LOWER_L0_MV_Y_SUIM_LOWER_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME0_Y_DIR_LOWER_L0_MV_Y_SUIM_LOWER_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME0_Y_DIR_LOWER_L0_MV_Y_SUIM_LOWER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_SUM_ME0_Y_DIR_LOWER_L0_MV_Y_SUIM_LOWER_SHIFT)) & VPU_CMD_ENC_GET_RESULT_SUM_ME0_Y_DIR_LOWER_L0_MV_Y_SUIM_LOWER_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_0 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_0_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_0_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_0_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_0_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_0_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET7 - FBC luma offset base of index7 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET7_FBC_LUMA_OFFSET_BASE7_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET7_FBC_LUMA_OFFSET_BASE7_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET7_FBC_LUMA_OFFSET_BASE7(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET7_FBC_LUMA_OFFSET_BASE7_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET7_FBC_LUMA_OFFSET_BASE7_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_10 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_10_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_10_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_10_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_10_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_10_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_10 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_10_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_10_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_10_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_10_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_10_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DECODED_FLAG - Validation for decoded address */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DECODED_FLAG_DECODED_FLAG_MASK (0x1U)
#define VPU_CMD_DEC_GET_RESULT_DECODED_FLAG_DECODED_FLAG_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DECODED_FLAG_DECODED_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DECODED_FLAG_DECODED_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DECODED_FLAG_DECODED_FLAG_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_SUM_ME0_Y_DIR_HIGHER - mv y sum higher */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_SUM_ME0_Y_DIR_HIGHER_L0_MV_Y_SUIM_HIGHER_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME0_Y_DIR_HIGHER_L0_MV_Y_SUIM_HIGHER_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME0_Y_DIR_HIGHER_L0_MV_Y_SUIM_HIGHER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_SUM_ME0_Y_DIR_HIGHER_L0_MV_Y_SUIM_HIGHER_SHIFT)) & VPU_CMD_ENC_GET_RESULT_SUM_ME0_Y_DIR_HIGHER_L0_MV_Y_SUIM_HIGHER_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET7 - FBC chroma offset base of index7 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET7_FBC_CHROMA_OFFSET_BASE7_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET7_FBC_CHROMA_OFFSET_BASE7_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET7_FBC_CHROMA_OFFSET_BASE7(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET7_FBC_CHROMA_OFFSET_BASE7_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET7_FBC_CHROMA_OFFSET_BASE7_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_11 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_11_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_11_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_11_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_11_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_11_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_11 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_11_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_11_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_11_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_11_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_11_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_SUM_ME1_X_DIR_LOWER - mv x sum lower */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_SUM_ME1_X_DIR_LOWER_L1_MV_X_SUIM_LOWER_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME1_X_DIR_LOWER_L1_MV_X_SUIM_LOWER_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME1_X_DIR_LOWER_L1_MV_X_SUIM_LOWER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_SUM_ME1_X_DIR_LOWER_L1_MV_X_SUIM_LOWER_SHIFT)) & VPU_CMD_ENC_GET_RESULT_SUM_ME1_X_DIR_LOWER_L1_MV_X_SUIM_LOWER_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_2 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_2_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_2_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_2_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_2_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_2_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL7 - info base of index7 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL7_COL_BASE7_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL7_COL_BASE7_SHIFT   (0U)
#define VPU_CMD_SET_FB_MV_COL7_COL_BASE7(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL7_COL_BASE7_SHIFT)) & VPU_CMD_SET_FB_MV_COL7_COL_BASE7_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_12 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_12_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_12_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_12_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_12_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_12_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_12 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_12_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_12_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_12_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_12_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_12_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_WARN_INFO - Warning information */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_WARN_INFO_DEC_WARN_INFO_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_WARN_INFO_DEC_WARN_INFO_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_WARN_INFO_DEC_WARN_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_WARN_INFO_DEC_WARN_INFO_SHIFT)) & VPU_CMD_DEC_GET_RESULT_WARN_INFO_DEC_WARN_INFO_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_SUM_ME1_X_DIR_HIGHER - mv x sum higher */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_SUM_ME1_X_DIR_HIGHER_L1_MV_X_SUIM_HIGHER_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME1_X_DIR_HIGHER_L1_MV_X_SUIM_HIGHER_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME1_X_DIR_HIGHER_L1_MV_X_SUIM_HIGHER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_SUM_ME1_X_DIR_HIGHER_L1_MV_X_SUIM_HIGHER_SHIFT)) & VPU_CMD_ENC_GET_RESULT_SUM_ME1_X_DIR_HIGHER_L1_MV_X_SUIM_HIGHER_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_3 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_3_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_3_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_3_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_3_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_3_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED7 - Sub sampled base of index7 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED7_SUB_SAMPLED_FB_BASE7_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED7_SUB_SAMPLED_FB_BASE7_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED7_SUB_SAMPLED_FB_BASE7(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED7_SUB_SAMPLED_FB_BASE7_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED7_SUB_SAMPLED_FB_BASE7_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_13 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_13_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_13_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_13_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_13_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_13_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_13 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_13_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_13_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_13_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_13_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_13_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_ERR_INFO - Error information */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_ERR_INFO_ERROR_INFO_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_ERR_INFO_ERROR_INFO_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_ERR_INFO_ERROR_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_ERR_INFO_ERROR_INFO_SHIFT)) & VPU_CMD_DEC_GET_RESULT_ERR_INFO_ERROR_INFO_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_SUM_ME1_Y_DIR_LOWER - mv y sum lower */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_SUM_ME1_Y_DIR_LOWER_L1_MV_Y_SUIM_LOWER_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME1_Y_DIR_LOWER_L1_MV_Y_SUIM_LOWER_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME1_Y_DIR_LOWER_L1_MV_Y_SUIM_LOWER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_SUM_ME1_Y_DIR_LOWER_L1_MV_Y_SUIM_LOWER_SHIFT)) & VPU_CMD_ENC_GET_RESULT_SUM_ME1_Y_DIR_LOWER_L1_MV_Y_SUIM_LOWER_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_TILE_PARAM - Tile parameters */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_TILE_PARAM_TILE_NUM_IN_COL_M1_MASK (0xFU)
#define VPU_CMD_ENC_SET_PARAM_TILE_PARAM_TILE_NUM_IN_COL_M1_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_TILE_PARAM_TILE_NUM_IN_COL_M1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TILE_PARAM_TILE_NUM_IN_COL_M1_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TILE_PARAM_TILE_NUM_IN_COL_M1_MASK)

#define VPU_CMD_ENC_SET_PARAM_TILE_PARAM_TILE_NUM_IN_ROW_M1_MASK (0xF0U)
#define VPU_CMD_ENC_SET_PARAM_TILE_PARAM_TILE_NUM_IN_ROW_M1_SHIFT (4U)
#define VPU_CMD_ENC_SET_PARAM_TILE_PARAM_TILE_NUM_IN_ROW_M1(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TILE_PARAM_TILE_NUM_IN_ROW_M1_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TILE_PARAM_TILE_NUM_IN_ROW_M1_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_4 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_4_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_4_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_4_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_4_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_4_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y8 - Luma base of index8 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y8_LUMA_BASE8_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y8_LUMA_BASE8_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_Y8_LUMA_BASE8(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y8_LUMA_BASE8_SHIFT)) & VPU_CMD_SET_FB_FBC_Y8_LUMA_BASE8_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_14 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_14_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_14_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_14_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_14_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_14_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_14 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_14_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_14_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_14_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_14_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_14_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DECODING_SUCCESS - Query result */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DECODING_SUCCESS_QUERY_DEC_SUCCESS_MASK (0x3U)
#define VPU_CMD_DEC_GET_RESULT_DECODING_SUCCESS_QUERY_DEC_SUCCESS_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DECODING_SUCCESS_QUERY_DEC_SUCCESS(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DECODING_SUCCESS_QUERY_DEC_SUCCESS_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DECODING_SUCCESS_QUERY_DEC_SUCCESS_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_SUM_ME1_Y_DIR_HIGHER - mv y sum higher */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_SUM_ME1_Y_DIR_HIGHER_L1_MV_Y_SUIM_HIGHER_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME1_Y_DIR_HIGHER_L1_MV_Y_SUIM_HIGHER_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_SUM_ME1_Y_DIR_HIGHER_L1_MV_Y_SUIM_HIGHER(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_SUM_ME1_Y_DIR_HIGHER_L1_MV_Y_SUIM_HIGHER_SHIFT)) & VPU_CMD_ENC_GET_RESULT_SUM_ME1_Y_DIR_HIGHER_L1_MV_Y_SUIM_HIGHER_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_0 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_0_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_0_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_0_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_0_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_0_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_0_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_0_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_0_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_0_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_0_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_5 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_5_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_5_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_5_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_5_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_5_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C8 - Cb base of index8 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C8_CB_BASE8_MASK      (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C8_CB_BASE8_SHIFT     (0U)
#define VPU_CMD_SET_FB_FBC_C8_CB_BASE8(x)        (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C8_CB_BASE8_SHIFT)) & VPU_CMD_SET_FB_FBC_C8_CB_BASE8_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_15 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_15_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_15_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_15_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_15_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_15_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_15 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_15_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_15_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_15_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_15_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_15_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_TIMESTAMP - cmd_dec_get_result_timestamp */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_TIMESTAMP_timestamp_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_TIMESTAMP_timestamp_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_TIMESTAMP_timestamp(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_TIMESTAMP_timestamp_SHIFT)) & VPU_CMD_DEC_GET_RESULT_TIMESTAMP_timestamp_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_1 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_1_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_1_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_1_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_1_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_1_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_1_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_1_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_1_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_1_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_1_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_6 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_6_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_6_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_6_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_6_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_6_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET8 - FBC luma offset base of index8 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET8_FBC_LUMA_OFFSET_BASE8_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET8_FBC_LUMA_OFFSET_BASE8_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET8_FBC_LUMA_OFFSET_BASE8(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET8_FBC_LUMA_OFFSET_BASE8_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET8_FBC_LUMA_OFFSET_BASE8_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_16 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_16_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_16_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_16_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_16_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_16_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_16 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_16_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_16_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_16_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_16_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_16_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_2 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_2_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_2_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_2_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_2_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_2_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_2_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_2_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_2_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_2_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_2_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_7 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_7_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_7_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_7_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_7_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_7_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET8 - FBC chroma offset base of index8 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET8_FBC_CHROMA_OFFSET_BASE8_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET8_FBC_CHROMA_OFFSET_BASE8_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET8_FBC_CHROMA_OFFSET_BASE8(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET8_FBC_CHROMA_OFFSET_BASE8_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET8_FBC_CHROMA_OFFSET_BASE8_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_17 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_17_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_17_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_17_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_17_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_17_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_17 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_17_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_17_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_17_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_17_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_17_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_LAST_FRAME_FLAG - ret_last_frame_flag */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_LAST_FRAME_FLAG_LAST_FRAME_FLAG_MASK (0x1U)
#define VPU_CMD_DEC_GET_RESULT_LAST_FRAME_FLAG_LAST_FRAME_FLAG_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_LAST_FRAME_FLAG_LAST_FRAME_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_LAST_FRAME_FLAG_LAST_FRAME_FLAG_SHIFT)) & VPU_CMD_DEC_GET_RESULT_LAST_FRAME_FLAG_LAST_FRAME_FLAG_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_3 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_3_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_3_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_3_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_3_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_3_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_3_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_3_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_3_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_3_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_3_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_8 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_8_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_8_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_8_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_8_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_8_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL8 - info base of index8 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL8_COL_BASE8_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL8_COL_BASE8_SHIFT   (0U)
#define VPU_CMD_SET_FB_MV_COL8_COL_BASE8(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL8_COL_BASE8_SHIFT)) & VPU_CMD_SET_FB_MV_COL8_COL_BASE8_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_18 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_18_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_18_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_18_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_18_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_18_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_18 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_18_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_18_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_18_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_18_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_18_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_NUM_REQUIRED_COL_BUF - Required Number of Minimum col buf */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_NUM_REQUIRED_COL_BUF_MIN_COL_BUF_NUM_MASK (0x1FU)
#define VPU_CMD_DEC_GET_RESULT_NUM_REQUIRED_COL_BUF_MIN_COL_BUF_NUM_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_NUM_REQUIRED_COL_BUF_MIN_COL_BUF_NUM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_NUM_REQUIRED_COL_BUF_MIN_COL_BUF_NUM_SHIFT)) & VPU_CMD_DEC_GET_RESULT_NUM_REQUIRED_COL_BUF_MIN_COL_BUF_NUM_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_4 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_4_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_4_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_4_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_4_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_4_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_4_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_4_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_4_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_4_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_4_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_9 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_9_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_9_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_9_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_9_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_9_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED8 - Sub sampled base of index8 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED8_SUB_SAMPLED_FB_BASE8_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED8_SUB_SAMPLED_FB_BASE8_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED8_SUB_SAMPLED_FB_BASE8(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED8_SUB_SAMPLED_FB_BASE8_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED8_SUB_SAMPLED_FB_BASE8_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_19 - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_19_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_19_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_19_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_19_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_19_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_19 - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_19_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_19_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_19_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_19_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_19_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_0 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_0_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_0_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_0_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_0_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_0_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_SRC_ADDR_Y - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_SRC_ADDR_Y_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_SRC_ADDR_Y_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_SRC_ADDR_Y_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_SRC_ADDR_Y_SRC_PIC_ADDR_Y_SHIFT)) & VPU_CMD_ENC_GET_RESULT_SRC_ADDR_Y_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_5 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_5_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_5_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_5_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_5_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_5_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_5_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_5_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_5_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_5_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_5_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_A - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_A_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_A_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_A_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_A_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_A_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y9 - Luma base of index9 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y9_LUMA_BASE9_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y9_LUMA_BASE9_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_Y9_LUMA_BASE9(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y9_LUMA_BASE9_SHIFT)) & VPU_CMD_SET_FB_FBC_Y9_LUMA_BASE9_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1A - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1A_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1A_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1A_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1A_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1A_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_1A - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1A_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1A_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1A_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1A_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1A_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_CUSTOM_MAP_OPTION_ADDR - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_CUSTOM_MAP_OPTION_ADDR_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_CUSTOM_MAP_OPTION_ADDR_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_CUSTOM_MAP_OPTION_ADDR_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_CUSTOM_MAP_OPTION_ADDR_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_CMD_ENC_GET_RESULT_CUSTOM_MAP_OPTION_ADDR_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_6 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_6_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_6_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_6_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_6_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_6_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_6_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_6_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_6_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_6_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_6_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_B - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_B_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_B_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_B_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_B_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_B_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C9 - Cb base of index9 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C9_CB_BASE9_MASK      (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C9_CB_BASE9_SHIFT     (0U)
#define VPU_CMD_SET_FB_FBC_C9_CB_BASE9(x)        (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C9_CB_BASE9_SHIFT)) & VPU_CMD_SET_FB_FBC_C9_CB_BASE9_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1B - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1B_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1B_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1B_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1B_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1B_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_1B - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1B_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1B_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1B_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1B_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1B_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_2 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_2_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_2_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_2_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_2_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_2_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_PREFIX_SEI_NAL_ADDR - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_PREFIX_SEI_NAL_ADDR_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_PREFIX_SEI_NAL_ADDR_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_PREFIX_SEI_NAL_ADDR_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_PREFIX_SEI_NAL_ADDR_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_CMD_ENC_GET_RESULT_PREFIX_SEI_NAL_ADDR_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_7 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_7_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_7_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_7_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_7_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_7_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_7_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_7_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_7_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_7_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_7_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_C - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_C_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_C_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_C_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_C_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_C_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET9 - FBC luma offset base of index9 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET9_FBC_LUMA_OFFSET_BASE9_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET9_FBC_LUMA_OFFSET_BASE9_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET9_FBC_LUMA_OFFSET_BASE9(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET9_FBC_LUMA_OFFSET_BASE9_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET9_FBC_LUMA_OFFSET_BASE9_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1C - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1C_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1C_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1C_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1C_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1C_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_1C - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1C_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1C_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1C_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1C_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1C_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_3 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_3_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_3_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_3_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_3_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_3_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_SUFFIX_SEI_NAL_ADDR - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_SUFFIX_SEI_NAL_ADDR_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_SUFFIX_SEI_NAL_ADDR_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_SUFFIX_SEI_NAL_ADDR_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_SUFFIX_SEI_NAL_ADDR_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_CMD_ENC_GET_RESULT_SUFFIX_SEI_NAL_ADDR_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_8 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_8_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_8_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_8_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_8_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_8_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_8_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_8_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_8_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_8_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_8_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_D - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_D_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_D_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_D_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_D_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_D_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET9 - FBC chroma offset base of index9 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET9_FBC_CHROMA_OFFSET_BASE9_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET9_FBC_CHROMA_OFFSET_BASE9_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET9_FBC_CHROMA_OFFSET_BASE9(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET9_FBC_CHROMA_OFFSET_BASE9_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET9_FBC_CHROMA_OFFSET_BASE9_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1D - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1D_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1D_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1D_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1D_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1D_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_1D - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1D_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1D_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1D_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1D_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1D_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_4 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_4_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_4_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_4_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_4_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_4_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_SRC_DEBUG_0 - cmd_enc_get_result_src_debug_0 */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_SRC_DEBUG_0_SFS_DEBUG_INFO_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_SRC_DEBUG_0_SFS_DEBUG_INFO_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_SRC_DEBUG_0_SFS_DEBUG_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_SRC_DEBUG_0_SFS_DEBUG_INFO_SHIFT)) & VPU_CMD_ENC_GET_RESULT_SRC_DEBUG_0_SFS_DEBUG_INFO_MASK)
/*! @} */

/*! @name CMD_ENC_PIC_TIMESTAMP - cmd_enc_pic_timestamp */
/*! @{ */

#define VPU_CMD_ENC_PIC_TIMESTAMP_timestamp_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_PIC_TIMESTAMP_timestamp_SHIFT (0U)
#define VPU_CMD_ENC_PIC_TIMESTAMP_timestamp(x)   (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_PIC_TIMESTAMP_timestamp_SHIFT)) & VPU_CMD_ENC_PIC_TIMESTAMP_timestamp_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_9 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_9_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_9_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_9_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_9_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_9_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_9_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_9_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_9_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_9_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_9_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_E - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_E_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_E_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_E_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_E_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_E_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL9 - info base of index9 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL9_COL_BASE9_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL9_COL_BASE9_SHIFT   (0U)
#define VPU_CMD_SET_FB_MV_COL9_COL_BASE9(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL9_COL_BASE9_SHIFT)) & VPU_CMD_SET_FB_MV_COL9_COL_BASE9_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1E - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1E_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1E_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1E_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1E_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1E_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_1E - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1E_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1E_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1E_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1E_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1E_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_5 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_5_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_5_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_5_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_5_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_5_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_SRC_DEBUG_1 - cmd_enc_get_result_src_debug_1 */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_SRC_DEBUG_1_SFS_DEBUG_INFO_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_SRC_DEBUG_1_SFS_DEBUG_INFO_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_SRC_DEBUG_1_SFS_DEBUG_INFO(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_SRC_DEBUG_1_SFS_DEBUG_INFO_SHIFT)) & VPU_CMD_ENC_GET_RESULT_SRC_DEBUG_1_SFS_DEBUG_INFO_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_10 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_10_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_10_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_10_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_10_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_10_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_10_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_10_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_10_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_10_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_10_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_F - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_F_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_F_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_F_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_F_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_F_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED9 - Sub sampled base of index9 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED9_SUB_SAMPLED_FB_BASE9_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED9_SUB_SAMPLED_FB_BASE9_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED9_SUB_SAMPLED_FB_BASE9(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED9_SUB_SAMPLED_FB_BASE9_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED9_SUB_SAMPLED_FB_BASE9_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1F - Y component source address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1F_SRC_PIC_ADDR_Y_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1F_SRC_PIC_ADDR_Y_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1F_SRC_PIC_ADDR_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1F_SRC_PIC_ADDR_Y_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SRC_ADDR_Y_1F_SRC_PIC_ADDR_Y_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_BS_RD_ADDR_1F - Bitstream buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1F_BS_RD_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1F_BS_RD_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1F_BS_RD_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1F_BS_RD_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_BS_RD_ADDR_1F_BS_RD_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_6 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_6_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_6_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_6_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_6_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_6_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_11 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_11_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_11_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_11_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_11_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_11_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_11_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_11_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_11_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_11_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_11_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_10 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_10_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_10_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_10_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_10_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_10_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y10 - Luma base of index10 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y10_LUMA_BASE10_MASK  (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y10_LUMA_BASE10_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y10_LUMA_BASE10(x)    (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y10_LUMA_BASE10_SHIFT)) & VPU_CMD_SET_FB_FBC_Y10_LUMA_BASE10_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_0 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_0_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_0_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_0_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_0_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_0_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_0 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_0_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_0_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_0_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_0_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_0_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_7 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_7_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_7_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_7_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_7_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_7_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_GET_RESULT_NUM_REQUIRED_COL_FB - Minimum number of col frame buffer required for encoding */
/*! @{ */

#define VPU_CMD_ENC_GET_RESULT_NUM_REQUIRED_COL_FB_RET_MIN_COL_FB_BUF_NUM_MASK (0xFFFFFFFFU)
#define VPU_CMD_ENC_GET_RESULT_NUM_REQUIRED_COL_FB_RET_MIN_COL_FB_BUF_NUM_SHIFT (0U)
#define VPU_CMD_ENC_GET_RESULT_NUM_REQUIRED_COL_FB_RET_MIN_COL_FB_BUF_NUM(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_GET_RESULT_NUM_REQUIRED_COL_FB_RET_MIN_COL_FB_BUF_NUM_SHIFT)) & VPU_CMD_ENC_GET_RESULT_NUM_REQUIRED_COL_FB_RET_MIN_COL_FB_BUF_NUM_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_12 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_12_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_12_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_12_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_12_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_12_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_12_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_12_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_12_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_12_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_12_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_11 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_11_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_11_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_11_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_11_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_11_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C10 - Cb base of index10 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C10_CB_BASE10_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C10_CB_BASE10_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_C10_CB_BASE10(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C10_CB_BASE10_SHIFT)) & VPU_CMD_SET_FB_FBC_C10_CB_BASE10_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_1 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_1_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_1_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_8 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_8_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_8_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_8_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_8_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_8_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_13 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_13_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_13_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_13_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_13_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_13_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_13_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_13_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_13_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_13_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_13_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_12 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_12_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_12_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_12_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_12_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_12_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET10 - FBC luma offset base of index10 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET10_FBC_LUMA_OFFSET_BASE10_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET10_FBC_LUMA_OFFSET_BASE10_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET10_FBC_LUMA_OFFSET_BASE10(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET10_FBC_LUMA_OFFSET_BASE10_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET10_FBC_LUMA_OFFSET_BASE10_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_2 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_2_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_2_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_2_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_2_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_2_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_2 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_2_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_2_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_2_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_2_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_2_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_9 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_9_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_9_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_9_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_9_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_9_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_14 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_14_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_14_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_14_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_14_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_14_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_14_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_14_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_14_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_14_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_14_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_13 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_13_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_13_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_13_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_13_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_13_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET10 - FBC chroma offset base of index10 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET10_FBC_CHROMA_OFFSET_BASE10_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET10_FBC_CHROMA_OFFSET_BASE10_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET10_FBC_CHROMA_OFFSET_BASE10(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET10_FBC_CHROMA_OFFSET_BASE10_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET10_FBC_CHROMA_OFFSET_BASE10_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_3 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_3_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_3_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_3_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_3_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_3_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_3 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_3_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_3_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_3_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_3_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_3_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_A - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_A_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_A_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_A_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_A_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_A_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_15 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_15_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_15_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_15_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_15_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_15_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_15_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_15_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_15_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_15_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_15_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_14 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_14_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_14_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_14_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_14_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_14_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL10 - info base of index10 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL10_COL_BASE10_MASK  (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL10_COL_BASE10_SHIFT (0U)
#define VPU_CMD_SET_FB_MV_COL10_COL_BASE10(x)    (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL10_COL_BASE10_SHIFT)) & VPU_CMD_SET_FB_MV_COL10_COL_BASE10_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_4 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_4_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_4_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_4_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_4_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_4_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_4 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_4_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_4_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_4_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_4_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_4_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_B - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_B_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_B_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_B_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_B_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_B_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_16 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_16_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_16_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_16_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_16_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_16_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_16_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_16_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_16_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_16_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_16_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_15 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_15_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_15_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_15_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_15_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_15_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED10 - Sub sampled base of index10 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED10_FBC_CHROMA_OFFSET_BASE10_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED10_FBC_CHROMA_OFFSET_BASE10_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED10_FBC_CHROMA_OFFSET_BASE10(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED10_FBC_CHROMA_OFFSET_BASE10_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED10_FBC_CHROMA_OFFSET_BASE10_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_5 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_5_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_5_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_5_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_5_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_5_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_5 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_5_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_5_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_5_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_5_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_5_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_C - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_C_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_C_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_C_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_C_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_C_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_17 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_17_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_17_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_17_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_17_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_17_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_17_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_17_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_17_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_17_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_17_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_16 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_16_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_16_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_16_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_16_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_16_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y11 - Luma base of index11 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y11_LUMA_BASE11_MASK  (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y11_LUMA_BASE11_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y11_LUMA_BASE11(x)    (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y11_LUMA_BASE11_SHIFT)) & VPU_CMD_SET_FB_FBC_Y11_LUMA_BASE11_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_6 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_6_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_6_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_6_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_6_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_6_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_6 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_6_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_6_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_6_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_6_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_6_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_D - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_D_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_D_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_D_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_D_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_D_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_18 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_18_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_18_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_18_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_18_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_18_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_18_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_18_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_18_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_18_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_18_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_17 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_17_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_17_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_17_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_17_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_17_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C11 - Cb base of index11 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C11_CB_BASE11_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C11_CB_BASE11_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_C11_CB_BASE11(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C11_CB_BASE11_SHIFT)) & VPU_CMD_SET_FB_FBC_C11_CB_BASE11_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_7 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_7_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_7_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_7_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_7_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_7_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_7 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_7_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_7_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_7_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_7_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_7_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_E - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_E_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_E_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_E_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_E_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_E_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_19 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_19_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_19_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_19_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_19_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_19_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_19_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_19_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_19_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_19_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_19_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_18 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_18_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_18_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_18_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_18_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_18_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET11 - FBC luma offset base of index11 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET11_FBC_LUMA_OFFSET_BASE11_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET11_FBC_LUMA_OFFSET_BASE11_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET11_FBC_LUMA_OFFSET_BASE11(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET11_FBC_LUMA_OFFSET_BASE11_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET11_FBC_LUMA_OFFSET_BASE11_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_8 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_8_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_8_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_8_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_8_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_8_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_8 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_8_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_8_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_8_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_8_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_8_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_F - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_F_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_F_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_F_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_F_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_F_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_20 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_20_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_20_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_20_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_20_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_20_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_20_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_20_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_20_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_20_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_20_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_19 - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_19_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_19_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_19_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_19_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_19_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET11 - FBC chroma offset base of index11 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET11_FBC_CHROMA_OFFSET_BASE11_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET11_FBC_CHROMA_OFFSET_BASE11_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET11_FBC_CHROMA_OFFSET_BASE11(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET11_FBC_CHROMA_OFFSET_BASE11_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET11_FBC_CHROMA_OFFSET_BASE11_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_9 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_9_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_9_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_9_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_9_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_9_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_9 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_9_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_9_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_9_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_9_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_9_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_10 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_10_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_10_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_10_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_10_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_10_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_21 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_21_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_21_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_21_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_21_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_21_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_21_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_21_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_21_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_21_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_21_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1A - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1A_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1A_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1A_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1A_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1A_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL11 - info base of index11 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL11_COL_BASE11_MASK  (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL11_COL_BASE11_SHIFT (0U)
#define VPU_CMD_SET_FB_MV_COL11_COL_BASE11(x)    (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL11_COL_BASE11_SHIFT)) & VPU_CMD_SET_FB_MV_COL11_COL_BASE11_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_A - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_A_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_A_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_A_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_A_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_A_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_A - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_A_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_A_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_A_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_A_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_A_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_11 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_11_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_11_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_11_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_11_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_11_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_22 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_22_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_22_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_22_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_22_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_22_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_22_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_22_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_22_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_22_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_22_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1B - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1B_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1B_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1B_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1B_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1B_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED11 - Sub sampled base of index11 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED11_FBC_CHROMA_OFFSET_BASE11_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED11_FBC_CHROMA_OFFSET_BASE11_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED11_FBC_CHROMA_OFFSET_BASE11(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED11_FBC_CHROMA_OFFSET_BASE11_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED11_FBC_CHROMA_OFFSET_BASE11_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_B - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_B_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_B_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_B_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_B_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_B_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_B - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_B_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_B_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_B_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_B_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_B_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_12 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_12_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_12_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_12_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_12_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_12_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_23 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_23_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_23_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_23_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_23_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_23_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_23_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_23_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_23_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_23_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_23_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1C - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1C_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1C_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1C_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1C_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1C_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y12 - Luma base of index12 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y12_LUMA_BASE12_MASK  (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y12_LUMA_BASE12_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y12_LUMA_BASE12(x)    (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y12_LUMA_BASE12_SHIFT)) & VPU_CMD_SET_FB_FBC_Y12_LUMA_BASE12_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_C - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_C_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_C_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_C_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_C_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_C_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_C - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_C_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_C_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_C_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_C_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_C_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_13 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_13_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_13_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_13_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_13_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_13_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_24 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_24_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_24_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_24_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_24_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_24_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_24_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_24_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_24_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_24_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_24_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1D - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1D_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1D_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1D_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1D_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1D_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C12 - Cb base of index12 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C12_CB_BASE12_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C12_CB_BASE12_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_C12_CB_BASE12(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C12_CB_BASE12_SHIFT)) & VPU_CMD_SET_FB_FBC_C12_CB_BASE12_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_D - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_D_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_D_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_D_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_D_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_D_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_D - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_D_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_D_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_D_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_D_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_D_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_14 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_14_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_14_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_14_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_14_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_14_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_25 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_25_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_25_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_25_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_25_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_25_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_25_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_25_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_25_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_25_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_25_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1E - Linear buffer address to be displayed */
/*! @{ */

#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1E_DISP_LINEAR_BUFFER_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1E_DISP_LINEAR_BUFFER_ADDR_SHIFT (0U)
#define VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1E_DISP_LINEAR_BUFFER_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1E_DISP_LINEAR_BUFFER_ADDR_SHIFT)) & VPU_CMD_GET_FB_UPDATE_STATUS_DISPLAY_LINEAR_ADDR_1E_DISP_LINEAR_BUFFER_ADDR_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET12 - FBC luma offset base of index12 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET12_FBC_LUMA_OFFSET_BASE12_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET12_FBC_LUMA_OFFSET_BASE12_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET12_FBC_LUMA_OFFSET_BASE12(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET12_FBC_LUMA_OFFSET_BASE12_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET12_FBC_LUMA_OFFSET_BASE12_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_E - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_E_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_E_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_E_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_E_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_E_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_E - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_E_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_E_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_E_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_E_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_E_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_15 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_15_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_15_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_15_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_15_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_15_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_26 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_26_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_26_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_26_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_26_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_26_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_26_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_26_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_26_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_26_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_26_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET12 - FBC chroma offset base of index12 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET12_FBC_CHROMA_OFFSET_BASE12_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET12_FBC_CHROMA_OFFSET_BASE12_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET12_FBC_CHROMA_OFFSET_BASE12(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET12_FBC_CHROMA_OFFSET_BASE12_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET12_FBC_CHROMA_OFFSET_BASE12_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_F - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_F_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_F_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_F_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_F_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_F_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_F - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_F_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_F_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_F_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_F_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_F_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_16 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_16_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_16_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_16_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_16_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_16_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_27 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_27_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_27_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_27_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_27_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_27_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_27_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_27_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_27_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_27_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_27_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL12 - info base of index12 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL12_COL_BASE12_MASK  (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL12_COL_BASE12_SHIFT (0U)
#define VPU_CMD_SET_FB_MV_COL12_COL_BASE12(x)    (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL12_COL_BASE12_SHIFT)) & VPU_CMD_SET_FB_MV_COL12_COL_BASE12_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_10 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_10_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_10_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_10_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_10_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_10_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_10 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_10_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_10_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_10_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_10_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_10_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_17 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_17_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_17_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_17_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_17_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_17_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_28 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_28_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_28_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_28_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_28_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_28_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_28_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_28_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_28_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_28_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_28_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED12 - Sub sampled base of index12 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED12_FBC_CHROMA_OFFSET_BASE12_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED12_FBC_CHROMA_OFFSET_BASE12_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED12_FBC_CHROMA_OFFSET_BASE12(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED12_FBC_CHROMA_OFFSET_BASE12_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED12_FBC_CHROMA_OFFSET_BASE12_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_11 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_11_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_11_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_11_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_11_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_11_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_11 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_11_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_11_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_11_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_11_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_11_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_18 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_18_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_18_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_18_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_18_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_18_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_29 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_29_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_29_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_29_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_29_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_29_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_29_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_29_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_29_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_29_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_29_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y13 - Luma base of index13 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y13_LUMA_BASE13_MASK  (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y13_LUMA_BASE13_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y13_LUMA_BASE13(x)    (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y13_LUMA_BASE13_SHIFT)) & VPU_CMD_SET_FB_FBC_Y13_LUMA_BASE13_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_12 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_12_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_12_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_12_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_12_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_12_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_12 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_12_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_12_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_12_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_12_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_12_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_19 - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_19_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_19_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_19_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_19_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_19_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_30 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_30_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_30_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_30_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_30_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_30_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_30_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_30_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_30_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_30_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_30_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C13 - Cb base of index13 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C13_CB_BASE13_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C13_CB_BASE13_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_C13_CB_BASE13(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C13_CB_BASE13_SHIFT)) & VPU_CMD_SET_FB_FBC_C13_CB_BASE13_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_13 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_13_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_13_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_13_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_13_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_13_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_13 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_13_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_13_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_13_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_13_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_13_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1A - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1A_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1A_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1A_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1A_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1A_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_31 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_31_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_31_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_31_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_31_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_31_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_31_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_31_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_31_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_31_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_31_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET13 - FBC luma offset base of index13 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET13_FBC_LUMA_OFFSET_BASE13_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET13_FBC_LUMA_OFFSET_BASE13_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET13_FBC_LUMA_OFFSET_BASE13(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET13_FBC_LUMA_OFFSET_BASE13_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET13_FBC_LUMA_OFFSET_BASE13_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_14 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_14_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_14_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_14_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_14_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_14_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_14 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_14_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_14_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_14_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_14_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_14_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1B - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1B_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1B_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1B_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1B_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1B_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_32 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_32_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_32_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_32_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_32_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_32_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_32_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_32_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_32_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_32_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_32_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET13 - FBC chroma offset base of index13 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET13_FBC_CHROMA_OFFSET_BASE13_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET13_FBC_CHROMA_OFFSET_BASE13_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET13_FBC_CHROMA_OFFSET_BASE13(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET13_FBC_CHROMA_OFFSET_BASE13_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET13_FBC_CHROMA_OFFSET_BASE13_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_15 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_15_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_15_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_15_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_15_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_15_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_15 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_15_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_15_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_15_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_15_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_15_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1C - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1C_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1C_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1C_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1C_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1C_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_33 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_33_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_33_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_33_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_33_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_33_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_33_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_33_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_33_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_33_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_33_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL13 - info base of index13 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL13_COL_BASE13_MASK  (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL13_COL_BASE13_SHIFT (0U)
#define VPU_CMD_SET_FB_MV_COL13_COL_BASE13(x)    (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL13_COL_BASE13_SHIFT)) & VPU_CMD_SET_FB_MV_COL13_COL_BASE13_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_16 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_16_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_16_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_16_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_16_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_16_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_16 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_16_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_16_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_16_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_16_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_16_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1D - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1D_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1D_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1D_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1D_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1D_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_34 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_34_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_34_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_34_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_34_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_34_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_34_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_34_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_34_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_34_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_34_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED13 - Sub sampled base of index13 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED13_FBC_CHROMA_OFFSET_BASE13_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED13_FBC_CHROMA_OFFSET_BASE13_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED13_FBC_CHROMA_OFFSET_BASE13(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED13_FBC_CHROMA_OFFSET_BASE13_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED13_FBC_CHROMA_OFFSET_BASE13_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_17 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_17_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_17_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_17_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_17_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_17_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_17 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_17_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_17_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_17_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_17_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_17_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1E - Display picture address for release */
/*! @{ */

#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1E_DISP_PIC_RELEASE_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1E_DISP_PIC_RELEASE_ADDR_SHIFT (0U)
#define VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1E_DISP_PIC_RELEASE_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1E_DISP_PIC_RELEASE_ADDR_SHIFT)) & VPU_CMD_DEC_GET_RESULT_DISP_RELEASE_ADDR_1E_DISP_PIC_RELEASE_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_35 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_35_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_35_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_35_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_35_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_35_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_35_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_35_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_35_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_35_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_35_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y14 - Luma base of index14 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y14_LUMA_BASE14_MASK  (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y14_LUMA_BASE14_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y14_LUMA_BASE14(x)    (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y14_LUMA_BASE14_SHIFT)) & VPU_CMD_SET_FB_FBC_Y14_LUMA_BASE14_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_18 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_18_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_18_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_18_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_18_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_18_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_18 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_18_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_18_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_18_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_18_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_18_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_36 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_36_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_36_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_36_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_36_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_36_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_36_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_36_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_36_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_36_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_36_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C14 - Cb base of index14 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C14_CB_BASE14_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C14_CB_BASE14_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_C14_CB_BASE14(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C14_CB_BASE14_SHIFT)) & VPU_CMD_SET_FB_FBC_C14_CB_BASE14_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_19 - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_19_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_19_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_19_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_19_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_19_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_19 - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_19_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_19_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_19_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_19_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_19_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_37 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_37_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_37_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_37_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_37_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_37_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_37_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_37_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_37_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_37_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_37_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET14 - FBC luma offset base of index14 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET14_FBC_LUMA_OFFSET_BASE14_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET14_FBC_LUMA_OFFSET_BASE14_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET14_FBC_LUMA_OFFSET_BASE14(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET14_FBC_LUMA_OFFSET_BASE14_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET14_FBC_LUMA_OFFSET_BASE14_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1A - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1A_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1A_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1A_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1A_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1A_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_1A - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1A_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1A_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1A_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_1A_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_1A_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_38 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_38_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_38_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_38_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_38_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_38_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_38_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_38_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_38_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_38_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_38_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET14 - FBC chroma offset base of index14 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET14_FBC_CHROMA_OFFSET_BASE14_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET14_FBC_CHROMA_OFFSET_BASE14_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET14_FBC_CHROMA_OFFSET_BASE14(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET14_FBC_CHROMA_OFFSET_BASE14_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET14_FBC_CHROMA_OFFSET_BASE14_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1B - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1B_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1B_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1B_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1B_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1B_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_1B - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1B_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1B_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1B_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_1B_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_1B_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_39 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_39_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_39_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_39_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_39_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_39_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_39_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_39_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_39_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_39_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_39_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL14 - info base of index14 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL14_COL_BASE14_MASK  (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL14_COL_BASE14_SHIFT (0U)
#define VPU_CMD_SET_FB_MV_COL14_COL_BASE14(x)    (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL14_COL_BASE14_SHIFT)) & VPU_CMD_SET_FB_MV_COL14_COL_BASE14_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1C - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1C_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1C_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1C_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1C_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1C_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_1C - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1C_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1C_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1C_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_1C_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_1C_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_40 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_40_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_40_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_40_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_40_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_40_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_40_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_40_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_40_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_40_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_40_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED14 - Sub sampled base of index14 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED14_FBC_CHROMA_OFFSET_BASE14_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED14_FBC_CHROMA_OFFSET_BASE14_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED14_FBC_CHROMA_OFFSET_BASE14(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED14_FBC_CHROMA_OFFSET_BASE14_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED14_FBC_CHROMA_OFFSET_BASE14_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1D - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1D_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1D_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1D_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1D_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1D_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_1D - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1D_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1D_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1D_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_1D_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_1D_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_41 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_41_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_41_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_41_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_41_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_41_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_41_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_41_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_41_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_41_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_41_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y15 - Luma base of index15 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y15_LUMA_BASE15_MASK  (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y15_LUMA_BASE15_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y15_LUMA_BASE15(x)    (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y15_LUMA_BASE15_SHIFT)) & VPU_CMD_SET_FB_FBC_Y15_LUMA_BASE15_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1E - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1E_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1E_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1E_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1E_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1E_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_1E - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1E_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1E_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1E_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_1E_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_1E_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_42 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_42_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_42_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_42_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_42_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_42_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_42_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_42_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_42_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_42_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_42_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C15 - Cb base of index15 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C15_CB_BASE15_MASK    (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C15_CB_BASE15_SHIFT   (0U)
#define VPU_CMD_SET_FB_FBC_C15_CB_BASE15(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C15_CB_BASE15_SHIFT)) & VPU_CMD_SET_FB_FBC_C15_CB_BASE15_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1F - Custom map address used for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1F_CUSTOM_MAP_OPTION_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1F_CUSTOM_MAP_OPTION_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1F_CUSTOM_MAP_OPTION_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1F_CUSTOM_MAP_OPTION_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_CUSTOM_MAP_OPTION_ADDR_1F_CUSTOM_MAP_OPTION_ADDR_MASK)
/*! @} */

/*! @name RET_FLUSH_CMD_INFO_USER_DATA_1F - User data buffer address */
/*! @{ */

#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1F_USERDATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1F_USERDATA_ADDR_SHIFT (0U)
#define VPU_RET_FLUSH_CMD_INFO_USER_DATA_1F_USERDATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_FLUSH_CMD_INFO_USER_DATA_1F_USERDATA_ADDR_SHIFT)) & VPU_RET_FLUSH_CMD_INFO_USER_DATA_1F_USERDATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_43 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_43_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_43_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_43_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_43_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_43_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_43_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_43_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_43_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_43_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_43_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_Y_OFFSET15 - FBC luma offset base of index15 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_Y_OFFSET15_FBC_LUMA_OFFSET_BASE15_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET15_FBC_LUMA_OFFSET_BASE15_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_Y_OFFSET15_FBC_LUMA_OFFSET_BASE15(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_Y_OFFSET15_FBC_LUMA_OFFSET_BASE15_SHIFT)) & VPU_CMD_SET_FB_FBC_Y_OFFSET15_FBC_LUMA_OFFSET_BASE15_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_0 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_0_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_0_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_0_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_0_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_0_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_44 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_44_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_44_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_44_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_44_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_44_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_44_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_44_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_44_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_44_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_44_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_FBC_C_OFFSET15 - FBC chroma offset base of index15 */
/*! @{ */

#define VPU_CMD_SET_FB_FBC_C_OFFSET15_FBC_CHROMA_OFFSET_BASE15_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_FBC_C_OFFSET15_FBC_CHROMA_OFFSET_BASE15_SHIFT (0U)
#define VPU_CMD_SET_FB_FBC_C_OFFSET15_FBC_CHROMA_OFFSET_BASE15(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_FBC_C_OFFSET15_FBC_CHROMA_OFFSET_BASE15_SHIFT)) & VPU_CMD_SET_FB_FBC_C_OFFSET15_FBC_CHROMA_OFFSET_BASE15_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_45 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_45_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_45_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_45_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_45_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_45_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_45_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_45_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_45_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_45_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_45_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL15 - info base of index15 */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL15_COL_BASE15_MASK  (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL15_COL_BASE15_SHIFT (0U)
#define VPU_CMD_SET_FB_MV_COL15_COL_BASE15(x)    (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL15_COL_BASE15_SHIFT)) & VPU_CMD_SET_FB_MV_COL15_COL_BASE15_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_2 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_2_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_2_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_2_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_2_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_2_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_46 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_46_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_46_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_46_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_46_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_46_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_46_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_46_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_46_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_46_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_46_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_SUB_SAMPLED15 - Sub sampled base of index15 */
/*! @{ */

#define VPU_CMD_SET_FB_SUB_SAMPLED15_FBC_CHROMA_OFFSET_BASE15_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SUB_SAMPLED15_FBC_CHROMA_OFFSET_BASE15_SHIFT (0U)
#define VPU_CMD_SET_FB_SUB_SAMPLED15_FBC_CHROMA_OFFSET_BASE15(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SUB_SAMPLED15_FBC_CHROMA_OFFSET_BASE15_SHIFT)) & VPU_CMD_SET_FB_SUB_SAMPLED15_FBC_CHROMA_OFFSET_BASE15_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_3 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_3_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_3_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_3_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_3_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_3_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_47 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_47_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_47_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_47_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_47_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_47_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_47_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_47_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_47_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_47_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_47_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_ADDR_REPORT_BUFFER - Report buffer start address */
/*! @{ */

#define VPU_CMD_SET_FB_ADDR_REPORT_BUFFER_REPORT_START_ADDR_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_ADDR_REPORT_BUFFER_REPORT_START_ADDR_SHIFT (0U)
#define VPU_CMD_SET_FB_ADDR_REPORT_BUFFER_REPORT_START_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_ADDR_REPORT_BUFFER_REPORT_START_ADDR_SHIFT)) & VPU_CMD_SET_FB_ADDR_REPORT_BUFFER_REPORT_START_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_4 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_4_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_4_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_4_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_4_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_4_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_48 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_48_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_48_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_48_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_48_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_48_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_48_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_48_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_48_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_48_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_48_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_DEFAULT_CDF - base of default cdf buffer */
/*! @{ */

#define VPU_CMD_SET_FB_DEFAULT_CDF_DEFAULT_CDF_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_DEFAULT_CDF_DEFAULT_CDF_BASE_SHIFT (0U)
#define VPU_CMD_SET_FB_DEFAULT_CDF_DEFAULT_CDF_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_DEFAULT_CDF_DEFAULT_CDF_BASE_SHIFT)) & VPU_CMD_SET_FB_DEFAULT_CDF_DEFAULT_CDF_BASE_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_5 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_5_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_5_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_5_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_5_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_5_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_49 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_49_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_49_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_49_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_49_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_49_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_49_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_49_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_49_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_49_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_49_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_SEGMAP - base of seg map buffer */
/*! @{ */

#define VPU_CMD_SET_FB_SEGMAP_SEGMAP_BUF_BASE_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_SEGMAP_SEGMAP_BUF_BASE_SHIFT (0U)
#define VPU_CMD_SET_FB_SEGMAP_SEGMAP_BUF_BASE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_SEGMAP_SEGMAP_BUF_BASE_SHIFT)) & VPU_CMD_SET_FB_SEGMAP_SEGMAP_BUF_BASE_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_6 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_6_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_6_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_6_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_6_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_6_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_50 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_50_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_50_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_50_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_50_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_50_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_50_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_50_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_50_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_50_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_50_LAMBDA_SSD_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_7 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_7_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_7_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_7_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_7_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_7_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_51 - CUSTOM_LAMBDA_DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_51_LAMBDA_SAD_MASK (0x7FU)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_51_LAMBDA_SAD_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_51_LAMBDA_SAD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_51_LAMBDA_SAD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_51_LAMBDA_SAD_MASK)

#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_51_LAMBDA_SSD_MASK (0x1FFF80U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_51_LAMBDA_SSD_SHIFT (7U)
#define VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_51_LAMBDA_SSD(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_51_LAMBDA_SSD_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CUSTOM_LAMBDA_51_LAMBDA_SSD_MASK)
/*! @} */

/*! @name CMD_SET_FB_UPDATE_INDICES - DPB index to be updated */
/*! @{ */

#define VPU_CMD_SET_FB_UPDATE_INDICES_FBC_IDX_MASK (0xFFU)
#define VPU_CMD_SET_FB_UPDATE_INDICES_FBC_IDX_SHIFT (0U)
#define VPU_CMD_SET_FB_UPDATE_INDICES_FBC_IDX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_UPDATE_INDICES_FBC_IDX_SHIFT)) & VPU_CMD_SET_FB_UPDATE_INDICES_FBC_IDX_MASK)

#define VPU_CMD_SET_FB_UPDATE_INDICES_MVCOL_IDX_MASK (0xFF00U)
#define VPU_CMD_SET_FB_UPDATE_INDICES_MVCOL_IDX_SHIFT (8U)
#define VPU_CMD_SET_FB_UPDATE_INDICES_MVCOL_IDX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_UPDATE_INDICES_MVCOL_IDX_SHIFT)) & VPU_CMD_SET_FB_UPDATE_INDICES_MVCOL_IDX_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_8 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_8_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_8_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_8_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_8_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_8_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP - TEMPORAL_LAYER_0_QP */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_I_QP_MASK (0x3FU)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_I_QP_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_I_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_I_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_I_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_P_QP_MASK (0xFC0U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_P_QP_SHIFT (6U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_P_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_P_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_P_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_B_QP_MASK (0x3F000U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_B_QP_SHIFT (12U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_B_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_B_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_0_QP_B_QP_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_9 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_9_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_9_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_9_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_9_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_9_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP - TEMPORAL_LAYER_1_QP */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_I_QP_MASK (0x3FU)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_I_QP_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_I_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_I_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_I_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_P_QP_MASK (0xFC0U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_P_QP_SHIFT (6U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_P_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_P_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_P_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_B_QP_MASK (0x3F000U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_B_QP_SHIFT (12U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_B_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_B_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_1_QP_B_QP_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_A - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_A_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_A_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_A_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_A_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_A_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP - TEMPORAL_LAYER_2_QP */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_I_QP_MASK (0x3FU)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_I_QP_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_I_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_I_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_I_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_P_QP_MASK (0xFC0U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_P_QP_SHIFT (6U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_P_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_P_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_P_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_B_QP_MASK (0x3F000U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_B_QP_SHIFT (12U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_B_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_B_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_2_QP_B_QP_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_B - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_B_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_B_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_B_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_B_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_B_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP - TEMPORAL_LAYER_3_QP */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_I_QP_MASK (0x3FU)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_I_QP_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_I_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_I_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_I_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_P_QP_MASK (0xFC0U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_P_QP_SHIFT (6U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_P_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_P_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_P_QP_MASK)

#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_B_QP_MASK (0x3F000U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_B_QP_SHIFT (12U)
#define VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_B_QP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_B_QP_SHIFT)) & VPU_CMD_ENC_SET_PARAM_TEMPORAL_LAYER_3_QP_B_QP_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_C - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_C_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_C_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_C_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_C_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_C_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_SCL_SRC_SIZE - SCALER SRC SIZE */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_SCL_SRC_SIZE_PIC_WIDTH_MASK (0xFFFFU)
#define VPU_CMD_ENC_SET_PARAM_SCL_SRC_SIZE_PIC_WIDTH_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_SCL_SRC_SIZE_PIC_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SCL_SRC_SIZE_PIC_WIDTH_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SCL_SRC_SIZE_PIC_WIDTH_MASK)

#define VPU_CMD_ENC_SET_PARAM_SCL_SRC_SIZE_PIC_HEIGHT_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_SET_PARAM_SCL_SRC_SIZE_PIC_HEIGHT_SHIFT (16U)
#define VPU_CMD_ENC_SET_PARAM_SCL_SRC_SIZE_PIC_HEIGHT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SCL_SRC_SIZE_PIC_HEIGHT_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SCL_SRC_SIZE_PIC_HEIGHT_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_D - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_D_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_D_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_D_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_D_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_D_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_SCL_PARAM - SCALER PARAMETER */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_SCL_PARAM_SCL_EN_MASK (0x1U)
#define VPU_CMD_ENC_SET_PARAM_SCL_PARAM_SCL_EN_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_SCL_PARAM_SCL_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SCL_PARAM_SCL_EN_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SCL_PARAM_SCL_EN_MASK)

#define VPU_CMD_ENC_SET_PARAM_SCL_PARAM_SCL_COEF_MODE_MASK (0x6U)
#define VPU_CMD_ENC_SET_PARAM_SCL_PARAM_SCL_COEF_MODE_SHIFT (1U)
#define VPU_CMD_ENC_SET_PARAM_SCL_PARAM_SCL_COEF_MODE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SCL_PARAM_SCL_COEF_MODE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SCL_PARAM_SCL_COEF_MODE_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_E - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_E_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_E_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_E_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_E_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_E_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_Y2Y_PARAM - Y2Y PARAMETER */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_Y2Y_PARAM_Y2Y_MODE_MASK (0x3U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_PARAM_Y2Y_MODE_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_PARAM_Y2Y_MODE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_Y2Y_PARAM_Y2Y_MODE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_Y2Y_PARAM_Y2Y_MODE_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_F - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_F_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_F_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_F_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_F_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_F_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_10 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_10_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_10_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_10_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_10_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_10_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_SFS_PARAM - CONTROL REGISTER OF SUB FRAME SYNC */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_SFS_PARAM_SUB_FRAME_SYNC_ON_MASK (0x1U)
#define VPU_CMD_ENC_SET_PARAM_SFS_PARAM_SUB_FRAME_SYNC_ON_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_SFS_PARAM_SUB_FRAME_SYNC_ON(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SFS_PARAM_SUB_FRAME_SYNC_ON_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SFS_PARAM_SUB_FRAME_SYNC_ON_MASK)

#define VPU_CMD_ENC_SET_PARAM_SFS_PARAM_SUB_FRAME_SYNC_TYPE_MASK (0x2U)
#define VPU_CMD_ENC_SET_PARAM_SFS_PARAM_SUB_FRAME_SYNC_TYPE_SHIFT (1U)
#define VPU_CMD_ENC_SET_PARAM_SFS_PARAM_SUB_FRAME_SYNC_TYPE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_SFS_PARAM_SUB_FRAME_SYNC_TYPE_SHIFT)) & VPU_CMD_ENC_SET_PARAM_SFS_PARAM_SUB_FRAME_SYNC_TYPE_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_11 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_11_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_11_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_11_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_11_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_11_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CROP_ENABLE - PRE PROCESSING CROP DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CROP_ENABLE_CROP_EN_MASK (0x1U)
#define VPU_CMD_ENC_SET_PARAM_CROP_ENABLE_CROP_EN_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CROP_ENABLE_CROP_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CROP_ENABLE_CROP_EN_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CROP_ENABLE_CROP_EN_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_12 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_12_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_12_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_12_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_12_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_12_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CROP_POS - CONTROL REGISTER OF CROP START */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CROP_POS_CROP_START_Y_MASK (0xFFFFU)
#define VPU_CMD_ENC_SET_PARAM_CROP_POS_CROP_START_Y_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CROP_POS_CROP_START_Y(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CROP_POS_CROP_START_Y_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CROP_POS_CROP_START_Y_MASK)

#define VPU_CMD_ENC_SET_PARAM_CROP_POS_CROP_START_X_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_SET_PARAM_CROP_POS_CROP_START_X_SHIFT (16U)
#define VPU_CMD_ENC_SET_PARAM_CROP_POS_CROP_START_X(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CROP_POS_CROP_START_X_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CROP_POS_CROP_START_X_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_13 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_13_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_13_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_13_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_13_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_13_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_CROP_SRC_SIZE - CROP_SRC SIZE */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_CROP_SRC_SIZE_PIC_WIDTH_MASK (0xFFFFU)
#define VPU_CMD_ENC_SET_PARAM_CROP_SRC_SIZE_PIC_WIDTH_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_CROP_SRC_SIZE_PIC_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CROP_SRC_SIZE_PIC_WIDTH_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CROP_SRC_SIZE_PIC_WIDTH_MASK)

#define VPU_CMD_ENC_SET_PARAM_CROP_SRC_SIZE_PIC_HEIGHT_MASK (0xFFFF0000U)
#define VPU_CMD_ENC_SET_PARAM_CROP_SRC_SIZE_PIC_HEIGHT_SHIFT (16U)
#define VPU_CMD_ENC_SET_PARAM_CROP_SRC_SIZE_PIC_HEIGHT(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_CROP_SRC_SIZE_PIC_HEIGHT_SHIFT)) & VPU_CMD_ENC_SET_PARAM_CROP_SRC_SIZE_PIC_HEIGHT_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_14 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_14_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_14_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_14_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_14_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_14_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_15 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_15_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_15_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_15_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_15_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_15_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_Y2Y_DATA_0 - Y2Y DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_IN_MIN_MASK (0x3FFU)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_IN_MIN_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_IN_MIN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_IN_MIN_SHIFT)) & VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_IN_MIN_MASK)

#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_IN_MAX_MASK (0xFFC00U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_IN_MAX_SHIFT (10U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_IN_MAX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_IN_MAX_SHIFT)) & VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_IN_MAX_MASK)

#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_OUT_MIN_MASK (0x3FF00000U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_OUT_MIN_SHIFT (20U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_OUT_MIN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_OUT_MIN_SHIFT)) & VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_0_LUMA_OUT_MIN_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_16 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_16_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_16_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_16_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_16_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_16_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_Y2Y_DATA_1 - Y2Y DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_LUMA_OUT_MAX_MASK (0x3FFU)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_LUMA_OUT_MAX_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_LUMA_OUT_MAX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_LUMA_OUT_MAX_SHIFT)) & VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_LUMA_OUT_MAX_MASK)

#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_CHR_IN_MIN_MASK (0xFFC00U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_CHR_IN_MIN_SHIFT (10U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_CHR_IN_MIN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_CHR_IN_MIN_SHIFT)) & VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_CHR_IN_MIN_MASK)

#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_CHR_IN_MAX_MASK (0x3FF00000U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_CHR_IN_MAX_SHIFT (20U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_CHR_IN_MAX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_CHR_IN_MAX_SHIFT)) & VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_1_CHR_IN_MAX_MASK)
/*! @} */

/*! @name CMD_SET_FB_MV_COL_PRE_ENT - Dual col buffer address */
/*! @{ */

#define VPU_CMD_SET_FB_MV_COL_PRE_ENT_ADDR_DUAL_COL_MASK (0xFFFFFFFFU)
#define VPU_CMD_SET_FB_MV_COL_PRE_ENT_ADDR_DUAL_COL_SHIFT (0U)
#define VPU_CMD_SET_FB_MV_COL_PRE_ENT_ADDR_DUAL_COL(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_SET_FB_MV_COL_PRE_ENT_ADDR_DUAL_COL_SHIFT)) & VPU_CMD_SET_FB_MV_COL_PRE_ENT_ADDR_DUAL_COL_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_17 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_17_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_17_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_17_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_17_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_17_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name CMD_ENC_SET_PARAM_Y2Y_DATA_2 - Y2Y DATA */
/*! @{ */

#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_2_CHR_OUT_MIN_MASK (0x3FFU)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_2_CHR_OUT_MIN_SHIFT (0U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_2_CHR_OUT_MIN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_2_CHR_OUT_MIN_SHIFT)) & VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_2_CHR_OUT_MIN_MASK)

#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_2_CHR_OUT_MAX_MASK (0xFFC00U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_2_CHR_OUT_MAX_SHIFT (10U)
#define VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_2_CHR_OUT_MAX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_2_CHR_OUT_MAX_SHIFT)) & VPU_CMD_ENC_SET_PARAM_Y2Y_DATA_2_CHR_OUT_MAX_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_18 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_18_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_18_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_18_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_18_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_18_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_19 - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_19_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_19_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_19_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_19_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_19_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1A - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1A_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1A_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1A_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1A_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1A_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1B - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1B_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1B_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1B_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1B_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1B_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1C - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1C_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1C_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1C_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1C_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1C_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1D - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1D_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1D_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1D_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1D_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1D_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1E - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1E_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1E_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1E_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1E_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1E_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1F - Address of prefix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1F_PREFIX_SEI_NAL_DATA_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1F_PREFIX_SEI_NAL_DATA_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1F_PREFIX_SEI_NAL_DATA_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1F_PREFIX_SEI_NAL_DATA_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_PREFIX_SEI_NAL_ADDR_1F_PREFIX_SEI_NAL_DATA_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_0 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_0_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_0_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_0_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_0_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_0_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_2 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_2_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_2_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_2_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_2_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_2_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_3 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_3_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_3_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_3_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_3_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_3_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_4 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_4_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_4_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_4_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_4_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_4_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_5 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_5_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_5_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_5_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_5_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_5_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_6 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_6_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_6_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_6_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_6_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_6_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_7 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_7_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_7_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_7_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_7_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_7_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_8 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_8_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_8_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_8_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_8_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_8_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_9 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_9_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_9_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_9_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_9_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_9_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_A - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_A_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_A_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_A_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_A_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_A_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_B - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_B_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_B_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_B_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_B_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_B_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_C - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_C_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_C_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_C_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_C_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_C_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_D - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_D_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_D_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_D_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_D_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_D_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_E - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_E_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_E_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_E_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_E_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_E_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_F - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_F_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_F_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_F_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_F_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_F_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_10 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_10_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_10_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_10_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_10_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_10_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_11 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_11_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_11_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_11_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_11_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_11_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_12 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_12_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_12_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_12_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_12_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_12_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_13 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_13_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_13_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_13_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_13_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_13_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_14 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_14_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_14_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_14_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_14_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_14_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_15 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_15_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_15_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_15_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_15_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_15_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_16 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_16_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_16_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_16_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_16_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_16_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_17 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_17_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_17_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_17_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_17_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_17_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_18 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_18_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_18_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_18_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_18_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_18_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_19 - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_19_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_19_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_19_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_19_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_19_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1A - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1A_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1A_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1A_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1A_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1A_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1B - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1B_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1B_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1B_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1B_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1B_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1C - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1C_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1C_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1C_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1C_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1C_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1D - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1D_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1D_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1D_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1D_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1D_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1E - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1E_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1E_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1E_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1E_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1E_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name RET_DEC_COLOR_CONFIG - Color config */
/*! @{ */

#define VPU_RET_DEC_COLOR_CONFIG_COLOR_DESCRIPTION_PRESENT_FLAG_MASK (0x1U)
#define VPU_RET_DEC_COLOR_CONFIG_COLOR_DESCRIPTION_PRESENT_FLAG_SHIFT (0U)
#define VPU_RET_DEC_COLOR_CONFIG_COLOR_DESCRIPTION_PRESENT_FLAG(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_DEC_COLOR_CONFIG_COLOR_DESCRIPTION_PRESENT_FLAG_SHIFT)) & VPU_RET_DEC_COLOR_CONFIG_COLOR_DESCRIPTION_PRESENT_FLAG_MASK)

#define VPU_RET_DEC_COLOR_CONFIG_COLOR_PRIMARIES_MASK (0x1FEU)
#define VPU_RET_DEC_COLOR_CONFIG_COLOR_PRIMARIES_SHIFT (1U)
#define VPU_RET_DEC_COLOR_CONFIG_COLOR_PRIMARIES(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_DEC_COLOR_CONFIG_COLOR_PRIMARIES_SHIFT)) & VPU_RET_DEC_COLOR_CONFIG_COLOR_PRIMARIES_MASK)

#define VPU_RET_DEC_COLOR_CONFIG_TRANSFER_CHARACTERISTICS_MASK (0x1FE00U)
#define VPU_RET_DEC_COLOR_CONFIG_TRANSFER_CHARACTERISTICS_SHIFT (9U)
#define VPU_RET_DEC_COLOR_CONFIG_TRANSFER_CHARACTERISTICS(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_DEC_COLOR_CONFIG_TRANSFER_CHARACTERISTICS_SHIFT)) & VPU_RET_DEC_COLOR_CONFIG_TRANSFER_CHARACTERISTICS_MASK)

#define VPU_RET_DEC_COLOR_CONFIG_MATRIX_COEFFICIENTS_MASK (0x1FE0000U)
#define VPU_RET_DEC_COLOR_CONFIG_MATRIX_COEFFICIENTS_SHIFT (17U)
#define VPU_RET_DEC_COLOR_CONFIG_MATRIX_COEFFICIENTS(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_DEC_COLOR_CONFIG_MATRIX_COEFFICIENTS_SHIFT)) & VPU_RET_DEC_COLOR_CONFIG_MATRIX_COEFFICIENTS_MASK)

#define VPU_RET_DEC_COLOR_CONFIG_COLOR_RANGE_MASK (0x2000000U)
#define VPU_RET_DEC_COLOR_CONFIG_COLOR_RANGE_SHIFT (25U)
#define VPU_RET_DEC_COLOR_CONFIG_COLOR_RANGE(x)  (((uint32_t)(((uint32_t)(x)) << VPU_RET_DEC_COLOR_CONFIG_COLOR_RANGE_SHIFT)) & VPU_RET_DEC_COLOR_CONFIG_COLOR_RANGE_MASK)

#define VPU_RET_DEC_COLOR_CONFIG_CHROMA_SAMPLE_POSITION_MASK (0xC000000U)
#define VPU_RET_DEC_COLOR_CONFIG_CHROMA_SAMPLE_POSITION_SHIFT (26U)
#define VPU_RET_DEC_COLOR_CONFIG_CHROMA_SAMPLE_POSITION(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_DEC_COLOR_CONFIG_CHROMA_SAMPLE_POSITION_SHIFT)) & VPU_RET_DEC_COLOR_CONFIG_CHROMA_SAMPLE_POSITION_MASK)

#define VPU_RET_DEC_COLOR_CONFIG_COLOR_SPACE_MASK (0x70000000U)
#define VPU_RET_DEC_COLOR_CONFIG_COLOR_SPACE_SHIFT (28U)
#define VPU_RET_DEC_COLOR_CONFIG_COLOR_SPACE(x)  (((uint32_t)(((uint32_t)(x)) << VPU_RET_DEC_COLOR_CONFIG_COLOR_SPACE_SHIFT)) & VPU_RET_DEC_COLOR_CONFIG_COLOR_SPACE_MASK)
/*! @} */

/*! @name RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1F - Address of suffix SEI nal data for current ENC_PIC */
/*! @{ */

#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1F_SUFFIX_SEI_NAL_ADDR_MASK (0xFFFFFFFFU)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1F_SUFFIX_SEI_NAL_ADDR_SHIFT (0U)
#define VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1F_SUFFIX_SEI_NAL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1F_SUFFIX_SEI_NAL_ADDR_SHIFT)) & VPU_RET_ENC_FLUSH_CMD_SUFFIX_SEI_NAL_ADDR_1F_SUFFIX_SEI_NAL_ADDR_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_PDBG_CTRL - V-CPU Debugger Control */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_STEP_MASK (0x1U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_STEP_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_STEP(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_STEP_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_STEP_MASK)

#define VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_RESUME_MASK (0x2U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_RESUME_SHIFT (1U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_RESUME(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_RESUME_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_RESUME_MASK)

#define VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_STABLEBRK_MASK (0x4U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_STABLEBRK_SHIFT (2U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_STABLEBRK(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_STABLEBRK_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_STABLEBRK_MASK)

#define VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_IMMBRK_MASK (0x8U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_IMMBRK_SHIFT (3U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_IMMBRK(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_IMMBRK_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_PDBG_CTRL_IMMBRK_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_PDBG_IDX_REG - V-CPU Debugger Index */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_DBGIDX_MASK (0xFFU)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_DBGIDX_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_DBGIDX(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_DBGIDX_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_DBGIDX_MASK)

#define VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_WRDBG_MASK (0x100U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_WRDBG_SHIFT (8U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_WRDBG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_WRDBG_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_WRDBG_MASK)

#define VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_RDDBG_MASK (0x200U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_RDDBG_SHIFT (9U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_RDDBG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_RDDBG_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_PDBG_IDX_REG_RDDBG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_PDBG_WDATA_REG - V-CPU Debugger Write Data */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_PDBG_WDATA_REG_VPU_PDBG_WDATA_REG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_WDATA_REG_VPU_PDBG_WDATA_REG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_WDATA_REG_VPU_PDBG_WDATA_REG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_PDBG_WDATA_REG_VPU_PDBG_WDATA_REG_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_PDBG_WDATA_REG_VPU_PDBG_WDATA_REG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_PDBG_RDATA_REG - V-CPU Debugger Read Data */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_PDBG_RDATA_REG_VPU_PDBG_RDATA_REG_MASK (0xFFFFFFFFU)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_RDATA_REG_VPU_PDBG_RDATA_REG_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_RDATA_REG_VPU_PDBG_RDATA_REG(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_PDBG_RDATA_REG_VPU_PDBG_RDATA_REG_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_PDBG_RDATA_REG_VPU_PDBG_RDATA_REG_MASK)
/*! @} */

/*! @name CMD_CONTROL_REG_VPU_PDBG_STEP_MASK - V-CPU Debugger Step Mask */
/*! @{ */

#define VPU_CMD_CONTROL_REG_VPU_PDBG_STEP_MASK_STEP_MASK_ENABLE_MASK (0x1U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_STEP_MASK_STEP_MASK_ENABLE_SHIFT (0U)
#define VPU_CMD_CONTROL_REG_VPU_PDBG_STEP_MASK_STEP_MASK_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_CONTROL_REG_VPU_PDBG_STEP_MASK_STEP_MASK_ENABLE_SHIFT)) & VPU_CMD_CONTROL_REG_VPU_PDBG_STEP_MASK_STEP_MASK_ENABLE_MASK)
/*! @} */

/*! @name CMD_GLOBAL_REG_VCPU_RESTART - V-CPU Restart Request */
/*! @{ */

#define VPU_CMD_GLOBAL_REG_VCPU_RESTART_VCPU_RESTART_MASK (0x1U)
#define VPU_CMD_GLOBAL_REG_VCPU_RESTART_VCPU_RESTART_SHIFT (0U)
#define VPU_CMD_GLOBAL_REG_VCPU_RESTART_VCPU_RESTART(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GLOBAL_REG_VCPU_RESTART_VCPU_RESTART_SHIFT)) & VPU_CMD_GLOBAL_REG_VCPU_RESTART_VCPU_RESTART_MASK)
/*! @} */

/*! @name CMD_GLOBAL_REG_OPTION - Remap Control */
/*! @{ */

#define VPU_CMD_GLOBAL_REG_OPTION_REMAP_PSIZE_MASK (0x1FFU)
#define VPU_CMD_GLOBAL_REG_OPTION_REMAP_PSIZE_SHIFT (0U)
#define VPU_CMD_GLOBAL_REG_OPTION_REMAP_PSIZE(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GLOBAL_REG_OPTION_REMAP_PSIZE_SHIFT)) & VPU_CMD_GLOBAL_REG_OPTION_REMAP_PSIZE_MASK)

#define VPU_CMD_GLOBAL_REG_OPTION_REMAP_PAGE_SIZE_EN_MASK (0x800U)
#define VPU_CMD_GLOBAL_REG_OPTION_REMAP_PAGE_SIZE_EN_SHIFT (11U)
#define VPU_CMD_GLOBAL_REG_OPTION_REMAP_PAGE_SIZE_EN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GLOBAL_REG_OPTION_REMAP_PAGE_SIZE_EN_SHIFT)) & VPU_CMD_GLOBAL_REG_OPTION_REMAP_PAGE_SIZE_EN_MASK)

#define VPU_CMD_GLOBAL_REG_OPTION_REMAP_IDX_MASK (0xF000U)
#define VPU_CMD_GLOBAL_REG_OPTION_REMAP_IDX_SHIFT (12U)
#define VPU_CMD_GLOBAL_REG_OPTION_REMAP_IDX(x)   (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GLOBAL_REG_OPTION_REMAP_IDX_SHIFT)) & VPU_CMD_GLOBAL_REG_OPTION_REMAP_IDX_MASK)

#define VPU_CMD_GLOBAL_REG_OPTION_ENDIAN_MASK    (0xF0000U)
#define VPU_CMD_GLOBAL_REG_OPTION_ENDIAN_SHIFT   (16U)
#define VPU_CMD_GLOBAL_REG_OPTION_ENDIAN(x)      (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GLOBAL_REG_OPTION_ENDIAN_SHIFT)) & VPU_CMD_GLOBAL_REG_OPTION_ENDIAN_MASK)

#define VPU_CMD_GLOBAL_REG_OPTION_REMAP_GLOBEN_MASK (0x80000000U)
#define VPU_CMD_GLOBAL_REG_OPTION_REMAP_GLOBEN_SHIFT (31U)
#define VPU_CMD_GLOBAL_REG_OPTION_REMAP_GLOBEN(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GLOBAL_REG_OPTION_REMAP_GLOBEN_SHIFT)) & VPU_CMD_GLOBAL_REG_OPTION_REMAP_GLOBEN_MASK)
/*! @} */

/*! @name CMD_GLOBAL_REG_VPU_REMAP_VADDR - Remap Virutal Address */
/*! @{ */

#define VPU_CMD_GLOBAL_REG_VPU_REMAP_VADDR_VPU_REMAP_VADDR_MASK (0xFFFFF000U)
#define VPU_CMD_GLOBAL_REG_VPU_REMAP_VADDR_VPU_REMAP_VADDR_SHIFT (12U)
#define VPU_CMD_GLOBAL_REG_VPU_REMAP_VADDR_VPU_REMAP_VADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GLOBAL_REG_VPU_REMAP_VADDR_VPU_REMAP_VADDR_SHIFT)) & VPU_CMD_GLOBAL_REG_VPU_REMAP_VADDR_VPU_REMAP_VADDR_MASK)
/*! @} */

/*! @name CMD_GLOBAL_REG_VPU_REMAP_PADDR - Remap Physical Address */
/*! @{ */

#define VPU_CMD_GLOBAL_REG_VPU_REMAP_PADDR_VPU_REMAP_PADDR_MASK (0xFFFFF000U)
#define VPU_CMD_GLOBAL_REG_VPU_REMAP_PADDR_VPU_REMAP_PADDR_SHIFT (12U)
#define VPU_CMD_GLOBAL_REG_VPU_REMAP_PADDR_VPU_REMAP_PADDR(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GLOBAL_REG_VPU_REMAP_PADDR_VPU_REMAP_PADDR_SHIFT)) & VPU_CMD_GLOBAL_REG_VPU_REMAP_PADDR_VPU_REMAP_PADDR_MASK)
/*! @} */

/*! @name CMD_GLOBAL_REG_VPU_REMAP_CORE_START_GLOBAL - VPU Start Request */
/*! @{ */

#define VPU_CMD_GLOBAL_REG_VPU_REMAP_CORE_START_GLOBAL_VPU_REMAP_CORE_START_GLOBAL_MASK (0x1U)
#define VPU_CMD_GLOBAL_REG_VPU_REMAP_CORE_START_GLOBAL_VPU_REMAP_CORE_START_GLOBAL_SHIFT (0U)
#define VPU_CMD_GLOBAL_REG_VPU_REMAP_CORE_START_GLOBAL_VPU_REMAP_CORE_START_GLOBAL(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GLOBAL_REG_VPU_REMAP_CORE_START_GLOBAL_VPU_REMAP_CORE_START_GLOBAL_SHIFT)) & VPU_CMD_GLOBAL_REG_VPU_REMAP_CORE_START_GLOBAL_VPU_REMAP_CORE_START_GLOBAL_MASK)
/*! @} */

/*! @name CMD_GLOBAL_REG_COMMAND_GLOBAL - Command */
/*! @{ */

#define VPU_CMD_GLOBAL_REG_COMMAND_GLOBAL_COMMAND_MASK (0xFFFFFFFFU)
#define VPU_CMD_GLOBAL_REG_COMMAND_GLOBAL_COMMAND_SHIFT (0U)
#define VPU_CMD_GLOBAL_REG_COMMAND_GLOBAL_COMMAND(x) (((uint32_t)(((uint32_t)(x)) << VPU_CMD_GLOBAL_REG_COMMAND_GLOBAL_COMMAND_SHIFT)) & VPU_CMD_GLOBAL_REG_COMMAND_GLOBAL_COMMAND_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group VPU_Register_Masks */


/*!
 * @}
 */ /* end of group VPU_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_VPU_H_ */

