<html>
<head>
  <style type="text/css">
    p.p1 {margin-left: 0.5cm; line-height: 5.0px; font: 16.0px Helvetica; min-height: 15.0px}
    p.p2 { margin-left: 0.5cm; text-align: center; font: 16.0px sans-serif; color: #ffff00}
    p.p3 {text-align: center; font: 16.0px Helvetica; color: #ffff00}
    p.p4 {font-weight:bold; margin-left: 0.5cm; font: 16.0px Verdana; color: #ffff00}
    p.p5 {margin-left: 0.5cm; line-height: 5.0px; font: 14.0px sans-serif; color: #ffff00}
    p.p6 {margin-left: 0.5cm; line-height: 5.0px; font: 14.0px sans-serif; color: #ffff00}
    p.p7 {margin-left: 0.5cm; line-height: 5.0px; font: 16.0px Helvetica}
    p.p8 {margin-left: 0.5cm;  line-height: 5.0px; font: 14.0px Helvetica; min-height: 16.0px}
    p.p9 {margin-left: 0.5cm;  font: 14.0px sans-serif; color: #ffff00}
    table.t1 {width: 760px; border: solid; border-width: 1px; border-color: #000000;}
    td.td1 {vertical-align: middle; display: table-cell; border: solid; border-width: 1px; border-color: #000000; background-color: #355e00;}
    td.td2 {min-width: 125px; vertical-align: middle; display: table-cell; border: solid; border-width: 1px; border-color: #000000; background-color: #5c8526;}
    td.td3 {vertical-align: middle; display: table-cell; border: solid; border-width: 1px; border-color: #000000; background-color: #5c8526;}
    td.td4 {vertical-align: middle; display: table-cell; border: solid; border-width: 1px; border-color: #000000; background-color: #5c8526;}
    td.td5 {vertical-align: middle; display: table-cell; border: solid; border-width: 1px; border-color: #000000; background-color: #5c8526;}
  </style>
</head>
<body>
<p class="p1"><br></p>
<table cellspacing="0" cellpadding="0" class="t1">
  <tbody>
    <tr>
      <td colspan="2" valign="middle" class="td1">
        <p class="p2"><b>Saturday - September 01st</b></p>
      </td>
    </tr>
    <tr>
      <td valign="top" class="td2">
        <p class="p3">8:30 - 10:10</p>
      </td>
      <td valign="top" class="td3">
        <p class="p4"><b>SFORUM I</b></p>
        <p class="p4">Chair: TBD</p>
        <p class="p7"><b>Oral Presentations </b>--- 15 minutes + 5 minutes (questions) for each paper</p>
        <p class="p4"><i>- A 40 mV/4 uW CMOS Colpitts Oscillator with Additional Positive Feedback at 2.12 GHz</i></p>
        <p class="p6">Rodrigo Eduardo Rottava and Fernando Rangel de Sousa</p>
        <p class="p6">Universidade Federal de Santa Catarina - UFSC, SC, Brazil</p>
        <p class="p4"><i>- A 6-bit, 0.1-V DAC Based on an M-2M Ladder Network in IBM 130 nm CMOS</i></p>
        <p class="p6">Adan Kvitschal, Carlyle Câmara Santos Júnior, Leonardo Kessler Slongo, Ronaldo Martins da Ponte and Carlos Galup-Montoro</p>
        <p class="p6">Universidade Federal de Santa Catarina - UFSC, SC, Brazil</p>
        <p class="p6">Chipus Microelectronics, SC, Brazil</p>
        <p class="p4"><i>- Energy Evaluation of Nanometer CMOS Technologies</i></p>
        <p class="p6">Cícero Nunes, Cristina Meinhardt and Paulo F. Butzen</p>
        <p class="p6">Universidade Federal do Rio Grande do Sul - UFRGS, RS, Brazil</p>
        <p class="p6">Universidade Federal do Rio Grande - FURG, RS, Brazil</p>
        <p class="p4"><i>- Full Adder Cells Evaluation for Subthreshold Operation on 32nm CMOS Technology</i></p>
        <p class="p6">Augusto Neutzling, Cristina Meinhardt and Paulo Butzen</p>
        <p class="p6">Universidade Federal do Rio Grande do Sul - UFRGS, RS, Brazil</p>
        <p class="p6">Universidade Federal do Rio Grande - FURG, RS, Brazil</p>
        <p class="p7"><b>Poster Flash Presentation </b>--- 2 minutes for each poster</p>
        <p class="p4"><i>- Ramp Generator for ADC Built-In-Self Test</i></p>
        <p class="p6">Bruno Winkeler and Raimundo Freire</p>
        <p class="p6">Universidade Federal de Campina Grande – UFCG, PB, Brazil</p>
        <p class="p4"><i>- 2D Numerical Modeling of Hall Effect Devices</i></p>
        <p class="p6">Fabio Geronimo da Costa, Luis Gustavo Bonifácio Gomes and Marcus Vinicius Batistuta</p>
        <p class="p6">Universidade de Brasilia – UNB, DF, Brazil</p>
        <p class="p4"><i>- Design Methodology for Class E Power Oscillators</i></p>
        <p class="p6">Rafael Mendes Duarte, Rodrigo Luiz de Oliveira Pinto and Fernando Rangel de Sousa</p>
        <p class="p6">Universidade Federal de Santa Catarina - UFSC, SC, Brazil</p>
        <p class="p4"><i>-Evaluating Technology Mapping Methods for QCA Devices<i></p>
        <p class="p6">Stéphano Gonçalves, Julio S. Domingues Jr, Melissa S.R. Colvara, Leomar S. da Rosa Jr and Felipe S. Marques</p>
        <p class="p6">Universidade Federal de Pelotas - UFPel, RS, Brazil</p>
        <p class="p4"><i>- A New Module of Switchcraft Tool to Incorporate Delay and Power Consumption Estimatives<i></p>
        <p class="p6">Oendel Merlo, Alberto Junior, Felipe Marranghello, Renato Ribas and André Reis</p>
        <p class="p6">Universidade Federal do Rio Grande do Sul - UFRGS, RS, Brazil</p>
        <p class="p4"><i>- Boolean Representation Code – An Efficient Method to Represent Boolean Functions</i></p>
        <p class="p6">Vinicius Possani, Renato Souza, Julio Domingues, Felipe Marques and Leomar Rosa</p>
        <p class="p6">Universidade Federal de Pelotas - UFPel, RS, Brazil</p>
      </td>
    </tr>
  </tbody>
</table>
<p class="p6"></p>
<table cellspacing="0" cellpadding="0" class="t1">
  <tbody>
    <tr>
      <td colspan="2" valign="middle" class="td1">
        <p class="p2"><b>Saturday - September 01st</b></p>
      </td>
    </tr>
    <tr>
      <td valign="top" class="td2">
        <p class="p3">14:00 - 15:40</p>
      </td>
      <td valign="top" class="td3">
        <p class="p5"><b>SFORUM II</b></p>
        <p class="p6">Chair: TBD</p>
        <p class="p1"><br></p>
        <p class="p4"><b>Oral Presentations </b>--- 15 minutes + 5 minutes (questions) for each paper</p>
        <p class="p4"><i>- Analysis of Photocurrent and Quantum Efficiency of PIN CMOS and PIN SOI Photodiodes</i></p>
        <p class="p6">Carla Novo and Renato Giacomini</p>
        <p class="p6">Centro Universitário da FEI, SP, Brazil</p>
        <p class="p4"><i>- Power Conditioning for Solar Panels</i></p>
        <p class="p6">Lays Alves Fernades de Faria, Gustavo Vinicius Martins Arvelos and Marcus Vinicius Batistuta</p>
        <p class="p6">Universidade de Brasilia – UNB, DF, Brazil</p>
        <p class="p4"><i>- Zero-Threshold-Voltage MOSFETs: A Survey<i></p>
        <p class="p6">Carlyle Câmara Santos Júnior, Diego Deotti, Ronaldo Martins da Ponte, Márcio Bender Machado and Márcio Cherem Schneider</p>
        <p class="p6">Universidade Federal de Santa Catarina - UFSC, SC, Brazil</p>
        <p class="p6">Floripa Design House, SC, Brazil</p>
        <p class="p4"><i>- Study of Low Temperature Influence on the Operation of Current Mirrors Using Graded-Channel SOI MOSFET<i></p>
        <p class="p6">Bruna Paz, Michelly Souza and Marcelo Pavanello</p>
        <p class="p6">Centro Universitário da FEI, SP, Brazil</p>
        <p class="p7"><b>Poster Flash Presentation </b>--- 2 minutes for each poster</p>
        <p class="p4"><i>- Evaluation of data flow experiments in the IPNoSys NoC</i></p>
        <p class="p6">Jefferson Lemos, Jonathan Mesquita, Edgard Correa, Sílvio Fernandes and Márcio Kreutz</p>
        <p class="p6">Universidade Federal do Rio Grande do Norte – UFRN, RN, Brazil</p>
        <p class="p4"><i>- Functional Verification of Verilog Design using a VERISC Methodology Testbench Approach</i></p>
        <p class="p6">Adriana Ferreira de Brito, Raphael de Souza Neves and Karina Rocha Gomes da Silva</p>
        <p class="p6">Universidade Federal de Goiás - UFG, GO, Brazil</p>
        <p class="p6"><i>- Graphical Environment Tool for Testbench Conception<i></p>
        <p class="p6">Marcelo Pereira Barros, Alex Mendes Martins, Karina Rocha Gomes da Silva, Cássio Leonardo Rodrigues and Adriano César Santana</p>
        <p class="p6">Universidade Federal de Goiás - UFG, GO, Brazil</p>
        <p class="p4"><i>- Simulation Domains for Networked Embedded Systems</i></p>
        <p class="p6">Hugo Bitencourt, Adriano da Cunha and Diogenes da Silva</p>
        <p class="p6">Universidade Federal de Minas Gerais – UFMG, MG, Brazil</p>
        <p class="p4"><i>- Software Solution for Hardware Optimization of 1-D DCT of the HEVC</i></p>
        <p class="p6">Ruhan Conceição, Ricardo Jeske, Luciano Agostini and Julio C. B. Mattos</p>
        <p class="p6">Universidade Federal de Pelotas - UFPel, RS, Brazil</p>
        <p class="p1"><br></p>
      </td>
    </tr>
  </tbody>
</table>
<p class="p1"><br></p>
<table cellspacing="0" cellpadding="0" class="t1">
  <tbody>
    <tr>
      <td colspan="2" valign="middle" class="td1">
        <p class="p2"><b>Sunday - September 02nd</b></p>
      </td>
    </tr>
    <tr>
      <td valign="top" class="td2">
        <p class="p3">8:30 - 10:10</p>
      </td>
      <td valign="top" class="td3">
        <p class="p5"><b>SFORUM III</b></p>
        <p class="p6">Chair: TBD</p>
        <p class="p7"><b>Oral Presentations </b>--- 15 minutes + 5 minutes (questions) for each paper</p>
        <p class="p4"><i>- A Hardware-assisted Modulo Scheduling, Placement and Routing Algorithm for Stream Computation in Coarse-Grained Reconfigurable Architectures</i></p>
        <p class="p6">Waldir Meireles and Ricardo Ferreira</p>
        <p class="p6">Universidade Federal de Viçosa - UFV, MG, Brazil</p>
        <p class="p4"><i>- New Quarter Random Search Motion Estimation Algorithm: A Great Quality-Cost Trade-Off</i></p>
        <p class="p6">Cássio Cristani, Pargles Dall'Oglio, Marcelo Porto and Luciano Agostini</p>
        <p class="p6">Universidade Federal de Pelotas - UFPel, RS, Brazil</p>
        <p class="p4"><i>- P-Matching for Read-Once Functions</i></p>
        <p class="p6">Anderson Santos da Silva, Vinicius Callegaro, Renato Ribas and André Reis</p>
        <p class="p6">Universidade Federal do Rio Grande do Sul - UFRGS, RS, Brazil</p>
        <p class="p4"><i>- Automatic OTA Miller Design by Optimization Procedure Using Simulated Annealing<i></p>
        <p class="p6">Lucas Severo, Dionatas Longaretti and Alessandro Girardi</p>
        <p class="p6">Universidade Federal do Pampa – UNIPAMPA, RS, Brazil</p>
        <p class="p7"><b>Poster Flash Presentation </b>--- 2 minutes for each poster</p>
        <p class="p4"><i>- A FPGA-based Robotics Platform: Sensing and Control Aspects</i></p>
        <p class="p6">Marcel Danilo Alves Siqueira, Julio Conforto and Marcos Banheti Rabello Vallim</p>
        <p class="p6">Universidade Tecnológica Federal do Paraná – UTFPR, PR, Brazil</p>
        <p class="p4"><i>- Microprocessors Datapath Design: Evaluating Complexity, Performance and Area<i></p>
        <p class="p6">Thiago R. B. da Silva Soares, Laysson Oliveira Luz, Ramon Santos Nepomuceno</p>
        <p class="p6">Universidade Federal do Piauí – UFPI, PI, Brazil</p>
        <p class="p4"><i>- MARISCO: A Multi-Core Platform</i></p>
        <p class="p6">Laysson Oliveira Luz and Thiago R. B. da Silva Soares</p>
        <p class="p6">Universidade Federal do Piauí – UFPI, PI, Brazil</p>
        <p class="p4"><i>- Project of DMT modulator in Multicore DSP with FFT Coprocessor</i></p>
        <p class="p6">Marcus Ribeiro, Fabricio Silva, Leonardo Ramalho and Aldebaro Klautau</p>
        <p class="p6">Universidade Federal do Pará – UFPA, PA, Brazil</p>
        <p class="p4"><i>- A Comparison Between High Throughput Configurable FFT/IFFT Processors</i></p>
        <p class="p6">Renan Netto, Pedro Michel and José Güntzel</p>
        <p class="p6">Universidade Federal de Santa Catarina - UFSC, SC, Brazil</p>
      </td>
    </tr>
  </tbody>
</table>
</body>
</html>
