Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov  7 00:18:49 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1298)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3346)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1298)
---------------------------
 There are 1298 register/latch pins with no clock driven by root clock pin: count_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3346)
---------------------------------------------------
 There are 3346 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    996.539        0.000                      0                   23        0.324        0.000                      0                   23      499.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin           996.539        0.000                      0                   23        0.324        0.000                      0                   23      499.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      996.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             996.539ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.929ns (26.636%)  route 2.559ns (73.364%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  count_reg[22]/Q
                         net (fo=1, routed)           0.735     6.532    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.633 r  clk_BUFG_inst/O
                         net (fo=1299, routed)        1.824     8.457    clk_BUFG
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.829 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.829    count_reg[20]_i_1_n_5
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.450  1005.341    
                         clock uncertainty           -0.035  1005.305    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062  1005.367    count_reg[22]
  -------------------------------------------------------------------
                         required time                       1005.367    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                996.539    

Slack (MET) :             997.323ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 1.768ns (65.990%)  route 0.911ns (34.010%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.707    count_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.229 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.343    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.457    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.685    count_reg[16]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.019 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.019    count_reg[20]_i_1_n_6
    SLICE_X22Y46         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[21]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                997.323    

Slack (MET) :             997.434ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.657ns (64.520%)  route 0.911ns (35.480%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.707    count_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.229 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.343    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.457    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.685    count_reg[16]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.908 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.908    count_reg[20]_i_1_n_7
    SLICE_X22Y46         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[20]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                997.434    

Slack (MET) :             997.437ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 1.654ns (64.478%)  route 0.911ns (35.522%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.707    count_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.229 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.343    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.457    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.905 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.905    count_reg[16]_i_1_n_6
    SLICE_X22Y45         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[17]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                997.437    

Slack (MET) :             997.458ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 1.633ns (64.185%)  route 0.911ns (35.815%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.707    count_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.229 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.343    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.457    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.884 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.884    count_reg[16]_i_1_n_4
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[19]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                997.458    

Slack (MET) :             997.532ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.559ns (63.112%)  route 0.911ns (36.888%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.707    count_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.229 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.343    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.457    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.810 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.810    count_reg[16]_i_1_n_5
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[18]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                997.532    

Slack (MET) :             997.548ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.543ns (62.872%)  route 0.911ns (37.128%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.707    count_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.229 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.343    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.457    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.794 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.794    count_reg[16]_i_1_n_7
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[16]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                997.548    

Slack (MET) :             997.551ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 1.540ns (62.826%)  route 0.911ns (37.174%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.707    count_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.229 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.343    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.457    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.791 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.791    count_reg[12]_i_1_n_6
    SLICE_X22Y44         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[13]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                997.551    

Slack (MET) :             997.572ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 1.519ns (62.505%)  route 0.911ns (37.495%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.707    count_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.229 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.343    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.457    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.770 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.770    count_reg[12]_i_1_n_4
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[15]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                997.572    

Slack (MET) :             997.646ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_pin rise@1000.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 1.445ns (61.328%)  route 0.911ns (38.672%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 1004.891 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[2]/Q
                         net (fo=1, routed)           0.911     6.707    count_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.229 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.343    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.457    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.696 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.696    count_reg[12]_i_1_n_5
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge) 1000.000  1000.000 r  
    K17                                               0.000  1000.000 r  sysclk (IN)
                         net (fo=0)                   0.000  1000.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1001.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.498  1004.891    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.425  1005.316    
                         clock uncertainty           -0.035  1005.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062  1005.342    count_reg[14]
  -------------------------------------------------------------------
                         required time                       1005.342    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                997.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.787    count_reg_n_0_[0]
    SLICE_X22Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.832    count[0]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    count_reg[0]_i_1_n_7
    SLICE_X22Y41         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[11]/Q
                         net (fo=1, routed)           0.183     1.798    count_reg_n_0_[11]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    count_reg[8]_i_1_n_4
    SLICE_X22Y43         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[3]/Q
                         net (fo=1, routed)           0.183     1.797    count_reg_n_0_[3]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    count_reg[0]_i_1_n_4
    SLICE_X22Y41         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.792    count_reg_n_0_[12]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    count_reg[12]_i_1_n_7
    SLICE_X22Y44         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.792    count_reg_n_0_[16]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    count_reg[16]_i_1_n_7
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[20]/Q
                         net (fo=1, routed)           0.176     1.792    count_reg_n_0_[20]
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    count_reg[20]_i_1_n_7
    SLICE_X22Y46         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.791    count_reg_n_0_[4]
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    count_reg[4]_i_1_n_7
    SLICE_X22Y42         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.787    count_reg_n_0_[0]
    SLICE_X22Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.832    count[0]_i_2_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.938 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.938    count_reg[0]_i_1_n_6
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.792    count_reg_n_0_[12]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.943 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    count_reg[12]_i_1_n_6
    SLICE_X22Y44         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.792    count_reg_n_0_[16]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.943 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    count_reg[16]_i_1_n_6
    SLICE_X22Y45         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[17]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y41    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y43    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y43    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y44    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y44    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y44    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y44    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y45    count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X22Y45    count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y41    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y41    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y41    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y41    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y43    count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X22Y44    count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3350 Endpoints
Min Delay          3350 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/ram/RAM_reg_bram_13/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.800ns  (logic 3.510ns (13.605%)  route 22.290ns (86.395%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=2 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[0]/C
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.524     0.524 f  control_unit/mainDecoder/state_reg[0]/Q
                         net (fo=32, routed)          1.984     2.508    control_unit/mainDecoder/state[0]
    SLICE_X16Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.632 f  control_unit/mainDecoder/Q_i_13__0/O
                         net (fo=2, routed)           0.747     3.378    control_unit/mainDecoder/Q_i_13__0_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.502 f  control_unit/mainDecoder/Q_i_7__5/O
                         net (fo=10, routed)          1.324     4.826    control_unit/mainDecoder/Q_i_7__5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.950 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=67, routed)          2.121     7.071    control_unit/mainDecoder/Q_i_2__26_n_0
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124     7.195 r  control_unit/mainDecoder/Q_i_3__4/O
                         net (fo=4, routed)           0.827     8.022    control_unit/mainDecoder/Q_i_3__4_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.146 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.651     8.797    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.921 r  control_unit/mainDecoder/Q_i_11/O
                         net (fo=1, routed)           0.953     9.874    control_unit/mainDecoder/Q_i_11_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.998 f  control_unit/mainDecoder/Q_i_9/O
                         net (fo=1, routed)           0.596    10.594    control_unit/mainDecoder/Q_i_9_n_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.718 r  control_unit/mainDecoder/Q_i_7/O
                         net (fo=2, routed)           0.671    11.389    control_unit/mainDecoder/Q_i_7_n_0
    SLICE_X20Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.513 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.309    11.822    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.946 r  control_unit/mainDecoder/Q_i_5__2/O
                         net (fo=2, routed)           0.769    12.715    control_unit/mainDecoder/Q_i_5__2_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.322    13.161    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.285 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.592    13.877    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.001 r  control_unit/mainDecoder/Q_i_2__9/O
                         net (fo=2, routed)           0.528    14.529    control_unit/mainDecoder/Q_i_2__9_n_0
    SLICE_X16Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.653 r  control_unit/mainDecoder/Q_i_2__7/O
                         net (fo=3, routed)           0.814    15.467    control_unit/mainDecoder/Q_i_2__7_n_0
    SLICE_X16Y56         LUT5 (Prop_lut5_I0_O)        0.124    15.591 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=1, routed)           0.959    16.551    control_unit/mainDecoder/Q_i_2__6_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=4, routed)           1.108    17.783    control_unit/mainDecoder/ALUResult[28]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.907 r  control_unit/mainDecoder/register_file_i_5/O
                         net (fo=34, routed)          1.034    18.941    control_unit/mainDecoder/D[28]
    SLICE_X15Y56         LUT3 (Prop_lut3_I2_O)        0.152    19.093 r  control_unit/mainDecoder/mem_i_6/O
                         net (fo=2, routed)           0.588    19.681    mem/address[28]
    SLICE_X20Y56         LUT4 (Prop_lut4_I3_O)        0.326    20.007 r  mem/RD[31]_INST_0_i_10/O
                         net (fo=2, routed)           0.309    20.316    mem/RD[31]_INST_0_i_10_n_0
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    20.440 r  mem/RD[7]_INST_0_i_3/O
                         net (fo=12, routed)          1.155    21.595    mem/RD[7]_INST_0_i_3_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.719 r  mem/ram_i_4/O
                         net (fo=20, routed)          3.206    24.925    mem/ram/isRead
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.152    25.077 r  mem/ram/RAM_reg_bram_13_i_2/O
                         net (fo=1, routed)           0.724    25.800    mem/ram/RAM_reg_bram_13_i_2_n_0
    RAMB36_X0Y7          RAMB36E1                                     r  mem/ram/RAM_reg_bram_13/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/ram/RAM_reg_bram_0/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.721ns  (logic 3.482ns (13.537%)  route 22.239ns (86.463%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=2 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[0]/C
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.524     0.524 f  control_unit/mainDecoder/state_reg[0]/Q
                         net (fo=32, routed)          1.984     2.508    control_unit/mainDecoder/state[0]
    SLICE_X16Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.632 f  control_unit/mainDecoder/Q_i_13__0/O
                         net (fo=2, routed)           0.747     3.378    control_unit/mainDecoder/Q_i_13__0_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.502 f  control_unit/mainDecoder/Q_i_7__5/O
                         net (fo=10, routed)          1.324     4.826    control_unit/mainDecoder/Q_i_7__5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.950 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=67, routed)          2.121     7.071    control_unit/mainDecoder/Q_i_2__26_n_0
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124     7.195 r  control_unit/mainDecoder/Q_i_3__4/O
                         net (fo=4, routed)           0.827     8.022    control_unit/mainDecoder/Q_i_3__4_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.146 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.651     8.797    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.921 r  control_unit/mainDecoder/Q_i_11/O
                         net (fo=1, routed)           0.953     9.874    control_unit/mainDecoder/Q_i_11_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.998 f  control_unit/mainDecoder/Q_i_9/O
                         net (fo=1, routed)           0.596    10.594    control_unit/mainDecoder/Q_i_9_n_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.718 r  control_unit/mainDecoder/Q_i_7/O
                         net (fo=2, routed)           0.671    11.389    control_unit/mainDecoder/Q_i_7_n_0
    SLICE_X20Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.513 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.309    11.822    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.946 r  control_unit/mainDecoder/Q_i_5__2/O
                         net (fo=2, routed)           0.769    12.715    control_unit/mainDecoder/Q_i_5__2_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.322    13.161    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.285 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.592    13.877    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.001 r  control_unit/mainDecoder/Q_i_2__9/O
                         net (fo=2, routed)           0.528    14.529    control_unit/mainDecoder/Q_i_2__9_n_0
    SLICE_X16Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.653 r  control_unit/mainDecoder/Q_i_2__7/O
                         net (fo=3, routed)           0.814    15.467    control_unit/mainDecoder/Q_i_2__7_n_0
    SLICE_X16Y56         LUT5 (Prop_lut5_I0_O)        0.124    15.591 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=1, routed)           0.959    16.551    control_unit/mainDecoder/Q_i_2__6_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=4, routed)           1.108    17.783    control_unit/mainDecoder/ALUResult[28]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.907 r  control_unit/mainDecoder/register_file_i_5/O
                         net (fo=34, routed)          1.034    18.941    control_unit/mainDecoder/D[28]
    SLICE_X15Y56         LUT3 (Prop_lut3_I2_O)        0.152    19.093 r  control_unit/mainDecoder/mem_i_6/O
                         net (fo=2, routed)           0.588    19.681    mem/address[28]
    SLICE_X20Y56         LUT4 (Prop_lut4_I3_O)        0.326    20.007 r  mem/RD[31]_INST_0_i_10/O
                         net (fo=2, routed)           0.309    20.316    mem/RD[31]_INST_0_i_10_n_0
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    20.440 r  mem/RD[7]_INST_0_i_3/O
                         net (fo=12, routed)          1.155    21.595    mem/RD[7]_INST_0_i_3_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.719 r  mem/ram_i_4/O
                         net (fo=20, routed)          3.206    24.925    mem/ram/isRead
    SLICE_X10Y41         LUT5 (Prop_lut5_I0_O)        0.124    25.049 r  mem/ram/RAM_reg_bram_0_i_2/O
                         net (fo=1, routed)           0.673    25.721    mem/ram/RAM_reg_bram_0_i_2_n_0
    RAMB36_X0Y8          RAMB36E1                                     r  mem/ram/RAM_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/ram/RAM_reg_bram_15/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.636ns  (logic 3.482ns (13.582%)  route 22.154ns (86.418%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=2 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[0]/C
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.524     0.524 f  control_unit/mainDecoder/state_reg[0]/Q
                         net (fo=32, routed)          1.984     2.508    control_unit/mainDecoder/state[0]
    SLICE_X16Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.632 f  control_unit/mainDecoder/Q_i_13__0/O
                         net (fo=2, routed)           0.747     3.378    control_unit/mainDecoder/Q_i_13__0_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.502 f  control_unit/mainDecoder/Q_i_7__5/O
                         net (fo=10, routed)          1.324     4.826    control_unit/mainDecoder/Q_i_7__5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.950 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=67, routed)          2.121     7.071    control_unit/mainDecoder/Q_i_2__26_n_0
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124     7.195 r  control_unit/mainDecoder/Q_i_3__4/O
                         net (fo=4, routed)           0.827     8.022    control_unit/mainDecoder/Q_i_3__4_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.146 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.651     8.797    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.921 r  control_unit/mainDecoder/Q_i_11/O
                         net (fo=1, routed)           0.953     9.874    control_unit/mainDecoder/Q_i_11_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.998 f  control_unit/mainDecoder/Q_i_9/O
                         net (fo=1, routed)           0.596    10.594    control_unit/mainDecoder/Q_i_9_n_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.718 r  control_unit/mainDecoder/Q_i_7/O
                         net (fo=2, routed)           0.671    11.389    control_unit/mainDecoder/Q_i_7_n_0
    SLICE_X20Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.513 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.309    11.822    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.946 r  control_unit/mainDecoder/Q_i_5__2/O
                         net (fo=2, routed)           0.769    12.715    control_unit/mainDecoder/Q_i_5__2_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.322    13.161    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.285 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.592    13.877    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.001 r  control_unit/mainDecoder/Q_i_2__9/O
                         net (fo=2, routed)           0.528    14.529    control_unit/mainDecoder/Q_i_2__9_n_0
    SLICE_X16Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.653 r  control_unit/mainDecoder/Q_i_2__7/O
                         net (fo=3, routed)           0.814    15.467    control_unit/mainDecoder/Q_i_2__7_n_0
    SLICE_X16Y56         LUT5 (Prop_lut5_I0_O)        0.124    15.591 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=1, routed)           0.959    16.551    control_unit/mainDecoder/Q_i_2__6_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=4, routed)           1.108    17.783    control_unit/mainDecoder/ALUResult[28]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.907 r  control_unit/mainDecoder/register_file_i_5/O
                         net (fo=34, routed)          1.034    18.941    control_unit/mainDecoder/D[28]
    SLICE_X15Y56         LUT3 (Prop_lut3_I2_O)        0.152    19.093 r  control_unit/mainDecoder/mem_i_6/O
                         net (fo=2, routed)           0.588    19.681    mem/address[28]
    SLICE_X20Y56         LUT4 (Prop_lut4_I3_O)        0.326    20.007 r  mem/RD[31]_INST_0_i_10/O
                         net (fo=2, routed)           0.309    20.316    mem/RD[31]_INST_0_i_10_n_0
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    20.440 r  mem/RD[7]_INST_0_i_3/O
                         net (fo=12, routed)          1.155    21.595    mem/RD[7]_INST_0_i_3_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.719 r  mem/ram_i_4/O
                         net (fo=20, routed)          2.606    24.325    mem/ram/isRead
    SLICE_X25Y42         LUT5 (Prop_lut5_I0_O)        0.124    24.449 r  mem/ram/RAM_reg_bram_15_i_2/O
                         net (fo=1, routed)           1.188    25.636    mem/ram/RAM_reg_bram_15_i_2_n_0
    RAMB36_X0Y9          RAMB36E1                                     r  mem/ram/RAM_reg_bram_15/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/ram/RAM_reg_bram_2/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.590ns  (logic 3.510ns (13.716%)  route 22.080ns (86.284%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=2 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[0]/C
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.524     0.524 f  control_unit/mainDecoder/state_reg[0]/Q
                         net (fo=32, routed)          1.984     2.508    control_unit/mainDecoder/state[0]
    SLICE_X16Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.632 f  control_unit/mainDecoder/Q_i_13__0/O
                         net (fo=2, routed)           0.747     3.378    control_unit/mainDecoder/Q_i_13__0_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.502 f  control_unit/mainDecoder/Q_i_7__5/O
                         net (fo=10, routed)          1.324     4.826    control_unit/mainDecoder/Q_i_7__5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.950 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=67, routed)          2.121     7.071    control_unit/mainDecoder/Q_i_2__26_n_0
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124     7.195 r  control_unit/mainDecoder/Q_i_3__4/O
                         net (fo=4, routed)           0.827     8.022    control_unit/mainDecoder/Q_i_3__4_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.146 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.651     8.797    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.921 r  control_unit/mainDecoder/Q_i_11/O
                         net (fo=1, routed)           0.953     9.874    control_unit/mainDecoder/Q_i_11_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.998 f  control_unit/mainDecoder/Q_i_9/O
                         net (fo=1, routed)           0.596    10.594    control_unit/mainDecoder/Q_i_9_n_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.718 r  control_unit/mainDecoder/Q_i_7/O
                         net (fo=2, routed)           0.671    11.389    control_unit/mainDecoder/Q_i_7_n_0
    SLICE_X20Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.513 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.309    11.822    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.946 r  control_unit/mainDecoder/Q_i_5__2/O
                         net (fo=2, routed)           0.769    12.715    control_unit/mainDecoder/Q_i_5__2_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.322    13.161    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.285 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.592    13.877    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.001 r  control_unit/mainDecoder/Q_i_2__9/O
                         net (fo=2, routed)           0.528    14.529    control_unit/mainDecoder/Q_i_2__9_n_0
    SLICE_X16Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.653 r  control_unit/mainDecoder/Q_i_2__7/O
                         net (fo=3, routed)           0.814    15.467    control_unit/mainDecoder/Q_i_2__7_n_0
    SLICE_X16Y56         LUT5 (Prop_lut5_I0_O)        0.124    15.591 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=1, routed)           0.959    16.551    control_unit/mainDecoder/Q_i_2__6_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=4, routed)           1.108    17.783    control_unit/mainDecoder/ALUResult[28]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.907 r  control_unit/mainDecoder/register_file_i_5/O
                         net (fo=34, routed)          1.034    18.941    control_unit/mainDecoder/D[28]
    SLICE_X15Y56         LUT3 (Prop_lut3_I2_O)        0.152    19.093 r  control_unit/mainDecoder/mem_i_6/O
                         net (fo=2, routed)           0.588    19.681    mem/address[28]
    SLICE_X20Y56         LUT4 (Prop_lut4_I3_O)        0.326    20.007 r  mem/RD[31]_INST_0_i_10/O
                         net (fo=2, routed)           0.309    20.316    mem/RD[31]_INST_0_i_10_n_0
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    20.440 r  mem/RD[7]_INST_0_i_3/O
                         net (fo=12, routed)          1.155    21.595    mem/RD[7]_INST_0_i_3_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.719 r  mem/ram_i_4/O
                         net (fo=20, routed)          2.606    24.325    mem/ram/isRead
    SLICE_X25Y42         LUT5 (Prop_lut5_I0_O)        0.152    24.477 r  mem/ram/RAM_reg_bram_2_i_2/O
                         net (fo=1, routed)           1.114    25.590    mem/ram/RAM_reg_bram_2_i_2_n_0
    RAMB36_X2Y7          RAMB36E1                                     r  mem/ram/RAM_reg_bram_2/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/ram/RAM_reg_bram_7/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.583ns  (logic 3.482ns (13.611%)  route 22.101ns (86.389%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=2 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[0]/C
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.524     0.524 f  control_unit/mainDecoder/state_reg[0]/Q
                         net (fo=32, routed)          1.984     2.508    control_unit/mainDecoder/state[0]
    SLICE_X16Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.632 f  control_unit/mainDecoder/Q_i_13__0/O
                         net (fo=2, routed)           0.747     3.378    control_unit/mainDecoder/Q_i_13__0_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.502 f  control_unit/mainDecoder/Q_i_7__5/O
                         net (fo=10, routed)          1.324     4.826    control_unit/mainDecoder/Q_i_7__5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.950 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=67, routed)          2.121     7.071    control_unit/mainDecoder/Q_i_2__26_n_0
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124     7.195 r  control_unit/mainDecoder/Q_i_3__4/O
                         net (fo=4, routed)           0.827     8.022    control_unit/mainDecoder/Q_i_3__4_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.146 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.651     8.797    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.921 r  control_unit/mainDecoder/Q_i_11/O
                         net (fo=1, routed)           0.953     9.874    control_unit/mainDecoder/Q_i_11_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.998 f  control_unit/mainDecoder/Q_i_9/O
                         net (fo=1, routed)           0.596    10.594    control_unit/mainDecoder/Q_i_9_n_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.718 r  control_unit/mainDecoder/Q_i_7/O
                         net (fo=2, routed)           0.671    11.389    control_unit/mainDecoder/Q_i_7_n_0
    SLICE_X20Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.513 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.309    11.822    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.946 r  control_unit/mainDecoder/Q_i_5__2/O
                         net (fo=2, routed)           0.769    12.715    control_unit/mainDecoder/Q_i_5__2_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.322    13.161    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.285 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.592    13.877    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.001 r  control_unit/mainDecoder/Q_i_2__9/O
                         net (fo=2, routed)           0.528    14.529    control_unit/mainDecoder/Q_i_2__9_n_0
    SLICE_X16Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.653 r  control_unit/mainDecoder/Q_i_2__7/O
                         net (fo=3, routed)           0.814    15.467    control_unit/mainDecoder/Q_i_2__7_n_0
    SLICE_X16Y56         LUT5 (Prop_lut5_I0_O)        0.124    15.591 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=1, routed)           0.959    16.551    control_unit/mainDecoder/Q_i_2__6_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=4, routed)           1.108    17.783    control_unit/mainDecoder/ALUResult[28]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.907 r  control_unit/mainDecoder/register_file_i_5/O
                         net (fo=34, routed)          1.034    18.941    control_unit/mainDecoder/D[28]
    SLICE_X15Y56         LUT3 (Prop_lut3_I2_O)        0.152    19.093 r  control_unit/mainDecoder/mem_i_6/O
                         net (fo=2, routed)           0.588    19.681    mem/address[28]
    SLICE_X20Y56         LUT4 (Prop_lut4_I3_O)        0.326    20.007 r  mem/RD[31]_INST_0_i_10/O
                         net (fo=2, routed)           0.309    20.316    mem/RD[31]_INST_0_i_10_n_0
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    20.440 r  mem/RD[7]_INST_0_i_3/O
                         net (fo=12, routed)          1.155    21.595    mem/RD[7]_INST_0_i_3_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.719 r  mem/ram_i_4/O
                         net (fo=20, routed)          2.688    24.406    mem/ram/isRead
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.124    24.530 r  mem/ram/RAM_reg_bram_7_i_2/O
                         net (fo=1, routed)           1.053    25.583    mem/ram/RAM_reg_bram_7_i_2_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_7/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/ram/RAM_reg_bram_9/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.459ns  (logic 3.507ns (13.775%)  route 21.952ns (86.225%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=2 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[0]/C
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.524     0.524 f  control_unit/mainDecoder/state_reg[0]/Q
                         net (fo=32, routed)          1.984     2.508    control_unit/mainDecoder/state[0]
    SLICE_X16Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.632 f  control_unit/mainDecoder/Q_i_13__0/O
                         net (fo=2, routed)           0.747     3.378    control_unit/mainDecoder/Q_i_13__0_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.502 f  control_unit/mainDecoder/Q_i_7__5/O
                         net (fo=10, routed)          1.324     4.826    control_unit/mainDecoder/Q_i_7__5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.950 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=67, routed)          2.121     7.071    control_unit/mainDecoder/Q_i_2__26_n_0
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124     7.195 r  control_unit/mainDecoder/Q_i_3__4/O
                         net (fo=4, routed)           0.827     8.022    control_unit/mainDecoder/Q_i_3__4_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.146 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.651     8.797    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.921 r  control_unit/mainDecoder/Q_i_11/O
                         net (fo=1, routed)           0.953     9.874    control_unit/mainDecoder/Q_i_11_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.998 f  control_unit/mainDecoder/Q_i_9/O
                         net (fo=1, routed)           0.596    10.594    control_unit/mainDecoder/Q_i_9_n_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.718 r  control_unit/mainDecoder/Q_i_7/O
                         net (fo=2, routed)           0.671    11.389    control_unit/mainDecoder/Q_i_7_n_0
    SLICE_X20Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.513 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.309    11.822    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.946 r  control_unit/mainDecoder/Q_i_5__2/O
                         net (fo=2, routed)           0.769    12.715    control_unit/mainDecoder/Q_i_5__2_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.322    13.161    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.285 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.592    13.877    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.001 r  control_unit/mainDecoder/Q_i_2__9/O
                         net (fo=2, routed)           0.528    14.529    control_unit/mainDecoder/Q_i_2__9_n_0
    SLICE_X16Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.653 r  control_unit/mainDecoder/Q_i_2__7/O
                         net (fo=3, routed)           0.814    15.467    control_unit/mainDecoder/Q_i_2__7_n_0
    SLICE_X16Y56         LUT5 (Prop_lut5_I0_O)        0.124    15.591 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=1, routed)           0.959    16.551    control_unit/mainDecoder/Q_i_2__6_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=4, routed)           1.108    17.783    control_unit/mainDecoder/ALUResult[28]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.907 r  control_unit/mainDecoder/register_file_i_5/O
                         net (fo=34, routed)          1.034    18.941    control_unit/mainDecoder/D[28]
    SLICE_X15Y56         LUT3 (Prop_lut3_I2_O)        0.152    19.093 r  control_unit/mainDecoder/mem_i_6/O
                         net (fo=2, routed)           0.588    19.681    mem/address[28]
    SLICE_X20Y56         LUT4 (Prop_lut4_I3_O)        0.326    20.007 r  mem/RD[31]_INST_0_i_10/O
                         net (fo=2, routed)           0.309    20.316    mem/RD[31]_INST_0_i_10_n_0
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    20.440 r  mem/RD[7]_INST_0_i_3/O
                         net (fo=12, routed)          1.155    21.595    mem/RD[7]_INST_0_i_3_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.719 r  mem/ram_i_4/O
                         net (fo=20, routed)          2.688    24.406    mem/ram/isRead
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.149    24.555 r  mem/ram/RAM_reg_bram_9_i_2/O
                         net (fo=1, routed)           0.904    25.459    mem/ram/RAM_reg_bram_9_i_2_n_0
    RAMB36_X2Y6          RAMB36E1                                     r  mem/ram/RAM_reg_bram_9/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/ram/RAM_reg_bram_4/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.376ns  (logic 3.482ns (13.722%)  route 21.894ns (86.278%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=2 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[0]/C
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.524     0.524 f  control_unit/mainDecoder/state_reg[0]/Q
                         net (fo=32, routed)          1.984     2.508    control_unit/mainDecoder/state[0]
    SLICE_X16Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.632 f  control_unit/mainDecoder/Q_i_13__0/O
                         net (fo=2, routed)           0.747     3.378    control_unit/mainDecoder/Q_i_13__0_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.502 f  control_unit/mainDecoder/Q_i_7__5/O
                         net (fo=10, routed)          1.324     4.826    control_unit/mainDecoder/Q_i_7__5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.950 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=67, routed)          2.121     7.071    control_unit/mainDecoder/Q_i_2__26_n_0
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124     7.195 r  control_unit/mainDecoder/Q_i_3__4/O
                         net (fo=4, routed)           0.827     8.022    control_unit/mainDecoder/Q_i_3__4_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.146 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.651     8.797    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.921 r  control_unit/mainDecoder/Q_i_11/O
                         net (fo=1, routed)           0.953     9.874    control_unit/mainDecoder/Q_i_11_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.998 f  control_unit/mainDecoder/Q_i_9/O
                         net (fo=1, routed)           0.596    10.594    control_unit/mainDecoder/Q_i_9_n_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.718 r  control_unit/mainDecoder/Q_i_7/O
                         net (fo=2, routed)           0.671    11.389    control_unit/mainDecoder/Q_i_7_n_0
    SLICE_X20Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.513 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.309    11.822    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.946 r  control_unit/mainDecoder/Q_i_5__2/O
                         net (fo=2, routed)           0.769    12.715    control_unit/mainDecoder/Q_i_5__2_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.322    13.161    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.285 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.592    13.877    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.001 r  control_unit/mainDecoder/Q_i_2__9/O
                         net (fo=2, routed)           0.528    14.529    control_unit/mainDecoder/Q_i_2__9_n_0
    SLICE_X16Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.653 r  control_unit/mainDecoder/Q_i_2__7/O
                         net (fo=3, routed)           0.814    15.467    control_unit/mainDecoder/Q_i_2__7_n_0
    SLICE_X16Y56         LUT5 (Prop_lut5_I0_O)        0.124    15.591 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=1, routed)           0.959    16.551    control_unit/mainDecoder/Q_i_2__6_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=4, routed)           1.108    17.783    control_unit/mainDecoder/ALUResult[28]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.907 r  control_unit/mainDecoder/register_file_i_5/O
                         net (fo=34, routed)          1.034    18.941    control_unit/mainDecoder/D[28]
    SLICE_X15Y56         LUT3 (Prop_lut3_I2_O)        0.152    19.093 r  control_unit/mainDecoder/mem_i_6/O
                         net (fo=2, routed)           0.588    19.681    mem/address[28]
    SLICE_X20Y56         LUT4 (Prop_lut4_I3_O)        0.326    20.007 r  mem/RD[31]_INST_0_i_10/O
                         net (fo=2, routed)           0.309    20.316    mem/RD[31]_INST_0_i_10_n_0
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    20.440 r  mem/RD[7]_INST_0_i_3/O
                         net (fo=12, routed)          1.155    21.595    mem/RD[7]_INST_0_i_3_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.719 r  mem/ram_i_4/O
                         net (fo=20, routed)          2.683    24.401    mem/ram/isRead
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.124    24.525 r  mem/ram/RAM_reg_bram_4_i_2/O
                         net (fo=1, routed)           0.850    25.376    mem/ram/RAM_reg_bram_4_i_2_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  mem/ram/RAM_reg_bram_4/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/ram/RAM_reg_bram_6/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.206ns  (logic 3.512ns (13.933%)  route 21.693ns (86.067%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=2 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[0]/C
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.524     0.524 f  control_unit/mainDecoder/state_reg[0]/Q
                         net (fo=32, routed)          1.984     2.508    control_unit/mainDecoder/state[0]
    SLICE_X16Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.632 f  control_unit/mainDecoder/Q_i_13__0/O
                         net (fo=2, routed)           0.747     3.378    control_unit/mainDecoder/Q_i_13__0_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.502 f  control_unit/mainDecoder/Q_i_7__5/O
                         net (fo=10, routed)          1.324     4.826    control_unit/mainDecoder/Q_i_7__5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.950 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=67, routed)          2.121     7.071    control_unit/mainDecoder/Q_i_2__26_n_0
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124     7.195 r  control_unit/mainDecoder/Q_i_3__4/O
                         net (fo=4, routed)           0.827     8.022    control_unit/mainDecoder/Q_i_3__4_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.146 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.651     8.797    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.921 r  control_unit/mainDecoder/Q_i_11/O
                         net (fo=1, routed)           0.953     9.874    control_unit/mainDecoder/Q_i_11_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.998 f  control_unit/mainDecoder/Q_i_9/O
                         net (fo=1, routed)           0.596    10.594    control_unit/mainDecoder/Q_i_9_n_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.718 r  control_unit/mainDecoder/Q_i_7/O
                         net (fo=2, routed)           0.671    11.389    control_unit/mainDecoder/Q_i_7_n_0
    SLICE_X20Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.513 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.309    11.822    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.946 r  control_unit/mainDecoder/Q_i_5__2/O
                         net (fo=2, routed)           0.769    12.715    control_unit/mainDecoder/Q_i_5__2_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.322    13.161    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.285 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.592    13.877    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.001 r  control_unit/mainDecoder/Q_i_2__9/O
                         net (fo=2, routed)           0.528    14.529    control_unit/mainDecoder/Q_i_2__9_n_0
    SLICE_X16Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.653 r  control_unit/mainDecoder/Q_i_2__7/O
                         net (fo=3, routed)           0.814    15.467    control_unit/mainDecoder/Q_i_2__7_n_0
    SLICE_X16Y56         LUT5 (Prop_lut5_I0_O)        0.124    15.591 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=1, routed)           0.959    16.551    control_unit/mainDecoder/Q_i_2__6_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=4, routed)           1.108    17.783    control_unit/mainDecoder/ALUResult[28]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.907 r  control_unit/mainDecoder/register_file_i_5/O
                         net (fo=34, routed)          1.034    18.941    control_unit/mainDecoder/D[28]
    SLICE_X15Y56         LUT3 (Prop_lut3_I2_O)        0.152    19.093 r  control_unit/mainDecoder/mem_i_6/O
                         net (fo=2, routed)           0.588    19.681    mem/address[28]
    SLICE_X20Y56         LUT4 (Prop_lut4_I3_O)        0.326    20.007 r  mem/RD[31]_INST_0_i_10/O
                         net (fo=2, routed)           0.309    20.316    mem/RD[31]_INST_0_i_10_n_0
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    20.440 r  mem/RD[7]_INST_0_i_3/O
                         net (fo=12, routed)          1.155    21.595    mem/RD[7]_INST_0_i_3_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.719 r  mem/ram_i_4/O
                         net (fo=20, routed)          2.683    24.401    mem/ram/isRead
    SLICE_X29Y40         LUT5 (Prop_lut5_I0_O)        0.154    24.555 r  mem/ram/RAM_reg_bram_6_i_2/O
                         net (fo=1, routed)           0.650    25.205    mem/ram/RAM_reg_bram_6_i_2_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  mem/ram/RAM_reg_bram_6/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/ram/RAM_reg_bram_14/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.891ns  (logic 3.510ns (14.102%)  route 21.380ns (85.898%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=2 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[0]/C
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.524     0.524 f  control_unit/mainDecoder/state_reg[0]/Q
                         net (fo=32, routed)          1.984     2.508    control_unit/mainDecoder/state[0]
    SLICE_X16Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.632 f  control_unit/mainDecoder/Q_i_13__0/O
                         net (fo=2, routed)           0.747     3.378    control_unit/mainDecoder/Q_i_13__0_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.502 f  control_unit/mainDecoder/Q_i_7__5/O
                         net (fo=10, routed)          1.324     4.826    control_unit/mainDecoder/Q_i_7__5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.950 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=67, routed)          2.121     7.071    control_unit/mainDecoder/Q_i_2__26_n_0
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124     7.195 r  control_unit/mainDecoder/Q_i_3__4/O
                         net (fo=4, routed)           0.827     8.022    control_unit/mainDecoder/Q_i_3__4_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.146 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.651     8.797    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.921 r  control_unit/mainDecoder/Q_i_11/O
                         net (fo=1, routed)           0.953     9.874    control_unit/mainDecoder/Q_i_11_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.998 f  control_unit/mainDecoder/Q_i_9/O
                         net (fo=1, routed)           0.596    10.594    control_unit/mainDecoder/Q_i_9_n_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.718 r  control_unit/mainDecoder/Q_i_7/O
                         net (fo=2, routed)           0.671    11.389    control_unit/mainDecoder/Q_i_7_n_0
    SLICE_X20Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.513 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.309    11.822    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.946 r  control_unit/mainDecoder/Q_i_5__2/O
                         net (fo=2, routed)           0.769    12.715    control_unit/mainDecoder/Q_i_5__2_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.322    13.161    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.285 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.592    13.877    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.001 r  control_unit/mainDecoder/Q_i_2__9/O
                         net (fo=2, routed)           0.528    14.529    control_unit/mainDecoder/Q_i_2__9_n_0
    SLICE_X16Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.653 r  control_unit/mainDecoder/Q_i_2__7/O
                         net (fo=3, routed)           0.814    15.467    control_unit/mainDecoder/Q_i_2__7_n_0
    SLICE_X16Y56         LUT5 (Prop_lut5_I0_O)        0.124    15.591 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=1, routed)           0.959    16.551    control_unit/mainDecoder/Q_i_2__6_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=4, routed)           1.108    17.783    control_unit/mainDecoder/ALUResult[28]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.907 r  control_unit/mainDecoder/register_file_i_5/O
                         net (fo=34, routed)          1.034    18.941    control_unit/mainDecoder/D[28]
    SLICE_X15Y56         LUT3 (Prop_lut3_I2_O)        0.152    19.093 r  control_unit/mainDecoder/mem_i_6/O
                         net (fo=2, routed)           0.588    19.681    mem/address[28]
    SLICE_X20Y56         LUT4 (Prop_lut4_I3_O)        0.326    20.007 r  mem/RD[31]_INST_0_i_10/O
                         net (fo=2, routed)           0.309    20.316    mem/RD[31]_INST_0_i_10_n_0
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    20.440 r  mem/RD[7]_INST_0_i_3/O
                         net (fo=12, routed)          1.155    21.595    mem/RD[7]_INST_0_i_3_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.719 r  mem/ram_i_4/O
                         net (fo=20, routed)          2.323    24.041    mem/ram/isRead
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.152    24.193 r  mem/ram/RAM_reg_bram_14_i_2/O
                         net (fo=1, routed)           0.697    24.890    mem/ram/RAM_reg_bram_14_i_2_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  mem/ram/RAM_reg_bram_14/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/mainDecoder/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/ram/RAM_reg_bram_12/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.715ns  (logic 3.482ns (14.089%)  route 21.233ns (85.911%))
  Logic Levels:           23  (FDCE=1 LUT3=1 LUT4=2 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE                         0.000     0.000 r  control_unit/mainDecoder/state_reg[0]/C
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.524     0.524 f  control_unit/mainDecoder/state_reg[0]/Q
                         net (fo=32, routed)          1.984     2.508    control_unit/mainDecoder/state[0]
    SLICE_X16Y50         LUT4 (Prop_lut4_I3_O)        0.124     2.632 f  control_unit/mainDecoder/Q_i_13__0/O
                         net (fo=2, routed)           0.747     3.378    control_unit/mainDecoder/Q_i_13__0_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124     3.502 f  control_unit/mainDecoder/Q_i_7__5/O
                         net (fo=10, routed)          1.324     4.826    control_unit/mainDecoder/Q_i_7__5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.950 r  control_unit/mainDecoder/Q_i_2__26/O
                         net (fo=67, routed)          2.121     7.071    control_unit/mainDecoder/Q_i_2__26_n_0
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124     7.195 r  control_unit/mainDecoder/Q_i_3__4/O
                         net (fo=4, routed)           0.827     8.022    control_unit/mainDecoder/Q_i_3__4_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.146 f  control_unit/mainDecoder/Q_i_13/O
                         net (fo=1, routed)           0.651     8.797    control_unit/mainDecoder/Q_i_13_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.921 r  control_unit/mainDecoder/Q_i_11/O
                         net (fo=1, routed)           0.953     9.874    control_unit/mainDecoder/Q_i_11_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.998 f  control_unit/mainDecoder/Q_i_9/O
                         net (fo=1, routed)           0.596    10.594    control_unit/mainDecoder/Q_i_9_n_0
    SLICE_X20Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.718 r  control_unit/mainDecoder/Q_i_7/O
                         net (fo=2, routed)           0.671    11.389    control_unit/mainDecoder/Q_i_7_n_0
    SLICE_X20Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.513 f  control_unit/mainDecoder/Q_i_8__1/O
                         net (fo=1, routed)           0.309    11.822    control_unit/mainDecoder/Q_i_8__1_n_0
    SLICE_X22Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.946 r  control_unit/mainDecoder/Q_i_5__2/O
                         net (fo=2, routed)           0.769    12.715    control_unit/mainDecoder/Q_i_5__2_n_0
    SLICE_X20Y57         LUT6 (Prop_lut6_I5_O)        0.124    12.839 f  control_unit/mainDecoder/Q_i_8__0/O
                         net (fo=1, routed)           0.322    13.161    control_unit/mainDecoder/Q_i_8__0_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.285 r  control_unit/mainDecoder/Q_i_5__1/O
                         net (fo=2, routed)           0.592    13.877    control_unit/mainDecoder/Q_i_5__1_n_0
    SLICE_X17Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.001 r  control_unit/mainDecoder/Q_i_2__9/O
                         net (fo=2, routed)           0.528    14.529    control_unit/mainDecoder/Q_i_2__9_n_0
    SLICE_X16Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.653 r  control_unit/mainDecoder/Q_i_2__7/O
                         net (fo=3, routed)           0.814    15.467    control_unit/mainDecoder/Q_i_2__7_n_0
    SLICE_X16Y56         LUT5 (Prop_lut5_I0_O)        0.124    15.591 r  control_unit/mainDecoder/Q_i_2__6/O
                         net (fo=1, routed)           0.959    16.551    control_unit/mainDecoder/Q_i_2__6_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  control_unit/mainDecoder/Q_i_1__9/O
                         net (fo=4, routed)           1.108    17.783    control_unit/mainDecoder/ALUResult[28]
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124    17.907 r  control_unit/mainDecoder/register_file_i_5/O
                         net (fo=34, routed)          1.034    18.941    control_unit/mainDecoder/D[28]
    SLICE_X15Y56         LUT3 (Prop_lut3_I2_O)        0.152    19.093 r  control_unit/mainDecoder/mem_i_6/O
                         net (fo=2, routed)           0.588    19.681    mem/address[28]
    SLICE_X20Y56         LUT4 (Prop_lut4_I3_O)        0.326    20.007 r  mem/RD[31]_INST_0_i_10/O
                         net (fo=2, routed)           0.309    20.316    mem/RD[31]_INST_0_i_10_n_0
    SLICE_X19Y56         LUT5 (Prop_lut5_I4_O)        0.124    20.440 r  mem/RD[7]_INST_0_i_3/O
                         net (fo=12, routed)          1.155    21.595    mem/RD[7]_INST_0_i_3_n_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.719 r  mem/ram_i_4/O
                         net (fo=20, routed)          2.323    24.041    mem/ram/isRead
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    24.165 r  mem/ram/RAM_reg_bram_12_i_2/O
                         net (fo=1, routed)           0.550    24.715    mem/ram/RAM_reg_bram_12_i_2_n_0
    RAMB36_X2Y8          RAMB36E1                                     r  mem/ram/RAM_reg_bram_12/ENBWREN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC1_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[23].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDRE                         0.000     0.000 r  PC1_reg[23]/C
    SLICE_X23Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[23]/Q
                         net (fo=3, routed)           0.121     0.262    buf_reg_4/genblk1[23].reg1/d/Q[0]
    SLICE_X23Y55         FDRE                                         r  buf_reg_4/genblk1[23].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[20].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.884%)  route 0.131ns (48.116%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE                         0.000     0.000 r  PC1_reg[20]/C
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[20]/Q
                         net (fo=3, routed)           0.131     0.272    buf_reg_4/genblk1[20].reg1/d/Q[0]
    SLICE_X18Y57         FDRE                                         r  buf_reg_4/genblk1[20].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[22].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.498%)  route 0.133ns (48.502%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE                         0.000     0.000 r  PC1_reg[22]/C
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[22]/Q
                         net (fo=3, routed)           0.133     0.274    buf_reg_4/genblk1[22].reg1/d/Q[0]
    SLICE_X22Y54         FDRE                                         r  buf_reg_4/genblk1[22].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[26].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.306%)  route 0.134ns (48.694%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE                         0.000     0.000 r  PC1_reg[26]/C
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[26]/Q
                         net (fo=3, routed)           0.134     0.275    buf_reg_4/genblk1[26].reg1/d/Q[0]
    SLICE_X22Y54         FDRE                                         r  buf_reg_4/genblk1[26].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[11].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.270%)  route 0.134ns (48.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDRE                         0.000     0.000 r  PC1_reg[11]/C
    SLICE_X23Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[11]/Q
                         net (fo=3, routed)           0.134     0.275    buf_reg_4/genblk1[11].reg1/d/Q[0]
    SLICE_X23Y55         FDRE                                         r  buf_reg_4/genblk1[11].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[0].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.307%)  route 0.122ns (42.693%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y53         FDRE                         0.000     0.000 r  PC1_reg[0]/C
    SLICE_X16Y53         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC1_reg[0]/Q
                         net (fo=3, routed)           0.122     0.286    buf_reg_4/genblk1[0].reg1/d/Q[0]
    SLICE_X18Y52         FDRE                                         r  buf_reg_4/genblk1[0].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[16].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE                         0.000     0.000 r  PC1_reg[16]/C
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC1_reg[16]/Q
                         net (fo=3, routed)           0.133     0.297    buf_reg_4/genblk1[16].reg1/d/Q[0]
    SLICE_X24Y57         FDRE                                         r  buf_reg_4/genblk1[16].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[17].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE                         0.000     0.000 r  PC1_reg[17]/C
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PC1_reg[17]/Q
                         net (fo=3, routed)           0.133     0.297    buf_reg_4/genblk1[17].reg1/d/Q[0]
    SLICE_X24Y57         FDRE                                         r  buf_reg_4/genblk1[17].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[6].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.128ns (42.080%)  route 0.176ns (57.920%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE                         0.000     0.000 r  PC1_reg[6]/C
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  PC1_reg[6]/Q
                         net (fo=5, routed)           0.176     0.304    buf_reg_4/genblk1[6].reg1/d/Q[0]
    SLICE_X20Y52         FDRE                                         r  buf_reg_4/genblk1[6].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[14][17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[14][17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.409%)  route 0.127ns (40.591%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE                         0.000     0.000 r  register_file/register_reg[14][17]/C
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[14][17]/Q
                         net (fo=3, routed)           0.127     0.268    register_file/register[14][17]
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.313 r  register_file/register[14][17]_i_1/O
                         net (fo=1, routed)           0.000     0.313    register_file/register[14][17]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  register_file/register_reg[14][17]/D
  -------------------------------------------------------------------    -------------------





