// Seed: 1489943198
module module_0 (
    id_1,
    id_2,
    .id_5(id_3),
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_6 :
  assert property (@(posedge id_6) 1'b0) id_4 = -1'b0;
  parameter id_7 = -1'b0;
  supply0 id_8, id_9 = id_5;
  assign id_4 = 1 ? id_2 - 1 : id_8;
  id_10(
      id_6
  );
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output wire id_2,
    output wand id_3,
    output wand id_4,
    input uwire id_5,
    input tri0 id_6,
    id_10,
    output supply1 id_7,
    output wor id_8
);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
