vhdl-clock-edge-condition is a variable defined in `vhdl-mode.el'.<br/>Its value is standard<br/><br/>Documentation:<br/>Syntax of the clock edge condition.<br/>  Standard: "clk'event and clk = '1'"<br/>  Function: "rising_edge(clk)"<br/><br/>You can customize this variable.