<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-mmp › mmp2.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mmp2.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/arch/arm/mach-mmp/mmp2.c</span>
<span class="cm"> *</span>
<span class="cm"> * code name MMP2</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Marvell International Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>

<span class="cp">#include &lt;asm/hardware/cache-tauros2.h&gt;</span>

<span class="cp">#include &lt;asm/mach/time.h&gt;</span>
<span class="cp">#include &lt;mach/addr-map.h&gt;</span>
<span class="cp">#include &lt;mach/regs-apbc.h&gt;</span>
<span class="cp">#include &lt;mach/regs-apmu.h&gt;</span>
<span class="cp">#include &lt;mach/cputype.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/dma.h&gt;</span>
<span class="cp">#include &lt;mach/mfp.h&gt;</span>
<span class="cp">#include &lt;mach/devices.h&gt;</span>
<span class="cp">#include &lt;mach/mmp2.h&gt;</span>

<span class="cp">#include &quot;common.h&quot;</span>
<span class="cp">#include &quot;clock.h&quot;</span>

<span class="cp">#define MFPR_VIRT_BASE	(APB_VIRT_BASE + 0x1e000)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mfp_addr_map</span> <span class="n">mmp2_addr_map</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>

	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">GPIO0</span><span class="p">,</span> <span class="n">GPIO58</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">),</span>
	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">GPIO59</span><span class="p">,</span> <span class="n">GPIO73</span><span class="p">,</span> <span class="mh">0x280</span><span class="p">),</span>
	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">GPIO74</span><span class="p">,</span> <span class="n">GPIO101</span><span class="p">,</span> <span class="mh">0x170</span><span class="p">),</span>

	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO102</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO103</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO104</span><span class="p">,</span> <span class="mh">0x1fc</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO105</span><span class="p">,</span> <span class="mh">0x1f8</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO106</span><span class="p">,</span> <span class="mh">0x1f4</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO107</span><span class="p">,</span> <span class="mh">0x1f0</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO108</span><span class="p">,</span> <span class="mh">0x21c</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO109</span><span class="p">,</span> <span class="mh">0x218</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO110</span><span class="p">,</span> <span class="mh">0x214</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO111</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO112</span><span class="p">,</span> <span class="mh">0x244</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO113</span><span class="p">,</span> <span class="mh">0x25c</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO114</span><span class="p">,</span> <span class="mh">0x164</span><span class="p">),</span>
	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">GPIO115</span><span class="p">,</span> <span class="n">GPIO122</span><span class="p">,</span> <span class="mh">0x260</span><span class="p">),</span>

	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO123</span><span class="p">,</span> <span class="mh">0x148</span><span class="p">),</span>
	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">GPIO124</span><span class="p">,</span> <span class="n">GPIO141</span><span class="p">,</span> <span class="mh">0xc</span><span class="p">),</span>

	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO142</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">),</span>
	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">GPIO143</span><span class="p">,</span> <span class="n">GPIO151</span><span class="p">,</span> <span class="mh">0x220</span><span class="p">),</span>
	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">GPIO152</span><span class="p">,</span> <span class="n">GPIO153</span><span class="p">,</span> <span class="mh">0x248</span><span class="p">),</span>
	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">GPIO154</span><span class="p">,</span> <span class="n">GPIO155</span><span class="p">,</span> <span class="mh">0x254</span><span class="p">),</span>
	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">GPIO156</span><span class="p">,</span> <span class="n">GPIO159</span><span class="p">,</span> <span class="mh">0x14c</span><span class="p">),</span>

	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO160</span><span class="p">,</span> <span class="mh">0x250</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO161</span><span class="p">,</span> <span class="mh">0x210</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO162</span><span class="p">,</span> <span class="mh">0x20c</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO163</span><span class="p">,</span> <span class="mh">0x208</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO164</span><span class="p">,</span> <span class="mh">0x204</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO165</span><span class="p">,</span> <span class="mh">0x1ec</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO166</span><span class="p">,</span> <span class="mh">0x1e8</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO167</span><span class="p">,</span> <span class="mh">0x1e4</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO168</span><span class="p">,</span> <span class="mh">0x1e0</span><span class="p">),</span>

	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">TWSI1_SCL</span><span class="p">,</span> <span class="n">TWSI1_SDA</span><span class="p">,</span> <span class="mh">0x140</span><span class="p">),</span>
	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">TWSI4_SCL</span><span class="p">,</span> <span class="n">TWSI4_SDA</span><span class="p">,</span> <span class="mh">0x2bc</span><span class="p">),</span>

	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">PMIC_INT</span><span class="p">,</span> <span class="mh">0x2c4</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">CLK_REQ</span><span class="p">,</span> <span class="mh">0x160</span><span class="p">),</span>

	<span class="n">MFP_ADDR_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">mmp2_clear_pmic_int</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mfpr_pmic</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">mfpr_pmic</span> <span class="o">=</span> <span class="n">APB_VIRT_BASE</span> <span class="o">+</span> <span class="mh">0x1e000</span> <span class="o">+</span> <span class="mh">0x2c4</span><span class="p">;</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">mfpr_pmic</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">data</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span> <span class="n">mfpr_pmic</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">mfpr_pmic</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mmp2_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mmp2_init_icu</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sdhc_clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">clk_rst</span><span class="p">;</span>

	<span class="n">clk_rst</span>  <span class="o">=</span>  <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">clk_rst</span><span class="p">);</span>
	<span class="n">clk_rst</span> <span class="o">|=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_val</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clk_rst</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">clk_rst</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sdhc_clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">clk_rst</span><span class="p">;</span>

	<span class="n">clk_rst</span>  <span class="o">=</span>  <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">clk_rst</span><span class="p">);</span>
	<span class="n">clk_rst</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_val</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clk_rst</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">clk_rst</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">clkops</span> <span class="n">sdhc_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">sdhc_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">sdhc_clk_disable</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* APB peripheral clocks */</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">uart1</span><span class="p">,</span> <span class="n">MMP2_UART1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">26000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">uart2</span><span class="p">,</span> <span class="n">MMP2_UART2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">26000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">uart3</span><span class="p">,</span> <span class="n">MMP2_UART3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">26000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">uart4</span><span class="p">,</span> <span class="n">MMP2_UART4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">26000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">twsi1</span><span class="p">,</span> <span class="n">MMP2_TWSI1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">26000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">twsi2</span><span class="p">,</span> <span class="n">MMP2_TWSI2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">26000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">twsi3</span><span class="p">,</span> <span class="n">MMP2_TWSI3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">26000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">twsi4</span><span class="p">,</span> <span class="n">MMP2_TWSI4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">26000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">twsi5</span><span class="p">,</span> <span class="n">MMP2_TWSI5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">26000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">twsi6</span><span class="p">,</span> <span class="n">MMP2_TWSI6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">26000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">gpio</span><span class="p">,</span> <span class="n">MMP2_GPIO</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">26000000</span><span class="p">);</span>

<span class="k">static</span> <span class="n">APMU_CLK</span><span class="p">(</span><span class="n">nand</span><span class="p">,</span> <span class="n">NAND</span><span class="p">,</span> <span class="mh">0xbf</span><span class="p">,</span> <span class="mi">100000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APMU_CLK_OPS</span><span class="p">(</span><span class="n">sdh0</span><span class="p">,</span> <span class="n">SDH0</span><span class="p">,</span> <span class="mh">0x1b</span><span class="p">,</span> <span class="mi">200000000</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sdhc_clk_ops</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APMU_CLK_OPS</span><span class="p">(</span><span class="n">sdh1</span><span class="p">,</span> <span class="n">SDH1</span><span class="p">,</span> <span class="mh">0x1b</span><span class="p">,</span> <span class="mi">200000000</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sdhc_clk_ops</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APMU_CLK_OPS</span><span class="p">(</span><span class="n">sdh2</span><span class="p">,</span> <span class="n">SDH2</span><span class="p">,</span> <span class="mh">0x1b</span><span class="p">,</span> <span class="mi">200000000</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sdhc_clk_ops</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APMU_CLK_OPS</span><span class="p">(</span><span class="n">sdh3</span><span class="p">,</span> <span class="n">SDH3</span><span class="p">,</span> <span class="mh">0x1b</span><span class="p">,</span> <span class="mi">200000000</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sdhc_clk_ops</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">mmp2_clkregs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_uart1</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_uart2</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_uart3</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart.2&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_uart4</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart.3&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_twsi1</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_twsi2</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_twsi3</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c.2&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_twsi4</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c.3&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_twsi5</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c.4&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_twsi6</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c.5&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_nand</span><span class="p">,</span> <span class="s">&quot;pxa3xx-nand&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_gpio</span><span class="p">,</span> <span class="s">&quot;pxa-gpio&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_sdh0</span><span class="p">,</span> <span class="s">&quot;sdhci-pxav3.0&quot;</span><span class="p">,</span> <span class="s">&quot;PXA-SDHCLK&quot;</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_sdh1</span><span class="p">,</span> <span class="s">&quot;sdhci-pxav3.1&quot;</span><span class="p">,</span> <span class="s">&quot;PXA-SDHCLK&quot;</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_sdh2</span><span class="p">,</span> <span class="s">&quot;sdhci-pxav3.2&quot;</span><span class="p">,</span> <span class="s">&quot;PXA-SDHCLK&quot;</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_sdh3</span><span class="p">,</span> <span class="s">&quot;sdhci-pxav3.3&quot;</span><span class="p">,</span> <span class="s">&quot;PXA-SDHCLK&quot;</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">mmp2_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_mmp2</span><span class="p">())</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_CACHE_TAUROS2</span>
		<span class="n">tauros2_init</span><span class="p">();</span>
<span class="cp">#endif</span>
		<span class="n">mfp_init_base</span><span class="p">(</span><span class="n">MFPR_VIRT_BASE</span><span class="p">);</span>
		<span class="n">mfp_init_addr</span><span class="p">(</span><span class="n">mmp2_addr_map</span><span class="p">);</span>
		<span class="n">pxa_init_dma</span><span class="p">(</span><span class="n">IRQ_MMP2_DMA_RIQ</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">ARRAY_AND_SIZE</span><span class="p">(</span><span class="n">mmp2_clkregs</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">postcore_initcall</span><span class="p">(</span><span class="n">mmp2_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">mmp2_timer_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clk_rst</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">APBC_APBCLK</span> <span class="o">|</span> <span class="n">APBC_RST</span><span class="p">,</span> <span class="n">APBC_MMP2_TIMERS</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * enable bus/functional clock, enable 6.5MHz (divider 4),</span>
<span class="cm">	 * release reset</span>
<span class="cm">	 */</span>
	<span class="n">clk_rst</span> <span class="o">=</span> <span class="n">APBC_APBCLK</span> <span class="o">|</span> <span class="n">APBC_FNCLK</span> <span class="o">|</span> <span class="n">APBC_FNCLKSEL</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clk_rst</span><span class="p">,</span> <span class="n">APBC_MMP2_TIMERS</span><span class="p">);</span>

	<span class="n">timer_init</span><span class="p">(</span><span class="n">IRQ_MMP2_TIMER1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">sys_timer</span> <span class="n">mmp2_timer</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span>	<span class="o">=</span> <span class="n">mmp2_timer_init</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* on-chip devices */</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">uart1</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">UART1</span><span class="p">,</span> <span class="mh">0xd4030000</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">uart2</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">UART2</span><span class="p">,</span> <span class="mh">0xd4017000</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">21</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">uart3</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">UART3</span><span class="p">,</span> <span class="mh">0xd4018000</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">23</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">uart4</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart&quot;</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">UART4</span><span class="p">,</span> <span class="mh">0xd4016000</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">19</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">twsi1</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TWSI1</span><span class="p">,</span> <span class="mh">0xd4011000</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">twsi2</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">TWSI2</span><span class="p">,</span> <span class="mh">0xd4031000</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">twsi3</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">TWSI3</span><span class="p">,</span> <span class="mh">0xd4032000</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">twsi4</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c&quot;</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">TWSI4</span><span class="p">,</span> <span class="mh">0xd4033000</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">twsi5</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">TWSI5</span><span class="p">,</span> <span class="mh">0xd4033800</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">twsi6</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c&quot;</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="n">TWSI6</span><span class="p">,</span> <span class="mh">0xd4034000</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">nand</span><span class="p">,</span> <span class="s">&quot;pxa3xx-nand&quot;</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">NAND</span><span class="p">,</span> <span class="mh">0xd4283000</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">29</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">sdh0</span><span class="p">,</span> <span class="s">&quot;sdhci-pxav3&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MMC</span><span class="p">,</span> <span class="mh">0xd4280000</span><span class="p">,</span> <span class="mh">0x120</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">sdh1</span><span class="p">,</span> <span class="s">&quot;sdhci-pxav3&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">MMC2</span><span class="p">,</span> <span class="mh">0xd4280800</span><span class="p">,</span> <span class="mh">0x120</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">sdh2</span><span class="p">,</span> <span class="s">&quot;sdhci-pxav3&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">MMC3</span><span class="p">,</span> <span class="mh">0xd4281000</span><span class="p">,</span> <span class="mh">0x120</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">sdh3</span><span class="p">,</span> <span class="s">&quot;sdhci-pxav3&quot;</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">MMC4</span><span class="p">,</span> <span class="mh">0xd4281800</span><span class="p">,</span> <span class="mh">0x120</span><span class="p">);</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">asram</span><span class="p">,</span> <span class="s">&quot;asram&quot;</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">NONE</span><span class="p">,</span> <span class="mh">0xe0000000</span><span class="p">,</span> <span class="mh">0x4000</span><span class="p">);</span>
<span class="cm">/* 0xd1000000 ~ 0xd101ffff is reserved for secure processor */</span>
<span class="n">MMP2_DEVICE</span><span class="p">(</span><span class="n">isram</span><span class="p">,</span> <span class="s">&quot;isram&quot;</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">NONE</span><span class="p">,</span> <span class="mh">0xd1020000</span><span class="p">,</span> <span class="mh">0x18000</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">resource</span> <span class="n">mmp2_resource_gpio</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xd4019000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xd4019fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_MMP2_GPIO</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">IRQ_MMP2_GPIO</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;gpio_mux&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">platform_device</span> <span class="n">mmp2_device_gpio</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pxa-gpio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mmp2_resource_gpio</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">mmp2_resource_gpio</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
