# Copyright (C) 2001-2018 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other
# applicable license agreement, including, without limitation,
# that your use is for the sole purpose of programming logic
# devices manufactured by Intel and sold by Intel or its
# authorized distributors.  Please refer to the applicable
# agreement for further details.


#############################################################
# Device setup
#############################################################
set_global_assignment -name FAMILY "Arria 10"
set_global_assignment -name DEVICE 10AX115S2F45I1SG

#############################################################
# Files and basic setup
#############################################################
set_global_assignment -name TOP_LEVEL_ENTITY a10_pcie_ref_design
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files

#############################################################
# SDC constraints - Note they are before the Qsys files
#############################################################
set_global_assignment -name SDC_FILE jtag.sdc
set_global_assignment -name SDC_FILE a10_pcie_devkit_cvp.sdc

#############################################################
# QSYS and IP Files
#############################################################
set_global_assignment -name QSYS_FILE source/static_region/bsp_top.qsys
set_global_assignment -name IP_FILE source/static_region/ip/bsp_top/top_dk.ip
set_global_assignment -name IP_FILE source/static_region/ip/bsp_top/top_a10_pcie.ip
set_global_assignment -name IP_FILE source/static_region/ip/bsp_top/ddr4_emif.ip

set_global_assignment -name QSYS_FILE source/static_region/design_top.qsys
set_global_assignment -name IP_FILE source/static_region/ip/design_top/top_iopll.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/alt_pr_ip.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/avalon_mm_clk.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/avalon_system_config.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/ddr4_calibration_pio.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/ddr4_ctlr_mm_clock_bridge.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/emif_clock.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/emif_reset_n.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/global_rst_n.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/pcie_mm_clock_crossing_bridge.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/pcie_rst_n.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/pr_subsystem_pll_ref_clk.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/pcie_avmm_pbridge.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/emif_avmm_pbridge.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/bar2_avmm_pipeline_bridge.ip
set_global_assignment -name IP_FILE source/static_region/ip/design_top/pcie_bar_2_mm_clock_crossing_bridge.ip

set_global_assignment -name QSYS_FILE source/static_region/pr_subsystem.qsys
set_global_assignment -name IP_FILE source/static_region/ip/pr_subsystem/pr_subsystem_clock_bridge_0.ip
set_global_assignment -name IP_FILE source/static_region/ip/pr_subsystem/pr_subsystem_reset_bridge_0.ip
set_global_assignment -name IP_FILE source/static_region/ip/pr_subsystem/pr_subsystem_pr_region_controller_0.ip
set_global_assignment -name IP_FILE source/static_region/ip/pr_subsystem/pr_subsystem_freeze_bridge_cra.ip
set_global_assignment -name IP_FILE source/static_region/ip/pr_subsystem/pr_subsystem_freeze_bridge_ddr4.ip
set_global_assignment -name IP_FILE source/static_region/ip/pr_subsystem/pr_subsystem_emif_clock_bridge.ip
set_global_assignment -name IP_FILE source/static_region/ip/pr_subsystem/pr_subsystem_sld_jtag_bridge_agent.ip

set_global_assignment -name IP_FILE source/common/sld_jtag_host/ip/sld_jtag_host.ip

set_global_assignment -name SYSTEMVERILOG_FILE source/gol_persona/block.sv
set_global_assignment -name SYSTEMVERILOG_FILE source/gol_persona/gol_block_wrapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE source/gol_persona/gol_cell.sv
set_global_assignment -name SYSTEMVERILOG_FILE source/gol_persona/gol_persona.sv
set_global_assignment -name SYSTEMVERILOG_FILE source/gol_persona/gol_persona_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE source/gol_persona/gol_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE source/gol_persona/moderator.sv

set_global_assignment -name QSYS_FILE source/common/reg_file/reg_file.qsys
set_global_assignment -name IP_FILE source/common/reg_file/ip/reg_file/reg_file_clock_bridge.ip
set_global_assignment -name IP_FILE source/common/reg_file/ip/reg_file/reg_file_mm_bridge.ip
set_global_assignment -name IP_FILE source/common/reg_file/ip/reg_file/reg_file_reset_bridge.ip
set_global_assignment -name IP_FILE source/common/reg_file/ip/reg_file/reg_file_pio_out.ip
set_global_assignment -name IP_FILE source/common/reg_file/ip/reg_file/reg_file_pio_in.ip

set_global_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON
set_instance_assignment -name PARTITION pr_partition -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic
set_instance_assignment -name PARTIAL_RECONFIGURATION_PARTITION ON -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic
#############################################################
# QDB file partition assignment
#############################################################
set_instance_assignment -name QDB_FILE_PARTITION output_files/a10_pcie_devkit_cvp_static.qdb -to | -entity a10_pcie_ref_design

#############################################################
# Entity rebinding assignment
#############################################################
set_instance_assignment -name ENTITY_REBINDING gol_persona_top -to u_top|design_core|pr_region_wrapper|pr_persona_wrapper|u_pr_logic

#############################################################
# SDC constraints - Note they are after the Qsys files
#############################################################
set_global_assignment -name SDC_FILE auxiliary.sdc

#############################################################
# PR setup
#############################################################
set_global_assignment -name REVISION_TYPE PR_IMPL
set_global_assignment -name GENERATE_PR_RBF_FILE ON
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Pro Edition"
