{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Part 1: Getting started"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2022-07-11 11:02:31.099274: W tensorflow/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory\n",
      "2022-07-11 11:02:31.112076: I tensorflow/stream_executor/cuda/cudart_stub.cc:29] Ignore above cudart dlerror if you do not have a GPU set up on your machine.\n"
     ]
    }
   ],
   "source": [
    "from tensorflow.keras.utils import to_categorical\n",
    "from sklearn.datasets import fetch_openml\n",
    "from sklearn.model_selection import train_test_split\n",
    "from sklearn.preprocessing import LabelEncoder, StandardScaler\n",
    "import numpy as np\n",
    "%matplotlib inline\n",
    "seed = 0\n",
    "np.random.seed(seed)\n",
    "import tensorflow as tf\n",
    "tf.random.set_seed(seed)\n",
    "import os\n",
    "os.environ['PATH'] = '/home/bcilab/Xilinx/Vivado/2019.1/bin:' + os.environ['PATH']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "DATA_DIR = 'npy'\n",
    "MODEL_DIR = 'model'\n",
    "\n",
    "BOARD_NAME = 'ultra96v2'\n",
    "FPGA_PART = 'xczu3eg-sbva484-1-i' \n",
    "\n",
    "CLOCK_PERIOD = 10"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Fetch the jet tagging dataset from Open ML"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "data = fetch_openml('hls4ml_lhc_jets_hlf')\n",
    "X, y = data['data'], data['target']"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Let's print some information about the dataset\n",
    "Print the feature names and the dataset shape"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['zlogz', 'c1_b0_mmdt', 'c1_b1_mmdt', 'c1_b2_mmdt', 'c2_b1_mmdt', 'c2_b2_mmdt', 'd2_b1_mmdt', 'd2_b2_mmdt', 'd2_a1_b1_mmdt', 'd2_a1_b2_mmdt', 'm2_b1_mmdt', 'm2_b2_mmdt', 'n2_b1_mmdt', 'n2_b2_mmdt', 'mass_mmdt', 'multiplicity']\n",
      "(830000, 16) (830000,)\n",
      "      zlogz  c1_b0_mmdt  c1_b1_mmdt  c1_b2_mmdt  c2_b1_mmdt  c2_b2_mmdt  \\\n",
      "0 -2.935125    0.383155    0.005126    0.000084    0.009070    0.000179   \n",
      "1 -1.927335    0.270699    0.001585    0.000011    0.003232    0.000029   \n",
      "2 -3.112147    0.458171    0.097914    0.028588    0.124278    0.038487   \n",
      "3 -2.666515    0.437068    0.049122    0.007978    0.047477    0.004802   \n",
      "4 -2.484843    0.428981    0.041786    0.006110    0.023066    0.001123   \n",
      "\n",
      "   d2_b1_mmdt  d2_b2_mmdt  d2_a1_b1_mmdt  d2_a1_b2_mmdt  m2_b1_mmdt  \\\n",
      "0    1.769445    2.123898       1.769445       0.308185    0.135687   \n",
      "1    2.038834    2.563099       2.038834       0.211886    0.063729   \n",
      "2    1.269254    1.346238       1.269254       0.246488    0.115636   \n",
      "3    0.966505    0.601864       0.966505       0.160756    0.082196   \n",
      "4    0.552002    0.183821       0.552002       0.084338    0.048006   \n",
      "\n",
      "   m2_b2_mmdt  n2_b1_mmdt  n2_b2_mmdt   mass_mmdt  multiplicity  \n",
      "0    0.083278    0.412136    0.299058    8.926882          75.0  \n",
      "1    0.036310    0.310217    0.226661    3.886512          31.0  \n",
      "2    0.079094    0.357559    0.289220  162.144669          61.0  \n",
      "3    0.033311    0.238871    0.094516   91.258934          39.0  \n",
      "4    0.014450    0.141906    0.036665   79.725777          35.0  \n",
      "0    g\n",
      "1    w\n",
      "2    t\n",
      "3    z\n",
      "4    w\n",
      "Name: class, dtype: category\n",
      "Categories (5, object): ['g', 'q', 'w', 'z', 't']\n"
     ]
    }
   ],
   "source": [
    "print(data['feature_names'])\n",
    "print(X.shape, y.shape)\n",
    "print(X[:5])\n",
    "print(y[:5])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "As you saw above, the `y` target is an array of strings, e.g. \\['g', 'w',...\\] etc.\n",
    "We need to make this a \"One Hot\" encoding for the training.\n",
    "Then, split the dataset into training and validation sets"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[[1. 0. 0. 0. 0.]\n",
      " [0. 0. 0. 1. 0.]\n",
      " [0. 0. 1. 0. 0.]\n",
      " [0. 0. 0. 0. 1.]\n",
      " [0. 0. 0. 1. 0.]]\n"
     ]
    }
   ],
   "source": [
    "le = LabelEncoder()\n",
    "y = le.fit_transform(y)\n",
    "y = to_categorical(y, 5)\n",
    "X_train_val, X_test, y_train_val, y_test = train_test_split(X, y, test_size=0.2, random_state=42)\n",
    "print(y[:5])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "scaler = StandardScaler()\n",
    "X_train_val = scaler.fit_transform(X_train_val)\n",
    "X_test = scaler.transform(X_test)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "np.save('X_train_val.npy', X_train_val)\n",
    "np.save('X_test.npy', X_test)\n",
    "np.save('y_train_val.npy', y_train_val)\n",
    "np.save('y_test.npy', y_test)\n",
    "np.save('classes.npy', le.classes_)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Now construct a model\n",
    "We'll use 3 hidden layers with 64, then 32, then 32 neurons. Each layer will use `relu` activation.\n",
    "Add an output layer with 5 neurons (one for each class), then finish with Softmax activation."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow.keras.models import Sequential\n",
    "from tensorflow.keras.layers import Dense, Activation, BatchNormalization\n",
    "from tensorflow.keras.optimizers import Adam\n",
    "from tensorflow.keras.regularizers import l1\n",
    "from callbacks import all_callbacks"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2022-07-11 11:03:15.235152: W tensorflow/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcuda.so.1'; dlerror: libcuda.so.1: cannot open shared object file: No such file or directory\n",
      "2022-07-11 11:03:15.235226: W tensorflow/stream_executor/cuda/cuda_driver.cc:269] failed call to cuInit: UNKNOWN ERROR (303)\n",
      "2022-07-11 11:03:15.235281: I tensorflow/stream_executor/cuda/cuda_diagnostics.cc:156] kernel driver does not appear to be running on this host (bcilab-rrid411): /proc/driver/nvidia/version does not exist\n",
      "2022-07-11 11:03:15.235983: I tensorflow/core/platform/cpu_feature_guard.cc:151] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    }
   ],
   "source": [
    "model = Sequential()\n",
    "model.add(Dense(64, input_shape=(16,), name='fc1', kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001)))\n",
    "model.add(Activation(activation='relu', name='relu1'))\n",
    "model.add(Dense(32, name='fc2', kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001)))\n",
    "model.add(Activation(activation='relu', name='relu2'))\n",
    "model.add(Dense(32, name='fc3', kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001)))\n",
    "model.add(Activation(activation='relu', name='relu3'))\n",
    "model.add(Dense(5, name='output', kernel_initializer='lecun_uniform', kernel_regularizer=l1(0.0001)))\n",
    "model.add(Activation(activation='softmax', name='softmax'))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Train the model\n",
    "We'll use Adam optimizer with categorical crossentropy loss.\n",
    "The callbacks will decay the learning rate and save the model into a directory 'model_1'\n",
    "The model isn't very complex, so this should just take a few minutes even on the CPU.\n",
    "If you've restarted the notebook kernel after training once, set `train = False` to load the trained model."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/bcilab/anaconda3/lib/python3.8/site-packages/keras/optimizer_v2/adam.py:105: UserWarning: The `lr` argument is deprecated, use `learning_rate` instead.\n",
      "  super(Adam, self).__init__(name, **kwargs)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:`epsilon` argument is deprecated and will be removed, use `min_delta` instead.\n",
      "WARNING:tensorflow:`period` argument is deprecated. Please use `save_freq` to specify the frequency in number of batches seen.\n",
      "Epoch 1/30\n",
      "  1/487 [..............................] - ETA: 8:03 - loss: 1.6388 - accuracy: 0.3027WARNING:tensorflow:Callback method `on_train_batch_end` is slow compared to the batch time (batch time: 0.0024s vs `on_train_batch_end` time: 0.0061s). Check your callbacks.\n",
      "486/487 [============================>.] - ETA: 0s - loss: 1.3292 - accuracy: 0.5160\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00001: val_loss improved from inf to 1.12515, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00001: val_loss improved from inf to 1.12515, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00001: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00001: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 2s 3ms/step - loss: 1.3290 - accuracy: 0.5161 - val_loss: 1.1252 - val_accuracy: 0.6363 - lr: 1.0000e-04\n",
      "Epoch 2/30\n",
      "482/487 [============================>.] - ETA: 0s - loss: 1.0555 - accuracy: 0.6666\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00002: val_loss improved from 1.12515 to 1.00706, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00002: val_loss improved from 1.12515 to 1.00706, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00002: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00002: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 2ms/step - loss: 1.0550 - accuracy: 0.6668 - val_loss: 1.0071 - val_accuracy: 0.6901 - lr: 1.0000e-04\n",
      "Epoch 3/30\n",
      "477/487 [============================>.] - ETA: 0s - loss: 0.9718 - accuracy: 0.7003\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00003: val_loss improved from 1.00706 to 0.94498, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00003: val_loss improved from 1.00706 to 0.94498, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00003: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00003: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 2ms/step - loss: 0.9712 - accuracy: 0.7004 - val_loss: 0.9450 - val_accuracy: 0.7098 - lr: 1.0000e-04\n",
      "Epoch 4/30\n",
      "486/487 [============================>.] - ETA: 0s - loss: 0.9183 - accuracy: 0.7143\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00004: val_loss improved from 0.94498 to 0.90046, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00004: val_loss improved from 0.94498 to 0.90046, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00004: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00004: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.9183 - accuracy: 0.7143 - val_loss: 0.9005 - val_accuracy: 0.7187 - lr: 1.0000e-04\n",
      "Epoch 5/30\n",
      "476/487 [============================>.] - ETA: 0s - loss: 0.8825 - accuracy: 0.7212\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00005: val_loss improved from 0.90046 to 0.87248, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00005: val_loss improved from 0.90046 to 0.87248, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00005: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00005: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 2ms/step - loss: 0.8823 - accuracy: 0.7214 - val_loss: 0.8725 - val_accuracy: 0.7242 - lr: 1.0000e-04\n",
      "Epoch 6/30\n",
      "461/487 [===========================>..] - ETA: 0s - loss: 0.8595 - accuracy: 0.7257\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00006: val_loss improved from 0.87248 to 0.85483, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00006: val_loss improved from 0.87248 to 0.85483, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00006: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00006: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 2ms/step - loss: 0.8595 - accuracy: 0.7259 - val_loss: 0.8548 - val_accuracy: 0.7273 - lr: 1.0000e-04\n",
      "Epoch 7/30\n",
      "474/487 [============================>.] - ETA: 0s - loss: 0.8443 - accuracy: 0.7293\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00007: val_loss improved from 0.85483 to 0.84188, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00007: val_loss improved from 0.85483 to 0.84188, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00007: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00007: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.8441 - accuracy: 0.7293 - val_loss: 0.8419 - val_accuracy: 0.7306 - lr: 1.0000e-04\n",
      "Epoch 8/30\n",
      "479/487 [============================>.] - ETA: 0s - loss: 0.8331 - accuracy: 0.7319\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00008: val_loss improved from 0.84188 to 0.83222, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00008: val_loss improved from 0.84188 to 0.83222, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00008: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00008: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 2ms/step - loss: 0.8328 - accuracy: 0.7320 - val_loss: 0.8322 - val_accuracy: 0.7325 - lr: 1.0000e-04\n",
      "Epoch 9/30\n",
      "481/487 [============================>.] - ETA: 0s - loss: 0.8237 - accuracy: 0.7343\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00009: val_loss improved from 0.83222 to 0.82371, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00009: val_loss improved from 0.83222 to 0.82371, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00009: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00009: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 2ms/step - loss: 0.8235 - accuracy: 0.7343 - val_loss: 0.8237 - val_accuracy: 0.7347 - lr: 1.0000e-04\n",
      "Epoch 10/30\n",
      "467/487 [===========================>..] - ETA: 0s - loss: 0.8153 - accuracy: 0.7366\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00010: val_loss improved from 0.82371 to 0.81607, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00010: val_loss improved from 0.82371 to 0.81607, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00010: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00010: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "Epoch 00010: saving model to model_1/KERAS_check_model_epoch10.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 2ms/step - loss: 0.8155 - accuracy: 0.7365 - val_loss: 0.8161 - val_accuracy: 0.7368 - lr: 1.0000e-04\n",
      "Epoch 11/30\n",
      "467/487 [===========================>..] - ETA: 0s - loss: 0.8088 - accuracy: 0.7382\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00011: val_loss improved from 0.81607 to 0.80994, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00011: val_loss improved from 0.81607 to 0.80994, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00011: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00011: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 2ms/step - loss: 0.8084 - accuracy: 0.7382 - val_loss: 0.8099 - val_accuracy: 0.7381 - lr: 1.0000e-04\n",
      "Epoch 12/30\n",
      "479/487 [============================>.] - ETA: 0s - loss: 0.8021 - accuracy: 0.7399\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00012: val_loss improved from 0.80994 to 0.80388, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00012: val_loss improved from 0.80994 to 0.80388, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00012: saving model to model_1/KERAS_check_model_last.h5\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Epoch 00012: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 2ms/step - loss: 0.8023 - accuracy: 0.7399 - val_loss: 0.8039 - val_accuracy: 0.7401 - lr: 1.0000e-04\n",
      "Epoch 13/30\n",
      "479/487 [============================>.] - ETA: 0s - loss: 0.7969 - accuracy: 0.7412\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00013: val_loss improved from 0.80388 to 0.79879, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00013: val_loss improved from 0.80388 to 0.79879, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00013: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00013: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 2ms/step - loss: 0.7968 - accuracy: 0.7413 - val_loss: 0.7988 - val_accuracy: 0.7414 - lr: 1.0000e-04\n",
      "Epoch 14/30\n",
      "476/487 [============================>.] - ETA: 0s - loss: 0.7921 - accuracy: 0.7428\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00014: val_loss improved from 0.79879 to 0.79470, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00014: val_loss improved from 0.79879 to 0.79470, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00014: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00014: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.7922 - accuracy: 0.7427 - val_loss: 0.7947 - val_accuracy: 0.7423 - lr: 1.0000e-04\n",
      "Epoch 15/30\n",
      "473/487 [============================>.] - ETA: 0s - loss: 0.7883 - accuracy: 0.7437\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00015: val_loss improved from 0.79470 to 0.79095, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00015: val_loss improved from 0.79470 to 0.79095, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00015: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00015: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.7882 - accuracy: 0.7438 - val_loss: 0.7910 - val_accuracy: 0.7435 - lr: 1.0000e-04\n",
      "Epoch 16/30\n",
      "466/487 [===========================>..] - ETA: 0s - loss: 0.7846 - accuracy: 0.7448\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00016: val_loss improved from 0.79095 to 0.78762, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00016: val_loss improved from 0.79095 to 0.78762, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00016: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00016: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.7846 - accuracy: 0.7448 - val_loss: 0.7876 - val_accuracy: 0.7440 - lr: 1.0000e-04\n",
      "Epoch 17/30\n",
      "481/487 [============================>.] - ETA: 0s - loss: 0.7813 - accuracy: 0.7458\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00017: val_loss improved from 0.78762 to 0.78491, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00017: val_loss improved from 0.78762 to 0.78491, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00017: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00017: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.7815 - accuracy: 0.7457 - val_loss: 0.7849 - val_accuracy: 0.7452 - lr: 1.0000e-04\n",
      "Epoch 18/30\n",
      "486/487 [============================>.] - ETA: 0s - loss: 0.7786 - accuracy: 0.7468\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00018: val_loss improved from 0.78491 to 0.78186, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00018: val_loss improved from 0.78491 to 0.78186, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00018: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00018: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.7786 - accuracy: 0.7468 - val_loss: 0.7819 - val_accuracy: 0.7462 - lr: 1.0000e-04\n",
      "Epoch 19/30\n",
      "467/487 [===========================>..] - ETA: 0s - loss: 0.7765 - accuracy: 0.7474\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00019: val_loss improved from 0.78186 to 0.77973, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00019: val_loss improved from 0.78186 to 0.77973, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00019: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00019: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.7759 - accuracy: 0.7476 - val_loss: 0.7797 - val_accuracy: 0.7464 - lr: 1.0000e-04\n",
      "Epoch 20/30\n",
      "482/487 [============================>.] - ETA: 0s - loss: 0.7737 - accuracy: 0.7481\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00020: val_loss improved from 0.77973 to 0.77729, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00020: val_loss improved from 0.77973 to 0.77729, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00020: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00020: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "Epoch 00020: saving model to model_1/KERAS_check_model_epoch20.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 2s 3ms/step - loss: 0.7735 - accuracy: 0.7481 - val_loss: 0.7773 - val_accuracy: 0.7473 - lr: 1.0000e-04\n",
      "Epoch 21/30\n",
      "473/487 [============================>.] - ETA: 0s - loss: 0.7714 - accuracy: 0.7485\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00021: val_loss improved from 0.77729 to 0.77516, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00021: val_loss improved from 0.77729 to 0.77516, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00021: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00021: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.7713 - accuracy: 0.7486 - val_loss: 0.7752 - val_accuracy: 0.7478 - lr: 1.0000e-04\n",
      "Epoch 22/30\n",
      "481/487 [============================>.] - ETA: 0s - loss: 0.7692 - accuracy: 0.7489\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00022: val_loss improved from 0.77516 to 0.77344, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00022: val_loss improved from 0.77516 to 0.77344, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00022: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00022: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 2ms/step - loss: 0.7692 - accuracy: 0.7489 - val_loss: 0.7734 - val_accuracy: 0.7484 - lr: 1.0000e-04\n",
      "Epoch 23/30\n",
      "487/487 [==============================] - ETA: 0s - loss: 0.7672 - accuracy: 0.7496\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00023: val_loss improved from 0.77344 to 0.77155, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00023: val_loss improved from 0.77344 to 0.77155, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00023: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00023: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.7672 - accuracy: 0.7496 - val_loss: 0.7716 - val_accuracy: 0.7487 - lr: 1.0000e-04\n",
      "Epoch 24/30\n",
      "482/487 [============================>.] - ETA: 0s - loss: 0.7653 - accuracy: 0.7500\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00024: val_loss improved from 0.77155 to 0.76961, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00024: val_loss improved from 0.77155 to 0.76961, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00024: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00024: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.7654 - accuracy: 0.7500 - val_loss: 0.7696 - val_accuracy: 0.7492 - lr: 1.0000e-04\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Epoch 25/30\n",
      "463/487 [===========================>..] - ETA: 0s - loss: 0.7637 - accuracy: 0.7504\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00025: val_loss improved from 0.76961 to 0.76797, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00025: val_loss improved from 0.76961 to 0.76797, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00025: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00025: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.7636 - accuracy: 0.7505 - val_loss: 0.7680 - val_accuracy: 0.7493 - lr: 1.0000e-04\n",
      "Epoch 26/30\n",
      "479/487 [============================>.] - ETA: 0s - loss: 0.7618 - accuracy: 0.7509\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00026: val_loss improved from 0.76797 to 0.76638, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00026: val_loss improved from 0.76797 to 0.76638, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00026: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00026: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.7619 - accuracy: 0.7509 - val_loss: 0.7664 - val_accuracy: 0.7501 - lr: 1.0000e-04\n",
      "Epoch 27/30\n",
      "479/487 [============================>.] - ETA: 0s - loss: 0.7605 - accuracy: 0.7513\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00027: val_loss improved from 0.76638 to 0.76477, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00027: val_loss improved from 0.76638 to 0.76477, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00027: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00027: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 2s 3ms/step - loss: 0.7603 - accuracy: 0.7514 - val_loss: 0.7648 - val_accuracy: 0.7501 - lr: 1.0000e-04\n",
      "Epoch 28/30\n",
      "485/487 [============================>.] - ETA: 0s - loss: 0.7588 - accuracy: 0.7516\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00028: val_loss improved from 0.76477 to 0.76363, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00028: val_loss improved from 0.76477 to 0.76363, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00028: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00028: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 2s 3ms/step - loss: 0.7588 - accuracy: 0.7517 - val_loss: 0.7636 - val_accuracy: 0.7507 - lr: 1.0000e-04\n",
      "Epoch 29/30\n",
      "479/487 [============================>.] - ETA: 0s - loss: 0.7572 - accuracy: 0.7521\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00029: val_loss improved from 0.76363 to 0.76181, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00029: val_loss improved from 0.76363 to 0.76181, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00029: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00029: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.7573 - accuracy: 0.7520 - val_loss: 0.7618 - val_accuracy: 0.7511 - lr: 1.0000e-04\n",
      "Epoch 30/30\n",
      "460/487 [===========================>..] - ETA: 0s - loss: 0.7568 - accuracy: 0.7519\n",
      "***callbacks***\n",
      "saving losses to model_1/losses.log\n",
      "\n",
      "Epoch 00030: val_loss improved from 0.76181 to 0.76032, saving model to model_1/KERAS_check_best_model.h5\n",
      "\n",
      "Epoch 00030: val_loss improved from 0.76181 to 0.76032, saving model to model_1/KERAS_check_best_model_weights.h5\n",
      "\n",
      "Epoch 00030: saving model to model_1/KERAS_check_model_last.h5\n",
      "\n",
      "Epoch 00030: saving model to model_1/KERAS_check_model_last_weights.h5\n",
      "\n",
      "Epoch 00030: saving model to model_1/KERAS_check_model_epoch30.h5\n",
      "\n",
      "***callbacks end***\n",
      "\n",
      "487/487 [==============================] - 1s 3ms/step - loss: 0.7559 - accuracy: 0.7523 - val_loss: 0.7603 - val_accuracy: 0.7514 - lr: 1.0000e-04\n"
     ]
    }
   ],
   "source": [
    "train = True\n",
    "if train:\n",
    "    adam = Adam(lr=0.0001)\n",
    "    model.compile(optimizer=adam, loss=['categorical_crossentropy'], metrics=['accuracy'])\n",
    "    callbacks = all_callbacks(stop_patience = 1000,\n",
    "                              lr_factor = 0.5,\n",
    "                              lr_patience = 10,\n",
    "                              lr_epsilon = 0.000001,\n",
    "                              lr_cooldown = 2,\n",
    "                              lr_minimum = 0.0000001,\n",
    "                              outputDir = 'model_1')\n",
    "    model.fit(X_train_val, y_train_val, batch_size=1024,\n",
    "              epochs=30, validation_split=0.25, shuffle=True,\n",
    "              callbacks = callbacks.callbacks)\n",
    "else:\n",
    "    from tensorflow.keras.models import load_model\n",
    "    model = load_model('model_1/KERAS_check_best_model.h5')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Check performance\n",
    "Check the accuracy and make a ROC curve"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Accuracy: 0.7502530120481927\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAjIAAAIuCAYAAACl2OK5AAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjUuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/YYfK9AAAACXBIWXMAAAsTAAALEwEAmpwYAADU20lEQVR4nOzdd1yWVRvA8d/NEkQERMQtbhQU3Frunam9ZTlTy21ZZllmWllZVo7KbDlKzb1XrnLvgVucKA5AZO/xjPP+8ehTCCoq8ABe38+HTz73Otd9v7w+l+c+51yaUgohhBBCiPzIytIBCCGEEEI8LklkhBBCCJFvSSIjhBBCiHxLEhkhhBBC5FuSyAghhBAi35JERgghhBD5liQy2UjTtCBN05SmaXOf5JjcpmnahDsxyVx8IYQQ+YokMvmMpmmT7yYdmqYdtXQ8QgghhCVJIpOPaJrWGnjP0nEIIYQQeYUkMjlD0zTtI03TQjRNi9Y0bYGmaU4POHiUpmkBmqYlapoWp2naWU3T/rjnmGLAfOAKcOw+17nbU/OtpmlzNE1L0DTtiqZpL2qaVlHTtH/utHFC07TG2XrHQgghhAXYWDqAAuoVQA9EAKWAPsA1YNy9B2qa1gWYdufjOUABnkB14PX/HDoT8ACaAt88pP2377SdBlQEFgGh/9nvCyzRNK2KUkr/CPclhBBC5CnSI5Mz9EANoApwdxxLm/scW+3Of7cppWoqpbwBZ6D13QM0TRsIdAMmKKUOZaH9y0BloPudz/bApTvb3r6zrcKd+IQQQoh8SxKZnLFdKRWslDICF+5s87jPsVsw9Zy00TQtQtO0/cB0QAegaVo54HtgNzApi+1vVUqlAkH/2faXMlUIvfKfbfeLSQghhMgX5NVSzoj5z5/vvrrRMjtQKXVG0zRvoDdQB9Nrn+HAkDvjWIrc+WkExGmaBuBw5/Q6mqYlAE2UUqf/c9m4e9r+77b/TrHONCYhhBAiv5BExsI0TasKGJVSn9/5bA9EAoWBFoD/nUML3fn5LyvAEbDOnWiFEEKIvEVeLVleC+DynRlOx4BATEkMwCml1E6llPbfH2DXnf3+d7adsEDcQgghhMVJImN5x4FVQCqmAcJOd7YNVEr9bcnAhBBCiLxOM43/FEIIIYTIf6RHRgghhBD5liQyQgghhMi3JJERQgghRL4liYwQQggh8i1JZIQQQgiRb0kiI4QQQoh8SxIZIYQQQuRbksgIIYQQIt/K87WWNE1zBH7GVCF6p1JqoYVDEkIIIUQeYZEeGU3Tftc07bamaWfu2d5R07QLmqZd1jTtwzubXwJWKKUGA11zPVghhBBC5FmWerU0F+j43w2aplkDPwHPATWBXpqm1QTKAjfuHGbIxRiFEEIIkcdZJJFRSu0Gou7Z3BC4rJS6opRKA5YALwA3MSUzIGN6hBBCCPEfeWmMTBn+7XkBUwLTCJgOzNA07Xlg/f1O1jRtCDAEwMHBoV65cuVyJEij0YiVleRTuUGede6RZ5275HnnHnnWuSMlMhGNQhRyy5m04uLFixFKKffM9uWlREbLZJtSSiUCrz/sZKXUTGAmQP369dXRo0ezOTyTnTt30rJlyxy5tkhPnnXukWedu+R55x551rnjx4FTcNSXZsC83jlyfU3Trt1vX15KU28C/+1GKQuEWCgWIYQQQmRBbGosYIuVUWeR9vNSInMEqKppWkVN0+yAnsA6C8ckhBBCiAcITQxF0+ywNqZapH1LTb9eDBwAqmuadlPTtIFKKT0wAtgCnAOWKaXOWiI+IYQQQmRNTGoMYIOVUW+R9i0yRkYp1es+2zcCG3OiTZ1Ox82bN0lJSXmi6zg7O3Pu3Llsiko8SH571vb29pQtWxZbW1tLhyKEELkmLDEMG4MtVurJvl8fV14a7Jujbt68iZOTE56enmhaZuOKsyY+Ph4nJ6dsjEzcT3561kopIiMjuXnzJhUrVrR0OEIIkWv2Bu/F0+ZZrHX3rqqSO/LSGJknpmlaF03TZsbGxmbYl5KSgpub2xMlMULcj6ZpuLm5PXGPnxBC5Dc6ow4NHXo7O4u0X6ASGaXUeqXUEGdn50z3SxIjcpL8fgkhnkbhyeFoWGOry9iJkBsKVCJTEKxZs4aAgABLh/FAI0eOpEyZMhiNRvO2CRMmMGXKlHTHeXp6EhERAcCtW7fo2bMnlStXpmbNmnTq1ImLFy8+URzXrl2jTZs21K5dm5YtW3Lz5k0ATpw4QZMmTfD29qZ27dosXbo00/OvX79Oq1atqFOnDrVr12bjRtPwrAsXLlCvXj18fX05cOAAAHq9nrZt25KUlPREMQshREFzLvIcYI2Gskj7ksjkMZZOZPT6B486NxqNrF69mnLlyrF79+4sXVMpxYsvvkjLli0JDAwkICCAr776irCwsCeKdfTo0fTr149Tp07xySefMHbsWAAKFy7M/PnzOXv2LJs3b+add94hJiYmw/kTJ06ke/fuHD9+nCVLlvDGG28A8Ntvv/H111+zYsUKc3L2yy+/0LdvXwoXLvxEMQshREFiVHf+QavZgDI++OAcIolMLvriiy/w8vKiXbt29OrVK0MPxv79+1m3bh3vv/8+fn5+BAYGMmvWLBo0aICvry/dunUz9wgEBgbSuHFjGjRowCeffEKRIkUAU6Lxxhtv4O3tTefOnenUqRMrVqwAwN/fnxYtWlCvXj06dOhAaGgoAC1btuSjjz6iRYsW/PDDDw+8hx07duDj48Pw4cNZvHhxlu57x44d2NraMmzYMPM2Pz8/mjVrlrUHdx8BAQG0adMGgFatWrF27VoAqlWrRtWqVQEoXbo0JUqUIDw8PMP5mqYRFxcHQGxsLKVLlwbA1taW5ORkkpKSsLW1JSYmhvXr19OvX78nilcIIQqakIQQdEYdRisHjBbqkXlqZi3912frzxIQEvdY5xoMBqytrTNsr1m6KJ928b7veUePHmXlypUcP34cvV5P3bp1qVevXrpjnnnmGbp27Urnzp15+eWXAXBxcWHw4MEAjB8/njlz5vDWW28xcuRIRo4cSa9evfj111/N11i1ahVBQUGcPn2a27dvU6NGDQYMGIBOp+Ott95i7dq1uLu7s3TpUsaNG8fvv/8OQExMDLt27Xro/S9evJhevXrxwgsv8NFHH6HT6R463fjMmTMZ7vV+mjVrRnx8PJC+RsqUKVNo27ZtumN9fX1ZuXIlI0eOZPXq1cTHxxMZGYmbm5v5mMOHD5OWlkblypUztDVhwgTat2/Pjz/+SGJiIv/88w8Ab775Jv369SM1NZXffvuNzz//nHHjxskYGCGEuEdQXBB38xdFIYvE8FQmMpawd+9eXnjhBRwcHADo0qVLls47c+YM48ePJyYmhoSEBDp06ADAgQMHWLNmDQC9e/dm9OjR5nZeeeUVrKysKFmyJK1atQJM4z7OnDlDu3btAFNCVqpUKXM7PXr0eGgsaWlpbNy4ke+++w4nJycaNWrE1q1bef755+/7Jf+oX/579uwx//lh06+nTJnCiBEjmDt3Ls2bN6dMmTLY2Pz7Kx0aGkrfvn2ZN29epkXjFi9ezGuvvcZ7773HgQMH6Nu3L2fOnKF8+fLs3LkTgMuXLxMSEoKXlxd9+/YlLS2NL774gmrVqj3SfQkhREF0I/4GVsr0j3sjyRaJ4alMZB7Uc/Iwj7u2iVKP1+X22muvsWbNGnx9fZk7d675C/ZR21FK4e3tbR68ei9HR8eHxrJ582ZiY2OpVasWAElJSRQuXJjnn38eNzc386uqu+Lj43FxccHb29v8euthHqVHpnTp0qxatQqAhIQEVq5cyd0Za3FxcTz//PNMnDiRxo0bZ9rWnDlz2Lx5MwBNmjQhJSWFiIgISpQoYT5m3LhxTJw4kenTp9OnTx88PT357LPPWLhwYZbuRwghCjL/MH/slWnatS7T2s85r0CNkXnQOjKW1rRpU9avX09KSgoJCQn89ddfmR7n5ORk/iIHUzJQqlQpdDpdui/Pxo0bs3LlSgCWLFmSrp2VK1diNBoJCwszJz7Vq1cnPDzcnMjodDrOns28AsTq1avNA2f/a/HixcyePZugoCCCgoK4evUqW7duJSkpiebNm7Nu3Tpz7KtWrcLX1xdra2tat25Namoqs2bNMl/ryJEjmb7K2rNnDydOnODEiRPs27fP/Od7kxiAiIgI88ypSZMmMWDAAMDUc/Tiiy/Sr18/XnnllUzvEaB8+fJs27YNgHPnzpGSkoK7+79V4nft2kWZMmWoWrUqSUlJWFlZYW1tLTOXhBDijqiUKIphetNglETmyT1sHRlLatCgAV27dsXX15eXXnqJ+vXrk1mcPXv2ZPLkydSpU4fAwEC++OILGjVqRLt27fDy8jIf9/333zNt2jQaNmxIaGio+VrdunWjbNmy+Pj4MHToUBo1aoSzszN2dnasWLGCMWPG4Ovri5+fH/v378801sDAQIoWLZpuW1JSElu2bOH55583b3N0dDQnaLVr12bEiBE0bdoUPz8/fv31V2bPng2YXi+tXr2av//+m8qVK+Pt7c2ECRPMg2sf186dO6levTrVqlUjLCyMcePGAbBs2TJ2797N3Llz8fPzw8/PjxMnTgDwySefsG6dqRbp1KlTmTVrFr6+vvTq1Yu5c+eaX4UppZg4cSIff/wxAEOGDOHDDz+kW7du5td4QgjxtAtPCscnzfSWQstk/GiuUEoVuJ969eqpewUEBGTY9jji4uIe+9z4+HillFKJiYmqXr16yt/f/7GvlZiYqIxGo1JKqcWLF6uuXbtmaCciIkJVqlRJhYaGPtK1+/Tpo27fvv3YsWWXJ3nWlpJdv2e5bceOHZYO4akizzv3yLPOOXqDXvnM9VFTJ7+kZgzdpv58eWyOtQUcVff5zn8qx8hYypAhQwgICCAlJYX+/ftTt27dx76Wv78/I0aMQCmFi4uLefYRQOfOnYmJiSEtLY2PP/6YkiVLPtK1FyxY8NhxCSGEeDqcjz4PQNF4W1KBIskZl7nIDZLI5KJFixZl27WaNWvGyZMnM933sAHBQgghxJM6eusoAJ46HReAZHt7i8RRoMbICCGEECJ3nLh9Anc7Zzx0prXECjlYJqWQREYIIYQQj+x6/HWqFXIj1mAavmBrmeLXksgIIYQQ4tGkGdK4EnuFagawIRUA+9QEi8QiiYwQQgghHklAZAB6ox6f+Gii9WWx1qegPEo8/MQcIIlMHmPp6tdZMXLkSMqUKWNejA5MdYvuLYLp6elJREQEALdu3aJnz55UrlyZmjVr0qlTJy5evPhEcVy/fp1WrVpRp04dateuzcaNG837xowZg4+PDz4+PixdujTT8+fOnYu7u7t5rZm7695cuHCBevXq4evra15AUK/X07ZtW1kMTwghgFPhpwConRBDmrU9Bms7HBws826pQCUyeXll36yydCKj1+sfuN9oNLJ69WrKlSvH7t27s3RNpRQvvvgiLVu2JDAwkICAAL766ivCwsKeKNaJEyfSvXt3jh8/zpIlS3jjjTcA+Ouvvzh27BgnTpzg0KFDTJ482Vzl+l49evQwrx48aNAgAH777Te+/vprVqxYYU7OfvnlF/r27UvhwoWfKGYhhCgILsdcplghV0pGXSNCX4EiiSEUMugsEkuBSmRUHl7ZF+DLL7+kevXqtG3bll69emXowdi/fz/r1q3j/fffx8/Pj8DAQGbNmkWDBg3w9fWlW7du5h6BwMBAGjduTIMGDfjkk08oUqQIYEo03njjDby9vencuTOdOnUy1zny9/enRYsW1KtXjw4dOphrI7Vs2ZKPPvqIFi1a8MMPPzzwHnbs2IGPjw/Dhw9n8eLFWbrvHTt2YGtry7Bhw8zb/Pz8aNasWdYe3H1ommZOUGJjY80rBQcEBNCiRQtsbGxwdHTE19fXXFMpK2xtbUlOTiYpKQlbW1tiYmJYv349/fr1e6J4hRCioDgdcZqqjqbCw6lGG6yMOozFXC0Sy9O5jsymD+HW6cc61cGgB+tMHlvJWvDc1/c9z9/fnyVLlnD8+HH0ej1169alXr166Y555pln6Nq1K507d+bll18GwMXFhcGDBwMwfvx45syZw1tvvcXIkSMZOXIkvXr14tdffzVfY9WqVQQFBXH69Glu375NjRo1GDBgADqdjrfeeou1a9fi7u7O0qVLGTdunHkhvZiYmExrH91r8eLF9OrVixdeeIGPPvoInU6Hra3tA885c+ZMhnu9n0cpGjlhwgTat2/Pjz/+SGJiIv/88w8Avr6+fPbZZ7z77rskJSWxY8cOatasmWl7K1euZPfu3VSrVo3vvvuOcuXK8eabb9KvXz9SU1P57bff+Pzzzxk3btwjV/IWQoiCSG/UczX2Ki2K1cGgrDEanHCN3o+yKWWReJ7ORMYC9uzZw4svvmh+NdG1a9csnXfmzBnGjx9PTEwMCQkJdOjQAYADBw6wZs0aAHr37m2u/7N3715eeeUVrKysKFmyJK1atQJM4z7OnDlDu3btADAYDJQq9e8vXY8ePR4aS1paGhs3buS7777DycmJRo0asXXrVp5//vn7fsk/6pf/nj17zH9+WKXxxYsX89prr/Hee+9x4MAB+vbty5kzZ2jfvj1HjhzhmWeewd3dnSZNmmBjk/FXvUuXLvTq1YtChQrx66+/0r9/f7Zv30758uXNiwpevnyZkJAQvLy86Nu3L2lpaXzxxRdUq1btke5LCCEKiutx1zEoAxXibhNv74WGRqHUGJRNeYvE83QmMg/oOXmY5Id8uT7I4/yL/rXXXmPNmjX4+voyd+7ch67aaypJkfl2b29v8+DVezk6Oj40ls2bNxMbG0utWrUAUyHJwoUL8/zzz+Pm5mZ+VXVXfHw8Li4ueHt7m19vPcyj9MjMmTPH/MqoSZMmpKSkEBERQYkSJRg3bpy5iGTv3r2pWrVqhrbc3NzMfx48eDBjxozJcMy4ceOYOHEi06dPp0+fPnh6evLZZ5+lq0QuhBBPk503dwJQK/gMoU59ASiUGgP3+f7JaQVqjExe1rx5c1avXk1ycjLx8fGsX78+0+OcnJzMX+RgSgZKlSqFTqdL9+XZuHFjVq5cCcCSJUvM25s2bcrKlSsxGo2EhYWZE5/q1asTHh5uTmR0Oh1nz57NNIbVq1czduzYDNsXL17M7NmzCQoKIigoiKtXr7J161aSkpJo3rw569atM8e+atUqfH19sba2pnXr1qSmpjJr1izztY4cOZLpq6w9e/aYB9/u27fP/Od7kxiA8uXLs23bNgDOnTtHSkoK7u7uGAwGIiMjATh16hSnTp2iffv2Gc7/b+K1bt06atSokW7/rl27KFOmDFWrViUpKQkrKyusra1l5pIQ4ql2Puo8dlY2VE6M4VyqDwAusVcwOhe1SDxPZ4+MBdStW5cePXrg5+dHhQoV7jvQtWfPngwePJjp06ezYsUKvvjiCxo1akSFChWoVauWOVH4/vvvefXVV5k6dSrPP/88dwc4d+vWjW3btuHj40O1atVo1KgRzs7O2NnZsWLFCt5++21iY2PR6/W88847eHt7Z4ghMDCQokXT/0ImJSWxZcsWfvvtN/M2R0dHmjZtyvr16+nRowcjRoygadOmaJpGiRIlzNOZNU1j9erVvPPOO3z99dfY29vj6enJ999//0TPdOrUqQwePJjvvvsOTdOYO3cumqah0+nMz7do0aIsWLDA/Grpk08+oX79+nTt2pXp06ezbt06bGxsKFasGHPnzjVfWynFxIkTWbZsGWAq+NmnTx/0ej2//PLLE8UthBD52eWYyzSwcUUDzkcWp7BKxVafiHrIeMmcot3vVUR+Vr9+fXX06NF0286dO5fhX9yP42HjNrJqwoQJFClSxDy25VElJSXh4OCApmksWbKExYsXs3btWgASEhIoUqQIkZGRNGzYkH379j1SBexXX32V7777Dnd398eKLbtk17POTdn1e5bbdu7cScuWLS0dxlNDnnfukWedvRLSEmiyuAlvpFgzPD6JL6//imNyFB32fMzt76bR4rnncqRdTdP8lVL1M9snPTL5lL+/PyNGjEAphYuLi3n2EUDnzp2JiYkhLS2Njz/++JGSGIAFCxZkd7hCCCEKgKNhpk4C35hQ4isPxOUyOKpwrAoXRlmo+rUkMhYyYcKEJzq/WbNmnDx5MtN9DxsQLIQQQjwO/zB/bDQr/FJSOaR7FoAyWgTWrq5goSUqZLCvEEIIIbLEP8yf2pojhZUiINQNA4oyIf7YFC9usZgKVCJTEEoUCCGEEHlRij6F81Hn8UlJBvcaRIYkk2ivYadLRmG58bYFKpHJ6yUKhBBCiPwqIDIAnVFH3ehQkrx74ZxgxN7dAd3169hbcJHQApXICCGEECJnXI29CkAVnYFNMc9gg0aV6qb6SspgtFhcksjkkpiYGH7++edH3pdXhIeHY2trm24dGcBcrPKuuXPnMmLECPPn+fPn4+Pjg7e3NzVr1sxQKPNx/PDDD+Zr/nctmgkTJlCmTBn8/Pzw8/Nj48aNmZ7v6elJrVq18PPzo379f2fzjRkzhtq1a6crDvnnn38+tJCmEEI8DfYH78PdYKRs2SacPpIMQLN6pkSmULWMq6fnFklkckleTmQMBsNDj1m+fDmNGzfOcsVrgE2bNvH999+zdetWzp49y7Fjx3jS135nzpxh1qxZHD58mJMnT7JhwwYuXbpk3j9q1CjzasCdOnW673V27NjBiRMnuLveUGxsLPv37+fUqVMYDAZOnz5NcnIyc+fO5Y033niimIUQIr9TSnEi9CC1U1JIqvoixpg09EWssdeZxqTaFCtmsdgkkcklH374IYGBgfj5+fH+++8/cF9CQgJt2rShbt261KpVy7zQHcAXX3yBl5cX7dq1o1evXuYejiNHjlC7dm2aNGnC+++/j4+Padlog8HA+++/T4MGDahdu7a5R2Xnzp20atWK3r17m2snPcjixYuZOnUqN2/eJDg4OEv3PGnSJKZMmULp0qUBsLe3N1fyflznzp2jcePGFC5cGBsbG1q0aMHq1auf6JoAVlZWpKWloZQiOTkZW1tbJk+ezNtvv/3Q6t5CCFHQXYq5xG1dPI0NNsy8VZcSBo2Kvu7orl8HwOpOQWRLeCrXkfnm8Decjzr/WOcaDAasra0zbPcq5sWYhhmLDt719ddfc+bMGU6cOPHQfXq9ntWrV1O0aFEiIiJo3LgxXbt2xd/fn5UrV3L8+HH0ej1169alXr16ALz++uvMnDmTZ555hg8//NB87Tlz5uDs7MyRI0dITU3l2WefNdcdOnz4MGfOnKFixYoPvOcbN25w69YtGjZsSPfu3Vm6dCnvvvvuwx4VZ86cMcf3IAsXLmTy5MkZtnt6eporfN/l4+PDuHHjiIyMxMHBgY0bN6Z7PTRjxgzmz59P/fr1mTp1Kq6urhmuq2ka7du3R9M0hg4dypAhQ3BycqJbt27UqVOHNm3amJ/ZJ5988tD4hRCioDt2YQ0ATWr25Mu/I/FFo2nbCuj3mmr22VWqBHeSmtz2VCYyeZ1Sio8++ojdu3djZWVFcHAwYWFh7N27lxdeeAEHBwcAunTpApheTcXHx/PMM88ApmrPGzZsAGDr1q2cOnXKXH06NjaWS5cuYWdnR8OGDR+axICpKGX37t0BUy2ogQMHPjCRedQq33369KFPnz4Ztv+3eOZdNWrUYMyYMbRr144iRYrg6+trrqM0fPhwPv74YzRN4+OPP+a9995Lt+LxXfv27aN06dLcvn2bdu3a4eXlRfPmzfnggw/44IMPABg0aBCff/45s2fPZuvWrdSuXZvx48c/0n0JIURBcfjqFkro9dxwfRn3+DCsHGxxLVmYkCNHwMYGu/LlJZHJTQ/qOXmY3Kj/s3DhQsLDw/H398fW1hZPT09SUlK4X12sB9XLUkrx448/0qFDh3Tbd+7ciaOjY5biWbx4MWFhYebq2yEhIVy6dImqVavi4OBAWloadnZ2AERFRVH8zsJI3t7e+Pv707p164feb1Z7ZAAGDhzIwIEDAfjoo48oW7YsAB4eHuZjBg8eTOfOnTNt7+6rrhIlSvDiiy9y+PBhmjdvbt5//PhxAKpVq8bIkSPZvXs3PXv2NN+zEEI8VdIS8U++RW1rJzae1VPGYEWt5mXQNA2VkopmZ4dmY7l0QsbI5BInJ6dMexgy2xcbG0uJEiWwtbVlx44dXLt2DcBcaTolJYWEhAT++usvAFxdXXFycuLgwYOAqQflrg4dOvDLL7+g0+kAuHjxIomJiZnG0aZNmwzjXy5cuEBiYiLBwcEEBQURFBTE2LFjzW20aNHCXJspOTmZZcuW0apVKwDGjh3LBx98wK1btwBITU1l+vTpGdrt06ePeYDuf3/+/PPPTOO8ffs2ANevX2fVqlX06tULgNDQUPMxq1evNo8T+q/ExETzs05MTGTr1q0Zjvv444/5/PPP0el05oHQVlZWJCUlZRqPEEIUZMmnlhJlbUWxUnW5fjoCAO8mpQDQ3bxJ4bp1LRne09kjYwlubm48++yz+Pj48Nxzz6Xrgbh335gxY+jSpQv169fHz88PLy8vABo0aEDXrl3x9fWlQoUK1K9f3zwLaM6cOQwePBhHR0datmxp3j5o0CCCgoKoW7cuSinc3d0z7eUwGo1cvnyZYveMPF+8eDEvvvhium3dunWjZ8+efPzxx/zwww8MHTqU6dOno5SiX79+5t6NTp06ERYWRtu2bVFKoWkaAwYMeOJn2a1bNyIjI7G1teWnn34yj4P54IMPOHHiBJqm4enpaR7YHBISwqBBg9i4cSNhYWHm+9Hr9fTu3ZuOHTuar71mzRoaNGhg7rVp0qQJtWrVonbt2vj6+j5x7EIIkd8cObcMAPeiz5OaCDZFbXEt6YhSirTr13H2s/DfjUqpAvdTr149da+AgIAM2x5HXFxctlznccXHxyullEpMTFT16tVT/v7+6bYrpdSkSZPU22+//UjXPX36tBo1alT2BZoNLP2sH0d2/Z7lth07dlg6hKeKPO/cI8/6CYWcUNO/K6d85vqo4T/tUjOGblP7115WSimli4xUAdW9VMQffyilcvZZA0fVfb7zpUcmnxkyZAgBAQGkpKTQv39/6t7p0vvrr7+YNGkSer2eChUqMHfu3Ee6ro+PD9OmTcuBiIUQQuRbf3/KQUdHyhQujdORVJSNDb4tywGQFmQa9mBXrpwlIyxYiYymaV2ALlWqVLF0KDlm0aJFmW7v0aMHPXr0yOVohBBCFFjn1mO4soOrlatQMcmL8nprSjf1oHBR0+SO1MumxUgLVa9uySgL1mBfJUUjhRBCiCeXlgSbP+KYRzXijWmUudAMgOZtK5gPSTl3DgDbkiUtEuJdBSqREUIIIUQ2OP4nxF5nR+WGOBicqBBVDKvyhXEr+e+yHfrQW1g7O1t06jVIIiOEEEKI/0qKgl3fQJl67Ey4SpPrPQHo8FL6dbR0oaHYZ7LMRW6TREYIIYQQ/9owClJiCW49FtsgN6rd8iGtkiOVvNzMhxji40m9cIFCeWCRUElk8qjvv/8+zy/A5uvra16M7q6WLVuaK0oDBAUFpVtw7u4qutWrV8fLy4tBgwY98X1u376dunXr4uPjQ//+/dHr9en2HzlyBGtra3OZhntt27aNunXr4ufnR9OmTbl8+TIAK1euxNvbm2bNmhEZGQlAYGAgPXv2fKJ4hRAizwpYBwFroMmbHElO4dmrLxFtnUaPQemLCyfs3AVA4YYNLRBkepLI5FGWTmTurmh7P+fOncNoNLJ79+77rhR8r7CwMF555RW++eYbLly4wLlz5+jYseN9VzzOCqPRSP/+/VmyZAlnzpyhQoUKzJs3L919jBkzJkOJhv8aPnw4Cxcu5MSJE/Tu3ZuJEycCMHXqVA4ePEi/fv3Ms8XGjx/PF1988djxCiFEnpUcDRvfh2KVoNV4zm+NxFHnTIJvMUoXS1/dOmbVSrRChSjSovl9LpZ7JJHJJd9++615ef5Ro0aZ6w9t27aNV199Nd2x06dPJyQkhFatWpmX+x8+fDj169fH29ubTz/91Hzsxo0b8fLyomnTprz99tvm+kLh4eG0a9eOunXrMnToUCpUqEBEhGlp6QULFtCwYUP8/PwYOnSoOWkpUqQIn3zyCY0aNeLAgQMPvJ9FixbRt29f2rdvz7p167L0DH766Sf69+9PkyZNAFNxyZdffjldjaRHFRkZSaFChahWrRoA7dq1Y+XKleb9P/74I926daNEiRL3vYamacTFxQGm8hB3V/W1srIiNTWVpKQkbG1t2bNnD6VKlZJ6S0KIgunvTyHhFrw4k9CgJJwulifA5RyvdEi/pInS60k6chS7SpXQrK0tFOy/CtQ6Mll166uvSD13/rHO1RsMRGXyP1yhGl6U/Oij+57XvHlzpk6dyttvv83Ro0dJTU1Fp9Oxd+9emjVrlu7Yt99+m2nTprFjxw5zAcYvv/ySYsWKYTAYaNOmDadOnaJatWoMHTqU3bt3U7FixXSveT777DNat27N2LFj2bx5MzNnzgRMPSlLly5l37592Nra8sYbb7Bw4UL69etHYmIiPj4+fP755w99DkuXLuXvv//mwoULzJgxI8MrpsycOXOG/v37P/S4Cxcu0KNHD4xGI1ZW6XPtnTt34uLiYv5cvHhxdDodR48epX79+qxYsYIbN24AEBwczOrVq9m+fTtHjhy5b3uzZ8+mU6dOODg4ULRoUXPNqk8//ZQOHTpQunRpFixYQPfu3dPVsRJCiALj3AY4Ng8av0maex22fnWQJNs4AspHUK9C+tI1SUf9Qa+n2D3/CLeUpzKRsYR69erh7+9PfHw8hQoVom7duhw9epQ9e/ZkWkjxXsuWLWPmzJno9XpCQ0MJCAjAaDRSqVIlKlasCECvXr3MCcvevXtZvXo1AB07djTXI9q2bRv+/v40aNAAMBV6vNtbYW1tTbdu3R4ay5EjR3B3d6dChQqULVuWAQMGEB0djaurK5qmZTg+s20PUr16dU6cOJGlSuOaprFkyRJGjRpFamoq7du3x+bOVMB33nmHb775BuuH/Ivhu+++Y+PGjTRq1IjJkyfz7rvvMnv2bNq1a0e7du0AmDdvHp06deLChQtMmTIFV1dXfvjhBwoXLvzAawshRJ4XHwbr3oIS3tDmYw6uvELC7TR2V19Km6oZ//EZt2kTmr09Tu3aWiDYjJ7KROZBPScPk5Uv18zY2tri6enJH3/8wTPPPEPt2rXZsWMHgYGB1KhR44HnXr16lSlTpnDkyBFcXV157bXXSElJwVR+InP326eUon///kyaNCnDPnt7+4d+6YOpkOT58+fx9PQEIC4ujpUrVzJo0CDc3NyIjo42HxsVFWXuVfL29sbf358XXnjhgdd/lB4ZMBV23LNnDwBbt27l4sWLABw9etQ8MDciIoKNGzdiY2PD//73P/O54eHhnDx5kkaNGgGmFZL/W0QSICkpiXnz5rFlyxbat2/P2rVrWbRoEQsXLmTw4MEPfV5CCJFnGQ2wZhikJcDLc4gKN3JmdzBBJa4T5HqOOY2bpj88LY34zZsp0qol1kWLWibme8gYmVzUvHlzpkyZQvPmzWnWrBm//vorfn5+mfZYODk5mQfBxsXF4ejoiLOzM2FhYWzatAkALy8vrly5QlBQEGB63XNX06ZNWbbMVLF069at5uSiTZs2rFixgtu3bwOmROPatWuZxjt27Fhzr85dRqOR5cuXc+rUKYKCgggKCmLt2rUsXrwYMM1aWrBggTmRmjdvnnmcz4gRI5g3bx6HDh0yX2/BggXcunUrXRt3e2T27dvHiRMn0v3cm8QA5ntJTU3lm2++YdiwYYApAbwb48svv8zPP/+cLokBcHV1JTY21pz8/P333xkSy2+//ZaRI0dia2tLcnIymqZhZWWV52eVCSHEAxmNpsG9gduhzacY3aqz/c9zaDYaO0stopS9FyWciqQ7Jf7vvzHExuLy4osWCjojSWRyUbNmzQgNDaVJkyZ4eHhgb2+fYXzMXUOGDOG5556jVatW+Pr6UqdOHby9vRkwYADPPvssAA4ODvz888907NiRpk2b4uHhwd3yDJ9++ilbt26lbt26bNq0iVKlSuHk5ETNmjWZOHEi7du3p3bt2rRr147Q0NBMYzh9+jQl71l6evfu3ZQpU4YyZcqYtzVv3pyAgABCQ0MZMmQITk5O+Pr64uvrS0JCAqNHjwbAw8ODJUuWMHr0aKpXr06NGjXYs2cPRZ8wq588eTI1atSgdu3adOnSxTyQ+kE6depESEgINjY2zJo1i27duuHr68uff/7J5MmTzceFhIRw9OhRcy/Se++9R+PGjZk3bx69e/d+oriFEMKitk2Ao3OgwSBUkzfZ/ud5wq7GcaJEKimFQ2lbqUGGU2KWLsPGwwPHO99DecL9ymLn55969eplKAEeEBDw6HXDMxEXF5ct18ku8fHxSimljEajGj58uJo2bZpSSqmUlBSl0+mUUkrt379f+fr6PvK127dvn21xPo689qyzIrt+z3Lbjh07LB3CU0Wed+6RZ30fYeeU+sxNqcW9lTIa1cnt19WModvUrz8cVZUnfqV85vqo/cH7052SeOyYCqjupcJ//S3TS+bkswaOqvt85z+VY2QKklmzZjFv3jzS0tKoU6cOQ4cOBeD69et0794do9GInZ0ds2bNeuRrb9myJbvDFUIIYWkpcbCsL9jYQ6fJ3LwYw95llyjv48Z7IcEUr3IaGztn6pesbz5FKUXYpK+xcnbGtU8fCwafUYFKZDRN6wJ0qVKlykOPLShGjRrFqFGjMmyvWrUqx48ft0BEQggh8iylYHl/iAyEV1eSrBVn29wjOLnZY9fUnbQlNzDaXcPLrQa2Vrbm02JXrSbl1ClKfvYZ1kUcH9BA7itQY2SUUuuVUkPujhMRQgghxH9s/8I0uLfVRxg8W7BhxkmS4tJo078Gsw4EUcwljmRDHM3K/Dt+0xAby+0pUyjk5YXLyw9foiO3FahERgghhBD3ERsM+2dAtY7Q7D1O77jJ7WvxtOxTndNpqRy9Fk0Tb9MM1+Zl/y09ELVwIYboaEp9OTFPrOR7L0lkhBBCiIIuLck0LgYF7T4n5HIM+1Zeprx3MSrV9+DbzeepVNwRx6LXcS7kjGdRTwBSAgKI/G0mhRs3xsHb26K3cD+SyAghhBAFmVKwZjgE+8MLP5Fg48mW2Wcp6mZPxyG1+GV3IIHhiXz4nBfnogLwczetb2ZMTCT4vdFYOTlR+uuMi6jmFZLI5CGWrnidFb6+vhnqKrVs2ZKjR4+aPwcFBeHj42P+fPjwYZo3b0716tXx8vJi0KBBT3yf27dvp27duvj4+NC/f3/0en26/UeOHMHa2poVK1Zkev7Vq1dp1KgRVatWpUePHqSlpQGwcuVKvL29adasGZGRkQAEBgaaVwgWQoh8Z8dXELAGWo7F6P0y2+cHkJqk57lhtbiVmMqvuwLp4O2Br6dGUFwQtd1rAxD5+x+kXb1K6UmTsL1nTbG8RBKZPMTSiczdKtj3c+7cOYxGI7t37yYxMTFL1wwLC+OVV17hm2++4cKFC5w7d46OHTuaVy1+HEajkf79+7NkyRLOnDlDhQoVmDdvXrr7GDNmDB06dLjvNcaMGcOoUaO4dOkSrq6uzJkzB4CpU6dy8OBB+vXrx6JFiwAYP348X3zxxWPHK4QQFhO4A/ZMBa/O0PwD9i6/zI1z0TR9uQrFyzrx9ebzKAXjn6/JgdADADQr04zUy5eJnD0bp3ZtKdKs6UMasSxJZHLJ3XIEfn5+VKxY0bxs/13Tp08nJCSEVq1amfcNHz6c+vXr4+3tzaeffmo+duPGjXh5edG0aVPefvttOnfuDJjqBrVr1466desydOhQKlSoQEREBGAqBdCwYUP8/PwYOnSoOWkpUqQIn3zyCY0aNeLAgQMPvIdFixbRt29f2rdvz7p167J03z/99BP9+/enSZMmgKnI48svv4yHh0eWzs9MZGQkhQoVolq1agC0a9eOlStXmvf/+OOPdOvWzVwM815KKbZv387LL78MQP/+/VmzZg0AVlZWpKamkpSUhK2tLXv27KFUqVJUrVr1seMVQgiLuHEYlvQGtyrwwgyObrnO6Z038XqmFD4tynImOJa/ToUypHklyhUrzMHQg7gUcqF60SqEfDAGKwcHPD7+2NJ38VAFah2ZrNqz7CIRNxIe61yDwZBpYcXi5YrQrHu1+543bNgwhg0bhk6no3Xr1rz77rvp9r/99ttMmzaNHTt2mIssfvnllxQrVgyDwUCbNm04deoU1apVY+jQoezevZuKFSume83z2Wef0bp1a8aOHcvmzZvNlbDPnTvH0qVL2bdvH7a2trzxxhssXLiQfv36kZiYiI+PD59//vlD733p0qX8/fffXLhwgRkzZmR4xZSZM2fO0L9/xuqp97pbKPK/7haNvLdQZPHixdHpdBw9epT69euzYsUKbty4AUBwcDCrV69m+/btHDlyJNO2IiMjcXFxMVfJLlu2LMHBwYCptEOHDh0oXbo0CxYsoHv37ixZsuSh8QshRJ5y8ygs6g4OxeDVlQTfgMPrr+JZuzit+lQH4LfdVwB4tXEFjMrIsbBj+JXwI2r2bFICAijz/XfY3ucfhHnJU5nIWNLIkSNp3bo1Xbp0eeixy5YtY+bMmej1ekJDQwkICMBoNFKpUiUqVqwIQK9evcwJy969e81FHjt27IirqysA27Ztw9/fnwYNTHUzkpOTzb0V1tbWdOv28HUBjhw5gru7OxUqVKBs2bIMGDCA6OhoXF1dMy16mdm2B7lbKPK/7ldpXNM0lixZwqhRo0hNTaV9+/bmpOSdd97hm2++eWAVb5VJZfC78bZr14527doBpoKXnTp14sKFC0yZMgVXV1d++OEHChcu/Ej3JoQQuerWaZjXFeydof86YlLd+OvnIzi7O9CmXw2srK0Iikhk0+lQXn/WE4+i9gREBhCaGMo7Kc0I/2E6Th06ULRjR0vfSZY8lYnMg3pOHuZ+X65ZMXfuXK5du8aMGTMeeuzVq1eZMmUKR44cwdXVlddee42UlJRMv4Tvut8+pRT9+/dn0qSMo87t7e0f+KV/1+LFizl//jyenp6AqSL3ypUrGTRoEG5ububq2mCqqH23V8nb2xt/f39z0cX7eZQeGYAmTZqwZ88ewFTd+2716qNHj5oH5kZERLBx40ZsbGzSVb0uXrw4MTEx6PV6bGxsuHnzJqVLl053/aSkJObNm8eWLVto3749a9euZdGiRSxcuJDBgwc/9HkJIYRFxAbDwlfAvigM2ESsvgRrfziOpml0ecsX+yKm1Xq//+cimgbDWlQG4FjYMQqlKSot+Aeb8uUp/dWXlryLRyJjZHKJv78/U6ZMYcGCBVhZZf7YnZyczINg4+LicHR0xNnZmbCwMDZt2gSAl5cXV65cISgoCDC97rmradOmLFu2DDB9ud9NLtq0acOKFSu4ffs2YEo0rl27lmkMY8eONffq3GU0Glm+fDmnTp0iKCiIoKAg1q5dy+LFiwHTrKUFCxaYE6l58+aZx/mMGDGCefPmcejQIfP1FixYwK1bt9K1cbdH5r8/+/bt48SJExmSGMB8L6mpqXzzzTcMGzYMMCWAd2N8+eWX+fnnn9MlMWDqfWnVqpV5RtO8efMyJFrffvstI0eOxNbWluTkZDRNw8rKKs/PKhNCPMUSI01jYlLjofcyUuzKsGHGKXQpBrq+7UfR4g4AnAmOZc2JEAY8WxGPovYABEQG0PtwIVTYbUqOH4eVY94qQ/AgksjkkhkzZhAVFUWrVq3w8/Nj0KBBGY4ZMmQIzz33HK1atcLX15c6derg7e3NgAEDePZOyXQHBwd+/vlnOnbsSNOmTfHw8OBuSYZPP/2UrVu3UrduXTZt2kSpUqVwcnKiZs2aTJw4kfbt21O7dm3atWtHaGhopnGePn2akvdMs9u9ezdlypShTJky5m3NmzcnICCA0NBQhgwZgpOTE76+vvj6+pKQkMDo0aMB8PDwYMmSJYwePZrq1atTo0YN9uzZQ9GiRZ/oeU6ePJkaNWpQu3ZtunTpQuvWrR96TqdOnQgJCQHgm2++Ydq0aVSpUoXIyEgGDhxoPi4kJISjR4+ak5v33nuPxo0bM2/ePHr37v1EcQshRI6IvwV/dISws9BtNqpkLXYuPE9cRDLPDa2FR0XT37l6g5HRy09S2M7a3BsDkLxnH8/tSaJo5844Nmt2v1bypvuVxc7PP/Xq1ctQAjwgIOARi4ZnLi4uLluu8yTi4+OVUkoZjUY1fPhwNW3aNKWUUikpKUqn0ymllNq/f7/y9fV95Gu3b98+2+J8UnnhWT+q7Po9y207duywdAhPFXneueepeNaxIUpNr6vU5+5KXfpHKaXU+YOhasbQbergusB0h87YfklVGLNBrT8ZbN524+pptb+ulzrWsokyJCc/dhg5+ayBo+o+3/lP5RiZ/G7WrFnMmzePtLQ06tSpw9ChQwG4fv063bt3x2g0Ymdnx6xZsx752lu2bMnucIUQQuSUpCiY3xVib0KvRVClDfFRKexecpESnkVp0MnTfGh4fCoztl+mVXV3nq9VCgCl03FrzIc4poDNtPexsre30I08Pklk8qFRo0YxatSoDNurVq3K8ePHLRCREEKIXKdPg2X9IOoK9F4KVdqilGLngvMY9UbaDaiJlbVpBIlSignrzmIwKsZ2qmGeqRkxaxaOJwNZ/LwTE5o/eFJGXiVjZIQQQoj8xqCH5f0haA90mQ5V2gJwbMs1rgdEUf95T1xK/LtUxJy9V/nrdCjDWlammodp5m3SseNE/PwL/tVt4KWOWGn5MyXIn1E/JvWAqctCPCn5/RJC5AqjEda+ARc2QoevoE4fAG5dieXw+qtU9C1OnfYVzIffik3hu78v0rhSMUa2Ma1SrnQ6gke/h97JgRnPKTp65o81YzLz1CQy9vb2REZGypeNyBFKKSIjI7HPh++XhRD5iEEPa4bBqaXQciw0eROAiJsJbJhxEkeXQrTq64WVlenVkVKKd5YeR29UTPxfLaytNJRShH46AX1IKPt71MDWxZUmpZtY8q6eyFMzRqZs2bLcvHmT8PDwJ7pOSkqKfFnlkvz2rO3t7SlbtqylwxBCFFRJUbDmDbi4CVqMMf0ASXFpbPr1FNa2VnR5yxeHInbmU+buD+LglSgmdKlJlRJFAIicOYvYVasoNmAA8zxW06BEg0dejT0veWoSGVtbW/Oy/k9i586d1KlTJxsiEg8jz1oIIe64fR6W9YXIy9B2Ajz7DmgaSXFprPvhBIkxaXQd6YdryX8XsrsYFs8XGwJoVrU4/Zp4ApB4+DDh339Pkdat0Q3rSfzq+dTzqGeRW8ouBSqR0TStC9ClSpUqlg5FCCGEyB7R10xTrI16eHUlVDYtAKpLNbDxl1NEhyXy/Bu1KV3VxXxKeHwqwxb442hnw9TuvlhZaaReuUrw2yOxLVeO0t9+y9pQ03IbfiX8LHBT2adAjZFRSq1XSg25u9KtEEIIka/dOg2zWkNKLPRaak5iDAYjm349RdjVONr2r0n5mm7mU3QGI28s9CckJpmZ/epTwskefXQ01/r3QxkMlJ/5G9ZFHDkUegjnQs74FPex1N1liwLVIyOEEEIUGMHHYFF3sLKBwTvAo6Z516G1V7hxLppmPapStYFHutOmbL3AkaBovnqxFk0qmxKcsC+/whAeQYWFC7Dz9MSojBy/fZy6Jerm22nXd+Xv6IUQQoiC6OIWmNMerO2g39p0ScyVE+Ec33odryYlqd2qXLrT5h8I4rddV3jBrzS9Gpr2xa5dS9yGDbj27UvheqbxMP5h/oQmhtKuQrvcu6ccIj0yQgghRF4StBeW9jUlL6+uAsfi5l1xEcn8MzcA11KOtOhVPd1pITHJTNp4ngaerkzr7oemaSQeOkzIuPE41KlDiffeNR+7J3gPNlY2tCrXKtduK6dIj4wQQgiRV5xYBAu6QdFS0GdFuiQmMTaVNd8dRyl4bqgPNnbW5n16g5HhC/zRNMzrxSSfOsWNoUOxK1+esj//lK6O0vbr26nuWp0idkVy9fZygiQyQgghhKUZDbB7MqwZDmUbwOuboEgJ8+60FD1rvztOcnwaXUbUTjfNGuDPg9c4eTOWL1/0oXpJJ9Ju3ODG8DewdnWl/OxZ2Li6mo+NSI7gRvwNarvXzrXby0nyakkIIYSwpNQEWNILru4Gr87QbQ7Y/tt7YjQq/vkjgJiwJLq87Ufpqq7pTr8akcjkLRdoWLEY//MrgyEmhhvDhmNMSsLz99+xLV063fE7buzAqIx0q9otV24vp0kiI4QQQlhKYgT8+T/TNOvnvoWGQ+CeVXb3rbjE1ZMRPPtyFcrVKJZuX2RCKoPnH8XaSmNad1+McXFcGzCAtOvXKffzT9hXr5ahyRO3T+BcyJlqrhn35UeSyAghhBCWcP0gLOljWiPmf7+CX68MhwSdjuDU9pvUeKYUfm3LZ9g/evlJrkcm8ftrDShdCK6/PpTUCxcp++OPFGnWLMPxSimOhR2jTok6+boswX/JGBkhhBAiNykF+2fAH8+BTSEYsiPTJCY5Po2dC87jXMKBZj0y9p4sPHSNHRfCGdG6Ck2rFifi199IPnmS0l9Pwql15rORrsZe5WbCTZ4p/Uy235alSI+MEEIIkVviw2DDO3BhI1TvBF2mQxH3DIcZDEb+/iOA5AQd/xvsg20h63T7jwRFMW71GeqUd2FI80qkXr1K5Jw5FO3SBecuXe7b/N7gvQA08GiQrbdlSZLICCGEELkh7Cz8+aKpinWbT02FH60yfzGyZ+klbgRE0bxnNUpVcUm370xwLH3nHKKCW2F+6VMPO30aV0e8hZW9PSVGv/fAEM5GnsVas6ayS+VsuinLk0RGCCGEyGnn/4JVQ8GuMAzeBqV873vomV03Obs7GN825ajVsmy6fSExyQz90x9nB1uWD21CiaL2BI9+n7TAQMp8/x22Hh73uSrojDp23NhBy3ItC8z4GJAxMkIIIUTOMRpN68Ms6Q3FPE3rwzwgiYkMTmDv8suUrurCMy+l7zW5FZvCwHlHCU9I5be+9SlR1J6Y1WuI27ABt0EDKdqx4wND2XZ9G8n6ZNpWaJsdd5ZnSI+MEEIIkROig2DdW6b1Ybxfgv/9DLYO9z08MSaVLbPPYmtvTbsB3lhZ/9vXEJuso9/vhwiKSOLH3nXwK+dC8smT3PrkExzq18N95MiHhrP28loA2pRv88S3lpdIIiOEEEJkt5ATplID+hR4fhrUH5BhfZj/SkvRs/7HE8RFJNNhkDdFXAuZ9xmMineWHOdiWALzBjSkRTV3dCEh3Bj+Bjbu7pT94Qc0W9sHhqMz6AiIDKCeRz0cbO6fTOVH8mpJCCGEyC5KwZlVMK+rqXL1oG3QYOADkxilTCv3RgYn0mGQNxV9089imvhXADsuhPNpl5q0qOaOISGRmyPewpicTLmZv2Hj5vbQsHbf3E1UShR9a/R94lvMa6RHRgghhMgOaUmwfiScXgYla0OPP8HV86GnXTkRztWTETTsUjFDErP2RDB/7AuiR/1yvP5sRYypqdx8awQp585R9sfpFKpSJUuh/XX1LwpZF6JZ2YyL5OV3ksgIIYQQTyotyTSg98oOeHYktP4ErB/+FRt+PZ7diy9StLg9ddqnX7k3IiGVT9aexbt0UT57wRuAW198QdKBg5T6ciJObbM+aPdMxBmqF6uOnbXdo91XPiCJjBBCCPEkYm7Agpcg4qJpgbt6/bN0WkJ0Cut/PIG1jRUdh9TCxvbfRe+S0vQMmneUpDQ9U7v7Ym9rTcLefcSuWEmx117DpVvWCz5GJEcQmhhKL6+MqwcXBJLICCGEEI/DaISjc2Db52DUw6uroErWZgTpUg2s//EkulQDL7xTB7cyRf7dZzDS//fDnLwZww896+BVsii627cJHjkS2/LlKT5ixCOFeSDkAAC1itd6pPPyC0lkhBBCiEcVf8s0HubiZqjYHDpNBfesV5M+tuUaUSGJPP9m7XRJjMGoGLvqNEeCovnqxVp09S2NMhgIGf0+Ki2NMtOmYV3E8ZFC/efaPwDUcpdERgghhBAXt8CKAWBIg7afmcbEPMJKuVdOhHN0YxBVG3jgWau4ebtSio/XnmGF/01GtKpC70amMTMRv/1G0uHDlPzsMxx8vB8p1LDEMLbf2M4AnwEUsi708BPyIUlkhBBCiKwwGmDLODj0C5Twhu7zoXjWZg3dpdcZ2LfiEk5u9rTq65Vu37z9QSw6dJ2+jSvwXntT70789u1E/DgDp/btcen+yiOHvPHqRgA6Vez0yOfmF5LICCGEEA9j0MHKQRCwBnx7QacpUKjIQ0+718G1V4iLSKHT8FrY2v07uHf50Rt8viGAplWK81lXbzRNI/nUKYJHvUuhqlUp/fWkx6qPtOHKBko5lqJ6seqPfG5+IQviCSGEEA8SdQXm/8+UxLQeD//75bGSmOsBkZz85wbVG5VMt17M8qM3eH/FKep7FuO3vvWwstLQR0YS/M4orIsVo9yvv2BVuPAjt3cj/gYXoy/Sp0afRz43P5EeGSGEECIzRgMcmQN/fwxWto80tfpeETcT2DLzDEWL29OsR1Xz9jXHg/lo9WkaeLoy7/WGONhZowwGrg8ajD4qigrz5mJbuvRjtbnhygYAWpRt8Vjn5xeSyAghhBD3igyE5f3h1mmo3AY6fweuFR7rUvo0A1tnn8Ha1oquI/0oVNhUF2n3xXDeW36SGqWcmN2vAQ53XjVFzZtP6rlzlPrqKxx8718p+0GUUmwI3EA9j3p4Ons+1jXyiwL1aknTtC6aps2MjY21dChCCCHyq0t/wy/PQPQ102ukPiseO4kBOLz+KtG3kmjZxwtnd9Mros1nbvH63CNUcS/CvNcb4nwnuUm7GUz4jBkUadkS5xf/99htXo27yvX467Sr0O6xr5FfFKhERim1Xik1xNnZ2dKhCCGEyG/0aXDgJ1OpAZcKMGwv+PUGq8f/qgy5HMPxv69T49lSVPIzjYtZeyKYtxYfw6ukE8uGNcGtiGlatEpLI+T998FoxGPsh481uPeuXTd2AdC4VOPHvkZ+Ia+WhBBCiKQoWNwTbhyCSq3g5d+hcLEnuqReZ2Db3AAcitrR9BXTuJgtZ28xaukJapd1MfXEONiaj7897TuSjx+n1JdfYlfh8XuAlFKsuLiC6q7VqexS+YnuIT8oUD0yQgghxCNRCo4vhBn14eYReOFn6Lv6iZMYgAOrAomLSKF1Xy/s7G34JyCMtxYfp2bposwb8O/rJIC4v/8mau5cXF55GZduLz1Ru2FJYVyPv04Hzw5Pegv5gvTICCGEeDolRsLaN+HiJihTD/osN/03G1w7G8mpHTfxbl4Gz1rFuXw7gbeXHKdScccMPTFpN24Q+uFY7KpUxmPs2Cdue8eNHQA0LNXwia+VH0giI4QQ4uliNMKJhbB1PKTGQeuPoekosLJ++LlZEBlsmmrtWrIwz7xUmeQ0AwPnHcHW2orfX2tgHhNzV9iXX6HS0ij7ww+PtV7MfxmVkT/O/EFt99rULl77ia6VX0giI4QQ4ukRfhHWjTCNhSlTH7r8ACV9su3yBr2RrXPOYmWt0eVtPzRbKwbMOcy1yCR+fbUepV0c0h0f+cdcEnbuxP2ddyhU+cnHs5yNOEtoYiiDaw9+osHC+YkkMkIIIZ4OV3bC4t5gZQNdfwS/PtnWC3PX8a2mqtYdh/hQxLUQ7y0/yYErkXz4nBcdfUqmOzbp+HFuf/MNRdq2wW3QwGxpf8WlFVhr1rQp3yZbrpcfSCIjhBCiYEuOga3j4PgCcKtqGszrUi7bm4kMTuDIxiDK1yxG5bolmLzlPKuOBTOoaUWGtUjf25J65Qo33xyBTalSlP76azSb7Pk63nx1M41LNaaY/ZMPVs4vJJERQghRYDnHnIWZ70D0Vag/ENp9BoWcsr0dXZqBLbPOYGdvQ6u+Xqzwv8lPOwLpXLsUH3Wqke5YfXQ01/u/BkD5WTOxLvLodZsyE5IQQpI+CV/3x1sNOL+SREYIIUTBo0+DHRPxOzEdipaG/uuhYvMca+7QmitE30qi05u1+fHgVWbuvkL9Cq5MecUXK6t/x6oYU1K4+eYI9NHRVJg/n0JVqmRbDBuvbgSgY8WO2XbN/EASGSGEEAVLfJipTtL1A9wq2YZSA/4EO8ccay42PJlTO2/i1aQUU09fZ8OpUF6qW4YvXvDB3vbfMThKKW6OHEnysWOUmjSJwnXrZGscf135i9rutanoXDFbr5vXSSIjhBCi4AjcYVobJikK/vcrF2JKUSoHkxilFLsWX0CzgrWp8Ww4F87bbarybrtqGY6NWb6cxF27KTH6PVyeoI5SZkISQrgcc5lR9UZl63XzA1nZVwghRP6nT4M9U+HPF8HGHgZuAb9eOd7s6Z03uREQRXD5Qqy7Es7I+yQxaUFB3P76Gxzq1aPYa69lexx3F8FrVqZZtl87r5MeGSGEEPnbrTOwYgBEXIAqbeHlP8C+aI43Gx+Vwv6VgaS42rIgMpoxz3kxvGXGtWCMKSkEjxkDVlaU/uabbJuhdJdSipWXVlKjWA2qulbN1mvnB9IjI4QQIn/Sp8GBn2FOO0iOglfmQZ8VuZLEKKXYu/wSBqORP/XxDGpWMdMkBiDsq0mknDxFyQkTsCtbJttjuZlwk0vRl+hcqXO2Xzs/kB4ZIYQQ+U/EZVjWF24HgGczeGmmaXZSLjm3P5Qrx8PZ56Cjnrd7hinWd8Xv3EnMsmW49umDc+fncySW9YHrAWheNudmZeVlksgIIYTIXwJ3wLJ+YNTD/34F356Qi8vxx0elsHvZJW7ZKUJK2bKme/op1ncZEhK59ekEbMuXp8T7o3MklmR9MovPL6ZxqcZ4OnvmSBt5nSQyQggh8oeUWNj4AZxaAsWrQ+8lUKxSroaglGLLvABS0/TscTcw+7VncClsl+mxt7/5Bn1YGOVm/oaVvX2OxLP56mZiUmPoW7Nvjlw/P5BERgghRN536zQs6w9RV6DRcGj1Ua6MhbnXqf0hhF2I4bijke8GNaBKicxX5Y3fvoOY5ctx7d2LIs1z7pXPtuvbsLe255nSz+RYG3mdJDJCCCHyLl0y7Jlmmlpt7wyvroQqlimIGBqawPaFF4ixNvLawNrUKe+a6XH6iAhCP/0E27JlKfH++zkWz9XYq+y+uZuBtQZiY/X0fp0/vXcuhBAib7t+ENa8AVGBUP156PIDFHG3SCixyTq+++EIFYzQoHdVWtb0uO+xtydPxhATS7klv2Ll4JBjMS0IWICNlQ19avTJsTbyA0lkhBBC5C2JkbBtAhybD06lTdWqK7e2WDjxKToG/3qQZjFGnL1d6dy8wn2PTTp6lNi163AbNBAHb+8ciylRl8iGKxtoV6EdxR2K51g7+YEkMkIIIfKGmOumdWGOzQdDKjR+0zQWplD2VId+HAmpel7/4wjuV5OxsrKhc3ev+x5rSEgg5KNx2JQoQfHhw3M0rtWXVpOkT+KVaq/kaDv5gSQyQgghLMtohNPL4a93QZ8KXp2g+QdQ0seiYV2+ncCQP48SfyuJVjp7ajQphYtH4fseH/rROHQ3bphmKTnmbH2naf7TqO1em3oe9XKsnfxCEhkhhBCWEx1kKi8Q7A+l60K32eCW+Qq5uSkoIpHuvx0Ao2K4rTNaYQONXrj/VO+EXbuI37qV4iNGUKRZztY72nZ9Gzqjjhcqv4CWi+vn5FWSyAghhMh9qQlw8Bc48CMY9NBlOvj1BmtbS0dGQEgcA+cdwagUX3tVIHBHMB2H+uDoXCjT4/UREYR8NA7b8uUpPmRwjsc35/QcPIt60q1qtxxvKz+QWktCCCFyV9RVmNcZdkyEsg1g6G6o1z9PJDFHg6J46Zd96I2K33vW4+qeEDxruVG5TolMj1dKcevLLzFER1Pmu2lodpkvjpddzkWe40zkGV6q+hLWVtY52lZ+IT0yQgghcodBZ+qF2fa5qaTAS7Ohdt4ZrBoUkcjg+UdxLWzHyuHPcGnjdYx6Rf3nK973nIgfZxC/aTPF33wzR2cp3bXy0krsrOx4scqLOd5WfiGJjBBCiJx3boNpMG9CGFTtAM9PAZfylo7KLDgmmX6/H8ZgVCwc1AirqDTO7A6mxjOl8PDMfAXh+O3bifj5Z4q0aUPxN9/I8RgNRgP/XPuHpmWa4mLvkuPt5ReSyAghhMg5kYGw5SO4uNlUF6n7n1CjS64WeXyYXRfDGbX0BDq9kZn96lPBtTArZ/lTxLUQz75SNdNz9JGRhI79iEJVq1JmymQ0q5wfqXHs9jEiUyJpU8EyKxvnVZLICCGEyH5pSXDoV9jxJVgXgjafwDMjwTrvfO0opZi+7TLf/XORyu6OzOhdlxqlirJr0QXCr8fTfqA3hRwyxquMRkLGfIgxKYnSU6bk6Oq9/7Xq0iocbR1pW75trrSXX+Sd3yghhBD5n0FnSmD2TIPkKKjWEZ6fCs5lLR1ZOnqDkc83BDD/wDXa1fTg+x5+OBay4cb5KM7sDsanRRmqNsi8DEHcxk0k7t2Lx0djsa9eLVfi1Rl0bLu+jXYV2lHY9v5r2TyNJJERQgjx5JSCq7th0xgIPwcVm0PLj6BCE0tHloFSirGrTrPc/yZ9G1fg0y41sbG2QhkV+5ZfxqGoHc++XCXTcw3x8YRNnIhdlcq49u6dazHPC5hHsj6Zjp4dc63N/EISGSGEEE/m+kHY8RVc3QVFPODlP8DnJUtHlSm9wciXG8+x3P8mQ5pX4qNONcz7Lh4JIzI4gdb9amBjm3FqszIaufnW2xhiYyk38zc0m9z5CjUYDay6tIrKzpVpWqZprrSZn0giI4QQ4vGEnjKNgbm4GQq7QfuJUH8A2OXc8vxPIioxjRGLjrE/MJIe9cvxYcd/6yYZ9EYOr7+CcwkHqjfK/JVS+PTpJB08iMdHY3GoXTu3wuavq39xI/4Gk5pNkpV8MyGJjBBCiEcTfc3UA3NqCdg6QvP3oem7YJd3x25cDIvn9T+OEBaXwhf/86Fv4/QVrAOP3SYuIoUOg32wss44Ayn1yhUiZ8/BqWNHXPv2za2wAZh9ejaeRT15zvO5XG03v5BERgghRNbEh8HBn+HQb6bPDYdAy7FQuJhl43qIg1cief2PIzgWsmbxkMY08Ewfr9Fg5OjGIJyK2VPRr3iG81VaGiEfjkWzs6Pk+HG52iviH+bP1dirDKk9RFbyvQ9JZIQQQjyYQQ/7f4Bd35qqU9foAm0n5Inijg9z9JaeWf8cpkTRQiwd0oTSLhmnSl84FEb0rSTaD/TGOpPemLBvJ5Ny6hSlvvwSm+IZE52c9PXhr3Gzd2Ogz8BcbTc/kURGCCFE5oxGOL/e9Bop/DxUe86UwJTweuipecHG06H8dCKVGqWKMn9gQ4oXyVj0UZdq4ODaQIqXK0KVehnrKSXs2kX0ggW49u6FS7fcHcB8O+k2l6Mv80KVF2TK9QNIIiOEECKj2+dhzTAIOQ6unvDKXKj5vzy1Iu+DLDx0jfFrzuDpbMWSoY0pap95QcqDawNJik2jwyBvNKv092ZISCB0wmfYlCxJiQ8+yI2w0/nl5C/olZ7XvF/L9bbzE0lkhBBC/Mugg33fm14j2RaGrj+Cb688UZk6K4xGxeStF/hlZyDPVHajb8Xk+yYxCdEpnNkZjFeTkpSu6pphf8SMn9CHhVHhz/lY2dvndOjpXIu7xqpLq+hWtRuezp652nZ+I4mMEEII04J259aZEpiwM1D9eeg8DZxKWjqyLItJSuP1uUc4fj2GV+qVZeKLPhzYu+e+x58/EIrRqKj3nGeGfbpbt4heuBDnLp0pXK9eDkaduXln52FnZccw32G53nZ+I4mMEEI87UKOw5bxcG0vOJeHF2eCbw9LR/VIQmOT6T3rEDejk/jqxVr0aljugbOLkuLSOPHPDUpVccalRMbxJ1F/zEXpdBQfPjwnw85UYEwgqy6tomPFjpR0zD+JpKVIIiOEEE8rfSrs/Br2fgf2ReG5yaYF7fJQYcesiE3S8drvRwiJSWZ2/wa0qOb+0HMOrg0kNUlP854ZayWlXrpE9PLlOLVri52nZw5E/GDzzs7DoAyMqjsq19vOj/L8b6umaZWAcYCzUuplS8cjhBD5nlJwcQts+QiiAsH7Reg0FRzdLB3ZIwuNTabP7EPciErit771spTEpCTouHQkjMp13Cle1indPqWUac0YTaPEe+/lVNj3dTn6Mmsur6Fb1W54OGa+wrBIL+OE+Wykadrvmqbd1jTtzD3bO2qadkHTtMuapn34oGsopa4opWQCvRBCPCmlIGAd/NwYFvcAow56LzfNSMqHSYz/tShaTN7JzehkFgxsRGuvrH3x71t5CX2aMdOxMXEbN5Jy9ixugwdZpDfm68NfY29jz5t+b+Z62/lVTvfIzAVmAPPvbtA0zRr4CWgH3ASOaJq2DrAGJt1z/gCl1O0cjlEIIQq+sADYMhau7ITi1aHrDKj1Ctjm7myc7LI/MIK+cw7j5mjH9F51aFQpa4lYQnQq5w/ewqd5GdzL39Mbo9dz69MJFKpaFbfBg3Mi7Ae6EHWBQ7cOMdx3OO6FH96zJExyNJFRSu3WNM3zns0NgctKqSsAmqYtAV5QSk0COudkPEII8dQJvwhbx8OlLWDnBO0+h0bDwCbj4nD5xdmQWIYvOEYZFwfWvPksxRztsnxuwL4QUFC7ddkM+2LXb8CYkIBLjx5o1rlfDmDBuQUUsi5ET6+eud52fqYppXK2AVMis0Ep5XPn88tAR6XUoDuf+wKNlFIj7nO+G/Alph6c2XcSnsyOGwIMAfDw8Ki3ZMmS7L4VABISEihSpEiOXFukJ88698izzl258bztk8OocG0JpW5tx6jZcL38SwSXeR6dnUuOtpvTAiINfOefgoMNfNTIgZKODx4h8d9nbUhTXFynKFQUKrVPf56WkEDxCZ9hdHIicvw4yOVEJtGQyPib46njWId+xfvlatvZJSd/r1u1auWvlKqf2T5LDPbNbD7cfbMppVQk8NCJ9EqpmcBMgPr166uWLVs+bnwPtHPnTnLq2iI9eda5R5517srR550cDXumwZFfTJ8bDsGq6Sg8i5bGM2dazDV/nQrlu7+PU6F4ERYOaoRH0Ye/Fvvvs97x5zmM+lA6DapHyUrO6Y4LnTCBmIQEKs2eRS0/vxyI/sFmn56N/qaeD1p/gFex/FEC4l6W+nvEEonMTaDcfz6XBUIsEIcQQhQcumTYPRkOz4LUeKj5ArSfCC7lHn5uPvDjtktM/fsiPmWKMu/1hrhlUjfpQZRSBF+Koai7Q4YkJnrJUmKWLMXllZdxsEASk2pI5c+AP6lTok6+TWIsyRKJzBGgqqZpFYFgoCfQ2wJxCCFE/qcUnF0Ff38KsTdMhR1bj4OStSwdWbaZvu0S0/6+SPuaHnzf04/Cdo/+1XVufyixt5Np9Wr6RMEQG0vEL79QqGpVPD7+OLtCfiTLLywnKiWKr5t9bZH287scTWQ0TVsMtASKa5p2E/hUKTVH07QRwBZMM5V+V0qdzck4hBCiQLp+CHZ+ZZqJ5OEDXb6HKm0tHVW2MRgVn6w9w8JD12njVYKf+tTF1vrxVg05vfMmrqUcqfFsqXTbI2fPRh8WRpmpU7Cyy/qg4eyiM+hYcG4BNYrVoEnpJrnefkGQ07OWet1n+0ZgY062LYQQBVZcKGz7DE4uBntn0yukhkPBJve/iHOKwagYt/o0S47coG/jCnzapSY2j5nEpCTqiLiRQL2OFdKVLUg+dYrIWbMp0qIFhetnOo40x60LXEdwQjCjW462SPsFQZ5f2VcIIcQd0UGmMTCHZ4EyQKPh0OojU3mBAuR2XAojFh3ncFAUA5tW5OPONZ/oeucPhALg6VvcvE0ZDIR89BHW7sUp9dWXT3T9x2UwGvj9zO9Udq5M6/KtLRJDQVCgEhlN07oAXapUqWLpUIQQIvsYDXBgBuyYBIZUqNEV2nwCbpUtHVm2O3Y9mjcWHCMmOY3PunrTr0mFJ7qeUorzB27hVsaRkhX/HeQbs2wZaZcDKfPdNGzcLLOq8V9X/+J6/HW+avoVVlqOLrRfoBWoREYptR5YX79+/dxfklEIIXJC6CnYOBpuHILKbUzjYFzKWzqqHLH+ZAjvrziJk70tiwY3pm551ye+ZmosRAYn0PSVquZthvh4In7+BfuaNXHq2PGJ23gcSbokvvP/jkrOlXiu4nMWiaGgKFCJjBBCFBhpibD1Yzg6x7Qib5cfoG5/0DJbiiv/+3nnZb7dfIHqHk78/noDyrg4ZMt1426YlinzrP1vr0vkrNnow8MpM21qujEzuWn5xeVEJEfwxbNfYGMlX8VPQp6eEELkJQYdHF9gepUUeRn8XoUOE8HhyXsn8iKjUTF9+yW+/+cSbWt4MKN3Hexts2dVXYPOSORFKO/thrN7YQD00dFEzZ+PY9OmFG7QIFvaeVQ6o45F5xZRo1gNmpZpapEYChJJZIQQIq8IOwurh8GtU+BWFfqtg0otLB1VjklM1TNm5Sk2nAqlU62SfNfDj0I22Vca4PzBUIw6qN3q37pKUb//jkpJwX3UO9nWzqP68diPhCSG8EGDDywWQ0EiiYwQQlhaZCDs+wGOzYfCxeClWabK1AX0NRLAmeBY3ll6gsDwBEa3r8abrapk62ue5IQ0Dm+4il0RKO9dDAB9ZCTRS5bi+OyzOHh7Z1tbjyIoNoj5AfPpUqmLzFTKJpLICCGEpcQGw7bP4fQy0KygwSBo8QEUKWHpyHLU3ksRDJh3hKL2Nsx7vSHNq7lnexuntt8kKTaNCq00c4J064uJGBMTKfGB5XpCvj/2PVaaFW/Xfdti43MKGklkhBAil2lGHeybDnumQGoC1HsNmo0G5zKWDi3HLTt6g/Grz1DG1YElQxpnqfDjo9LrDJzZFUxZL1eKeMQCELt+PfGbN+M2dCj21atle5tZ4R/mz7br2+hbsy8lHUtaJIaCqEAlMrKOjBAiT0uOhv0/0uTgbNDFQoVnodNk8LDMa47cpDMYGbPyFKuOBdPA05VfX633yIUfs+rsnhBSEnX4tSvP1fDTGBMTuTXxSwrVrIH7WyNypM2HUUox+chk3B3cGe473CIxFFQFagUepdR6pdQQZ2fnhx8shBC5RZdiWo331+awZypxRatB7+Xw+sanIolJ1RsYvfwkq44FM6hpRRYOapxjSUxaih7/zdfwqFiUCt6mKddRixZhjI2l5NixaDaW+ff7hisbOBt5lqG1h+Jk52SRGAqqAtUjI4QQeYrRYJpKvX0iJN6GEjWh72rO3LCiZbWWlo4uV4THpzLkz6Mcvx7DqLbVGNm26sNPegKndtwkOS6NDgNNCaKWkEDUvPk41KljsenW4UnhfH34a2oXr81L1V6ySAwFmSQyQgiR3Qx6OPgzHPgJEm5BmXrwv1+gShvTTKQbOy0dYa44fj2ad5aeIDQmhR96+vGCX86OAUpL0XPi7+uU9XKlTHXTujtFVq/BEBODxy8/52jbD/LryV9J1CXycZOPsbWytVgcBZUkMkIIkV2UghMLYfcUiL4K5RpBx6+g5otgVaDe5D/UwSuRDJp3FMdC1swf2JDGlXK+ntGZXcGkJulp1LUSAElHjlB43z5cevbAoVatHG8/M1EpUay6tIrOlTrjVczLIjEUdJLICCFEdgi/CJs+gCs7oGQt6D4far5g6agsYuPpUEYuOU7xIoVYNLgxFYs75nibRoORU9tvUKqKMyUrOWOIiSH4/Q8wFCtGidHv53j79/PLiV/QKz39vftbLIaCThIZIYR4EskxsHsyHPoVbAtD+y+h8RtPXQ8MgN5g5Idtl/hx+2W8Sxdl7usNcXfKmUG997p0JIzE2DSadjdNrQ7/cQb6W7eIHTUK6yI5n0hlJjolmpWXVtKpYiequubs2KCnmSQyQgjxOHQppoXs/vkMkiLAtxe0nQBOT+f6IKGxyby79CQHrkTSuXYpJr/si4Nd9pUbeBBlVBz+KwjXkoWpXMed1MuXiVm2DOcXuhJmoTVjAEbvGo3eqOc179csFsPTQBIZIYR4FErB5X/gr/cg5prpNVLPhVC+saUjs5jA8ARe+fUA8Sk6xj9fg4FNK+bqqrWXj90mLjyZNq/VQLPSCP/hB7CxocTo0Vw8ezbX4vivC1EXOHzrMM+UfoYabjUsEsPTQhIZIYTIqvhbpgTm/AZwrQi9l0GVdk/la6S7Dl2J5N1lJ9EbjGx4qxnVS+b+GikBe0NwdClEtQYexG3ZSvzf/1D8rRHYuGd/6YOs0Bv1jNwxksI2hRnfeLxFYniaFKhERlb2FULkiKQoOPiLaRyMLglajYMmI8CusKUjsxijUTF3fxCTNp2jlLMD8wc2skgSkxibSsjlGGq1KIsxJppbEyZgW64cbgMG5Hosd/1z/R+CE4IZXX805ZzKWSyOp8VDExlN06yVUobcCOZJKaXWA+vr168/2NKxCCEKgLQkOPgT7JoMhlSo9hy0+QQ8alo6MotK0xv5YMVJ1pwI4dkqbszoVRdXRzuLxOK/+RrKoPBuVpqoP37BEB1N+T9+x8rBwSLxJOuTmXZ0GhWdK9KnRh+LxPC0yUqPzGVN01YAfyilAnI6ICGEsDil4PI22PQ+RF2BSq2g/UQo6WPpyCwuKCKREYuPcSY4jrdbV+GdttWwsrJMFWejUXH5aBgV/dxxKpRG4JKlOLVrh72X5dZrmXRoEqGJofzY+kdsrArUS488KytPuTbQE5itaZoV8DuwRCkVl6ORCSFEbjPo4dJW2PU1hJ4ElwrQZwVUbWfpyPKEa5GJdP/tAKl6I9O6+/JS3bIWjefCwVskx+uoWt+D8OnTMSYlUXzEm5aLJ+oCawPX4uPmQ8tyLS0Wx9PmoYmMUioemAXM0jStObAY+O5OL80XSqnLORyjEELkLKMRzqyEPVMh/BwU8YBOU6DOq2BrmVcUec2qYzf5bL2pU37hoEb4lLFscV6lFKd33qSouwNlXeK5umw5Lq+8gn316haJx2A08MXBLyhsU5gf2/xokRieVlkaIwM8D7wOeAJTgYVAM2AjYLlJ+kII8aRig2H1UAjaA8UqwQs/Q61XwMYyYz7ymoRUPZ+vP8uyozfxK+fCdz38cmWl3ocJvRxD+PV4mvWoStTMn9BsbXG3YG/MxqsbORl+kvGNxlPcobjF4ngaZeXV0iVgBzBZKbX/P9tX3OmhEUKI/OniVlj7JqTGQ8dvoOFgsMqdRdzyg5ikNF774wgnbsQwqGlFxjznha113phqHnQqEs1Kw7OskeANG3Dp/orFplvHpsYy5egUKjpXpFu1bhaJ4WmWpTEySqmEzHYopd7O5niEECLnJUbC+rfvrAfjCX1Xy0Dee1y+Hc+geUe5HpXE9z38+F+dnK1c/Sj0OgMB+0IoU82F2Klfg9FosenWBqOBkTtGEpMaw9QWU2WArwVkJbX+SdM0l7sfNE1z1TTt95wLSQghcohSELAWfmsGFzZB8/dh+AFJYu6x9Mh1us7YR2yyjt/61s9TSQzA+QO3SE3SU626HQm7d+PUsQN25SyzXsv8gPn4h/kzuv5o6pesb5EYnnZZ7ZGJuftBKRWtaVqdnAtJCCFyQPhF2DwGAreDWxXovw48m1o6qjxFKcWkTeeZufsK9Sq48n0PP8oVy1uL/imlOLXjJk5u9jhtnUO8UniMHm2RWI6FHWP6sek0KtWIV2u8apEYRNYSGStN01yVUtEAmqYVy+J5QghheanxsPlDOL4QbApBu8+h0XAZzHuPhFQ941efZs2JENrV9OCn3nWxs8kb42H+K/x6PNGhiTRpWZT4CZtw6dUT2zK532MUmRzJsH+GUcy+GJOaTsrV2lIivawkJFOB/XemWwO8AnyZcyE9PilRIIQwU8o0pXrzh5AYDg0GmV4lPaXVqR/k2PVo3lp0nOCYZN5uXYVR7arl2S/m8/tDsbLRKLrtDwxFilBi5EiLxPHloS/RGXRMbTcV98KWGWQsTLKyjsx8TdP8gVaABryUV1f4lRIFQggAooNg1VC4cRCKV4fuf0KFJpaOKk86eCWSfnMOU9TBlvkDGtK8Wt79UtanGTi9KxhPT2t0c7dT/I3hWLu45Hoc6wLX8fe1vxlaeyh+JfxyvX2RXlZfEZ0Hou8er2laeaXU9RyLSgghHodScGopbB4LhjTo/B3U6QvWtpaOLE/aeDqUkUuO416kEKveeJaSzvaWDumBTu8MBqB0xFEAXPv2zfUYTtw+wWf7P8PHzYcBPpYrTCn+lZUF8d4CPgXCAAOmXhmFqXSBEEJYnlKmqdS7J5tKC5SoCS//DiVqWDqyPOv3vVf5fEMA3qWL8sfrDSjhlLeTGKNRcWrHDUqUtcd+yVycnuuIjatrrsZwM/4mI7aPoEThEvzU9icK2+atgdBPq6z0yIwEqiulInM6GCGEeGTB/rD9SwjcBkXLQufvoW4/WdjuPgxGxYztl/nun4u09irBT73r4mCX95/VzXNRJESnUiXmKJqm4T5iRK62rzPq+HDPh8SmxvJLm18oZl8sV9sX95eVROYGEJvTgQghxCOJuAz/fGrqiQFoOwGajJDXSA9wMzqJNxce4+TNWP7nV5qvu9XG3jbvJzEA5w/ewtYWnLctpNiQARSqXDlX2/9s/2ecDD/JhCYTqOVeK1fbFg+WlUTmCrBT07S/gNS7G5VS03IsKiGEuB99Kuz9HnZ/CzYO0Ow9aDhEZiM9RGB4Aj1nHiQuWce33WrzSv2yeXZm0r10aQauHA+nZOoV7NyKUnzYsFxtf9eNXawNXMurNV6VEgR5UFYSmet3fuzu/AghhGVc3Gpa1C7qCtToAs99C0VLWzqqPG/dyRDGrDhFIVsr5g9oSKNKbpYO6ZFcPxOJQW/E7exmnF/sipV97o3nuRJ7hTF7xlC2SFlG1RuVa+2KrMvK9OvPADRNc1RKJeZ8SEIIcY+UWNNMpBMLTRWqey4Cr+ctHVWep5Ri3v4gJqwPoE55F6b3rJPnVurNiqObgrC3SqVY9DlcX5mSq21/fehrjMrIT21+ws5a/i2fF2Vl1lITYA5QBCivaZovMFQp9UZOByeEeMolRcHBX+DwTEiJgXqvQYdJYJf/voxzm9GoGL3iJKuOBfNMZTdm969PYbv8tyh7YmwqETcTKHPzMK4vdMXO0zPX2l56fikHQg/wbr13qeRSKdfaFY8mK7/V3wMdgHUASqmTmqY1z8mghBBPOaMRDv0Kf38CRh1UagmtxkO5BpaOLF+4GZ3EkPn+BITG8doznox/vgY21nmv3EBWBB4LBwVlQnbh9v2sXGv3QtQFJh2ehK+7L31r5v56NSLrspSeK6Vu3DMozJAz4QghnnqRgbDpA7j8D7hVheenmBIZkSUnb8QwYO4R4lP0fP6CN682qoCVVf4Y1JuZmyeCsU2Lp2QT71ybqRSbGsub296kiF0Rpreejo1V/uvJeppkafq1pmnPAErTNDvgbeBczoYlhHjq6FJgz1TYOw00K9N06mffgXwys8bSlFKmQb0rT+Fa2I71bzWlekknS4f1RNJS9Ny4GEvx6HOUnDQ+V9qMT4vn7e1vE5EcwZwOc2S9mHwgK4nMMOAHoAxwE9gKvJmTQT0uKRopRD6kFJxbB1vGQ+x1qNreNBupWEVLR5ZvxKXoGLvqNH+dCqVmqaLM7FePsq75fxzR5b1X0SsbKpc3YuvhkSttTj06leO3j/P5s59Tz6NerrQpnkxWZi1FAH1yIZYnJkUjhchnYm/CpjGmRe1cykOvpVC9o6WjyldiktLoPesQAaFxjGxTlRGtq2CbT8fD3Ctw8wlsdYXwevflXGnvh2M/sPLSSnp79eZ/Vf6XK22KJ3ffREbTtA+UUt9qmvYjptpK6Sil3s7RyIQQBZc+FXZ9C/t/NBV3bDoKWnwItnm73k9eE5GQypsLj3EhLJ7f+tajg3fBWRTQmJpKcGwRittGYV+tWo63t+byGmafnk27Cu0YXX90jrcnss+DemTujoM5mhuBCCGeEpf/Ma0JE3ERqnaA9hPBPee/qAqam9FJ9Jx5kFuxKXz1ok+BSmIALs37C4O1CyVrl83xtgIiA/j8wOfUdKvJ182+xlbKXOQr901k7rymQSk1L/fCEUIUSEpBwBrYNx1CjoFzeeg2B3y6yWDex3D5dgI9fjtAis7AsmFNqFs+d6tA5zRjSgqXN50EjxbU6d0oR9uKTonmzW1v4mjryA+tfpBF7/KhrCyI9zfwilIq5s5nV2CJUqpDDscmhCgIYoNh4/tw4S/T53ZfQINBsqjdY9p7KYIhfx7F2kpj/sBGBS6JAYj/+x9CnWtR3A0cXXLudWNYYhijdo4iOiWauR3nUtKxYPVqPS2yMmvJ/W4SA6CUitY0rUTOhSSEKDDOb4TVw0CXZCru2Gy0JDBPYMOpEN5ddpKyLg7M7FefKiWKWDqkbKcMBi7PXE5qmf7UbZZzq+km6ZIYsX0EV2Ku8FXTr/Ar4ZdjbYmclZVExqBpWnml1HUATdMqkMngXyGEMEtLgh1fwoEZ4FELXpkLxWVZhMdlNCp+2RXI1K0XqObhxPyBDSnhVDAHRseuW0+w0TQupkqDnJlybTAaGLF9BBejL/Jt82/p4CkvGPKzrCQy44C9mqbtuvO5OTAk50ISQuRr5/+Cv96D+FDweRm6fA+F8vfCbJZkNCo+3xDA3P1BPFvFjR971aWYY8EdxxGzcgUxbh0p7GxHUTeHHGnjO//vOHLrCB81+kiSmAIgK+vIbNY0rS7QGNCAUXfWlhFCiH9d2Ql7v4crO8ClAry6Eiq3kcG8TyAuRcfbi4+z80I4L/iV5vsefmgF+HmmBgYSdSaI+Mal8K2fM70x887OY17APF6q+hK9vHrlSBsidz1oHRkvpdT5O0kMQMid/5a/86rpWM6HJ4TI85KiYO2bcGEjOJYwlRVoPlp6YZ7QpbB43l12ktPBsYx9zoshzSsV6CQGIHLmLMI86gMaNZuWzvbrn7h9gilHp1DTrSYfN/44268vLONBPTLvYnqFNDWTfQponSMRCSHyB4MOTiyEnd9AfIhpMG/z98E2Z14HPE32B0YwdL4/qXojM3rXoXPt7P9Sz2uST58mdu1a0tqNBx24eGTvoPDghGBG7RxFMftifNv8WykEWYA86H/Jv+/8d6BS6kpuBCOEyAdSYuGfzyBwG0QHQcna0G02eD5r6cgKhL9OhTJq2QnKuDjwx2sN8CzuaOmQcpxSiltfTEQrWpQo+3JU9nHN1ordsamxDP9nOHGpcSx8fiEVilbItmsLy3tQIjMWWA6sAOo+4DghxNNAnwqHfoN930NSpGkczCtzoeb/ZBxMNll06DofrT5N7bLO/NynboEo/JgV8Vu2kHLqFHbvfkbSMT3lamZfxekUYwoDtgzgetx1fmj1A17FvLLt2iJveFAiE6Vp2g6gkqZp6+7dqZTqmnNhCSHylEv/wJphkBgO9i7w+iao8IyloypQ/th3lc/WB9CwYjHmvt6AwnZPz6uPmGXLsXYvTlTp+nAsiLJe2bPIn86g4/fw37mYcpHJzSfTolyLbLmuyFse9P+UTph6Yv4k83EyQoiCLjnGtCrv6WXg6A4v/wHVOsqidtls5u5Avtp4nubV3Pnt1Xo42FlbOqRcE799B4n79+M2dCiHDt6ihGdRnN2f/PdLKcW4veM4l3KOkXVH0rGiVFUvqB6UyMxRSvXVNG2WUmrXA47LMzRN6wJ0qVJFFt4S4old2WlalTf+FjQZAS3HQqGCt5Kspf3wzyW+++ciHbw9mN6rDoVsnp4kRilF5OzZWBUujNuwYcSN2k+ZatnTG7PkwhI2BW2ifdH2DKo1KFuuKfImqwfsq3dnFd8+mqa5appW7L8/uRXgo1BKrVdKDXF2drZ0KELkX7oU2D4R5r8AVjbQdxV0+FKSmBwwaeM5vvvnIu1qevBT77pPVRIDkHz8OMnHjuE2fBjRkToA3Mo++e/ZvuB9fHXoK+qWqEtnl85PfD2Rtz2oR+ZXYDNQCfDHtBjeXerOdiFEQXJhM2wcDbE3oEZXeGmmTKfOAUk6xaRN5/ht9xU61y7FtO5+2Fg/6N+VBVPM0qVo9va49urNkX9uAVDRt/gTXfNC1AVG7RxFmSJlmNpyKmcOncmOUEUedt9ERik1HZiuadovSqnhuRiTECKX2egSTIvaHV8ALuWh5yKo3klmI+WAXRfDGbM7iXjdFbr6lmZqd19sn8IkRh8VRezadTi/8ALYO3BmTzClKjs/UVmC6JRoRu0cha2VLbPazaK4w5MlRSJ/eNDKvq2VUtuVUsM1TauolLr6n30vKaVW5U6IQogcE3MddnxFk9OrwJgKdfrC81PBppClIytwjEbFtL8v8tPOy5QsrDF/cBPqlM+e8SD5jVKKkA8/BMC1V08uHr5FaqKeuh0ef32X+LR4+m/uT2hCKDPbz6Rc0XLZFa7I4x70amkK/64fs5L0a8mMBySRESK/0iXDkdmmsTBGAxHFm+DxwgQoU8/SkRVIRqPizUXH2HTmFs/XKkWnErFPbRIDkLhnD4m79+D+zkgc/Py4vfgCAGWqP94zUUrx6f5PuRp7lcktJtOgZIPsDFfkcQ9KZLT7/Dmzz0KI/CIyEP58EWKuQfkm0GkK585H4CFJTI44fj2aCesDOHkjhqEtKvFhRy927coXE0FzTPyOHQC49u4NQNDpCEp4FsW20OMNdt5wZQN/X/ubYb7D6Ogp06yfNg9KZNR9/pzZZyFEXqcUHJsHm8eClS30WAg17szoOL/ToqEVRKl6Az/vCGT69kvY21jz1Yu16NWwXIEv/PgwSqcjdvUairRpg3XRoiilSIpNo2TFx5tteiPuBpMOTaKKSxWG1R6WzdGK/OBBiczdFX010q/uqwEVczwyIUT2SUuCNcMhYA2U8oNuc6C4rLeUU9L0Rob96c+OC+F08PZg4v9q4e4k444AYlauQqWk4NLtJQDiIlIwGhSlq7o88rWSdEmM3DkSvdLzdbOvsbZ6uqavC5MHJTIv/OfPU+7Zd+9nIURedWoZbBgFaQnQ+A1o9wVYPz3L3+e2G1FJvLvsBEeCohn7nBdDmld66nth7lJKETV3LnYVKlCkVSsAgi9GA1CqissjXSsuLY43/nmDy9GXmdFmBtWLVc/ucEU+8aDp10/3S1wh8ru0RNg/A3Z+Ba6epgKPVdtZOqoCbc+lcEYsOo7OYGTKK768XK+spUPKU5KPHSMtKAiPj8ebk7srJ8KxL2KLW+msV/lOSEug/6b+BMYE8tkzn9G8bPOcClnkA/LPMiEKomB/WP6aaXq1ew14fSMUzpMLchcISinWnghhzMpTFC9SiDmv1cerZFFLh5XnRM6ajZWjI86dTWOzjEbFtdOR1Hy2FJpV1nqtdAYdr21+jcsxl/m48ce8WPXFnAxZ5AOSyAhRkBh0sPNrODDDVKW693Ko0hasnr4F13LL7fgUxqw4xY4L4VRyd2TBwEaUdpHVkO9liI8nYd8+ivXuhfWdMjLh1+MBKOyS9fFDP534iQvRF/iw4Yd0r949R2IV+YskMkIUFPG3TNOqbwdAxRbwwk/gIouC5aSQmGRe+fUAobHJjGxTlRGtqzyVq/RmRfTCRaDT4dTx3+nRoZdjAKjWwCNL11h0bhFzzszhuYrP0adGn5wIU+RDD1rZdz0PmGatlOqaIxEJIR6NUnB+A2wZZ0pmus6Aun0tHVWBdyMqif6/HyYiIZX5AxrRtKosh38/hpgYImfNwsbDAwc/P/P2mxeicXKzx7Xkw8fHrLm8hkmHJ1GjWA2+fPbLHIxW5DcPW9kX4CWgJLDgzudeQFAOxiSEyKqUWFj+OgRug8LFoc8yqNTS0lEVeGeCY+n/+2HiU/X81reeJDEPETV/PsbERMr+/LN5kK9eZ+Da6Ui8nin10POvxV3jq0Nf4evuy69tf8XW2janQxb5yENnLWma9oVS6r9DwtdrmrY7xyMTQjzYod9g2xeQFg/N34fmH4CNnaWjKtCUUqzwv8n7K05hZ23FsmFN8CvnYumw8jR9ZCRRCxZSuEljHBs1NG8PuxoHQJmHrB8TmRzJOzvewVqz5qumX1HErkhOhivyoayMkXHXNK2SUuoKgKZpFQH3nA1LCHFfCeGw6QM4uwo8fKDtZ1C1raWjKvCUUoxefoqVx25S3cOJT7rUlCQmCyJnzsIYF0eJd99Lt/1uIlOuxv1n0+mNeob9M4zLMZf5vtX3lC9aPkdjFflTVhKZUcBOTdOu3PnsCQzNsYiEEJlTCi5sNC1ulxQJTd+FVh+BdLPnuPD4VIb8eZTj12PoXr8sX71YCxsZ1PtQymAgdt067H1r41DLJ92+kMsxFHV3wPEBM5amHp3K+ajzfNrkU9qUb5PT4Yp86qGJjFJqs6ZpVQGvO5vOK6VSczYsIUQ68WGmEgOB26BoWRj0D5SuY+mongrRiWn0nXOIwPAExnT0YlgLWak3q2JWrcIQHY3HuHHptiulCLsSR4Vabvc9d/Wl1Sw4t4BXqr3Cy9VezulQRT6W1enX9TD1xNgAvpqmoZSan2NRPSZN07oAXapUkRoyooAwGmDvd7BnKuiSoNloaPYe2BW2dGRPBZ3ByNA//bl8O4GZ/erR2itr04SFSczyFdiWK0fR5zul254QnUpKog738k6Znncp+hITD06kRrEajGk4JjdCFfnYQxMZTdP+BCoDJwDDnc0KyHOJjFJqPbC+fv36gy0dixBPLPwCrB4GIcegwrPw3LdQ0ufh54lscfBKJIPnHyU+Rc+4TjUkiXlEKefPk3LqFB5jP8zQg3XjXBQAJStlrHh9MfoiA7cMxN7Gnm+af0Mhaym2KR4sKz0y9YGaSqn7rikjhMhmJxbB2jcBDbr+CHX6grzOyBVKKb7YcI7f912lhFMhxnWqQc+GMsj0UUX89BPY2FC0U6cM+66cCKeIayFK3NMjsz9kP29vfxt7G3vmdZxHReeKuRWuyMeyksicwbSOTGgOxyKE0CXD9ommEgMePtB9PrhVtnRUT40UnYHxa86wwv8mXXxL8+WLPhS1l8HUjyph7z7i//4Ht0EDsXHPOMn1xrkoqtQtka6+0pmIM4zaMYriDsWZ02EOZYqUyc2QRT6WlUSmOBCgadphwDzIV1b2FSKbRQfBop4Qfg5q94AuP4Ct1OzJLcExybyx8Bgnb8TQr0kFJnTxxiqLhQzFv1RaGrc+/xzr4sVxG5pxgmvM7SSMepVuNd9jYccY/s9wbKxsmNF6hiQx4pFkJZGZkNNBCPHUO/8XbPzANK26xwKo0cXSET1VgiISeeW3A8Qm6/ikc00GNJVXGo8rYc8edNevU2riF1g7ZRzMezvItH5MeW/T+jF7g/cyfu94HGwcmPfcPCoUrZCr8Yr8LyvTr3flRiBCPJUiA2HNG3DjIDiVhj7LoWIzS0f1VDlxI4a+sw+hgGVDZaXeJ6EMBiJnzsLa2RnnF17I9JiwoDisbDTcShdh/tn5TD46GYDFzy+WJEY8lqzMWorn3+KRdoAtkKiUKpqTgQlRoBl0sHMS7P8RDGnQ+E1o87G8Ssplv+4K5OtN57HSYP1bTfEunXEWjci6mOXLST55Eo9PPkazzXxs0fWzURQv68TsgFnMODGDKi5VmN1+Nm4O919TRogHyUqPTLq+QU3T/gc0zPxoIcRDJUfD0r4QtAfcqkK3WbK4XS5TSvHtlgv8sjOQ+hVc+a6HH+WKydo8T0KlpRHx08/Y166Na69e9z0uJSGNKLtbzDwxgzbl2zC1xVSsraxzMVJR0GR1QTwzpdQaTdM+zIlghCjwbhyBVYMg+pppYbs2n1g6oqfOzegkRi09wZGgaF7wK8033WpjbytfpE8qZuVK9OHheIwbd9+Vj4Ouh5CSqGdfiS20KNuCb5p/I0mMeGJZebX00n8+WmFaV0bWlBHiUSgF2z6Hfd9DYTfotxYqtbB0VE+dy7fj6TvnMNFJaXzSuSavP+sp5QaygTIYiPhtJoWqV8epQ/tMj4lMjuSbVTPwoS2tmjRkUNN+ksSIbJGVHpn/Tp/QA0FA5qO4hBAZxd40FXq8tBWqtof//QqOMh4gt/lfi+bV2Yewt7Vi0eDG1C3vaumQCoyY5SvQ37qFx5gPMk0Mk3RJDP17KOUjmmDjCEObv26BKEVBlZUxMvIbJ8TjOjQTNo8BZYRn3oK2n4OVVE3ObXsvRfD63MPYWVvx58BG+JSRQb3ZRSlF9OLFWBcvjlP7jL0xSbokhv8znAvRF2inG075ahkXyBPiSTz0b1RN08pqmrZa07TbmqaFaZq2UtO0srkRnBD52uFZsOl9KNcIRhyF9hMlibGA0Nhk3ll6grKuhdn8TnNJYrJZ0sGDpF64gGuPHmjWGV8VfbzvY47dPsZY3/HoYzWKly1igShFQZaVv1X/ANYBpYEywPo724QQmUmOhhUDYeNoKNsA+q6B4lUtHdVT6VxoHC/+tJ/4FB3fy8ykbKeU4vbkKWBjQ7G+r6bbZ1RGph+bztZrW+lbsy+NaQ1kXihSiCeRlUTGXSn1h1JKf+dnLiB9g0JkJiEcZraEMyug+vOmJMbW3tJRPZV2XLjN/37aR7LOwMJBjfCVhe6yXdz69aQEBOAx9kOsXVzM2yOSI3ht82vMOj2LzpU68269dwm7alrR1718xtV+hXgSWRnsG6Fp2qvA4jufewGROReSEPlU9DVY0ttUM+nlP8DnpYeeIrKfUoqlR27wydqzFHO0Y82bz1LSWZLJ7GZMSeH21GnYVaiAa8+e5u1nI8/yxj9vEJUSxYcNP6S3V280TSMuMhl7R1vsHaUIp8heWUlkBgAzgO8wTbvef2ebEOKua/thcU9IiYOXZkkSYyFKKb786xyz916lRqmizBvQgBJOksTkhNCPPkIfFka5ObPNY2OOhR3jtc2voVD8+dyf+JXwMx9/2f825WoUs1C0oiB7YCKjaZo18JVUuhbiAU4uhdVDQLOCwdugTD1LR/RUStMbeXPRMf4OCKNTrZJM71kHG2sZXJ0T4nfsIG7jJpxf6EqRZ58FYOG5hUw+MpkidkWY0XpGuiQmPioFFDgUkd4Ykf0emMgopQyaprlrmmanlErLraCEyDcC1pmSGJcKMOgfKFLC0hE9lSISUnlr0XEOXIlkcLOKfNSphix0l0N0t29zc/gbWLu4UPLTT0nUJfLN4W9YfXk1dUvU5Zvm31DSsWS6c25fM42Pqdm0tCVCFgVcVl4tBQH7NE1bByTe3aiUmpZTQQmRL1zZBcv6gkt5GLxDFrmzkJM3Yhjy51HC41MZ+5wXQ1tUtnRIBZbS67n1samsRqlJXxGlJTFk0xAuRV+iW9VujGs0DlvrjL0ut6/FA+DhKbWGRfbLSiITcufHCpDh5kIAnFwCa94Ap1LQf4MkMRZy+mYsPWYeoLCdDUuGNKFhRRmDkZOiFy4kYdcuig0cQGTdiry27mXi0uL4qulXdKnc5b7nBV+IplhpR2zspCSByH5ZWdn3s9wIRIh8Y9e3sOMrcKtsSmKKlrJ0RE8l/2vRDJh7hCKFbFk1/BnKu8kaMTlJpaUROXcehapWxeXdt3njr95EpkQys91MmpRuct/zUhJ03A6Kw69d+VyMVjxNslI0cj0Zi0TGAkeB35RSKTkRmBB5jkEPK16Dc+vB3QsGbYNCskqpJczec4UvN56jhFMhlvy/vfuOjqJq4zj+vWkQQgm9994EJfSOgIgUAQVEUbCABUWxKyhiwYIICApSVLrSQem9BOm9BQgtgYQEUkgve98/Ju6LSkKA7M6W53MOZ2Z3Z3d/GcLuw51bBjWVIsYObmzYQNqVK/h+OZKhG4cSFBXEp80/zbKIAQg5FYXWUKm+TD8mbCM7l5aCMSbA+3semT5AOFANmAr0t000IRxIUgwsHgxBq6B8C+i/GLxymZ3K7cQnp/HFyhPM2XWRemX9mf5MAEXyyt+DPUQvWgz58vJi4jQuxITxcv2XebTKo7d93uUz0SgFRctKzwRhG9kpZO7XWre66fYKpdRWrXUrpdQxWwUTwmFcPgBz+0JcGLR6G9p+CDIixu4sFs1Lc/azNSiCnveXZnSvuuTykj4X9pB47BjxO3bwZ4vcRFhimdpxKk1KNsnWc6+HxuGb3wdPbxkKL2wjO4VMUaVUOa31RQClVDn+v0SBDMkWrm3lO7D7J8hdAPrMhpqZd2gUthOTkMqgWXvZde46Qx+syhsdqpkdya1cnfwjyT6KBQEpTH9oJnWK1Mn2c6+ciaFcHekML2wnO4XMm8B2pdRZQAEVgZeVUn7Ar7YMJ4RpUpNg2SvGmknlm0Ov6dKp1yRR8Sn0+WknQeFxvNmhGkPaVTE7klu5cfQwCes2sLqxYmirD++oiEmKS8Vi0eQrKJf/hO1kZ9TSSqVUVaAGRiFz0rhbJwPjbBtPCBNEnIJ5T8D1s1ClPfSdK/1hTBKblEqvyYEER8Qzqnttnm5awexIbiUmOYaVIwdSxwOqvvI2vWr2u6Pnh56OAqBqw+K2iCcEkI3Vr5VSM7TWyVrrQ1rrg4AnsNLmye6CUqqrUuqnmJgYs6MIZ3VsKfzU1ihiek2HpxZJEWOSmMRUBv68h/OR8cwYECBFjJ1tvLiR53/syH1HE4h4pCG9Gg2849cI2h0OQOEyMrpP2E52el+FKqV+BFBKFQTWAbNtmuouaa1XaK0HFShQwOwowtmkpcCq92DBAChQGgZvg7qPmZ3KbUUnpPDktL/YdyGK0T3r0q6G/I/enmYcncG7a4YyaOENyJOblm9+fcevobUm+GAEBYr64pM7O70YhLg72bm0NEIp9ZVSajLQAPhSa73I9tGEsJPEKJj9GITuNS4lPf6rzA9jogMXo3hh5l4i41L4pFtt+jSUidTsRWvN5EOT+eHQD3y4szBlIsMp/f3XeJcocfsn/0tsZCJoqN7kzp8rxJ3ItJBRSvW86eZuYETGViulemqtF9s6nBA2F30RZvWA68HQ5TsIeNbsRG5tx5lIXpy9j9R0C5OfakCnOvIlaE+jd49m3sl5dPSqR73dh8jbti35O3S4q9e6cPQ6AMXKy/pKwrayapH59zjTA4B3xv0akEJGOLeQfTD3caNF5tHJUK+P2YncVkxCKu8vOczKI2EU9vNhycvNqVJMWsXsJTk9mTc2vcG20G10LNeBoQuTiU9Lo/h77971a4YFG30Vy9YsmFMxhbilTAsZrfWd9+wSwllcPwe/ZtTqT/wG1Tqam8eNrTpyhXcXHSY2KY1eD5Th4261yJ/7vysoC9uIT42n7x99OR97nsH3DabPbm8iN4yjYL8n8Clf/q5f98a1JLxze+LhKRPhCdvKzqilX5VS/jfdLqiUmmHTVELYiiUdDsyBSY0hNR4GrJAixkQ/7zjHy3P34+PlwaznGvFt73pSxNhRQmoCA1cP5Hzsed5r9B7P52pH5Hfj8A1oQPERI+7ptcPPx1K6qn/OBBUiC9npSn6f1jr67xta6yil1P22iySEjdwIh/n9jE69/uWg63go3cDsVG5r7q6LfLLiOBWL+DH7+caU9vc1O5JbSbWk8vqm1zlx/QRftPiCR0q150ybtgCUHDkSdQ/LcERfTUBbNPmLyt+psL3sFDIeSqmCWusoAKVUoWw+TwjHoLWxzMCaD8CSBs1fh3YjwFN+jc0yYcNpxq4LolSB3Cx4saks/Ghn6ZZ0Xt3wKjuv7OStgLfoWrkr4aO/JD0mhpKff06uKvc2e/LB9ZcAqNeubE7EFSJL2fkk/xYIVEotzLj9OPC57SIJkYPiImBOL7hyCApXhZ4/QekHzE7ltrTWjFt/mvEbTtOqWlEm9rtfLiXZWbolnQ+2f8COyzvoX6s/z9R+hoT9+7n+66/kadSIAj0evef3CAuOIbefN/mLSIuMsL3szCMzUym1D2iLsURBT631cZsnE+JeBW+GlW9DZBC0HQ4tXgdP+dI0y8VrCTzz827ORcbTqlpRfurfgNzesnq1PVm0hTe3vMmGixt4tMqjvB3wNjolhSvDR+CRPz+lvx2D8ri3zrmxkYlcC42jZlNZm0zYR7ba1rXWx5RSEUBuMFbA/ns1bCEcjtawdQxs+sy43XkMNHrB3Exu7tL1BAb8YhQxwx+pycDmFfH0uPs+GOLOhceH89KGlzgddZqBtQcyLGAYAFe/n0hKcDClx36LV9Gi9/w+JwKvgIYHHrr7EU9C3InbFjJKqW4Yl5dKAVeB8sAJoLZtowlxl+b3g1MrIX9p6DkVKjQ3O5FbuxKTSLeJ24lKSGXa0wG0ryXLDdhbWHwYXZZ0MeaLafAGA2sbs2ukhIQQNX8+fs2bk79z5xx5r/NHIilaLh/+xfPkyOsJcTvZaUP8FGgCBGmtKwIPAjtsmkqIu7VrilHENBoEbxyTIsZkZ67G8eikHcQkpvLDkw9IEWOC01Gn6bW8FynpKXzb+luerfMsSilSw8K4+MwALImJFHtzWI6815Uz0UReiqPS/ffesiNEdmWnkEnVWl/DGL3kobXeBNS3bSwh7pDWsGM8rHoHyjSEjp/BPQwfFfdu1ZErdB6/jfDYZCY8cT+d60qfCXtbGbySnst7kmpJ5deHf6VjBWPOJK01Vz74kNTQUMr+MInctWrlyPsFH4wAoFojKViF/WSnj0y0UiovsBWYo5S6CqTZNpYQdyA9DZa/Cofmgn95eHIheMlwXjN9tfokP24+i6eHYv6gJjSpVNjsSG5nwv4JTD0ylYoFKjKu7TgqFahkfSxq1iziAwMpOvQ18rZqlWPvefH4dUpV9Sd/YRmtJOwnO4VMdyAReAN4EigAjLJlKCGyTWujT8zpNVCjCzz+i4xMMtl364L4cfNZGlcsxIwBDfHLJfP12NvOyzuZemQqxXyLMafzHPL55LM+FrdlC+FfjCZ33boUHjQox94z9loi1y/H07Rn5Rx7TSGyIzvDr+Mzdi1KqT+Ba1prbdtYQmSDxfL/IqbZa9BhlFxOMtnUrcGM33CaOqXzSxFjkpPXTzJ001AK5y7M4u6L/1HEpISEEPKG0R+mzLjvUJ45N/z90vGM1a7L5bvNkULkrEz7yCilmiilNiulFiul7ldKHQWOAuFKqU72iyjELVw7CxMDIGgV1O4J7T+RIsZkY9ac4vOVJ6hX1p9FLzWTIsYEx64d49WNr2LRFiY9OIkCuQpYH0uPjuZs+w7ohATKz5qJd+nSOfrewQcj8fBUlJL1lYSdZfVJMxH4AONS0kbgYa31X0qpGsA8YLUd8gnxX5cPGitXJ8caSw20fFOKGBNFxiUzdP4Bdpy5RtNKhZn6TAC5vGSiO3vbFrKNVze+CsDEBydSu8g/Z8gIH/0lACU+/og8DRvm6HvHRSVz8dg16rcvK6tdC7vLqpDx0lqvBVBKjdJa/wWgtT55L4uJCXFPwo/BT63BOw/0+x2qPWR2Irf2256LfLX6FNfjUxjcuhLvdapxT4sNijuntWbpmaV8HPgx+XPlZ2K7idQvVv8fx0T+NJWYZcso0KMHBZ94IscznNx5GYCK9Yrk+GsLcTtZFTKWm/YT//WY9JER9he8Geb2BQ9vePRHKWJMlJSazstz9rPx5FUAfhvUhMYyMsnuEtMSeX3T6wReDqRcvnLM7jybgrkL/uOYpFNBRIwbR55GjSj5ycgcz6C15uyBCHx8vShZxT/HX1+I28mqkKmnlIrFWF/JN2OfjNu5bZ5MiJtFnoFZPSBXPhi8CwrK9OdmOXM1jtfmHeD4lVh6PVCGTx+tTR4f6Q9jhi93f0ng5UCK+RZjQdcF5PH+72y64Z9+Ch4elPrma5SPT45nuHImhshLcbTsU1Va44QpMv300VrLRW7hGFISjD4x2gJPLZYixkRbgiJ4ZsZuAD7tXpv+TSuYG8iN/XT4JxafXkz7cu35ru13tzwmZtkyEvbupcirQ/AubptJ6k4EXsbTy4MaTWTCQ2EO+W+UcGyJUfB9ACREQvdJUCbA7ERua8eZSJ6ZsZv8ub0Y17c+7WrI7K1m+f3U73x/4HsqF6jMyGYjb3lM7OrVXH73PbxKlaTwc8/ZJIfWmpM7w6hYrwg+vvJ1Iswhv3nCYRWJCISvexgtMaUDoP6TZkdyW3HJaby76DAAK4e2pExBWRDQDHvC9vDKhldITEukYK6CTO4w+R9DrP8Ws3w5l997H+XrS/kZM/DIbZveAGFnYwAoWdnfJq8vRHZIISMc07Gl1Dn2FXj7QZ+ZUPlBGWJtkpQ0Cy/P2U9IVCJf9qwrRYxJLsZe5Nk1zwLwcMWH+bDxh7csYpKCgrj8/gdgsVD5zz/wLlXKZpnOH4kEoFYLuawkzCOFjHAsWsPCgXBsCYm5S+A7dBf4+pudym2djYjjpdn7CAqP44PONejbqJzZkdxScHQw3Zd1x0t5Me2haTQo3uCWx6WGhXHhiX6Qnk65X362aREDcGzbZQqW9CNXHlkWRJhHChnhOCwW+OURuBgIRWtyuOIQGksRY5oTV2J5ePw2AMb3rU/3+jk7E6zInitxV3hh3QsAjG0zNvMi5upVgrt2wxIfT4mRI/Fr0sSmua5fjic5IY2qDaWvlDCXFDLCcWwcZRQx9/WF7pNI3Lbd7ERuKSEljbcXHmb98XB8vDyY/NQD0rHXJDHJMXRf1p3EtES+afUNbcu1veVxlsRELj77LJYbNyjzww/ka3fr43JS8KEIABmtJEwnhYxwDGc2QOD3UKEl9Jgs/WFMEpecRsuvNhKVkEqNEvkY27s+tUrlNzuWW0pKS+LpVU+TmJbIGw3eoFPFWy9xZ0lM5NKLL5Fy5izFP/zQLkVMerqFPSvOUbi0H8UqyCKRwlxSyAjzhR+H2T0BBb2mSRFjkoSUNNqO2UxUQirPtajIiC61zI7ktraGbGXY5mEkpyfzTsN36F+r/y2P01pz8dnnSDxwAP++fSjU/ym75Du9JxyLRVO7ZWmZBE+YTgoZYa7Yy8aMvZ4+MHAV5CthdiK3lJim6TEpkIgbyfR6oIwUMSYav388045MA6Bd2XY8VTPz4uTatGkkHjiAX7NmlBw50i75tNbs+eMcykNRs5lcVhLmk0JGmCf+GkxuaUx213umTHZnkuS0dEYGJhKeoBnWoRqvPVjV7Ehua/qR6dYiZlPvTRTxzXwRxqQTJ4gYNx7fgAaUnT7NXhE5EXiF2MgkGneriJePTAAvzCeFjDBHXASMqwtpifDgR1Cru9mJ3FJMYirNRm8gPkXzdNPyUsSYaMqhKUw8OJEq/lWY3Xk2ft5+mR4b+s47xP7xJ8rLixIffWTXyzuXjl8HoH4HGYovHIOH2QGEG0pNhF+7GEVMl3HQ8k2zE7mlsJgkHvx2M/Ep6TxUwYtPutU2O5Lb2nBhAxMPTqRQ7kLMeGhGlkXMtZ9/IXb5CrwKF6bC/HnkrlbNbjm11oQGRVH5/qJ4eUtrjHAM0iIj7Cs+Eqa1h6hz8MAzEDDQ7ERu6XBINN0m7gDgoy61qJR2QTptmiQsPozXN78OwPxH5lMwd8FMj03Yt4+IsWPxLluWyiv/RHnbdyK6qCsJJN5IpWRVf7u+rxBZkRYZYT9pKfBtdaOIafMBdJtgdiK3dDYijt5TdpI3lxc/9W/Asy0qmh3JbZ26foon/nwCgBFNRlAyb+adZ69Nn8GFJ58CpSj38wy7FzEAp/eGA1Cqir/d31uIzEiLjLCPpBiY0QksadD6XWjzrtmJ3NKJK7F0n7QDbw/FvBeaULfMf9fqEfZxNvos/f7sR4olhSH1h9C7eu9Mj4388Ucixk/As0gRyv4wCZ8yZeyY9P+O77hMkbJ5KVpO5o4RjkMKGWEf6z6Cq8fhvj7Q5n2z07gdrTVrjoXx4uz9AHzX7wEpYkwUeCOQecvmATCm9RgeqvBQpsde+eQToufNxzegAeWmTsXD19deMf8h+moCCTEpVL6/mCnvL0RmpJARthd+HPbPgpL1oOdPZqdxSy/N3s/qY2Hky+3F+L71ZckBk6Rb0hm6aShbrm8hj1ceZj48k+qFqmd6fNz2HUTPm0/uOnUoN2MGHj4+dkz7T0c2hQBQv31Z0zIIcStSyAjbCtkHPz8Mnt7QfZLZadxS4NlIVh8Lw8fTg90ftMdX5v4whUVbeHvr22wJ2YKfhx8be28kj3eezI9PSiIsY5K7Mt9PMLWIiYlI4PCmEAqWyEP+Iua0CAmRGSlkhO2c2wq/djX2+86DEnXNzeOGjl+Opd/UXXh7Kna8106KGJOcjznPkI1DuBB7gTZl2tDTo2eWRQzA1W/HkhoSQqmvv8K7pLkz6P61LBiAVk9k3nokhFlk1JKwjeQbMLuXsf/0MqjR2dw8bigmMZU+U3YCMPPZxhTNl8vkRO4nzZLGtCPT6Lq0KxdiL/BEjSf4/sHvsxzqbklIIHTYMKJmzSJ3nToU6NbNjon/KyUpjTN7r1KsfD7KVM98aLgQZpEWGWEbv3aD9BRoPxIqtTE7jdv5NfA8n6w4hkXD5Kca0LRyYbMjuZ3YlFiGbR7Griu7KJuvLN+1+S7L/jAANzZsIOS1oZCejl+LFpT+bqyd0mbu0IZLADToVMHcIEJkwuELGaXUo8AjQDFgktZ6rbmJxG0teQku74ci1aHFG2ancSvpFk3vKTvZdyEKgHc71aBTHVmI094SUhPotKgTN1Ju8ESNJ3i/0fu3nXAwbssWQl4ZAkDJ0aPx7/GoHZLe3okdVwCodH9Rk5MIcWs2LWSUUjOALsBVrXWdm+7vBIwHPIFpWusvM3sNrfVSYKlSqiAwBpBCxpEtfQUOzYVCleD59WancSvxyWk8+8se9l2Iolu9Unz92H3klmnkTfHt3m+5kXKDnlV78kHjD257fNLx41wa8iqehQpRdspkfOs6Rn+ypPhUblxPwr941v15hDCTrVtkfgEmAjP/vkMp5QlMAjoAIcAepdRyjKJm9L+e/6zW+mrG/vCM5wlHFboPDs6G3P7wym5jpJKwizNXbzBk7gFOht1g6INVeaOD/dbfEf8XGhfK06ue5mrCVWoWqsnIpiNv+5zU0FAuvfgSpKZSbvo0ctesafug2bR35XkA2j3tOJmE+DebFjJa661KqQr/ursRcEZrHQyglJoPdNdaj8ZovfkHZbTHfgms0lrvt2VecQ+S42BOxsykL++UIsaO9l+MoucPgQB8/dh99A6QeT7MsPnSZt7Z+g6JaYk0KtGIH9r/cNvLSYlHjnLp+edJj42lzKSJDlXEXD4dzaENlyhd3Z+SlWXyROG4lNbatm9gFDJ//H1pSSn1GNBJa/18xu3+QGOt9ZBMnv8a8AywBziotZ6cyXGDgEEAxYsXbzB//vyc/lEAiIuLI2/evDZ5bWdW58gXFLm2i/Ple3O+4pM58ppyrrMWnWxh6uFkjl2z4OUBwxrkplbhu7uUJOf63iRaEhkVOoo4SxzDSgyjYq6s16+Ki4ujQFwcRUZ+AsD1t94ktUoVe0TNtvObLMSHQ7VuCu88zrugqPxu248tz3Xbtm33aa0DbvWYGZ19b/UvItNqSms9Abjt6oJa65+AnwACAgJ0mzZt7jZfljZv3oytXttpbRsL13bB/f2p0H0iFXLoZeVcZy4sJomeP+zgcowFHy8P1r/RmnKF774fg5zru5ecnswLa18gzhLH2DZj6VC+w22fs2P6dAqPG48Gys+dS80H7rd90DsQHZ7Asfl/Ub9DOZp3dqwC607J77b9mHWuzShkQoCb277LAJdNyCFywun1sOETY4RSp0z7bIscdCrsBg+N2wrA2N716PmAOQsICriedJ3n1jzHmegzDKw9MFtFTGp4OIW+GQN58lD2h0nkcbAiBmDPn+cAqNOqtMlJhLg9MybE2wNUVUpVVEr5AH2B5SbkEPfq2FKY0wuUBzwxD3JJ862tXY5OpPOEbQC806m6FDEmik6Kps8ffTgTfYb+tfozLGDYbZ+TGn6VM63bAFDs9dfJ27KljVPeuRvXkzi9J5zCZfJSoKgsRyAcn62HX88D2gBFlFIhwMda6+lKqSHAGoyRSjO01sdsmUPYwJkNsOAZY3/wNihc2dw8biAmMZVnf9lDukUz74UmMsmdifaH7+e5tc+RZkljSP0hDK43+LbPSQkJ4cJT/QGI69aVmk/3t3XMu7J5zkm0hjb9ZDkC4RxsPWrpiUzuXwmstOV7CxsK3gyzexr7Ty+HEnWyPFzcu+/WBTF+w2kABrWqJEWMSbTWLD2zlI8CPwLgxXovZquI0VpzafCLpIWFUfLL0Rz097dx0ruTmpzOxWPXKV+3MCUqyUgl4RwcfmZf4WCSYmBmd2P/6WVQqbW5edzAtG3BjN9wGm9PxbRnGtK6msywagatNSN3jmTx6cV4KS/GtR1H67K3//3XWnPlvfdJOXuWIq8Owf/RR2HzZpvnvRsnAo1ZfCveV8TkJEJkn0sVMkqprkDXKg42jNFlpKfCj82N/XpPyBpKdrD73HU++/ME+XJ5sWd4e5mp10Qzj89k8enF3Ff0Pqa0n0Jen+z1CQv//Atili3Dt359irz0ko1T3pvTe8LwyuVJzealzI4iRLa51OrXWusVWutBBQpIk6hNTGkNMZegZjfoccvpfEQOmvXXBXpP2UkeH0/WvNFKihgTvbXlLcbsHUMpv1LMenhWtoqY9Lg4zvV6jKjZs8nbpg3l58xGeTjuR27ijRTCgmMpVcUfDw/nnTdGuB+XapERNrRjAlzN6JP92M/mZnEDP24+y1erT+Lj5cGSl5tTyl9Gj5ghJT2Fd7a+w4aLGwCY+fBMPNTti5HU0FCCu3bDkpCAV9GilJ4wHuXp2IXoX8uCAajbRoZcC+cihYy4vYNzYd0IY//tYPCUXxtbWn30Cl+tPolSsPO9dhTOm8vsSG5pw4UNvL75dQCqFazGvEfm4ePpc9vnhX32OVGzZwNQeNAgig1z/BXgb1xP4vj2y+QrnJvydaQjuXAu8o0kbm9pxnX9gavATz7kbOmtBYdYuC8ELw/F8iEtpIgxyYKgBYzaOQqAXlV7MbzJcLw8sv64tCQkEPrW28Rt3AhA8RHDKfRkzizXYWuBi88A0PH52rddH0oIRyOFjMja3hnGttrDUL6ZuVlc3Mjlx1i4L4T8ub3Y/HZbCvnd/n//Iud9svMTFgYtBGBlj5WUzX/7RTiTz54l+BFjzVvPIkWotGI5XgUL2jRnTklOSCV4fwQFS/pRoqL0LxTORwoZkbnLB+GPjGbxTqNNjeLqPlxyhDm7LgKw7d12FPCV1cPtLTk9mdc2vkbg5UCK+RZj2kPTslXEJAUFca6bMSVB0TfeoPCgF5yqVWPf6gtYLJpWfauZHUWIu+K4XeiFubSGP14H5Qkv7YRCWa/mK+7eWwsOMWfXRaMl5q02UsSYIM2SxvNrnifwciCPVHqEtY+tpWKBrH/ntcXC1fHjrUWM/+OPUWTwIKcqYiwWzYG1FylQ1JfSVf3NjiPEXZEWGXFre6bB5QPw0BdQvJbZaVzW4Fl7WXMsnHplCvDb4KYyxNoEWmt6Le9FcEwwvar2YmSzkbd9TmpoKOf7PUlaeDieRYtQ6ovR5G3ZwvZhc9jFY9cAqNWyFEqGXAsn5VKFjEyIl0O0hp2ToGAFaPyi2Wlc1qRNZ1hzLJw6pfOz+OXmeMoXiSnmnZxHcEww1QpW4+OmH9/2+JSQEM62N1a59mvdirKTJqG8nO+jNCUpjfU/HwegXC3pxC+cl0tdWpIJ8XLIkYUQdQ6avAIe0kJgC5tOXuWbNaeoWiwvCwY3kyLGJOdjzvPVnq8onbc0v3f5/baXhZKOH7cWMcXefotyU6Y4ZREDsOePcyQnpNHi8aoUKSMr1wvn5Zz/AoXtpKfC4ueN/dqPmhrFVW0/HcnAX/YA8ONTDfD1kWLRDIlpibyy4RUs2sLHTT/GMxtF+8VBxgKRxT8aQaF+/Wwd0WbS0y0cXH+JXH5e1Hvw9h2ahXBkLtUiI3LA+pHGtu2HkLeYqVFc0dHQGAb8vBsfLw9WDW1JlWLyP2EzXE24SufFnbl44yIT2k6gaammWR6fHhdPcPdHSY+MJG/btk5dxAAc2RQCQM2mJU1OIsS9kxYZ8X8WCxycA165oeVbZqdxOWuPhTFo1j4AxveuR82S+U1O5J4OXj1I/1X9ARjRZARty7XN8vgbmzYR8tLLAORp3JjS476zeUZbunDsGjsWnqFgiTw07Sn9CYXzk0JG/F/wRkiMgm4TwYEXt3M2MYmpdBq3lSsxSZTIn5svetahXY3iZsdySztCd/DieqMD+8imI+lVrVeWx0ctWEDYiI8AKPLKKxR9dYjNM9pSSmIaKycdBuDBAbVkcUjhEqSQEYb0NJjdC3IVgDo9zU7jMhJT0qn3yVoAyhXKw8IXm1Isf26TU7mnP4P/5L1t7+GhPJjecToBJQKyPD568RKjiFGK8rNnkadBAzsltZ21049hsWg6Pleb4hWkRVC4BilkhOHHjOUHGjwDPn7mZnER6RbNI99vA6Bvw7J82es+kxO5r8WnF/Nx4Mf4evmysOtCyuUvl+Xxl4cPJ2bhIgDKTp3qEkVMerqFC0ev4ZXLk6oNpUVQuA4pZASs+RAiT4FfUegwyuw0LiEmMZVHJmwjJCqRgPIFpYgx0dHIo3wcaMwPs6jbIsrmy3qUTuzq1cQsXIRHgQJUWrIY71Kl7BHTprTWrPnpKABNH61schohcpZLdYRQSnVVSv0UExNjdhTnkXAddk409oceAieaXt2R/V3ElPb3ZcGLWY+IEbazKGgRT/z5BABTOky5bRET9ulnhL7+Bnh7U2H+PJcoYgAun47m3KFI8hbMRe2WrvEzCfE3lypkZEK8O2RJh6UvGfu9Z8klpRxwIymV7hO3ExKVSPuaxdjxXjunWnvHlUw5NIWRO0cC8PNDP9OsVNart8fv3k3UnDl45M9P5T9WkKui66wvdmSzMdz6sXcD8PRyqY99IeTSklvbOQmCVkP5FlCrm9lpnJ7WmjbfbOZafApNKxVm6tNZdyYVthMWH8bEg0ZL4/rH1lPcL+s+IanhVwl9Yxh4e1Nl/To887tOR9joqwmc3R9BrZal8PPPZXYcIXKclObuKj31/5eU+i8xN4uLGPjLHq7Fp9C4YiHmDWoiLTEmOR9zng4LjWUE3mn4zm2LGIBz3buTfu0aJYYPd6kixmLRLBmzH4AaTWTyO+GapJBxR+mpMLklxIVDi2Hg5WN2Iqf37dpTbD4VQdF8ufhlYCOz47itIxFH6Lq0KwCv1H+F/rX6Z3l8WkQEl14ZQnp0NHkaNaJgn972iGk3B9ddJCE2hfs7lqNkZbnkLlyTXFpyR1vHQMQJ8C0ED35kdhqnt/ZYGN9vPAPAzvfa4eUp/z8ww5moM7yw7gXA6Nh7uz4xNzZv5vKwN7EkJOBTsSJlJk20R0y7CT8Xy84lZylUyo8mMlJJuDApZNzRyT+gYAVjlJK4J1+uOsnkLWcBmPDE/VLEmCQhNYF+K/uRmJbIp80/vW0Rc33OHMI//QyAkp9/jn8v15oEMjYykYVf7QWgxeNVZQZf4dKkkHE3f74F4Uch4Fmzkzi9mTvPW4uYwPfaUcrf1+RE7ulY5DH6/tkXgM4VO/NolUczPTYtIoILAwaSctb4e6u4bCm5q1e3R0y7SYpPZcm3Rr+YyvcXpWzNQiYnEsK2pJBxJ+d3wJ6pxn6rt83N4uTm7rrIR8uOUbJAbtYNa03eXPJPyQxaawatGwRAr6q9+Khp5pdKE48c5fzjjwPgU6kSZX+agk+ZMnbJaS/aolny7X7iopLp8GwtqjUqYXYkIWxOPn3dxY0wmGN8iPP6Ecgvk2Ldrf0Xo/hgyREAvutTX4oYE+0K20VsSiyNSjRiZLORmR53ZeRIouf/BkCxd9+l8MAB9gloZ6d2hXH9cjz3dygnRYxwG/IJ7C6mPgip8dBnNvhnvc6MyNri/cbkYjMGBNCkUmGT07ivzZc28+rGVwEY03rMLY/R6emcqn8/OjUVrxIlKPnJSPK2bm3HlPaTFJ/Klnmn8PH1olE315nMT4jbcalCRinVFehapUoVs6M4lr0zIDYEStaHml3NTuPUlh0MZfZfF6lc1I92NWThPbPEJMdYi5hPm39KwdwF/3NMenQ0QU2M5SE8CxWiyob1KE9Pu+a0p71/nictxcIjL9fBy9t1f04h/s2lhljIEgWZ+OtHYysT392TseuCGDr/oLHfu76pWdzd13u+BuCb1t/csnNvfGCgtYjJ07gxVXdsd+kiJiosnkMbL1GxXhHK15VWQuFeXKpFRtzC5q8gMgge/hryyOiFu/XpH8eZvv0cPp4ebH+vLcXy5TY7kts6ePUgy88up2rBqnSq0Ok/j0cvXMiV4SMAKP7B+xTs39+lZ1lOTUln7shdADR8pKJL/6xC3IoUMq4s+QZs/gIKlIOGL5idxmktPRDK9O3n8PX2ZO/w9vhJ517THLt2jP6rjNl6v2jxxX8ej9u2zShiPDwoP/NX8gS4/npXW+edAqBivSIULZfP5DRC2J98Iruyc9uMbZMXwcOlriLaTVxyGh8tOwrAzvfbSRFjosjESPr+YcwX82P7H6lRqIb1MZ2aSuhbb3NjzRoASn46yi2KGItFE7QnHICHX6xrchohzCGfyq4sZI+xva+PuTmcVHJaOnU+Nr4YxzxeD/88siaVWSzawkMLHwKga6WutCjdwvpYWlQUZ9t3wBIfD0D5ObPJ06CBKTnt7dCGS1jSNK37VZdLSsJtyX/TXVV8pNHJt2R98Ctidhqnc+l6AtWHrwagYYWCPNbAtSZOczbDtw8nxZLCI5Ue4YuWxiUlbbFwddw4TjdvgSU+Hv++fahx/JjbFDGn94YTuMhY46tS/aImpxHCPNIi46q+yVgkrvW75uZwQmnpFjp+txWAuqUL8PvgpiYncl+pllQGrBrA4cjDdK/cnc9aGOsj6dRUgrs/SkpwMADF3n6bws+5z7IbhzeFsO23IAAefKYmefJLa6FwX1LIuKKLxggGyjSEGp3NzeJkklLTqfXRaiwautUrxYQn7jc7ktsKDA1k8PrBADQu0ZiPm34MGC0xF/o/TUpwMPk6tKf0hAlud1nl7P6rADz5SRP8i+cxOY0Q5pJLS64mMRp+ftjY7zre1CjO6N1Fh7FoqFfWn+/61Dc7jtuac2KOtYh5oe4LTHtoGt6e3gCEfTKKxIMHKdCjh1sWMaf3hnP5dDQNHi4vRYwQSIuMa9EaZvcEnQ6PjIXitc1O5FQ2nbrKsoOXKZYvF8teaW52HLe17sI6vtz9JZ7KkxWPrqBs/rIAJJ0K4lz37tbjSnwy0u2KmNCgKNZOO4ZvPm8aPFzB7DhCOARpkXElB2ZB6D4o3wIaPmd2GqeSmm7hnYWHyZvLi0UvNTM7jts6E3WGYZuH4aE8mPnwTGsRE7typbWI8WvRgur79+Hh4179Qi6fjmbp2AMAdBlSD28f152pWIg7IS0yrmTfL5C/NDyzwuwkTkVrzcfLjxFxI5lPu9embCFprjfDpdhL9FjeA4Bl3ZdRoUAFABL27iX0rbcBKPPDJPK1a2dWRNMkxKaw8sfDeHgqOr90H8XK5zc7khAOw6UKGbdeNPLoIqM1pvlQmfzuDvw9V0xquqZqsbw82bi82ZHc0s0rWfeo0sNaxMT/9RcXBwwEoNzPM/Br6n4jyNJS0vnlvR1oi6bLkHqUryNrKQlxM5f6xnPbRSMtFlj5jrHfaJC5WZyI1pq+P/1FaroGYPHLzfDwcK8+F47gxLUTDN00FIAvW37JqOajALg6Zoy1iKn0xwq3LGIANsw8gbZoqjcpIUWMELfgUi0ybiviJCREQucxUEAmbssOrTUV318JQMuqRfh1YCMpYkxw4toJev/RG4ViYdeFVC9UHYCIiZO4Nm06AGWnTCaXO7ayAtqiObP3KgVL5KH9gFpmxxHCIUkh4wpmZKwAXLG1uTmcSLeJO6z7UsSYY9TOUSwIWgDAM7WfsRYxF599lvjAnQCUm/krfo0amZbRbIc3hQBQpUExk5MI4bikkHF2J/+E5Bhjv2g1c7M4iVVHrnAk1Dhnxz55SIoYEwRHB1uLmBfqvsBrD7xmLPw4bJi1iKm4fBm5q7nv7/TJv66wfcFpAGq3LG1yGiEclxQyzsxigfn9jP3BW83N4kSG/nYQgI1vtpbVrE0QciOE7suModSTHpxEqzKtSDl/nrOdHrYeU+aHH9y6iLlyNoYNv5wAoM2T1fHzz2VyIiEcl3yKO7PlQ4xt7gJQsp65WZzE45MDSUmzAFCpaF6T07inhxcbBctTNZ+iVZlWxK5cSeiwN62PVz+wHw9fX7PimS7xRgqLv9kHwH1ty0hrjBC3IYWMs7p6Eg7OMfbfOGZuFicxfOkR9pyPAmDzW23MDeOm6v5a17r/TsN3CGrZkvSISADydWhPme+/Nyuaw5g9wri0VqqqPy37uG+rlBDZJYWMs5rd09h2mwi58pmbxcEdvxxL5wnbrLcXvtiUCkX8TEzknm4uYlb1XEVQ4yZYYmMBKD32W/J3lgVOj2+/TEpSOgA93nzA5DRCOAcpZJxR8g2IDQWffPBAf7PTOLRNJ68y8Jc91tvLhzTnvjL+5gVyU4+veNy6v++pfZyt/f9LoTWOHEZ5e5sRy6Gc3hPOptknAej5dgOT0wjhPKSQcUaH5hvbNu+Zm8PBJaSkWYuYl9tU5p1ONUxO5H6uxF3hg+0fcPK68QW9rtc6osdPsj5edcd2KWKAlMQ01k43LhG3H1iLkpXdbFJPIe6BFDLO6PDvxjZgoLk5HNxbCw4B0K1eKSliTDD18FQmHJhgvf17l9+Jfegx0q9dA6DisqV4FZaZagFmf2T0i6nbtgzVG5cwOY0QzsWllihwG1ePG1sf6eeRmbR0CyuPhAEwvm99c8O4obPRZ61FzFM1n2LHEzvw6vGitYipvG4tuatXNzOiw9i9IpjEG6kAtHy8qslphHA+0iLjbK4HQ0ocFChndhKH1m/qLsBojVFKJryzp4TUBB5d9igAbcu25Z2G73Dhqf6kXb0KQPX9+/DIIyuMg3FJac+f5wF48pMmKJmcUYg7Ji0yzmbvz8a2yYvm5nBgl64nsPv8dQDG9pb5dexp95XdNJ7bGIA6hevw5swbnKxZi8R9xrwoVbZukSImQ1pKOlPfMCayrNqwOP7F5bwIcTekRcbZBGb0OWj8krk5HFS6RdPy600AfNi5Jl6eUqvby/yT8/l81+c0OmXhqcMFKHHmIAkZj/m1bEmZSRPx8PExNaOjSIjUTHlti/V2h4GyIKQQd8ulChmlVFegaxVXXSn3+jljW7QmeMgX9L8tPRDK6xnLD/h4efBCq0rmBnIja86v4fNdn9Nru4U+2yyAMfFgrpo1KfvDJLxLljQ3oIM5t15b91/+sa1c/hTiHrhUIaO1XgGsCAgIeMHsLDaxe6qxfXCEuTkcUGxSqrWIqV/Wn7kvNDY3kBt5fu3z7Lr8F1/8kk4Vo381pSeMJ3/HjuYGc0DpaRYmD9lsvf3K5HbmhRHCRbhUIePyLhkdWKkuM6DeTGvNfSPXAvBEo3KM7ln3Ns8QOSUmOYZdl//iw/kWaxFTYtQnUsRkYvGY/db9AV81NzGJEK5DChlnoTWE7gXfgiDN0P/QecJ2674UMfajtabFvOaMnZpOGWNUNZXXr8enjCxyeCuXjl/n6nljSYZafRR+BWRFayFyghQyziIwYzG9UrL+yt8sFk2PH3Zw4orx5XB81EMmJ3IfKXGxrHipC7/vSbfeV3HxIilisrBrRTAAHZ+rTWj8CZPTCOE6pJBxFusy+sV0HW9uDgex6sgVXprz/2b6zW+1IY+P/Drbw43oq4Q0ac3f42y8qlej0py5eOaVCRozs+DLvdbWmKoNixO6WQoZIXKKfPI7g+hLxrZQZfAva24WB5CSZrEWMe1qFGNs73r455FhvfYQt30HIc8/D0CsL9z31158c0kBk5mk+FSWjTtA5KU4AB5/P8DkREK4HilknMHCZ43tgx+Zm8NBVBu+CgBvT8WMAQ1NTuM+LElJXMooYoJKQZf1R/H08DQ5leMKPhDBqilHrLf7f96U/IV9TUwkhGuSQsYZhOw2trW6m5vDATyXsZo1QNBnD5uYxH1oi4WQV18jbsMGAOJyQ6PlG6WIyULQnjDWTTfWRKvRtARt+9fEQ5YfEMImpJBxdAnGVPuUesDtRyvN/usCG04a6/WcGNVJJhGzA22xcLJWbevtsyWg/O+/UTKvTHCXmSObQ9g6PwiAtv1rUKt5KZMTCeHapJBxdFu+Mrb1+pqbw2Snw28wfOlRAH4e2BBfH2kNsIeTde+z7j/5tiftqnRiTLH7sniGe9s85yTHtl0GoGpAMSlihLADKWQc3YUdxvaBp83NYaLElHQ6fGcsrtexVnHaVi9mciLXpi0WbmzYQOirr1nvG/i6J6UKVeCrll+ZmMzx/V3EPPlJE1kEUgg7kULGkWkNYUfAryh4u2cnQa01NT9aDUD14vn46WkZ9WFLaZGRnG7R8h/3jXjKE79Cxfmjxx8mpXIOm+eeAqB0NX8pYoSwIylkHFV6KkzMGJFTpYO5WUz05eqT1v3Vr7fM4khxr3R6+j+KmLef9eRiMahcsCobui8xMZnji4tK5tjWUADay0rWQtiVLKHsqJa+BFEZq1276bBrrTVTthizoR775CHp3GtDHpHXOFm7DgCe/v58PrYBF4oryuQvxxIpYrIUF5XMr+8bl4Cb9apC3oK5TU4khHuRFhlHpDUcWWDsj7gGnu7312SxaAauSQCgdqn8+OVyv3NgL9GLFlF0+HDr7TJb13NoXhMA/uzxp1mxnMKir/cSFmzM2Ovl48H9HcqZnEgI9yPfDo4oPsLYlmvqlkUMwDdrT1n3VwxpYWIS1xYfGMiVD40ipmD//hR7/z1a/d4KgL7V+0orWBbS0y3WIqZV32rUbCZD0oUwg3t+Szq6M8bEY9z/lLk5TPTj5rMAnPy0k0wkZiNxW7ZwafCLACQ1aECet4dQb1Y96+PvNnrXrGgOT2vN5Fc2A9C0R2XqtiljbiAh3JgUMo7o0DxjW809Z67defaadT+3t8wXYwvp0dHWIqZA/ycZVfUYR+c1tz6+ufdmvDzk4+FW0lLSmfLaFuvt+nI5SQhTSWdfR3Rpl7H1K2xuDpMMmWssCPlhY+k0aQs31q8nqElTAPwff4w36x3jaKIx2WDf6n058swRCvu65+/e7Zzdf/UfRcyg8a2lxVAIk7nUf7mUUl2BrlWqVDE7yt2LPA1pSVC6gdlJTDFtWzDX4lMAqFpQWmNy2tVvx3Jt6lQAfAMakPDmAI4uexSAg/0PyvpJmUhPt7D9t9MczRhi7eXjwaDxraUPkRAOwKUKGa31CmBFQEDAC2ZnuWtnNxnbRoPMzWGChJQ0PvvzBADrh7Um5PhekxO5lktDhhC33uh/Ve7nGXg3akCD2UbB/GThJ6WIyYS2/L8/DECXIfUoX0darIRwFC5VyLiEdRlzxtR61NQY9paYkk6tj9ZYb1cplpeQ4yYGciHaYuHS888TH7gTgKJvvIFf06a0/q219ZgmeZuYFc+hBR+MYNXkI9bbA79uQZ78PiYmEkL8mxQyjiQ1EdISwcMbvN2jf4jWmqDwOB4at9V637nRnU1M5Friduzg0nPPW2+X++UX/Jo0Zvj24VxPMlZWP/T0IbZu2ZrZS7it03vDWTvtGAAlqxSgyyv18PGVj0whHI38q3QkERnT8bd43dQY9hIZl0zAZ+utt329PTn4cQfpd5BDwkZ9StTcudbb1Q8dxCNXLj7a8RHLzi4DYG7nuXgo6fP/b8kJqdYips2T1andsrTJiYQQmZFCxpFEnTe2FVx/TaHohJR/FDE/PPkAD9cpIUVMDjnX6zGSjhlfxOXnzcW3fn2UUkw6OIklZ4wlB+Y/Mp/aRWqbGdNhLRl7AIBqjYpLESOEg5NCxpFcNTq64lfE3Bw2prWm/qh11tvnv3zExDSuJz0u3lrEVFiwAN+6xhpKV+KuMPnQZADGtR0nRUwWosLiAVkAUghnIG3KjmTPdGNbtKa5OWxs+NKj1n0pYnKW1pqggAAAir7+urWISbWk0mlxJwDebPAmD5Z70LSMji5w0RksaZoKdQtLC6EQTkAKGUeRGA0Jkca+h2v/tczZdRGAfcPbm5zE9SQd/X+RWOiZp637H277EIu2ANC/Vn+753ImB9YZv5/NejnxfFRCuBHX/sZ0JgdmGdsWb5ibw8Y2nAgHoLS/L4Xz5jI5jeu50O9JACouWYyHry8Ao3eNZtX5VQAc6H9A5ovJwqwRxhD18nULU7CEn8lphBDZIYWMI0hNhLXGCsQ0fD7rY51YUmo6z/1qTHL341MPmJzG9UTNm4dOTQUgd03j8uSs47OYe9IYufTa/a/J+klZWDX5CLERiQB0kL4xQjgN+VRzBCEZM9gWqwUFXHcV3RojVgNQp3R+7ivjb24YF5MeHU3YJ6MAqLh4EQCLghbx9Z6vARjVbBQ9qvYwLZ+j2zTrBMEHIwDoN7IxufJ4m5xICJFd0iLjCII3G9vOY0yNYUuh0YnW/RVDWpiYxDWdedDob+Tfuze5axmtCSN3jgTgnYbvSBGThUMbLnF8xxUAug2tL5eUhHAyUsg4gpDdxtZFF4pccyyM5l9uBGBiv/tlJEgOC2rZEku8MVy45KhPABi8bjAAAcUDpHNvFiJD4ti+4DQAXV6tR9mahUxOJIS4U1LIOIJzW6FAOZddlmDwrH0AtKxahEfqljQ5jevQWnO6dRvSI4zRbhUWLABg7N6xBF4OBOD7dt+bls/RxUQk8Ntnxn8iGnerRPnashCkEM5I+siYbdcUY5unoLk5bOTCNaOloF6ZAsx6rrHJaVyHtlg40749aeHGKLDqB/bj4evLgqAF/HzsZwCmdpxKXp+8ZsZ0WOlpFmaP+AuAqgHFCOhcwdxAQoi7JoWM2XZPNbb9Fpibw0b6Tzf+x/ti68omJ3EdkZOnEDFunPV25bVr8PD15WLsRUbtNDr8Tmk/hSYlZUXrfws5eZ09f57n8ulo630dnpMZjoVwZlLImO2acX2efMXNzWEDWmsuXk8AoFOdEiancX6W5GTOP/YYyafPAOBdvhyVVqzAw8eHPn/04fi14wD0q9GPZqWbmRnVIe1fe4Gdi88CULRcPtJS0ukzvJH02RLCyUkhY6ZYY6QEtXuam8NG+v5kNN0/Wr+UfFnco9hVqwh9Y5j1doVFC/GtbbQkfP7X59YiZkj9IQy6b5ApGR3Z5rmnOLY1FIAqAcV46Pk6JicSQuQUKWTMtH+msa32kLk5bEBrza5z1wEY0UUmF7tb2mLh6phvuT5jBgBeJUtSafkyPPPlA+BIxBHmn5oPwG9dfqNWYTnX/xYXlWQtYnq8eT+lqrpmfzQh3JUUMmba/IWxdcEWmXcWHgage/1SshTBXdJac7bTw6ReNNb+Kfn55/j3+ufvSr+V/QD4sf2PUsTcwsofD3PukDGqq1nPKlLECOGCpJAxS8Sp/+97+ZiXwwYCz0ayYF8IAB92du2VvG3p/OO9rUVM5fXr8Cnzz1mfL8Vesu63KC2TDP7bsW2h1iKm/cBaVG8s/bSEcEUyj4xZDv9mbHtONTeHDYxZYxRp815oQrH8rjk3ji3FrlxJUIuW1pWsq2zd8p8iBqDzks4AfNPqG7vmcwZJ8alsnmP8HrbuV12KGCFcmLTImGWvMdcHNbuamyOHrT0Wxv6L0SgFTSvLBGN3KjU8nNBhb1pvl581E+9ixf5z3JwTc6z7D1VwvT5W9+LqhVgWjDbWL6saUIw6rUqbnEgIYUtSyJjBYoHE6+CTF7x9zU6TYwLPRDIoYxbfcX3qmxvGSZ1p3QaAUl9/Rf6uXTMd7fXl7i8BmN5xuowIu4nWmj8mHgKgQFFfOsroJCFcnhQyZri0y9g2esHcHDnsm7VGU/6zzSvSvb78L/hOaK05162b9Xb+Ll0yLVDWXVgHwMMVHqZRyUZ2yecMtEUz/a1tJCekUaiUH098JDNJC+EOpJAxw8+djG0N17ms9O3aUxy4GE0uLw8+6iqjZ+5UyCtDrBPdVfrzD5THrbuvaa0ZttmYT2Zog6F2y+fItEWzd9V5dq84Z73vkZfvMzGREMKepJCxtzPr/79fxnVWu56yJRiA8X3vNzmJc7HEx3N9zlziNhqrg1fdvg2vIkVueeyBqwd4etXTABTMVZDSeaXVC2Dj7JOcDLxivf3CuFb45JaPNiHchfxrt7eDc43ts2vNzZGD3lt0mJR0Cw/VLi5LEdyB5OBzBHfubL1dcvToTIuYqKQoaxEDsKrXKpvnc3Raa6LDE6xFzKAJrfH28TQ5lRDC3lyqkFFKdQW6VqlSxewombtyCPKXgXKucf1+3fFw5u8x5jORGXyz79zjvUk6cgSAPA0bUmrMGLyL/3d0EoBFW2j1WysAmpVqxpQOU+yW01GlJKYx9Y2t1tt1WpWWIkYIN+VS88horVdorQcVKFDA7Ci3lp4G186An2sMS7ZYNC/MNIa5LnixKWUK5jE5kXOImj/fWsQUe+cdY4h1JkUMwO+nfrfuSxFjmP72Nut+x+dr07pfdRPTCCHM5FItMg5v+3fGtlAlc3PkkCUHjPVr/PN407BCIZPTOIfIn6YSMXYsABV+/w3f+zLvlJpmSWPJmSV8vutzAP7q95ddMjq68HOxWNI0AC//2FaGnwvh5qSQsadNnxnbjp+ZmyMHhEYn8uYCY76OdW+0NjmNc7j67ViuTTVmci729ttZFjEHrx6k/6r+1tu1CtfCz9vP5hkdXVRYPAu/MloBe73TQIoYIYQUMnYTY7ReULgKFPjvdPPO5GhoDF2+3w5AvtxeFM0ni0LezvVff7UWMaW/n0D+Dh2yPP7vIqZ6wepMenASxf2K2zyjo7t5xt7ydQtTopKDXkIWQtiVFDL2Emp8ANNggKkx7pXW2lrEDGhWgQ9kUcjbuvzuu8QsWw5A+XlzyXN/9oeoL+y20FaxnM7fRUyNJiV4cIB0LBdCGKSQsZcb4ca2onNfhvl9rzFCqWi+XIzsVtvkNI4tLSKC8089ReoFYwXr0mO/zVYRM/Ww0XLToXzWrTbuIiYikdkjdlpvSxEjhLiZFDL2cvmAsfUvZ26Oe6C15t1FxmibNa+3MjmNY0uPjuZ0S+Mcefj5UeG3+eTK5rQAEw5MAOCdhu/YLJ+ziItK/kcR89SnTU1MI4RwRFLI2MvJP8CvGPj6m53krk3bZkwB7+vtSSE/H5PTOKZLL71M3KZN/7iv2q6/UF7Z+6f2+V+fW/dL+Mnkgqf3GC2Z1RuX4MEBNaVzrxDiP6SQsQeLBZJjjdWunVRquoXPV54ApDUmM2kREdYipvCgQXj6+1No4IBsfflqrRm+YzjLzxp9abb22XqbZ7iHwMXG+lPtnq4hRYwQ4pakkLGHKxmXlWo8Ym6Oe3DoUjQAPe8vTbnCMvHdrUTN/w2Akp99iv9jj93Rc9/c8qZ1VesxrcdQMHfBHM/nTKKvJrBxplE4e+fyxMPTpebuFELkIClk7CEoY12l6p3MzXGXtNYM/HkPAE83q2BuGAd1ffYcIidNAiB/t2539NwPt39oLWLW9lpLybwlczyfM9m76jy7lgVbbz/5SRMT0wghHJ0UMvYQ+L2xreB8l2Si4lMYPGsfN5LTyOPjSb0yMnfHv0XN/43wz4xJDot/+CEePtnvPxQcE2y9nDS943S3LmLS0yxMHrLZevuBTuVp0Km8rGQthMiSfELYQ2q8sfVyrg6yZyPieHLqLsJikwDY8W476adwE22xkLB3L2EjRwJQetx35O90Z61ub215C4BRzUbRqGSjnI7oVHYt/38rTJ/hDSlSJp+JaYQQzkIKGVv7e9h1g4Hm5rgLz8zYTVhsEtWK52XN662kiPmXKyNGELNoMQA+lStnq4jRWnM2+ixxqXG8tvE1opKjAOhauatNszqDA2uN+XaeHdMC37zOVfQLIcwjhYytnTb6PlCxpbk57tC5yHhCohK5r0wBlg9pYXYch6MtFmsRU37ObHyzOVvv9KPTGb9//D/uW9B1AV4e7v1Pce+q8wDkL+orRYwQ4o6496enXWS0YlRxrllaX523H4C+DZ13Aj9buvjMAAC8S5UiT4MGWR6bZklj8enFHLh6gD+C/wCMS0kl/EpQv1h9fL18bR3XYVnSLcREJFo793Z7rb65gYQQTkcKGVu7tMvYOtEcMrFJqRwNjQWgX2MpZG6mLRaiFy0iYY8xiqvSn39kefzF2Iv0X9Wf60nXrfe9UPcFelTtYdOczmLttGOcPRABQNFy+ShQ1H2LOiHE3ZFCxtbObjBm9PVwjnkwUtMt1P/EGC7erkYxk9M4DktSEuGjvyT6t9+s9xV57VU8fDP/4o1LieORJcbcQX7efizptsStRyX97dKJ6+z54xw+vl5cOHoN/+J5aNilAlUDZIVvIcSdk0LGluIiQFvAr4jZSbKt8/htWLSxP+3pAHPDOJAz7TuQHhkJgE+VypT94Qd8ymXeWhUUFUSv5b0AaFyyMdM6TrNLTkeWmpLO0m/3c/XCDQDy5PehSNm81GlVmmoNZTkGIcTdkULGlq6dNrZ1Hzc3RzZN3Hia01fjADj0cUc8PGSUEsCNTZusRUyN48dQt2lduxx32VrEVPGvwtQOU22e0dFprdky95S1iOn+en3K1ChkciohhCuQQsaWboQZ27KNzc2RTQczliHY/eGDFPD1NjeMg0gODibkpZcBKPPjD7ctYtacX2OdGyageAA/d/rZ5hkdXVJ8KrNH7CQ5IQ2AF75rhY+vfPQIIXKGc3TccFZhh41tbsefDTcpNZ31J67i6+1JsXy5zY7jEELfepvgzkYfl1y1apKvbdvbPufD7R8C0L1ydyligLTUdKa/uc1axDz+foAUMUKIHCWfKLZ08k9jW6ymuTmyocaI1QDUKpXf5CSOIXTYMGJXrgKg5BdfkL/TQ7d9Tmp6KsnpyTQv1ZzPWnxm64gOS2tNxMUbbJ0fRPg5Y/RbngI+DPiyuUyqKITIcVLI2FJkEBQoBx6eZifJ0oGLUdb9BYObmpjEMaSGh1uLmPLz5pInm5PdNZhtzCdT2LewzbI5g2XfHSA0KNp6u8HD5WnUpaIUMUIIm5BCxlZSE41t8drm5rgNrTU9fggEYEr/Bm7fwVenpHCmdRvAGF6d3SKm06JOaIzhXqOajbJVPIeWlpLO2unHrEVMl1frUaJSAXLJpSQhhA3JJ4ytHJxjbPOXMjfHbTw1fZd1v2Mt957HQ6elcfK+eoCxdlLh55/P1vP2h+8nNC4UgE29N+Hp4C1wthB+LpaFX+213u7yaj3K13bvlikhhH1IIWMrMSHGtukr5ubIQlhMEjvOXAPgyMiObt30r7XmyvAR1tuVli1FeWXvn8fys8sBmN5xOkV8nWfOoJyQFJ/KzqVnOb7tMgCFS+flsfca4OXtfsWcEMIcUsjYSrwx7wiFK5ubIwtNRm8AYOiDVcmX232HW8csW8bld9+z3q70x4psFzEAF2IvANCwRMMcz+ao4mOSObDmIoc2XrLe17pfdeq0Km1iKiGEO5JCxlaSY81OkKmk1HS+Xn3KevuNDtVMTGMurbW1iMlVrRoV5s/DI0+ebD8/NT2VveF7KZ6nuNu0aCXFp/LLuzust/2L56Hn2w/IqtVCCFNIIWMr8ZFQqJLZKW5p4sYzzNhxDoD1w1qZnMY8Ub//TthHHwOQt107yv4w6Y5fo8uSLgBUKVglR7M5qsDFZziw9iIAFeoW5uGX7nP7DuJCCHNJIWMryTcgNcnsFLc0cdMZAA6M6EBBP/f8X3TCnj3WIsa7TBlKfn7n874EhgZyOd7oGzKh7YQczeeIjm4NtRYx93csR9Meld2mFUoI4bikkLGF9DRjVt8KLc1O8h+BZyKt++5axISPHs31X2cCUPanKeRtdeetUlprBq8fDMDUjlPx8XTtc3lzS4yMSBJCOBIpZGzherCxdcBVr1+ddwCApa80NzmJOaJ++91axJQY+fFdFTEAM48br+Gfy58mJZvkWD5Hkpaazv7VFzi8KcS6xECrvtWkiBFCOBQpZGzh70KmTi9zc9wk3aL59I/jXItPwdtTUb+sv9mR7Crp+HGufPIJSYeM9a8qLltK7urV7/r1gqKCAPi9y+85ks+RxMcks+23IM7uj/jH/U981JhCpfxMSiWEELcmhYwtpMQZ27yOM8HcA5+uIyYxFYDFL7lfa8y5nkZR6fvAA+QJCLinImbjxY3WuWNK5i2ZI/kcQXR4Aqt/Osq10DjrfaWr+dP1tfp4esn6skIIxySFjC0cXWxs8znGl1xyWrq1iFk/rBVViuUzOZF9pEdHY0lKgvR0630V5s6559f94eAPAAxrMOyeX8uRzBu1C0u6JlceL2q3LEXj7pVlRJIQwuFJIWMLOuOL07+suTkynLxyA4CRXWu5TRFzfc4cwj/950ikYm+/nSOvHZ0cja+XLwPrDMyR1zNbWko6wessWNIht583z45pIaORhBBOQwoZW7i4E4rc/aWLnNZ9kjF5WfUS+U1OYls6JYWYlSu5PnMmycdPAFDk5ZfxKlkC5eFJvvYP3vN7HIo4RHhCOGXzOUaReq8Sb6Qw4+3t1tvd36gvRYwQwqlIIZPTrp2FpBjI4xgjO4Ij/t/foWllx8hkC1prgrt1J+X8eQC8ihen6Guv4t8rZztcP7XyKQBerPdijr6uGSIu3mDRN/sA8PCCwePb4OEpfWGEEM5FCpmcFhdubNu8b24O4HJ0Iu2+3QLAlz3rmpzGdiJ++IHICd9bb1dcvozc1XJ+2YVT1/+/rEO3yt1y/PXtKTIkjt+/2ANAsfL5KNI4TooYIYRTkk+unHblkLEtYP6lhzZjNgPQqEIh+jQ0P48tJOzfby1i8rZrR+V1a3O8iEmzpLHuwjoeW/EYAKOajcrR1zfDuhnHAGjYpSKPv98QJZ16hRBOSlpkctrZTca2sLlr7wSF3yAlzQLAb4ObuGy/h7CPjWUGSn45Gv9HH7XJe0w5PIXJhyYDUCZvGTpW6GiT97GX5MQ0rl+OB6BRl4ompxFCiHsjhUxOiw01tnmLmhpj1s4LAIztXc9li5iEvXtJPn0GPDxsVsQArD63GoD5XeZTq1Atpz+ff040Wg0bd5MiRgjh/KSQyXEKCpQzNUHEjWRm/WUUMo/c5xhz2eS0pBMnuPBUfwBKjx9ns/cJigrifOx5cnvmpnbh2jZ7H3u5cT2JK2djALi/Y3mT0wghxL1z+EJGKVUTGAoUATZorX80OVLWIk5Axbtbvyen/Lj5LABDH6xKLi9PU7PktMQjR7j47HNYbhhz4xTo2ZP8HTrY7P0+3P4hAMObDLfZe9jTziXG70azXlVktl4hhEuwaSGjlJoBdAGuaq3r3HR/J2A84AlM01p/mdlraK1PAC8qpTyAqbbMe8+0Bksa+BUzLUJ0QgozdpwD4KU2lU3LYQupYWGcf7w3AB5+fhQaMICirw6x2fuFxYdx8vpJwPlHKR3fcZlzhyI5f9hY/bxmU9dsqRNCuB9bt8j8AkwEZv59h1LKE5gEdABCgD1KqeUYRc3ofz3/Wa31VaVUN+C9jNdyXAnXjK2vv2kR+k/fDUD5wnnI7e1arTEXnxkAQMH+/Sn+wfs27asSeDmQwesGA9CubDun7heTlpLOpllGQVawpB8NOpUnd15vk1MJIUTOsGkho7XeqpSq8K+7GwFntNbBAEqp+UB3rfVojNabW73OcmC5UupPYK4NI9+b6IvGtmgNU97+0vUEjoTGUCSvD0tfdq2FIWNXrSLlgtHvp8SHH9j0vfaF77MWMb2r9eaDxrZ9P1s7uOESAAGdK9C4WyWT0wghRM5SWmvbvoFRyPzx96UlpdRjQCet9fMZt/sDjbXWt7xGoJRqA/QEcgGHtdaTMjluEDAo42Z14NStjssBRYBIG722+Cc51/Yj59q+5Hzbj5xr+7HluS6vtb7lcGAzOvveqo0+02pKa70Z2Hy7F9Va/wT8dNepskkptVdrHWDr9xFyru1JzrV9yfm2HznX9mPWuTZj2EIIcPM0s2WAyybkEEIIIYSTM6OQ2QNUVUpVVEr5AH2B5SbkEEIIIYSTs2kho5SaB+wEqiulQpRSz2mt04AhwBrgBPC71vqYLXPkMJtfvhJWcq7tR861fcn5th851/Zjyrm2eWdfIYQQQghbkak9hRBCCOG0pJC5BaVUJ6XUKaXUGaXUe7d4XCmlJmQ8flgp9YAZOV1FNs73kxnn+bBSKlApVc+MnK7gduf6puMaKqXSM6ZLEHchO+daKdVGKXVQKXVMKbXF3hldSTY+RwoopVYopQ5lnO+BZuR0dkqpGUqpq0qpo5k8bv/vR621/LnpD8YMw2eBSoAPcAio9a9jOgOrMIaSNwF2mZ3bWf9k83w3Awpm7D8s59t25/qm4zYCK4HHzM7tjH+y+XvtDxwHymXcLmZ2bmf9k83z/QHwVcZ+UeA64GN2dmf7A7QCHgCOZvK43b8fpUXmv6wzD2utU4D5QPd/HdMdmKkNfwH+SilZvObu3PZ8a60DtdZRGTf/whiyL+5cdn63AV4FFgFX7RnOxWTnXPcDFmutLwJoreV8373snG8N5FPGeiN5MQqZNPvGdH5a660Y5y4zdv9+lELmv0oDl266HZJx350eI7LnTs/lcxjVvrhztz3XSqnSQA9gsh1zuaLs/F5XAwoqpTYrpfYppZ62WzrXk53zPRGoiTFv2RFgqNbaYp94bsXu349mzOzr6LIz8/AdzU4sspTtc6mUaotRyLSwaSLXlZ1zPQ54V2ud7swLZTqA7JxrL6AB8CDgC+xUSv2ltQ6ydTgXlJ3z/RBwEGgHVAbWKaW2aa1jbZzN3dj9+1EKmf/KzszDMjtxzsnWuVRK3QdMAx7WWl+zUzZXk51zHQDMzyhiigCdlVJpWuuldknoOrL7ORKptY4H4pVSW4F6gBQydy4753sg8KU2OnKcUUqdA2oAu+0T0W3Y/ftRLi39V3ZmHl4OPJ3RO7sJEKO1vmLvoC7itudbKVUOWAz0l/+t3pPbnmutdUWtdQWtdQVgIfCyFDF3JTufI8uAlkopL6VUHqAxxiSh4s5l53xfxGj9QilVHGNx4WC7pnQPdv9+lBaZf9Fapyml/p552BOYobU+ppR6MePxyRijOToDZ4AEjEpf3IVsnu+PgMLADxktBWlaFoG7Y9k81yIHZOdca61PKKVWA4cBCzBNa33LIa0ia9n83f4U+EUpdQTj8se7WmtZFfsOZczY3wYoopQKAT4GvMG870eZ2VcIIYQQTksuLQkhhBDCaUkhI4QQQginJYWMEEIIIZyWFDJCCCGEcFpSyAghhBDCaUkhI4TIlFLqw4yVgg9nrNLcOOP+aUqpWjZ4v7hM7k/PeP+//7yXcX/LjHwHlVK+SqlvMm5/o5R6Matp/5VSpZRSC3P6ZxBC2JcMvxZC3JJSqikwFmijtU5WShXBWC3YZrN0KqXitNZ57+D+yRir6/6ccTsWKKq1TrZVRiGEY5EWGSFEZkpiTKGfDKC1jvy7iMlY6DAgY/85pVRQxn1TlVITM+7/RSk1QSkVqJQKVko9lnF/XqXUBqXUfqXUEaXUrVbgvi2l1PNAb+AjpdQcpdRywA/YpZTqo5QaqZR6K+PYKkqp9UqpQxnvW1kpVUEpdTTjcc+MVpw9Ga1PgzPub5Pxcy1USp3MeB+V8VjDjJ/tkFJqt1Iqn1Jqm1Kq/k0ZdyhjeQ0hhI3IzL5CiMysxSgSgoD1wG9a6y03H6CUKgWMAB4AbgAbgUM3HVISY5HPGhhTly8EkoAeWuvYjFaev5RSy3XWzcO+SqmDN90erbWeppRqAfyhtV6YkSdOa10/Y3/kTcfPwVhnZ4lSKjfGf+KK3fT4cxhTqTdUSuUCdiil1mY8dj9QG2O9mB1Ac6XUbuA3oI/Weo9SKj+QiLEe2ADgdaVUNSCX1vpwFj+XEOIeSYuMEOKWtNZxGKszDwIigN+UUgP+dVgjYIvW+rrWOhVY8K/Hl2qtLVrr40DxjPsU8IVS6jBGgVT6pscyk6i1rn/Tn9+y+3MopfIBpbXWSzJ+riStdcK/DuuIsT7MQWAXxpIYVTMe2621DtFaWzBWT66AsU7PFa31nozXjNVap2X8/F2UUt7As8Av2c0phLg70iIjhMiU1jod2Axszlij5hn++eWsbvMSN/dV+fvYJ4GiQAOtdapS6jyQOyfyZuJ2Gf8+5lWt9Zp/3KlUG/75M6RjfG4q4D8tSFrrBKXUOqA7xmUvWRNMCBuTFhkhxC0ppaorparedFd94MK/DtsNtFZKFVRKeQG9svHSBYCrGUVMW6B8jgTOhNY6FghRSj0KoJTKpYzVpm+2BngpoyUFpVQ1pZRfFi97EiillGqYcXy+jJ8fjMtLE4A9WuvrOfijCCFuQVpkhBCZyQt8r5TyB9IwVrMddPMBWutQpdQXGJdjLgPHgZjbvO4cYIVSai/GpZqT2cjy7z4yq7XW72XjeX/rD0xRSo0CUoHHMVac/ts0jEtG+zM680YAj2b2YlrrFKVUH4zz44vRP6Y9EKe13pcxeurnO8gnhLhLMvxaCHFPlFJ5tdZxGS0SS4AZf/dHcUcZHaA3AzUy+tUIIWxILi0JIe7VyIzWkqPAOWCpqWlMlDEB3y7gQylihLAPaZERQgghhNOSFhkhhBBCOC0pZIQQQgjhtKSQEUIIIYTTkkJGCCGEEE5LChkhhBBCOC0pZIQQQgjhtP4H+I+T8Rs2nkoAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<Figure size 648x648 with 1 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    }
   ],
   "source": [
    "import plotting\n",
    "import matplotlib.pyplot as plt\n",
    "from sklearn.metrics import accuracy_score\n",
    "y_keras = model.predict(X_test)\n",
    "np.save('y_qkeras.npy', y_keras)\n",
    "print(\"Accuracy: {}\".format(accuracy_score(np.argmax(y_test, axis=1), np.argmax(y_keras, axis=1))))\n",
    "plt.figure(figsize=(9,9))\n",
    "_ = plotting.makeRoc(y_test, y_keras, le.classes_)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Convert the model to FPGA firmware with hls4ml\n",
    "Now we will go through the steps to convert the model we trained to a low-latency optimized FPGA firmware with hls4ml.\n",
    "First, we will evaluate its classification performance to make sure we haven't lost accuracy using the fixed-point data types. \n",
    "Then we will synthesize the model with Vivado HLS and check the metrics of latency and FPGA resource usage.\n",
    "\n",
    "## Make an hls4ml config & model\n",
    "The hls4ml Neural Network inference library is controlled through a configuration dictionary.\n",
    "In this example we'll use the most simple variation, later exercises will look at more advanced configuration."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/bcilab/anaconda3/lib/python3.8/site-packages/hls4ml/converters/__init__.py:16: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\")\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: fc1_input, layer type: Input\n",
      "Layer name: fc1, layer type: Dense\n",
      "  -> Activation (linear), layer name: fc1\n",
      "Layer name: relu1, layer type: Activation\n",
      "Layer name: fc2, layer type: Dense\n",
      "  -> Activation (linear), layer name: fc2\n",
      "Layer name: relu2, layer type: Activation\n",
      "Layer name: fc3, layer type: Dense\n",
      "  -> Activation (linear), layer name: fc3\n",
      "Layer name: relu3, layer type: Activation\n",
      "Layer name: output, layer type: Dense\n",
      "  -> Activation (linear), layer name: output\n",
      "Layer name: softmax, layer type: Activation\n",
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: fc1_input, layer type: InputLayer, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: fc1, layer type: Dense, input shapes: [[None, 16]], output shape: [None, 64]\n",
      "Layer name: relu1, layer type: Activation, input shapes: [[None, 64]], output shape: [None, 64]\n",
      "Layer name: fc2, layer type: Dense, input shapes: [[None, 64]], output shape: [None, 32]\n",
      "Layer name: relu2, layer type: Activation, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: fc3, layer type: Dense, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: relu3, layer type: Activation, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: output, layer type: Dense, input shapes: [[None, 32]], output shape: [None, 5]\n",
      "Layer name: softmax, layer type: Softmax, input shapes: [[None, 5]], output shape: [None, 5]\n",
      "Creating HLS model\n",
      "WARNING: Invalid ReuseFactor=1 with \"Resource\" strategy in layer \"output\". Using ReuseFactor=2 instead. Valid ReuseFactor(s): 2,4,8,16,32,160.\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.layers = ['Activation']\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.rounding_mode = 'AP_RND'\n",
    "hls4ml.model.optimizer.OutputRoundingSaturationMode.saturation_mode = 'AP_SAT'\n",
    "hls_config = hls4ml.utils.config_from_keras_model(model, granularity='name')\n",
    "\n",
    "hls_config['Model'] = {}\n",
    "hls_config['Model']['ReuseFactor'] = 64\n",
    "hls_config['Model']['Strategy'] = 'Resource'\n",
    "hls_config['Model']['Precision'] = 'ap_fixed<16,6>'\n",
    "hls_config['LayerName']['fc1']['ReuseFactor'] = 64\n",
    "hls_config['LayerName']['fc2']['ReuseFactor'] = 64\n",
    "hls_config['LayerName']['fc3']['ReuseFactor'] = 64\n",
    "input_data = os.path.join(os.getcwd(), 'X_test.npy')\n",
    "output_predictions = os.path.join(os.getcwd(), 'y_qkeras.npy')\n",
    "\n",
    "hls_config['SkipOptimizers'] = ['relu_merge']\n",
    "\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(model=model,\n",
    "                                     clock_period=CLOCK_PERIOD,\n",
    "                                     backend='VivadoAccelerator',\n",
    "                                     board=BOARD_NAME,\n",
    "                                     part=FPGA_PART,\n",
    "                                     io_type='io_stream',\n",
    "                                     interface='axi_stream',\n",
    "                                     driver='c',\n",
    "                                     input_data_tb='X_test.npy',\n",
    "                                     output_data_tb='y_qkeras.npy',\n",
    "                                     hls_config=hls_config,\n",
    "                                     output_dir='model_1/hls4ml_prj')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's visualise what we created. The model architecture is shown, annotated with the shape and data types"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAmcAAAXfCAYAAADhjFuHAAAABmJLR0QA/wD/AP+gvaeTAAAgAElEQVR4nOzde1hU1f4/8Pcw+AVBbpKKKB4ugqijlRxDTUU9Kj0iWOYNEiTLn2KJF0jwwtFjgoqKIqaVJuqJTMwyRDNPX8M6xIicvOQNTCBFQRRDBhBkmM/vD7+zD8N1BgZmwM/reXh01t7rsvcsZhZrr/3ZIiIiMMYYY4wxfXDEQNctYIwxxhhj/8WDM8YYY4wxPcKDM8YYY4wxPcKDM8YYY4wxPWKo6wZ0NNOnT9d1ExhjjLE2M3z4cCxbtkzXzehQeOZMy7766ivk5eXpuhkdXl5eHr766itdN4O1EP++MNa+SaVSpKWl6boZHY6IQ2lol0gkwuHDhzFjxgxdN6VDS0xMxMyZM8Hdt33j3xfG2jfl1aIjR47ouCUdCofSYIwxxhjTJzw4Y4wxxhjTIzw4Y4wxxhjTIzw4Y4wxxhjTIzw4Y4wxxhjTIzw4Y4wxxhjTIxyElrFmGDZsGEaPHo3o6GhdN0UjcrkcO3bswN27d5Gfn4+8vDwEBwdj2rRpum4aY4yx/8MzZ4w1g4ODA4yNjXVWf3MDt65btw4TJkzA1q1b8cUXX2DGjBmYPn06tm7dquUWMsYYay4enDHWDIcOHcK6det0Undubi78/PyalTc+Ph6FhYXC64CAAAAcQJIxxvQJD84Ya0fu3r2LyZMn48GDB83Kr1Ao8M033wivHz58CACws7PTSvsYY4y1HA/OGNOAQqHAkSNHEBgYCA8PDwBAUlIS5s+fDzs7OxQXFyMwMBAvvPACBg0ahP/85z8Anj1/LjQ0FA4ODrh//z6mTZsGa2trDBo0CF9//TUAYM+ePTAwMIBIJAIAyGQyxMTEqKTt378fV69eRUFBAYKCgoR2/fjjj7Czs8NPP/3UaPu///57rFixQnidlJQEQ0NDREREaO8kMcYYaxEenOlQUlISJk2aBJFIJPwMGzYMcXFxum4aAOD+/fu6boLeMTAwwLBhw3DgwAHh8qCbmxu++OIL5OXlYdeuXVi3bh1iY2Nx5coVvPfee1AoFCgqKsKuXbuQm5uLyMhILF68GDt37sQff/yBN998E7/88gvmzZsHR0dHoS4zMzMsW7ZMJW3VqlUAABsbG+zevVtIl8lkePToEUpKShptv0QiQa9evQAAVVVV+Oijj7B//34MHjxYa+eIMcZYy/Ddmjrk4+MDHx8f2NnZCQu8//d//xempqY6bhmQnZ2NV155Rbjsxf6r9iXAXr16oVevXsjMzMTKlSsBAG+99RZCQkJw8eJFGBgYwMvLC3Z2dsjKysLGjRthYmICACgsLMSSJUsQFxeHESNGoFOnTnXqqy+tNh8fH5SUlEAsFqt9HPv27cN7772Ht956S+08jDHGWh/PnOmBLl26CP/Xh4HZ48eP4e3tjaKiIl03pd1QXnasycrKCpWVlcJrA4Nnv27KgRnwbFAFADdv3mxxGzQZmAHArVu3sGTJkhbXyxhjTLt4cMZU5Ofnw8PDA9euXdN1U54Ltra2ANp+Qf6TJ0/w8ssvt2mdjDHG1MODMz0VFBSkshbt/v37eP3112FlZYURI0YgMzMTADBnzhyV/S5cuIDhw4fDysoKnp6ewn6bNm1S2a+htFWrVuH69etCOwYNGoS5c+e28dE/P5Szk+PHjwfw3xm4p0+fAgCICI8fP1bJIxKJIJfL65RVXV2tdr2dO3eGr69vs9rMGGOsdfHgTE/t3r1bmFUBgI8++gienp4oLi5GWlqacKfegQMHYGNjI+yXmJiIzz//HJ6enjh9+jSGDRuGhw8fIiwsDPb29ip11Je2b98+lQXov/32G/bt26f9A2zHSktLAUBl8X1FRUWd/WQyGQDUGUjVHET98MMPcHNzw/z58wEArq6uAID169fj999/R2xsrHBp9Pvvv4dCoYCTkxPy8/Nx584doZwTJ07A0tISp06dUusYgoOD4eXlpda+jDHG2hYPzvSYubm58P8VK1YgKChIGIhJpVJhm6WlpfD/v//973BycsK7774LACguLsb27dsBoN6I9rqMct8elZeXIyoqCgBw7949bNu2DZs2bUJubi4AIDIyEiUlJYiNjcXdu3cBABERESqDt+3bt6OoqAgPHjxAfn4+zp49C0PDZ/fmbNq0Ce7u7oiJicF7770HLy8vDBw4EP7+/iguLoZcLsf06dNhbm6O8+fPC2UaGRnB3NwcRkZGah1HRUVFvQNKxhhjusd3a7YTnTt3BvBsIFZQUIAnT540up+Dg4OQlpGR0foNfE6YmJggKipKGKAphYWFqbxevHgxFi9eXG8ZISEhDeZzdnZWGXgDqBO7rL76x48fLwwG1fHpp5+qvS9jjLG2xTNnHVTv3r2F/zc3mjxjjDHG2h4PzjqomjNrNWfRmO6UlZWp/MsYY4zVhy9rdjAKhQIGBgbCXZoAMHbsWABQWY9UWVkJIyMjEJGQRkR14nXJ5XIUFRXBzMxMJT4XU19ZWRmioqKEBfzBwcGYN28ehg0bpuOWsY4qJycHx48fR2VlJd544w307dtX103qMB4/fgwLC4s2qau57yO//+0fz5zpAeVdfYDqjFfNGRblHXs1tyvDLdQUERGBvLw8bNy4EQDQt29f4eaAIUOGCPvt2LED69evxx9//CGkBQcHo6qqCj169BDS1q1bh6ioKLWi1LP6mZqaIjIyEkQEIsJnn33GAzPWqJs3b2Lr1q3C63v37iE+Ph4zZ87EiBEjGswnk8mwaNEiTJgwAYMHD8YHH3zQ4BdzdXU1wsPDNVqrqA/i4uIQHh6OcePGYfTo0cjKysKwYcOwfPnyVquzsrISUVFRGDFiBKytrZtdTmu8j9rIx/QQMa0CQIcPH1Zr32+++YZGjRpFAISfUaNG0c6dO2nlypUq6StWrKCEhASVtKCgICIicnV1FdJOnTpF/fv3J2tra5o2bRrdv39fqO/u3bs0btw46tKlCw0dOpRSUlJo/Pjx9NZbb9HHH39M//73v0mhUJBUKqX+/fuTsbExjRo1ivLy8lrlXLXE4cOHibtv+6fJ70tru3Pnjl6UnZKSQn5+fvT06VOV9Nu3bxMAcnV1rTdfYWEhDRkyhFxcXOjBgwdq1fXo0SOaOnUqZWdnq90+XYqNjaUuXbqQXC6n4uJimjp1KqWnp9OsWbMoIiKiVet+8uQJde3atcWfO63xPrYkX0tNmzaNpk2b1mb1PScS+dtNy3TxZVNzcPa84MFZx6Avg7OcnBwaNWqUzsu+du0a9enTh4qKiurd3tiX+qRJk0gsFpNUKtWofZcuXSKJREKlpaUa5dMFV1dX6tevn07rV/dzJy0tjVatWlXvttZ4HxvLd+jQITpw4ECdAb828OCsVSTyZc0OhmqsIWOMNe3u3buYPHlyq9zVrEnZRITZs2fj7bffRteuXTWqJzk5GSdPnoSnpyfc3d01yjt48GA4OTnhgw8+0CifLty5c6fe59jqCyLCiRMn4OHhgZEjR6oEqlZHc9/HpvKZmppi6dKlcHR0RExMjBBIm+kvHpx1ADXXod26dUuHLWGsbZWUlCAsLAwrVqxASEgIPD09ERISguLiYgDAnj17YGBgIHyhy2QyxMTEqKTt378fV69eRUFBgfDkDalUitDQUDg4OOD+/fuYNm0arK2tMWjQIHz99dctKrshSUlJ+PXXX/Haa69pfB4OHDgAAOjTpw88PDxgZmYGNzc3nDhxQq38np6e2LNnD7KzswEAP/74I+zs7OrE2KvPzZs3MX36dISHhyMgIACjR4/Gb7/9BkC986iOEydOICgoCGVlZcK5DAoKgkwmw5EjRxAYGAgPDw8AwOXLlzFx4kSIRCL4+Pjg0aNHWL58Ofr06YN//vOfQpkVFRWIjo7Gu+++i6FDh2LChAm4cuWKsP3JkycICQnB/PnzERERgZUrVzZ4p3VVVRUOHjyIQYMGYdq0aRgwYAAyMzOxY8cOtY8RaP772FQ+b29v3L59GyEhIdi+fTvs7OywatUq3L9/X6P2sTak46m7DgdtfJlm7dq1KuvQXn/9dbp06VKb1a8rfFmzY2jJ74tMJiMXFxdau3atkFZYWEguLi7k6OhIxcXFRETk5ORUp6/UTkONy0zV1dWUnJxMnTt3JgC0aNEi+umnn+iLL74gMzMzAkCpqanNKrsxvr6+JBKJqKqqqsF9GirL3t6eANDWrVspPz+fpFIp2dnZkUgkovT09CbrvnDhAgGgDRs2EBHRt99+SyYmJnT8+PEm8zo7O5OTkxMREVVVVZGlpSVJJBKNzqO66jv++tZwlZWV0YABA8jBwYEqKyvJx8eHsrKyVPLNmzePbty4IbyeOHEi9ejRg0pKSkgul5O7uzvNmzdP2H7r1i0yNDRUeW9lMhnFxMRQ7969ydLSklasWEEFBQXNOg6i5r+PmuR7+vQp7d+/nwYOHEjGxsY0f/78OudGE3xZs1XwmjNta+vB2fNKOTjjn/b/09zfl1WrVhEAys/PV0k/ePAgAaDly5cTUf3rhGqn1fdl6eLiQgCorKxMSNu+fTsBoFmzZrWo7PrY29uTpaVlo/s0VJaxsTH17NlTJe3zzz8nADR79uwm67537x4BoEmTJglpcrm8yXxERDExMXTo0CEiIlIoFOTk5ESdOnUStqtzHtXV0PHXl56RkUGGhoY0fPhwio+PV9l27ty5BvtjcnIy7dy5kwDQ9evXVfIpj4WI6NixY2RpaUm9evWizZs3U0lJSYuPo7nvY3PyKRQKSkpKoldffZUMDAxo4cKFare/Jh6ctYpEjnPG2rXDhw/rugmsBWbOnNnsvKmpqQAAMzMzlfTRo0cDAH755ZfmNwyAgcGzVR814/v5+PhgyZIluHnzZovKrk9BQQF69uzZrLw2NjZQKBQqacr4hjVjHjZE+Xzempe5xGKxWnUvXboUZWVl2LVrFx49eoTKykpUVVUJ29v6PCq5ubkhLCwMGzZswO7du1W2nT9/HhKJRLj8WtuUKVMAAPb29irpymMBgMLCQjx+/BgvvfQSXnrppTr9sDma+z42J59IJIJEIsHLL7+Mc+fOCZe0mX7gwZmeiIuLw927d5Geng65XI69e/fCxcWl0Tz37t3D999/j1OnTuHOnTvN/jIaNmwYRo8ejejo6Gbl16UZM2bougmsBVoyOFN+Uebm5mLgwIFCujJOX2sECrW1tQUA2NnZab1ssViM6urqZuV1dnbGzz//rJL2wgsvAIBaNxe0ZJH9+fPnMXPmTOzatQsLFy5EQkJCk3la8zwqERFu3boFOzs7+Pv7IyMjA//zP/8DACgqKkJ2djbKy8vrBNdWKBRC7LeioiL06tWr3vLnzZuHV199FVu2bIGXlxckEgnCwsLw5ptvqj2wra2576Om+S5evIjo6GgkJibC3d0dX331FXx8fJrVZtY6+IYAPbBjxw6sXLkSkZGR+Oabb9CtWzc8fvy4yXy2trYYP348EhMT8eeffza7fgcHBxgbGzc7f0vl5eXprG7WfilnyGovllY+iWH8+PEA/jvwUAZtJqI6v18ikQhyubzJOouKilqt7J49ewo3MmjKz88PFRUVuHjxopD28OFDAMArr7zSZH7l54eNjY2Qpu5AMSAgAFVVVcKNDLVncOpT+zy2hujoaEydOhX79u3DlStXsGbNGmGbq6srysvLsWnTJpU8169fx86dO+Hq6gqgbt+qbcCAAdi3bx+ys7Mxbtw4vPvuu3BxccHu3btVbtRSV3PfR3XznTlzBp6enhgyZAhKS0uRkpKC1NRUTJkyRa/vgn0u6fi6aoeDZqyhaWnsHqi5pkUfNTe+FN8Q0DE05/dFqby8nCQSCfXu3Vtl3dnixYvp1VdfFRbWv/HGGwSAIiIi6ObNm7Rt2zYhmOipU6eourqa+vbtS6ampnT79m2hHOXasZprrw4cOEBubm4tLrs+77zzDolEIpLJZA0eLwBydnaus00ul5NEIiE/Pz8hbefOnWRjY0N//vknERFt2bKFBgwYIKwPq+ny5csE/PeGgOTkZOrSpQt99913jbaZiMjCwoJEIhGdPn2aEhISqHv37gSAzp07R3fu3FHrPKrj0aNHBIAcHR1V0mUyGQEgW1tbIU0qlZKvr6/weuHChSQWi+ns2bNERFRRUUGOjo4EgObOnUsJCQm0evVqmjhxIpWUlNDFixfJ0NCQrK2t6dSpU1ReXk5nzpwhc3NzAkA5OTn1trG4uJg2bNhANjY21K1bN4qNja2zT2u8j03lS0tLIzc3N+rUqRMFBgbStWvXGjvVGuE1Z62C45zpA32P3dNaWjO+FOv4OnfujLS0NPj5+WHOnDkIDQ1FWFgYrK2tcebMGRgaPlu1sWnTJri7uyMmJgbvvfcevLy8MHDgQPj7+6O4uBhyuRzTp0+Hubk5zp8/X6ee7du3o6ioCA8ePEB+fj7Onj2rtbJrCggIABEhLS2tzraUlBQsWbIEwLPLuJs3b8alS5eE7WKxGD///DOMjY0xZ84cREREQCqVIiMjQ1hPlp2djRs3biA0NLRO+ampqRCLxcIyASMjI5ibm6s8j7chUVFRMDc3x+rVq+Hk5IRVq1bBysoKUVFRKpcMGzuPTbly5QpWrlwpHP+6detw+fJllJeXIyoqCsCzZR7btm3DgQMH4O3tLRw38GxNXXV1NaZMmYL9+/fDyMgIZ86cgY+PD44dO4aQkBAUFhYiISEBZmZmePHFF3HmzBm4urpi+vTpkEgkSE9Px0svvYQFCxYgOzu73hlCCwsLhIeHIzc3F1FRUXWWmrTW+9hUvvT0dIwdOxY5OTmIj49H//791TrvTId0PTzsaKDBTEBycjItWLCAAJClpSUtWLCAFixYQKWlpVRaWkoffvghzZ49m4KDg8nDw4O2b9/eYJ3NmTmrrq6mxMREmjNnDo0ePZqInt1C///+3/+j3r17059//klz5swha2trkkgklJGRQUTPIl+HhISQvb09FRQU0Jtvvkldu3YliURCR48eJSKiTz/9lEQikTC7VVJSQlu3blVJW79+vcqxa4JnzjoGTX5f2pom0eC1ZdKkSbRkyZJWKz8zM5Pc3d3rpHt7e6uEjdAmXZzHjq6h91EXeOasVXAoDW1rzpdN7cFVVVUVjRkzhvz9/UmhUBARUXx8PAGoN+5QcwdnRHVjBOXl5VGXLl0IAEVGRtIff/wh3JLt7u6usxhQtfHgrGPgwZmq+/fvk4uLi1qxsjRVVlZG77//Pv32228q6VKplPr166dRKAhNNHUeoUa4lZrxyJ53Db2PusKDs1bBoTT0UVxcHFJSUpCZmSlc7vT39wcAjBw5Uqt11b5bqlevXujVqxcyMzOFywhvvfUWQkJCcPHiRRgYGMDLywt2dnbIysrCxo0bhUsXhYWFWLJkCeLi4jBixAh06tSpTn31pTH9k5OTg+PHj6OyshJvvPEG+vbtq+smtTllNPiysjKYmpq2SZ3du3fH0aNHsXTpUuzdu7fOnYQtkZ2djaioKJWQD/n5+YiMjMQPP/yglVAQ9WnqPBI/ck4j9b2PrOPhNWd6KCUlBQDQu3dvIU0sFiMwMFBlHUVrqW/9m5WVFSorK4XXDcUuAtCqsYuYem7evImtW7cKr+/du4f4+HjMnDkTI0aMaDCfTCbDokWLMGHCBAwePBgffPBBgwOz6upqhIeHC2EHOoqysjKsWrVKuOszODgYUqm0zeqXSCSIjIzERx99pPVya36hy+VyHDx4EAkJCSqfNdqi6/PYUdV+H1nHxIMzPaQMBNneBjltEbtIX7Rm+I+Wln327FmsXbsWwcHBQpo6YVcePHiAMWPG4PTp05BKpRgzZkyj9YjFYoSFhSE4OBg5OTktarM+MTU1RWRkJIgIRITPPvsMw4YNa9M2ODg4tPqDyA0NDREWFtZqX/T6cB4Za694cKaHXnzxRQAQPtiU/vjjD3z33Xe6alaTWjMGlD7Jzc2Fn5+fXpZ9/fp1BAQEIC4urs4l5KYGzYGBgbh06RIOHjwoBLBsipWVFdasWQMfH58GHwrNGGNMMzw40zHlLIZyAAMA4eHhMDU1xZEjRzB+/Hjs2rULf//737FhwwYh0KOSMtBhcyOLl5aWAgBKSkqEtIqKijr7yWQyAKgzkKpZ7w8//AA3NzfMnz8fAIRAjuvXr8fvv/+O2NhY4dLo999/D4VCAScnJ+Tn5wuXPvRda4b/aGnZRITZs2fj7bffVisqfE3Jyck4efIkPD094e7urlHewYMHw8nJqdVnehhj7HnBgzMdaih2j4ODA6RSKTw9PXHhwgVERUVBJpMhOjpaZT1YUzFzmlJfjKBNmzYhNzcXwLOZu5KSEsTGxgrriiIiIlQGb20VA0obSkpKEBYWhhUrViAkJASenp4ICQkRorLv2bMHBgYGwjmWyWSIiYlRSdu/fz+uXr2KgoICBAUFAQCkUilCQ0Ph4OCA+/fvY9q0abC2tsagQYPw9ddft6hsAPjxxx9hZ2eHn376qdHjS0pKwq+//lpnAK+OAwcOAAD69OkDDw8PmJmZwc3NrckI6Uqenp7Ys2cPP5+PMca0QXd3inZM0OPQANqk69hFmobSkMlk5OLiQmvXrhXSCgsLycXFhRwdHam4uJiINA//0RahRb799lsyMTGpN4xKTb6+viQSiRqNul5f+URE9vb2BIC2bt1K+fn5JJVKyc7OjkQiEaWnpzdaLxHRhQsXVCLMq+t5+X1hrKPiUBqtgp8Q0FGJRKImfzIzM3XdzDazceNGZGVlCZdcAaBbt25YvXq1cGs6UH+oj8bCf9QMLaKsZ9SoUfD19cWHH34I4FlolOaUreTj44OSkhJMnjy50f3S0tJgYWGhdtT1mgoKCtCzZ08sW7YMNjY2cHd3x4YNG0BE2LFjR5P5lQ8br/3wZcYYY5rjwVkHRf93h1RjP/369Wt2+TVjF7UHqampAFDnzjTlw7NrP2ZFU60dWkQsFje5T0FBAaysrJpVvo2NTZ2B4tixYwFArUG8MsSL8k5jxhhjzceDM6aR9hq7SDl4Uq6nU1LO+FhYWGi9zrYOLSIWi5t9Y4izszMKCwtV0pR3bKpzc8Hz+GxYxhhrLTw4Yxppr7GLlDNktRe4KweZrRH+Q5uhRdQZdPXs2VO4uUFTfn5+qKiowMWLF4W0hw8fAgBeeeWVJvMr7zq2sbFpVv2MMcb+iwdn7LmwfPlySCQSxMXFoaCgQEj/6KOP8Oqrr+L9998H0PLwH60RWuTEiROwtLTEqVOnGj1GDw8PyGQyITxKbY2FXfH394dEIsHmzZuFtG+++QY2NjZYtmwZAGDr1q0YOHAgvvzyyzr5lQM5bT9ejDHGnkc8OGPPhc6dOyMtLQ1+fn6YM2cOQkNDERYWBmtra5w5c0Zr4T9aI7SIkZERzM3NYWRk1OgxBgQEgIiQlpZWZ1tTYVfEYjF+/vlnGBsbY86cOYiIiIBUKkVGRoawniw7Oxs3btxAaGhonfJTU1MhFosxY8aMpt4KxhhjTRAR8VNntUkkEuHw4cP8JdXKEhMTMXPmTL15aHL//v1x48YNnbfHy8sLLi4u2LZtW6uUn5WVhYCAgDrrDH18fGBjY4NPP/1Uo/L494Wx9m369OkAgCNHjui4JR3KEZ45Y6wDiY+Px8mTJ1vlrsny8nLExcVh7969Kunnzp1DVlaWyoPWGWOMNR8PzhjTAn0JLdK9e3ccPXoUS5cuRXl5uVbLVsaDk0gkQlp+fj4iIyPxww8/tNoDtBlj7HnDgzPGWkAfQ4tIJBJERkbio48+0nq5NQdgcrkcBw8eREJCAnr37q3Vuhhj7HmmeShxxphAGVokMjJS101R4eDg0OoPIjc0NERYWFir1sEYY88jnjljjDHGGNMjPDhjjDHGGNMjPDhjjDHGGNMjPDhjjDHGGNMjfENAK6gvQjvTLuU5TkxM1HFLWEvx7wtj7VdeXh7frd0K+AkBWqZ8uDVjjDH2PJg2bRo/IUC7jvDMmZbxWJextqdvj/NijLGW4DVnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6hAdnjDHGGGN6xFDXDWCMMU3k5+dj8eLFddJMTU0xY8YMlXR7e3tER0e3ZfMYY6zFeHDGGGtXevbsiYyMDOTk5NTZduTIEZXXq1ataqtmMcaY1vBlTcZYuxMQEIBOnTo1uZ+vr28btIYxxrSLB2eMsXbH19cXVVVVje7Tv39/DBw4sI1axBhj2sODM8ZYu9OvXz8MGjQIIpGo3u2dOnXCnDlz2rhVjDGmHTw4Y4y1SwEBARCLxfVuk8vlmDlzZhu3iDHGtIMHZ4yxdsnPzw/V1dV10kUiEYYOHQp7e/u2bxRjjGkBD84YY+2Sra0tRowYAQMD1Y8xAwMDBAQE6KhVjDHWcjw4Y4y1W/7+/vWuO5s2bZoOWsMYY9rBgzPGWLs1ffp0lcGZgYEBxo4dix49euiwVYwx1jI8OGOMtVtdu3bF+PHjYWj433ja/v7+OmwRY4y1HA/OGGPt2uzZs6FQKAAAYrEYU6ZM0XGLGGOsZXhwxhhr16ZMmSI8LcDb2xsWFhY6bhFjjLUMD84YY+1aly5dhNmy2bNn67g1jDHWciIiIl03ooSgEwkAACAASURBVCNITEzkoJeMMcaeWzyc0Jojhk3vwzRx+PBhXTdBL6SlpWH79u18Ptq5mTNnYsmSJRg+fLium9IouVyOL7/8kmfOGNMB5ec90x4enGnZjBkzdN0EvbF9+3Y+H+3czJkzMXz48HbxPr7xxhvo3LmzrpvB2HOJB2faxWvOGGMdAg/MGGMdBQ/OGGOMMcb0CA/OGGOMMcb0CA/OGGOMMcb0CA/OGGOMMcb0CA/OGGOMMcb0CA/OGGOMMcb0CA/OGGOMMcb0CAehZYw9F0pKSmBubq7rZqjIycnB8ePHUVlZiTfeeAN9+/bVi7JY4x4/fgwLC4s2qau57yv3h/aNZ84YY+3KsGHDsHz5crX337JlCzw8PGBtba31tty8eRNbt24VXt+7dw/x8fGYOXMmRowY0WA+mUyGRYsWYcKECRg8eDA++OCDZn95alJWXFwcRCKR8Lq6uhrh4eG4e/dus+rWlbi4OISHh2PcuHEYPXo0srKyNO4XmqqsrERUVBRGjBjRor7U2n1Em32L6RAxrTh8+DDx6fwvPh8dAwA6fPiwrpuhYtasWRQREaH2/hUVFWRtba1Wf7xz547a5aakpJCfnx89ffpUJf327dsEgFxdXevNV1hYSEOGDCEXFxd68OCB2vW1tKzz58+TiYlJnfPw6NEjmjp1KmVnZ7eoLW0lNjaWunTpQnK5nIqLi2nq1KmUnp6ucb9ojidPnlDXrl1b/NnWWn1Em31LE/x5r3WJfFmTsXaAL1H816FDhzTa38jICN26dUNRUVGj++Xm5iIgIAA//fRTk2Vev34dAQEBuHDhAjp16qSyzc7OrtG8gYGBuHTpElJTU/HCCy80fQBaKKu4uBjHjh2DnZ0dMjMzVbZZWVlhzZo18PHxgVQqhampaYva1Np2796NXr16QSwWw8LCAkePHgWgeb9oDmNjY3Tv3h2PHj1Sa3+pVIrk5GSsX79eJb21+khj+b788ks8ffoUvr6+dfos0z98WZPpvda+XNEW2uLyV3u9RKUP7t69i8mTJ+PBgwdN7ktEmD17Nt5++2107dpVo3qSk5Nx8uRJeHp6wt3dvbnN1bis9evXY/ny5SqXNGsaPHgwnJyc8MEHH7SoTW3hzp07DR6HPiAinDhxAh4eHhg5ciRKSko0yt/cPtJUPlNTUyxduhSOjo6IiYlBaWmpRu1ibYsHZ0zvOTg4wNjYWGf15+XltSj/2bNnsXbtWgQHBwtptra2GD9+PBITE/Hnn3/Wm+/BgwcYM2YMTp8+DalUijFjxjRaj1gsRlhYGIKDg5GTk9OiNrfUjz/+CCMjI5iZmeHnn3/G48eP4e/vD5FIhLFjx+Lq1asAgAsXLsDW1haffvopAKCiogLR0dF49913MXToUEyYMAFXrlwBACgUChw5cgSBgYHw8PBQqW/nzp3w9/fHwoULYWxsDJFIJPzU9ODBA0ybNg3W1taQSCTIyMgAAOzfvx9Xr15FQUEBgoKCGj22pKQk/Prrr3jttdc0Pi8HDhwAAPTp0wceHh4wMzODm5sbTpw40WplxcXFYcaMGU3eDOHp6Yk9e/YgOzsbwLP30M7OTq2ZxJs3b2L69OkIDw9HQEAARo8ejd9++w3As9mj0NBQODg44P79+8L5HzRoEL7++mu1j/fEiRMICgpCWVmZ8D4FBQVBJpPV6ReXL1/GxIkTIRKJ4OPjg0ePHmH58uXo06cP/vnPfwplNtbfAODJkycICQnB/PnzERERgZUrV6KsrKze9lVVVeHgwYMYNGgQpk2bhgEDBiAzMxM7duxQ+xiB5veRpvJ5e3vj9u3bCAkJwfbt22FnZ4dVq1bh/v37GrWPtRFdX1jtKPiau6qOcj5ycnJo1KhRzc5/7do16tOnDxUVFdW7HY2sO5k0aRKJxWKSSqUa1Xnp0iWSSCRUWlqqcXvra19z15wtXLiQjI2N6fHjx0T0bL1Ojx49aPbs2cI+crmcRo8eLbyeN28e3bhxQ3g9ceJE6tGjB5WUlBBR/Wt14uLiSCwWC+d4w4YNBIBCQkKEfVxdXQkArVmzhnJzc+nEiRMEgIYPH65yrA29FzX5+vqSSCSiqqqqBvdpqCx7e3sCQFu3bqX8/HySSqVkZ2dHIpGI0tPTm6xb07LS0tIoJiZGyKM8D/W5cOECAaANGzYQEdG3335LJiYmdPz48Sbb4uzsTE5OTkREVFVVRZaWliSRSKi6upqSk5Opc+fOBIAWLVpEP/30E33xxRdkZmZGACg1NVWj467v3NbXL8rKymjAgAHk4OBAlZWV5OPjQ1lZWSr5Gutvcrmc3N3dad68ecL2W7dukaGhoco5lMlkFBMTQ7179yZLS0tasWIFFRQUNOs4iJrfRzTJ9/TpU9q/fz8NHDiQjI2Naf78+XXOjSY6yue9Hknks6kl3DlVdYTzkZeXRwMHDlTrC7s+CoWChgwZQmvWrGlwn4Y+oI8fP04AaNKkSc2qe8qUKRQUFNSsvDW1ZHB27do1AkC7du0S0nx8fKhLly4kk8mIiCgpKYk++eQTIiI6d+4cAaj3Jzk5WaVNNc+Zj48PGRgYCAvzr1y5QgBo2LBhwj7KQYlCoRDSrK2tycTEpMFyG2Jvb0+WlpaN7tNQWcbGxtSzZ0+VtM8//5wAqAxa1dFUWUVFRTR37lyVY25scHbv3r06fU4ul6vVlpiYGDp06BARPev3Tk5O1KlTJ2G7i4sLAaCysjIhbfv27QSAZs2apVYdSg2d2/rSMzIyyNDQkIYPH07x8fEq25rqbzt37iQAdP36dZV8ymMhIjp27BhZWlpSr169aPPmzcIfES05jub2kebkUygUlJSURK+++ioZGBjQwoUL1W5/TR3h817PJPJlTaa36ruMlZSUhPnz58POzg7FxcUIDAzECy+8gEGDBuE///kPAPUuo+zZswcGBgbCZS+ZTIaYmBiVtIYudal7uUeXl79qX6LShf79+2PcuHH45JNPAAB//PEHqqur8fTpU2Hx9sGDBzF79mwAwPnz5yGRSEBEdX68vLwarGfChAlQKBTCuVFeAh83blydfWte5uzWrRvKy8s1Pq6CggJYWVlpnA8AbGxs6izGHjt2LADUWajf0rKCgoIwe/ZsZGVlITMzE5mZmaisrBS21+4blpaWAKBymUssFqvVlqVLl8Lb2xu7du1CZGQkKisrUVVVJWw3MHj2VWNiYiKk+fj4AHh2SbS1uLm5ISwsDOfOncPLL7+ssq2p/nb69GkAgL29vUo+5bEAQGFhIR4/fgxnZ2e89NJLMDMza3Gbm9tHmpNPJBJBIpHg5ZdfhoGBgU4/L1gtuhoWdjT8l4MqbZ2P2pcr8vLyqEuXLgSAIiMj6Y8//hD+OnR3d9foMoqTk1OdNtZOQz1/3ap7uUeXl79qX6JqLrQwlMbXX39NACg9PZ2CgoLo6tWrNGvWLBo6dChdvXqVQkNDhX3/8Y9/kImJicrsilJ1dbVKm2qfs71791LXrl0pNDSUpkyZQuvWrVOZ9alvxqh2WkPvRW2mpqbUp0+fRvdpqKwJEyaQsbGxSlplZSUBIE9Pzybr1qQsY2PjBmeGAFDfvn1V8j558oQAkJubm0btICJKT08nBwcH+u6774io7rmt7/xXVFQQAHr99dc1qquhc1tfukKhoFmzZtFf/vIXGjRoEFVWVgrbmupvbm5uBIDy8vJUttU+lqtXr9Lbb79N//M//0NDhgyhw4cPqzXjqO0+omm+CxcukK+vL4nFYhoxYgQdO3ZMZZZVE/z9p3U8c8b0W+1bznv16oVevXoBAFauXIk+ffrgrbfeQo8ePXDx4kUYGBjAy8tLyLdx40aMGjUKvr6++PDDDwE8WyANoN7bydW5xdzHxwclJSWYPHlyo/ulpaXBwsIChoaaR6wpKChAz549sWzZMtjY2MDd3R0bNmwAEam1wLhHjx4AgJ9//lnjurXJx8cHdnZ2WLt2LcrKyjBgwAAsWLAA58+fx8KFC1VmJF1dXVFeXo5NmzaplHH9+nXs3LmzwTqqq6tx5coVSKVSbN68GceOHUNERITasz5KIpEIcrm8yf169uyJ4uJijcpW8vPzQ0VFBS5evCikPXz4EADwyiuvaLWsJ0+e1JkRcnV1BfDsjsLaM1bKG1NsbGyEtOrqarXaEhAQgKqqKmGWWKFQNJlHGdpk/PjxatXRHNHR0Zg6dSr27duHK1euYM2aNcK2pvqb8lw1NVs9YMAA7Nu3D9nZ2Rg3bhzeffdduLi4YPfu3Xjy5InGbW5uH1E335kzZ+Dp6YkhQ4agtLQUKSkpSE1NxZQpU/T6Ltjnji6Hhh0J/+WgSpvnA7X+wlRnFqS+fbKzs1VmBrQ5m1IfY2NjcnBwaHSfhsq3t7evMztz9+5dAkBDhw5tsu7y8vJmz4LUbl9Lg9CuX7+eRCIRXblyRUhzdXUlb29vlf0qKirI0dGRANDcuXMpISGBVq9eTRMnThTW8shkMgJAtra2Qr5169aRk5MTffbZZ3Tq1Cn65ZdfKCsrS2X2wtbWlgCorAnq2bMnARBunOjbty+ZmprS7du3Gz2ed955h0QikbBurjbluXd2dq6zTS6Xk0QiIT8/PyFt586dZGNjQ3/++ScREW3ZsoUGDBggrOFqiDpl1dbYmrPLly+rzLYmJydTly5dhNmwxlhYWJBIJKLTp09TQkICde/enQDQuXPn6M6dO0K9Nd+TAwcOkJubW6Mzy7U9evSIAJCjo6NKen39QiqVkq+vr/B64cKFJBaL6ezZs0TUdH+7ePEiGRoakrW1NZ06dYrKy8vpzJkzZG5uTgAoJyen3jYWFxfThg0byMbGhrp160axsbF19mmNPtJUvrS0NHJzc6NOnTpRYGAgXbt2rbFTrRH+/tM6njljzw9bW1sATQeA1BaxWKz2zENtzs7OKCwsVElTBpVUJ7aWPv0FvGDBAixduhQDBw4U0sLCwrBq1SqV/YyMjHDmzBn4+Pjg2LFjCAkJQWFhIRISEmBmZoby8nJERUUBeBYnbtu2bZDJZBg+fDhKS0vxzjvv4LXXXsOIESPg4uKCnj174ujRo9iyZQvu3bsHAPj73/+OsrIybN68Gfn5+QCANWvW4OnTp5g+fTrMzc1x/vz5Ro8nICAARIS0tLQ621JSUrBkyRIAz4Labt68GZcuXRK2i8Vi/PzzzzA2NsacOXMQEREBqVSKjIwMYc1XdnY2bty4gdDQ0EbboU5ZmkhNTYVYLMaMGTMAPHs/zM3NYWRk1GTeqKgomJubY/Xq1XBycsKqVatgZWWFqKgolXVm27dvR1FRER48eID8/HycPXtW7ZnlK1euYOXKlQCendt169bh8uXL9faLAwcOwNvbW+U8WFpaorq6GlOmTMH+/fub7G8vvvgizpw5A1dXV0yfPh0SiQTp6el46aWXsGDBAmRnZ9c7Q2hhYYHw8HDk5uYiKioKv/zyi8r21uojTeVLT0/H2LFjkZOTg/j4ePTv31+t8850RNfDw46C/3JQpY8zZ8qZp507dxIRUf/+/QmAsA5FoVAIsylKIpGoztocIvXuYuvbty+Zm5trdGxK8fHxBIAuXLhQp/3qPKJGeeedl5dXk/s21T59e3xTbfv27aPo6GjhdXV1Nd25c4cOHjxI3bt3b5U6J02aREuWLGmVsomIMjMzyd3dvdXKr4+3t7dK2AhtamzGjjWPLvpIQ/j7T+t45ozpN2UU65pRtisqKursJ5PJAKDOmqGaM1c//PAD3NzcMH/+fAAQ1pSsX78ev//+O2JjY4W72b7//nsoFAo4OTkhPz8fd+7cEco5ceIELC0tcerUqUbb7uHhAZlM1mAkbuV6lPpm1/z9/SGRSLB582Yh7ZtvvoGNjQ2WLVsGANi6dSsGDhyIL7/8sk5+5VqTkSNHNtrG9m7Tpk2YO3cu3nnnHSHNwMAAvXv3xsiRI4X1idoWHx+PkydPtkoAz/LycsTFxWHv3r1aL7sh586dQ1ZWlspTLNpSzaDBDf1oejdrR6aLPsLaFg/OdCQ5ORkvv/yyyofP6NGj4e/vj0mTJmHOnDk4evSoWgtrO6r6Llds2rQJubm5AIDIyEiUlJQgNjZWeGRRRESEyuCtscsomzZtgru7O2JiYvDee+/By8sLAwcOhL+/P4qLiyGXy+u91KXu5R5dXv6qfYmqo/r3v/8NAPj4449Vnp3566+/Ijw8HJ9//nmr1Nu9e3ccPXoUS5cubVY4jsZkZ2cjKioKEolEq+U2JD8/H5GRkfjhhx+0EgqiPsqo+g1F16d6wlnU/unXr1+rtK09aus+wnRAV3N2HU1zpnWVl6kAkL29vZBeVlZG06ZNIwD06quv0r1797Td3Fan62lufbmMoqvLX9q6RAU9v6xZVFREixYtIkdHRzI2NqYRI0bQ9OnTac+ePUJQ2taUnZ2tckm1vamqqqKNGzdqFDxVE6WlpbRy5Urhc27u3LmUlpbWKnUx3dH1530HxE8I0Jbmdk7lh1btdUdlZWVkZ2dHAGjIkCFt8kWjTbr+ZdWXwdn9+/fJxcVFrce5aKqsrIzef/99+u2331TSpVIp9evXTytfuPo+OGOM6Z6uP+87IF5zpq9MTEzg7+8P4Nklmn379um4Re1LU5dR2kpbX/5qi0tUjDHGWhcPzvRYzSCnykXfRISYmBiMHz8e77zzDiZPniyswQoKClJZw3b//n28/vrrsLKywogRI4QFtQqFAtHR0RgzZgz8/PzQr18/iEQi4dbqxurQd2VlZVi1apWwgD84OBhSqVSnbZJIJIiMjMRHH32k9XJrDsDkcjkOHjyIhIQE9O7dW6t1McYYa0O6nrvrKLR9WZPo2aOKlNtfeOEFIiIKDg4mAMLDol9//XWytbUVHkGiDLaJ/wu5sGvXLuH12LFjiehZ0E4AdOPGDSJ6Fnpg2bJlQhuaqqM1zwfTL+DLmoyxJvDnvdbxZU191q1bN+H/JSUluHnzpjD7ogwD4eLignv37mH//v0AAHNzcyHPihUrEBQUJDyORTmDdPToUQAQHi9iYGCATZs2YdKkSWrVwRhjjLHWw4MzPfbo0SPh/y+88AJSU1OFmFh/+ctfhHTgWeiE2jp37gwAQugFZVwtZ2dnAEBsbCycnJywdetWPHnyBFu3btW4DsYYY4xpl+ZPZGZtpmbg0+HDh+P27dvCa3t7e5V9f//9d7XLjYuLg0KhwNdff438/HyEhoZix44dOHXqlNbqYIwxxljz8MyZHktPTxf+P2fOHJVo56mpqSoBGs+dO6d2uRYWFjh69ChSUlIwdOhQAMDt27cRFhamtToYY4wx1jw8ONNju3fvBgB4e3vD29sbw4cPFx5offLkSZV9b968qXa506ZNA/Ds8ULp6enCI1sePnyotToYY4wx1jx8WVOH7t27J/z/4cOHICKIRCJUVlZi4cKFuHr1Kry9vZGQkAAAGDBgAObOnYvPPvsMGzZsgEwmw6BBg/DLL79g4sSJcHZ2VonrVVlZCSMjI2GtGQA8ffoU165dw4YNG7BixQoAwPjx4wEAU6ZMUasOxtRVUlKicpOKPsvJycHx48dRWVmJN954A3379tV1k5ieevz4MSwsLNqkrub2S+7P7ZwObxXtUDS9lTg5OZn++te/CmEuANDQoUNp0qRJ9Le//Y0CAwMpKSmpTr7q6mpat24d9e/fn4yNjWnw4MGUnJxMRKTymBQAtGLFCkpISFBJCwoKouHDh9OyZcto4cKF9NZbb9GLL75Ia9asIblc3mQdrXU+mH5CM0JpyOVy2rhxI40cOZIMDQ2b3N/d3Z0++OCD5jZRI1lZWbRlyxaVtJKSEnr//ffJycmJfvzxx0bz79ixo8l+LZfLKSwsjPLy8lraXNaAHTt2UFhYGI0dO5ZGjRolPMasNftRRUUFRUZG0vDhw0ksFje7nLt379K+fftoxowZNHz48Ab306RfaiNfS/Dnvdbx45u0hTunKj4fHUNzBmdERE+ePKGuXbuq1QdmzZpFERERzWmeRlJSUsjPz0/lUWiFhYU0ZMgQcnFxoQcPHjSa//z582RiYqLWMT169IimTp1K2dnZLW43UxUbG0tdunQhuVxOxcXFNHXqVEpPT2+TfqRJv27M7du3G4xvSaRZv9RGvpbiz3utS+TLmowxrTM2Nkb37t1VwsE05NChQ63enuvXryMgIAAXLlxAp06dhPTAwEBcunQJqampQsiY+hQXF+PYsWOws7MTnrTRGCsrK6xZswY+Pj6QSqUwNTXVynGwZ2txe/XqBbFYLNzcBLRNP9KkXwPPYksmJydj/fr1Kul2dnaN5lO3X2qS78svv8TTp0/h6+ur8jvA9BPfEMAY69CICLNnz8bbb7+Nrl27CunJyck4efIkPD094e7u3mgZ69evx/Lly4WbZdQxePBgODk54YMPPmh221ldd+7c0eh9aGtEhBMnTsDDwwMjR45ESUmJRvk16Zea5DM1NcXSpUvh6OiImJgYlJaWatQu1rZ45oy1qsTERF03genY77//jmXLluHf//43+vbtKzzXVaFQ4OjRozhx4gRycnJw9uxZAM/uCl65ciWcnJxw79495Obm4qOPPsKgQYMAABkZGXj//ffx17/+FV27dsWGDRtQXFzc4OxUUlISfv311zrPNj1w4AAAoE+fPvDw8MCvv/4KFxcXrFu3Dl5eXsJ+cXFxmDFjRrNubPD09ERwcDBCQ0Ph6OiIH3/8EQEBAUhISMDo0aM1Lk9fNfaeSaVSfPXVVzh69CikUinee+89/Pjjj7C1tcU//vEPTJ06Va06Tpw4geTkZJSVlaGgoABBQUEAgOjoaJw6dUqlH12+fBmhoaH417/+BW9vb+zfvx8bN27El19+icjISPj7+wMAKioqsGPHDmRlZeHSpUuwtLTEtm3bIJFIADwL3L169WqUlpaie/fuqK6uVrnpqqaqqiocOnQI0dHRuHXrFgIDA7Fv3z44OTlpdC7V7Zea5vP29sbt27exZ88exMTE4MMPP8TChQsRHByMHj16aNRG1gZ0fWG1o+Br7qqU54N/2v9Pc5+t6erqSgBoyZIl9K9//Ys++eQTMjU1JbFYTJcvXyai+tfeODs7k5OTExERVVVVkaWlJUkkEmG7i4sLde3aVXg9c+ZMKiwsbLAdvr6+JBKJqKqqSiXd3t6eANDWrVspPz+fpFIp2dnZkUgkovT0dCIiSktLo5iYmDrHpK4LFy4QANqwYQMREX377bdkYmJCx48fV7uM9qCh96y6upqSk5Opc+fOBIAWLVpEP/30E33xxRdkZmZGACg1NVWjumr3F6L6+1FZWRkNGDCAHBwcqLKyknx8fCgrK0sl37x584RnDBMRTZw4kXr06EElJSUkl8vJ3d2d5s2bJ2y/desWGRoaqvQBmUxGMTEx1Lt3b7K0tKQVK1ZQQUFBs46DSL1+WR9N8j19+pT2799PAwcOJGNjY5o/f36dc6MJ/v7TOr4hQFu4c6ri89ExaGNwVlJSIqTFxsYSAJozZ45KHTW/pGJiYujQoUNERKRQKMjJyYk6deokbO/WrRsBoNjYWFIoFHTlyhWVOmqzt7cnS0vLOunGxsbUs2dPlbTPP/+cANDs2bOpqKiI5s6dSwqFos4xqevevXsEgCZNmiSkKe+K7kiaes9cXFwIAJWVlQlp27dvJwA0a9YsjepqaFBTX3pGRgYZGhrS8OHDKT4+XmXbuXPnGvyDJDk5mXbu3EkA6Pr16yr5lMdCRHTs2DGytLSkXr160ebNmxvth+oeR1P9siHNyadQKCgpKYleffVVMjAwoIULF6rd/pr4817r+MHnjLHWZWZmJvz/9ddfBwBcu3atwf2XLl0Kb29v7Nq1C5GRkaisrERVVZWwfffu3TAzM8PixYvxyiuvoLS0VKWO2goKCmBlZVUn3cbGps7C6LFjxwIAMjMzERQUhNmzZyMrKwuZmZnIzMxEZWWlsD07O7vJY1c+1/b+/ftCmlgsbjJfe9PUe2Zg8OyrxsTEREjz8fEB0LrBrd3c3BAWFoZz587h5ZdfVtl2/vx5SCQSlaegKH+8vLxw+vRpAHUfY6c8FgAoLCzE48eP4ezsjJdeeqnRfqiupvqlNvOJRCJIJBK8/PLLMDAwUKtPs7bBg7N2Ji4uDuHh4Rg3bhxGjx6NrKysJvPcu3cP8fHxmDlzJkaMGNEGrWSsfsq1LX369Glwn/Pnz2PQoEFwdHTE6tWr0aVLF5Xtb775Ji5evAhPT09kZGRg1KhRwnqb+ojFYlRXV9dJd3Z2RmFhoUqa8g63rl27IikpCePGjYOrq6vwk5OTAwBwdXWFp6dnk8erzwvXtamp96w+tra2AJq+c7EliAi3bt2CnZ0d/P398fTpU2FbUVERsrOzUV5eXiefQqHA3bt3hf0aMm/ePFy5cgUODg7w8vKCm5sbEhMT6+1v6mqqX2or38WLF+Hn5wdnZ2f8+uuv+Oqrr+o8FYbpDg/O2pEdO3Zg5cqViIyMxDfffINu3brh8ePHTeaztbXF+PHjkZiYiD///LMNWspY/e7cuQMAmDx5coP7BAQEoKqqCq+99hqAZ1+UNa1ZswaOjo44deoUDh06hKqqKqxevbrB8nr27Ini4uI66X5+fqioqMDFixeFtIcPHwIAXnnlFTx58qTOjIqrqyuAZ1/66sz4KH/fbGxshLSWfHHrq6bes/ooBz3KJ5S0hujoaEydOhX79u3DlStXsGbNGmGbq6srysvLsWnTJpU8169fx86dO4X3+sSJE43WMWDAAOzbtw/Z2dkYN24c3n33Xbi4uGD37t0qT2dRV1P9sqX5zpw5A09PTwwZMgSlpaVISUlBamoqpkyZ8tz8MdEu6Oh6aofTFtfcXV1dqV+/fs3OjwbWOLQGXoPQMaAFa8769+9PAOjRo0dC2sKFC2nKlCnCa5lMRgDI1tZWmeFjJwAAIABJREFUSLOwsCCRSESnT5+mhIQE6t69OwGgc+fO0Z07d8jExIT+/PNPInq2+NzCwoLc3d0bbMc777xDIpGIZDKZSrpcLieJREJ+fn5C2s6dO8nGxkYov7b61pxt2bKFBgwYIKy5quny5csqNwQkJydTly5d6Lvvvmuwve1RU++Z8rzVXG934MABcnNzq3OjRmMePXpEAMjR0VElvb5+JJVKydfXV3i9cOFCEovFdPbsWSJ6FvHf0dGRANDcuXMpISGBVq9eTRMnTqSSkhK6ePEiGRoakrW1NZ06dYrKy8vpzJkzZG5uTgAoJyen3jYWFxfThg0byMbGhrp160axsbF19ikvLycA5OzsXGebOv2yvj7XVL60tDRyc3OjTp06UWBgIF27dq2xU60R/rzXOl5z1p7oe3wfxmrasWMHvL29MXXqVMyfPx+LFy/GwIED8fXXXwMAysvLERUVBeDZpfdt27ZBJpMhKioK5ubmWL16NZycnLBq1SpYWVkhKioKJiYmKC8vx9/+9jds2rQJgYGBGDVqFL788ssG2xEQEAAiQlpamkq6WCzGzz//DGNjY8yZMwcRERGQSqXIyMgQ1oqpIzs7Gzdu3EBoaGidbampqRCLxZgxYwYAwMjICObm5jAyMlK7/PagqfdMafv27SgqKsKDBw+Qn5+Ps2fPwtBQvYhOV65cwcqVKwEAubm5WLduHS5fvlxvPzpw4AC8vb1V3kdLS0tUV1djypQp2L9/P4yMjHDmzBn4+Pjg2LFjCAkJQWFhIRISEmBmZoYXX3wRZ86cgaurK6ZPnw6JRIL09HS89NJLWLBgAbKzs+udIbSwsEB4eDhyc3MRFRWFX375RWV7SkoKlixZIhzH5s2bcenSJWG7Ov2yvj7XVL709HSMHTsWOTk5iI+PR//+/dU670w3REREum5ER5CYmIiZM2eiNU6nMr7Pxx9/DEtLS8yaNQsAsGXLFgDAtm3bkJmZia5du+LSpUt44403sHjx4jrliEQiuLq64vr161pvY22teT5Y2xGJRDh8+LAwuGivvLy84OLigm3btrVK+VlZWQgICIBUKlVJ9/HxgY2NDT799NNWqbe96N+/P27cuMGfB1rUUJ/TBf6817ojHIS2HfDy8oKXlxc+/vhj2NjYYPfu3QAAuVyOCRMmwM7ODgcPHoRIJML+/fvx9ttvw8nJqdF1PYw9T+Lj4zFq1CiEh4drPeBmeXk54uLisHfvXpX0c+fOISsrCwkJCVqtryNS54rAjRs30K9fvzZojf5rqM+xjoMHZ+1YXFwcUlJSkJmZKXy4KSNfjxw5UpdNY0yvdO/eHUePHsXSpUuxd+9elUttLZWdnY2oqCiVMAr5+fmIjIzEDz/8oJXwCu2dMqp+WVlZvU9y4BkXzdTX51jHwmvO2rGUlBQAQO/evYU0sViMwMBAjdbMMPY8kEgkiIyMrPMYJ22UW/NLUi6X4+DBg0hISFD53XwelZWVYdWqVcJdusHBwXpxGa69q93nWMfDg7N2TBnYsjWDODLWkTg4OLT6g8gNDQ0RFhbGX5549rDtyMhIIRTJZ599hmHDhum6WYzpPR6ctWMvvvgiAAgffkp//PEHvvvuO101izHGGGMtwGvO2gllMMuaEa7Dw8ORkJCAI0eOoKioCG+++SYKCgpQWFgo3DSgpAyG2BEDYDLGGGMdCc+ctQMNxfdxcHCAVCqFp6cnLly4gKioKMhkMkRHR6vc/dRUXB2mX3JycrBjxw5s3rwZv//+u66bwxhjrI3xzFk7IJFIsHv37jqzYcptp06dajT/mDFjMGbMGHzyySet1USmoZs3byIpKQkhISFCmkwmw8qVK/Hdd99h7969GDNmTIP54+LiEBwc3OhdbtXV1Vi1ahUWLVqEXr16abP5jDHGWhHPnLEOKS8vT2/LPnv2LNauXYvg4GAh7cGDBxgzZgxOnz4NqVTa6MAsIyMD4eHhTdYjFosRFhaG4OBg4YHdjDHG9B8PzliHk5ubCz8/P70s+/r16wgICEBcXBw6deokpAcGBuLSpUs4ePAgXnjhhQbzFxcX49ixY7Czs1OrPisrK6xZswY+Pj5CrCnGGGP6jQdnrEO5e/cuJk+ejAcPHuhd2USE2bNn4+2330bXrl2F9OTkZJw8eRKenp5wd3dvtIz169dj+f9n787joiz3//G/hoHEDUFTAYVEEFFRT5GRuaCVYi5UhqgcQDRNsTQNBTe+eSw0N9zzU3rcynLNwqUyP7j0IXA5blkKJlougCuxiizv3x/85j4MM8AM66Cv5+PBo7jmvpa575uZt/e1hYUZtcdqly5d4OzsXO1LSBARUdVgcEYmIz09HeHh4Zg5cyZCQ0Ph7e2N0NBQpKWlAQDWrVsHMzMzJTDJyMhAVFSUVtqmTZvw22+/ISUlBSEhIQCA+Ph4TJs2DU5OTkhNTYWvry+aNWuGzp07K5twV7RsADh8+DAcHBxw7NixMt9fdHQ0Tp8+jQEDBmilb968GQDg6OgILy8vNG7cGB4eHti/f7/WcatWrYKfnx+srKyMPrfe3t5Yt24dkpKSjM5LhuNkjifD33//XWN1VfSe4r1YxwlVie3btwtP538Zez4yMjLE1dVV5s6dq6Tdvn1bXF1dpW3btpKWliYiIs7OzjrllkwDIG5ubiIiUlBQIPv27ZP69esLAJk0aZIcO3ZMvvrqK2ncuLEAkNjY2AqVrfHdd99JgwYNZO/evWW+x5EjR4pKpZK8vDyt9DZt2ggAWbp0qSQnJ0t8fLw4ODiISqWSEydOiIhIXFycREVFKXnc3NyMOr9nzpwRALJgwQKD84gUvd/t27cbledxl5iYKEuWLNFKS09Pl/fee0+cnZ3l8OHDZeZfuXJludcuPz9fwsPD5caNG5Vt7mNp5cqVEh4eLn379pVevXpJQkKCeHp6yvTp06utzocPH0pkZKR0795d1Gp1hcu5efOmbNiwQfz8/KR79+6lHmfMPVUV+SqD339VbgfPZhXhzanN2PMxe/ZsASDJycla6Vu2bBEAEhYWJiL6g5KSafoCKFdXVwEgWVlZStry5csFgIwYMaJSZYsUfZmWp02bNmJtba2TbmlpKXZ2dlppX375pQCQgIAAuXfvnowZM0YKCwtLbVd5bt26JQBk4MCBBucRMZ3g7Pr16yZR9pEjR8Tf318ePXqkpN2+fVuee+45cXV1lTt37pSZ/+TJk9KgQQODrt39+/dl6NChkpSUZHD7ngQrVqyQRo0aSX5+vqSlpcnQoUPlxIkTMmLECImIiKjWunNycqRp06aV/qz/66+/Sv0sETHunqqKfJXF778qt4PdmmQSYmNjAUBny5vevXsDAH755ZdKlW9mVnSrF9/w2sfHB0DVbH+lVqvLPSYlJQU2NjY66ba2tlqTAwCgb9++AICEhASEhIQgICAAiYmJSEhIQEJCAnJzc5XXDemq1Oy1qtnyqy4xlQkenMxhGtauXYtWrVpBrVajSZMm2L17N7p164avv/4a8+bNq9a6LS0t0aJFC4OPj4+Px5w5c3TSy7sHDL2njMm3bds2bNmyBXl5eQaXR7WHwRmZBE3wdO3aNa30li1bAgCaNGlS5XXa29sDKP+Dsqqo1Wq9OzS0a9cOt2/f1krTfLA2bdoU0dHRePnll+Hm5qb8aJbGcHNzg7e3d7l1GzOBwJSYygQP4WQOk3H9+nWTvp9FBPv374eXlxd69uyJ9PR0o/Ibc08Zk69hw4aYOnUq2rZti6ioKGRmZhrVLqpZDM7IJGiekJUcBH/9+nUAwKuvvgrgv0GGZhsrEdEZnKtSqZCfn19unffu3auysg3ZFsvOzk6Z3FCcv78/Hj58iLNnzyppd+/eBQC88MILyMnJUTaO1vy4ubkpbTTkyZ9m+y9bW9tyj60qdXWChz6mNJnD0AkoNeny5csYNmwYZsyYgaCgIPTu3Ru//vorAMOulyH279+PkJAQZGVlKdcsJCQEGRkZ2LlzJ4KDg+Hl5QUAOH/+PPr37w+VSgUfHx/cv38fYWFhcHR0xBdffKGU+fDhQyxatAhjx45Ft27d0K9fP1y4cEF5PScnB6GhoRg/fjwiIiIwa9asUp9i5uXlYcuWLejcuTN8fX3RsWNHJCQkYOXKlUadS0PvKWPzDRkyBH/99RdCQ0OxfPlyODg4YPbs2XXyafoTodZ6VB8z7HPXZuz5yM7OFnd3d2ndurXWuLP3339fevTooQyif/PNNwWAREREyOXLl2XZsmXKGJAffvhBCgoKxMXFRRo2bCh//fWXUo5mjFbxsWGbN28WDw+PSpe9b98+adSokXz//fdlvse3335bVCqVZGRkaKXn5+eLu7u7+Pv7K2mrV68WW1tbefDggd6y9I05W7JkiXTs2FG+/vprnePPnz9foxMC6vIED31MaTKHoRNQalK7du3E2dlZRETy8vLE2tpa3N3djbpehtJ3zfSN4crKypKOHTuKk5OT5Obmio+PjyQmJmrlGzdunFy6dEn5vX///tKyZUtJT0+X/Px88fT0lHHjximvX7lyRczNzbWuX0ZGhkRFRUnr1q3F2tpaZs6cKSkpKRV6HyKG3VP6GJPv0aNHsmnTJunUqZNYWlrK+PHjdc6NMfj9V+U4IaCq8ObUVpHzkZGRIWFhYdK/f38JDQ2VsLAwmTdvnuTm5irHJCYmiqenpzRs2FD69+8viYmJ0qtXLwkMDJRt27ZJbm6uzJw5U+zs7GT37t1KPs0X4pIlS+Tu3bty+/Zt+eSTTyQzM7PSZf/0009ib28vMTExZb6/o0ePCgA5ePCgzmsPHjyQMWPGSFBQkMyZM0cCAgLKnKmn7wt+4sSJYmZmJq1atdI5fu3ataJWq+XKlStltrGkigZndX2CR0mmNpnDkAkoNSkqKkr5R0FhYaE4OzuLhYWF8roh18tQpV0zfemnTp0Sc3Nz6d69u2zcuFHrtePHjwsAvT/79u2T1atXCwC5ePGiVj7NexER+fbbb8Xa2lpatWolixcvlvT09Eq/j/LuqdJUJF9hYaFER0dLjx49xMzMTCZOnGhw+4vj91+VY3BWVXhzajO182HsF2J1GThwoEyZMqXaytcsKVDSkCFDtJ4AGKqiwVmfPn0EgFbwKyJy7do1ASA9e/YUkYoHUPryJSUlCQDx8PCoVNn6WFpaipOTk056mzZtxNHRUSvt5s2bAkC6desmfn5+EhMTI5cuXVJ+nJycBIBcunTJoGA5Oztb632ZqszMTFmzZo189NFH0rp1a63zbMj1MpQxwZlI0T8UzMzM5OzZs1rpq1evFnd391Lr8fHxEQCSk5OjlV78vXz++eeiUqmkT58+8tNPP1XJ+yjvnipNRfMlJSXJe++9J+bm5jJgwACj3oOGqX3ePwY4W5OoJm3cuBEHDhyolnEe2dnZWLVqFdavX6+Vfvz4cSQmJmLp0qVVXmdpHrcJHpzMUbaTJ0+ic+fOaNu2LebMmYNGjRqVm6cmJuSICK5cuQIHBwcEBgYq40mBojGnSUlJyM7O1slXWFiImzdvKseVZty4cbhw4QKcnJwwaNAgeHh4YMeOHQaNQS1NefdUVeU7e/Ys/P390a5dO5w+fRq7du3CgQMHKtxuqloMzuiJoBnEW9tLErRo0QK7d+/G1KlT9X4pVEZSUhLmz58Pd3d3JS05ORmRkZE4dOiQzjIl1amuT/AoydQmc1Tmy786BAUFIS8vT5kwUVhYWG6ekterOixatAhDhw7Fhg0bcOHCBXz44YfKa25ubsjOzsbChQu18ly8eBGrV69WrlN5A/E7duyIDRs2ICkpCS+//DLGjh0LV1dXrF27Fjk5OUa3ubx7qrL5YmJi4O3tjeeeew6ZmZk4cuQIYmNj8frrr9eJfwg8MWrvqd3jhY91tZnK+cjMzJRZs2YpY0nGjBkjcXFxtd0sSUpKkkWLFlVrHXl5efLJJ58YNQ6mJFSwW7MuT/DQx5Qmcxg6AaUmNWnSRFQqlRw8eFC2bt0qLVq0EABy/PhxuX79ukHXyxD3798XANK2bVut9IyMDAEg9vb2Slp8fLyMHDlS+X3ixImiVqvl6NGjIlK04n/btm2Vz4WtW7fKnDlzpH///pKeni5nz54Vc3Nzadasmfzwww+SnZ0tMTExYmVlJQDk6tWretuYlpYmCxYsEFtbW2nevLmsWLFC5xhNV3W7du10XjPkntJ3v5SXLy4uTjw8PMTCwkKCg4Pl999/L+tUG8VUPu8fI+zWpMdbw4YNERkZqTy1+Pe//40XX3yxtpsFJyenal+7ytzcHOHh4TX6xEyjfv36iIuLg7+/P0aNGoVp06YhPDwczZo1Q0xMDMzNzQEACxcuhKenJ6KiovDuu+9i0KBB6NSpEwIDA5GWlob8/HwMGzYMVlZWOHnypE49y5cvx71793Dnzh0kJyfj6NGjVVZ2cUFBQRARxMXFaaWr1Wr8/PPPsLS0xKhRoxAREYH4+HicOnVKWfjXEElJSbh06RKmTZum81psbCzUajX8/PwAAPXq1YOVlRXq1atncPnVbf78+bCyssKcOXPg7OyM2bNnw8bGBvPnz9da+Lms61WeCxcuYNasWQCKusvnzZuH8+fPIzs7G/PnzwcA3Lp1C8uWLcPmzZsxZMgQrWtgbW2NgoICvP7669i0aRPq1auHmJgY+Pj44Ntvv0VoaChu376NrVu3onHjxujatStiYmLg5uaGYcOGwd3dHSdOnMA//vEPTJgwAUlJSXqfEDZp0gQzZszAtWvXMH/+fJ0FtI8cOYIpU6Yo72Px4sU4d+6c8roh95S++6W8fCdOnEDfvn1x9epVbNy4ER06dDDovFPtUImI1HYjHgc7duzA8OHDwdNZhOfj8aBSqbB9+3YlMDAVHTp0wKVLl2r0/ho0aBBcXV2xbNmyaik/MTERQUFBiI+P10r38fGBra0tPv/882qptybUxvV63JV2v9QGft5XuZ18ckZEZIAnZTJHbVCpVOX+JCQk1HYzTUZp9ws9PhicEVGdUxsTPJ6UyRzVobzrJSUmTej7ad++fU022aTpu1/o8cLgjIjqjKysLMyePVuZ9Tl58uQa7dZxd3dHZGQk1qxZU+XlFg/A8vPzsWXLFmzduhWtW7eu0rpqUm1fr8dVyfuFHj8cc1ZF2Oeujefj8WCqY86IyHTw877KccwZERERkSlhcEZERERkQhicEREREZkQBmdEREREJoTBGREREZEJYXBGREREZEIM29SMDLZjx47aboJJ0OxByPNR95XcT5KIqDh+RlQ9rnNWRTTrvBARET2JGE5UmZ0MzoiozuMimET0GOEitERERESmhMEZERERkQlhcEZERERkQhicEREREZkQBmdEREREJoTBGREREZEJYXBGREREZEIYnBERERGZEAZnRERERCaEwRkRERGRCWFwRkRERGRCGJwRERERmRAGZ0REREQmhMEZERERkQlhcEZERERkQhicEREREZkQBmdEREREJoTBGREREZEJYXBGREREZEIYnBERERGZEAZnRERERCaEwRkRERGRCWFwRkRERGRCGJwRERERmRAGZ0REREQmhMEZERERkQlhcEZERERkQhicEREREZkQBmdEREREJoTBGREREZEJYXBGREREZEIYnBERERGZEAZnRERERCbEvLYbQERkjDt37mDPnj1aaadOnQIAfP7551rpjRs3xsiRI2usbUREVUElIlLbjSAiMlRubi6aN2+OrKwsqNVqAIDmY0ylUinH5eXlISgoCJs3b66VdhIRVdBOdmsSUZ1Sr149DBs2DObm5sjLy0NeXh7y8/ORn5+v/J6XlwcA8Pf3r+XWEhEZj8EZEdU5/v7+ePToUZnHWFtb45VXXqmhFhERVR0GZ0RU5/Tt2xfNmzcv9XULCwsEBATA3JzDaomo7mFwRkR1jpmZGfz9/fHUU0/pfT0vL48TAYiozmJwRkR10siRI0vt2rSzs0P37t1ruEVERFWDwRkR1Umenp545plndNItLCwQHBysNXOTiKguYXBGRHVWYGAgLCwstNLYpUlEdR2DMyKqs/75z38qy2ZouLi4oHPnzrXUIiKiymNwRkR1lpubGzp27Kh0YVpYWGD06NG13CoiosphcEZEdVpQUJCyU0BeXh78/PxquUVERJXD4IyI6rQRI0agoKAAAODh4QEXF5dabhERUeUwOCOiOu2ZZ55Bt27dAACjRo2q5dYQEVWezsbnO3bswPDhw2urPURERERPjBJhGADsLHVvk+3bt1dva8hoy5YtAwBMnTq1lltCFRUXF4fly5fz76uKpaen49NPP8WMGTNquylERAbRfB/oU2pwxkG1pmfnzp0AeG3quuXLl/MaVgMvLy+0a9eutptBRGSw0oIzjjkjoscCAzMielwwOCMiIiIyIQzOiIiIiEwIgzMiIiIiE8LgjIiIiMiElDpbk6iuunr1Kvbu3Yvc3Fy8+eabXDGeiIjqFD45ewK9+OKLCAsLq+1mVMrly5exdOlSrbSMjAxMmjQJ/fr1Q5cuXTB9+vRSA7NVq1Ypm2WXpqCgADNmzMDNmzerrN1ERETlYXD2BHJycoKlpWWt1X/jxo1K5T969Cjmzp2LyZMnK2l37txBnz59cPDgQcTHx6NPnz6l5j916pRBi5Wq1WqEh4dj8uTJuHr1aqXaTEREZCh2az6Bvv7661qr+9q1awgKCsKxY8cqlP/ixYsICgrCmTNnYGFhoaQHBwfj3LlziI2NxdNPP11q/rS0NHz77bdwcHBAQkJCufXZ2Njgww8/hI+PD+Lj49GwYcMKtZuIiMhQfHJGNebmzZsYPHgw7ty5U6H8IoKAgACMHj0aTZs2VdL37duHAwcOwNvbG56enmWW8fHHHyMsLKzcLs3iunTpAmdnZ0yfPr1C7SYiIjJGtQRnd+7cgZubGwoLCytdVmpqqtbvW7duRevWrbFw4cJKl21KddaEwsJC7Ny5E8HBwfDy8gIAREdHY/z48XBwcEBaWhqCg4Px9NNPo3PnzvjPf/4DAIiPj8e0adPg5OSE1NRU+Pr6olmzZujcuTO++eYbAMC6detgZmamBD0ZGRmIiorSStu0aRN+++03pKSkICQkRGnX4cOH4eDgUO7TtOjoaJw+fRoDBgzQSt+8eTMAwNHREV5eXmjcuDE8PDywf/9+reNWrVoFPz8/WFlZGX3uvL29sW7dOiQlJRmdl4iIyChSwvbt20VPslEWLlwoAGTv3r2VKufKlSvSrFkzrbS+ffsKALG3t69U2aZUp6F8fX3F19e3UmX89ddfAkDc3NxEROTGjRvSqFEjASCRkZHy559/ypdffikAxNPTUwoKCmTfvn1Sv359ASCTJk2SY8eOyVdffSWNGzcWABIbGysiIs7Ozjr3Tsm04nVrfPfdd9KgQYNy75eRI0eKSqWSvLw8rfQ2bdoIAFm6dKkkJydLfHy8ODg4iEqlkhMnToiISFxcnERFRSl53NzcjLrPz5w5IwBkwYIFBufRpyr+voiIqO4r4/tgR5UHZ4WFheLi4iIAZMCAARUuJy0tTTp27KjTlr1790q3bt3ks88+q3DZplSnMaoiOBPRDZDat2+v855btmwp9erVU353dXUVAJKVlaWkLV++XADIiBEjRER/wFMyTV9wJiKSn59fbrvbtGkj1tbWOumWlpZiZ2enlaYJMAMCAuTevXsyZswYKSwsLLVd5bl165YAkIEDBxqcRx8GZ0REJFJ2cFblEwJiYmKU2Xg//vgjLl++bPSGxMnJyXjttdfw+++/67w2ePBgDB48uEraWtt1mgp9469sbGy0unfNzIp6wBs0aKCk+fj4YMqUKbh8+XKl26BWq8s9JiUlBXZ2djrptra2Ol3offv2BQAkJCQgJCQEEyZMQGJiovJ6bm6u8rqFhQXatm1bZt3W1tYAdLu8iYiIqlqVjznbtWsXoqKiABQN4F67dm2px65fvx79+vVDcHAwXF1dERYWhry8PMyePRsXL15UjuvcuTPGjBmDlStXQqVSKT8A8Msvv8DR0VFJmzdvHvLy8rBr1y60aNECvr6+yMnJwZIlS/Dss89iyJAheOmll9C1a1fMnz8fjx49AgCj6tS8tzVr1sDb2xvjx4/Ha6+9hlmzZuHhw4cAgJCQEK18qampeOONN2BjY4OXXnrJoJmCps7e3h4A4ODgUCP1qdVqFBQU6KS3a9cOt2/f1krTzNhs2rQpoqOj8fLLL8PNzU350SyN4ebmBm9v73LrNmYCARERUaUY8ZitXKmpqTJjxgzJzc2Vli1bCgCxtrbW6grTCAgIEACyevVqEREZOnSoAJC5c+eKyH+7nUq2xdHRUSd90aJFStr+/fuVdE9PT8nOzpbQ0FDl9UePHklWVpZYWFgIAAkMDFSON6ZOX19fASAbNmwQEZHY2FgBIF27dpWcnBwREbG3t1fyRUREyKeffqr83rdvX6PPb3V1axrSHanvmJs3b2pdww4dOggAyc3NFZGiLm47OzutfCqVSlxcXHTaZEi3pouLi1hZWemkb9y4UQDImTNndNoWERGht6yKdmsOGjTI4Dz6sFuTiIhEyu7WrNInZ5s2bcLo0aPx1FNPYeLEiQCK1pXaunWr1nF79uzBl19+CQB44403ABStWg8A9erVK7OO4t1qGmPHjlXWn9q0aRMA4MSJE+jduzfq16+Ps2fPAih6imJhYYEGDRrAyckJQNGTvvKUrPPrr79W8mm6zzw9PVG/fn2cO3cOCxYsAACtWYEzZ85ESEgIbG1tARTNgKwNmZmZAID09HQlTfO0r7iMjAwAQH5+vlZ68SdXhw4dgoeHB8aPHw+g6CkUULRcxR9//IEVK1Yo3Yc//vgjCgsL4ezsjOTkZFy/fl0pZ//+/bC2tsYPP/xQZtu9vLyQkZGhvAeNwMBAuLu7Y/HixUranj17YGveoLwbAAAgAElEQVRriw8++KDMMotbunQpOnXqhG3btum8dvfuXQBAz549DS6PiIioIqosOBMRJCUlwdXVFUBRt55mFfo1a9ZoHatZfgEAWrRoAQCYPn06rl+/btDK7SXZ2NjA398fAPDdd9/h7t27WL9+PcaOHQsA+PTTT7FgwQIcOHAAIoLjx4/j77//BgDk5OQYXd93332n0361Wq2svbV3716dPPXr1wfw37FLFam3srKzszF//nwAwK1bt7Bs2TIsXLgQ165dAwBERkYiPT0dK1asULYsioiI0Areli9fjnv37uHOnTtITk7G0aNHYW5eNHRx4cKF8PT0RFRUFN59910MGjQInTp1QmBgINLS0pCfn49hw4bBysoKJ0+eVMqsV68erKysyg3Mg4KCICKIi4vTSler1fj5559haWmJUaNGISIiAvHx8Th16pRyvg2RlJSES5cuYdq0aTqvxcbGQq1Ww8/Pz+DyiIiIKsSIx2xl+umnn5QuO30/P//8s3Ls888/r6SnpqbqLa+0LsbS0uPi4pT0efPm6XQ/3bt3TyIiIqRdu3YyadIkcXBw0CnH0Do9PDyU3wsKCpTjNLNUGzVqVGp5pdVhiKrq1qwIY7sBq8vAgQNlypQp1VZ+QkKCeHp66qQPGTJExo0bV+ny2a1JREQiNdStuX79eqSmpkJElJ/PPvtMeX316tXK/2sGkgPA+fPnq6T+F198ER06dAAAzJs3DyNGjFBeu3DhAtzc3PDRRx8hKioKK1eurNQ2PMVnn+bl5Sn/r+nCK22zbaq8jRs34sCBA9UyazI7OxurVq3C+vXrtdKPHz+OxMREnY3WiYiIqkOVBGfXr19HSkqK0sWnMXjwYGWW2+7du5XV1TXjtABg5cqVWnn0be2Tn5+P1NRUZGdnl9mOMWPGAAAaN24MX19fJX3WrFlKub169QKAcncvKKvO4stq3Lt3Tynv/v37Oq8/LrKysrT+W1tatGiB3bt3Y+rUqeXeD8ZKSkrC/Pnz4e7urqQlJycjMjIShw4dQuPGjau0PiIiIn2qJDhbsGCB3oHS9vb2+Mc//gGgKNjRDJR/9913lfS9e/dixIgR2LNnDxYuXIjo6GgAQMuWLZVy5s2bh/nz58PCwkLrC7nkQPbAwECYm5sjICBAGe8G/HdwO1C0ZEZYWJjWkxfNWDRD6/znP/+JIUOGACha1w0ATp48iaysLHTp0gWzZ88GoB3IaJ6qFR9rplnGw5RlZWVh9uzZygD+yZMn19pkBg13d3dERkbqjGWsinKLB2D5+fnYsmWLsn0X1Y6rV69i5cqVWLx4Mf7444/abs4TSTNGtyZU9HrzPqHHihF9oHq9//77YmZmJo6OjjJ79mwlPTU1VSIiIsTGxkYZY6VWq5WlMjIzM2XKlCni6uoqNjY2MnDgQK1lMOLj46VDhw5iaWkpvXr1khs3bsjy5ctFpVIp5c2cOVOnPa+//rqcO3dOK+3kyZPi5uYm1tbW4u3tLefPn5cvvvhCWrZsKS4uLrJ582aj6ywoKJClS5fKq6++KuPHjxdvb28JDw+X7OxsERGZNWuW1pi7mTNnytatW7XSQkJCDD7PIrU75oyqBsec6ZeYmChLlizRSktPT5f33ntPnJ2d5fDhw2XmX7lyZbnnNT8/X8LDw+XGjRuVbW6NW7lypYSHh0vfvn2lV69eytjI6dOnV1udDx8+lMjISOnevbuo1eoKl3Pz5k3ZsGGD+Pn5Sffu3Us9zpjrXRX5NAoKCqR79+7y8OFDva//3//9n3h7ewsAMTMzk379+inX4b333it13LQ+R44ckX79+mktqfTKK69Ijx49ZOTIkfLbb79pHb99+3bp2rWrAJBOnTop3y8ahw4dUtr2/PPPy/bt2+Wnn36S1157TauOvn37yvPPPy8+Pj6yfv16ZbkjY9XkudL497//LZ06dZKuXbtKq1atlPdV1rUur50xMTECQKysrKRLly7i6ekpAMTS0lI8PT3F3d1dLC0tBYCkpKQY3WZD1ej2TVR9GJzVfab093X9+nWTKPvIkSPi7+8vjx49UtJu374tzz33nLi6usqdO3fKzH/y5Elp0KCBQef1/v37MnToUElKSjK4fbVtxYoV0qhRI8nPz5e0tDQZOnSonDhxQkaMGFHqOn5VJScnR5o2bVrpe7bknr4lGXO9qyJfcd9++60AkPXr15d6jGbdxHbt2ilpqamp8sorr4i1tbWcOnXK4Ppu3LghAKRt27ZKWmZmpowYMULMzc21HlKIiPz9999KQPLOO+/olHft2jUBIAkJCTrtdXJyUtIKCwtl79694uzsLO3atdMJBA1R0+dqw4YNAkC2bdumpO3Zs0eaNGkiX3zxRYXbuX//funbt6/WGqwl78979+5Ju3btqvWzgsHZY4LBWd1nKn9fV69elV69etV62b///rs4OjrKvXv3tNIHDhwoarVa4uPjy8z/4MEDmT17tt79YUtz7tw5cXd3l8zMTIOOr21ubm7Svn37Wq3f0HMbFxen1YNSXFnBmaHXu6ryFefj4yOOjo7SsWNHrf13S9LX/gsXLggAGTp0qFF16ivr6tWrAkC8vb31Ht+7d28BINu3b9d6LS8vT1lgvbw6RIoW1LazsxNnZ2dlwXRD1fS56tOnjwCQv//+Wyt9+/btsmDBggq3c9euXfL999+X2+aoqCiJiIiQzZs365zfqlBji9ASkem7efMmBg8erHfyTU2WLSIICAjA6NGjlTUCAWDfvn04cOAAvL294enpWWYZH3/8McLCwozaXqtLly5wdnbG9OnTDc5Tm65fv27S24eJCPbv3w8vLy/07NlTa4FrQxhzvasiX3Hnz5+Hi4sLQkND8fvvv5e7EHZJzzzzDAAo60JWhma8a2nj+7Zv3w47OzuMGzdO2X4OgLLOpIWFhUH12NnZ4aOPPsKVK1eMmoFeG+dKM3Fv2bJlWulvvfWWsuh5Rdo5cOBA9OvXr9z6J06ciH/84x+YOnUq2rZti6ioKJ1F0KsLgzOiOiQ9PR3h4eGYOXMmQkND4e3tjdDQUKSlpQEA1q1bBzMzM+XLPCMjA1FRUVppmzZtwm+//YaUlBSEhIQAKNqxYtq0aXByckJqaip8fX3RrFkzdO7cWVk0uqJllyY6OhqnT5/GgAEDtNI3b94MAHB0dISXlxcaN24MDw8P7N+/X+u4VatWwc/PT2snDkN5e3tj3bp1ygzyw4cPw8HBAceOHTMo/+XLlzFs2DDMmDEDQUFB6N27N3799VcAhp1LQ+zfvx8hISHIyspSzmdISAgyMjKwc+dOBAcHw8vLC0DRF1L//v2hUqng4+OD+/fvIywsDI6Ojvjiiy+UMh8+fIhFixZh7Nix6NatG/r164cLFy4or+fk5CA0NBTjx49HREQEZs2aVeoM7by8PGzZsgWdO3eGr68vOnbsiISEBJ0Z+OUx9HpXVb7iPv30U0yZMgVvv/02mjZtavRyOSdOnAAA9OjRw6h8+mzfvh0ASg0abG1tsWPHDmRnZ2P48OFayzgZy9fXF2q1GgcPHjQ4T22cq0mTJgEA5s6di9dff12ZyKdWq5XdhSrSzvr160OtVpdbf7169TB06FD89ddfCA0NxfLly+Hg4IDZs2dXy3JOxan+/8d5ih07dmD48OEokUwmYNiwYbhx4wamTp1a202hCoqLi8Py5csr9PeVmZkJDw8P+Pv748MPPwRQtPRMz549kZ+fj9OnT6NJkyZwcXHBlStXtOoomaZSqeDm5oaLFy+isLAQ33//PYYNG4acnBxMmjRJudfGjx+PjIwMxMbG4qWXXjK67LL4+/tj27ZtePTokfKvfwBwcnLCtWvXsHTpUvj7++PPP/9U2nP8+HF069YN8fHxiIuLU/4WOnTogEuXLhl8Xs+ePYtnn30WCxYswIwZMxAdHY2RI0di+/btBi2F4+rqisLCQvzxxx/Iz89H8+bN0bp1a5w7d87gc2kofefz+vXrcHR01ErPzs5Gt27dkJOTg0uXLmHYsGFYsmSJ1rqM77zzDkJDQ9G+fXsARUHquXPncPnyZTRo0AA9evRAly5d8PnnnwMoWl6mffv2yM/PV85tZmYm1q1bpzxFCAkJwfvvv681293Q9wEYdr31qWg+jbt372LmzJlYt24dAGDOnDmIjIzEmTNnlNUESrbf1dUVFy9eRFpaGn7++We8//77ePDgAU6cOKGcU0OoVCq0adMG27Ztw+3btxEdHY0tW7bA398f//M//6OzW4pKpVLO//LlyzF16lRMmzZN2bKu+OvF85T1d2hvb49Hjx4pW9OVpTbP1ZdffolJkyYhLS0NTZs2xfz58zFu3DiYmek+WzK2nSXbXN7nVl5eHr766issXrwYV65cwahRoxAaGqr1N2aMMuKtnRxzVodoNlvnT93/qYjZs2cLAElOTtZK37JliwCQsLAwETFsI3voGV/h6uoqALQGyS5fvlwAyIgRIypVtj5t2rQRa2trnXRLS0uxs7PTSvvyyy8FgAQEBMi9e/dkzJgxWmNJKrqR/cCBA5W0/Px8g/NHRUXJ119/LSJFA62dnZ3FwsJCed2Qc2mo0s6nvvRTp06Jubm5dO/eXTZu3Kj12vHjx0u9H/ft2yerV68WAHLx4kWtfJr3IlI00Nra2lpatWolixcvlvT09Eq/j/Kud2kqmk8jMjJSzp49q/yekpIilpaWEhgYWGr7NT+Wlpbi6OgoY8eOlcTExHLr0ldWs2bN5MMPP5T69etLkyZN5OrVq2UeX5yfn5+oVCpl8oC+e7+8v0MHBwext7c3qL21ea5ERO7evSsTJ04UtVotAGTw4MF6x4wa286SbTbkc0uk6G8+OjpaevToIWZmZjJx4kTD30wxT9yEgNTUVNmxY4dERkbWdlOqFCcE1H2V+fvSDI4t+aGkma3Vs2dPEal4AKUvX1JSkgAQDw+PSpWtj6WlpdZsMo02bdqIo6OjVppmBli3bt3Ez89PYmJi5NKlS8qPk5OTAJBLly7JlStXyq07Oztb631VRGZmpqxZs0Y++ugjad26tdY5MORcGsqY4EykKIg3MzPT+pISEVm9erW4u7uXWo+Pj48A0BkkXvy9fP7556JSqaRPnz7y008/Vcn7KO96l6ai+UREHj16JPb29noDVQsLC73LrRjz5V2e4mVpZiS++eabpQ6yL3kvZWRkSIcOHaR58+bKezamvY8ePZKnnnpK6x8npantc1Xc2bNnxdHRUQDoBEQVaWdl2pyUlCTvvfeemJuby4ABAyr0fmptQsCqVaswY8YMvPzyy+jduzcSExPLzXPr1i1s3LgRw4cPN+rRv8alS5cwb948+Pn5aY21AIq2eAoLCzO6TCJToHmMr9moXkPTndSkSZMqr1Oz1ZqDg0OVl61Wq1FQUKCT3q5dO9y+fVsr7emnnwYANG3aFNHR0Xj55Zfh5uam/GgGSLu5ucHb27vcuis7wP7kyZPo3Lkz2rZtizlz5qBRo0bl5qnOc6khIrhy5QocHBwQGBiotdD1vXv3kJSUpHdnjcLCQmWgtmbXE33GjRuHCxcuwMnJCYMGDYKHhwd27Nih9zoaqrzrXdX5AGDnzp2YPn261naDIoKtW7ciLy8Pq1atqshbqZDRo0dj1KhR2LNnDyIjIw3K06hRI3zzzTfIyclBQECA0XXGxMTg0aNHeOWVV8o9trbO1bFjx3DmzBmttK5du+LIkSNQqVTYtm1brbTz7Nmz8Pf3R7t27XD69Gns2rULBw4cqJKyi6u24GzlypWYNWsWIiMjsWfPHjRv3tygVabt7e3x6quvYseOHXjw4IHR9bq5uZU6UNHJyUlr5wCiuqR3794AoDPgWbN7w6uvvgrgv4GH5otZRHT+9lQqFfLz88utU/NFXR1l29nZKRMZivP398fDhw9x9uxZJU0zLuaFF15ATk6OzgewZuaWiODy5cvl1q35bLG1tVXSjAkwgoKCkJeXp0xmKG87OED3XFaHRYsWYejQodiwYQMuXLigjE0Eij4bs7OzsXDhQq08Fy9exOrVq5VzWN6A+o4dO2LDhg1ISkrCyy+/jLFjx8LV1RVr167V2gHFUOVd76rOV1hYiMWLF+sNanx9fdGiRQt89tlnNTYrDygaxN6pUyd8+OGHOudfc2+VvMfc3NywYcMGHD582Ki6Hj16hFmzZuHZZ5/F5MmTyzy2Ns9V48aN8cEHH+i8bycnJ7Rs2VJru8iaaGdMTAy8vb3x3HPPITMzE0eOHEFsbCxef/316plNbcRjNqNUdm0eVPKxaGXzmyJ2a9Z9lfn7ys7OFnd3d2ndurXWuLP3339fevToIXl5eSIi8uabbwoAiYiIkMuXL8uyZcuUhUR/+OEHKSgoEBcXF2nYsKH89ddfSjma7qviY682b94sHh4elS5bn7fffltUKpVkZGRopefn54u7u7v4+/sraatXrxZbW1t58OCB3rL0dSMuWbJEOnbsqIwNK+78+fMCQFkrad++fdKoUSOdtY9K06RJE1GpVHLw4EHZunWrtGjRQgDI8ePH5fr16wadS0Pcv39fAO0FS0WKurUAaI0Zio+Pl5EjRyq/a8boHD16VESKVvxv27atAJAxY8bI1q1bZc6cOdK/f39JT0+Xs2fPirm5uTRr1kx++OEHyc7OlpiYGLGyshIApY6JSktLkwULFoitra00b95cVqxYoXOMphu5+MKkGoZcb33XsqL5vvjiC3nllVf0vhcRkTFjxggA+de//qWk/fnnnwJAnnnmmVLzGer69esCQGxsbLS6MX///Xdp2LChNGnSRGtB2eTkZAEgt27d0lve1KlTde59zflu06aNVvrp06eld+/e4uTkJL///rvWa6Z2rjT3eHBwsNZnxN69ewWAbNiwoVLtLC4zM1MA6HSTixSt3efh4SEWFhYSHBysc94qo1bGnDVs2LBWgysGZ2SKKvv3lZGRIWFhYdK/f38JDQ2VsLAwmTdvntZ2LImJieLp6SkNGzaU/v37S2JiovTq1UsCAwNl27ZtkpubKzNnzhQ7OzvZvXu3kk8TUCxZskTu3r0rt2/flk8++URrjFtFy9bn6NGjAkAOHjyo89qDBw9kzJgxEhQUJHPmzJGAgIAyx4zoC84mTpwoZmZm0qpVK53j165dK2q1Whmf9tNPP4m9vb3ExMSU2WaNNWvWSJMmTeSFF16Q+Ph4WbFihdjY2Mjrr78u9+7dM+hclufXX3+VCRMmCFC0Fc6//vUvOXfunGRlZcnMmTOV8TRRUVGyadMmad68udaWcJot5KytrZXJAdeuXRMfHx9p2rSp2NrayjvvvKO1sv6xY8ekR48e0rhxY2nbtq188skn0rt3b5kwYYL87//+rxQUFJTa3ocPH8q6detk+PDhWumHDx+Wd955Rxn7s2jRIp3xcOVd79KupbH5vvnmG2nZsqU0a9ZM1q5dq/Me9uzZIx4eHgJA6tevLwsXLpTjx4+Ln5+fcr7ffffdCi96e/z4cSVQACATJkyQ8+fPK69rJvfY2dnJZ599Jt98840MHDhQGQT/888/65SZl5enjDcVKdpC6e2331bq6NOnj3h7e4uPj4+89dZbsmbNGr33oamdKxEROzs7ZfJEv379pF+/fvLSSy/Jnj17lGMq0s7ifvzxRxk9erTWNTly5Ijy+ooVK2TatGnVsu1bjQZn+/btUz5QrK2tZcKECTJhwgTJzMyUzMxM+eijjyQgIEAmT54sXl5esnz5cr3lVGVwVlBQIDt27JBRo0ZJ7969RUTku+++k3feeUdat24tDx48kFGjRkmzZs3E3d1da3uJnJwcWbhwobz99tvy/PPPy6uvviq//vqr8npiYqL4+vpKeHi4BAYGSq9eveT8+fNSUFAgR44ckSlTpkibNm3k5s2b4uXlJY6OjqX+6788DM7qPlOecGPsjMeqMHDgQJkyZUq1la/Zg7KkIUOGyLhx46qt3to4l4+70q5ldeV7EvFc1axaeXJWMrjKy8uTPn36SGBgoPIod+PGjQJA9u7dW27+ytZfcm+3GzduSKNGjQSAREZGyp9//qlMwy5+c44bN04uXbqk/N6/f39p2bKlMoW8Xbt24uzsrLxHa2trcXd3l9zcXPnll1+UPf8WLFgghw4dkrFjx1Z42xgGZ3UfgzNtqamp4urqWi2bC2dlZcl7772n9Y8pkaLuv/bt2xu1DISxyjuXmn+ll/VT/HPnSVfatayufBVR168pz1XNM4ngLCoqSgDtzVnz8/Nl48aNep8kVUe3Zsk0ffvxtWzZUurVqyci5a8LpHlfZa13pKnj/v37FX4vGgzOKi4pKUlWrFghixYtksuXL9daO0w5OHNwcBBAd6mO6vbrr7/KyJEjtdYEq6pySwZgt27dkiFDhlTrpu8itXcuH1f6rmV15nsS8VzVPJPYW/PIkSMAgNatWytparUawcHBsLa2rqlmaNE3w8LGxga5ubkAiqbLu7u768wMExEMGjQIADB16lQMGTIEn376KSIjI5Gbm6u1rYamDhsbmxp4R0+2y5cv68zUzcjIwKRJk9CvXz906dIF06dPh4uLi978q1atKnfWTUFBAWbMmFEle+mZiqysLMyePVuZ9Tl58mTEx8fXWP3u7u6IjIzEmjVrqrxczX6FAJCfn48tW7Zg69atWp9DVam2z+XjquS1rO58TyKeK9NSY8GZZh8qQ6a5m4ry1gUCKrbeUV1148YNky376NGjmDt3rtbU8Dt37qBPnz44ePAg4uPj0adPn1Lznzp1CjNmzCi3HrVajfDwcEyePFlr8+G6rGHDhoiMjFT+4fHvf/8bL774Yo22wcnJqdo3Ijc3N0d4eHi1fgGZwrkkorqvxoKzrl27AoDywaXx559/4vvvv6+pZhilvHWBgIqtd1QXXbt2Df7+/iZZ9sWLFxEUFIRVq1bBwsJCSQ8ODsa5c+ewZcsWZXFKfdLS0vDtt98avDiojY0NPvzwQ/j4+JS6KTQREVFFmZd/iPE0CzwWX516xowZ2Lp1K3bu3Il79+7hrbfeQkpKCm7fvo21a9dq5dcsZFjRVac1+R8+fKikaRafS09PV9KKv66RkZEBoKgL5PXXX0fbtm0xb9483LhxA6+88gouXryIEydOYNeuXQCA5ORkpKen46effsKdO3eURTVPnDgBe3t7pY6srCw0bNiwQu+ntt28eRODBw+u1Crg1VW2iCAgIACjR4/WWhV83759OHDgAAYOHAhPT88yy/j444/x//7f/8Pu3bsNrrdLly5wdnbG9OnT8emnn1ao7URERPpU+ZOzCxcuYNasWQCKnojMmzcP58+fh5OTE+Lj4+Ht7Y0zZ85g/vz5yMjIwKJFi7TG+Rw5cgRTpkxR8i9evBjnzp0zuP6rV68q3VPXrl3DihUrcOvWLcyfPx9A0fZQy5Ytw8KFC5VtcCIjI5Geno4VK1YoY4kiIiIgIoiJiYGPjw++/fZbhIaG4vbt29i6davSNTJ//nxYWVlhzpw5cHZ2xuzZs2FjY4M5c+Zg6dKlSh0ffPCB1krWNSU9PR3h4eGYOXMmQkND4e3tjdDQUCWIXLduHczMzJRrkJGRgaioKK20TZs24bfffkNKSgpCQkIAAPHx8Zg2bRqcnJyQmpoKX19fNGvWDJ07d8Y333xTqbIB4PDhw3BwcMCxY8fKfH/R0dE4ffq08uRSY/PmzQAAR0dHeHl5oXHjxvDw8NBZfXvVqlXw8/ODlZWV0efW29sb69atQ1JSktF5iYiISmXE7AGqZcbO1szIyBBXV1eZO3euknb79m1xdXWVtm3bSlpamoiIODs761zzkmkosW7cvn37pH79+gJAJk2aJMeOHZOvvvpKGjduLAAkNja2QmVrfPfdd9KgQQO9y6wUN3LkSFGpVDqrrrdp00YAyNKlSyU5OVni4+PFwcFBVCqVnDhxQkSKVn6OiopS8hi7lMSZM2eUZVIMxb8vIiISMZHZmlVBpVKV+5OQkFDbzTQZn3zyCRITEzF+/HglrXnz5pgzZw6SkpKUp4nFx2lp6EvTMDMzw6BBg5QxWp988gl69eqFkSNH4qOPPgIAZZNZY8vW8PHxQXp6OgYPHlzmcXFxcWjSpAnMzbV76FNSUmBnZ4cPPvgAtra28PT0xIIFCyAiWLlyJe7fv49169YpT2krQrPh+M8//1zhMoiIiEqqU8GZ6FnSouRP+/bta7uZJiM2NhYAdGanaTbQ/uWXXypVvplZ0e3ToEEDJc3HxwdA1czKVavV5R6TkpKid5kSW1tbnSCwb9++AICEhASEhIQgICAAiYmJSEhIQEJCgrKESkJCgkFdlZolYDQzkYmIiKpCtUwIINOgCZ6uXbuGTp06KemaJz5NmjSp8jrt7e0BwOCZj5WlVqv1TiZo166dzhMtzYzNpk2bIjo6Gjt27NBbppubG1xcXMoNMMtbE42IiKgi6tSTMzKO5glZyUHwmgUyX331VQD/DTI0s2tFBH///bdWHpVKhfz8/HLrvHfvXpWVbcgMTjs7O2VyQ3H+/v54+PCh1iSMu3fvAgBeeOEF5OTk6Dx1dXNzU9poyJM/zaxkW1vbco8lIiIyFIOzx1hYWBjc3d2xatUqpKSkKOlr1qxBjx498N577wGAEpR8/PHH+OOPP7BixQqli+/HH39EYWEhnJ2dkZycrAR2xRUPog4dOgQPDw9lnFtFy96/fz+sra3xww8/lPkevby8kJGRoSyVohEYGAh3d3csXrxYSduzZw9sbW3xwQcflHPm/mvp0qXo1KkTtm3bpvOaJtjr2bOnweURERGVh8HZY6x+/fqIi4uDv78/Ro0ahWnTpiE8PBzNmjVDTEyMMoh+4cKF8PT0RFRUFN59910MGjQInTp1QmBgINLS0pCfn49hw4bBysoKJ0+e1Kln+fLluHfvHu7cuYPk5GQcPXq00iAM28cAACAASURBVGXXq1cPVlZWqFevXpnvMSgoCCKCuLg4rXS1Wo2ff/4ZlpaWGDVqFCIiIhAfH49Tp04ZtV1YUlISLl26hGnTpum8FhsbC7VaDT8/P4PLIyIiKo9KpNhy/QB27NiB4cOHo0QymYBhw4YBAHbu3FnLLSnSoUMHXLp0qdbvlUGDBsHV1RXLli2rlvITExMRFBSks0eij48PbG1t8fnnnxtcFv++iIgIKPP7YCefnFGdt3HjRhw4cKBaZk1mZ2dj1apVWL9+vVb68ePHkZiYqLPROhERUWUxOKMK0+wrWdv7S7Zo0QK7d+/G1KlT9W5SXxma9eDc3d2VtOTkZERGRuLQoUPVuok2ERE9mRickdGysrIwe/ZsZQD/5MmTdbr8apq7uzsiIyOxZs2aKi+3eACWn5+PLVu2YOvWrWjdunWV1kVERARwnTOqgIYNGyIyMhKRkZG13RQtTk5OmD59erXWYW5ujvDw8Gqtg4iInmx8ckZERERkQhicEREREZkQBmdEREREJoTBGREREZEJKXVCgGbBUzIdmhmRvDZ1140bNwDwGhIRPek03wf66OwQEBcXh6ioqGpvFBFRVUlJScGZM2fw2muv1XZTiIiMomfXn506wRkRUV3DbbGI6DHC7ZuIiIiITAmDMyIiIiITwuCMiIiIyIQwOCMiIiIyIQzOiIiIiEwIgzMiIiIiE8LgjIiIiMiEMDgjIiIiMiEMzoiIiIhMCIMzIiIiIhPC4IyIiIjIhDA4IyIiIjIhDM6IiIiITAiDMyIiIiITwuCMiIiIyIQwOCMiIiIyIQzOiIiIiEwIgzMiIiIiE8LgjIiIiMiEMDgjIiIiMiEMzoiIiIhMCIMzIiIiIhPC4IyIiIjIhDA4IyIiIjIhDM6IiIiITAiDMyIiIiITwuCMiIiIyIQwOCMiIiIyIQzOiIiIiEwIgzMiIiIiE8LgjIiIiMiEMDgjIiIiMiHmtd0AIiJj5OXlITMzUystKysLAPDgwQOtdJVKBWtr6xprGxFRVWBwRkR1yv3799GqVSsUFBTovNa0aVOt3/v27YuYmJiaahoRUZVgtyYR1SktW7ZE7969YWZW9seXSqXCyJEja6hVRERVh8EZEdU5gYGB5R6jVqsxdOjQGmgNEVHVYnBGRHXOW2+9BXPz0kdlqNVqDBgwAM2aNavBVhERVQ0GZ0RU51hZWeG1114rNUATEQQEBNRwq4iIqgaDMyKqkwICAvROCgCAp556CoMHD67hFhERVQ0GZ0RUJw0ePBgNGjTQSbewsMCbb76Jhg0b1kKriIgqj8EZEdVJlpaWGDp0KCwsLLTS8/Ly8M9//rOWWkVEVHkMzoiozvL390deXp5WmpWVFfr161dLLSIiqjwGZ0RUZ7366qtaC89aWFhg5MiReOqpp2qxVURElcPgjIjqLHNzc4wcOVLp2szLy4O/v38tt4qIqHIYnBFRnTZy5Eila7Nly5bo2bNnLbeIiKhyGJwRUZ320ksvoVWrVgCAoKCgcrd1IiIydTorON64cQO//PJLbbSFiKhCunXrhps3b6JZs2bYsWNHbTeHiMhgfn5+OmkqEZHiCTt27MDw4cNrrFFERERET6oSYRgA7Cx1czo9B1MtGzZsGABg586dtdwSqijNP37491X1du3aBV9f39puBhGRQcp6GMbBGUT0WGBgRkSPCwZnRERERCaEwRkRERGRCWFwRkRERGRCGJwRERERmRAGZ0REREQmpNSlNIjqqqtXr2Lv3r3Izc3Fm2++CRcXl9puEhERkcH45OwJ9OKLLyIsLKy2m1Eply9fxtKlS7XSMjIyMGnSJPTr1w9dunTB9OnTSw3MVq1aBZVKVWYdBQUFmDFjBm7evFll7SYiIioPg7MnkJOTEywtLWut/hs3blQq/9GjRzF37lxMnjxZSbtz5w769OmDgwcPIj4+Hn369Ck1/6lTpzBjxoxy61Gr1QgPD8fkyZNx9erVSrWZiIjIUOzWfAJ9/fXXtVb3tWvXEBQUhGPHjlUo/8WLFxEUFIQzZ87AwsJCSQ8ODsa5c+cQGxuLp59+utT8aWlp+Pbbb+Hg4ICEhIRy67OxscGHH34IHx8fxMfHo2HDhhVqNxERkaH45IxqzM2bNzF48GDcuXOnQvlFBAEBARg9ejSaNm2qpO/btw8HDhyAt7c3PD09yyzj448/RlhYWLldmsV16dIFzs7OmD59eoXaTUREZIxqCc7u3LkDNzc3FBYWVrqs1NRUrd+3bt2K1q1bY+HChZUu25TqrAmFhYXYuXMngoOD4eXlBQCIjo7G+PHj4eDggLS0NAQHB+Ppp59G586d8Z///AcAEB8fj2nTpsHJyQmpqanw9fVFs2bN0LlzZ3zzzTcAgHXr1sHMzEwJejIyMhAVFaWVtmnTJvz2229ISUlBSEiI0q7Dhw/DwcGh3Kdp0dHROH36NAYMGKCVvnnzZgCAo6MjvLy80LhxY3h4eGD//v1ax61atQp+fn6wsrIy+tx5e3tj3bp1SEpKMjovERGRUaSE7du3i55koyxcuFAAyN69eytVzpUrV6RZs2ZaaX379hUAYm9vX6myTalOQ/n6+oqvr2+lyvjrr78EgLi5uYmIyI0bN6RRo0YCQCIjI+XPP/+UL7/8UgCIp6enFBQUyL59+6R+/foCQCZNmiTHjh2Tr776Sho3biwAJDY2VkREnJ2dde6dkmnF69b47rvvpEGDBuXeLyNHjhSVSiV5eXla6W3atBEAsnTpUklOTpb4+HhxcHAQlUolJ06cEBGRuLg4iYqKUvK4ubkZdZ+fOXNGAMiCBQsMzqNPVfx9ERFR3VfG98GOKg/OCgsLxcXFRQDIgAEDKlxOWlqadOzYUacte/fulW7duslnn31W4bJNqU5jVEVwJqIbILVv317nPbds2VLq1aun/O7q6ioAJCsrS0lbvny5AJARI0aIiP6Ap2SavuBMRCQ/P7/cdrdp00asra110i0tLcXOzk4rTRNgBgQEyL1792TMmDFSWFhYarvKc+vWLQEgAwcONDiPPgzOiIhIpOzgrMonBMTExCiz8X788UdcvnwZ7dq1M6qM5ORkvPbaa/j99991Xhs8eDAGDx5cJW2t7TpNhb7xVzY2Nlrdu2ZmRT3gDRo0UNJ8fHwwZcoUXL58udJtUKvV5R6TkpICOzs7nXRbW1udLvS+ffsCABISEhASEoIJEyYgMTFReT03N1d53cLCAm3bti2zbmtrawC6Xd5ERERVrcrHnO3atQtRUVEAigZwr127ttRj169fj379+iE4OBiurq4ICwtDXl4eZs+ejYsXLyrHde7cGWPGjMHKlSuhUqmUHwD45Zdf4OjoqKTNmzcPeXl52LVrF1q0aAFfX1/k5ORgyZIlePbZZzFkyBC89NJL6Nq1K+bPn49Hjx4BgFF1at7bmjVr4O3tjfHjx+O1117DrFmz8PDhQwBASEiIVr7U1FS88cYbsLGxwUsvvWTQTEFTZ29vDwBwcHCokfrUajUKCgp00tu1a4fbt29rpWlmbDZt2hTR0dF4+eWX4ebmpvxolsZwc3ODt7d3uXUbM4GAiIioUox4zFau1NRUmTFjhuTm5krLli0FgFhbW2t1hWkEBAQIAFm9erWIiAwdOlQAyNy5c0Xkv91OJdvi6Oiok75o0SIlbf/+/Uq6p6enZGdnS2hoqPL6o0ePJCsrSywsLASABAYGKscbU6evr68AkA0bNoiISGxsrACQrl27Sk5OjoiI2NvbK/kiIiLk008/VX7v27ev0ee3uro1DemO1HfMzZs3ta5hhw4dBIDk5uaKSFEXt52dnVY+lUolLi4uOm0ypFvTxcVFrKysdNI3btwoAOTMmTM6bYuIiNBbVkW7NQcNGmRwHn3YrUlERCJld2tW6ZOzTZs2YfTo0XjqqacwceJEAEXrSm3dulXruD179uDLL78EALzxxhsAilatB4B69eqVWUfxbjWNsWPHKutPbdq0CQBw4sQJ9O7dG/Xr18fZs2cBFD1FsbCwQIMGDeDk5ASg6ElfeUrW+fXXXyv5NN1nnp6eqF+/Ps6dO4cFCxYAgNaswJkzZyIkJAS2trYAimZA1obMzEwAQHp6upKmedpXXEZGBgAgPz9fK734k6tDhw7Bw8MD48ePB1D0FAooWq7ijz/+wIoVK5Tuwx9//BGFhYVwdnZGcnIyrl+/rpSzf/9+WFtb44cffiiz7V5eXsjIyFDeg0ZgYCDc3d2xePFiJW3Pnj2wtbXFBx988P+xd99hUV1r34B/w0BEFEEICkaIgCAiGpUosWInLypEoygEsRfsioqKHBMT7BAp6knsJMYWNSoaox7rSwD1szcwohHsUgQpwsDz/cE7+7idAQYYmME893VxKWvvVWbtzcyatVcpM823hYaGolWrVti5c6fCsZcvXwIAunbtqnJ6jDHGWGWorXFGREhOToa9vT2Aksd68lXo165dKzpXvvwCADRq1AgAMHfuXKSkpKi0cvu7GjZsCB8fHwDAgQMH8PLlS2zcuBHjxo0DAKxbtw7Lli3DkSNHQERISEjAq1evAAB5eXkVzu/AgQMK5ZdKpcLaW4cOHVKIU7duXQD/HbtUmXyrKjc3F0uXLgUAPH78GN9//z1WrFiBBw8eAABCQkKQlZWF8PBwYcui4OBgUeNtzZo1SEtLw4sXL/DkyROcOXMGurolQxdXrFgBFxcXhIWFYcqUKejfvz9atWqFESNGIDMzEzKZDEOHDkWDBg1w4cIFIc06deqgQYMG5TbM/fz8QESIi4sThUulUpw7dw76+voYOXIkgoODER8fj4sXLwr1rYrk5GTcuXMHc+bMUTgWGxsLqVQKLy8vldNjjDHGKqUC3WxlOn78uPDITtnPuXPnhHM//fRTIfzZs2dK0yvtEWNp4XFxcUL4kiVLFB4/paWlUXBwMNnZ2dG0adPI0tJSIR1V83R2dhZ+LyoqEs6Tz1KtX79+qemVlocq1PVYszIq+hiwuri7u9PMmTOrLf3ExERycXFRCB84cCCNHz++yunzY03GGGNENfRYc+PGjXj27BmISPj54YcfhONRUVHC/+UDyQHg2rVrasn/s88+Q8uWLQEAS5YswfDhw4VjN27cgIODA7799luEhYUhIiKiStvwvD37tLCwUPi//BFeaZtts6rbsmULjhw5Ui2zJnNzcxEZGYmNGzeKwhMSEpCUlKSw0TpjjDFWHdTSOEtJScHTp0+FR3xyAwYMEGa57d27V1hdXT5OCwAiIiJEcZRt7SOTyfDs2TPk5uaWWY4xY8YAAAwNDTFkyBAhfOHChUK63bp1A4Bydy8oK8+3l9VIS0sT0ktPT1c4/r7IyckR/aspjRo1wt69ezFr1qxy74eKSk5OxtKlS+Hk5CSEPXnyBCEhIThx4gQMDQ3Vmh9jjDGmjFoaZ8uWLVM6ULpJkyZo27YtgJLGjnyg/JQpU4TwQ4cOYfjw4di/fz9WrFiBgwcPAgAaN24spLNkyRIsXboUenp6og/kdweyjxgxArq6uvD19RXGuwH/HdwOlCyZMW/ePFHPi3wsmqp5fvXVVxg4cCCAknXdAODChQvIyclBmzZtEBQUBEDckJH3qr091ky+jIc2y8nJQVBQkDCAf/r06RqbzCDn5OSEkJAQhbGM6kj37QaYTCZDdHS0sH0X04z79+8jIiICq1atwl9//aXp4vwjycfo1oTKXm++T9h7pQLPQJWaMWMG6ejokJWVFQUFBQnhz549o+DgYGrYsKEwxkoqlQpLZbx+/ZpmzpxJ9vb21LBhQ3J3dxctgxEfH08tW7YkfX196tatG6WmptKaNWtIIpEI6S1YsEChPJ6ennT16lVR2IULF8jBwYGMjY3Jzc2Nrl27Rj/99BM1btyYmjdvTtu2batwnkVFRRQaGkp9+vShiRMnkpubGwUGBlJubi4RES1cuFA05m7BggW0fft2UZi/v7/K9Uyk2TFnTD14zJlySUlJtHr1alFYVlYWTZ06lWxtbenUqVNlxo+IiCi3XmUyGQUGBlJqampVi1vjIiIiKDAwkHr27EndunUTxkbOnTu32vLMz8+nkJAQ6tSpE0ml0kqn8+jRI9q8eTN5eXlRp06dSj2vItdbHfHkioqKqFOnTpSfn6/0+P/+7/+Sm5sbASAdHR3q27evcB2mTp1a6rhpZU6fPk19+/YVLanUu3dv6tKlC3l7e9PNmzdF5+/atYs++eQTAkCtWrUSPl/kTpw4IZTt008/pV27dtHx48fpf/7nf0R59OzZkz799FPy8PCgjRs3CssdVVRN1pXcpk2bqFWrVvTJJ5/QRx99JLyusq51eeU8efIkAaAGDRpQmzZtyMXFhQCQvr4+ubi4kJOTE+nr6xMAevr0aYXLrKoa3b6JVR9unNV+2vT3lZKSohVpnz59mnx8fKigoEAIe/78ObVv357s7e3pxYsXZca/cOECGRgYqFSv6enpNHjwYEpOTla5fJoWHh5O9evXJ5lMRpmZmTR48GA6f/48DR8+vNR1/NQlLy+PTExMqnzPvrun77sqcr3VEe9tv/32GwGgjRs3lnqOfN1EOzs7IezZs2fUu3dvMjY2posXL6qcX2pqKgEgGxsbIez169c0fPhw0tXVFXVSEBG9evVKaJBMmDBBIb0HDx4QAEpMTFQor7W1tRBWXFxMhw4dIltbW7Kzs1NoCKqiputq8+bNBIB27twphO3fv5+MjIzop59+qnQ5Dx8+TD179hStwfru/ZmWlkZ2dnbV+l7BjbP3BDfOaj9t+fu6f/8+devWTeNp37p1i6ysrCgtLU0U7u7uTlKplOLj48uMn5GRQUFBQUr3hy3N1atXycnJiV6/fq3S+Zrm4OBALVq00Gj+qtZtXFyc6AnK28pqnKl6vdUV720eHh5kZWVFjo6Oov1336Ws/Ddu3CAANHjw4ArlqSyt+/fvEwByc3NTen737t0JAO3atUt0rLCwUFhgvbw8iEoW1LawsCBbW1thwXRV1XRd9ejRgwDQq1evROG7du2iZcuWVbqcv/76K/3+++/lljksLIyCg4Np27ZtCvWrDjW2CC1jTPs9evQIAwYMUDr5pibTJiL4+vpi9OjRwhqBABATE4MjR47Azc0NLi4uZabx3XffYd68eRXaXqtNmzawtbXF3LlzVY6jSSkpKVq9fRgR4fDhw3B1dUXXrl1FC1yroiLXWx3x3nbt2jU0b94cAQEBuHXrVrkLYb/r448/BgBhXciqkI93LW18365du2BhYYHx48cL288BENaZ1NPTUykfCwsLfPvtt7h3716FZqBroq7kE/e+//57UfiXX34pLHpemXK6u7ujb9++5eY/efJktG3bFrNmzYKNjQ3CwsIUFkGvLtw4Y6wWycrKQmBgIBYsWICAgAC4ubkhICAAmZmZAIANGzZAR0dH+DDPzs5GWFiYKGzr1q24efMmnj59Cn9/fwAlO1bMmTMH1tbWePbsGYYMGQJTU1O0bt1aWDS6smmX5uDBg7h06RI+//xzUfi2bdsAAFZWVnB1dYWhoSGcnZ1x+PBh0XmRkZHw8vIS7cShKjc3N2zYsEGYQX7q1ClYWlri7NmzKsW/e/cuhg4divnz58PPzw/du3fH9evXAahWl6o4fPgw/P39kZOTI9Snv78/srOzsWfPHowaNQqurq4ASj6Q+vXrB4lEAg8PD6Snp2PevHmwsrLCTz/9JKSZn5+PlStXYty4cejQoQP69u2LGzduCMfz8vIQEBCAiRMnIjg4GAsXLix1hnZhYSGio6PRunVrDBkyBI6OjkhMTFSYgV8eVa+3uuK9bd26dZg5cybGjh0LExOTCi+Xc/78eQBAly5dKhRPmV27dgFAqY0Gc3Nz7N69G7m5uRg2bJhoGaeKGjJkCKRSKY4dO6ZyHE3U1bRp0wAAX3/9NTw9PYWJfFKpVNhdqDLlrFu3LqRSabn516lTB4MHD8bDhw8REBCANWvWwNLSEkFBQdWynNPbJP/XnSfYvXs3hg0bhneCmRYYOnQo4uPjha2uWO2TmpqK+Pj4Sv19vX79Gs7OzvDx8cHixYsBlCw907VrV8hkMly6dAlGRkZo3rw57t27J8rj3TCJRAIHBwfcvn0bxcXF+P333zF06FDk5eVh2rRpGDp0KFJTUzFx4kRkZ2cjNjYWnTt3rnDaZfHx8cHOnTtRUFAgfPsHAGtrazx48AChoaHw8fHB33//LZQnISEBHTp0QHx8POLi4jBr1iwAQMuWLXHnzh2V6/XKlSto164dli1bhvnz5+PgwYPw9vbGrl27VFoKx97eHsXFxfjrr78gk8lgZmaGpk2b4urVqyrXpaqU1WdKSgqsrKxE4bm5uejQoQPy8vJw584dDB06FKtXrxatyzhhwgQEBASgRYsWAEoaqVevXsXdu3dhYGCALl26oE2bNvjxxx8BlCwv06JFC8hkMqFuX79+jQ0bNgi9CP7+/pgxY4ZotruqrwNQ7XorU9l4ci9fvsSCBQuwYcMGAMCiRYsQEhKCy5cvC6sJvFt+e3t73L59G5mZmTh37hxmzJiBjIwMnD9/XqhTVUgkEjRr1gw7d+7E8+fPcfDgQURHR8PHxwf//ve/FXZLkUgkQv2vWbMGs2bNwpw5c4Qt694+/nacsv4OmzRpgoKCAmFrurJosq5+/vlnTJs2DZmZmTAxMcHSpUsxfvx46Ogo9i1VtJzvlrm8963CwkL88ssvWLVqFe7du4eRI0ciICBA9DdWEWW0t/ZwzxljtcTy5cuRlJQk7GUKAGZmZli0aJGwRhug/PFGWY88dHR00L9/f1haWgr5dOvWDd7e3vj2228BlPRSVSbtssTFxcHIyEjUMAOAp0+fwsLCArNnz4a5uTlcXFywbNkyEBEiIiKQnp6ODRs2YObMmZXKF/jvUj3nzp0DAHh4eCArK0vlNQr9/f3x3XffASj5Fm9qaorExMQK1WVVyNN/m4GBAaKjo5GSkoIePXpg0KBBog+N8+fPY8OGDXBwcIBEIoFEIsGxY8fw7NkznD17Fv/+97+RkJAg2o/WxsYGNjY2wu8HDhyApaUlQkNDMWPGDDx8+BBLly4tt2FWlvKut7rjyf3444+YOnWq8Pu0adOgr6+PsLCwUuMkJSVBKpXio48+wvTp09G3b19cvHixQo0NuezsbPz+++8YNmwY9uzZg8TERGzZsqXcbexmzpwJLy8vhIaG4siRIxXOV05XV7fcvOQ0WVe+vr7466+/MHnyZLx69QqTJk2Cp6en0h7dypSzIvT09DBy5Ehcv34du3fvFha4nzJlilrSF6nAALVa49mzZ7R7924KCQnRdFHUiicE1H5V+fuSD459dyC7fLZW165diUj5AO53w6Bk8KuyeMnJyQSAnJ2dq5S2Mvr6+qLZZHLNmjUjKysrUZh8BliHDh3Iy8uLTp48SXfu3BF+rK2tCQDduXOH7t27V27eubm5otdVGa9fv6a1a9fSt99+S02bNlW6Tdvb3q1LVZVWn6WFBwUFkY6ODl25ckUUHhUVRU5OTqXm4+HhQQAUBom//Vp+/PFHkkgk1KNHDzp+/LhaXkd517s0lY1HRFRQUEBNmjQRLW0k/9HT01O63Iqq97Uq3k5LPiNx0KBBpQ6yf/deys7OppYtW5KZmZnwmitS3oKCAvrggw/I3d293LJquq7eduXKFbKysiIANHny5CqXsyplTk5OpqlTp5Kuri59/vnnlXo9/6gJAXfu3MGSJUvg5eUlGmuhqsePH2PLli0YNmxYhR49MFbd5N348o3q5eS9FkZGRmrPU77VmrKemqqSSqUoKipSCLezs8Pz589FYR9++CEAwMTEBAcPHkSvXr3g4OAg/MgHSDs4OMDNza3cvKs6wP7ChQto3bo1bGxssGjRItSvX7/cONVZl3JEhHv37sHS0hIjRowQLXSdlpaG5ORkpTtrFBcXCwO15bueKDN+/HjcuHED1tbW6N+/P5ydnbF7926l11FV5V1vdccDgD179mDu3Lmi7QaJCNu3b0dhYaFaejdVNXr0aIwcORL79+9HSEiISnHq16+Pffv2IS8vD76+vhXO8+TJkygoKEDv3r3LPVdTdXX27FlcvnxZFPbJJ5/g9OnTkEgk2Llzp0bKeeXKFfj4+MDOzg6XLl3Cr7/+WqUezNK8d40zBweHKu2B2KRJE/Tp0we7d+9GRkaGGkvGWNV0794dABQGPMt3b+jTpw+A/zY85B/MRKQwA0wikUAmk5Wbp/yDujrStrCwECYyvM3Hxwf5+fm4cuWKECYfF9OxY0fk5eUpvAHLZ24REe7evVtu3vK/bXNzcyGsIg0MPz8/FBYWCpMZytsODlCsy+qwcuVKDB48GJs3b8aNGzeEsYlAyXtjbm4uVqxYIYpz+/ZtREVFCXVY3oB6R0dHbN68GcnJyejVqxfGjRsHe3t7rF+/XrQDiqrKu97qjldcXIxVq1YpbdQMGTIEjRo1wg8//FBjs/KAkkHsrVq1wuLFixXqX35vvXuPOTg4YPPmzTh16lSF8iooKMDChQvRrl07TJ8+vcxzNVlXhoaGmD17tsLrtra2RuPGjUXbRdZEOU+ePAk3Nze0b98er1+/xunTpxEbGwtPT8/qmU1dgW62WgVV7FatavzqwI81a7+q/H3l5uaSk5MTNW3alJ48eSKEz5gxg7p06UKFhYVERDRo0CACQMHBwXT37l36/vvvhYVEjx49SkVFRdS8eXOqV68ePXz4UEhH/vhKJpMJYdu2bSNnZ+cqp63M2LFjSSKRUHZ2tihcJpORk5MT+fj4CGFRUVFkbm5OGRkZStNS9hhx9erV5OjoSDt27FA4/9q1awRAWCspJiaG6tevr7D2UWmMjIxIIpHQsWPHaPv27dSoUSMCQAkJCZSSkqJSXaoiPT1dYcFSopLHWgCoSZMmQlh8fDx5e3sLQo8CegAAIABJREFUv0+ePJmkUimdOXOGiEpW/LexsSEANGbMGNq+fTstWrSI+vXrR1lZWXTlyhXS1dUlU1NTOnr0KOXm5tLJkyepQYMGBIDu37+vtIyZmZm0bNkyMjc3JzMzMwoPD1c4R/4Y+e2FSeVUud7KrmVl4/3000/Uu3dvpa+FiGjMmDEEgL755hsh7O+//yYA9PHHH5caT1UpKSkEgBo2bCh6jHnr1i2qV68eGRkZiRaUffLkCQGgx48fK01v1qxZCve+vL6bNWsmCr906RJ1796drK2t6datW6Jj2lZX8nt81KhRoveIQ4cOEQDavHlzlcr5ttevXxMAhcfkRCVr9zk7O5Oenh6NGjVKod6q4h+5CC03zpg2qurfV3Z2Ns2bN4/69etHAQEBNG/ePFqyZIloO5akpCRycXGhevXqUb9+/SgpKYm6detGI0aMoJ07d9KbN29owYIFZGFhQXv37hXiyRsUq1evppcvX9Lz589p+fLlojFulU1bmTNnzhAAOnbsmMKxjIwMGjNmDPn5+dGiRYvI19e3zDEjyhpnkydPJh0dHfroo48Uzl+/fj1JpVJhfNrx48epSZMmdPLkyTLLLLd27VoyMjKijh07Unx8PIWHh1PDhg3J09OT0tLSVKrL8ly/fp0mTZpEQMlWON988w1dvXqVcnJyaMGCBcJ4mrCwMNq6dSuZmZmJtoSTbyFnbGxMW7ZsIaKS8YkeHh5kYmJC5ubmNGHCBNHK+mfPnqUuXbqQoaEh2djY0PLly6l79+40adIk+s9//kNFRUWlljc/P582bNhAw4YNE4WfOnWKJkyYIIz9WblypcJ4uPKud2nXsqLx9u3bR40bNyZTU1Nav369wmvYv38/OTs7EwCqW7curVixghISEsjLy0uo7ylTplR60duEhAShoQCAJk2aRNeuXROOR0dHEwCysLCgH374gfbt20fu7u4EgAYMGEDnzp1TSLOwsFAYb0pUsoXS2LFjhTx69OhBbm5u5OHhQV9++SWtXbtW6X2obXVFRGRhYUEAyNTUlPr27Ut9+/alzp070/79+4VzKlPOt/3xxx80evRo0TU5ffq0cDw8PJzmzJlTLdu+1brGWVFREZ0+fZpmzpxJzZo1o0ePHpGrqytZWVlRRkYG5eXl0YoVK2js2LH06aefUp8+fej69euiNN5uXMkHscpfV1ZWFoWGhorC3sWNM1YdtOHvqzQVWQleXdzd3WnmzJnVlr58D8p3DRw4kMaPH19t+WqiLt93pV3L6or3T8R1VbNq3YQAmUyGDz74AD/++CMePHiA6OhoBAcHo1+/ftDT08P06dPh6emJjRs34sKFC9DR0UGfPn2QnZ2tNL3x48eLpoPLn2W/Hcbeb/fv30dERARWrVqFv/76S9PFYf9ny5YtOHLkSLUs6Jibm4vIyEhs3LhRFJ6QkICkpKQqjU2tKvlSFmX9JCYmaqx82qa0a1ld8Sqjtl9TristU4GWXI2T75eXnp4uhCUkJCidKguAYmJihPPwTs+XKksAvO3d+NqAe87KlpSURKtXrxaFZWVl0dSpU8nW1pZOnTpVZvyIiIhy732ZTEaBgYGV7uLWpr+vd1laWhKguFRHdbt+/Tp5e3uLNiFWV7pZWVmisMePH9PAgQOrddN3Is3V5ftK2bWsznj/RFxXNa/W9ZzJyWdANGzYUAi7cOECnJycFGZrERH69++vqaL+I6Smpmpt2mfOnMHXX38tmn304sUL9OjRA8eOHUN8fDx69OhRavyLFy9i/vz55eYjlUoRGBiI6dOni/a3q81ycnIQFBQkzPqcPn064uPjayx/JycnhISEYO3atWpPV75fIVDSIx8dHY3t27ejadOmas1LTtN1+b5691pWd7x/Iq4r7aLVjTNlylurh1WPBw8ewMfHRyvTvn37Nvz8/BAZGSlarX7UqFG4evUqoqOjhfWPlMnMzMRvv/2m8vpTDRs2xOLFi+Hh4VHqvoO1Sb169RASEiJ8ydm0aVONbxFmbW1d7RuR6+rqIjAwsFo/gLShLhljtV+ta5yVt1ZPaVRZn4kp9+jRIwwYMAAvXrzQurSJCL6+vhg9erRo4cmYmBgcOXIEbm5ucHFxKTON7777DvPmzavQWjVt2rSBra1ttTcoGGOM/fNodeMsPz8fAES9E56enrCxscGSJUswduxY/PLLLwgODsbMmTMxevRoABAWQpTHByAssPjdd9/hr7/+Qnh4ON68eQMA+OOPP0S9bvL4VVn1WltkZWUhMDAQCxYsQEBAANzc3BAQECAs/rlhwwbo6OgIDZPs7GyEhYWJwrZu3YqbN2/i6dOn8Pf3BwDEx8djzpw5sLa2xrNnzzBkyBCYmpqidevW2LdvX5XSBoBTp07B0tISZ8+eLfP1HTx4EJcuXRIWA5Xbtm0bAMDKygqurq4wNDSEs7OzwgKPkZGR8PLyQoMGDSpct25ubtiwYQOSk5MrHJcxxhgrVQUGqNWYnJwcWrJkiTDQf8KECXT58mXheFlr9SQnJ9P06dOFuGvWrKGMjAyV1mciUm1NHk2p6ISA7Oxssre3p6+//loIe/78Odnb25ONjQ1lZmYSEZGtra3CNX83DG9NkCgqKqKYmBiqW7cuAaBp06bR2bNn6ZdffiFDQ0MCQLGxsZVKW+7AgQNkYGBAhw4dKvM1ent7k0QiUVjYs1mzZgSAQkND6cmTJxQfH0+WlpYkkUjo/PnzRFSyuGBYWJgQp6LLH1y+fFm0kKkqtOHvizHGmObVunXOmHIVbZwFBQURANFq8kT/Xehw3rx5RFT5zazt7e0JgGiW3Zo1awgADR8+vEppE5FodfXSNGvWjIyNjRXC9fX1ycLCQhT2888/EwDy9fWltLQ0GjNmjGiF7oo2zh4/fkwAVNo8WI7/vhhjjBHV4tmarGpiY2MBQGEAtHyPxj///LNK6cs34jYwMBDCPDw8AECl/Q3LI5VKyz3n6dOnotm8cubm5qLJAQDQs2dPAEBiYiL8/f3h6+uLpKQkJCYmIjExUXjMnZiYqNKjSmNjYwColjW6GGOM/XPparoArPrIG08PHjxAq1athPDGjRsDAIyMjNSeZ5MmTQBA5ZmPVSWVSpWODbSzs8O5c+dEYfIZmyYmJjh48CB2796tNE0HBwc0b9683AZmtWx2yxhj7B+Pe87eY/IesncHwcvXYOrTpw8A1WaySiQSyGSycvNMS0tTW9qqTMiwsLAQJje8zcfHB/n5+bhy5YoQ9vLlSwBAx44dkZeXp7BOnnzSCBGp1POXkZEBoKSXjjHGGFMXbpy9x+bNmwcnJydERkbi6dOnQvjatWvRpUsXTJ06FYBqM1ltbW3x5MkToWH3trcbUSdOnICzszMmTpxYpbQPHz4MY2NjHD16tMzX6OrqiuzsbLx+/VoUPmLECDg5OWHVqlVC2P79+2Fubo7Zs2eXU3P/FRoailatWmHnzp0Kx+SNva5du6qcHmOMMVYebpy9x+rWrYu4uDj4+Phg5MiRmDNnDgIDA2FqaoqTJ09CV7fkqfaKFSvg4uKCsLAwTJkyBf3790erVq0wYsQIZGZmQiaTYejQoWjQoAEuXLigkM+aNWuQlpaGFy9e4MmTJzhz5kyV065Tpw4aNGiAOnXqlPka/fz8QESIi4sThUulUpw7dw76+voYOXIkgoODER8fj4sXLwpjxVSRnJyMO3fuYM6cOQrHYmNjIZVK4eXlpXJ6jDHGWHkkRERvB+zevRvDhg3DO8FMCwwdOhQAsGfPHg2XpETLli1x584djd8r/fv3h729Pb7//vtqST8pKQl+fn4K2/B4eHjA3NwcP/74o8pp8d8XY4wxoMzPgz3cc8ZqvS1btuDIkSPVMmsyNzcXkZGR2Lhxoyg8ISEBSUlJCA0NVXuejDHG/tm4ccYqTb5zg6b3l2zUqBH27t2LWbNmKd1ztSqSk5OxdOlSODk5CWFPnjxBSEgITpw4wRsFM8YYUztunLEKy8nJQVBQkDCAf/r06QqP/Gqak5MTQkJCsHbtWrWn+3YDTCaTITo6Gtu3b0fTpk3VmhdjjDEG8DpnrBLq1auHkJAQhISEaLooItbW1tW+Ebmuri4CAwOrNQ/GGGP/bNxzxhhjjDGmRbhxxhhjjDGmRbhxxhhjjDGmRbhxxhhjjDGmRbhxxhhjjDGmRUqdrSnfsJppH742tR9fQ8YYY6VRaJx17twZu3bt0kRZGGOsUi5fvowtW7YgIiJC00VhjLEqU9hbkzHGahves5Qx9h7hvTUZY4wxxrQJN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrQIN84YY4wxxrSIrqYLwBhjFZGRkYETJ06IwuLj4wEAe/bsEYXXq1cP7u7uNVY2xhhTBwkRkaYLwRhjqsrPz0ejRo2QnZ1d7rkjRoxAdHR0DZSKMcbUZg8/1mSM1Sr6+vr48ssv8cEHH5R7rre3dw2UiDHG1IsbZ4yxWsfHxwcFBQVlnmNsbIw+ffrUUIkYY0x9uHHGGKt1evXqBVNT01KP6+npwcfHB3p6ejVYKsYYUw9unDHGah2pVIqvvvqq1EebhYWF/EiTMVZrceOMMVYreXt7l/po09zcHF26dKnhEjHGmHpw44wxVit99tlnsLKyUgjX09PDyJEjIZFINFAqxhirOm6cMcZqLV9fX4VxZfxIkzFW23HjjDFWa/n6+qKwsFAUZmNjg08++URDJWKMsarjxhljrNZq2bIlHBwchN/19PQwevRoDZaIMcaqjhtnjLFazc/PT3i0WVhYiGHDhmm4RIwxVjXcOGOM1Wre3t6QyWQAgHbt2sHOzk7DJWKMsarhxhljrFZr1qwZPv30UwDAyJEjNVwaxhirOl1NF+B9ERcXh7CwME0Xg7F/pMLCQkgkEpw4cQL/+7//q+niMPaPtGfPHk0X4b3BPWdqkpKSgl9//VXTxdAaqampXB/vgV9//RWpqamaLka5LC0t0bhxY+jr62u6KIz94/D7vfpxz5ma8TeHErt378awYcO4Pmo5iUSCWbNmwcvLS9NFKVdiYiJatGih6WIw9o8jf79n6sM9Z4yx9wI3zBhj7wtunDHGGGOMaRFunDHGGGOMaRFunDHGGGOMaRFunDHGGGOMaRFunDHGGGOMaRFunDHGGGOMaRFunDHGGGOMaRFunDHGGGOMaRHeIYAx9o+QlZWFBg0a1Fh+9+/fx6FDh/DmzRsMGjQIzZs3r7G8WfV69eoVjIyMaiSvyt5HfP/VbtxzxhirVT777DPMmzdP5fNXr14NV1dXmJqaqr0sd+/eRWhoqCgsOzsb06ZNQ9++fdGmTRvMnTu31A/GyMhISCSSSud/69YtfPHFF/jwww9hZmYGb29vPHnyRHTOpk2b0K5dOxgaGqJt27bYsmWLcKyoqAjz58/Ho0ePKl0GTYiMjMT8+fPRq1cvdO/eHUlJSRW+LyrqzZs3WLp0KTp37lyle+nx48fYsmULhg0bhs6dO5d6XkXuI3XEY1qGmFrs2rWLuDr/i+tDdcnJyRQeHk4rV66ku3fvaro4IgBo165dmi6GyPDhwyk4OFjl8/Pz88nU1FSl+zElJUXldE+fPk0+Pj5UUFAghD1//pzat29P9vb29OLFizLjX7hwgQwMDCr9d3Lr1i0aNGgQ7d+/ny5fvkwjRowgANS7d2/hnPnz55Ovry+tXbuWZsyYQXXr1iUAFBkZKZyTnp5OgwcPpuTk5EqVo6aFh4dT/fr1SSaTUWZmJg0ePJjOnz9f4fuiMvLy8sjExKTK720PHz4kAOTg4KD0eEXuI3XEqyp+v1e73VybasI3p5g668PFxYXmzp2rlrQ0JSkpiVavXi0Ky8rKoqlTp5KtrS2dOnWqzPgRERHl1qdMJqPAwEBKTU2tanEF2tg4qwwHB4dy6+/+/fvUrVs3ldK7desWWVlZUVpamijc3d2dpFIpxcfHlxk/IyODgoKCqEWLFpX+OwkPD6fc3Fzh98LCQjI2Nqb69esTUUlD86uvvhLF+eOPPwgANW/eXBR+9epVcnJyotevX1eqLDXJwcGBWrRoodH8Vb1mcXFxFBQUpPRYWY0zVe+jisTbsWMHbdu2TfRlQl3480/tdvNjTab1rK2toa+vr7H8U1NTqxT/zJkz+PrrrzF9+nQh7MWLF+jRoweOHTuG+Ph49OjRo9T4Fy9exPz588vNRyqVIjAwENOnT8f9+/erVOZ/mkePHmHAgAF48eJFuecSEXx9fTF69GiYmJgI4TExMThy5Ajc3Nzg4uJSZhrfffcd5s2bV6VHmtOnT0fdunVFYTKZDGPHjgUA/P333wqPXPv16wczMzM8f/5cFN6mTRvY2tpi7ty5lS5PTUlJSalSvVU3IsLhw4fh6uqKrl27Iisrq0LxK3IfVSRevXr1MGvWLNjY2CAsLAyvX7+uULlYzeLGGdN6O3bswJIlSzSS94MHD+Dj41Pp+Ldv34afnx8iIyOhp6cnhI8aNQpXr15FdHQ0Pvzww1LjZ2Zm4rfffoOlpaVK+TVs2BCLFy+Gh4cHcnJyKl3uqjp16hTq1KkDQ0NDnDt3Dq9evcKIESMgkUjQs2dP3Lx5EwBw+fJlNGnSBD/++CMAID8/HytXrsS4cePQoUMH9O3bFzdu3AAAFBcXY8+ePRg1ahRcXV1F+UVFRWHEiBGYPHky9PX1IZFIhJ+3vXjxAkOGDIGpqSmcnJxw8eJFAMDWrVtx8+ZNPH36FP7+/mW+toMHD+LSpUv4/PPPReHbtm0DAFhZWcHV1RWGhoZwdnbG4cOHRedFRkbCy8tL7ZMT/vWvf2HNmjVYs2YNAKBLly5o3LixwnkFBQXo1q2bQribmxs2bNiA5ORkACXX0NLSEmfPni0377t372Lo0KGYP38+/Pz80L17d1y/fh0AEB8fjzlz5sDa2hrPnj0T6r9169bYt2+fyq/v8OHD8Pf3R05OjnCd/P39kZ2drXBfXLt2Df369YNEIoGHhwfS09Mxb948WFlZ4aeffhLSLOt+A4C8vDwEBARg4sSJCA4OxsKFC0v9uyosLER0dDRat26NIUOGwNHREYmJiYiIiFD5NQKq30cVjTdw4EA8fPgQAQEBWLNmDSwtLREUFIRnz55VqHyshmi67+59wd26Yu9DfaSmplKrVq1KffRQnuLiYmrfvj0tXrxYFH7o0CECQO7u7uWmERAQQK9evarQoxQiIk9PT/L3969okRWgCo81J0+eTPr6+vTq1SsiKhmv07hxY/L19RXOkclk1L17d+H38ePH0507d4Tf+/XrR40bN6asrCwiUj5WJzIykqRSqfCIcdmyZQSAAgIChHPk9bd48WJ68OABHT58mABQp06dRK9VlWvt7e1NEomECgsLReHNmjUjABQaGkpPnjyh+Ph4srS0JIlEQufPnyeiksdcYWFhCuWqiv3791P37t0JAFlbW9PGjRtLPTc2Npbq1q1Lly5dUjh2+fJlAkDLli0jIqIDBw6QgYEBHTp0qNwy2NnZka2tLRH99/Gqk5MTFRUVUUxMjDDWbdq0aXT27Fn65ZdfyNDQkABQbGxshV6vsuuk7L7IyckhR0dHsra2pjdv3pCHhwclJSWJ4pV1v8lkMnJxcaHx48cLx+/du0e6urqia5adnU1hYWHUtGlTMjY2pgULFtDTp08r9TqIVLuPlKlIvIKCAtq6dSu1atWK9PX1aeLEiQp1UxHvw/u9luExZ+rCN6eYOuqjqKiIdu/eTSNHjhQ+wA8cOEATJkygpk2bUkZGBo0cOZJMTU3JycmJLl68SEQlH4ABAQHUrFkzevr0KX355ZdkYmJCTk5OtHfvXiIi+vHHH0kikQhlzMrKotDQUFHYd999RwDI2NiYJk2aJJTr5MmT1LRpUzpz5kyZ5f/tt98IAMXFxYnChwwZQgBo0qRJ1L17d6pfvz61b9+eYmJiROdFRERQQkICEVX8Q3zdunWkq6tL9+7dUzmOMlVpnN26dYsA0Lp164QwDw8Pql+/PmVnZxMR0cGDB+mHH34gIqKEhAQCoPTn7bp590PNw8ODdHR0hLE0N27cIAD02WefCefI66+4uFgIMzU1JQMDg1LTLU2zZs3I2NhYIVxfX58sLCxEYT///DMBIF9fX0pLS6MxY8aIyqCOxllGRgbdunWLoqKihAkGW7duVThPJpORq6sr7dixQ2k6jx8/VvjSIJPJVCpDWFiYkG5xcTHZ2tqSnp6ecNze3p4AUE5OjhC2Zs0aAkDDhw9XKQ+50q6TsvCLFy+Srq4uderUibZs2SI6Vt79FhUVRQDo9u3bonjy10JU8jdubGxMH330Ea1atUr4ElGV11HefVSaysQrLi6mgwcPUpcuXUhHR4cmT56scvnfxp9/asdjzpj20tHRwWeffYZt27YJY2ScnZ3xyy+/IDU1FevWrcOSJUsQHh6OGzduYMqUKSguLkZaWhrWrVuHBw8eICQkBDNmzEBUVBT+/vtvfPnll/jzzz8xfvx42NjYCHkZGhpi9uzZorCgoCAAgLm5OdavXy+EZ2dnIz09vdyxJLt27YJEIsGnn34qCpc/SrOzs8OuXbtw4sQJvHjxAgMHDsSFCxcAlDwKkslk6NixY6XqrlOnTpDJZNi9e3el4qtDy5Yt0atXL/zwww8ASsZAFRUVoaCgADt27AAAREdHw9fXFwBw4cIFODk5gYgUfvr3719qPn379kVxcbHw+EY+PrFXr14K5779mNPMzAy5ubkVfl1Pnz5Fw4YNFcLNzc1Fj64BoGfPngCAxMRE+Pv7w9fXF0lJSUhMTERiYiLevHkjHJc/TqwoY2NjtGzZElOmTBHqOjo6WuG8b775Br1798bw4cNLTQeA6DGXVCpVqQyzZs3CwIEDsW7dOoSEhODNmzcoLCwUjuvolHzUGBgYCGEeHh4ASh6JVhdnZ2cEBgYiISEB7dq1Ex0r7347duwYAKBZs2aiePLXAgDPnz/Hq1evYGdnh7Zt28LQ0LDKZS7vPlJnPIlEAicnJ7Rr1w46OjqVvgdZNdBUs/B9w98cxNRZH3jnG6ayGW6NGzemOnXqCL+r8k1dWa/Fu2Hv5i2nSo+CJntYlPWCVAaqOFtz3759BIDOnz9P/v7+dPPmTRo+fDh16NCBbt68SXPmzBHO/eabb8jAwEB0zeSKiopEZXr3mmzcuJFMTExozpw55OnpSUuWLBFdo6pc63fVq1ePrKysFML79u1L+vr6orA3b94QAHJzcyN9ff1Se2qgZAZlZWRlZREA+vzzz0Xhhw4douXLl5cZNy8vjwCQs7NzhfM9f/48WVtb0++//05EinWrrP7z8/MJAH3xxRcVyqu066QsvLi4mIYPH04ff/wxtW7dmt68eSMcK+9+c3Z2JgAKs5/ffS03b96k0aNH0wcffEDt27enXbt2qfT+UNrrKO8+Kk1F412+fJm8vb1JKpVS586d6bfffhO951QEf/6pHfecsdpH2Uythg0bCr0QQPV/U1elR0GTPSzKekE0wcPDA5aWlvj666+Rk5MDR0dHTJo0CRcuXMDkyZNFg+8dHByQm5uLFStWiNK4ffs2oqKiSs2jqKgIN27cQHx8PFatWoXffvsNwcHBKvf6yEkkEshksnLPs7CwQGZmpkK4j48P8vPzceXKFSHs5cuXAICOHTsiLy9PoYfGwcEBQMkMP3Xcl/IFaN3d3YWw48ePIzU1FYGBgaJz4+LiRL9nZGQAKLk/5YqKilTK18/PD4WFhcIkieLi4nLjpKWlAQD69OmjUh6VsXLlSgwePBibN2/GjRs3sHjxYuFYefeb/NqUNxDf0dERmzdvRnJyMnr16oVx48bB3t4e69evR15eXoXLXN59VNV4J0+ehJubG9q3b4/Xr1/j9OnTiI2Nhaenp1bPgv3H0Wjb8D3C3xzEqrPnTJVeEFW+qauzN0UZTfawVKUX5G2oYs8ZUcnYPYlEQjdu3BDCHBwcaODAgaLz8vPzycbGhgDQmDFjaPv27bRo0SLq16+fMJYnOzubAFCTJk2EeEuWLCFbW1vatGkTHT16lP78809KSkoS9V40adKEAIjGBFlYWBAAYW2v5s2bU7169ejhw4dlvp6xY8eSRCIRxs3JyWQycnJyIh8fHyEsKiqKzM3NKSMjQ2layu7B1atXk6OjY6ljw+TCwsJo06ZNlJmZSUQl9ffFF1/QsGHDhB6QEydOUK9evSgqKkr4iYyMpFmzZtGiRYtE6V27dk00ISAmJobq168v9IaVxcjIiCQSCR07doy2b99OjRo1IgCUkJBAKSkpwut8+5ps27aNnJ2dFSZWlCU9PZ0AkI2NjShc2X0RHx9P3t7ewu+TJ08mqVQqjBUt7367cuUK6erqkqmpKR09epRyc3Pp5MmT1KBBAwJA9+/fV1rGzMxMWrZsGZmbm5OZmRmFh4crnJObm0sAyM7OTuGYKveRsnukvHhxcXHk7OxMenp6NGrUKLp161ZZVV0h/PmndjwhQF345hTTxsbZo0ePCABFRUUREVHLli0JgPCoo7i4WPjAlpNIJEobQ6o8tmjevDk1aNBAIXzLli0EgC5fvqxQttJWOK/sY83+/furHEcZdTTOXr58SbNnzxaFbdmyRelCmQ9jB2NLAAAgAElEQVQePCAPDw8yMTEhc3NzmjBhgrDSeU5ODi1YsEBopIaFhVFWVhYdP36cGjdurNCINTMzo19//ZVWrVolhM2cOZNev35NK1euFMICAgLozZs3tGDBArKwsBAmjZTmzJkzBICOHTumcCwjI4PGjBlDfn5+tGjRIvL19S1zUWBl13Xy5Mmko6NDH330UZnl+Prrr6l58+bUsGFD8vf3pxkzZtCJEyeE43/++acwQeDdH4lEojBZZP369SSVSoXw48ePU5MmTejkyZNlloOIaO3atWRkZEQdO3ak+Ph4Cg8Pp4YNG5KnpyelpaUJr3P16tX08uVLev78OS1fvrxCi95ev36dJk2aRABIR0eHvvnmG7p69arS+2Lr1q1kZmYmmrG8cOFCAkom+MgnB5R1vxERnT17lrp06UKGhoZkY2NDy5cvp+7du9OkSZPoP//5j+hx+7vy8/Npw4YNNGzYMFH4qVOnaMKECQSA9PT0aOXKlXTlyhXROeXdR6XdI2XFCw8Ppzlz5qh1kWo5/vxTO26cqQvfnGLqqg9l34jlU8bf9tFHHxEA4Vu4Kt/UBw0aJDSI7t69S99//72wNcvRo0epqKhIaW+Kqj0KmuxhebcXpLLU0Tirbps3b6aVK1cKvxcVFVFKSgpFR0dTo0aNqiVPd3d3mjlzZrWkTUSUmJhILi4u1Za+MgMHDhQtG6FO6piVysQ0cY+Uhj//1I7HnGlKTEwM2rVrJ1oss3v37hgxYgTc3d0xcuRI7N27V6WxG++r3NxcLF26FEDJZsHff/89VqxYgQcPHgAAQkJCkJWVhfDwcGHj5uDgYOTn5wtprFmzBmlpaXjx4gWePHmCM2fOQFdXFwCwYsUKuLi4ICwsDFOmTEH//v3RqlUrjBgxApmZmZDJZBg6dCgaNGggzKIEgDp16qBBgwaoU6dOmeX38/MDESmM7ZFKpTh37hz09fUxcuRIBAcHIz4+HhcvXhTGiqkiOTkZd+7cwZw5cxSOxcbGQiqVwsvLS+X0aqMVK1ZgzJgxwqr4QMl4w6ZNm6Jr16746KOPqiXfLVu24MiRI9Uypi83NxeRkZHYuHGj2tMuTUJCApKSkhR2FKgpb78PlvZT1kzFfxpN3COshmm6efi+qMw3B/mjLADUrFkzITwnJ0dYC6tLly70+PFjdRe32mn6m5S2fFPXVA+LunpBoOU9ZwMGDCAAFBISQi9fvhTC/9//+3/k5eVFN2/erLa8r1+/Tt7e3kpn+1U13Yqsl1VVjx8/poEDB1Zo0/eKsrS0FI3vY1VT0/dIeTT9fv8e4p4zTWrSpInw/7f3jjQwMMC2bdtgaWmJ2NhYDBgwQLRmEKs9NNHDoulekJq0bds2TJs2DZs2bULTpk3RpUsXeHl54dKlS/j555/h6OhYbXk7OTkhJCQEa9euVXu66lgvSxUymQzR0dHYvn07mjZtqvb0c3JyEBQUhJSUFAAl+4HGx8erPZ9/mpq8R5iGaLp5+L6o7DcH/F/PmbIZgfIBrADo3//+tzqKWWM0/U1Km76p12QPi7p7QaDlPWeMMc3T9Pv9e4h7zrTZgAEDhP/v3LkTQMl6SGFhYejTpw/Gjh2LAQMGCGOw/P39RWM0nj17hi+++AINGzZE586dhTEbxcXFWLlyJXr06AEfHx+0aNECEokELVu2LDcPbaeN39RrqoeluntBGGOM1RBNNw/fF9XRc5aamioc//DDD4mIaPr06QRA2I/wiy++oCZNmgi9MvL1nPB/sxDXrVsn/N6zZ08iKlkXCoCw4W9RURHNnj1bKEN5eVRnfTDtAu45Y4yVg9/v1Y57zrSZmZmZ8P+srCzcvXtX6H2Rr15tb2+Px48fY+vWrQCABg0aCHEWLFgAf39/YcVveQ/S3r17AUBYwVpHRwcrVqyAu7u7SnkwxhhjrPpw40yLpaenC///8MMPERsbK2yn8vHHHwvhQMnSCe+qW7cugP9u5SPfSsTOzg4AEB4eDltbW4SGhiIvLw+hoaEVzoMxxhhj6qWr6QKw0snHTQFAp06d8PDhQ+H3Zs2aic7966+/VE43MjISxcXF2LdvH548eYI5c+YgIiICR48eVVsejDHGGKsc7jnTYufPnxf+P3LkSNGCmrGxsaINlBMSElRO18jICHv37sXp06fRoUMHAMDDhw8RGBiotjwYY4wxVjncONNi69evBwAMHDgQAwcORKdOnSCRSAAAR44cEZ179+5dldMdMmQIAMDV1RXnz58X1sN6+fKl2vJgjDHGWOXwY00Nevz4sfD/ly9fgoggkUjw5s0bTJ48GTdv3sTAgQOxfft2AICjoyPGjBmDTZs2YdmyZcjOzkbr1q3x559/ol+/frCzs0NOTo6Q5ps3b1CnTh1hrBkAFBQU4NatW1i2bBkWLFgAAOjTpw8AwNPTU6U8GFNVVlaWaJIKY++DV69ewcjIqEbyun//Pg4dOoQ3b95g0KBBaN68ebXGY1pCg1NF3ysVnUocExNDn376qbDMBQDq0KEDubu7U+/evWnUqFF08OBBhXhFRUW0ZMkSatmyJenr61ObNm0oJiaGiMSL1gKgBQsW0Pbt20Vh/v7+1KlTJ5o9ezZNnjyZvvrqK/rkk09o8eLFwibhZeVRXfXBtBMqsZSGTCaj5cuXU9euXUlXV7fc811cXGju3LmVLWKFJCUl0erVq4Xfb968SZ6enmRqakoffvghDR8+XGG7tI0bN1Lbtm2pfv369Mknn9DmzZvLzEMmk1FgYCClpqZWy2tgRBERERQYGEg9e/akbt26CduYVed9lJ+fTyEhIdSpUyeSSqWVTufRo0e0efNm8vLyok6dOpV6XlZWFk2dOpVsbW3p1KlTKqdf2XhVwe/3areba1NN+OYU4/p4P1SmcUZElJeXRyYmJirdA8OHD6fg4ODKFK9CTp8+TT4+PlRQUEBERLdu3aJBgwbR/v376fLlyzRixAgCQL179xbizJ8/n3x9fWnt2rU0Y8YMqlu3LgGgyMjIMvNKT0+nwYMHU3JycrW+pn+i8PBwql+/PslkMsrMzKTBgwfT+fPna+Q+qsh9XZaHDx+Wur4lEdHz58+pffv2ZG9vTy9evFA53crGqyp+v1c7bpypC9+cYlwf74fKNs6ItGfzeaKShpiVlRWlpaUJYeHh4ZSbmyv8XlhYSMbGxlS/fn0iIkpJSaGvvvpKlM4ff/xBAKh58+bl5nn16lVycnLSii3E3icODg7UokULjeav6n0dFxdHQUFBSo+V1Thzd3cnqVRK8fHxFSpbWfF27NhB27ZtE76cqBO/36sdL0LLGHu/ERF8fX0xevRomJiYCOHTp08X1gKUk8lkGDt2LADg77//Vtg8vl+/fjAzM8Pz58/LzbdNmzawtbXF3Llz1fAqmFxKSoowaUkbEREOHz4MV1dXdO3aFVlZWRWKHxMTgyNHjsDNzQ0uLi5qi1evXj3MmjULNjY2CAsLw+vXrytULlazuHHGGKtWf/31Fzw8PGBiYoKOHTvi9OnTAEr2eN2zZw9GjRoFV1dX4fy7d+9i6NChmD9/Pvz8/NC9e3dcv35dOH7x4kV89tlnmDp1Kv71r39BT09PNBHmXQcPHsSlS5fw+eefl1nOf/3rX1izZg3WrFkDAOjSpQsaN26scF5BQQG6deum0mt3c3PDhg0bkJycDAA4deoULC0tcfbsWZXi1xZlXbP4+HjMmTMH1tbWePbsGYYMGQJTU1O0bt0a+/btUzmPw4cPw9/fHzk5OXj69Cn8/f3h7++P7Oxshfvo2rVr6NevHyQSCTw8PJCeno558+bBysoKP/30k5Bmfn4+Vq5ciXHjxqFDhw7o27cvbty4IRzPy8tDQEAAJk6ciODgYCxcuLDUe62wsBDR0dFo3bo1hgwZAkdHRyQmJiIiIqJCdblt2zYAgJWVFVxdXWFoaAhnZ2ccPny4SvEGDhyIhw8fIiAgAGvWrIGlpSWCgoLw7NmzCpWP1RBN9929L7hbV0xeH/xT+3+q+lhz5syZdPz4cfrhhx+oXr16JJVK6dq1a0SkfOyNnZ0d2draEtF/HzU6OTkJx+3t7cnExET4fdiwYfT8+fNSy+Ht7U0SiYQKCwuVHt+/fz91796dAJC1tTVt3Lix1LRiY2Opbt26dOnSJZXq4PLlywSAli1bRkREBw4cIAMDAzp06JBK8WuL0q5ZUVERxcTECGP1pk2bRmfPnqVffvmFDA0NCQDFxsZWKK937xci5fdRTk4OOTo6krW1Nb1584Y8PDwoKSlJFG/8+PHCHsNERP369aPGjRtTVlYWyWQycnFxofHjxwvH7927R7q6uqL3+uzsbAoLC6OmTZuSsbExLViwgJ4+fVqp10FE1KxZMwJAoaGh9OTJE4qPjydLS0uSSCR0/vz5UtOrSLyCggLaunUrtWrVivT19WnixIkKdVMR/Pmndrt5KQ1WrXbt2qXpIrAqGDZsWJXTWLJkCQwNDQGU9FTMmDEDoaGh2Lp1KywtLRXO9/f3h4WFBQBAKpXC1NQUiYmJwvGMjAykp6cjIiIC06ZNQ3BwMPT19UvNPy4uDkZGRtDVVf5216NHD7Ro0QInT57EvHnzMG7cOOjq6mLkyJGi84qKirBw4UJs3rwZ7dq1U+m1y3vezp07h/nz58PDwwNZWVmQSqUqxa8tSrtmOjo66N+/PywtLZGUlITly5fDwMAAAPD8+XPMnDkTkZGR6Ny5c5XyV3YfGRgYIDo6Gp999hl69OiBCRMmiJYCOn/+PDZs2IANGzYoxD179iwePHiAhIQE0Z7CNjY2sLGxQVJSEgDgwIEDGDVqFOrVq4eZM2di4sSJwr1eWU+fPoWFhQVmz54NADA3N8eyZcvg6+uLiIgIUc9fZePp6elh5MiR8PPzQ0xMDFasWAEHBwdMmjRJ2FuZaRY3zli18vLy0nQRWBWoo3H29ofVF198gRkzZuDWrVulnj9r1izk5ORg3bp1SE9Px5s3b1BYWCgcX79+PUaPHo0ZM2bgp59+QlRUVJkfiPIPrdIYGxvD2NgYLVu2hJGREUaMGIHo6GiFxtk333yD3r17Y/jw4aq8bCFtAKJHR+9bwwwo/5rp6JSMoJE3zADAw8MDM2fOrNbFrZ2dnREYGIhly5YJi3rLXbhwAU5OTqJH5m/z9PQEoLiNnfy1ACUNzFevXqFt27Zo27ZtlRtmQEmjqri4WBTWs2dPABB9SVFHPIlEAicnJ7Rr1w4JCQnC43emeTzmrJaJjIzE/Pnz0atXL3Tv3l34BleWTZs2oV27djA0NETbtm2xZcuWGigpY4rkPUlWVlalnnPhwgW0bt0aNjY2WLRoEerXry86/uWXX+LKlStwc3PDxYsX0a1bN2G8jTJSqRRFRUUqlU/+gfzBBx+IwmNiYlCvXj0EBwerlI6cNg9cV6fyrpkyTZo0AaC810tdiAj37t2DpaUlRowYgYKCAuFYWloakpOTkZubqxCvuLgYjx49Es4rzfjx43Hjxg1YW1ujf//+cHZ2xu7du1W+35Sxs7NTmHDy4YcfAoBoQktV4125cgU+Pj6ws7PDpUuX8OuvvyrsCsM0hxtntUhERAQWLlyIkJAQ7N+/H2ZmZnj16lWZcRYsWIDTp09j/PjxGDt2LJKSkjBmzBhERUXVUKkZ+6+UlBQAwIABA0o9x8/PD4WFhcIA/nd7AxYvXgwbGxscPXoUO3bsQGFhIRYtWlRqehYWFsjMzFSpfE+ePAEAuLu7C2HHjx9HamoqAgMDRefGxcWVm15GRgaAkl4Nuap8cGur8q6ZMvJGj3yHkuqwcuVKDB48GJs3b8aNGzewePFi4ZiDgwNyc3OxYsUKUZzbt28jKioKDg4OAFDuQHxHR0ds3rwZycnJ6NWrF8aNGwd7e3usX79etDuLqnx8fJCfn48rV64IYS9fvgQAdOzYscrxTp48CTc3N7Rv3x6vX7/G6dOnERsbC09Pz3/Ml4laQdOj3t4XNTEgsqLr+1R1naaq4AGi7wdUYUJAy5YtCQClp6cLYZMnTyZPT0/h9+zsbAJATZo0EcKMjIxIIpHQsWPHaPv27dSoUSMCQAkJCZSSkkIGBgaUkZFBRCWDz42MjMjFxaXUcowdO5YkEgllZ2eLwsPCwmjTpk2UmZlJRCUrwH/xxRc0bNgwKi4uJiKiEydOUK9evSgqKkr4iYyMpFmzZtGiRYuIiGj16tXk6OhIO3bsUMj72rVrogkBMTExVL9+ffr9998rVJfarrxrJp8cIt+FhIho27Zt5OzsXOpEDWXS09MJANnY2IjCld1H8fHx5O3tLfw+efJkkkqldObMGSIqud42NjYEgMaMGUPbt2+nRYsWUb9+/SgrK4uuXLlCurq6ZGpqSkePHqXc3Fw6efIkNWjQgADQ/fv3lZYxMzOTli1bRubm5mRmZkbh4eEK5+Tm5hIAsrOzUzgmk8nIycmJfHx8hLCoqCgyNzcX7ntl91x58eLi4sjZ2Zn09PRo1KhRdOvWrbKqukL4/V7teBFadamJm/P/s3fnYVGV/f/A38OAqYgOGgpuiRguobk8T2Ym5gKUC+4hBoj7UuEu4vKoGYmmCIpauVuUSy4lliXh8qSAPb/MJVBM1ERFcgVBkeX9+4PvnBgYYNgH+7yui0vnPude5pzDzIdz7sXc3LzASQv1+fnnn/WOGrKysmLt2rXLsmn5yC/rs6E0wdnhw4fZv39/vvHGGxw/fjx9fHy4du1aZmVlkcwZTefn56eMCg0MDGRycjLXrl3LOnXq8JVXXmFUVBSDg4NpaWnJAQMG8O7duwTAjh07MiAggO+88w779etX4BclSR47dowA+OOPP+qkL1q0iC1atKClpSUnTZrEKVOmMDw8XNl+8uRJ1qxZU+8IVpVKxcuXL5PM+dI3MTFho0aN8tW9fv16qtVqZd/Dhw+zYcOGjIiIKNExNVZFnTNtcLZixQreuXOHSUlJDAgIKNYEvefOnePEiRMJgCYmJly8eDHPnDmj9zraunUrraysOGnSJCW/dnk7jUbDLVu2kCSvXr1KV1dX1q1bl9bW1hw/frzOzPrHjx9n165daWFhwebNmzMgIICOjo6cOHEif/rpJ+Va1ufJkyfcsGED3dzcdNKPHDnC8ePHEwDNzMy4fPly/vbbbzr73L9/n6NHj6aXlxfnz59PDw8PneXACrrmCssXHBzMmTNnlsuyYvJ5X+Z2qUiynG/O/SPs2rULbm5uKI/DefDgQYSFheGTTz6BRqNROiSvWLECALBq1SpcvHgRdevWxZkzZzBo0CBMmTKlwPI0Gg1ef/11hIWFlXlbtcrzeIiKo1KpsHPnzio/sKNv376wt7fHqlWryqX8uLg4eHl5ISoqSifd1dUV1tbW+Oyzz8ql3qqidevWuHDhgnwelKGCrrnKIJ/3ZW63jNasAvr27Yu+ffvik08+gbW1tTLqKDMzE05OTmjSpAm2b98OlUqFrVu3YtSoUbCzs9Pbr+fkyZN4+vQplixZUtFvQ4hKs2XLFnTr1g1z5szRO7FsaaSlpWHNmjXYuHGjTnp0dDTi4uIQGhpapvU9iwzp63ThwgW0bNmyAlpj/Aq65sSzQ4KzKmzNmjU4evQoLl68qHy4eXp6AgBef/31fPuXZJ4mIZ4F9evXx549ezBt2jRs3LhRZ0qH0oqPj8dHH32kM43CrVu34O/vj/Dw8DKZXqGq086qn5qaCnNz83zb5Y5L8ei75sSzRUZrVmHaZXAaN26spKnVanh7eyvzK+VWknmahHhWODg4wN/fv8wn2XRwcND5kszMzMT27dsRGhqq87v5T5Samop58+Ypo3R9fHyM4jFcVZf3mhPPHrlzVoVpJ7a8dOkSXn755UL31c7TlHc6ACH+SWxtbct9IXJTU1P5Pfs/5ubm8Pf3h7+/f2U3RYgqRe6cVWHagMzf31/nscC1a9fw/fffK69LM0+TEEIIISqW3DmrIrSTWeae4XrOnDkIDQ3F7t27cffuXQwZMgSJiYlISkpSBg389NNPCAgIwODBg5XHOSQRHx8Pc3NzdOnSpeLfjBBCCCEKJMFZFXD+/HklsLp69So++OADDBw4EO3atUNUVBRmzpyJU6dO4eLFixg2bBiWL18OlUqFyMhIuLq6Ii0tDRERETplqlQq/PHHH5XxdoQQQghRCAnOqgAHBwesX78+38K92m2HDh3Sm69Lly7KKCkhhBBCVA3S50yISnDp0iWsXLlSeR0TE4OBAwfi+eefh5WVFdzd3ZV1HrWKu4B9VlYW5syZoyzgLIQQomqQ4Ew8kxISEoy27GPHjmHRokXw8fEBkLPQ8vz58+Ht7Y3w8HC89dZb2LFjhzJnHVCyBezVajV8fX3h4+ODK1eulKrNQgghKo4EZ+KZc/XqVYwYMcIoy46NjYWXlxfWrFkDMzMzADmjaUNDQzFw4EC0b98emzdvhkajQXR0NICcYPD69ev4/PPPMXnyZAQFBWH//v0AgODg4ELrs7S0xMKFC+Hq6iqPuIUQooqQPmfimXLjxg3069cPWVlZRlc2SXh4eGDUqFGoW7eukq69g5ZbZmYmxowZAyBnapTcj0ABwNnZGVZWVkhKSiqy3nbt2sHOzg6zZs3CunXrStR2IcTfHj58iDp16lRIXVeuXMGBAweQnp6OQYMGoUWLFuWaTxgHuXMmjEZycjJ8fX3h5+eHGTNmwMXFBTNmzMCDBw8AABs2bICJiYmyVFVKSgoCAwN10rZu3Yrff/8diYmJmDRpEgAoI1ptbW1x+/ZtDB06FPXq1UPbtm2xd+/eUpUNAEeOHEGTJk1w/PjxQt/ft99+i19//RVvvvlmofv95z//QVBQEIKCggAAXbt21bse5NOnT9GtW7fCD+r/cXFxwYYNGxAfH2/Q/qJg0l+w8q1ZswZz5sxBz5494ejoiLi4OLz66quYPXt2udWZnp6Ojz76CK+99hrq1atX4nJu3ryJLVu2wM3NDa+99lqB+6WkpOD999+Hk5MT2rVrh1mzZhkUYJU0nzAyFGVi586dlMP5t+Iej5SUFNrb23PRokVKWlJSEu3t7dm8eXM+ePCAJGlnZ5ev3LxpANiqVSuSZFZWFsPCwlijRg0C4Pvvv8/jx4/zyy+/pIWFBQHwxIkTJSpb65tvvmHNmjV54MCBQt+ju7s7VSoVMzIy9G7ft28fHR0dCYC2trbcuHFjgWWdOHGCNWrU4K+//lponVqnT58mAC5dutSg/bUAcOfOncXKUx6uX79uFGUfPXqUI0aM4NOnT0mSMTExHDRoEPft28fTp0/T09OTANirVy8lz5w5c+jh4cG1a9dyypQpyrW4Zs2aQuu6d+8eBw8ezPj4+JK9sWdUcHAwa9WqxczMTD548ICDBw/mqVOnOHz4cC5YsKBc6378+DHr1q1b6s/6P//8U+9niVZSUhI7duxIe3t7/vXXXwaXW9J8pSXff2VulxzNMiIXp67iHo958+YRAG/duqWTvn37dgLg7NmzSZKtWrXKV27eNH0fevb29gTA1NRUJS0oKIgAOHz48FKVTZKZmZlFvsdmzZpRo9EUuP3+/fuMiYlhSEgIa9asSQDcunWr3rq6d+/Or776qsg6tW7evEkA7NOnj8F5SOMIzq5cucJu3bpVetkxMTFs2rQp7969q6QFBwczLS1NeZ2RkUGNRsNatWqRzAn83nnnHZ1yfvjhBwJgixYtiqzzzJkzdHBw4KNHjwxq4z9Bq1at2LJly0qt39DPtsjISM6bN0/vtsKCsz59+lCtVjMqKqpYbSss31dffcVt27Ypf1iUJfn+K3O75LGmMAonTpwAgHyL+To6OgIATp48WaryTUxyLvWaNWsqaa6urgByHlOVllqtLnKfxMREWFpaFrhdo9GgdevWePfdd/Hpp58CALZv355vv5IsYK/RaAD8vR5rVaHt5/fXX39VatkspL9gjRo1dPYtr/6CIsf169eVrgbGiCQOHjyI7t274/XXX0dycnKx8oeFheG7776Di4sLOnfuXGb5zM3NMW3aNDRv3hyBgYF49OhRsdolKpYEZ8IoaIOnq1ev6qRr+1qVR+fbhg0bAgCaNGlS5mXro1arDR5MMGDAAABAtWrVdNK1C9gvWLCgWHVXxpdZVe1DqI8x9Rc0tI9jRbp06RKGDRuGOXPmwMvLC46Ojjh37hwAw86XIQ4ePIhJkyYhNTVVOWeTJk1CSkoKdu/eDW9vb3Tv3h0AcPbsWTg7O0OlUsHV1RX37t3D7Nmz0bRpU3z++edKmU+ePMHy5csxduxY/Pvf/4aTkxPOnz+vbH/8+DFmzJiBCRMmYMGCBZg7d26Bo54zMjKwfft2tG3bFkOHDkWbNm1w8eJFrF69uljHctu2bQCApk2bonv37rCwsECnTp1w8ODBUuXr378//vzzT8yYMQNBQUFo0qQJ5s2bV+X+YPvHqOx7d88Kua2rq7jHY9GiRQTAZcuW6aTHxcURAFetWkWSbN26NQEwPT2dJJmdnU0bGxudulQqVb5HRvoeRdy4cYMAGBISUqqyScMea7Zo0YK1a9cucj+SvHjxIgFw9erVStqPP/7I9evX59v35MmTRZanfazZt29fg+rXQgkfa1blPoT6GFN/QUP7OFakF198kXZ2diT/frTr4OBQrPNlKH3nTF8frtTUVLZp04a2trZMT0+nq6sr4+LidPKNGzeOFy5cUF47OzuzQYMGTE5OZmZmJjt37sxx48Yp2y9fvkxTU1OdayglJYWBgYFs3LgxNRoN/fz8mJiYWKL3QeZ0fwDAlStX8tatW4yKimKTJk2oUql46tSpAssrTr6nT59y69atfOmll1i9enVOmDAh37EpDvn+K3PS56ysyMWpq7jHIy0tjQ4ODmzcuLFOv7MpU6awa9euypfioEGDCIALFizgpUuXuGrVKqWD7qFDh5iVlcUWLVrQ3IxK07wAACAASURBVNycf/75p1KONjjLHURt27aNnTp1KnXZYWFhrFWrFr///vtC3+OYMWOoUqmYkpKikx4YGMhNmzYpAcuTJ084cOBAurm5MTs7myQZHh7Onj17MiQkRPlZs2YNp02bxvnz55MkV6xYwTZt2ujti3b27NkKHRBQ1fsQ5mVs/QUN+WOgIgUGBirvKTs7m3Z2djQzM1O2G3K+DFXQOdOX/r///Y+mpqbs0qULt2zZorMtOjqaAPT+hIWFMSQkhAAYGxurk0/7Xkhy//791Gg0bNSoET/++GMmJyeX+n1Ur16dNjY2OmlffPEFAdDDw6PA8kqSLzs7m99++y27du1KExMTTp482eD25ybff2Vul8xzJoxCjRo1EBkZiSVLlmDkyJFo27Yt1Go16tWrh4iICJia5lyqy5Ytw82bNxEYGIjo6GiEhIRg7969aNasGR48eIDMzEwMGzYMW7duxS+//JLvkWVQUBC8vb2RnZ2NW7du4dixY6Uu+7nnnkPt2rXx3HPPFfoevby8sGnTJkRGRsLJyUlJT05Oxrp16zBz5kwMHz4c1apVw3vvvYdevXoBgMEL2MfHx+PChQtKObmdOHECarUab7/9dnFPTYlUVh/CqVOnlkkfwrwSExNhY2NT4HaNRqP0GaxTpw48PT2xfft2jBw5Ume/suovaEgfx4o0bdo0pKamYt26dbh37x7S09ORkZGhbK/o86XVqVMn+Pr6YunSpfnWJv7ll1/g4OCgPH7NS9u1oFmzZjrp2vcCAElJSXj48CHat2+P9u3b57veS8La2hrZ2dk6aT169AAAXLx4sUzzqVQqODg4oEOHDoiOjpapdoxJZYeHzwr5y0GXsR2P4oywKk99+vTh1KlTy638ixcvsnPnzvnS+/fvr/N4xlAo4Z2znj17EgDPnz+vk/748WOdx6slvbulL9+TJ08IgAMHDixV2fqYm5uzadOmRe5HksnJyQTAN998Uyf9wIEDDAgIMKiM3LTHrFOnTsXOW1FOnTpFW1tb5e5x3uNsyPkyVEHnTF96dnY2hw8fzhdeeIFt27ZVuiyQ5OLFi1mzZk2du3laWVlZ7NSpEwEwISFBZ1ve9/L7779z1KhRrFatGjt27MidO3cadGezoPfh5OTE6tWr66Slp6cTAF1cXAosr7j5Tp8+TXd3d6rVar722mvcv3+/cqe+uIzt8/4ZIKM1hahIW7ZswXfffVcunXDT0tKwZs0abNy4USc9OjoacXFx+UYNliftHbK8nZivX78OAOjduzeAvwcqPH36FEDOSLeHDx/q5FGpVMjMzCyyzrt375Zb2TY2NspAhqJoJ6Dt06ePknb48GEkJCTA19dXZ9/IyMgiy7t//z6AnDsjWuWxAkZpeHl5ISMjQxkwkfcOjj55z1d5WL58OQYPHozNmzfj/PnzWLhwobKtVatWSEtLw7Jly3TyxMbGIiQkBK1atQKQ/xrOq02bNti8eTPi4+PRs2dPjB07Fvb29li/fj0eP35c7DaPGDECT548wW+//aak3blzBwDwyiuvlDpfREQEXFxc0LFjRzx69AhHjx7FiRMnMGDAAKMeBfuPU9nh4bNC/nLQZWzHo0mTJgRgFPNFnTt3ju7u7nr/Yi9tuXn7vNy8eZP9+/cv8SSuKOGds6rch1AfY+ovaGgfx4pUp04dqlQq/vjjjwwNDWX9+vUJgNHR0bx+/bpB58sQ9+7dIwA2b95cJz0lJYUA2LBhQyUtKiqK7u7uyuvJkydTrVbz2LFjJHPOVfPmzQmAo0ePZmhoKOfPn09nZ2cmJyfzt99+o6mpKevVq8dDhw4xLS2NERERrF27NgHwypUretv44MEDLl26lNbW1rSysmJwcHC+fdLS0giAL774Yr5tmZmZdHBw4IgRI5S0kJAQWltb8/79+yT1Xy9F5YuMjGSnTp1oZmZGb29vxsTEFHaoi8XYPu+fATIgoKzIxanLWI7Ho0ePOHfuXKWj7+jRoxkZGVnZzWJ8fDyXL19ernVkZGQwICCgWJ2U8yppcEbmfGHOnj2bzs7OnDFjBmfPns0PPvhA59FSXFwcO3fuTHNzczo7OzMuLo7dunWjp6cnd+zYwfT0dPr5+dHGxoZ79uxR8mm/7FesWME7d+4wKSmJAQEBOsF3ScvW59ixYwTAH3/8USd90aJFbNGiBS0tLTlp0iROmTKF4eHhyvaTJ08qAwTy/qhUKl6+fJlkTuBgYmLCRo0a5at7/fr1VKvVyr6HDx9mw4YNGRERUYyzUb7Wrl3LOnXq8JVXXmFUVBSDg4NpaWnJAQMG8O7duwadr6KcO3eOEydOJACamJhw8eLFPHPmDFNTU+nn56cc18DAQG7dupVWVlacNGmSkl/7OaDRaJTBAVevXqWrqyvr1q1La2trjh8/Xmdm/ePHj7Nr1660sLBg8+bNGRAQQEdHR06cOJE//fQTs7KyCmzvkydPuGHDBrq5uemkHzlyhOPHjycAmpmZcfny5fztt9909rl//z5Hjx5NLy8vzp8/nx4eHjqPVwu6XgrLFxwczJkzZ+Z7TFsWjOXz/hmyS0WS5Xpr7h9i165dcHNzgxzOHHI8ng0qlQo7d+6ssIEEhmrdujUuXLhQoddX3759YW9vj1WrVpVL+XFxcfDy8kJUVJROuqurK6ytrfHZZ5+VS70VoTLO17OuoOulMsjnfZnbLX3OhBDCAP+U/oKVQaVSFflT2EjFf5qCrhfx7JDgTAhR5WhnaS9otvbyUL9+fezZswfTpk1DWlpamZYdHx+Pjz76CA4ODkrarVu34O/vj/Dw8DKZoqEyFXW+SBb507Jly4psslHTd72IZ4sEZ0KIKiM1NRXz5s1TRn36+PhU6GMdBwcH+Pv7Y+3atWVebu4ALDMzE9u3b0doaCgaN25cpnVVpMo+X8+qvNeLePZIn7MyIs/cdcnxeDYYa58zIYTxkM/7Mid9zoQQQgghjIkEZ0IIIYQQRkSCMyGEEEIIIyLBmRBCCCGEEZHgTAghhBDCiEhwJoQQQghhRCQ4E0IIIYQwIqaV3YBnjUqlquwmGBU5HlWfm5sb3NzcKrsZQgjxjyHBWRl57bXXsHPnzspuhhD/SJGRkQgKCpLfQSHEM0FWCBBCVHkyQ7kQ4hkiKwQIIYQQQhgTCc6EEEIIIYyIBGdCCCGEEEZEgjMhhBBCCCMiwZkQQgghhBGR4EwIIYQQwohIcCaEEEIIYUQkOBNCCCGEMCISnAkhhBBCGBEJzoQQQgghjIgEZ0IIIYQQRkSCMyGEEEIIIyLBmRBCCCGEEZHgTAghhBDCiEhwJoQQQghhRCQ4E0IIIYQwIhKcCSGEEEIYEQnOhBBCCCGMiARnQgghhBBGRIIzIYQQQggjIsGZEEIIIYQRkeBMCCGEEMKISHAmhBBCCGFEJDgTQgghhDAiEpwJIYQQQhgRCc6EEEIIIYyIBGdCCCGEEEZEgjMhhBBCCCMiwZkQQgghhBGR4EwIIYQQwohIcCaEEEIIYUQkOBNCCCGEMCKmld0AIYQojoyMDDx69EgnLTU1FQBw//59nXSVSgWNRlNhbRNCiLIgwZkQokq5e/cuGjdujKysrHzb6tatq/P6jTfewJEjRyqqaUIIUSbksaYQokqxtraGo6MjTEwK//hSqVRwd3evoFYJIUTZkeBMCFHleHp6QqVSFbqPiYkJhgwZUkEtEkKIsiPBmRCiyhkyZAjUanWB29VqNd58803Uq1evAlslhBBlQ4IzIUSVU7t2bbz55pswNdXfbZYkPDw8KrhVQghRNiQ4E0JUSR4eHnoHBQBAtWrV0K9fvwpukRBClA0JzoQQVVL//v1Rs2bNfOmmpqYYNGgQatWqVQmtEkKI0pPgTAhRJVWvXh2DBw+GmZmZTnpmZibeeeedSmqVEEKUngRnQogqa8SIEcjIyNBJq127NpycnCqpRUIIUXoSnAkhqqzevXvrTDxrZmaG4cOHo1q1apXYKiGEKB0JzoQQVZapqSmGDx+uPNrMyMjAiBEjKrlVQghROhKcCSGqNHd3d+XRZoMGDdCtW7dKbpEQQpSOBGdCiCqta9euaNiwIYCclQOKWtZJCCGMXb4ZHCMjIxEYGFgZbRFCiBKxsLAAAJw+fRrDhg2r5NYIIYThdu/enS8t35+Y169fx9dff10hDRLFExUVhaioqMpuhiiFhIQE+f0qB02bNoWFhQUsLS0ruylCCGGQwr4P9K99Av2RnKhc2jsCcm6qrl27dsHNzU3OYTnYtWsX3n777cpuhhBCGET7faCPdM4QQjwTJDATQjwrJDgTQgghhDAiEpwJIYQQQhgRCc6EEEIIIYyIBGdCCCGEEEZEgjMhhBBCCCMiwdk/0KuvvorZs2dXdjNK5dKlS1i5cqXyOiYmBgMHDsTzzz8PKysruLu749atWzp5Nm3ahA4dOsDCwgLt27fHli1bCq0jKysLc+bMwY0bN8rlPQghhBD6SHD2D2Rra4vq1atXWv0JCQmlyn/s2DEsWrQIPj4+AIDY2FjMnz8f3t7eCA8Px1tvvYUdO3bA09NTyePn54ejR49i3LhxGDNmDOLi4jB69GiEhIQUWI9arYavry98fHxw5cqVUrVZCCGEMFSBk9CKZ9dXX31VaXVfvXoVXl5eOH78eInyx8bGwsvLC6dPn4aZmRkA4PDhwwgNDUWNGjUAAJs3b8aBAwcQHR0NICcYvH79Or744gulnD59+sDFxQXBwcF47733CqzP0tISCxcuhKurK6KiomBubl6idgshhBCGkjtnosLcuHED/fr1w19//VWi/CTh4eGBUaNGoW7dukq6j4+PEphpZWZmYsyYMQCAa9eu6TwCBQBnZ2dYWVkhKSmpyHrbtWsHOzs7zJo1q0TtFkIIIYpDgrN/kOzsbOzevRve3t7o3r07AODbb7/FhAkT0KRJEzx48ADe3t54/vnn0bZtW/y///f/AOSs6Tlz5kzY2tri9u3bGDp0KOrVq4e2bdti7969AIANGzbAxMQEKpUKAJCSkoLAwECdtK1bt+L3339HYmIiJk2apLTryJEjaNKkSZF307799lv8+uuvePPNNwvd7z//+Q+CgoIQFBQEAOjatSsaNGiQb7+nT5+iW7duhhw6uLi4YMOGDYiPjzdofyGEEKLEmMfOnTupJ7lYkpKS2LJlS2ZlZZWqHJJMTEzUef3FF1+wUaNGDAgIKHXZxlSnIYYOHcqhQ4eWqow///yTANiqVSuSZEJCAmvVqkUA9Pf357Vr1/jFF18QADt37sysrCyGhYWxRo0aBMD333+fx48f55dffkkLCwsC4IkTJ0iSdnZ2+a6dvGm569b65ptvWLNmTR44cKDQtru7u1OlUjEjI0Pv9n379tHR0ZEAaGtry40bNxZY1okTJ1ijRg3++uuvhdapdfr0aQLg0qVLDdq/IGXx+yWEEKLqK+T7YFe5BGfLli0jgCK/bIty+fJl1qtXTyetR48eBMCGDRuWqmxjqtNQZRGckfkDpJYtW+Y75w0aNOBzzz2nvLa3tycApqamKmlBQUEEwOHDh5MkW7Vqla+cvGn6gjOSzMzMLLLdzZo1o0ajKXD7/fv3GRMTw5CQENasWZMAuHXrVr11de/enV999VWRdWrdvHmTANinTx+D8+gjwZkQQgiy8OCszB9rksSGDRsAAGvXri1xOQ8fPkT//v1x9+5dnfTp06fj3//+NxYuXFiqdhpLncZA+9gxN0tLS6SnpyuvTUxyLpWaNWsqaa6urgByprUoLbVaXeQ+iYmJsLS0LHC7RqNB69at8e677+LTTz8FAGzfvj3ffosXL0avXr0wfPhwg9un0WgAALdv3zY4jxBCCFESZT5aMyIiQpkq4YcffsClS5fw4osvFquMW7du4a233kJMTEy+bf369UO/fv3KpK2VXWdV17BhQwBAkyZNKqQ+tVqNrKwsg/YdMGAAAKBatWo66WFhYTA3N4evr2+x6tYXwAohhBDloczvnH399dcIDAwEkHMXbf369QXuu3HjRjg5OcHb2xv29vaYPXs2MjIyMG/ePMTGxir7tW3bFqNHj8bq1auhUqmUHwA4efIkmjZtqqR98MEHyMjIwNdff4369etj6NChePz4MVasWIEOHTqgf//+eO211/Dyyy/jo48+wtOnTwGgWHVq39vatWvh4uKCCRMm4K233sLcuXPx5MkTAMCkSZN08t2+fRsDBw6EpaUlXnvtNVy8eLHsDnol0d5h7N27N4C/AxjtMSWJhw8f6uRRqVTIzMzMV5YhQZeNjQ0ePHhgUNu0E9D26dNHSTt8+DASEhLyBWaRkZFFlnf//n0AgLW1tUH1CyGEECVWjGegRbp9+zbnzJnD9PR0NmjQgACo0Wh0+ilpeXh4EABDQkJIkoMHDyYALlq0iOTffZXytqVp06b50pcvX66kHTx4UEnv3Lkz09LSOGPGDGX706dPmZqaSjMzMwKgp6ensn9x6hw6dCgBcPPmzSRzOpgD4Msvv8zHjx+TJBs2bKjkW7BgAdetW6e87tGjR7GPb1n0OUtJScnXf65Zs2b53nOjRo0IQOl8rz02ufuGbdu2jZ06dVL2GTRokPJeL126xFWrVrFu3boEwEOHDjErK4stWrSgubk5//zzT6WcsLAw1qpVi99//32hbR8zZgxVKhVTUlJ00gMDA7lp0yY+ePCAJPnkyRMOHDiQbm5uzM7OJkmGh4ezZ8+eDAkJUX7WrFnDadOmcf78+STJFStWsE2bNnr7op09e1YGBAghhCgzFTYgYNmyZbx48SJJcvHixUog8tlnn+nst3fvXmVbQkICyb8DLO2XX0GBkr70e/fu0dzcnAA4bNgwkmR0dDRnzZpFkuzVqxcBsG7dukoebQf3GjVqFFq2vvQvv/xSeX3lyhWSOZ3MtSMa//Of/+TLl5aWRpK0trbOV6+hShucpaam0s/PT2lTYGAgAwIClNcffvghHz58qHT0B8A5c+bw8ePHyntZsWIF79y5w6SkJAYEBPDRo0dK+XFxcezcuTPNzc3p7OzMuLg4duvWjZ6entyxYwfT09Pp5+dHGxsb7tmzR8l3+PBhNmzYkBEREYW2/9ixYwTAH3/8USd90aJFbNGiBS0tLTlp0iROmTKF4eHhyvaTJ08qAwTy/qhUKl6+fJkkOXnyZJqYmLBRo0b56l6/fj3VarWyb0lJcCaEEIKsoOAsOzubEyZMUF4nJSWxevXqyt2k3LR3zbR3srSuX7+u/L84wRlJjhs3jgBYrVo1/vXXXxw3bpwSKF68eJFLly5lVFQUs7OzGRUVpdzZy12OoXW6ubkpr3PfFdTeberQoUOB5RVUhyHKarRmSegbiVkZ+vTpw6lTp5Zb+RcvXmTnzp3zpffv35/jxo0rdfkSnAkhhCAraLTmTz/9hE8//VTpY1W/fn2l/9WZM2fw888/K/teuHBB+b+2Lw8ANG7cuMT1jx49GkBOf6f169fj5s2bsLe3BwDY29tj/PjxOHjwIFq2bInQ0NB8HcWL448//lD+n3uNSu0s9WUxelHot2XLFnz33XflMmoyLS0Na9aswcaNG3XSo6OjERcXl2+VASGEEKI8lFlwtnHjRty+fRsklR/tdAYAdBaY1o7yA4CzZ8+WSf2vvvoqWrduDQD44IMPdKZJOH/+PFq1aoUlS5YgMDAQq1evLtUaiblHn2ZkZCj/10490aJFixKXbaxSU1N1/q0s9evXx549ezBt2jSkpaWVadnx8fH46KOP4ODgoKTdunUL/v7+CA8Ph4WFRZnWJ4QQQuhTJsHZ9evXkZiYiPr16+uk9+vXTxnBt2fPHmXpmx49eij7rF69WiePvnUXMzMzcfv27SK/jLV3zywsLDB06FAlfe7cuUq52uV6srOzCy2rsDpzT6uhHbGYnZ2Ne/fu5dte1aWmpmLevHm4fv06gJx1LKOioiq1TQ4ODvD39y/VPHoFlZs7AMvMzMT27dsRGhpaqru6QlR1eUddl6crV65g9erV+Pjjj3WeUpRXPiGMUjGegRZo0qRJnDdvnt5tHTp0UPpYjR07liT59OlTtm/fXkl3c3Pj3r17GRAQoCy50717d52Rjj4+Pnz69KnOyEntqEitxMREmpqa8v3339dJf+ONN5Q87777LmfNmsU6derojPDMzs4uVp39+/cnAH7++eckyaioKAJgu3btlH2aNGmi5Hvy5AlJ8oUXXlDS0tPTi3WcK7PPmSgb0udMv7i4OK5YsUJ5/fvvv3PAgAGsV68en3/+eQ4fPpw3b97UybNx40a2b9+etWrV4ssvv6yMnC5IZmYmfX19lUFIVcnq1avp6+vLHj16sFu3bkrfSO2gp/Lw5MkT+vv7s0uXLlSr1SUu58aNG9y8eTPffvttdunSpcD9kpOT+d5779HOzo5HjhwxuPyS5tPKyspily5dlM/ovH7++We6uLgQAE1MTOjk5KSch/fee4+3b982uK6jR4/SyclJZ9R+r1692LVrV7q7u/P333/X2X/nzp18+eWXCYAvvfSSMrBMKzw8XGnbv/71L+7cuZOHDx/mW2+9pVNHjx49+K9//Yuurq7cuHFjsb97tCryWGlt2rSJL730El9++WWlXzeAQs91Ue2MiIggANauXZvt2rVj586dCYDVq1dn586d6eDgoPSZz7ucY1kq1wEBU6ZMoYmJCZs2baoToN2+fZsLFiygpaWlcjDVarUyVcajR484depU2tvb09LSkn369NGZBiMqKoqtW7dm9erV2a1bNyYkJDAoKIgqlUopz8/PL197BgwYwDNnzuik/fLLL2zVqhU1Gg1dXFx49uxZfv7552zQoAFbtGjBbdu2FbvOrKwsrly5kr179+aECRPo4uJCX19f5Zdn7ty5OqMC/fz8GBoaqpM2adIkg48zKcHZs8CYgrPcA3Aqs+yjR49yxIgRyuCgmJgYDho0iPv27ePp06fp6elJAOzVq5eSZ86cOfTw8ODatWs5ZcoUZaT0mjVrCq3r3r17HDx4MOPj40v2xipBcHAwa9WqxczMTD548ICDBw/mqVOnOHz4cC5YsKBc6378+LEyHU5p5F3TN6+kpCR27NiR9vb2/Ouvvwwut6T5ctu/fz8BFLoW740bNwiAL774opJ2+/Zt9urVixqNhv/73/8Mri8hIYEA2Lx5cyXt0aNHHD58OE1NTXW+B0ny4cOHynfG+PHj85V39epVAlAGwOVur62trZKWnZ3NAwcO0M7Oji+++GK+QNAQFX2sNm/eTADcsWOHkrZv3z7WqVNHuTFSknYePHiQPXr00BnQl/f6vHv3Ll988cVy/ayo8LU1RfmQ4KzqM5bfrytXrrBbt26VXnZMTAybNm3Ku3fvKmnBwcE6dwgyMjKo0WhYq1YtkjmB3zvvvKNTzg8//EAAbNGiRZF1njlzhg4ODjrTwBizVq1asWXLlpVav6HXbGRkZIFPUQoLzvr06UO1Ws2oqKhita2k+XJzdXVl06ZN2aZNG2VeRH30tf/8+fMEwMGDBxerTn1lXblyhQDo4uKid39HR0cC4M6dO3W2ZWRk5Jv5oKA6yJx1gm1sbGhnZ5fv6VNRKvpYaZ96PXz4UCd9586dhc45WVQ7v/7663zzauprc2BgIBcsWMBt27blO75loULX1hRCGLcbN26gX79+evt3VmTZJOHh4YFRo0ahbt26SrqPj48y8lkrMzMTY8aMAQBcu3Yt38hZZ2dnWFlZISkpqch627VrBzs7O8yaNcuQt1Tprl+/btTLh5HEwYMH0b17d7z++utITk4uVv6wsDB89913cHFxQefOncs9X25nz55FixYtMGPGDMTExODQoUPFyv/CCy8AyLnuS0vb37Wg/n07d+6EjY0Nxo0bhytXrijppqY5qzCamZkZVI+NjQ2WLFmCy5cvF2sEemUcK23f8FWrVumkDxkyBK1atSpxO/v06QMnJ6ci6588eTLat2+PadOmoXnz5ggMDMSjR48Mbn+pFCOSE5VM7pxVfaX9/Xr48CFnz57NOXPmcPr06XR2dub06dN5//59kuRnn32mPIYnc/rjrFy5Uiftww8/JJCzesfEiRNJ5tzxmDFjBps1a8bExEQOGTKEdevWpYODgzJhcEnLLoj20UNkZGSh+/n5+RX6GEWrTp067Nu3b5H7keS6detoamqqTCocERHBxo0b89ixYwblj4uL49ChQ+nr60tPT09269aNZ8+eJWnYsTREWFgYJ06cqHM8J06cyOTkZO7atYsjR46ko6MjyZy7gdq+TP379+fdu3c5a9YsNmnShNu3b1fKfPz4MZctW8YxY8bwX//6F3v37s1z584p29PS0jh9+nSOHz+e8+fPp5+fn9J3Nq+nT59y27ZtfOmll1i9enVOnDiRf/zxR4HvBwXcydGutjJx4kQ6OjqyVq1a7NixI8PCwgo9PiXNl9uECRP4559/8tGjR6xbt67Oo3ND2v/TTz8RAKdPn25wnQWVtXbtWqW/s779SfK///0vTU1N+e9//1vnTo6+81PQ8SbJBw8eUK1WK9ePISrjWO3evVt5pOvq6mpQ/6/itLOoNms9evSIq1atYpMmTajRaDh37twy6YsmjzWfERKcVX2l+f1KSUmhvb290m+TzOlzY29vz+bNmyvLV9nZ2eWrI29a7g+irKwshoWFKf223n//fR4/fpxffvklLSwsCIAnTpwoUdmFcXd3p0qlUpb/ymvfvn3KoxxbW9tCA7QTJ06wRo0a/PXXX4uslyRPnz5N4O8VSb755hvWrFmTBw4cMCj/iy++SDs7O5J/P3Z1cHAo1rE0lL7jqa8PV2pqKtu0aUNbW1ump6fT1dWVcXFxOvnGjRvHCxcuKK+dnZ3ZoEEDJicnMzMzk507d9aZbPny5cs0NTXVOb8pKSkMDAxk48aNqdFo6OfnZ9AXVUHXhXb5uJUrV/LWYzaZKQAAIABJREFUrVuMiopikyZNqFKpeOrUqQLLK2k+rb/++ksZpEaS8+bNIwCePn26wPbb29szKyuLd+/e5f79+/nCCy+wdu3aOsfUEADYrFkzRkVF8dtvv+XYsWNZrVo1ent76+3Envv4r1q1igA4c+ZMvdtzpxX2e2hjY8N69eoZ1N7KPFaff/45NRoNgZxVfj755BNmZWWVSTvztrmoz62nT59y69atyh8kEyZMyPc7VhwSnD0jtH8pyk/V/ykJ7QfNrVu3dNK3b99OAJw9ezZJ/X2E8qbp+yDSLmmWu5Osdimv4cOHl6psfZo1a0aNRlPg9vv37zMmJoYhISHK8ltbt27Nt19mZia7d++ud03Ugty8eZMA2KdPH51yDBUYGKjUl52dTTs7O5qZmSnbDTmWhiroeOpL/9///kdTU1N26dKFW7Zs0dkWHR1d4PUYFhbGkJAQAmBsbKxOPu17IXPudmo0GjZq1Igff/wxk5OTS/0+qlevThsbG520L774ggDo4eFRYHklzafl7+/P3377TXmdmJjI6tWr66y3nLf92p/q1auzadOmHDt2bIm+nAGwXr16XLhwIWvUqME6deooSwEWtH9ub7/9NlUqlTJ4QN9nSlG/h02aNNFZY7kwlXmsSPLOnTucPHky1Wo1AbBfv356+4wWt51522zI5xaZ8zv/7bffsmvXrjQxMeHkyZMNfzO5FBac5TysfsYkJSXh2LFjuHTpEubOnVvZzSlTr776KqZNm1bZzRAlFBkZiaCgoBLlPXHiBADkmwzX0dERAHDy5MlStc3EJKcLas2aNZU0V1dXTJ06tVxWvUhMTISNjU2B2zUaDTQaDVq3bo06derA09MT27dvx8iRI3X2W7x4MXr16qUz8XRRNBoNAOisNKFWqw3OP23aNKSmpmLdunW4d+8e0tPTdSakruhjqdWpUyf4+vpi6dKlWL9+vc62X375BQ4ODjh37pzevAMGDAAANGvWTCdd+16AnM/Whw8fon379mjfvn2ZTMxsbW2db95J7VyYFy9eLPN8QM7k4WvXrsW8efPybduxYweWLl2KRo0a5dvWqlUrxMbGFlq2oaysrLBo0SK88MILGD16NKZPn449e/YY1L9w06ZNOHfuHLy9vfHbb78Vu+6MjAzcvn0bvXv3Nmjfyj5W9erVw9q1azF+/Hi4uroiLCwMs2fP1pnrsqTtLAmVSgUHBwd06NAB0dHRyhyuZaoYkVyx6ZubpyjFnbsor9jYWL777rt6o+DynheovMljzaqvNL9fPXv2JACeP39eJ/3x48cEoPS3KundLX35njx5QgAcOHBgqcrWx9zcnE2bNi1yPzKnfxsAvvnmmzrpBw4cYEBAgEFl5KY9Zp06dSp2XpI8deoUbW1tlRFfeY+BIcfSUAUdT33p2dnZHD58OF944QW2bdtWZz6rxYsXs2bNmjp387SysrLYqVMnAsg3D1ze9/L7779z1KhRrFatGjt27MidO3cadNexoPfh5OTE6tWr66Slp6cT0D9ysbT5SDI0NJSrVq3Smw6Avr6+Bre/JPKWNXLkSALgkiVLCtw/r9jYWNaqVYs9evQo9p2zQ4cOEch5JFyUyjpWx44d09tNIT4+niqVinXr1i11O0vS5tOnT9Pd3Z1qtZqvvfYa9+/fX+jI1cJUymjN1atXY+7cufD398e+fftgZWVV5CzTfn5+OHr0KMaNG4cxY8YgLi4Oo0eP1ln6qSitWrUqcASKra2tzlqYQlQl2jtkBw8e1EnXrt6g/StY+5f306dPAQAk8/3uqVQqZGZmFlmndgWM8ijbxsYGDx48KHI/IGcZLSBnlJXW4cOHkZCQAF9fX519IyMjiyxPu6avtbW1kpaVlWVQWwDAy8sLGRkZePPNNwEUveIIkP9Ylofly5dj8ODB2Lx5M86fP4+FCxcq21q1aoW0tDQsW7ZMJ09sbCxCQkKU0W95r6+82rRpg82bNyM+Ph49e/bE2LFjYW9vj/Xr1+Px48fFbvOIESPw5MkTnTtAd+7cAQC88sorZZ4vOzsbH3/8MTw8PPJtGzp0KOrXr49PP/204kblAVi3bh1eeuklLFy4MN/x115bea+xVq1aYfPmzThy5Eix6nr69Cnmzp2LDh06wMfHp9B9K/NYWVhYYPr06fnet62tLRo0aKCzIlFFtDMiIgIuLi7o2LEjHj16hKNHj+LEiRMYMGBA+YymLkYkVyzFnZuntHMX5YUy/CvHWMids6qvNL9faWlpdHBwYOPGjXX6nU2ZMoVdu3ZVOtYPGjSIQM6or0uXLnHVqlXKRKKHDh1iVlYWW7RoQXNzc/75559KOdo7JLnvgmzbto2dOnUqddn6jBkzhiqViikpKTrpgYGB3LRpkzLA4cmTJxw4cCDd3NyUv1DDw8PZs2dPhoSEKD9r1qzhtGnTOH/+fJLkihUr2KZNG7190c6ePUvg7wEBYWFhrFWrVr65jwpSp04dqlQq/vjjjwwNDWX9+vUJgNHR0bx+/bpBx9IQ9+7dI6A7YSmZ0ykfgE6foaioKLq7uyuvtX10tCNQnzx5wubNmxMAR48ezdDQUM6fP5/Ozs5MTk7mb7/9RlNTU9arV4+HDh1iWloaIyIiWLt2bQIosE/UgwcPuHTpUlpbW9PKyorBwcH59klLSyOgOzGpVmZmJh0cHDhixAglLSQkhNbW1sooZH3nsqT5Pv/880JH8I0ePZoAuHjxYiXt2rVrBMAXXnihwHyGun79OgHQ0tJS545LTEwMzc3NWadOHZ2nTLdu3SKAfCtkaE2bNi3fZ4r2eDdr1kwn/ddff6WjoyNtbW0ZExOjs83YjpX2Gvf29tb5jDhw4AAB6DxVK0k7c3v06BEB6L2THxkZyU6dOtHMzIze3t75jltpVMqAAHNz82IFRz///LPeET9WVlasXbt2seuX4EwYo9L+fqWkpHD27Nl0dnbmjBkzOHv2bH7wwQc6j6/i4uLYuXNnmpub09nZmXFxcezWrRs9PT25Y8cOpqen08/PjzY2NjpTO2gDihUrVvDOnTtMSkpiQECATsfbkpatz7FjxwiAP/74o076okWL2KJFC1paWnLSpEmcMmUKw8PDle0nT55UBgjk/VGpVMr0GJMnT6aJiQkbNWqUr+7169dTrVYr+x4+fJgNGzZkRESEQedh7dq1rFOnDl955RVGRUUxODiYlpaWHDBgAO/evWvQsSzKuXPnlKk0TExMuHjxYp45c4apqan08/NT3nNgYCC3bt1KKysrnVVHtKuUaDQaZXDA1atX6erqyrp169La2prjx4/XmVn/+PHj7Nq1Ky0sLNi8eXMGBATQ0dGREydO5E8//VTgKDkyJ/jbsGED3dzcdNKPHDnC8ePHEwDNzMy4fPlynU7bZM7gj9GjR9PLy4vz58+nh4eHzuPVgs5lcfPt3buXDRo0YL169bh+/fp872Hfvn3K490aNWpw2bJljI6O5ttvv60c73fffbfEk95GR0crgQKQMw2IdgoW8u/BPTY2Nvz000+5d+9e9unTR+kE/9///jdfmRkZGXz99deV1z///DPHjBmj1PHGG2/QxcWFrq6uHDJkCNeuXav3OjS2Y0XmjCjF/w2ecHJyopOTE1977TXu27dP2ack7czthx9+4KhRo3TOydGjR5XtwcHBnDlzZrks+1ahwVlBc/M8evSIjx494pIlS+jh4UEfHx92796dQUFBhZZXnLmLcssdnGVlZeWbF+ibb77h+PHj2bhxY96/f58jR45kvXr16ODgoLO8RFHzAhU031FWVhaPHj3KqVOnslmzZrxx4wa7d+/Opk2bKn/VFZcEZ1WfMY+GLs5M8GWlT58+nDp1armVr12DMq/+/fvrTBlR1irjWD7rCjqX5ZXvn0iOVcWqlDtnee9cZWRk8I033qCnp6dyK3fLli0EUODcQsWdu6iw+vPOC5SQkMBatWoRAP39/Xnt2jVlGHbui7OweYHIguc7Sk9P1/kLf+nSpQwPD+fYsWNLvGyMBGdVnwRnum7fvk17e/tyWVw4NTWV7733ns4fU2TO47+WLVsWaxqI4irqWOq765f3p7jzQT3LCjqX5ZWvJKr6OZVjVfGMIjgLDAwkoLs4a2ZmJrds2aL3TlJJ5i4qrH59aS1btsz3Xhs0aMDnnnuOZNHzAmnfV2HzHWnruHfvXoneR24SnFV9xhycaWeCr+g1J8+dO0d3d3e9owhLW27eAOzmzZvs379/uS76TlbesXxW6TuX5Znvn0iOVcUzirU1jx49CgBo3LixkqZWq+Ht7a3MOZRbSeYuKi59IywsLS2Rnp4O4O95gUjm++nbty+AnPmO+vfvj3Xr1sHf3z/ffEfaOiwtLcvtfYgcly5d0hmpGxMTg4EDB+L555+HlZUV3N3dlVF/Wps2bUKHDh1gYWGB9u3bY8uWLYXWkZWVhTlz5pTJWnrGIjU1FfPmzVNGffr4+CAqKqrC6ndwcIC/v7/OnEVlVW7uebgyMzOxfft2hIaG6nwOlaXKPpbPqrznsrzz/RPJsTIuFRacaSd7NGQCxrCwMJibm2PBggXl3axC3b17F/Hx8UhLS8u3TTu895dffkHbtm3RvHlzzJ8/H7Vq1aroZlaYhIQEoy372LFjWLRokTI0PDY2FvPnz4e3tzfCw8Px1ltvYceOHfD09FTylGTqFrVaDV9fX/j4+OgsPlyVmZubw9/fX/nDY9OmTXj11VcrtA22trblvhC5qakpfH19y/ULyBiOpRCi6quw4Ozll18GAOWDS+vatWv4/vvvldelmbuorBU1LxBQsvmOqqKrV69ixIgRRll2bGwsvLy8sGbNGpiZmQHIuY5CQ0MxcOBAtG/fHps3b4ZGo0F0dDSAnGDw+vXr+PzzzzF58mQEBQVh//79AIDg4OBC67O0tMTChQvh6uqK1NTUErdbCCGE0Kdclm/STvConagSAObMmYPQ0FDs3r0bd+/exZAhQ5CYmIikpCRlmZGffvoJAQEBGDx4sPKIgyTi4+Nhbm6OLl26GFS/diLEJ0+eKGnayeeSk5OVtNzbtVJSUgDkPAIZMGAAmjdvjg8++AAJCQno1asXYmNjcerUKXz99dcAcibHTE5OxuHDh/HXX38pk2qeOnUKDRs2VOpITU2Fubm5Qe03Njdu3EC/fv2KNUlnRZVNEh4eHhg1ahTq1q2rpOubXDEzMxNjxowBkPNHQd7Jip2dnWFlZYWkpKQi623Xrh3s7Owwa9YsrFu3rkRtF0IIIfQqRgc1gxQ0N492m4uLCy0tLdmoUSNOnTqVDx8+JGn43EVFiY+Pp4+Pj5I3KCiIN27cyDcvUEBAgPL6ww8/5MOHD5WFiQFwzpw5fPz4cZHzAhU035GTkxOnTp2qlDd+/HiePn26xMeVLNmAgIcPH3L27NmcM2cOp0+fTmdnZ06fPl0ZhPHZZ59RpVIp5zw5OZkrV67USfvwww91pkYhcybmmzFjBps1a8bExEQOGTKEdevWpYODgzK/VUnLJsmIiAg2btxYmUCzIPv37ycARkZGFrqfn58fN27cWOTxKs7ULevWraOpqanB1yZp3AMChBBCVJxKGa0pyl5xg7OUlBTa29tz0aJFSlpSUhLt7e3ZvHlzZQZ2Ozu7fOc8bxryzBsXFhbGGjVqEADff/99Hj9+nF9++SUtLCwIgCdOnChR2VrffPMNa9asWeA0K1ru7u5UqVQFzrq+b98+Ojo6EgBtbW0LDdCKO3XL6dOnlWlSDCW/X0IIIUgjGa1ZFlQqVZE/Fy9erOxmGo2AgADExcVhwoQJSpqVlRXmz5+P+Ph4fPTRRwCg9NPKTV+alomJCfr27YsmTZoo9XTr1g3u7u5YsmQJAGDNmjUlKlvL1dUVycnJ6NevX6H7RUZGok6dOjA11f+E/o033sAnn3yCkJAQ3L59G2PHjsW2bdvy7ZeVlYW5c+di8+bN6NChQ5HtA4AGDRoAAP773/8atL8QQghhiCoVnFHPlBZ5f1q2bFnZzTQaJ06cAIB8o9O0C2ifPHmyVOWbmORcPjVr1lTSXF1dARg2KrcoarW6yH0SExMLnaZEo9GgdevWePfdd/Hpp58CALZv355vv5JM3aKdAkY7ElkIIYQoC1UqOBPFow2erl69qpOuveNTp06dMq+zYcOGAKDcVStvarXa4MEEAwYMAABUq1ZNJ72kU7fomydPCCGEKC0Jzp5h2jtkBw8e1EnXTpDZu3dvAH8HGdrRtSTx8OFDnTwqlQqZmZlF1nn37t0yK9uQoMvGxkYZIVsU7QS0ffr0UdJKM3WLdlSytbW1QfULIYQQhpDg7Bk2e/ZsODg4YM2aNUhMTFTS165di65du+K9994DkDOfGwB8+OGH+OOPPxAcHKyskvDDDz8gOzsbdnZ2uHXrlhLY5ZY7iAoPD0enTp2Ufm4lLfvgwYPQaDQ4dOhQoe+xe/fuSElJUaZK0Vq1ahU2b96sBILp6enw9fWFm5ub8r61U7dkZWVh7dq1WLt2LUJCQjB9+nR89913AICVK1fipZdewo4dO/LVfefOHQDA66+/XmgbhRBCiOIol3nOhHGoUaMGIiMjsWTJEowcORJt27aFWq1GvXr1EBERoXSiX7ZsGW7evInAwEBER0cjJCQEe/fuRbNmzfDgwQNkZmZi2LBh2Lp1K3755Zd8jyyDgoLg7e2N7Oxs3Lp1C8eOHSt12c899xxq166N5557rtD36OXlhU2bNiEyMhJOTk5KenJyMtatW4eZM2di+PDhqFatGt577z306tULQM6dMVdXV6SlpSEiIkKnTJVKhT/++AMAEB8fjwsXLijl5HbixAmo1Wq8/fbbxT01QgghRIFUZK7p+gHs2rULbm5uyJMsjMCwYcMAALt3767kluRo3bo1Lly4UOnXSt++fWFvb49Vq1aVS/lxcXHw8vLKt0aiq6srrK2t8dlnnxlclvx+CSGEAAr9PtgtjzVFlbdlyxZ899135TJqMi0tDWvWrMHGjRt10qOjoxEXF5dvlQEhhBCitCQ4EyWmXVeysteXrF+/Pvbs2YNp06bpXaS+NLTzwTk4OChpt27dgr+/P8LDw8t1EW0hhBD/TBKciWJLTU3FvHnzlA78Pj4++R75VTQHBwf4+/sra7KWZbm5A7DMzExs374doaGhaNy4cZnWJYQQQgAyIECUgLm5Ofz9/eHv71/ZTdFha2uLWbNmlWsdpqam+abdEEIIIcqS3DkTQgghhDAiEpwJIYQQQhgRCc6EEEIIIYyIBGdCCCGEEEakwAEBu3btqsh2CAMkJCQAkHNTlWnX7JRzKIQQ/2yFreFc4AoBQgghhBCifOlbISBfcCaEEFWNLIslhHiGyPJNQgghhBDGRIIzIYQQQggjIsGZEEIIIYQRkeBMCCGEEMKISHAmhBBCCGFEJDgTQgghhDAiEpwJIYQQQhgRCc6EEEIIIYyIBGdCCCGEEEZEgjMhhBBCCCMiwZkQQgghhBGR4EwIIYQQwohIcCaEEEIIYUQkOBNCCCGEMCISnAkhhBBCGBEJzoQQQgghjIgEZ0IIIYQQRkSCMyGEEEIIIyLBmRBCCCGEEZHgTAghhBDCiEhwJoQQQghhRCQ4E0IIIYQwIhKcCSGEEEIYEQnOhBBCCCGMiARnQgghhBBGRIIzIYQQQggjIsGZEEIIIYQRkeBMCCGEEMKISHAmhBBCCGFEJDgTQgghhDAiEpwJIYQQQhgRCc6EEEIIIYyIBGdCCCGEEEbEtLIbIIQQxZGQkICRI0ciKytLSbt//z4sLCzwxhtv6OzbsmVLfPrppxXcQiGEKB0JzoQQVUrjxo1x7do1XL58Od+2Y8eO6bx2dHSsqGYJIUSZkceaQogqx8vLC2ZmZkXuN3z48ApojRBClC0JzoQQVc4777yDzMzMQvd56aWX0KZNmwpqkRBClB0JzoQQVY6dnR3atWsHlUqld7uZmRlGjhxZwa0SQoiyIcGZEKJK8vLyglqt1rstMzMTw4YNq+AWCSFE2ZDgTAhRJbm7uyM7OztfuomJCV599VU0a9as4hslhBBlQIIzIUSVZGNjg65du8LERPdjzMTEBF5eXpXUKiGEKD0JzoQQVZanp2e+NJIYPHhwJbRGCCHKhgRnQogqa+jQoTr9ztRqNXr37o369etXYquEEKJ0JDgTQlRZlpaWcHJyUgI0kvDw8KjkVgkhROlIcCaEqNI8PDyUgQFmZmYYOHBgJbdICCFKR4IzIUSV5urqiueeew4A0L9/f9SqVauSWySEEKUjwZkQokozNzdX7pbJI00hxLNARZK5E3bt2gU3N7fKao8QQgghxD9GnjAMAHabFrTzzp07y7c1othWrVoFAJg2bVolt0SUVGRkJIKCguT3q4xlZWVh586dGDFiRGU3RQghDKL9PtCnwODs7bffLrcGiZLZvXs3ADk3VV1QUJCcw3IwaNAgVK9evbKbIYQQBisoOJM+Z0KIZ4IEZkKIZ4UEZ0IIIYQQRkSCMyGEEEIIIyLBmRBCCCGEEZHgTAghhBDCiEhwJoQQQghhRCQ4+wd69dVXMXv27MpuRqlcunQJK1euVF7HxMRg4MCBeP7552FlZQV3d3fcunVLJ8+mTZvQoUMHWFhYoH379tiyZUuhdWRlZWHOnDm4ceNGubwHIYQQQh8Jzv6BbG1tK3XagYSEhFLlP3bsGBYtWgQfHx8AQGxsLObPnw9vb2+Eh4fjrbfewo4dO+Dp6ank8fPzw9GjRzFu3DiMGTMGcXFxGD16NEJCQgqsR61Ww9fXFz4+Prhy5Uqp2iyEEEIYqsBJaMWz66uvvqq0uq9evQovLy8cP368RPljY2Ph5eWF06dPw8zMDABw+PBhhIaGokaNGgCAzZs348CBA4iOjgaQEwxev34dX3zxhVJOnz594OLiguDgYPx/9u47LIqr/Rv4dykGBJUiKkSICCIqGpUYYoPYwKBgCSogGEssGMWCBSwxMaLYEAQ0iR1joiaWR9HHXh8VTGIXIyoWVMSK0gQW7vcP3p0fwy6wCwus5v5cF5fumTllZofdmzlnzpkwYUKp9RkbG2PevHnw9PREfHw8DAwMKtRuxhhjTFl854xVm0ePHqFv37549uxZhfITEfz8/DBixAiYmJgI6YGBgUJgJiOVSjFq1CgAwP3790VdoADg6uoKMzMzPH36tNx627RpAxsbG0yfPr1C7WaMMcZUUSXB2bNnz2Bvb4/CwsJKl5WWliZ6vWXLFjRu3BiLFy+udNmaVGd1KCwsxO+//47hw4fDxcUFALBnzx6MHTsWlpaWSE9Px/Dhw1G/fn20bt0af//9NwAgPj4e06ZNg7W1NdLS0uDl5QVTU1O0bt0aO3fuBACsWbMGWlpakEgkAICMjAyEh4eL0jZu3Ijr16/jyZMnCAgIENp1/PhxWFpalns3bc+ePbhw4QJ69+5d5n7ffvstIiIihGUxOnfujIYNG8rtl5eXh65duypz6uDm5oY1a9YgOTlZqf0ZY4yxCqMStm3bRgqSVbJ48WICQHv37q1UOXfu3CFTU1NRWrdu3QgAWVhYVKpsTapTWV5eXuTl5VWpMh48eEAAyN7enoiIHj58SIaGhgSAQkND6f79+/TLL78QAHJycqKCggKKi4sjfX19AkATJ06kU6dO0a+//kp16tQhAHTmzBkiIrKxsZG7dkqmFa9b5j//+Q/Vrl273OvFx8eHJBIJ5efnK9y+a9cucnZ2JgBkbW1Na9euLbWsM2fOkL6+Pl24cKHMOmUuXrxIAGjRokVK7V8adfx+McYYe/eV8X2wXe3BWWFhIdna2hIA6t27d4XLSU9Pp5YtW8q1Ze/evdShQwf66aefKly2JtWpCnUEZ0TyAVLz5s3ljrlhw4b0wQcfCK/t7OwIAGVlZQlpERERBIC8vb2JiMje3l6unJJpioIzIiKpVFpuu5s0aUJGRkalbn/16hUlJiZSdHQ01a5dmwDQxo0bFdbl4uJCv/32W7l1yjx+/JgAkLu7u9J5FOHgjDHGGFHZwZnauzWPHTsmPI138OBB3Lp1S+UyUlNT4eLigsTERLltffv2xfnz5zFmzJhKt7Wm69QUsm7H4oyNjZGbmyu81tIqulRq164tpHl6egJAhd7jkrS1tcvd58mTJzA2Ni51u5GREVq0aIFvvvkGP/30EwAgNjZWbr/vv/8ePXr0gLe3t9LtMzIyAiDf5c0YY4ypm9qDsz/++APh4eEAigZwr169utR9165di169emH48OGws7PDjBkzkJ+fj9mzZ+PGjRvCfq1bt8bIkSOxcuVKSCQS4QcAzp49CysrKyFt/vz5yM/Pxx9//IEGDRrAy8sLOTk5WLZsGdq1awcPDw906tQJH3/8MRYuXIi8vDwAUKlO2bHFxMTAzc0NY8eOxRdffIFZs2bh7du3AICAgABRvrS0NPTv3x/Gxsbo1KkTbt68qb6TXkMsLCwAAJaWltVSn7a2NgoKCpTat1+/fgCAWrVqidLj4uJgYGCAuXPnqlS3ogCWMcYYqxIq3GYrV1paGgUHB1Nubi41bNiQAJCRkZGoK0zGz8+PAFB0dDQREQ0cOJAA0HfffUdE/9cdVrItVlZWculLliwR0vbt2yekOzk5UXZ2NgUFBQnb8/LyKCsri3R1dQkA+fv7C/urUqeXlxcBoPXr1xNR0RgmAPTxxx9TTk4OERFZWFgI+ebOnUurVq0SXnfr1k3l81tV3ZrKdEcq2ufRo0ei97BFixYEgHJzc4moqIvb3NxclE8ikZCtra1cm5Tp1rS1taW6desqcYREN2/eJAC0cuVKIe3QoUO0evVquX3Pnj1bbnmybs0+ffooVX9puFuTMcYYUTV2a27cuBEjRoxArVq1MH78eABAeno6tmzZItpv165dwpxT/fv3B1A0az0AfPDBB2XWUbxbTebrr78W5p/auHEjAOBqJ53JAAAgAElEQVT8+fNwdnaGvr4+Ll26BAAwMTGBrq4uateuDWtrawBFd/rKU7LO3377TcjXrVs3AICTkxP09fVx+fJlLFq0CABQt25dIU9ISAgCAgLQqFEjAEVPQNaEzMxMAMCbN2+ENNndvuIyMjIAFE1JUVzxO1dHjhyBo6Mjxo4dCwCwt7cHACxYsAC3b99GZGSk0DV68OBBFBYWwsbGBqmpqUhJSRHK2bdvH4yMjHDgwIEy2+7i4oKMjAzhGGRWrFiB9evX4/Xr1wCA3NxczJw5E0OGDBHmMDt69CjCwsJQUFCAmJgYxMTEIDo6GlOnTsX+/fsBAMuXL0erVq2wdetWubqfP38OAOjSpUuZbWSMMcYqTYVIrkyFhYU0duxY4fXTp09JT09PuJtUnOyuGf7/nSyZlJQU4f+l3cUqLX306NEEgGrVqkXPnj2j0aNH082bN4mo6C7KokWLKD4+ngoLCyk+Pl64swcFd4fKq3PIkCHC6+J3BT/88EMCQO3atSu1vNLqUEZl75xlZWVRSEiIUH94eDiFhYUJrxcsWECvX78WBvoDoODgYMrJyRHavWzZMnr+/Dk9ffqUwsLCKDMzUyg/KSmJnJycyMDAgFxdXSkpKYm6du1K/v7+tHXrVsrNzaWQkBAyNzenHTt2CPkOHz5MFhYWdOzYsTLbf/LkSQJAhw4dEqV/9913ZGtrS8bGxhQQEECTJk2iI0eOCNvPnj0rPCBQ8kcikdCdO3eIiGj8+PGkpaVFH374oVzdq1evJm1tbWHfiuI7Z4wxxoiq6WnNw4cPK/zyk/2cPn1a2PeTTz4R0tPS0hSWp2pwdu7cOSF9/vz5ct1PL168oLlz51KzZs1o4sSJZGlpWeHgzNHRUXhdUFAg7Cd7StXQ0LDU8moyOKsMRd2aNcHd3Z0mT55cZeXfvHmTnJyc5NI9PDxo9OjRlS6fgzPGGGNE1dStuXbtWqSlpYGIhB/ZE3MARGsYygaSA8CVK1fUUv9nn32GFi1aAADmz58vehLv2rVrsLe3xw8//IDw8HCsXLmyUsvwNGvWTPh/fn6+8H9ZF56trW2Fy2Zl27BhA/bv318lT01mZ2cjKioKa9euFaUnJCQgKSlJbpUBxhhjrCqoJThLSUnBkydP0KBBA1F63759hafcduzYIcyuLhunBQArV64U5VG0tI9UKkVaWhqys7PLbMfIkSMBAHXq1IGXl5eQPmvWLKFc2Yzw5a1eUFadffv2Ff7/4sULobyXL1/KbX9fZGVlif6tKQ0aNMCOHTswZcqUcq8HVSUnJ2PhwoVwcHAQ0lJTUxEaGoojR46gTp06aq2PMcYYU0QtwdmiRYsUDpS2sLBA27ZtARQFO7KB8t98842QvnfvXnh7e2PXrl1YvHgx9uzZAwCi5Xbmz5+PhQsXQldXV/SFXHIgu7+/P3R0dODn5wc9PT0hXTa4HSiaMmPGjBmiOy/79+8HESld59ChQ+Hh4QGgaF43APjzzz+RlZWFNm3aYPbs2QDEgYzsrlpOTo6QJpvGQ5NlZWVh9uzZwgD+wMDAGnuYQcbBwQGhoaGIiYlRe7nFAzCpVIrY2Fhh+S7G/q1kD9tUh7t372LlypVYunQpbt++XeX5GNNIKvSBKjRp0iTS0tIiKysrmj17tpCelpZGc+fOJWNjY2GMlba2tjBVRmZmJk2ePJns7OzI2NiY3N3dRdNgxMfHU4sWLUhPT4+6du1KDx8+pIiICJJIJEJ5ISEhcu3p168fXb58WZT2559/kr29PRkZGZGbmxtduXKFNm/eTA0bNiRbW1vatGmTynUWFBTQ8uXLqWfPnjR27Fhyc3OjmTNnUnZ2NhERzZo1SzTmLiQkhLZs2SJKCwgIUPo8E9XsmDOmHjzmTLGkpCRatmyZ8Pr69evUr18/MjU1pfr165O3tzc9fvxYlGft2rXUtm1bMjQ0pI8//liY1qY0UqmUZs6cSQ8fPqySY6hKK1eupJkzZ1K3bt2oa9euwtjI6dOnV1mdb9++pdDQUOrYsSNpa2tXuJxHjx7R+vXrafDgwdSxY8dS93vz5g1NmDCBbGxs6Pjx40qXX9F8MgUFBdSxY0d6+/atwu3/+9//yM3NjQCQlpYW9erVS3gfJkyYUOq4aUVOnDhBvXr1Ek2p1KNHD+rcuTP5+PjQ9evXRftv27aNPv74YwJArVq1Er5fZI4cOSK07ZNPPqFt27bR4cOH6YsvvhDV0a1bN/rkk0/I09OT1q5dK0x3pKrqPFcy69ato1atWtHHH38sPHQHoMz3urx2Hjt2jABQ3bp1qU2bNuTk5EQASE9Pj5ycnMjBwUF4oPHJkycqt1lZ1bp8E6s6HJy9+zTp96v409E1WfaJEyfI19dXeHI7MTGRBgwYQLt27aKLFy+Sv78/AaAePXoIeYKDg8nPz49iYmJo0qRJwtqvUVFRZdb18uVLGjhwICUnJ1fswGpAZGQkGRoaklQqpfT0dBo4cCCdP3+evL29ae7cuVVad05ODpmYmFT6mi25pm9JT58+pfbt25OdnR09e/ZM6XIrmq+43bt3E4Ay1+KVzenYrFkzIS0tLY169OhBRkZG9Ndffyld38OHDwkANW3aVEjLzMwkb29v0tHREd2kICJ6/fq1EJCMGTNGrrx79+4RAGF2guLttba2FtIKCwtp7969ZGNjQ82aNZMLBJVR3edq/fr1BIC2bt0qpO3atYvq1atHmzdvrnA79+3bR926dRPNtlDy+nzx4gU1a9asSj8rODh7T3Bw9u7TlN+vu3fvUteuXWu87MTERLKysqIXL14IaZGRkaI7BPn5+WRkZCQ8BZ2SkkJDhw4VlXPw4EECoHCC45IuX75MDg4OomlgNJm9vT01b968RutX9po9d+6cqAeluLKCM3d3d9LW1qb4+HiV2lbRfMV5enqSlZUVtWzZkgoLC0vdT1H7r127RgBo4MCBKtWpqKy7d+8SAHJzc1O4v7OzMwGgbdu2ibbl5+fLTUtVWh1ERRNqm5ubk42NjTBhurKq+1x9/vnnBIBev34tSt+2bRstWrSowu38448/6L///W+5bQ4PD6e5c+fSpk2b5M6vOlTr2pqMMc326NEj9O3bV+HDN9VZNhHBz88PI0aMgImJiZAeGBgIfX190b5SqRSjRo0CANy/f1/uyVlXV1eYmZnh6dOn5dbbpk0b2NjYYPr06cocUo1LSUnR6OXDiAj79u2Di4sLunTpIprgWhlxcXHYv38/3Nzc4OTkVOX5irty5QpsbW0RFBSExMTEcifCLumjjz4CUHTdV5ZsvGtp4/u2bdsGc3NzjB49Gnfv3hXSdXR0AAC6urpK1WNubo4ffvgBd+7cUekJ9Jo4V7IH91asWCFK//LLL4VJzyvSTnd3d/Tq1avc+sePH4+2bdtiypQpaNq0KcLDw+UmQa8yKkRyrIbxnbN3X2V/v16/fk0zZsyg4OBgmjp1Krm6utLUqVPp1atXRET0888/C2MkiYrG4yxfvlyUtmDBAgKKllYbN24cERXd8QgKCqImTZrQkydP6MsvvyQTExNycHAQJgyuaNmlkXU9nDt3rsz9QkJCyuxGkalXr57Sy2utWrWKdHR0hEmFjx07Ro0bN6aTJ08qlT8pKYm8vLxo5syZ5O/vT127dqUrV64QkXLnUhlxcXE0btw40fkcN24cvXnzhrZv305fffUVOTs7E1HR3UDZWCYPDw968eIFTZ8+nSwtLSk2NlYoMycnhxYvXkyjRo2iTz75hHr27ElXr14VtmdnZ9PUqVNpzJgxNGfOHAoJCRHmhCwpLy+PNm3aRK1atSI9PT0aN24c3b59u9TjQSl3cmRL4Y0bN46cnZ3J0NCQ2rdvT3FxcWWen4rmK27s2LH04MEDyszMJBMTE1HXuTLtP3r0KAGgqVOnKl1naWXFxMQQAIVd1bLzf/r0adLR0aEOHTqI7uQoen9KO99EROnp6aStrS1cP8qoiXP1+++/C126np6eSo3/UqWd5bVZJjMzk1asWEGWlpZkZGREs2bNUstYtLLunEn+f6ME27dvx5AhQ1AimWmAQYMG4eHDh5gyZUpNN4VV0Llz5xAREVGh36/MzEw4OjrC19cX8+bNA1A09UyXLl0glUpx4cIF1KtXD7a2trhz546ojpJpEokE9vb2uHHjBgoLC/Hf//4XgwYNQk5ODiZOnChca2PHjkVGRgbOnDmDTp06qVx2WXx9fbF161bk5eUJf/0Xt3v3bqxYsQKnTp2CtbU1Zs+eLdw9K+ns2bPo2bMnzpw5g3bt2pV7Li9duoR27dph0aJFCA4Oxp49e+Dj44Nt27YpNRWOnZ0dCgsLcfv2bUilUpiZmaFx48a4fPmy0udSWYrOZ0pKCqysrETp2dnZ6NChA3JycvDPP/9g0KBBWLZsmWhexjFjxiAoKAjNmzcHALi5ueHy5cu4desWateujc6dO6NNmzb4+eefARRNL9O8eXNIpVLh/c3MzMSaNWuEuwgBAQGYNGmS6Gl3ZY8DAKytrXHv3j0sX74cvr6+uH//vnDOEhIS0KFDB4XlVTSfzPPnzxESEoI1a9YAAObMmYPQ0FBcvHhRmE2gZPvt7Oxw48YNpKen4/Tp05g0aRJevXqF8+fPC+dUGRKJBE2aNMHWrVvx9OlT7NmzB7GxsfD19cWPP/4ot4yhRCIRzn9ERASmTJmCadOmYenSpXLbi+cp6/fQwsICeXl5wtJ0ZanJc/XLL79g4sSJSE9Ph4mJCRYuXIjRo0dDS0u+40/VdpZsc3mfW/n5+fj111+xdOlS3LlzB1999RWCgoJEv2OqKCPe+p3vnL1DZH8p8s+7/1MRs2fPJgCUmpoqSo+NjSUANGPGDCJSbiF7KPgr0c7OjgDxkmSypby8vb0rVbYiTZo0ISMjo1K3v3r1ihITEyk6OlpYfmvjxo1y+0mlUnJxcaHffvut3DplZAvZu7u7i8pRVnh4uFBfYWEh2djYkK6urrBdmXOprNLOp6L0v/76i3R0dKhjx460YcMG0baEhIRSr8e4uDiKjo4mAHTjxg1RPtmxEBXd7TQyMqIPP/yQli5dSm/evKn0cejp6ZG5ubko7ZdffiEA5OfnV2p5Fc0nExoaSpcuXRJeP3nyhPT09Mjf37/U9st+9PT0yMrKir7++mtKSkoqty5FZZmamtK8efNIX1+f6tWrR3fv3i1z/+IGDx5MEolEeHhA0WdKeb+HlpaWZGFhoVR7a/JcERE9f/6cxo8fT9ra2gSA+vbtq3DMqKrtLNlmZT63iIp+5/fs2UOdO3cmLS0tGj9+vPIHU8y/7oGAtLQ02r59O4WGhtZ0U9SKuzXffZX5/ZINji35oSR7WqtLly5EVPEASlG+5ORkAkCOjo6VKlsRPT090dNkZdm8eTMBoO7du8ttmzt3Ls2fP1+pcmSys7NFx1URmZmZFBMTQz/88AM1btxYdA6UOZfKUiU4IyoK4rW0tERfUkRE0dHR5ODgUGo9np6eBEBukHjxY5F1bX/++ed0+PBhtRxHkyZNyMrKSpQme+KvQ4cOpZZX0XxERV2yFhYWCgNVXV1dhdOtqPLlXZ7iZcmeSBwwYECpg+xLXksZGRnUokULMjMzE45Zlfbm5eVRrVq1RH+clKamz1Vxly5dIisrKwIgFxBVpJ2VaXNycjJNmDCBdHR0qHfv3hU6nn/VAwH//PMP5s+fj8GDB2Pz5s0q51+3bh3atWuHOnXqoG3bttiwYUMVtJIx1clu49+7d0+ULutOqlevntrrlC21ZmlpqfaytbW1UVBQoNS+/fr1AwDUqlVLlB4XFwcDAwPMnTtXpborO8D+zz//ROvWrdG0aVPMmTMHhoaG5eapynMpQ0S4c+cOLC0t4e/vL5ro+sWLF0hOTla4skZhYaEwUFu26okio0ePxrVr12BtbY0+ffrA0dER27dvV/p9VKRZs2ZyD3LUr18fAEQPiqgrHwD8/vvvmD59umi5QSLCli1bkJ+fj6ioqIocSoWMGDECX331FXbt2oXQ0FCl8hgaGmLnzp3IycmBn5+fynUeO3YMeXl56NGjR7n71tS5OnXqFC5evChK+/jjj3HixAlIJBJs3bq1Rtp56dIl+Pr6olmzZrhw4QL++OMP7N+/Xy1lF/feBWf29vYVXgMxJCQEJ06cwOjRozFq1CgkJSVh5MiRonVBGaspzs7OAIB9+/aJ0mWrN/Ts2RPA/wUesi9mIpJ7AkwikUAqlZZbp+yLuirKNjc3R3p6ern7AUXLaAFFT1nJHD58GA8fPsTMmTNF+547d67c8l69egUAaNSokZCmSoAxbNgw5Ofno3fv3gDKXw4OkD+XVWHJkiUYOHAg1q9fj2vXrgljE4Giz8bs7GwsXrxYlOfGjRuIjo4Wnn4reX2V1LJlS6xfvx7Jycno3r07vv76a9jZ2WH16tWiFVCU5evri7dv3+LSpUtCmmwc1Keffqr2fIWFhVi6dKnCoMbLywsNGjTATz/9VH1P5QFYtWoVWrVqhXnz5smdf9m1VfIas7e3x/r163H8+HGV6srLy8OsWbPQrl07BAYGlrlvTZ6rOnXqYOrUqXLHbW1tjYYNG4qWi6yOdh47dgxubm5o3749MjMzceLECZw5cwb9+vWrmqepVbjN9k6BircoKzt3UnXgbs13X2V+v7Kzs8nBwYEaN24sGnc2adIk6ty5M+Xn5xMR0YABAwgoeurr1q1btGLFCmEi0QMHDlBBQQHZ2tqSgYEBPXjwQChH1n1VfOzVpk2byNHRsdJlKzJq1CiSSCSUkZEhSg8PD6d169ZReno6ERXNVN+/f38aMmSI0O1z5MgR6t69O0VHRws/UVFRNGXKFJozZw4RES1btoxatmypcCzalStXCIAwV1JcXBwZGhrKzX1Umnr16pFEIqFDhw7Rli1bqEGDBgSAEhISKCUlRalzqYyXL18SIJ6wlKioWwuAaMxQfHw8+fj4CK9lY3RkT6C+ffuWmjZtSgBo5MiRtGXLFpozZw65urrSmzdv6NKlS6Sjo0OmpqZ04MABys7OpmPHjlHdunUJQKljotLT02nRokXUqFEjMjMzo8jISLl9ZN3IxScmlZFKpeTg4EC+vr5CWnR0NDVq1Eh4ClnRe1nRfJs3by7zCb6RI0cSAPr++++FtPv37xMA+uijj0rNp6yUlBQCQMbGxqJuzMTERDIwMKB69eqJJpRNTU0lAHIrZMhMmTJF7jNFdr6bNGkiSr9w4QI5OzuTtbU1JSYmirZp2rmSXePDhw8XfUbs3buXAIhWBKlIO4vLzMwkAHLd5ERFT187OjqSrq4uDR8+XO68Vca/bswZkerB2f/+9z+Fj8aamZlR3bp11dm0CuPg7N1X2d+vjIwMmjFjBrm6ulJQUBDNmDGD5s+fL1qOJSkpiZycnMjAwIBcXV0pKSmJunbtSv7+/rR161bKzc2lkJAQMjc3F03tIAsoli1bRs+fP6enT59SWFiYaIxbRctW5OTJkwSADh06JEr/7rvvyNbWloyNjSkgIIAmTZpER44cEbafPXtWeECg5I9EIhGmxxg/fjxpaWnRhx9+KFf36tWrSVtbW9j38OHDZGFhQceOHVPqfYiJiaF69erRp59+SvHx8RQZGUnGxsbUr18/evHihVLnsjxXr14VptLQ0tKi77//ni5fvkxZWVkUEhIiHHN4eDht3LiRzMzMREvCyZaQMzIyEh4OuHfvHnl6epKJiQk1atSIxowZI5pZ/9SpU9S5c2eqU6cONW3alMLCwsjZ2ZnGjRtHR48epYKCglLb+/btW1qzZg0NGTJElH78+HEaM2aMMPZnyZIlcuPhXr16RSNHjqRhw4bRnDlzyM/PTzRGqLT3UtV8O3fupIYNG5KpqSmtXr1a7hh27dpFjo6OBID09fVp8eLFlJCQQIMHDxbO9zfffFPhSW8TEhKEQAEomgZENgUL0f893GNubk4//fQT7dy5k9zd3YVB8KdPn5YrMz8/XxhvSlT0XTZq1Cihjs8//5zc3NzI09OTvvzyS4qJiVF4HWrauSIiMjc3Fx6e6NWrF/Xq1Ys6depEu3btEvapSDuLO3jwII0YMUL0npw4cULYHhkZSdOmTauSZd/eueCsoKCATpw4QZMnT6YmTZrQo0ePyMXFhaysrOjVq1flztVDJA7OlJmfqTSqzJ1U1Tg4e/dpwu9XaVSZCV5d3N3dafLkyVVWvmwNypI8PDxo9OjRVVZvTZzL911p72VV5fs34nNVvd65BwKkUilq1aqFn3/+Gffu3UNsbCzmzp0LV1dX6OrqIjAwEP369cPatWvx559/QktLCz179kRGRobC8kaPHo2mTZsKr2V92cXTFDl79izy8vLwww8/qPX4GGNFNmzYgP379yMtLU3tZWdnZyMqKgpr164VpSckJCApKanCY1PVQSKRlPtz8+bNGmufpintvayqfBXxrr+nfK40jAqRXLVr3rw5AaCXL18KaeXN1SODEt2aykwBUFxF5k6qanzn7N2nSb9fJclmgq/uNSevXr1KPj4+ojnB1FVuyXm4Hj9+TB4eHlW66DtRzZ3L95Wi97Iq8/0b8bmqfu/cnTMZ2RMQxsbGQtqff/4JBwcHucdliQh9+vRRW93ff/89evToAW9vb7WVyarWrVu3RHdDEhMT0b9/f9SvXx9mZmbw8fERnvqTUXXqlIKCAgQHB6tlLT1NkZWVhdmzZwtPfQYGBiI+Pr7a6ndwcEBoaChiYmLUXq5svUKg6I58bGwstmzZgsaNG6u1LpmaPpfvq5LvZVXn+zfic6VZNDo4U6S8uXrUoaJzJ73vHj58qLFlnzx5Et99953waPiNGzcwZ84cDB8+HEeOHMEXX3yBrVu3wt/fX8hTkalTtLW1MXPmTAQGBooWH36XGRgYIDQ0VPgjZ926dfjss8+qtQ3W1tZVvhC5jo4OZs6cWaVfQJpwLhlj7753Ljgrb66e0igzPxNQubmT3mf37t2Dr6+vRpZ948YNDBs2DFFRUdDV1QVQ9D5u2bIF/fv3R9u2bbF+/XoYGRkhISEBQFEwmJKSgs2bN2P8+PGIiIjA7t27AQCRkZFl1mdsbIx58+bB09MTWVlZFW43Y4wxpoj8asMa5O3btwCKugoMDAwAFM0U3rRpU8yfPx8PHz5Ejx49cOPGDZw/fx5//PEHAAgTIcryAxAWNF2wYAGGDRuGuLg45ObmAgAOHjyIXr164fjx4wgLC8PAgQOFLhYiQnJyMgwMDNCxY8dqO3ZN8ujRI/Tt27dSs4BXVdlEBD8/P4wYMUI0K7iiyRWlUqmwcPb9+/flBoS7urrCzMxMbtZxRdq0aQMbGxtMnz4dq1atqlDbGWOMMYVUGKBWbbKysmj+/PnCQP8xY8bQxYsXhe1lzdWTnJxMgYGBQt6IiAh69epVufMznThxQqm5k2pSRR4IeP36Nc2YMYOCg4Np6tSp5OrqSlOnThUmaVRmmpEFCxYI8yWNGzeOiIom5gsKCqImTZrQkydP6MsvvyQTExNycHAQ5reqaNlERMeOHaPGjRsLE2iWZvfu3QSAzp07V+Z+ISEhtHbt2nLPlypTp6xatYp0dHRUujY04feLMcZYzXvn5jljiqkanGVkZJCdnR199913QtrTp0/Jzs6OmjZtKszAbmNjI/eel0xDsadfCwoKKC4ujvT19QkATZw4kU6dOkW//vor1alThwDQmTNnKlS2zH/+8x+qXbs27d27t8xj9PHxIYlEUuqs67t27SJnZ2cCQNbW1mUGaGfOnCF9fX26cOFCmXXKXLx4UTTLvDL494sxxhjRO/y0JqucsLAwJCUlYezYsUKamZkZ5syZg+TkZCxcuBAAhHFaxSlKk9HS0kKfPn2EBZzDwsLQtWtX+Pj4CHPCyRaZVbVsGU9PT7x58wZ9+/Ytc79z586hXr160NFR3EP/+eef48cff0R0dDTS0tLw9ddfY9OmTXL7FRQUYNasWVi/fj3atWtXbvuA/1tw/PTp00rtzxhjjCmDg7P32JkzZwBA7uk02QLaZ8+erVT5WlpFl0/t2rWFNE9PTwBF01pUlra2drn7PHnyRDTVSklGRkZo0aIFvvnmG/z0008AgNjYWLn9KjJ1ipGREQBUyQSqjDHG/r04OHuPyYKne/fuidJld3zq1aun9jotLCwAQLirVtW0tbWVfpigX79+AIBatWqJ0is6dYrsCWDGGGNMnTg4e4/J7pDt27dPlC6bILNnz54AlJtmRCKRQCqVllvnixcv1Fa2MkGXubk50tPTy90PgDABrbu7u5BWmalTXr16BQBo1KiRUvUzxhhjyuDg7D02Y8YMODg4ICoqCk+ePBHSY2Ji0LlzZ0yYMAFA0TQjALBgwQLcvn0bkZGRomlGCgsLYWNjg9TUVCGwK654EHXkyBE4OjoK49wqWva+fftgZGSEAwcOlHmMLi4uyMjIQGZmpih9xYoVWL9+vRAI5ubmYubMmRgyZIhw3EePHkVYWBgKCgoQExODmJgYREdHY+rUqdi/fz8AYPny5WjVqhW2bt0qV/fz588BAF26dCmzjYwxxpgqNHqeM1Y5+vr6OHfuHH744Qd89dVXaN26NbS1tWFqaopjx44Jg+gXL16Mx48fIzw8HAkJCYiOjsbOnTvRpEkTpKenQyqVYtCgQdi4cSP+/PNPuS7LiIgIDB8+HIWFhUhNTcXJkycrXfYHH3yAunXr4oMPPijzGIcNG4Z169bh3Llz6NWrl5D+5s0brFq1CtOmTYO3tzdq1aqFCRMmoEePHgCK7ox5enoiOzsbx44dE5UpkUhw+/ZtAEBycjL++ecfoZzizpw5A21tbQwePFjVt4YxxhgrlYSIqHjC9u3bMWTIEJRIZhpg0KBBAIDff/+9hltSpEWLFvjnn39q/Frp06cP7OzssGLFiiopPykpCcOGDZNbI9HT0+uHrM8AACAASURBVBONGjXCzz//rHRZ/PvFGGMMKPP74Hfu1mTvvA0bNmD//v1V8tRkdnY2oqKisHbtWlF6QkICkpKS5FYZYIwxxiqLgzNWYbJ1JWt6fckGDRpgx44dmDJlCrKzs9Vatmw+OAcHByEtNTUVoaGhOHLkSJUuos0YY+zfiYMzprKsrCzMnj1bGMAfGBgo1+VX3RwcHBAaGiqsiarOcosHYFKpFLGxsdiyZQsaN26s1roYY4wxgB8IYBVgYGCA0NBQhIaG1nRTRKytrTF9+vQqrUNHR0du2g3GGGNMnfjOGWOMMcaYBuHgjDHGGGNMg3BwxhhjjDGmQTg4Y4wxxhjTIKU+ECCb8JRpDtkTkfzevLsePnwIgN9Dxhj7t5N9Hygit0LAuXPnEB4eXuWNYowxdXn9+jUePHiA1q1b13RTGGNMJQpW/fldLjhjjLF3DS+LxRh7j/DyTYwxxhhjmoSDM8YYY4wxDcLBGWOMMcaYBuHgjDHGGGNMg3BwxhhjjDGmQTg4Y4wxxhjTIBycMcYYY4xpEA7OGGOMMcY0CAdnjDHGGGMahIMzxhhjjDENwsEZY4wxxpgG4eCMMcYYY0yDcHDGGGOMMaZBODhjjDHGGNMgHJwxxhhjjGkQDs4YY4wxxjQIB2eMMcYYYxqEgzPGGGOMMQ3CwRljjDHGmAbh4IwxxhhjTINwcMYYY4wxpkE4OGOMMcYY0yAcnDHGGGOMaRAOzhhjjDHGNAgHZ4wxxhhjGoSDM8YYY4wxDcLBGWOMMcaYBuHgjDHGGGNMg3BwxhhjjDGmQTg4Y4wxxhjTIBycMcYYY4xpEA7OGGOMMcY0CAdnjDHGGGMaRKemG8AYY6pITU2FpaUlCgoK5LZJJBLRaxcXF5w4caKaWsYYY+rBd84YY+8Uc3NzdOnSRS4QU8THx6caWsQYY+rFwRlj7J3j7+8PLa2yP760tbXh5eVVTS1ijDH14eCMMfbO+fLLL8sMzrS1tdGrVy+YmppWY6sYY0w9ODhjjL1zjIyM0Lt3b+joKB42S0Tw9/ev5lYxxph6cHDGGHsn+fn5KXwoAAB0dXXh6elZzS1ijDH14OCMMfZO8vT0hL6+vly6jo4O+vfvD0NDwxpoFWOMVR4HZ4yxd5Kenh4GDBgAXV1dUXpBQQGGDh1aQ61ijLHK4+CMMfbO8vX1RX5+vijN0NAQbm5uNdQixhirPA7OGGPvLFdXVxgbGwuvdXV14e3tjVq1atVgqxhjrHI4OGOMvbN0dHREwVh+fj58fX1ruFWMMVY5HJwxxt5pPj4+yMvLAwA0aNAAzs7ONdwixhirHA7OGGPvtC5dusDCwgKAcisHMMaYpuOFz9Xk4cOHOHv2bE03g7F/pU8++QR79uxB/fr1sX379ppuDmP/SoMHD67pJrw3JERENd2I98H27dsxZMiQmm4GY4wxViM4nFCb3/nOmZrxxVlEFqzy+Xi3SSQSbNu27Z34i3jr1q3w9vau6WYw9q/DNyfUjwdnMMbeCxyYMcbeFxycMcYYY4xpEA7OGGOMMcY0CAdnjDHGGGMahIMzxhhjjDENwsEZY4wxxpgG4eCMMcYYY0yDcHDGGGOMMaZBODhjjDHGGNMgvEIAY+xf4c2bN6hbt25NN4O9B16/fo169epVS113797F3r17kZubiwEDBsDW1rZK8zHNwHfOGGPvlM8++wwzZsxQev9ly5bBxcUFpqamam/LrVu3sHz5cuF1YmIi+vfvj/r168PMzAw+Pj5ITU0V5Vm3bh3atWuHOnXqoG3bttiwYUOF669sfQUFBQgODsajR48q3IaaEBUVheDgYHTv3h3Ozs5ISkpS+bpQVW5uLhYuXIhOnTpV6lp6/PgxNmzYgCFDhqBTp06l7peRkYGJEyeiV69eaNOmDaZPn65UgFXRfEzDEFOLbdu2EZ/O/8Pn4/0AgLZt21bTzRDx9vamuXPnKr3/27dvydTUVKnrMSUlRelyT5w4Qb6+vpSXl0dERImJiTRgwADatWsXXbx4kfz9/QkA9ejRQ8gTHBxMfn5+FBMTQ5MmTSJ9fX0CQFFRUUrXK6Ou+l6+fEkDBw6k5ORkldtQEyIjI8nQ0JCkUimlp6fTwIED6fz58ypfFxWRk5NDJiYmlf5se/DgAQEge3t7hdufPn1K7du3Jzs7O3r27JnS5VY0X2Xx573abeezqSZ8cYrx+Xg/aGJwVhH29vblXo93796lrl27KlVeYmIiWVlZ0YsXL4S0yMhIys7OFl7n5+eTkZERGRoaElFR4Dd06FBROQcPHiQAZGtrq+yhVEl9ly9fJgcHB8rMzFS5HdXN3t6emjdvXqP1K/vZdu7cOZo9e7bCbWUFZ+7u7qStrU3x8fEqta2sfL/99htt2rRJ+GNCnfjzXu22c7cm03hV3V1RHaqj++td7aLSBI8ePULfvn3x7NmzcvclIvj5+WHEiBEwMTER0gMDA6Gvry/aVyqVYtSoUQCA+/fvi64BAHB1dYWZmRmePn2qcpvVWV+bNm1gY2OD6dOnq9yO6paSkgKJRFLTzSgVEWHfvn1wcXFBly5d8ObNG5Xyx8XFYf/+/XBzc4OTk5Pa8hkYGGDKlClo2rQpwsPDkZmZqVK7WPXi4IxpPGtra+jp6dVY/Q8fPqxU/pMnT+K7775DYGAgAODGjRuYM2cOhg8fjiNHjuCLL77A1q1b4e/vL+QJCQnBiRMnMHr0aIwaNQpJSUkYOXIkoqOjS61HW1sbM2fORGBgIO7evVupNlfW8ePH8cEHH6BOnTo4ffo0Xr9+DX9/f0gkEnTr1g3Xr18HAFy8eBEWFhb4+eefAQBv377FkiVL8PXXX6NDhw7o1asXrl27BgAoLCzE77//juHDh8PFxUVUX3R0NPz9/TF+/Hjo6elBIpEIP8U9e/YMXl5eMDU1hYODA/766y8AwMaNG3H9+nU8efIEAQEBZR7bnj17cOHCBfTu3bvM/b799ltEREQgIiICANC5c2c0bNhQbr+8vDx07dq1zLKUUdn63NzcsGbNGiQnJwMoeg8tLS1x6tSpcuu+desWBg0ahODgYAwbNgzOzs64evUqACA+Ph7Tpk2DtbU10tLShPPfunVr7Ny5U+nj27dvHwICApCVlSW8TwEBAcjIyJC7Lq5cuQJXV1dIJBJ4enri5cuXmDFjBqysrLB582ahzLKuNwDIyclBUFAQxo4di7lz52LWrFnIyspS2L78/HzExsaidevW8PLyQsuWLXHz5k2sXLlS6WMEgE2bNgEArKys4OLigjp16sDR0RH79u2rVD4PDw88ePAAQUFBiIiIgKWlJWbPno20tDSV2seqSU3fu3tf8G1dsfflfKjS1aVITXR/qbOLCpXo1hw/fjzp6enR69eviahovE7Dhg3Jz89P2EcqlZKzs7PwevTo0fTPP/8Ir11dXalhw4b05s0bIlI8VicqKoq0tbWFc7xo0SICQEFBQcI+sq6oefPm0b1792jfvn0EgDp27Cg61tK6mYrz8fEhiURC+fn5Crfv2rWLnJ2dCQBZW1vT2rVrSy3rzJkzpK+vTxcuXCi33tKoq76LFy8SAFq0aBEREf3nP/+h2rVr0969e8ttQ7NmzcjGxoaI/u96dnBwoIKCAoqLixPGuk2cOJFOnTpFv/76K9WpU4cA0JkzZ1Q6XkXvk6LrIisri1q2bEnW1taUm5tLnp6elJSUJMpX1vUmlUrJycmJRo8eLWy/c+cO6ejoiD7bMjIyKDw8nBo3bkxGRkYUEhJCT548qdBxEBE1adKEANDy5cspNTWV4uPjydLSkiQSCZ0/f77U8lTJl5eXRxs3bqRWrVqRnp4ejR07Vu7cqOJ9+bzXIDzmTF344hR7H87Hw4cPqVWrVkp9YStSWFhI7du3p3nz5pW5X35+PhkaGtKkSZOIiOh///ufwg93MzMzqlu3rlJ19+vXjwICAlRuc0mVCc4SExMJAK1atUpI8/T0JENDQ8rIyCAioj179tBPP/1EREQJCQkEQOFPXFycqE3F3xNPT0/S0tISxtJcu3aNANBnn30m7CMLzgoLC4U0U1NTql27dqnllqZJkyZkZGRU6vZXr15RYmIiRUdHU+3atQkAbdy4UW4/qVRKLi4u9Ntvv5VbZ1nUVd/jx48JALm7u4vyKCM8PFwot7CwkGxsbEhXV1fYbmdnRwAoKytLSIuIiCAA5O3trVQdMqW9T4rS//rrL9LR0aGOHTvShg0bRNvKu96io6MJAN24cUOUT3YsRES7d+8mIyMj+vDDD2np0qXCHxGVOQ49PT0yNzcXpf3yyy8EQPSHjTryFRYW0p49e6hz586kpaVF48ePV7r9xb0Pn/cahsecMc2lqBtrz549GDt2LCwtLZGeno7hw4ejfv36aN26Nf7++28AynWjrFmzBlpaWkK3V0ZGBsLDw0VppXV1KdvdU5PdXyW7qGpCixYt0L17d/z0008AisZAFRQUIC8vD7/99hsAIDY2Fn5+fgCAP//8Ew4ODiAiuZ8+ffqUWk+vXr1QWFgodN/IusC7d+8ut2/xbk4zMzNkZ2erfFxPnjyBsbFxqduNjIzQokULfPPNN8Kxx8bGyu33/fffo0ePHvD29la5DVVRn5GREQCIurm0tbWVasOUKVPg4eGBVatWITQ0FLm5ucjPzxe2a2kVfdXUrl1bSPP09ARQ1CVaVRwdHTFz5kwkJCSgXbt2om3lXW+HDh0CADRp0kSUT3YsAPD06VO8fv0azZo1Q9u2bVGnTp1Kt7lRo0bQ1dUVpXXr1g0AcPPmTbXmk0gkcHBwQLt27aClpVWjnxeshJoKC983/JeDmLrOR8nuiocPH5KhoSEBoNDQULp//77w16GTk5NK3Sg2NjZybSyZBgV/3Srb3VOT3V8lu6gqCpV8WnPnzp0EgM6fP08BAQF0/fp18vb2pg4dOtD169dp2rRpwr7ff/891a5dW3R3RaagoEDUppLvydq1a8nExISmTZtG/fr1o/nz54vu+ih6wq5kmqJyFTEwMCArK6vyD56I3rx5QwCod+/eovS9e/dSWFiYUmWoojL15eTkEABydHRUud7z58+TtbU1/fe//yUi+XOr6Py/ffuWAFD//v1Vqqu090lRemFhIXl7e9NHH31ErVu3ptzcXGFbedebo6MjAaCHDx+KtpU8luvXr9OIESOoVq1a1L59e9q2bZtSdxxLO45evXqRnp6eKC03N5cAkJubW6nlqZrv4sWL5OPjQ9ra2tSpUyfavXu36M6yKvj7T+24W1Nd+OIUU+f5KPkh1rx5c7myGzZsSB988IHwWplulMp8YSvz4VuT3V+KuqgqorLBmVQqJUtLS3J3d6dhw4YRUdH8YADIxcWF7ty5I+wru2a+/fZbURmJiYkUGRkpalPx90QqldLkyZPLHDOjzHstkUiUGtNna2urdPfyzZs3CQCtXLlSSDt06BCtXr1abt+zZ88qVWZV1Se7Zvr06SOkKdutaW9vT40bNxZeF+/6k20vef4fPXpEACg6OlqpOmRUCc7CwsJo+/btdPToUZJIJBQcHCxsK+96Gzp0KAEQut3LOhaioj8cp02bRnXq1KGmTZvSqlWrRGNLlT2ODRs2EAC6ePGikCY7V2XN46ZsvqNHj5KrqytJJBLy8PCg06dPl1qmsvj7T+04OFMXvjjFqjI4U+aLVtE+ycnJojsD6rybooienh5ZW1srte/mzZsJAHXv3l1u29y5c2n+/Pkq1Z2dnV3huyDFVTY4IyJasGABSSQSunbtmpBmb29PHh4eov3evn1LTZs2JQA0cuRI2rJlC82ZM4dcXV2FsTwZGRkEgCwsLIR88+fPJxsbG1q3bh0dOHCAzp49S0lJSaLAwsLCggCIxgSZm5sTAOHBCVtbWzIwMKAHDx6UeTyjRo0iiUQijJuTCQ8Pp3Xr1lF6erpwPP3796chQ4YIdySOHDlC3bt3p+joaOEnKiqKpkyZQnPmzCEiomXLllHLli3LDcbVVZ/MlStXRHdb4+LiyNDQULgbVpZ69eqRRCKhQ4cO0ZYtW6hBgwYEgBISEiglJUX4vSr+nmzatIkcHR1LvbOsyMuXLwkANW3aVJSu6LqIj48nHx8f4fX48eNJW1ubTp48KZyvsq63S5cukY6ODpmamtKBAwcoOzubjh07RnXr1iUAdPfuXYVtTE9Pp0WLFlGjRo3IzMxM9IeFjOz3s1mzZnLbpFIpOTg4kK+vr5AWHR1NjRo1olevXhGR4mukvHznzp0jR0dH0tXVpeHDh1NiYmJZp1ol/P2ndhycqQtfnGKaGJyV7Eap6uCsJru/KtNFVZw6grPnz5/T1KlTRWkbNmxQOFHmvXv3yNPTk0xMTKhRo0Y0ZswYYabzrKwsCgkJEQZth4eH05s3b+jw4cPUsGFDuUHdZmZm9Mcff9DSpUuFtMmTJ1NmZiYtWbJESAsKCqLc3FwKCQkhc3Nz2rFjR5nHc/LkSQJAhw4dEqV/9913ZGtrS8bGxhQQEECTJk2iI0eOCNvPnj0r3CEt+SORSIS7iOPHjyctLS368MMPy2yHuuqTWb16NWlrawvphw8fJgsLCzp27FiZ7SAiiomJoXr16tGnn35K8fHxFBkZScbGxtSvXz968eKF8Hu1bNkyev78OT19+pTCwsJUeqL46tWrNG7cOAJAWlpa9P3339Ply5cVXhcbN24kMzMz0UMxs2bNIgBkZGQkPBxQ1vVGRHTq1Cnq3LmzcDcsLCyMnJ2dady4cXT06FFRd3tJb9++pTVr1tCQIUNE6cePH6cxY8YQANLV1aUlS5bQpUuXRPu8evWKRo4cScOGDaM5c+aQn5+fqHu1tGukrHyRkZE0bdo0uW5adeDvP7Xj4Exd+OIU08TgrGQ3SosWLQiAMA6lsLBQuJsiU1pXlzLdPTXZ/aWoi6oi1BGcVbX169fTkiVLhNcFBQWUkpJCsbGx1KBBgyqp093dnSZPnlwlZRMVXQ9OTk5VVr4iHh4eomkj1EmVWfWZcmriGikNf/+pHT+tyTSbbBbr4rNsv337Vm6/jIwMAEUzpBdXUFAg/P/IkSNwdHTE2LFjAQD29vYAgAULFuD27duIjIxEbm4uAODgwYMoLCyEjY0NUlNTkZKSIpSzb98+GBkZ4cCBA2W23cXFBRkZGXIzca9YsQLr16/H69evARQtqDxz5kwMGTIEEyZMAAAcPXoUYWFhKCgoQExMDGJiYhAdHY2pU6di//79AIDly5ejVatW2Lp1q1zdz58/BwB06dKlzDa+6xYvXoyRI0cKs+IDRU/TNW7cGF26dMGHH35YJfVu2LAB+/fvr5IJPLOzsxEVFYW1a9eqvezSJCQkICkpSW5FgepSfNLg0n7KelLx36YmrhFWzWo6PHxfqPqXw969e6lt27airoauXbuSn58fffHFFzRs2DD6448/yrxtrsnU8ZeUou6KsLAw4fWCBQvo9evXwkB/ABQcHEw5OTlKdaMkJSWRk5MTGRgYkKurKyUlJVHXrl3J39+ftm7dWmpXl7LdPTXZ/VWyi6qioOF3zvr27UtA0ZO7z58/F9L//vtvGjx4MF2/fr3K6r569Sr5+PgofNqvsuWqMl9WZT1+/Jg8PDxUWvRdVZaWlqLxfaxyqvsaKQ/fOVM77tZUl4pcnLJuNgDUpEkTIT0rK4u8vLwIAHXu3JkeP36s7uZWuZr+ZdWUbpSa6v5SVxeVpgdnL168oIkTJ1LTpk1JT0+POnXqRIMGDaI1a9ZUyQLPJSUnJ4u6VN81+fn5FBYWVmVf9JmZmcJYL/z/gffnzp2rkrpYzanpz/v3EAdn6lLRi1P2oVVy0HlWVpbw12b79u2r5YtGnWr6l1VTgrO0tDSys7NTajkXVWVlZdGECRPo6tWrovT4+Hhq3ry5Wr5wNT04Y4zVvJr+vH8P8ZgzTVW7dm1hIewLFy5g/fr1Ndyid4tsceLSFimuLg0aNMCOHTswZcqUCs1GX5bk5GQsXLgQDg4OQlpqaipCQ0Nx5MgRtcxWzhhjrPpxcKbB+vbtK/xfNuibiBAeHo6ePXti1KhR6Nu3L+7duwcACAgIEA2gTUtLQ//+/WFsbIxOnToJA2oLCwuxZMkSfP755/D19UXz5s0hkUjQokWLcuvQdFlZWZg9e7YwgD8wMBDx8fE12iYHBweEhoYiJiZG7eUWD8CkUiliY2OxZcsWNG7cWK11McYYq0Y1fe/ufaHubk2iohmnZdvr169PRESBgYEE/N+s1f379ycLCwthULJssk2gaFboVatWCa+7detGREWTdgKgf/75h4iKph6YOnWq0Iby6qjK88E0C7hbkzFWDv68Vzvu1tRkZmZmwv/fvHmDW7duCXdfZNNA2NnZ4fHjx9i4cSMAoG7dukKekJAQBAQEoFGjRgAg3EHasWMHAGD16tXIycmBlpYWFi9eDHd3d6XqYIwxxljV4eBMg718+VL4f/369XHmzBlh3q6PPvpISAeAM2fOyOXX19cHABgZGQEAcnJyAADNmjUDAERGRsLGxgbLly9HTk4Oli9frnIdjDHGGFMvnZpuACtd8YlPO3bsiAcPHgivmzRpItr39u3bSpcbFRWFwsJC7Ny5E6mpqZg2bRpWrlyJAwcOqK0OxhhjjFUM3znTYOfPnxf+/9VXX4lmOz9z5gyISPhJSEhQutx69ephx44dOHHiBDp06AAAePDgAWbOnKm2OhhjjDFWMRycabDVq1cDADw8PODh4YGOHTtCIpEAgLCEj8ytW7eULtfLywtA0fJC58+fF5Zsef78udrqYAwQL7vF2PtCtvRadbh79y5WrlyJpUuXqtR7UdF8TDNwcFaDHj9+LPz/+fPnICIARWstjho1CtevX4eHhwe2bNkCAGjZsiVGjhwJAFi0aBEmTZqEtWvXYuTIkfj7778BiOf1kq0TKRtrBgB5eXlITEzEokWLhLSePXsCAPr166dUHYyVpaCgAIsXL0bXrl1hampa7v6fffYZZsyYUQ0tK/oDo/j6kYmJiejfvz/q168PMzMz+Pj4IDU1VZRn3bp1aNeuHerUqYO2bdtiw4YNZdZRUFCA4OBgPHr0qEqOgRUNzQgODkb37t3h7OyMpKSkKr+OcnNzsXDhQnTq1Emp67o0jx8/xoYNGzBkyBB06tSp1P0yMjIwceJE9OrVC23atMH06dNha2tbbvkVzcc0TA0+KvpeUfVR4ri4OPrkk09E6yZ26NCB3N3dqUePHjR8+HDas2ePXL6CggKaP38+tWjRgvT09KhNmzYUFxdHRCRaJgUAhYSE0JYtW0RpAQEB1LFjR5o6dSqNHz+ehg4dSh9//DHNmzePpFJpuXVU1flgmgkVnEojJyeHTExMlLoGvL29ae7cuRVpnkpOnDhBvr6+wmobiYmJNGDAANq1axddvHiR/P39CQD16NFDyBMcHEx+fn4UExNDkyZNIn19fQJAUVFRZdb18uVLGjhwICUnJ1fpMf0bRUZGkqGhIUmlUkpPT6eBAwfS+fPnq+U6UuW6LsuDBw9KnUKJiOjp06fUvn17srOzo2fPnildbkXzVRZ/3qsdL9+kLnxxivH5eD9UNDgj0pwltIiKAjErKyt68eKFkBYZGUnZ2dnC6/z8fDIyMiJDQ0MiIkpJSaGhQ4eKyjl48CABIFtb23LrvHz5Mjk4OPBi32pmb29PzZs3r9H6lb2uz507R7Nnz1a4razgzN3dnbS1tSk+Pl6ltpWV77fffqNNmzZVyVKA/HmvdjzPGWPs/UZE8PPzw4gRI2BiYiKkBwYGCtPNyEilUowaNQoAcP/+fVEXKAC4urrCzMwMT58+LbfeNm3awMbGBtOnT1fDUTCZlJQUYVysJiIi7Nu3Dy4uLujSpYvK4y7j4uKwf/9+uLm5wcnJSW35DAwMMGXKFDRt2hTh4eHIzMxUqV2senFwxhirUrdv34anpydMTEzw6aef4sSJEwCKlhH7/fffMXz4cLi4uAj737p1C4MGDUJwcDCGDRsGZ2dnXL16Vdj+119/4bPPPsOECRPw7bffQldXt8w1VPfs2YMLFy6gd+/eZbbz22+/RUREBCIiIgAAnTt3RsOGDeX2y8vLQ9euXZU6djc3N6xZswbJyckAgOPHj8PS0hKnTp1SKv+7oqz3LD4+HtOmTYO1tTXS0tLg5eUFU1NTtG7dGjt37lS6jn379iEgIABZWVl48uQJAgICEBAQgIyMDLnr6MqVK3B1dYVEIoGnpydevnyJGTNmwMrKCps3bxbKfPv2LZYsWYKvv/4aHTp0QK9evXDt2jVhe05ODoKCgjB27FjMnTsXs2bNKvVay8/PR2xsLFq3bg0vLy+0bNkSN2/exMqVK1U6l5s2bQIAWFlZwcXFBXXq1IGjoyP27dtXqXweHh548OABgoKCEBERAUtLS8yePRtpaWkqtY9VD57njFWpQYMG1XQTWA2LiYlBYGAg+vbti6lTp6Jnz564ePEiWrdujc8++wyDBw8WVqMAgD59+giBm1QqhZmZGXx9fYUv+6FDh+L58+fCihdJSUnIzs6GgYGBwvq3bdsGiUSCTz75ROH23bt3Y8WKFTh16hSsra0BQLh7VtLZs2eRl5eHH374Qalj79ixI6RSKbZv347g4GBkZGTg5cuX791TrKW9Z5cvX8aLFy+watUq5OTkIDQ0FJMmTcKXX36JsWPH4ssvv8SZM2fKHBhfvI4+ffrgxx9/RKNGjYSn2QHIXUdt2rTB7t270aFDB1y7dg2Ghoa4efMmjh49KkzCDRTdPQ0KCkLz5s0BFAXTPXv2xK1bt1C7dm1069YNbdq0wc8//wwASE5OxtKlS0XtyszMxJo1a4S7UQEBAZg0aZLCwF4Zf/31F4CiycLnzZuH+/fvY9CgQfDw8EBCQoIw/VFF8hkYGGDy5Mn45ptv8Ouvv2Lp0qUIDw/HV199haCgkU5xuwAAIABJREFUING5YTWL75wxxqrU/Pnz0bNnT4wZMwYLFy5EQUGB0F1oaWkpt39AQAAWLFgAANDW1oapqSlu3rwpbH/16hVevnyJlStXgogwd+5c6OnplVr/uXPnUK9ePejoKP5b9PPPP8ePP/6I6OhopKWl4euvvxbuQhRXUFCAWbNmYf369WjXrp1Sxy77gj59+jQAwNPTE2/evEHfvn2Vyv+uKO0909LSQp8+fYT3OSwsDF27doWPj48Q4EZFRVW6fkXXUe3atREbG4uUlBR8/vnnGDBggCj4OH/+PNasWQN7e3tIJBJIJBIcOnQIaWlpOHXqFH788UckJCTg/7F353FRle3/wD/DYgoooKKA4iOLiIorFZXiLpQLqKkgAe4LZuCWgGJuIWqKoJCVilvkVlmKZkK49FXA+ikuoaLiAqaYKLK5MHD9/uCZ83CYGRhggMGu9+vFS+c+517OmcPMxTn3Mm/ePCGPlZUVrKyshNc///wzLCwssH79evj7++PevXtYtWpVtQMzAHj48CHMzMwwb948mJqawtHREaGhoSCiCu/CVSWfrq4uJkyYgMuXL2P//v24cuUK7Ozs8PHHH1e73Uy9+M4Zq1UHDhyo7yawGlBH356mTZsK/x85ciT8/f2RmpqqdP+5c+eioKAAX375JZ48eYKXL1+iqKhI2L5582ZMmjQJ/v7+2L17NyIjI0V1lCf70lLGyMgIRkZG6NSpEwwNDeHt7Y1du3ZhwoQJov2WL1+OQYMGwcPDQ5XDFsoGIHp0pK2trXL+hqKy90xLq/Q+gJ6enpDm6uqKOXPm1Or8iQ4ODggICEBoaKjoThsA/PHHH7C3txc9Mi/Lzc0NgPxKKbJjAYBHjx7h2bNn6NGjB3r06FHhdagqU1NTlJSUiNIGDBgAAKI/UtSRTyKRwN7eHj179kRycrLw+J3VP75z1sAomt+nMqrM5cRYXZDdUWjXrp3Sff744w907doVVlZWCA4OhoGBgWj7hx9+iJSUFLi4uODPP/+Ek5OTwjtdMtra2sJ6sZWRfSE3atRIlB4bGwt9fX0sWbJEpXJkNLnjujpV9p4pYm5uDkDxXS91ISLcunULFhYW8Pb2xqtXr4Rt2dnZSE9PR2FhoVy+kpISYZ667OxspeVPmzYNV65cgaWlJYYNGwYHBwfs379f5etNkQ4dOsgNOJGtb1x2QEtN86WkpMDT0xMdOnTA+fPn8f3338tNPM7qDwdnDcjGjRuxaNEihISE4ODBgzAxMal0puqrV68iODgYEydORHx8PD744APs3bsX3t7eddRqxv5Htl5sRY/1fHx8UFRUJHTgL383YOnSpbCyssKxY8ewZ88eFBUVITg4WGl5ZmZmyMnJUal9sj9ahg4dKqTFxcUhMzMTAQEBon0TExMrLe/p06cASu9qyNTki1tTVfaeKSILemSTYNeGtWvXYvTo0YiOjsaVK1ewdOlSYZudnR0KCwuxZs0aUZ6rV68iMjJS6L9WWUf8zp07Izo6Gunp6Rg4cCCmTp0KW1tbbN68WTQBuKo8PT3x4sULpKSkCGmPHz8GALz99ts1zpeQkAAXFxf06tUL+fn5OHnyJM6cOQM3N7d/zR8TDUJ9TuTxOqmLeV6qM79PZXM51Rae9+b1gBrMc9apUycCQE+ePBHSZs2aRW5ubsLrvLw8AkDm5uZCmqGhIUkkEjp+/DjFxMRQq1atCAAlJydTRkYG6enp0dOnT4mo9Ho2NDQkR0dHpe2YMmUKSSQSysvLE6WHhYXRtm3bKCcnh4iIXrx4QSNHjiR3d3cqKSkhIqL4+HgaOHAgRUZGCj+bNm2iuXPnUnBwMBERrVu3jjp37kx79uyRq/vSpUsEgEJDQ4modPJpAwMD+uWXX6p0LjVdZe+ZbG4w2UTXREQ7d+4kBwcHKioqUrmeJ0+eEACysrISpSu6jpKSkmj8+PHC61mzZpG2tjadOnWKiErfbysrKwJAkydPppiYGAoODiZnZ2fKzc2llJQU0tHRoRYtWtCxY8eosLCQEhISqFmzZgSAbt++rbCNOTk5FBoaSqampmRiYkIRERFy+xQWFhIA6tChg9w2qVRK9vb25OnpKaRFRkaSqampcN0ruuYqy5eYmEgODg6kq6tLEydOpNTU1IpOdZXw573a8SS06lIXF6e+vr7SSQtVVVRURAYGBuTv76+mVinGv6yvh5oEZ3FxcTRixAjq378/TZ8+nfz8/CgqKoqKi4uJiKigoICCgoKE1SvCwsIoNzeXoqKiyNDQkN5++21KSkqiiIgIMjY2Jjc3N8rOziYA1KtXL1q9ejV99NFHNHz4cKVflEREp06dIgB0/PhxUfqyZcvIxsaGjI2NydfXl/z9/Sk+Pl7YfvbsWdLT0xOtsCH7kUgkdOvWLSIq/dLX0tKiNm3ayNW9efNm0tbWFvaNi4sjc3NzSkhIqNY51VSVvWey4GzdunX0+PFjevToEa1evbpKE/RevnyZZs6cSQBIS0uLli9fThcvXlR4He3YsYNMTEzI19dXyC9bQcXIyIi2b99ORER37twhV1dXat68OZmamtL06dNFM+ufPn2aevfuTU2bNiUrKytavXo19e3bl2bOnEm//fabcC0r8uLFC9qyZQu5u7uL0k+cOEHTp08nAKSrq0tr166llJQU0T5Pnz6lyZMnk4+PDwUHB5OXlxdlZmYK25VdcxXli4iIoAULFojKURf+vFe7/RKi/y7oyGpk//79cHd3R22cziNHjiA2NhZfffUVjIyMhA7J69atAwBs2LAB169fR/PmzXHx4kWMGjUK/v7+CstatGgRrK2tlU4VoC61eT5Y3ZFIJNi3bx/GjRtX302pkWHDhsHW1hYbNmyolfLT0tLg4+MjTO8h4+rqClNTU2Eqhn+rTp064dq1a/x5oEbKrrn6wJ/3aneAR2s2AMrm95FKpRgyZAgsLCywa9cuSCQS7NixA5MmTYK1tbWoX09V5nJi7HWzfft2ODk5ITAwsEbTHChSWFiITZs2YevWraL05ORkpKWlISYmRq31vY5U6et07do1YT6yfztl1xx7fXBw1oBt2rQJJ0+exPXr14UPN1lH/z59+oj27d+/Pzp27IiEhAQsXLgQU6dOhY6Ojtx0AYy9jlq1aoUffvgBc+fOxdatW0VTOtRUeno6Vq1aJZpG4cGDBwgJCUF8fLxapldo6GSz6hcUFCicLJjvuFSNomuOvV54tGYDJlsGp23btkKatrY2Jk6cKMyvJCObx+njjz/G119/DQDYtWtXnbWVsfpmb2+PkJAQREVFqb3csl+SUqkUu3btQkxMjOh389+ooKAAixcvFkbp+vn5acRjuIau/DXHXj8cnDVgsoktqzqJo7K5nBh73VlaWtb6QuQ6OjoICAjgL0+ULrYdEhICIgIRYdu2bXjnnXfqu1mMaTwOzhqw7t27A4Dw4Sdz9+5d/PLLL0rzKZrLiTHGGGOagfucNRCyySzLznAdGBiImJgYHDhwANnZ2fjwww/x8OFDPHr0SBg0sGHDBhgaGuLDDz+EoaEhXr58iYCAALi7u2P27Nn1ciyMMcYYU46DswbgypUrQj+ZO3fuYMWKFRg5ciS6deuGpKQkLFiwAOfOncP169cxduxYrF27VhggkJubiy+//BILFiyAh4cHGjVqhNmzZ2PQoEH1eUiMMcYYU4KDswbA3t4emzdvllu4V7bt2LFjSvMuXbpUtGQJY4wxxjQb9zljrB7cuHED69evF16rsjj9tm3b0LNnTzRt2hQ9evTA9u3bK6yjuLgYgYGBwgLOjDHGGgYOzthrKTMzU2PLPnXqFJYtWwY/Pz8Aqi1OHxQUhJMnT2LatGmYMmUK0tLSMHnyZERGRiqtR1tbGwEBAfDz88Pt27dr1GbGGGN1h4Mz9tq5c+cOPD09NbLsq1evwsfHB5s2bYKuri4AIC4uDjExMRg5ciR69OiB6OhoGBkZITk5GUBpMJiRkYHdu3dj1qxZCA8Px08//QQAiIiIqLA+Y2NjLF26FK6ursJEoIwxxjQbB2fstXL//n0MHz4c//zzj8aVTUTw8vLCpEmT0Lx5cyHdz88PTZo0Ee0rlUqF5bXu3r0regQKAM7OzjAxMcGjR48qrbdbt26wtrau9fm9GGOMqQcHZ0xj5ObmIiAgAEFBQZg/fz5cXFwwf/585OTkAAC2bNkCLS0tYSRqXl4ewsLCRGk7duzAX3/9hYcPH8LX1xcAhBGtlpaWyMrKwpgxY9CiRQt07doVP/74Y43KBoATJ07AwsICp0+frvD4Dh06hPPnz+P999+vcL/PPvsM4eHhCA8PBwD07t1b4XqQr169gpOTU8Un9b9cXFywZcsWpKenq7Q/Y0y5Z8+e1Vldt2/fxsaNG/HFF1/g5s2btZ6PaQhiarFv3z7i0/k/VT0feXl5ZGtrS8uWLRPSHj16RLa2tmRlZUU5OTlERGRtbS1Xbvk0AGRnZ0dERMXFxRQbG0tNmjQhAPTJJ5/Q6dOn6bvvvqOmTZsSADpz5ky1ypb5+eefSU9Pjw4fPlzhMY4fP54kEgkVFRUp3H7w4EHq27cvASBLS0vaunWr0rLOnDlDTZo0ofPnz1dYp8yFCxcIAIWGhqq0vwwA2rdvX5XyvO7S0tJo3bp1wuu//vqL3NzcqEWLFtSyZUvy8PCgv//+W5Rn69at1KNHDzIwMKDu3btTdHR0hXVIpVIKCAigzMzMWjmGhm7jxo0UEBBAAwYMICcnJ7p+/To5OjrSp59+Wmt1vnjxgkJCQujdd98lbW3tapdz//59io6OpnHjxtG7776rdL/c3FyaPXs2WVtb04kTJ1Quv7r5aoK//9RuP59NNeGLU6yq52Px4sUEgB48eCBK37VrFwGghQsXEhGRnZ2dXLnl0xQFULa2tgSACgoKhLTw8HACQB4eHjUqm6j0y7Qy7du3JyMjI6Xbnz59SqmpqRQZGUl6enoEgHbs2KGwrn79+tGePXsqrVPm77//JgA0dOhQlfMQaU5wlpGRoRFlnzx5kjw9PenVq1dERJSamkqjRo2igwcP0oULF8jb25sA0KBBg4Q8gYGB5OXlRVFRUeTv7y/8obBp06YK63ry5AmNHj2a0tPTq3dgr6mIiAgyMDAgqVRKOTk5NHr0aDp37hx5eHjQkiVLarXu58+fU/PmzWv8WX/v3j2lnyVEpX+Y9urVi2xtbemff/5Rudzq5qsp/v5TOw7O1IUvTrGqno/+/fsTAMrPzxel37lzhwBQnz59iKj6AZSifOnp6QSAHBwcalS2qho3bkyWlpYq7bt7924CQAMHDpTbtmTJElqxYkWV6i4sLBQdq6o0ITi7ffs2OTk51XvZqamp1K5dO8rOzhbSIiIiqLCwUHhdVFRERkZGZGBgQESlgd9HH30kKufXX38lAGRjY1NpnRcvXiR7e3u534t/Mzs7O+rYsWO91q/qZ1tiYiItXrxY4baKPkuGDh1K2tralJSUVKW2VZRvz549tHPnTuEPC3Xi7z+12899zphG0NIqvRTv3LkjSpf1tTI0NFR7nebm5gAACwsLtZetiLa2NoqLi1XaV9ni9LGxsdDX18eSJUuqVLes31xDoykDPIgHc2iMjIwMjb6eiQhHjhxBv3790KdPH+Tm5lYpf2xsLI4ePQoXFxc4OjqqLZ++vj7mzp0LKysrhIWFIT8/v0rtYnWLgzOmEfr27QsAOHLkiCg9IyMDADB48GAA/wsyZGuMEpFc51yJRAKpVFppndnZ2WorW5Wgy8zMTBjcUBlFi9PHxcUhMzMTAQEBon0TExMrLU+2NqupqalK9atDQx3goYgmDeZQdQBKXbpx4wbGjh2LwMBA+Pj4oG/fvrh8+TIA1d4vVRw5cgS+vr4oKCgQ3jNfX1/k5eXhwIEDmDhxIvr16wcAuHTpEpydnSGRSODq6oonT55g4cKFaNeuHXbv3i2U+eLFC6xduxZTp07FW2+9hSFDhuDKlSvC9ufPn2P+/PmYMWMGlixZgkWLFimdkqaoqAi7du1C165dMWbMGHTu3BnXr1/Hxo0bq3Qud+7cCQBo164d+vXrh6ZNm8LBwUHus7Gq+UaMGIF79+5h/vz5CA8Ph4WFBRYvXoysrKwqtY/Vkfq9c/f64Nu6YlU9H4WFhWRvb09t27YV9Tvz9/en3r17C53oR40aRQBoyZIldOPGDdqwYYPQB+TYsWNUXFxMNjY2pK+vT/fu3RPKkT2KKNs3bOfOneTg4FDjsmNjY8nAwIB++eWXCo9xypQpJJFIKC8vT5QeFhZG27ZtEwY9vHjxgkaOHEnu7u5UUlJCRETx8fE0cOBAioyMFH42bdpEc+fOpeDgYCIiWrduHXXu3FlhX7RLly7V6YCAhjzAQxFNGsyh6gCUutShQweytrYmov892rW3t6/S+6UqRe+Zoj5cBQUF1LlzZ7K0tKSXL1+Sq6srpaWlifJNmzaNrl27Jrx2dnam1q1bU25uLkmlUnJ0dKRp06YJ22/dukU6OjqiaygvL4/CwsKobdu2ZGRkREFBQfTw4cNqHQdRad9UALR+/Xp68OABJSUlkYWFBUkkEjp37pzS8qqS79WrV7Rjxw7q0qULNW7cmGbMmCF3bqqCv//UjvucqQtfnGLVOR95eXm0cOFCcnZ2pvnz59PChQtpxYoV9PLlS2GftLQ0cnR0JH19fXJ2dqa0tDRycnIib29v2rt3L718+ZKCgoLIzMyMfvjhByGfLDhbt24dPX78mB49ekSrV68W9eWpbtlxcXFkbm5OCQkJFR7fqVOnCAAdP35clL5s2TKysbEhY2Nj8vX1JX9/f4qPjxe2nz17VhggUP5HIpHQrVu3iIho1qxZpKWlRW3atJGre/PmzaStrS3sq6rqBmcNfYBHeZo2mEOVASh1KSwsTDimkpISsra2Jl1dXWG7Ku+XqpS9Z4rS//zzT9LR0aF3332Xtm/fLtqWnJys8HcKAMXGxlJkZCQBoKtXr4ryyY6FiOinn34iIyMjatOmDX3xxReUm5tb4+No3LgxmZmZidK+/fZbAkBeXl5Ky6tOvpKSEjp06BD17t2btLS0aNasWSq3vyz+/lM7Ds7UhS9OMU07H1XpxFubhg4dSnPmzKm18mVTCpQ3YsQI0R0AVVU3OHvdBng0xMEcdS0/P5+ioqJo5cqV1LZtW9F5VuX9UlVVgjOi0j8UtLS0KCUlRZQeGRlJ9vb2SutxdXUlAPT8+XNRetlj+eabb0gikVD//v0pLi5OLcfRvn17ateunSjt/v37BIDeeustpeVVN196ejrNnj2bdHR06P3336/SMcho2uf9a4AHBDBWl7Zv346jR4/WSj+PwsJCbNq0CVu3bhWlJycnIy0tTa5jem163QZ48GCOiv3xxx/o2rUrrKysEBwcDAMDg0rz1MWAHCLCrVu3YGFhAW9vb6E/KVDa5zQ9PR2FhYVy+UpKSnD//n1hP2WmTZuGK1euwNLSEsOGDYODgwP279+v8rWiSIcOHeQGi7Rs2RIARINRapovJSUFnp6e6NChA86fP4/vv/8eR48erXa7mXpxcMb+FWSdeOt7fclWrVrhhx9+wNy5cxV+KdREeno6Vq1aBXt7eyHtwYMHCAkJQXx8PJo2barW+irS0Ad4lKdpgzlq8uVfG3x8fFBUVCQMmCgpKak0T/n3qzasXbsWo0ePRnR0NK5cuYKlS5cK2+zs7FBYWIg1a9aI8ly9ehWRkZGws7MDIH8Nl9e5c2dER0cjPT0dAwcOxNSpU2Fra4vNmzfj+fPnVW6zp6cnXrx4gZSUFCHt8ePHAIC33367xvkSEhLg4uKCXr16IT8/HydPnsSZM2fg5ubWIP4Q+Neo51t3rw2+rSumKecjPz+fFi1aJPQlmTx5MiUmJtZ3syg9PZ3Wrl1bq3UUFRXR6tWrq9QPpjxU87FmQx7goYgmDeZQdQBKXTI0NCSJRELHjx+nmJgYatWqFQGg5ORkysjIUOn9UsWTJ08IAFlZWYnS8/LyCACZm5sLaUlJSTR+/Hjh9axZs0hbW5tOnTpFRKXvlZWVlfC5EBMTQ8HBweTs7Ey5ubmUkpJCOjo61KJFCzp27BgVFhZSQkICNWvWjADQ7du3FbYxJyeHQkNDydTUlExMTCgiIkJuH9mj6g4dOshtk0qlZG9vT56enkJaZGQkmZqa0tOnT4lI8fVSWb7ExERycHAgXV1dmjhxIqWmplZ0qqtEUz7vXyPc50xd+OIU4/PxeqhucEbUcAd4KKJJgzlUHYBSl6KiosjQ0JDefvttSkpKooiICDI2NiY3NzfKzs5W6f2qzOXLl2nmzJkEgLS0tGj58uV08eJFKigooKCgIOG8hoWF0Y4dO8jExIR8fX2F/LI/0oyMjITBAXfu3CFXV1dq3rw5mZqa0vTp00Uz658+fZp69+5NTZs2JSsrK1q9ejX17duXZs6cSb/99hsVFxcrbe+LFy9oy5Yt5O7uLko/ceIETZ8+nQCQrq4urV27Vq4/3NOnT2ny5Mnk4+NDwcHB5OXlJVrKS9n1UlG+iIgIWrBgQa0sCcaf92q3X0JEVLv35v4d9u/fD3d3d/DpLMXn4/UgkUiwb98+jBs3rr6bItKpUydcu3atTq+vYcOGwdbWFhs2bKiV8tPS0uDj44OkpCRRuqurK0xNTfHNN9/USr11oT7er9edsuulPvDnvdod4D5njDGmgn/LYI76IJFIKv25fv16fTdTYyi7Xtjrg4MzxliDUx8DPP4tgzlqQ2XvFxFV+tOxY8e6bLJGU3S9sNcLB2eMsQajoKAAixcvFkZ9+vn51eljHXt7e4SEhCAqKkrt5ZYNwKRSKXbt2oWYmBi0bdtWrXXVpfp+v15X5a8X9vrhPmdqws/cxfh8vB40tc8ZY0xz8Oe92nGfM8YYY4wxTcLBGWOMMcaYBuHgjDHGGGNMg3BwxhhjjDGmQTg4Y4wxxhjTIBycMcYYY4xpEJ36bsDrZuzYsfXdBI2QmZkJgM/H62DDhg04cOBAfTeDMaahZJ/3TH14njM1SUxMRFhYWH03g7F/pYcPH+LChQv44IMP6rspjP1r8R9xanOAgzPGWIPHk2Ayxl4jPAktY4wxxpgm4eCMMcYYY0yDcHDGGGOMMaZBODhjjDHGGNMgHJwxxhhjjGkQDs4YY4wxxjQIB2eMMcYYYxqEgzPGGGOMMQ3CwRljjDHGmAbh4IwxxhhjTINwcMYYY4wxpkE4OGOMMcYY0yAcnDHGGGOMaRAOzhhjjDHGNAgHZ4wxxhhjGoSDM8YYY4wxDcLBGWOMMcaYBuHgjDHGGGNMg3BwxhhjjDGmQTg4Y4wxxhjTIBycMcYYY4xpEA7OGGOMMcY0CAdnjDHGGGMahIMzxhhjjDENwsEZY4wxxpgG4eCMMcYYY0yDcHDGGGOMMaZBODhjjDHGGNMgHJwxxhhjjGkQDs4YY4wxxjQIB2eMMcYYYxqEgzPGGGOMMQ3CwRljjDHGmAbRqe8GMMZYVWRmZmLChAkoLi4W0p49ewZjY2P0799ftG/Hjh3x9ddf13ELGWOsZjg4Y4w1KG3btsWdO3eQnp4ut+3UqVOi105OTnXVLMYYUxt+rMkYa3B8fHygq6tb6X4eHh510BrGGFMvDs4YYw3ORx99hKKiogr36dy5M7p06VJHLWKMMfXh4Iwx1uDY2NigW7dukEgkCrfr6upiwoQJddwqxhhTDw7OGGMNko+PD7S1tRVuk0qlGDduXB23iDHG1IODM8ZYgzR+/HiUlJTIpUskEjg6OqJ9+/Z13yjGGFMDDs4YYw2Subk53nvvPWhpiT/GtLW14ePjU0+tYoyxmuPgjDHWYHl7e8ulERE+/PDDemgNY4ypBwdnjLEGa+zYsaI7Z9ra2hg8eDBatWpVj61ijLGa4eCMMdZgGRsbw9nZWRgYQETw8vKq51YxxljNcHDGGGvQvLy8hIEBOjo6cHV1recWMcZYzXBwxhhr0FxdXfHGG28I/2/WrFk9t4gxxmpGbm3NzMxMnD17tj7awhhj1dKrVy+cPXsWlpaW2L9/f303hzHGVKZoTkYJEVHZhP3798Pd3b3OGsUYY4wx9m9VLgwDgANyd84q2JnVs7FjxwIADhw4UM8tYdUl++OHf7/Uq6ioCMHBwVizZk19N4UxxlRS0c0w7nPGGGvwdHV1sWzZsvpuBmOMqQUHZ4yx10KTJk3quwmMMaYWHJwxxhhjjGkQDs4YY4wxxjQIB2eMMcYYYxqEgzPGGGOMMQ3CwRljjDHGmAbh4Oxf6J133sHChQvruxk1cuPGDaxfv154nZqaipEjR6Jly5YwMTHB+PHj8eDBA1Gebdu2oWfPnmjatCl69OiB7du3V1hHcXExAgMDcf/+/Vo5BsYYY0wRDs7+hSwtLdG4ceN6qz8zM7NG+U+dOoVly5bBz88PAHD16lUEBwdj4sSJiI+PxwcffIC9e/fC29tbyBMUFISTJ09i2rRpmDJlCtLS0jB58mRERkYqrUdbWxsBAQHw8/PD7du3a9RmxhhjTFVKVwhgr689e/bUW9137tyBj48PTp8+Xa38V69ehY+PDy5cuABdXV0AQFxcHGJiYoR5rqKjo3H48GEkJycDKA0GMzIy8O233wrlDB06FC4uLoiIiMDs2bOV1mdsbIylS5fC1dUVSUlJ0NfXr1a7GWOMMVXxnTNWZ+7fv4/hw4fjn3/+qVZ+IoKXlxcmTZqE5s2bC+l+fn5yE5BKpVJMmTIFAHD37l3RI1AAcHZ2homJCR49elRpvd26dYO1tTU+/fTTarWbMcYYq4paCc7++ecf2NnZoaSkpMZlZWVliV7HxMSgbdu2tbqGXn3UWRdKSkpw4MABTJw4Ef369QMAHDp0CDNmzICFhQVycnIwceJEtGzZEl27dsX/+3//DwCQlJSEBQsWwNLSEllZWRgzZgxatGhA4UZgAAAgAElEQVSBrl274scffwQAbNmyBVpaWpBIJACAvLw8hIWFidJ27NiBv/76Cw8fPoSvr6/QrhMnTsDCwqLSu2mHDh3C+fPn8f7771e432effYbw8HCEh4cDAHr37o3WrVvL7ffq1Ss4OTmpcurg4uKCLVu2ID09XaX9GWOMsWqjcvbt20cKkqtkzZo1BIAOHz5co3Ju3bpFLVq0EKUNGDCAAJC5uXmNytakOlU1ZswYGjNmTI3KuHfvHgEgOzs7IiLKzMwkAwMDAkAhISF09+5d+vbbbwkAOTo6UnFxMcXGxlKTJk0IAH3yySd0+vRp+u6776hp06YEgM6cOUNERNbW1nLXTvm0snXL/Pzzz6Snp1fp9TJ+/HiSSCRUVFSkcPvBgwepb9++BIAsLS1p69atSss6c+YMNWnShM6fP19hnTIXLlwgABQaGqrS/sqo4/eLMcZYw1fB98F+tQdnJSUlZGNjQwDo/fffr3Y5OTk51LlzZ7m2HD58mN566y36+uuvq122JtVZFeoIzojkA6SOHTvKHXPr1q3pjTfeEF7b2toSACooKBDSwsPDCQB5eHgQEZGdnZ1cOeXTFAVnRERSqbTSdrdv356MjIyUbn/69CmlpqZSZGQk6enpEQDasWOHwrr69etHe/bsqbROmb///psA0NChQ1XOowgHZ4wxxogqDs7U/lgzISFBGI3366+/4saNG1Uu48GDB+jXrx9SU1Pltg0fPhznzp3D9OnTa9zW+q5TU8geO5ZlbGyMly9fCq+1tEovFT09PSHN1dUVAKr1Hpenra1d6T4PHz6EsbGx0u1GRkbo1KkTPv74Y3z99dcAgF27dsntt3z5cgwaNAgeHh4qt8/IyAiA/CNvxhhjTN3UHpx9//33CAsLA1DagXvz5s1K9926dSuGDBmCiRMnwtbWFgsXLkRRUREWL16Mq1evCvt17doVkydPxsaNGyGRSIQfADh79izatWsnpK1YsQJFRUX4/vvv0apVK4wZMwbPnz/HunXr0LNnT4wYMQLvvfceunfvjlWrVuHVq1cAUKU6ZccWFRUFFxcXzJgxAx988AEWLVqEFy9eAAB8fX1F+bKysjBy5EgYGxvjvffew/Xr19V30uuJubk5AMDCwqJO6tPW1kZxcbFK+7q5uQEAGjVqJEqPjY2Fvr4+lixZUqW6FQWwjDHGWK2owm22SmVlZVFgYCC9fPmSWrduTQDIyMhI9ChMxsvLiwBQZGQkERGNHj2aANCyZcuI6H+Pw8q3pV27dnLpa9euFdKOHDkipDs6OlJhYSHNnz9f2P7q1SsqKCggXV1dAkDe3t7C/lWpc8yYMQSAoqOjiai0DxMA6t69Oz1//pyIiMzNzYV8S5YsoS+//FJ4PWDAgCqf39p6rKnK40hF+9y/f1/0Hnbq1IkA0MuXL4mo9BG3mZmZKJ9EIiEbGxu5NqnyWNPGxoaaNWumwhESXb9+nQDQxo0bhbTjx4/T5s2b5fY9e/ZspeXJHmsOGzZMpfqV4ceajDHGiOrwseaOHTswadIkNGrUCLNmzQIA5OTkICYmRrTfwYMHhTmnRo4cCaB01noAeOONNyqso+xjNZmpU6cK80/t2LEDAHDu3Dn07dsXTZo0QUpKCgCgefPm0NXVhZ6eHiwtLQGU3umrTPk69+zZI+QbMGAAAMDR0RFNmjTBxYsXERoaCgBo1qyZkCcoKAi+vr4wNTUFUDoCsj7k5+cDAHJzc4U02d2+svLy8gCUTklRVtk7V/Hx8XBwcMCMGTMAAHZ2dgCAzz//HDdv3kRERITwaPTXX39FSUkJrK2t8eDBA2RkZAjlHDlyBEZGRjh27FiFbe/Xrx/y8vKEY5DZsGEDoqOj8ezZMwDAy5cvERAQAHd3d2EOs99++w2rV69GcXExoqKiEBUVhcjISMybNw9Hjx4FAKxfvx5dunTB3r175ep+/PgxAKBPnz4VtpExxhirsSpEchUqKSmhGTNmCK8fPXpEjRs3Fu4mlSW7a4b/3smSycjIEP6v7C6WsvRp06YRAGrUqBH9888/NG3aNLp+/ToRld5FCQ0NpaSkJCopKaGkpCThzh4U3B2qrE53d3fhddm7gm3atCEA1LNnT6XlKatDFTW9c1ZQUEBBQUFC/WFhYbR69Wrh9eeff07Pnj0TOvoDoMDAQHr+/LnQ7nXr1tHjx4/p0aNHtHr1asrPzxfKT0tLI0dHR9LX1ydnZ2dKS0sjJycn8vb2pr1799LLly8pKCiIzMzM6IcffhDyxcXFkbm5OSUkJFTY/lOnThEAOn78uCh92bJlZGNjQ8bGxuTr60v+/v4UHx8vbD979qwwQKD8j0QioVu3bhER0axZs0hLS4vatGkjV/fmzZtJW1tb2Le6+M4ZY4wxojoarRkXF6fwy0/28/vvvwv7vvnmm0J6VlaWwvKqGpwlJiYK6StWrJB7/JSdnU1LliyhDh060CeffEIWFhbVDs4cHByE18XFxcJ+slGqBgYGSsurz+CsJhQ91qwPQ4cOpTlz5tRa+devXydHR0e59BEjRtC0adNqXD4HZ4wxxojq6LHm1q1bkZWVBSISfmQj5gCI1jCUdSQHgEuXLqml/nfeeQedOnUCAKxYsUI0Eu/KlSuws7PDypUrERYWho0bN9ZoGZ4OHToI/y8qKhL+L3uEZ2NjU+2yWcW2b9+Oo0eP1sqoycLCQmzatAlbt24VpScnJyMtLU1ulQHGGGOsNqglOMvIyMDDhw/RqlUrUfrw4cOFUW4//PCDMLu6rJ8WAGzcuFGUR9HSPlKpFFlZWSgsLKywHZMnTwYANG3aFGPGjBHSFy1aJJQrmxG+stULKqpz+PDhwv+zs7OF8p48eSK3/XVRUFAg+re+tGrVCj/88APmzp1b6fVQVenp6Vi1ahXs7e2FtAcPHiAkJATx8fFo2rSpWutjjDHGFFFLcBYaGqqwo7S5uTl69OgBoDTYkXWU//jjj4X0w4cPw8PDAwcPHsSaNWtw6NAhABAtt7NixQqsWrUKurq6oi/k8h3Zvb29oaOjAy8vLzRu3FhIl3VuB0qnzFi4cKHozsvRo0dBRCrX+dFHH2HEiBEASud1A4A//vgDBQUF6NatGxYvXgxAHMjI7qo9f/5cSJNN46HJCgoKsHjxYqEDv5+fX70NZpCxt7dHSEgIoqKi1F5u2QBMKpVi165dwvJdjP1byQbb1IXbt29j48aN+OKLL3Dz5s1az8eYRqrCM1CF/P39SUtLi9q1a0eLFy8W0rOysmjJkiVkbGws9LHS1tYWpsrIz8+nOXPmkK2tLRkbG9PQoUNF02AkJSVRp06dqHHjxuTk5ESZmZkUHh5OEolEKC8oKEiuPW5ubnTx4kVR2h9//EF2dnZkZGRELi4udOnSJdq9eze1bt2abGxsaOfOnVWus7i4mNavX0+DBw+mGTNmkIuLCwUEBFBhYSERES1atEjU5y4oKIhiYmJEab6+viqfZ6L67XPG1IP7nCmWlpZG69atE17/9ddf5ObmRi1atKCWLVuSh4cH/f3336I8W7dupR49epCBgQF1795dmNZGGalUSgEBAZSZmVkrx1CbNm7cSAEBATRgwABycnIS+kZ++umntVbnixcvKCQkhN59913S1taudjn379+n6OhoGjduHL377rtK98vNzaXZs2eTtbU1nThxQuXyq5tPpri4mN5991168eKFwu3/93//Ry4uLgSAtLS0aMiQIcL7MHv2bKX9phU5efIkDRkyRDSl0qBBg6h37940fvx4+uuvv0T779u3j7p3704AqEuXLsL3i0x8fLzQtjfffJP27dtHcXFx9MEHH4jqGDBgAL355pvk6upKW7duFaY7qqq6PFcy27Ztoy5dulD37t2FQXcAKnyvK2tnQkICAaBmzZpRt27dyNHRkQBQ48aNydHRkezt7YUBjQ8fPqxym1VVp8s3sdrDwVnDp0m/X2VHR9dn2SdPniRPT09h5HZqaiqNGjWKDh48SBcuXCBvb28CQIMGDRLyBAYGkpeXF0VFRZG/v7+w9uumTZsqrOvJkyc0evRoSk9Pr96B1YOIiAgyMDAgqVRKOTk5NHr0aDp37hx5eHjQkiVLarXu58+fU/PmzWt8zZZf07e8R48eUa9evcjW1pb++ecflcutbr6yfvrpJwJQ4Vq8sjkdO3ToIKRlZWXRoEGDyMjIiP7880+V68vMzCQAZGVlJaTl5+eTh4cH6ejoiG5SEBE9e/ZMCEimT58uV96dO3cIgDA7Qdn2WlpaCmklJSV0+PBhsra2pg4dOsgFgqqo63MVHR1NAGjv3r1C2sGDB8nQ0JB2795d7XYeOXKEBgwYIJptofz1mZ2dTR06dKjVzwoOzl4THJw1fJry+3X79m1ycnKq97JTU1OpXbt2lJ2dLaRFRESI7hAUFRWRkZGRMAo6IyODPvroI1E5v/76KwFQOMFxeRcvXiR7e3vRNDCazM7Ojjp27Fiv9at6zSYmJoqeoJRVUXA2dOhQ0tbWpqSkpCq1rbr5ynJ1daV27dpR586dqaSkROl+itp/5coVAkCjR4+uUp2Kyrp9+zYBIBcXF4X79+3blwDQvn37RNuKiorkpqVSVgdR6YTaZmZmZG1tLUyYrqq6Plf9+/cnAPTs2TNR+r59+yg0NLTa7fz+++/pl19+qbTNYWFhtGTJEtq5c6fc+VWHOl1bkzGm2e7fv4/hw4crHHxTl2UTEby8vDBp0iQ0b95cSPfz80OTJk1E+0qlUkyZMgUAcPfuXbmRs87OzjAxMcGjR48qrbdbt26wtrbGp59+qsoh1buMjAyNXj6MiHDkyBH069cPffr0EU1wrYrY2FgcPXoULi4ucHR0rPV8ZV26dAk2NjaYP38+UlNTK50Iu7z//Oc/AEqv+5qS9XdV1r9v3759MDMzw7Rp03D79m0hXUdHBwCgq6urUj1mZmZYuXIlbt26VaUR6PVxrmQD9zZs2CBK//DDD4VJz6vTzqFDh2LIkCGV1j9r1iz06NEDc+fOhZWVFcLCwuQmQa81VYjkWD3jO2cNX01/v549e0YLFy6kwMBAmjdvHjk7O9O8efPo6dOnRET0zTffCH0kiUr746xfv16U9vnnnxNQurTazJkziaj0jsf8+fOpffv29PDhQ/rwww+pefPmZG9vL0wYXN2ylZE9ekhMTKxwv6CgoAofo8gYGhqqvLzWl19+STo6OsKkwgkJCdS2bVs6deqUSvnT0tJozJgxFBAQQN7e3uTk5ESXLl0iItXOpSpiY2Np5syZovM5c+ZMys3Npf3799OECROob9++RFR6N1DWl2nEiBGUnZ1Nn376KVlYWNCuXbuEMp8/f05r1qyhKVOm0JtvvkmDBw+my5cvC9sLCwtp3rx5NH36dAoODqagoCBhTsjyXr16RTt37qQuXbpQ48aNaebMmXTz5k2lxwMld3JkS+HNnDmT+vbtSwYGBtSrVy+KjY2t8PxUN19ZM2bMoHv37lF+fj41b95c9Ohclfb/9ttvBIDmzZuncp3KyoqKiiIACh9Vy87/77//Tjo6OvTWW2+J7uQoen+UnW8iopycHNLW1hauH1XUx7k6cOCA8EjX1dVVpf5fVWlnZW2Wyc/Ppw0bNpCFhQUZGRnRokWL1NIXraI7Z5L/Nkqwf/9+uLu7o1wy0wBjx45FUlKSsNQVa3gyMzORlJRUrd+v/Px8ODg4wNPTE0uXLgVQOvVMnz59IJVKcf78eRgaGsLGxga3bt0S1VE+TSKRwM7ODlevXkVJSQl++eUXjB07Fs+fP8cnn3yCsWPHIjMzEzNmzEBeXh7OnDmD9957r8plV8TT0xN79+7Fq1evhL/+y/rpp5+wYcMGnD59GpaWlli8eLFw96y8s2fPYvDgwThz5gx69uxZ6blMSUlBz549ERoaisDAQBw6dAjjx4/Hvn37VJoKx9bWFiUlJbh58yakUilMTEzQtm1bXLx4UeVzqSpF5zMjIwPt2rUTpRcWFuKtt97C8+fPce3aNYwdOxbr1q0Tzcs4ffp0zJ8/Hx07dgQAuLi44OLFi7hx4wb09PTQu3dvdOvWDd988w2A0ullOnbsCKlUKry/+fn52LJli3AXwdfXF/7+/qLR7qoeBwBYWlrizp07WL9+PTw9PXH37l3hnCUnJ+Ott95SWF5188k8fvwYQUFB2LJlCwAgODgYISEhuHDhgjCbQPn229ra4urVq8jJycHvv/8Of39/PH36FOfOnRPOqSokEgnat2+PvXv34tGjRzh06BB27doFT09PfPXVV3LLGEokEuH8h4eHY+7cuViwYAG++OILue1l81T0e2hubo5Xr14JS9NVpD7P1bfffotPPvkEOTk5aN68OVatWoVp06ZBS0v+wV9V21m+zZV9bhUVFeG7777DF198gVu3bmHChAmYP3++6HesKiqItw7wY03GGojVq1cjLS1NWMsUAExMTBAcHCzM0QYofrxR0SMPLS0tDBs2DBYWFkI9Tk5OGD9+PFauXAkA2LRpU7XKrkhiYiIMDQ0VBmYA0L9/f3z11VeIjIxEVlYWpk6dip07d8rtV1xcjEWLFiE6OlqlwAz431Q9v//+OwDA1dUVubm5Ks9R6Ovri88//xwAoK2tjRYtWuD69etVOpc1ISu/LD09PezatQsZGRno378/Ro0aJfrSOHfuHLZs2QI7OztIJBJIJBIcP34cWVlZOH36NL766iskJydj3rx5Qh4rKytYWVkJr3/++WdYWFhg/fr18Pf3x71797Bq1apKA7OKPHz4EGZmZpg3bx5MTU3h6OiI0NBQEJHcPJjqyCfzzTffCGvvAsAnn3yCxo0bIywsTGmetLQ0aGtro02bNvDz88OQIUPw559/VinYkMnLy8Mvv/wCd3d3HDhwANevX8f27dsrXV96zpw5GDduHNavXy+sC1wdOjo6ldYlU5/nysvLCzdv3sSsWbPw7NkzzJw5E25ubgrn3KxOO6tCV1cXEyZMwOXLl7F//35hgvuPP/5YLeWLVOE2W4ORlZVF+/fvp5CQkPpuilrxY82Grya/X7LOseU7sstGa/Xp04eIFHfgLp8GBbfwFeVLT08nAOTg4FCjshVp3LixaDRZRXbv3k0AaODAgXLblixZQitWrFCpHJnCwkLRcVVHfn4+RUVF0cqVK6lt27YKl2krq/y5VJWy86ksffHixaSlpUUpKSmi9MjISLK3t1daj6urKwGQ6yRe9lhkj7b79+9PcXFxajmO9u3bU7t27URpshF/b731ltLyqpuPqPSRrLm5uWhqI9mPrq6uwulWVL2uVVG2LNmIxFGjRintZF/+WsrLy6NOnTqRiYmJcMxVae+rV6+oUaNGNHTo0ErbWt/nqqyUlBRq164dAaBZs2bVuJ01aXN6ejrNnj2bdHR06P3336/W8dTbgIBNmzYhMDAQAwcORN++fZGWllZpntTUVIwcORItW7aEiYkJxo8fjwcPHqhc57Vr17BixQqMGzcOu3fvFm175513sHDhwiofB2OaQHYb/86dO6J02V0LQ0NDtdcpW2pN0Z2amtLW1kZxcbFK+7q5uQEAGjVqJEqPjY2Fvr4+lixZUqW6a9rB/o8//kDXrl1hZWWF4OBgGBgYVJqnNs+lDBHh1q1bsLCwgLe3t2ii6+zsbKSnpytcWaOkpEToqC1b9USRadOm4cqVK7C0tMSwYcPg4OCA/fv3q/w+KtKhQwe5gRwtW7YEANFAEXXlA4ADBw7g008/FS03SESIiYlBUVGRWu5uqmrSpEmYMGECDh48iJCQEJXyGBgY4Mcff8Tz58/h5eVV5ToTEhLw6tUrDBo0qNJ96+tcnT59GhcuXBClde/eHSdPnoREIsHevXvrpZ0pKSnw9PREhw4dcP78eXz//fc1uoOpTK0FZxs3bsSiRYsQEhKCgwcPwsTEpNJZpq9evYrg4GBMnDgR8fHx+OCDD7B37154e3urXK+dnZ3SESiWlpailQMYa0j69u0LADhy5IgoXbZ6w+DBgwH8L/CQfTETkdzvnkQigVQqrbRO2Rd1bZRtZmaGnJycSvcDIPyBNnToUCEtLi4OmZmZCAgIEO2bmJhYaXlPnz4FAJiamgppVQkwfHx8UFRUhPfffx9A5cvBAfLnsjasXbsWo0ePRnR0NK5cuSL0TQRKPxsLCwuxZs0aUZ6rV68iMjJSGP1W/voqr3PnzoiOjkZ6ejoGDhyIqVOnwtbWFps3bxatgKIqT09PvHjxAikpKUKarB/U22+/rfZ8JSUl+OKLLxQGNWPGjEGrVq3w9ddf192oPABffvklunTpgqVLl8qdf9m1Vf4as7OzQ3R0NE6cOFGlul69eoVFixahZ8+e8PPzq3Df+jxXTZs2xbx58+SO29LSEq1btxYtF1kX7UxISICLiwt69eqF/Px8nDx5EmfOnIGbm1vtjKauwm22KqnO3DyVzW9UFail26r1iR9rNnw1+f0qLCwke3t7atu2LT148EBI9/f3p969e1NRUREREY0aNUoY9XXjxg3asGGDMJHosWPHqLi4mGxsbEhfX5/u3bsnlCN7fCWVSoW0nTt3koODQ43LVmTKlCkkkUgoLy9PlB4WFkbbtm2jnJwcIiqdqX7kyJHk7u4uPPaJj4+ngQMHUmRkpPCzadMmmjt3LgUHBxMR0bp166hz5860Z88eubovXbpEAIS5kmJjY8nAwEBu7iNlDA0NSSKR0PHjxykmJoZatWpFACg5OZkyMjJUOpeqePLkCaHchKVEpY+1AJC5ubmQlpSUROPHjxdez5o1i7S1tYURqC9evCArKysCQJMnT6aYmBgKDg4mZ2dnys3NpZSUFNLR0aEWLVrQsWPHqLCwkBISEqhZs2YEgG7fvq2wjTk5ORQaGkqmpqZkYmJCERERcvvIHiOXnZhURiqVkr29PXl6egppkZGRZGpqKoxCVvReVjff7t27KxzBN3nyZAJAy5cvF9Lu3r1LAOg///mP0nyqysjIIABkbGwseoyZmppK+vr6ZGhoKJpQ9sGDBwRAboUMmblz58p9psjOd/v27UXp58+fp759+5KlpSWlpqaKtmnauZJd4xMnThR9Rhw+fJgAiFYEqU47y8rPzycAco/JiUpHXzs4OJCuri5NnDhR7rzVRL1MQquvr1/j4KioqIgMDAzI39+/ynk5OGOaqKa/X3l5ebRw4UJydnam+fPn08KFC2nFihWi5VjS0tLI0dGR9PX1ydnZmdLS0sjJyYm8vb1p79699PLlSwoKCiIzMzPR1A6ygGLdunX0+PFjevToEa1evVrUx626ZSty6tQpAkDHjx8XpS9btoxsbGzI2NiYfH19yd/fn+Lj44XtZ8+eJT09PYV9SyQSiTA9xqxZs0hLS4vatGkjV/fmzZtJW1tb2DcuLo7Mzc0pISFBpfchKiqKDA0N6e2336akpCSKiIggY2NjcnNzo+zsbJXOZWUuX74sTKWhpaVFy5cvp4sXL1JBQQEFBQUJxxwWFkY7duwgExMT0ZJwsiXkjIyMaPv27URU2j/R1dWVmjdvTqampjR9+nTRzPqnT5+m3r17U9OmTcnKyopWr15Nffv2pZkzZ9Jvv/1GxcXFStv74sUL2rJlC7m7u4vST5w4QdOnTxf6/qxdu1auP9zTp09p8uTJ5OPjQ8HBweTl5SXqI6Tsvaxqvh9//JFat25NLVq0oM2bN8sdw8GDB8nBwYEAUJMmTWjNmjWUnJxM48aNE873xx9/XO1Jb5OTk4VAAf+dBkQ2BQsR0a5duwgAmZmZ0ddff00//vgjDR06lADQ8OHD6ffff5crs6ioSOhvSlS6hNKUKVOEOvr3708uLi7k6upKH374IUVFRSm8DjXtXBERmZmZEQBq0aIFDRkyhIYMGULvvfceHTx4UNinOu0s69dff6VJkyaJ3pOTJ08K2yMiImjBggW1suxbnQZnyubmyc/Pp/z8fFq5ciV5eXmRn58f9evXj8LDw5WWper8RoqUDc6Ki4vl5gX6+eefafr06dS2bVt6+vQpTZgwgVq0aEH29vai5SUqmxdI2XxHxcXFdPLkSZozZw61b9+e7t+/T/369aN27doJf9VVFQdnDZ8mD7ipykzw6jJ06FCaM2dOrZUvW4OyvBEjRtC0adNqrd76OJevO2XvZW3l+zfic1W36uXOWfk7V0VFRdS/f3/y9vYWbuVu376dANDhw4dFeQ8ePCgsVWFpaVmtAK18/eXXdsvMzCQDAwMCQCEhIXT37l369ttvCYDo4pw2bRpdu3ZNeO3s7EytW7em3NxcIiLq0KEDWVtbC8doZGRE9vb29PLlS9Ff+KGhoRQfH09Tp06t9rIxHJw1fByciWVlZZGtrW2tLC5cUFBAs2fPFv0xRVT6+K9jx47C73BtqOxcKrrrV/6n7OfOv52y97K28lVHQ39P+VzVPY0IzsLCwggQL84qlUpp+/btcneSnj59SqmpqRQZGSkENzt27KhR/YrSOnbsKHesrVu3pjfeeIOISm9BK7twZLNQh4WFCc/oS0pKyNramnR1deXqePLkSZXarwgHZxVLS0ujdevWCa//+usvcnNzoxYtWlDLli3Jw8NDrt/G1q1bqUePHmRgYEDdu3cX9WNQRCqVUkBAQLVvcWtycCabCb6u15y8fPkyjR8/XrQIsbrKLR+A/f333zRixIhaXfSdqP7O5etK0XtZm/n+jfhc1T2NCM5kc+hU9QO4ovmNqlK/orTK5myqbF4gmarOd1Rd9R2c1eYXWk3LPnnyJHl6egpLmqSmptKoUaPo4MGDdOHCBfL29iYAok6jgYGB5OXlRVFRUeTv709NmjQhALRp06YK63ry5AmNHj2a0tPTq9xOTQzO8vPzhf5Jss7ilS2ppG7p6em0du3aWq2jqKiIVq9eXatfQJpwLhljDYNGBGeOjo4EQK4jaGVyc3MJQKx8dPQAACAASURBVJUneVNHcLZ8+XLS09NTGFDKOsaeO3eOLC0thVFe5ct8XYKz27dvk5OTk0aWnZqaSu3ataPs7GwhrbKRvxkZGfTRRx+Jyvn1118JANnY2FRa58WLF8ne3r7Kd0Y0MThjjDFW9+ptEtqyunfvDgAICQkRrSN19+5d/PLLL0rzKZrfqK5UNi8QUL35jhqa+/fvY/jw4fjnn380rmwigpeXFyZNmiSaeNLPzw9NmjQR7SuVSoW1Ge/evSs3H56zszNMTEzkJrZUpFu3brC2tsann35arXYzxhhjytRKcCab4LHs7NSBgYHQ19fHgQMHMHjwYHz55Zf47LPPEBoaKgQ2GzZsQHR0tDCp5cuXLxEQEAB3d3fRelmVkU2E+OLFCyFNNvlcbm6ukFZ2u0xeXh6A0i9yNzc3WFlZYcWKFZgyZQq+++47LFmyBHPmzMGkSZMAlAaP9+/fR1xcHL777jthUs1z584hMzNTqEPROmB1ITc3FwEBAQgKCsL8+fPh4uKC+fPnC+3csmULtLS0hEn08vLyEBYWJkrbsWMH/vrrLzx8+BC+vr4AgKSkJCxYsACWlpbIysrCmDFj0KJFC3Tt2hU//vhjjcoGgBMnTsDCwgKnT5+u8PgOHTqE8+fPC9eQMp999hnCw8MRHh4OAOjdu7fC9QBfvXoFJyenik/qf7m4uGDLli1IT09XaX/GGGNMJVW4zaYSZXPzyLa5uLiQsbExtWnThubMmUPPnj0T8lY2v5Eq0tPTyc/PT+jzER4eTvfv35ebF2j16tXC688//5yePXtG4eHhQlpgYCA9f/680nmBlM13NGTIEJozZ45Q3vTp0+nChQvVPq9EVX+smZeXR7a2trRs2TIh7dGjR2Rra0tWVlbCJJ/W1tZy73n5NJSbmiQ2Nlboo/XJJ5/Q6dOn6bvvvqOmTZsSADpz5ky1ypb5+eefSU9PT24kb3njx48niUSidGLPqoz8PXPmDDVp0oTOnz9fYZ0yFy5cEEbiqoofazLGGCOqpz5nTP2qGpwtXryYAIhmkyf630SHCxcuJKLqL2Zta2srN8hDFuB6eHjUqGwiEs2urkz79u3JyMhI6XZVR/5KpVLq16+fwtnklfn7778JgEqLB8vw7xdjjDEiDelzpg4SiaTSn+vXr9d3MzXGmTNnAJSuUVaWbI3Gs2fP1qh82ULcenp6QpqrqysA4MaNGzUqGyhdGLsyDx8+hLGxsdLtRkZG6NSpEz7++GN8/fXXAIBdu3bJ7bd8+XIMGjQIHh4eKrfPyMgIAJCVlaVyHsYYY6wyOvXdgKqgMgMJWOVkwdOdO3fQpUsXIV3W18rQ0FDtdZqbmwMALCws1F62Itra2iovWO3m5gYAaNSokSg9NjYW+vr6cgtoV6ZWFrtljDH2r9eg7pyxqpHdITty5IgoPSMjAwAwePBgAP8LMmQDOIhIGJQhI5FIIJVKK60zOztbbWWrEnSZmZkJgxsqo2jkb1xcHDIzM+UCs8TExErLkw18MTU1Val+xhhjTBUcnL3GFi5cCHt7e2zatAkPHz4U0qOiotC7d29hBKydnR0A4PPPP8fNmzcRERGBly9fAgB+/fVXlJSUwNraGg8ePBACu7LKBlHx8fFwcHDAjBkzalT2kSNHYGRkhGPHjlV4jP369UNeXp4wGldGlZG/v/32G1avXo3i4mJERUUhKioKkZGRmDdvHo4ePQoAWL9+Pbp06YK9e/fK1f348WMAQJ8+fSpsI2OMMVYVDeqxJquaJk2aIDExEStXrsSECRPQtWtXaGtro0WLFkhISICOTunbv2bNGvz9998ICwtDcnIyIiMj8eOPP6J9+/bIycmBVCrF2LFjsWPHDvzxxx9yjyzDw8MxceJElJSU4MGDBzh16lSNy37jjTfQrFkzvPHGGxUeo4+PD7Zt24bExEQMGTJESM/NzcWXX36JBQsWwMPDA40aNcLs2bMxaNAgAKV3xlxdXVFYWIiEhARRmRKJBDdv3gQApKen49q1a0I5ZZ05cwba2toYN25cVd8axhhjTCkJlevItX//fri7u3P/Lg00duxYAMCBAwfquSWlOnXqhGvXrtX7tTJs2DDY2tpiw4YNtVJ+WloafHx8kJSUJEp3dXWFqakpvvnmG5XL4t8vxhhjQIXfBwf4sSZr8LZv346jR4/WyqjJwsJCbNq0CVu3bhWlJycnIy0tTW6VAcYYY6ymODhj1SZb9aC+Vj+QadWqFX744QfMnTsXhYWFai07PT0dq1atgr29vZD24MEDhISEID4+Xm6aEsYYY6ymODhjVVZQUIDFixcLHfj9/PzkHvnVNXt7e4SEhCAqKkrt5ZYNwKRSKXbt2oWYmBi0bdtWrXUxxhhjAA8IYNWgr6+PkJAQhISE1HdTRCwtLWt9IXIdHZ0qz4fGGGOMVQXfOWOMMcYY0yAcnDHGGGOMaRAOzhhjjDHGNAgHZ4wxxhhjGoSDM8YYY4wxDaJ0tKZswWqmefi9afj4PWSMMaaMXHD23nvvYd++ffXRFsYYq5bExESEh4fzZxdj7LUgt7YmY4w1NLxmKWPsNcJrazLGGGOMaRIOzhhjjDHGNAgHZ4wxxhhjGoSDM8YYY4wxDcLBGWOMMcaYBuHgjDHGGGNMg3BwxhhjjDGmQTg4Y4wxxhj7/+zdeVxU1fsH8M+wKAgIiIioIAgiKpZK5ZaSGxQqWuGCARLuG+4iLrkUiaYoApoLiJjlrin6NSVTC4Hsq2YGiYYmKIKiyCbLwPP7g9/cL8MMMOwz9rxfL1465557zrn3zjAP955FiXBwxhhjjDGmRDg4Y4wxxhhTIhycMcYYY4wpEQ7OGGOMMcaUCAdnjDHGGGNKhIMzxhhjjDElwsEZY4wxxpgS4eCMMcYYY0yJcHDGGGOMMaZEODhjjDHGGFMiHJwxxhhjjCkRDs4YY4wxxpQIB2eMMcYYY0qEgzPGGGOMMSXCwRljjDHGmBLh4IwxxhhjTIlwcMYYY4wxpkQ4OGOMMcYYUyIcnDHGGGOMKREOzhhjjDHGlAgHZ4wxxhhjSoSDM8YYY4wxJcLBGWOMMcaYEuHgjDHGGGNMiWg0dQMYY6wmnj59ihMnTkil/fbbbwCAXbt2SaXr6enBzc2t0drGGGP1QURE1NSNYIwxRRUWFqJNmzbIzc2Furo6AEDya0wkEgn5iouLMWnSJERERDRFMxljrLaO8GNNxphKad68OVxdXaGhoYHi4mIUFxdDLBZDLBYLr4uLiwEAEydObOLWMsZYzXFwxhhTORMnTkRRUVGVeQwMDDBkyJBGahFjjNUfDs4YYypn8ODBMDY2rnS7pqYm3N3doaHB3WoZY6qHgzPGmMpRU1PDJ598Ak1NTbnbi4uLeSAAY0xlcXDGGFNJbm5uQt+yitq1a4d+/fo1cosYY6x+cHDGGFNJ77zzDjp27CiT3qxZM0yaNElq5CZjjKkSDs4YYyrLw8ND5tFmUVERP9JkjKk0Ds4YYyrrk08+kXm0aW1tjR49ejRRixhjrO44OGOMqSxbW1t069ZNeISpqamJTz/9tIlbxRhjdcPBGWNMpXl6egorBYjFYn6kyRhTeRycMcZUmpubG0pKSgAAvXv3hqWlZRO3iDHG6oaDM8aYSjM3N0efPn0AAJMmTWri1jDGWN3JTJ8dGxuLwMDApmgLY4zVSmFhIUQiEc6fP48rV640dXMYY0xhR44ckUmTuXOWkpKCo0ePNkqDWM3ExcUhLi6uqZvB6iA1NZU/Xw2gQ4cOMDExgZaWVlM3hTHGFFLV90GlC8/Ji+RY0xo7diwAvjaq7PDhwxg/fjxfwwZw7949WFtbN3UzGGNMIZLvA3m4zxlj7LXAgRlj7HXBwRljjDHGmBLh4IwxxhhjTIlwcMYYY4wxpkQ4OGOMMcYYUyIcnDHGGGOMKREOzv6F+vbti6VLlzZ1M+rk7t272Lx5s/A6ISEBY8aMQevWrWFsbAw3NzekpaVJ7RMWFoZevXpBT08PPXv2xN69e6uso6SkBMuWLcOjR48a5BgYY4wxeTg4+xeytLRs0sk6U1NT67T/5cuXsWbNGvj4+AAAEhMTsXLlSnh5eSE6OhoffPABDh48CA8PD2EfPz8/XLp0CVOnTsXkyZORlJQEb29vhISEVFqPuro6fH194ePjg/v379epzYwxxpiiKp2Elr2+vvvuuyar+8GDB/D09Kz1EjuJiYnw9PTEjRs3oKmpCQC4cOECDhw4AG1tbQBAeHg4Tp8+jfj4eABlwWBKSgq++eYboRxnZ2c4OTkhKCgIc+bMqbQ+Q0NDrF69Gi4uLoiLi4OOjk6t2s0YY4wpiu+csUbz6NEjjBw5Ek+fPq3V/kQEd3d3fPrpp2jVqpWQ7uPjIwRmEmKxGJMnTwYA/PPPP1KPQAHA0dERxsbGyMjIqLbeN954A1ZWVliyZEmt2s0YY4zVBAdn/yKlpaU4cuQIvLy84ODgAAA4deoUpk+fDjMzM2RlZcHLywutW7dGjx498N///hdA2ZqeixcvhqWlJdLT0+Hq6gojIyP06NEDx48fBwDs3r0bampqEIlEAICcnBwEBgZKpUVERODPP//EkydPMHPmTKFdP/30E8zMzKq9m3bq1Clcv34d77//fpX5PvvsM2zduhVbt24FAAwYMAAmJiYy+YqKijBw4EBFTh2cnJywe/duJCcnK5SfMcYYqzWq4NChQyQnuUYyMjKoS5cuVFJSUqdyiIiePHki9fqbb76h9u3bU0BAQJ3LVqY6FeHq6kqurq51KuPhw4cEgGxtbYmIKDU1lXR1dQkA+fv70z///EPffPMNAaA+ffpQSUkJRUVFkba2NgGguXPn0pUrV+jbb78lPT09AkAxMTFERGRlZSXz3qmYVr5uie+//55atGhBp0+frrLtbm5uJBKJqLi4WO72EydO0KBBgwgAWVpa0p49eyotKyYmhrS1ten69etV1ilx48YNAkDr169XKH9l6uPzxRhjTPVV8X1wuEGCsw0bNhCAar9sq/P333+TkZGRVNrgwYMJALVr165OZStTnYqqj+CMSDZA6tKli8w1NzExoebNmwuvbWxsCADl5eUJaVu3biUANGHCBCIisrW1lSmnYpq84IyISCwWV9tuCwsLMjAwqHT7ixcvKCEhgUJCQqhFixYEgCIiIuTW5eDgQN999121dUo8fvyYAJCzs7PC+8jDwRljjDGiqoOzen+sSUTYvXs3ACA0NLTW5bx8+RKjRo1CZmamVPrChQvx9ttvY/Xq1XVqp7LUqQwkjx3LMzQ0RGFhofBaTa3srdKiRQshzcXFBUDZtBZ1pa6uXm2eJ0+ewNDQsNLtBgYG6Nq1K2bPno2dO3cCACIjI2XyrV27FkOHDsWECRMUbp+BgQEAID09XeF9GGOMsdqo99GaFy9eFKZK+OGHH3D37l107ty5RmWkpaXhgw8+QEJCgsy2kSNHYuTIkfXS1qauU9W1a9cOAGBmZtYo9amrq6OkpEShvKNHjwYANGvWTCo9KioKOjo68PX1rVHd8gJYxhhjrCHU+52zo0ePIjAwEEDZXbQdO3ZUmnfPnj0YPnw4vLy8YGNjg6VLl6K4uBgrVqxAYmKikK9Hjx7w9vbGtm3bIBKJhB8AuHr1KszNzYW0devWobi4GEePHkWbNm3g6uqKV69eYdOmTejVqxdGjRqF/v37480338SXX36JoqIiAKhRnZJjCw0NhZOTE6ZPn44PPvgAy5cvR0FBAQBg5syZUvulp6djzJgxMDQ0RP/+/XHnzp36O+lNRHKHcdiwYQD+F8BIzikR4eXLl1L7iEQiiMVimbIUCbpMTU2RlZWlUNskE9A6OzsLaRcuXEBqaqpMYBYbG1tteS9evAAAtG3bVqH6GWOMsVqrwTPQaqWnp9OyZcuosLCQTExMCAAZGBhI9VOScHd3JwAUEhJCREQfffQRAaA1a9YQ0f/6KlVsi7m5uUz6xo0bhbQzZ84I6X369KH8/HxatGiRsL2oqIjy8vJIU1OTAJCHh4eQvyZ1urq6EgAKDw8norIO5gDozTffpFevXhERUbt27YT9Vq1aRdu3bxdeDx48uMbntz76nOXk5Mj0n7OwsJA55vbt2xMAofO95NyU7xu2b98+sre3F/J8+OGHwrHevXuXtmzZQq1atSIAdO7cOSopKSFra2vS0dGhhw8fCuVERUWRrq4u/ec//6my7ZMnTyaRSEQ5OTlS6YGBgRQWFkZZWVlERFRQUEBjxoyh8ePHU2lpKRERRUdH05AhQygkJET4CQ4OpgULFtDKlSuJiGjTpk3UrVs3uX3Rbt26xQMCGGOM1ZtGGxCwYcMGunPnDhERrV27VghEdu3aJZXv+PHjwrbU1FQi+l+AJfnyqyxQkpf+/Plz0tHRIQA0duxYIiKKj4+nJUuWEBHR0KFDCQC1atVK2EfSwV1bW7vKsuWlf/vtt8Lr+/fvE1FZJ3PJiMbPPvtMZr/8/HwiImrbtq1MvYqqa3CWl5dHfn5+QpsCAwMpICBAeP3FF1/Qy5cvhY7+AGjZsmX06tUr4Vg2bdpEz549o4yMDAoICKDc3Fyh/KSkJOrTpw/p6OiQo6MjJSUl0cCBA8nDw4MOHjxIhYWF5OfnR6ampnTs2DFhvwsXLlC7du3o4sWLVbb/8uXLBIDOnz8vlb5mzRqytrYmQ0NDmjlzJs2bN4+io6OF7VevXhUGCFT8EYlE9PfffxMR0axZs0hNTY3at28vU/eOHTtIXV1dyFtbHJwxxhgjaqTgrLS0lKZPny68zsjIIC0tLeFuUnmSu2aSO1kSKSkpwv9rEpwREU2dOpUAULNmzejp06c0depUIVC8c+cOrV+/nuLi4qi0tJTi4uKEO3vly1G0zvHjxwuvy98VlNxt6tWrV6XlVVaHIuprtGZtyBuJ2RScnZ1p/vz5DVb+nTt3qE+fPjLpo0aNoqlTp9a5fA7OGGOMETXSaM0ff/wRO3fuFPpYtWnTRuh/9fvvv+OXX34R8v7111/C/yV9eQCgQ4cOta7f29sbQFl/px07duDx48ewsbEBANjY2GDatGk4c+YMunTpggMHDsh0FK+Je/fuCf8vv0alZJb6+hi9yOTbu3cvzp492yCjJvPz8xEcHIw9e/ZIpcfHxyMpKUlmlQHGGGOsIdRbcLZnzx6kp6eDiIQfyXQGAKQWmJaM8gOAW7du1Uv9ffv2RdeuXQEA69atk5om4fbt27C1tcXnn3+OwMBAbNu2rU5rJJYffVpcXCz8XzL1hLW1da3LVlZ5eXlS/zaVNm3a4NixY1iwYAHy8/Prtezk5GR8+eWXsLOzE9LS0tLg7++P6Oho6Onp1Wt9jDHGmDz1EpylpKTgyZMnaNOmjVT6yJEjhRF8x44dE5a+GTx4sJBn27ZtUvvIW3dRLBYjPT292i9jyd0zPT09uLq6CunLly8XypUs11NaWlplWVXVWX5aDcmIxdLSUjx//lxmu6rLy8vDihUrkJKSAqBsHcu4uLgmbZOdnR38/f3rNI9eZeWWD8DEYjEiIyNx4MCBOt3VZUzVVRx13ZDu37+Pbdu24auvvpJ6StFQ+zGmlGrwDLRSM2fOpBUrVsjd1qtXL6GP1ZQpU4iIqKioiHr27Cmkjx8/no4fP04BAQHCkjsODg5SIx19fHyoqKhIauSkZFSkxJMnT0hDQ4Pmzp0rlf7ee+8J+8yePZuWLFlC+vr6UiM8S0tLa1TnqFGjCADt37+fiIji4uIIAL3xxhtCHjMzM2G/goICIiLq2LGjkFZYWFij89yUfc5Y/eA+Z/IlJSXRpk2bhNd//vknjR49moyMjKh169Y0YcIEevz4sdQ+e/bsoZ49e5Kuri69+eabwsjpyojFYvL19RUGIamSbdu2ka+vLw0ePJgGDhwo9I2UDHpqCAUFBeTv70/9+vUjdXX1Wpfz6NEjCg8Pp3HjxlG/fv0qzZednU1z5swhKysr+umnnxQuv7b7SZSUlFC/fv2E39EV/fLLL+Tk5EQASE1NjYYPHy5chzlz5lB6errCdV26dImGDx8uNWp/6NChNGDAAHJzc6M///xTKv+hQ4fozTffJADUvXt3YWCZRHR0tNC2t956iw4dOkQXLlygDz74QKqOwYMH01tvvUUuLi60Z8+eGn/3SDTmuZIICwuj7t2705tvvin06wZQ5bWurp0XL14kANSyZUt64403qE+fPgSAtLS0qE+fPmRnZyf0ma+4nGN9atABAfPmzSM1NTUyNzeXCtDS09Np1apVZGhoKJxMdXV1YaqM3Nxcmj9/PtnY2JChoSE5OztLTYMRFxdHXbt2JS0tLRo4cCClpqbS1q1bSSQSCeX5+fnJtGf06NH0+++/S6Vdu3aNbG1tycDAgJycnOjWrVu0f/9+MjExIWtra9q3b1+N6ywpKaHNmzfTsGHDaPr06eTk5ES+vr7Ch2f58uVSowL9/PzowIEDUmkzZ85U+DwTcXD2OlCm4Kz8AJymLPvSpUs0ceJEYXBQQkICffjhh3TixAm6ceMGeXh4EAAaOnSosM+yZcvI3d2dQkNDad68ecJI6eDg4Crrev78OX300UeUnJxcuwNrAkFBQaSrq0tisZiysrLoo48+ol9//ZUmTJhAq1atatC6X716JUyHUxcV1/StKCMjg3r37k02Njb09OlThcut7X7lnTx5kgBUuRbvo0ePCAB17txZSEtPT6ehQ4eSgYEB/fbbbwrXl5qaSgCoU6dOQlpubi5NmDCBNDQ0pL4HiYhevnwpfGdMmzZNprwHDx4QAGEAXPn2WlpaCmmlpaV0+vRpsrKyos6dO8sEgopo7HMVHh5OAOjgwYNC2okTJ0hfX1+4MVKbdp45c4YGDx4sNaCv4vszMzOTOnfu3KC/Kxp9bU3WMDg4U33K8vm6f/8+DRw4sMnLTkhIIHNzc8rMzBTSgoKCpO4QFBcXk4GBAenq6hJRWeD3ySefSJXzww8/EACytrauts7ff/+d7OzspKaBUWa2trbUpUuXJq1f0fdsbGxspU9RqgrOnJ2dSV1dneLi4mrUttruV56LiwuZm5tTt27dhHkR5ZHX/tu3bxMA+uijj2pUp7yy7t+/TwDIyclJbv5BgwYRADp06JDUtuLiYpmZDyqrg6hsnWBTU1OysrKSefpUncY+V5KnXi9fvpRKP3ToUJVzTlbXzqNHj8rMqymvzYGBgbRq1Srat2+fzPmtD426tiZjTLk9evQII0eOlNu/szHLJiK4u7vj008/RatWrYR0Hx8fYeSzhFgsxuTJkwEA//zzj8zIWUdHRxgbGyMjI6Paet944w1YWVlhyZIlihxSk0tJSVHq5cOICGfOnIGDgwPeffddZGdn12j/qKgonD17Fk5OTujTp0+D71ferVu3YG1tjUWLFiEhIQHnzp2r0f4dO3YEUPa+rytJf9fK+vcdOnQIpqammDp1Ku7fvy+ka2iUrcKoqampUD2mpqb4/PPP8ffff9doBHpTnCtJ3/AtW7ZIpX/88cewtbWtdTudnZ0xfPjwauufNWsWevbsiQULFqBTp04IDAxEbm6uwu2vkxpEcqyJ8Z0z1VfXz9fLly9p6dKltGzZMlq4cCE5OjrSwoUL6cWLF0REtGvXLuExPFFZf5zNmzdLpX3xxRcElK3eMWPGDCIqu+OxaNEisrCwoCdPntDHH39MrVq1Ijs7O2HC4NqWXRnJo4fY2Ngq8/n5+VX5GEVCX1+fRowYUW0+IqLt27eThoaGMKnwxYsXqUOHDnT58mWF9k9KSiJXV1fy9fUlDw8PGjhwIN26dYuIFDuXioiKiqIZM2ZInc8ZM2ZQdnY2HT58mCZNmkSDBg0iorK7gZK+TKNGjaLMzExasmQJmZmZUWRkpFDmq1evaMOGDTR58mR66623aNiwYfTHH38I2/Pz82nhwoU0bdo0WrlyJfn5+Ql9ZysqKiqiffv2Uffu3UlLS4tmzJhB9+7dq/R4UMmdHMlqKzNmzKBBgwaRrq4u9e7dm6Kioqo8P7Xdr7zp06fTw4cPKTc3l1q1aiX16FyR9v/4448EgBYuXKhwnZWVFRoaKvR3lpefiOjnn38mDQ0Nevvtt6Xu5Mi7PpWdbyKirKwsUldXF94/imiKc3XkyBHhka6Li4tC/b9q0s7q2iyRm5tLW7ZsITMzMzIwMKDly5fXS180fqz5muDgTPXV5fOVk5NDNjY2Qr9NorI+NzY2NtSpUydh+SorKyuZOiqmlf9FVFJSQlFRUUK/rblz59KVK1fo22+/JT09PQJAMTExtSq7Km5ubiQSiYTlvyo6ceKE8CjH0tKyygAtJiaGtLW16fr169XWS0R048YNAv63Isn3339PLVq0oNOnTyu0f+fOncnKyoqI/vfY1c7OrkbnUlHyzqe8Plx5eXnUrVs3srS0pMLCQnJxcaGkpCSp/aZOnUp//fWX8NrR0ZFMTEwoOzubxGIx9enTR2qy5b///ps0NDSkrm9OTg4FBgZShw4dyMDAgPz8/BT6oqrsfSFZPm7z5s2UlpZGcXFxZGZmRiKRiH799ddKy6vtfhJPnz4VBqkREa1YsYIA0I0bNyptv42NDZWUlFBmZiadPHmSOnbsSC1btpQ6p4oAQBYWFhQXF0enTp2iKVOmULNmzcjLy0tuJ/by53/Lli0EgBYvXix3e/m0qj6HpqamZGRkpFB7m/Jc7d+/nwwMDAgoW+Xn66+/ppKSknppZ8U2V/d7q6ioiCIiIoQ/SKZPny7zGasJDs5eE5K/FPlH9X9qQ/KLJi0tTSo9MjKSANDSpUuJSH4foYpp8n4RSZY0K99JVrKU14QJE+pUtjwWFhZkYGBQ6fYXL15QQkIChYSECMtvRUREyOQTi8Xk4OAgd03Uyjx+/JgAkLOzs1Q5igoMDBTqKy0tJSsrK9LU1BS2K3IuFVXZ+ZSX/ttvv5GGhgb1a6ZX5AAAIABJREFU69eP9u7dK7UtPj6+0vdjVFQUhYSEEABKTEyU2k9yLERldzsNDAyoffv29NVXX1F2dnadj0NLS4tMTU2l0r755hsCQO7u7pWWV9v9JPz9/enmzZvC6ydPnpCWlpbUessV2y/50dLSInNzc5oyZUqtvpwBkJGREa1evZq0tbVJX19fWAqwsvzljRs3jkQikTB4QN7vlOo+h2ZmZlJrLFelKc8VEdGzZ89o1qxZpK6uTgBo5MiRcvuM1rSdFdusyO8torLP/KlTp2jAgAGkpqZGs2bNUvxgyqkqOCt7WP2aycjIwOXLl3H37l0sX768qZtTr/r27YsFCxY0dTNYLcXGxmLr1q212jcmJgYAZCbDHTRoEADg6tWrdWqbmlpZF9QWLVoIaS4uLpg/f36DrHrx5MkTmJqaVrrdwMAABgYG6Nq1K/T19eHh4YHIyEhMmjRJKt/atWsxdOhQqYmnq2NgYAAAUitNqKurK7z/ggULkJeXh+3bt+P58+coLCyUmpC6sc+lhL29PXx9fbF+/Xrs2LFDatu1a9dgZ2eHP/74Q+6+o0ePBgBYWFhIpUuOBSj73fry5Uv07NkTPXv2rJeJmdu2bSsz76RkLsw7d+7U+35A2eThoaGhWLFihcy2gwcPYv369Wjfvr3MNltbWyQmJlZZtqKMjY2xZs0adOzYEd7e3li4cCGOHTumUP/CsLAw/PHHH/Dy8sLNmzdrXHdxcTHS09MxbNgwhfI29bkyMjJCaGgopk2bBhcXF0RFRWHp0qVSc13Wtp21IRKJYGdnh169eiE+Pl6Yw7Ve1SCSUwmJiYk0e/bsGkXB5Skyv1JT4ceaqq8un68hQ4YQALp9+7ZU+qtXrwiA0N+qtne35O1XUFBAAGjMmDF1KlseHR0dMjc3rzYfUVn/NgD0/vvvS6WfPn2aAgICFCqjPMk5s7e3r/G+RES//vorWVpaCiO+Kp4DRc6loio7n/LSS0tLacKECdSxY0fq0aOH1HxWa9eupRYtWkjdzZMoKSkhe3t7AiAzD1zFY/nzzz/p008/pWbNmlHv3r3p0KFDCt11rOw4hg8fTlpaWlJphYWFBMgfuVjX/YiIDhw4QFu2bJGbDoB8fX0Vbn9tVCxr0qRJBIA+//zzSvNXlJiYSLq6ujR48OAa3zk7d+4cAWWPhKvTVOfq8uXLcrspJCcnk0gkolatWtW5nbVp840bN8jNzY3U1dWpf//+dPLkySpHrlblXzVa09bWttZrICYmJmLlypXw8vJCdHQ0PvjgAxw8eBAeHh713ErGak5yh+zMmTNS6ZLVGyR/BUv+8i4qKgIAEJHMCDCRSASxWFxtnZIVMBqibFNTU2RlZVWbDyhbRgsoG2UlceHCBaSmpsLX11cqb2xsbLXlSdb0bdu2rZBWUlKiUFsAwNPTE8XFxXj//fcBVL/iCCB7LhvCxo0b8dFHHyE8PBy3b9/G6tWrhW22trbIz8/Hhg0bpPZJTExESEiIMPqt4vurom7duiE8PBzJyckYMmQIpkyZAhsbG+zYsQOvXr2qcZsnTpyIgoICqTtAz549AwC888479b5faWkpvvrqK7i7u8tsc3V1RZs2bbBz587GG5UHYPv27ejevTtWr14tc/4l762K7zFbW1uEh4fjp59+qlFdRUVFWL58OXr16gUfH58q8zbludLT08PChQtljtvS0hImJiZSKxI1RjsvXrwIJycn9O7dG7m5ubh06RJiYmIwevTohhlNXYNITqWgFpF7dfMrNTW+c6b66vL5ys/PJzs7O+rQoYNUv7N58+bRgAEDhI71H374IQFlo77u3r1LW7ZsESYSPXfuHJWUlJC1tTXp6OjQw4cPhXIkd0jK3wXZt28f2dvb17lseSZPnkwikYhycnKk0gMDAyksLEwY4FBQUEBjxoyh8ePHC3+hRkdH05AhQygkJET4CQ4OpgULFtDKlSuJiGjTpk3UrVs3uX3Rbt26RcD/BgRERUWRrq6uzNxHldHX1yeRSETnz5+nAwcOUJs2bQgAxcfHU0pKikLnUhHPnz8nQHrCUqKyTvkApPoMxcXFkZubm/Ba0kdHMgK1oKCAOnXqRADI29ubDhw4QCtXriRHR0fKzs6mmzdvkoaGBhkZGdG5c+coPz+fLl68SC1btiQAlfaJysrKovXr11Pbtm3J2NiYgoKCZPLk5+cTID0xqYRYLCY7OzuaOHGikBYSEkJt27YVRiHLu5a13W///v1VjuDz9vYmALR27Voh7Z9//iEA1LFjx0r3U1RKSgoBIENDQ6k7LgkJCaSjo0P6+vpSE8qmpaURgEqf4CxYsEDmd4rkfFtYWEilX79+nQYNGkSWlpaUkJAgtU3ZzpXkPe7l5SX1O+L06dMEQGpFkNq0s7zc3FwCIPdOfmxsLNnb25OmpiZ5eXnJnLe6+FcOCKhNcFZRcXEx6erq0rx58+qpVXXDwZnqq+vnKycnh5YuXUqOjo60aNEiWrp0Ka1bt07q8VVSUhL16dOHdHR0yNHRkZKSkmjgwIHk4eFBBw8epMLCQvLz8yNTU1OpqR0kAcWmTZvo2bNnlJGRQQEBAVIdb2tbtjyXL18mAHT+/Hmp9DVr1pC1tTUZGhrSzJkzad68eRQdHS1sv3r1qjBAoOKPSCQSpseYNWsWqampUfv27WXq3rFjB6mrqwt5L1y4QO3ataOLFy8qdB1CQ0NJX1+f3nnnHYqLi6OgoCAyNDSk0aNHU2ZmpkLnsjp//PGHMJWGmpoarV27ln7//XfKy8sjPz8/4ZgDAwMpIiKCjI2NpVYdkaxSYmBgIAwOePDgAbm4uFCrVq2obdu2NG3aNKmZ9a9cuUIDBgwgPT096tSpEwUEBNCgQYNoxowZ9OOPP1Y6So6oLPjbvXs3jR8/Xir9p59+omnTphEA0tTUpI0bN0p12iYqG/zh7e1Nnp6etHLlSnJ3d5d6vFrZtazpfsePHycTExMyMjKiHTt2yBzDiRMnhMe72tratGHDBoqPj6dx48YJ53v27Nm1nvQ2Pj5eCBSAsmlAJFOwEP1vcI+pqSnt3LmTjh8/Ts7OzkIn+J9//lmmzOLiYnr33XeF17/88gtNnjxZqOO9994jJycncnFxoY8//phCQ0Plvg+V7VwRlY0oxf8Pnhg+fDgNHz6c+vfvTydOnBDy1Kad5f3www/06aefSl2TS5cuCduDgoJo8eLFDbLsm8oFZyUlJXTp0iWaP38+WVhY0KNHj8jBwYHMzc3pxYsX1c7VQyQdnCkyP5M8is6v1Fg4OFN9yvD5qkxNZoKvL87OzjR//vwGK1+yBmVFo0aNkpoyor41xbl83VV2LRtqv38jPleNS+X6nInFYjRr1gy7du3CgwcPEBkZiVWrVsHR0RGamprw8fHB6NGjsWfPHly7dg1qamoYNmwYcnJy5JY3depUdOrUSXgteZZdPq28kydPwsHBAevXr4e/vz/CwsIa5DgZ+7fbu3cvzp49KzVqsr7k5+cjODgYe/bskUqPj49HUlJSrfum1geRSFTtT3UjDv9NKruWDbVfbaj6NeVzpWRqEMk1ui5duhAAev78uZBW3Vw9EqjwWFORUWYSis6v1Nj4zpnqU6bPV0WSmeAbe83JP/74g9zc3OSOIqxruRXn4Xr8+DGNGjWqQRd9J2q6c/m6knctG3K/fyM+V41P5e6cSUhGQBgaGgppkrl6iEjmZ8SIEfVSr2RupdmzZ2Pnzp0AgMjIyHopmzWcu3fvSt0NSUhIwJgxY9C6dWsYGxvDzc1NGPUnERYWhl69ekFPTw89e/bE3r17q6yjpKQEy5Ytq5e19JRFXl4eVqxYIYz69PHxQVxcXKPVb2dnB39/f6k5i+qr3PLzcInFYkRGRuLAgQPo0KFDvdYl0dTn8nVV8Vo29H7/RnyulItSB2fyZGZmIjk5Gfn5+TLbFBnOXlOSiRmbNWtW72WrmtTUVKUt+/Lly1izZo0wNFyRaVH8/Pxw6dIlTJ06FZMnT0ZSUhK8vb0REhJSaT3q6urw9fWFj4+P1OLDqkxHRwf+/v7CHzlhYWHo27dvo7bB0tKywRci19DQgK+vb4N+ASnDuWSMqT6VC86qm6unMorMzySPvPmV/o0ePHiAiRMnKmXZiYmJ8PT0RHBwMDQ1NQGUzYF14MABjBkzBj179kR4eDgMDAwQHx8PoCwYTElJwf79+zFr1ixs3boVJ0+eBAAEBQVVWZ+hoSFWr14NFxcX5OXl1brdjDHGmDxKvXxTQUEBgLJHBTo6OgDK7mR16tQJ69atQ2pqKoYOHYrExET8+uuvOHr0KAAIEyFK9gf+t5TEF198AU9PT0RFRaGwsBAA8MMPP2D48OEICgqCvr4+Pv74Y+jr66OwsBC+vr4YP3485syZ05iHrlQePXqEkSNH1miSzsYqm4jg7u6OTz/9FK1atRLS5U2uKBaLMXnyZADAP//8I9Mh3NHREcbGxsjIyKi23jfeeANWVlZYsmQJtm/fXqu2M8YYY/Io5Z2z/Px8fP7553jw4AEAYOHChcIs0M2bN8fFixfh4uKCkydPYtGiRcjIyMCBAwegp6eH+/fvY9myZQDK7sgEBQUhKysLGzZsQJ8+fRAYGIjZs2djxIgR6N69Ozw8PJCVlQWxWIzs7GysX78elpaWmDVrFnx9fTFnzhwcPHiwYWYAbgTZ2dnw9fWFn58fFi1aBCcnJyxatEiYmX337t1QU1MTji8nJweBgYFSaREREfjzzz/x5MkTzJw5EwAQFxeHxYsXw9LSEunp6XB1dYWRkRF69OiB48eP16lsAPjpp59gZmaGK1euVHl8p06dwvXr14WZ2ivz2WefYevWrcK6lgMGDICJiYlMvqKiIgwcOLDqk/r/nJycsHv37oZZV40xxti/Vw1GD7AmVtPRmjk5OWRjY0Nr1qwR0jIyMsjGxoY6deokzMBuZWUlc80rpqHc6NeSkhKKiooibW1tAkBz586lK1eu0Lfffkt6enoEgGJiYmpVtsT3339PLVq0oNOnT1d5jG5ubiQSiSqddf3EiRM0aNAgAkCWlpZVzlsXExND2tractdzk+fGjRtSs8wrgj9fjDHGiFR4tCarm4CAACQlJWH69OlCmrGxMVauXInk5GR8+eWXACD00ypPXpqEmpoaRowYATMzM6GegQMHws3NDZ9//jkAIDg4uFZlS7i4uCA7OxsjR46sMl9sbCz09fWhoSH/Cf17772Hr7/+GiEhIUhPT8eUKVOwb98+mXwlJSVYvnw5wsPD0atXr2rbB0C48/bzzz8rlJ8xxhhTBAdnr7GYmBgAkBmdJllA++rVq3UqX02t7O3TokULIc3FxQVA2bQWdaWurl5tnidPnkhNtVKRotOirF27FkOHDsWECRMUbp+BgQEANMgEqowxxv69ODh7jUmCJ0nfPQnJHR99ff16r7Ndu3YAINxVa2jq6uoKDyaobFqUqKgo6OjoYNWqVTWqW1X7ITLGGFNuHJy9xiR3yM6cOSOVLpkgc9iwYQAUm2ZEJBJBLBZXW2dmZma9la1I0GVqaioMbqiOvGlRLly4gNTUVPj6+krljY2Nrba8Fy9eAADatm2rUP2MMcaYIjg4e40tXboUdnZ2CA4OxpMnT4T00NBQDBgwQJgexNbWFgDwxRdf4N69ewgKCpKaZqS0tBRWVlZIS0sTArvyygdR0dHRsLe3F/q51bbsM2fOwMDAAOfOnavyGB0cHJCTk4Pc3Fyp9C1btiA8PFwIBOVNi/Ljjz8iICAAJSUlCA0NRWhoKEJCQrBw4UKcPXsWALB582Z0794dBw8elKn72bNnAIB33323yjYyxhhjNaHU85yxutHW1kZsbCw+//xzTJo0CT169IC6ujqMjIxw8eJFoRP9hg0b8PjxYwQGBiI+Ph4hISE4fvw4LCwshGlGxo4di4iICFy7dk3mkeXWrVvh5eWF0tJSpKWl4fLly3Uuu3nz5mjZsiWaN29e5TF6enoiLCwMsbGxGD58uJCenZ2N7du3Y/HixZgwYQKaNWuGOXPmYOjQoQDK7oy5uLggPz8fFy9elCpTJBLh3r17AIDk5GT89ddfQjnlxcTEQF1dHePGjavppWGMMcYqJSIiKp9w+PBhjB8/HhWSmRIYO3YsAODIkSNN3JIyXbt2xV9//dXk75URI0bAxsYGW7ZsaZDyk5KS4OnpKbNGoouLC9q2bYtdu3YpXBZ/vhhjjAFVfh8c4ceaTOXt3bsXZ8+ebZBRk/n5+QgODsaePXuk0uPj45GUlCSzygBjjDFWVxycsVqTrCvZ1OtLtmnTBseOHcOCBQuQn59fr2VL5oOzs7MT0tLS0uDv74/o6OgGXUSbMcbYvxMHZ6zG8vLysGLFCqEDv4+Pj8wjv8ZmZ2cHf39/hIaG1nu55QMwsViMyMhIHDhwAB06dKjXuhhjjDGABwSwWtDR0YG/vz/8/f2builSLC0tsWTJkgatQ0NDQ2baDcYYY6w+8Z0zxhhjjDElwsEZY4wxxpgS4eCMMcYYY0yJcHDGGGOMMaZEKh0QcPjw4cZsB1NAamoqAL42qkyyZidfQ8YY+3erag3nSlcIYIwxxhhjDUveCgEywRljjKkaXhaLMfYa4eWbGGOMMcaUCQdnjDHGGGNKhIMzxhhjjDElwsEZY4wxxpgS4eCMMcYYY0yJcHDGGGOMMaZEODhjjDHGGFMiHJwxxhhjjCkRDs4YY4wxxpQIB2eMMcYYY0qEgzPGGGOMMSXCwRljjDHGmBLh4IwxxhhjTIlwcMYYY4wxpkQ4OGOMMcYYUyIcnDHGGGOMKREOzhhjjDHGlAgHZ4wxxhhjSoSDM8YYY4wxJcLBGWOMMcaYEuHgjDHGGGNMiXBwxhhjjDGmRDg4Y4wxxhhTIhycMcYYY4wpEQ7OGGOMMcaUCAdnjDHGGGNKhIMzxhhjjDElwsEZY4wxxpgS4eCMMcYYY0yJcHDGGGOMMaZEODhjjDHGGFMiHJwxxhhjjCkRDs4YY4wxxpSIRlM3gDHGaiItLQ3z5s2TSdPR0cG4ceOk0i0sLLBx48bGbB5jjNUZB2eMMZViamqK3377Dffv35fZduTIEanXK1asaKxmMcZYveHHmowxlePp6QlNTc1q87m5uTVCaxhjrH5xcMYYUzlubm4oLi6uMk/Xrl3RvXv3RmoRY4zVHw7OGGMqp0uXLujRowdEIpHc7Zqampg0aVIjt4oxxuoHB2eMMZXk6ekJdXV1udvEYjHGjx/fyC1ijLH6wcEZY0wlTZw4ESUlJTLpIpEIb7/9NiwsLBq/UYwxVg84OGOMqaR27dqhf//+UFOT/jWmpqYGT0/PJmoVY4zVHQdnjDGV5eHhIbffmauraxO0hjHG6gcHZ4wxlTV27Fip4ExNTQ2DBw+GiYlJE7aKMcbqhoMzxpjKatWqFYYNGwYNjf/Np+3h4dGELWKMsbrj4IwxptLc3d1RWloKAFBXV8fo0aObuEWMMVY3HJwxxlTa6NGjhdUCRo0aBX19/SZuEWOM1Q0HZ4wxlaarqyvcLXN3d2/i1jDGWN2JiIiauhH/FmPHjsXRo0ebuhmMMcZYjRw6dAjjxo1r6mb8WxzRqD4Pq099+/bFggULmroZSmHLli0AwOdDSanS9RGLxTh48CDfOWOsAfBqG42Pg7NG1qFDB/7r4/8dOXIEAPh8KClVuz4ffvghtLW1m7oZjL12ODhrfNznjDH2WuDAjDH2uuDgjDHGGGNMiXBwxhhjjDGmRDg4Y4wxxhhTIhycMcYYY4wpEQ7OGGOMMcaUCAdnjDHGGGNKhIMzxhhjjDElwpPQMsZee9nZ2WjZsmVTN6PB3bt3D9bW1k3dDJX28uVL6OvrN0pd9+/fx+nTp1FYWIgPP/xQ4WtX2/2Y6uA7Z4wxldG3b18sXbpU4fybNm2Cg4MDjIyM6r0td+/exebNm4XXCQkJGDNmDFq3bg1jY2O4ubkhLS1Nap+wsDD06tULenp66NmzJ/bu3Vvr+kNCQiASiaR+goKCAAAlJSVYtmwZHj16VOvym0pwcDCWLVuGIUOGYNCgQUhKSqrxda+pwsJCfPnll+jfv3+d3iuPHz/G3r17MX78ePTv37/SfDk5OZg7dy6GDx+ON954A0uWLFEowKrtfkz18J0zxpjKsLS0hJaWlsL5586di4CAAIjF4mrzpqamokOHDgqVe/nyZezatQsREREAgMTERKxcuRJeXl5Ys2YNAgMDsX//fjx9+hTR0dEAAD8/P6SmpmLq1KlISkrCrl274O3tjby8PMyZM0fhYwLK1hL97rvvEBAQIKRpaGjA09MTAKCurg5fX19MmTIFmzZtgqWlZY3Kbyrbtm3DihUrkJWVhdzcXHh7e+Ply5c1vu411bx5cyxcuBCbN29GSUlJrctp164dhg0bBm9vb9ja2srN8/TpU7z//vvIzc1FXFwcWrdurVDZtd2PqShijcbV1ZVcXV2buhlKg8+Hcntdro+trS1V96vu/v37NHDgQIXKS0hIIHNzc8rMzBTSgoKCKD8/X3hdXFxMBgYGpKurS0REKSkp9Mknn0iV88MPPxAAsra2VvRQBJGRkbR9+/Zq8/3+++9kZ2dHubm5Na6jKdja2lKXLl2atH5FvxZjY2NpxYoVcrcBIFtbW7nbnJ2dSV1dneLi4mrUtqr2++6772jfvn1UVFRUozIVBYAOHTrUIGUzuQ7zY02mchr6EUdjaIxHYqr8aKsxPXr0CCNHjsTTp0+rzUtEcHd3x6effopWrVoJ6T4+PjJre4rFYkyePBkA8M8//0hdbwBwdHSEsbExMjIyatReIsKGDRvg6+sLR0dHrF69Gg8ePJCb94033oCVlRWWLFlSozqaSkpKCkQiUVM3o1JEhDNnzsDBwQHvvvsusrOza7R/VFQUzp49CycnJ/Tp06fe9tPR0cGCBQvQqVMnBAYGIjc3t0btYsqHgzOmchr6EUd1UlNT67T/5cuXsWbNGvj4+ACQfiQWHR2NDz74AAcPHoSHh4ewj5+fHy5duoSpU6di8uTJSEpKgre3N0JCQiqtR/Joy8fHB/fv369Tm2vip59+QvPmzaGnp4eff/4ZL1++hIeHB0QiEQYPHow///wTAHDjxg20a9cOu3btAgAUFBRg48aNmDJlCt5++20MHz4ct2/fBgCUlpbiyJEj8PLygoODg1R9ISEh8PDwwKxZs6ClpSXVB6u8p0+fwtXVFUZGRrCzs8Nvv/0GAIiIiMCff/6JJ0+eYObMmVUe26lTp3D9+nW8//77Veb77LPPsHXrVmzduhUAMGDAAJiYmMjkKyoqwsCBA6ssq6Ls7Gw4OTmhb9++iI2Nxbp162Bra4vPP/9cbn4nJyfs3r0bycnJAMquj5mZGa5cuaJQfXfv3sXYsWOxbNkyeHp6YtCgQfjjjz8AAHFxcVi8eDEsLS2Rnp4unN8ePXrg+PHjCh/TmTNnMHPmTOTl5QnXYebMmcjJyZG57rdu3YKjoyNEIhFcXFzw/PlzLF26FObm5ti/f79QZlXvJwB49eoVFi1ahOnTp2PVqlVYvnw58vLy5LavuLgYkZGR6NGjB1xdXdGtWzfcuXMH27ZtU/gYAWDfvn0AAHNzczg4OEBPTw/29vY4c+ZMnfYbNWoUHj58iEWLFmHr1q0wMzPDihUrkJ6eXqP2MSXSxLfu/lVel8dE9UUVz0dNHn/J0xSPxGr7aKsu12fWrFmkpaVFL1++JCKiV69ekYmJCbm7uwt5xGIxDRo0SHg9depU+uuvv4TXjo6OZGJiQtnZ2URE9PDhQ5nHRcHBwaSuri6cz/Xr1xMAWrRokZBH8qhq9erV9ODBAzpz5gwBoH79+gl5KpZbGTc3NxKJRFRcXCx3+4kTJ2jQoEEEgCwtLWnPnj2VlhUTE0Pa2tp0/fr1auutzMuXL8nf3580NDQIgNz6bty4QQBo/fr1RET0/fffU4sWLej06dMK1dG5c2eysrIiov+9N+3s7KikpISioqJIW1ubANDcuXPpypUr9O2335Kenh4BoJiYmBodj7zrIO+65+XlUbdu3cjS0pIKCwvJxcWFkpKSpPar6v0kFoupT58+NHXqVGH733//LZxHiZycHAoMDKQOHTqQgYEB+fn50ZMnT2p1HEREFhYWBIA2b95MaWlpFBcXR2ZmZiQSiejXX3+ttLya7FdUVEQRERHUvXt30tLSounTp8ucm5oCP9ZsbIc5OGtEqhiMNCRVOx+pqanUvXt3hb7E5SktLaXevXvT6tWrq8xXXFxMurq6NG/ePCIi+uWXX+R+IRgbG1PLli0Vqnv06NE0c+bMGrW3LtcnISGBAEj1i3JxcSFdXV3KyckhIqJTp07Rzp07iYgoPj6eAMj9iYqKEsqo+KXn4uJCampqQl+b27dvEwDq27evkEcSnJWWlgppRkZG1KJFi0rLrYyFhQUZGBhUuv3FixeUkJBAISEh1KJFCwJAERERMvnEYjE5ODjQd999V22diti5cycBoN69e8tse/z4MQEgZ2dnqfoVFRgYKLSztLSUrKysSFNTU9huY2NDACgvL09I27p1KwGgCRMm1Og4KrsO8tJ/++030tDQoH79+tHevXultlX3fgoJCSEAlJiYKLWf5FiIiE6ePEkGBgbUvn17+uqrr4Q/EupyHFpaWmRqaiqV9s033xAAqT9c6mO/0tJSOnXqFA0YMIDU1NRo1qxZCre/Ig7OGh33OWOqQ96jrVOnTmH69OkwMzNDVlYWvLy80Lp1a/To0QP//e9/ASj26GX37t1QU1MTHoXl5OQgMDBQKq2yx1+KPiZqykdiFR9tNbSuXbtiyJAh2LlzJ4CyPlclJSUoKirCd999BwCIjIyEu7s7AODatWuws7MDEcn8jBgxotJ6hg8fjtLSUuHxjuRx95AhQ2Tyln/MaWxsjPz8/Bof15MnT2BoaFiYODD+AAAgAElEQVTpdgMDA3Tt2hWzZ88Wjj0yMlIm39q1azF06FBMmDChxm2QZ8qUKdDW1kZSUpLcNgGQesSlrq6ucNkLFizAqFGjsH37dvj7+6OwsBDFxcXCdjW1sq+RFi1aCGkuLi4Ayh6JNhR7e3v4+voiPj4evXr1ktpW3fvp/PnzAAALCwup/STHAgAZGRl4+fIlOnfujJ49e0JPT6/ObW7bti00NTWl0gYPHgwAuHPnTr3uJxKJYGdnh169ekFNTa3RPvusfnBwxlSGmpoa+vbti3379gmdqO3t7fHtt98iNTUV27dvx7p16xAUFITbt29j9uzZKC0tRWZmJrZv344HDx7A398f8+bNQ0hICP755x98/PHHuHr1KqZOnYpOnToJdenp6WHhwoVSaStWrABQ9otyx44dQnpOTg6eP39ebefgQ4cOQSQS4a233pK7/eTJk3BwcMD69evh7++PsLCwSsu6evUqioqKKu1nVFG/fv0gFotx+PBhhfLXhzlz5uD333/HtWvXsGHDBmzcuBEfffQRdu/ejYSEBFhYWAhf6JmZmUhOTpYbMJWWllZZx549ezB58mQsWbIEixYtwrp167Bu3boGOSZ1dXWFp1oYPXo0AKBZs2ZS6VFRUdDR0cGqVavqrV1qampo1aqV3Dmv6trB/tq1a+jRowc6deqElStXQldXt9p92rVrBwAwMzOrU91VISL8/fffMDMzg4eHB4qKioRt1b2fJINkMjMzKy1/6tSpuH37NiwtLTFixAjY29vj8OHDdZpqo3PnzjIDQCRTYpQfYFLX/W7evImJEyeic+fOuH79Oo4ePYqzZ8/Wut2s8XFwxlRKxV/27du3R/v27QEAy5cvh7m5OT755BOYmJjg5s2bUFNTw4gRI4T9AgICMHDgQLi5uQmBTXBwMADI/GVaWVpFLi4uyM7OxsiRI6vMFxsbC319fWhoyJ9e8L333sPXX3+NkJAQpKenY8qUKUJH4PJKSkqwfPlyhIeHy9wxqIzkztvPP/+sUP764OLiAjMzM6xZswZ5eXno1q0bZsyYgWvXrmHWrFlSdx9tbW2Rn5+PDRs2SJWRmJhY5aCHkpIS3L59G3Fxcfjqq69w8uRJrFq1qkZ3hoCyAEaRudBMTU2RlZWlUJmS0bbOzs5C2oULF5CamgpfX1+pvLGxsTVorazHjx/j8ePHGDt2rMy2Fy9eACj7o0KiJgGGp6cniouLhTu+VQXLEpKgZ9iwYQrXU1OSYD88PBy3b9/G6tWrhW3VvZ8kc5BV1xG/W7duCA8PR3JyMoYMGYIpU6bAxsYGO3bswKtXr2rc5okTJ6KgoAA3b94U0p49ewYAeOedd+q838WLF+Hk5ITevXsjNzcXly5dQkxMDEaPHq3Uo2CZHE30PPVfSdX6WDW02p4PVOjPIW9uoopp8vIkJycTALK3t1e4nIp114SWlhZZWloqlHf//v0EgIYMGSKzbdWqVbRu3boa1Z2fny91rIqoj/frF198QSKRiG7fvi2k2dra0qhRo6TyFRQUUKdOnQgAeXt704EDB2jlypXk6Ogo9PXJyckhANSuXTthv3Xr1pGVlRWFhYXRuXPn6OrVq5SUlCTVp6pdu3YEQKrPkKmpKQEQBklYW1uTjo4OPXz4sMrjmTx5MolEIqHfnERgYCCFhYVRVlaWcDxjxoyh8ePHC33doqOjaciQIRQSEiL8BAcH04IFC2jlypVERLRp0ybq1q1blX3R1q5dSz4+PkJ/qVevXpGLiwt9+OGHVFJSIpP/1q1bUgMCoqKiSFdXl/7zn/9UeawS+vr6JBKJ6Pz583TgwAFq06YNAaD4+HhKSUkRPiPlz/m+ffvI3t6+0oET8jx//pwAUKdOnaTS5V33uLg4cnNzE17PmjWL1NXV6fLly0RU/fvp5s2bpKGhQUZGRnTu3DnKz8+nixcvUsuWLQkA3b9/X24bs7KyaP369dS2bVsyNjamoKAgmTySz1rnzp1ltonFYrKzs6OJEycKaSEhIdS2bVt68eIFEcl/D1S3X2xsLNnb25OmpiZ5eXlRQkJCVae6xsB9zhobDwhoTBycSWvq4KygoIAA0JgxYxQupy7BmY6ODpmbmyuUNzs7mwDQ+++/L5V++vRpCggIqHHdr169apLg7NmzZ7Rw4UKptL1798qdSPPBgwfk4uJCrVq1orZt29K0adPo6dOnRFQ2Os/Pz0/o1B0YGEjZ2dl04cIFMjExken0bWxsTEePHqWvvvpKSJs/fz7l5ubSxo0bhbRFixZRYWEh+fn5kampKR07dqzK47l8+TIBoPPnz0ulr1mzhqytrcnQ0JBmzpxJ8+bNo+joaGH71atXhQECFX9EIhH9/fffRFQWZKipqVH79u0rbcPevXupZ8+epKOjQxMnTiRvb286depUpfl37NhB6urqQh0XLlygdu3a0cWLF6s8VonQ0FDS19end955h+Li4igoKIgMDQ1p9OjRlJmZKXxGNm3aRM+ePaOMjAwKCAio0ejgP/74g2bMmEEASE1NjdauXUu///673OseERFBxsbGUgNcli9fTgDIwMBAGBxQ1fuJiOjKlSs0YMAA0tPTo06dOlFAQAANGjSIZsyYQT/++KPcQFeioKCAdu/eTePHj5dK/+mnn2jatGkEgDQ1NWnjxo108+ZNqTwvXrwgb29v8vT0pJUrV5K7uzulpqYK2yt7D1S1X1BQEC1evFiqnPrEwVmj4+CsMXFwJq2pg7NHjx4RAAoJCSEioq5duxIAKiwsJKKy0U6SOywSIpFI7vQViox+s7a2Vnh05Z07dwgAbdu2TUg7f/487dixQybv1atXqy1PMmJvxIgRCtVPpBrv1/DwcNq4caPwuqSkhFJSUigyMpLatGnTIHU6OzvT/PnzG6RsorJr36dPn3orb9SoUVJTRtS3msyqzxRT3++BuuLgrNHxaE2mWiQzX5fvfF9QUCCTLycnBwBk+hGV72sTHR0Ne3t7TJ8+HQCEfihffPEF7t27h6CgIBQWFgIAfvjhB5SWlsLKygppaWlISUkRyjlz5gwMDAxw7ty5Ktvu4OCAnJwcmdm7t2zZgvDwcLx8+RJA2SLMvr6+GD9+vLDm4o8//oiAgACUlJQgNDQUoaGhCAkJwcKFC4WOvps3b0b37t1x8OBBmbol/VPefffdKtuoSjZs2ABvb29hFn6grGN8hw4d8O677wp9Eevb3r17cfbs2QaZ4DM/Px/BwcHYs2dPvZQXHx+PpKQkmdUJGlPFxdnl/VQ1UvHfpr7fA0w18cLnSiwqKgqrVq2S6gQ6cOBAdOzYEZmZmTA2NoaLiws+/PBDqSHgr6v8/Hx8+eWXAMo6QG/ZsgVFRUXC0jX+/v6YO3cu9u7dK4zGWrVqlVRH4a1bt8LLywulpaVIS0vD5cuXhQ76GzZswOPHjxEYGIj4+HiEhITg+PHjsLCwQFZWFsRiMcaOHYuIiAhcu3ZNGGTQvHlztGzZEs2bN6+y/Z6enggLC0NsbCyGDx8upGdnZ2P79u1YvHgxJkyYgGbNmmHOnDkYOnQogLLO4i4uLsjPz8fFixelyhSJRLh37x4AIDk5GX/99ZdQTnkxMTFQV1fHuHHjanTOldkvv/wCAPj6668xffp0GBkZAQCuX7+ODRs24JtvvmmQetu0aYNjx45hwYIF2LNnj9QUEnWVnJyML7/8sl6mbUhLS4O/vz+io6PrpbzKSGbVz8vLg46Ojsx2Imqwul9H9fkeYCqsqe/d/ZvU5jGR5NEbALKwsBDS8/LyyNXVlQDQgAED6PHjx/Xd3AbXmI/NlOXRS1M9EqvNoy1lf6yZmZlJc+fOpU6dOpGWlhb179+fxo4dS7t3726wBaDLS05OlnqkqkyKi4spICCgRhOn1lRubq7Q1wv/3/E+Nja2wepjTQf8WLOxHRYR8Z81jUUyzP3IkSM12k8yBNrW1haJiYlCen5+PmxtbZGSkoLevXsjLi5OoakflEVtz0dtdO3aFX/99VeT/xWfkZGBgQMH4sqVK3Inlq2L/Px8+Pr6Yvr06bCzsxPS4+PjMWnSJFy7dq1Gf4035vVhjCkvkUiEQ4cOvVZ33pXckdf/WdhrrEWLFsLi2NevX0d4eHgTt0h5lX/00pTKPxKrzQz1VZE8DikfmDXWoy3GGGP1h4MzFVd+4lNJR3AiQmBgIIYNG4bJkydj5MiRQr+smTNnSnXETU9Px5gxY2BoaIj+/fsLHXNLS0uxceNGvPfee5g4cSK6dOkCkUiErl27VluHMsnLy8OKFSuEDvw+Pj6Ii4tr0jbZ2dnB398foaGh9V5u+QBMLBYjMjISBw4cQIcOHeq1LsYYYw2HgzMVZ25uLvz/9u3bAID58+dj0aJFGDduHMLCwqCpqYkBAwYgPz8fO3bsEJZWAYDQ0FA4OTkhKysLsbGxwqzt/v7+8PX1xc6dO/Htt98iMTERCxcuFParqg5loqOjA39/f2FdvbCwMPTt27epmwVLS0ssWbKkQevQ0NCAr68v3zFjjDEVw8GZijM2Nhb+n52djbt37wp3ZCRTQ9jY2ODx48eIiIgAALRs2VLYx8/PDzNnzhSWdpHcVTp27BgACMuUqKmpYcOGDXB2dlaoDsYYY4zVDgdnKu758+fC/1u3bo2YmBhhLq+OHTsK6UDZdAoVaWtrAwAMDAwAQFgvrnPnzgCAoKAgWFlZYfPmzXj16hU2b95c4zoYY4wxpjie50zFlZ8MtV+/fnj48KHw2sLCQiqvZD4sRQQHB6O0tBTHjx9HWloaFi9ejG3btuHcuXP1VgdjjDHGZPGdMxX366+/Cv+fNOn/2LvzsCiO/H/g72FgBVEu1wMVIiCIgiYRDR5RYxLBFcHE4AEBvDDeJwoo+LAhAUURRVF/HuuVEG9NEI2JLh5ZAh6raIwHKhpFLi/kUmDg8/uD7/QyMMMM5wz6eT3PPAnVXdXV1S1TdFd9aoJMVPTExERhrBUR4fz58yqXa2hoiEOHDuHMmTPo27cvAODhw4cICAhosGMwxhhjrDrunDVzmzZtAgC4urrC1dUV/fv3F+KiSZf1kbpz547K5bq7uwOoWHLowoULwvIvT58+bbBjMMYYY6w67pxpuIyMDOH/nz59KgRRLS4uxpQpU/Dnn3/C1dUVsbGxAIAePXpg8uTJAIDly5dj3rx52LZtGyZPnoz//ve/AGRjfUnXjpSONQOAkpIS3LhxA8uXLxfSPv30UwDAqFGjVDoGY5XXP20u+LU8k65x2xTu37+PdevWYdWqVbW69+qajzUf3DnTYMeOHcOoUaOEn58+fQpHR0e4uLjAxcUF5eXliIuLQ1xcnEy4hC1btiA0NBTdunXDli1bsH79enzxxRcYP368TMwvAPj666/xww8/4K+//hLS5s+fD1NTUzx9+hSzZs2Cl5cXfHx8EBISgkWLFik9Bnt7lZWVISIiAoMGDRLWuqxJv3794O/v3wQ1q3iqW3kB8JiYmGoLcEdHRyvMX1ZWhsDAQGHdVtY41q9fj8DAQHz88ccYPHgwUlNTG/0+KS4uRnh4OAYMGKDSfatIRkYGduzYgXHjxmHAgAEK98vPz8ecOXMwbNgw9OrVC4sXL0bXrl2Vll/XfKz54eWbmhAvhyOL20Oz1fX6vH79Gp06dcLz58+VLpfl4eEBa2trhIaG1rmeqjh79iy2bNmCnTt3QkdHBxKJBEOGDIGbm5uwj7a2Nnx8fGTC01T14sUL+Pr6IjIyEhYWFo1a57fRunXrEBQUhNzcXBQUFGDy5MkIDAxEVFRUo98ntblva/Lo0SOYm5tXW25P6smTJxg+fDgKCgqQmJgozHRXpq75GgIv39TkDvBsTcZYg9LV1UW7du1kwrwosmfPnkavz82bN+Hj44MrV64Ia8/u2bMHXl5eQtBlVRkbGyMkJARubm5ITk6Gvr5+Y1T5rbVp0yZ06tQJYrFYmJQENM19Upv7FqiICRkfH49vv/1WJt3MzKzGfBMnTsTVq1dr3cGqKd/evXtRUlICDw+PZrW+MlOMX2syxt5YRAQvLy9MmjQJJiYmQlpERAQCAgLg5OSEkJCQWi091qtXL1hZWTX6Cg9vo0ePHgmTjTQREeHYsWMYMmQIPvzww1qPq4yPj8fx48fh7OwMR0fHBsunr6+PBQsWwNLSElFRUSgoKKhVvZjm4SdnTK3S09Oxf/9+dVeDyZGenl7vNTnv3r2LhQsX4j//+Q+6du0qrNdaXl6OQ4cO4dixY7h//z7Onj0LoGJc2NKlS2FlZYWMjAw8ePAAGzZsQM+ePQEAly5dwuzZs9GnTx+YmJhg+fLlyM3NVfgEKy4uDpcvX5ZZxzQvLw/Ozs74448/kJSUhJMnTyIiIgJBQUFYtmyZSufl7OyMuXPnYtGiRbC0tMTp06fh4+OD2NhYDB48uF5tpmlquibJyck4ePAgDh06hOTkZMyaNQunT59Gx44d8fXXX2P06NEqHePYsWOIj49HYWEhsrKyhCeaK1euxIkTJ2Tuk2vXrmHRokU4efIkXF1dsXPnTqxYsQJ79+5FWFgYvL29AVS8ply3bh1SU1Nx9epVGBkZYc2aNbC3twdQMQkqODgYBQUFaNeuHcrKymQmS1VWWlqKPXv2YOXKlbh37x4mTpyI7du3w8rKqlZtuWvXLgAVy+4NGTIEly9fho2NDUJDQ+Hi4lLnfK6urnj48CG2bt2KqKgofPPNN5g5cybmzp2L9u3b16qOTEMQazLu7u7k7u6u7mpoDHd3dwLAHw3+1PV+tbW1JQA0f/58OnnyJG3evJn09fVJLBbTtWvXiIjo4cOHBIBsbW2FfNbW1mRlZUVERKWlpWRkZET29vbCdhsbGzIxMRF+HjduHOXk5Cish4eHB4lEIiotLZW7/eXLlxQWFkba2toEgLZt26bS+V25coUA0PLly4mI6KeffqKWLVvS0aNHVcrfnCi6JmVlZRQfH096enoEgObMmUPnzp2jH374gVq3bk0AKDExsVbHqno/EMm/TwoLC6lHjx5kYWFBxcXF5ObmRqmpqTL5pk6dSrdu3RJ+dnJyovbt21NeXh5JJBJydHSkqVOnCtvv3bsn3AdS+fn5FBUVRZ07dyYjIyNasmQJZWVl1ek8iIi6dOlCAGj16tWUmZlJycnJZGZmRiKRiC5cuKCwvNrkKykpoZ07d5KdnR3p6urStGnTqrVNbQGgffv21asMViv7uXPWhLhzJovbQ7PV5/pIO2d5eXlCWnR0NAGgCRMmCGlVv8SioqJoz549RERUXl5OVlZWpKOjI2xv27YtAaDo6GgqLy+n69evyxyjqi5dupCRkZHS+m7evJkAUO/evVU6v4yMDAJAI0aMENIkEolKeZsbZdfExsaGAFBhYaGQtnbtWgJA48ePr9WxFHVq5KVfunSJtLW1qX///rRjxw6ZbefPn1f4B0d8fDzFxMQQALp586ZMPum5EBH9+OOPZGRkRJ06daJVq1bVeJ+peh66urpkamoqk/b9998TAPLy8lJYXl3ylZeXU1xcHA0cOJC0tLRo5syZKte/Ku6cNbn9POaMMdZoKod4+eyzzwAAN27cULj/ggUL4Orqio0bNyIsLAzFxcUoLS0Vtm/atAmtW7fGvHnz8MEHH6CgoEDmGFVlZWXB2NhYaT19fX2hp6eH1NRUVU5LWIs2OztbSBOLxSrlbW6UXRMtrYqvkZYtWwpp0lmwjRmU2sHBAQEBATh//jzef/99mW0XL16Evb29zOol0o+Liwt+/fVXANWXn5OeCwDk5OTg5cuXsLa2xnvvvVfjfaaqDh06VBuwP3ToUADA7du3GzSfSCSCvb093n//fWhpaSEtLa0+VWdNjDtnjLEmIR37Ym5urnCfixcvomfPnrC0tERwcDBatWols/2LL75ASkoKnJ2dcenSJQwaNEgYjyOPWCxGWVmZ0rppaWnBxMRE5ZhRmjxovaEpuybydOzYEYDymYv1QUS4d+8ezMzM4O3tjZKSEmHbs2fPkJaWhqKiomr5ysvLhVh1z549U1j+1KlTcf36dVhYWMDFxQUODg7Yv3+/SveTItbW1sjJyZFJk868lE5YaYh8KSkp8PT0hLW1NS5fvoyDBw9WW82FaTbunL1F0tPTm2XZ7M0gDX48cuRIhfv4+PigtLQUw4cPB1DxRVpZSEgILC0tceLECezZswelpaUIDg5WWJ6pqSlyc3OV1i0jIwMZGRlCbDdlXrx4AaDiiYZUfb60NZmyayKPtNMjXVmkMaxcuRKjR4/G9u3bcf36dYSEhAjbbG1tUVRUhIiICJk8N2/eRExMDGxtbQFUTESoSY8ePbB9+3akpaXh448/hq+vL2xsbLBp0yaZVVVU5enpidevXyMlJUVIe/r0KQDggw8+qHe+hIQEODs7o3fv3igoKMCZM2eQmJiIUaNGvVV/ULwR1PlS9W2jzjFW9+/fp0GDBmlU2TzmTLPV5/p0796dANDz58+FtJkzZ9KoUaOEn/Pz8wkAdezYUUgzNDQkkUhEv/76K8XGxlK7du0IAJ0/f54ePXpELVu2pBcvXhBRxeB0Q0NDcnR0VFiPKVOmkEgkovz8fCHt66+/prlz5wrjjV69ekVubm70+eefU1lZmbBfZGQk9ejRQxhvVdm1a9dkJgTEx8dTq1at6Oeff65tU2k8ZddEOr6w8pi7Xbt2kYODg8KJGPI8f/6cAJClpaVMurz7JDk5mTw8PISfZ86cSWKxmM6ePUtERK9fvyZLS0sCQJMnT6bY2FgKDg4mJycnysvLo5SUFNLW1qY2bdrQiRMnqKioiBISEsjAwIAA0P379+XWMTc3l5YvX04dOnSgtm3bUnR0dLV9ioqKCABZW1tX2yaRSMje3p48PT2FtJiYGOrQoYNwX8u775TlS0pKIgcHB9LR0aGJEyfSjRs3amrqWgOPOWtqPObsbfD48WOMHDkST548aVZls+Zr3bp1cHV1xejRozFt2jTMmzcPdnZ2OHz4MACgqKgI4eHhACqeWq1Zswb5+fkIDw+HgYEBgoODYWVlhaCgIBgbGyM8PBwtW7ZEUVERPvnkE0RERGDixIkYNGgQ9u7dq7AePj4+ICIkJSUJaebm5jh37hz69OmDL7/8ErNmzYKvry8OHz4sM+YoLS0Nt27dEpYsqywxMRFisViImN6iRQsYGBigRYsWDdJ+mkTZNZFau3Ytnj17hidPniAzMxNnz56FtrZq0ZquX7+OpUuXAgAePHiA0NBQXLt2Te59smvXLri6ugrj/oCKMYBlZWUYNWoUdu7ciRYtWiAhIQFubm748ccf4efnh5ycHMTGxqJ169Z49913kZCQAFtbW4wZMwb29va4cOEC3nvvPUyfPh1paWlynxAaGhoiMDAQDx48QHh4OH7//XeZ7WfOnMH8+fOF81i1ahWuXr0qbBeLxfjtt9+gq6uLCRMmYNmyZUhOTsalS5eE85F33ynLd+HCBQwdOhT379/Hjh070L17d5XanWkwdXcP3yZ1eRLx8uVL8vf3p8DAQFq4cCE5OTnRwoULhb+ytmzZQiKRSJhhlJeXR6tXr5ZJ+/bbbwkAGRkZ0fTp04mIKCkpifz8/KhLly6UlZVFX3zxBZmYmJC9vT0dOnSoXmU3ZnuwpvOmXJ8RI0bQ/Pnz65T39u3bcp/Mubq6yoRheJtJn5yxhqPovlMX8JOzpsahNJpSbb/s8vPzycbGhv75z38KaTk5OWRjY0OWlpaUm5tLRERWVlbVfjlWTUOlqd21iU9U27Jr40358n9TvSnXJzs7m2xsbFSKT1VZYWEhzZ49m/744w+Z9OTkZOrWrVutQiu8yZR1zqBCPL3K8cjedoruO3XizlmT49eammzFihVITU3FtGnThLS2bdsiODgYaWlpwuN+eWup1bS+mpaWFlxcXISZVCtWrMCgQYPg4eGBb775BgCwfv36OpXNmKZp164dDh06hAULFsidvaeI9N+YNKI8AGRmZiIsLAynTp1qkNAKbwJpVH1F0fVJTjiLqp9u3bo1ZZU1mrz7jr19uHOmwRITEwGg2peAdHmYquMdaktd8YkYa2r29vYICwuTWcZJlTyV/+1JJBLs3r0bsbGx9V7W6k1QWFiIoKAgYRbu3LlzkZycrOZaNX9V7zv2duK1NTWYtPP04MED2NnZCenSeFGGhoYNfsymiE/EmDpYWFjUa7FybW1tBAQENGCNmjd9fX2EhYUhLCxM3VVh7I3DT840mPQJWdVYPNK/VKUxhKTxa6RBGIkIL1++lMkjEokgkUiUHrNqfKKGLJsxxhhjynHnTIP5+/vD3t4e69evR1ZWlpC+YcMGDBw4ELNnzwYAIaDit99+i7t37yI6OhrFxcUAgF9++QXl5eWwsrJCZmam0LGrrHLwzFOnTsHBwUEY51bfshljjDFWO9w502B6enpISkqCp6cnJkyYgEWLFiEgIABt2rRBQkKCEEMoIiICjo6OiIqKwqxZs+Di4gI7Ozt4e3sjNzcXEokEY8aMgYGBAS5evFjtODXFJ6pv2axx3b17V91VYIwx1sBERETqrsTbQro0zIEDB9Rckwrdu3fHrVu3oK5bQNPaQ9PcuXMHcXFx8PPzAwDExMRgzpw5MvvMnj1bmFlbVVlZGYKCgjBnzhx06tSp1sfn68MYAyqGruzbt08Iuswa3QGeEMDeWunp6Y02666+ZZ89exZbtmzBzp07AVTMFNyzZw9WrFgh7KOtrQ0fHx+FZYjFYgQEBMDX1xeRkZGwsLCoc30YY4w1He6cvcUqxyfS19dXc22a1oMHD+Dj44Nz585pXNk3b96Ej48Prly5IsSU27NnD7y8vDBjxoxalWVsbIyQkBC4ubkhOTn5rbvOjDHWHPGYs7fQ2x6fSJPXGiUieHl5YdKkSTAxMRHSIiIiEBAQACcnJ4SEhODBgwcql9mrVy9YWVnVK0M8I+8AACAASURBVIwEY4yxpsOds7eQND6RNDr3v/71L/Tr10/d1VJJXl4eAgICsGTJEvj5+cHZ2Rl+fn7Izc0FAGzduhVaWlpCCJD8/HxERUXJpO3cuRN//vknsrKyhCdRycnJWLRoESwsLJCdnQ13d3e0adMGPXv2FBbrrmvZAHD69GmYmZkpfZoWFxeHy5cvY/jw4TLn7OzsjH79+iEpKQmhoaGwtbUVVnNQhbOzM7Zu3Yq0tDSV87C64UkazVvVUEGN6f79+1i3bh1WrVpVq/umrvlYM9LUC0a9zd6UtQobytu01uhPP/1ELVu2pKNHj9Z4jh4eHiQSiai0tFTu9pcvX1JYWBhpa2sTANq2bVuN5UlduXKFANDy5ctV2p+I71d5UlNTKTIyUvh5/fr11daJnD17tsL8EomEAgICKD09vSmq2yytW7eOAgICaOjQoTRo0CBhEfDFixc32jFfv35NYWFh1L9/fxKLxXUu5/Hjx7R9+3YaO3Ys9e/fX+F+eXl5NHv2bLKysqLTp0+rXH5d89UXeG3NpsYLnzcl/rKTVdv2CAoKIgCUmZkpk757924CQP7+/kQkfyHmqmnyOlA2NjYEgAoLC4W0tWvXEgAaP358vcomqvhiVqZLly5kZGSkdL/NmzcTAOrdu7fSfYmIMjIyCACNGDFCpf2JNOd+ffTokUaUfebMGfL09KSSkhIiIiotLaUBAwbQihUrhE9kZCTl5OTUWM7z589p9OjRlJaWVq+6v4mio6OpVatWJJFIKDc3l0aPHk0XLlyg8ePH07Jlyxr12K9evSITE5MaF3FXxcOHDxX+DiCq+IOyd+/eZGNjQ0+ePFG53LrmawjcOWty+3lCAGs21LXW6Pz58xtkrVGxWKx0n6ysLJiamirdz9fXF/Pnz0dqaqpKxzYyMgIAZGdnq7S/ptCUiRs8SaNpbNq0CZ06dYJYLIahoSEOHToEoKKtG5uuri7atWuH58+fq7R/cnIy4uPj8e2338qkK1v6buLEibh69SoSExPx97//XeX61ZRv7969KCkpgYeHh3B/suaNx5yxZqPyWqOVvUlrjYrFYpkVGxTR0tKCiYkJunbtqlK50jFxzYmmTNwgnqTRZB49eqTR9yoR4dixYxgyZAg+/PBD5OXl1Sp/fHw8jh8/DmdnZzg6OjZYPn19fSxYsACWlpaIiopCQUFBrerFNA93zliz0dzXGlWl02VqaipMbqhJRkYGMjIyhECxyrx48QIA0KFDB5X2r6/mOnFDnqaapKHqpJGmdufOHYwZMwaBgYHw8fHB4MGD8ccffwBQ7Xqo4tixY5gxYwYKCwuFazJjxgzk5+fjwIEDmDhxIoYMGQIAuHbtGpycnCASieDm5obnz5/D398f5ubm+O6774QyX79+jZUrV8LX1xd9+/bFsGHDcP36dWH7q1ev4Ofnh2nTpmHZsmVYunSpEF6oqtLSUuzevRs9e/aEu7s7evTogdu3b2PdunW1astdu3YBAMzNzTFkyBC0bt0aDg4O1X6n1Tafq6srHj58CD8/P6xduxZmZmYICgpqdk/KWSVqfav6ltGUMTyaorbtUVRURPb29tS5c2eZcWfz5s2jgQMHCoPoP//8cwJAy5Ytozt37tCaNWuEsSQnTpygsrIy6tq1K+nr69PDhw+FcqRjxyqPDdu1axc5ODjUu+z4+Hhq1aoV/fzzzzWe45QpU0gkElF+fr6Q9vXXX9PcuXPp5s2bRFQxNsbNzY0+//xzKisrE/aLjIykHj160J49e6qVe+3atSabENCcJ27I01STNFSdNNLUrK2tycrKiogqxtkZGRmRvb19ra6HquRdE3ljuAoLC6lHjx5kYWFBxcXF5ObmRqmpqTL5pk6dSrdu3RJ+dnJyovbt21NeXh5JJBJydHSkqVOnCtvv3bsnXEOp/Px8ioqKos6dO5ORkREtWbKEsrKy6nQeRBVjSgHQ6tWrKTMzk5KTk8nMzIxEIhFduHBBYXm1yVdSUkI7d+4kOzs70tXVpWnTplVrm9oCjzlrajwhoClx50xWXdojPz+f/P39ycnJifz8/Mjf359CQ0OpuLhY2Cc1NZUcHR1JX1+fnJycKDU1lQYNGkTe3t60d+9eKi4upiVLlpCpqSkdOnRIyCftnEVGRtLTp08pJyeHVqxYQQUFBfUu++TJk9SxY0dKSEio8fzOnj1LAOjXX38V0nbs2EHvvfce6evrk6enJ02ePJni4uKq5Z05cyZpaWlRp06dqm3btGkTicViunfvnmoNTXW/X5v7xI2qmnKShiqTRppaVFSU0OEvLy8nKysr0tHREbarcj1UpeiayEu/dOkSaWtrU//+/WnHjh0y286fP19tFq30Ex8fTzExMQRA+IOn6rkQEf34449kZGREnTp1olWrVlFeXl69z0NXV5dMTU1l0r7//nsCQF5eXgrLq0u+8vJyiouLo4EDB5KWlhbNnDlT5fpXxZ2zJseds6bEnTNZmtYe8r7Q1WHEiBE0f/78OuWVhh2oytXVVeYpgSrqen0++ugjAiDTqSUievDgAQGgDz/8kIjq3oGSly8tLY0AkIODQ73KlkdXV5csLCyU7ldWVkZ6enrUqlUrpfsSVTwJrlxnTVZQUEAbNmygb775hjp37izTjqpcD1XVpnNGVPGHgJaWFqWkpMikx8TEkL29vcLjuLm5EQB69eqVTHrlc9myZQuJRCL66KOP6OTJkw1yHl26dCFzc3OZtMePHxMA6tu3r8Ly6povLS2NZs+eTdra2jR8+PBanUNl3Dlrcvt5zBljGmbHjh04fvx4rceLFBUVYf369di2bZtM+vnz55GamorVq1c3ZDUVetMmbrztkzQuXryInj17wtLSEsHBwWjVqpXSPE0xkYaIcO/ePZiZmcHb21sYBwpUjBVNS0tDUVFRtXzl5eV4/PixsJ8iU6dOxfXr12FhYQEXFxc4ODhg//79Kt0LilhbWyMnJ0cmTTrzUjrZpCHypaSkwNPTE9bW1rh8+TIOHjyI48eP17nerOlx54yx/1N5rVF1ateuHQ4dOoQFCxbI/XJRJC0tDeHh4bC3txfSMjMzERYWhlOnTlULQdJYmvvEjaqacpJGfb74G4uPjw9KS0uFCRHl5eVK81S9Ho1h5cqVGD16NLZv347r168jJCRE2GZra4uioiJERETI5Ll58yZiYmJga2sLoPo9WlWPHj2wfft2pKWl4eOPP4avry9sbGywadMmvHr1qtZ19vT0xOvXr5GSkiKkPX36FADwwQcf1DtfQkICnJ2d0bt3bxQUFODMmTNITEzEqFGjms0fA+z/qPnR3VtF017jqZumtEdBQQEtXbpUGJMyefJkSkpKUne1KC0tjVauXFnn/KWlpbRixYpajZWprK7XpzlP3JCnqSZpqDpppKkZGhqSSCSiX3/9lWJjY6ldu3YEgM6fP0+PHj1S6Xqo4vnz5wSALC0tZdLz8/MJAHXs2FFIS05OJg8PD+HnmTNnklgsprNnzxJRRcR/S0tL4d9zbGwsBQcHk5OTE+Xl5VFKSgppa2tTmzZt6MSJE1RUVEQJCQlkYGBAAOj+/fty65ibm0vLly+nDh06UNu2bSk6OrraPtLX1dbW1tW2SSQSsre3J09PTyEtJiaGOnToQC9evCAi+feMsnxJSUnk4OBAOjo6NHHiRLpx40ZNTV1r4NeaTY1fazKmqWuNWlhY1CsOlra2NgICAprsiZmUnp4ekpKS4OnpiQkTJmDRokUICAhAmzZtkJCQAG3titjXERERcHR0RFRUFGbNmgUXFxfY2dnB29sbubm5kEgkGDNmDAwMDHDx4sVqx1m7di2ePXuGJ0+eIDMzE2fPnm2wsivz8fEBESEpKUlIMzc3x7lz59CnTx98+eWXmDVrFnx9fXH48GHhtS5Q8TTz1q1bWLRoUbVyExMTIRaLMXbsWABAixYtYGBggBYtWtS+0RtReHg4DAwMEBwcDCsrKwQFBcHY2Bjh4eEyAZtruh7KXL9+HUuXLgVQ8To8NDQU165dQ1FREcLDwwFUPJlcs2YNdu3aBVdXVyGwMlARZLmsrAyjRo3Czp070aJFCyQkJMDNzQ0//vgj/Pz8kJOTg9jYWLRu3RrvvvsuEhISYGtrizFjxsDe3h4XLlzAe++9h+nTpyMtLU3uE0JDQ0MEBgbiwYMHCA8Prxb4+syZM5g/f75wHqtWrcLVq1eF7WKxGL/99ht0dXUxYcIELFu2DMnJybh06ZJwPvLuGWX5Lly4gKFDh+L+/fvYsWMHunfvrlK7M80lIiJSdyXeFtLXHQcOHFBzTTQDt4dm09Tr0717d9y6dQtN+avLxcUFNjY2WLNmTa3zpqamwsfHB8nJyTLpbm5u6NChA7Zs2dJQ1VQLdVyPN52ie0ZdRCIR9u3bJ/whwRrdAX5yxhhjSjT3SRrqJBKJlH5u376t7mpqDEX3DHu7cOeMMdasqGPiRnOfpNGYlF0P6XCBmj7dunVryiprNHn3DHv7cOeMMdYsFBYWIigoSJj1OXfu3CZ97WNvb4+wsDBs2LChVnkqd8AkEgl2796N2NhYdO7cuTGq2WTUfT3eVFXvGfZ24jFnTUhTx/CoC7eHZuPrwxgDeMyZGvCYM8YYY4wxTcKdM8YYY4wxDcKdM8YYY4wxDcKdM8YYY4wxDcKdM8YYY4wxDcKdM8YYY4wxDaLawmeswaSnp2P//v3qroZGSE9PBwBuDw3F14cxxtSDO2dNLDk5GePGjVN3NTQKt4dm4+vDGGNNi4PQMsaavf3792PcuHG8+DZj7E3AQWgZY4wxxjQJd84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjQId84YY4wxxjSItrorwBhjtfHkyRMcOXJEJu3SpUsAgC1btsikt27dGh4eHk1WN8YYawgiIiJ1V4IxxlRVXFyMtm3borCwEGKxGAAg/TUmEomE/UpLS+Hj44Ndu3appZ6MMVZHB/i1JmOsWWnRogXGjBkDbW1tlJaWorS0FBKJBBKJRPi5tLQUAODp6anm2jLGWO1x54wx1ux4enqipKSkxn2MjIzwySefNFGNGGOs4XDnjDHW7AwdOhRt27ZVuF1HRwdeXl7Q1uZhtYyx5oc7Z4yxZkdLSwuenp7429/+Jnd7aWkpTwRgjDVb3DljjDVLHh4eCl9tmpqaon///k1cI8YYaxjcOWOMNUuOjo545513qqXr6Ohg4sSJMjM3GWOsOeHOGWOs2fL29oaOjo5MGr/SZIw1d9w5Y4w1W19++aUQNkOqa9eu6Nmzp5pqxBhj9cedM8ZYs2Vra4sePXoIrzB1dHQwadIkNdeKMcbqhztnjLFmzcfHR1gpoLS0FGPHjlVzjRhjrH64c8YYa9bGjx+PsrIyAICDgwO6du2q5hoxxlj9cOeMMdasvfPOO+jbty8AYMKECWquDWOM1Z/Chc95GjpjjDHGWONwd3fHgQMH5G06UOPaJvPnz+dAjm+YpKQkrF27Fvv27VN3VZgcfH3qJi8vDxs3bkRgYKC6q8IYY0qtWbOmxu01ds769+/Pg2vfQGvXruXrqsH4+tTNkCFDYG1tre5qMMaYUgqemAl4zBlj7I3AHTPG2JuCO2eMMcYYYxqEO2eMMcYYYxqEO2eMMcYYYxqEO2eMMcYYYxqEO2eMKXH37l11V4ExxthbhDtnrM769esHf39/dVejXu7cuYPVq1cLP8fExEAkEsl8oqOjFeYvKytDYGAgHj9+3BTVZYwx9haoMc4ZYzWxsLCArq6u2o6fnp6Ozp071zn/2bNnsWXLFuzcuRMAIJFIsGfPHqxYsULYR1tbGz4+PgrLEIvFCAgIgK+vLyIjI2FhYVHn+jDGGGMAd85YPezZs0dtx37w4AF8fHxw7ty5OuW/efMmfHx8cOXKFejo6ACoOB8vLy/MmDGjVmUZGxsjJCQEbm5uSE5Ohr6+fp3qxBhjjAH8WpM1Q48fP8bIkSPx5MmTOuUnInh5eWHSpEkwMTER0iIiIhAQEAAnJyeEhITgwYMHKpfZq1cvWFlZYfHixXWqE2OMMSbVaJ2zJ0+ewNbWFuXl5fUuKzs7W+bn2NhYdO7cGREREfUuW5OO2VyUl5fjwIEDmDhxIoYMGQIAiIuLw7Rp02BmZobc3FxMnDgRf//739GzZ0/897//BQAkJydj0aJFsLCwQHZ2Ntzd3dGmTRv07NkThw8fBgBs3boVWlpaEIlEAID8/HxERUXJpO3cuRN//vknsrKyZJ5ynT59GmZmZkqfpsXFxeHy5csYPny4kJaXlwdnZ2f069cPSUlJCA0Nha2tLb755huV28XZ2Rlbt25FWlqaynkYY4yxakgBALRv3z5Fm5WKiIggAHT06NE6l0FEdO/ePWrTpo1M2tChQwkAdezYsV5la9Ixm8q+ffuohsuusocPHxIAsrW1JSKi9PR0atWqFQGgsLAw+uuvv+j7778nAOTo6EhlZWUUHx9Penp6BIDmzJlD586dox9++IFat25NACgxMZGIiKysrKrVsWpa5WNL/fTTT9SyZUul95yHhweJRCIqLS2Vu/3ly5cUFhZG2traBIC2bdumUptcuXKFANDy5ctV2l+ehro+jDHGNJe7uzu5u7sr2ry/UTpn5eXl1LVrVwJAw4cPr1MZRES5ubnUo0ePal9WR48epb59+9LmzZvrXLYmHbMpNeSXf9UOUrdu3aqV3b59e2rRooXws42NDQGgwsJCIW3t2rUEgMaPH09ERLa2ttXKqZomr3NGRCSRSJTWu0uXLmRkZKR0v82bNxMA6t27t9J9iYgyMjIIAI0YMUKl/eXhzhljjL35lHXOGuW1ZkJCAtLT0wEAv/zyC+7cuVPrMjIzMzFkyBDcuHGj2raRI0fiwoUL+Oqrr+pdV3Uf800ife1YmbGxMYqLi4WftbQqbrmWLVsKaW5ubgBQp/ukKrFYrHSfrKwsGBsbK93P19cXenp6SE1NVenYRkZGAKq/EmeMMcZqo1E6ZwcPHkRUVBSAioHWmzZtUrjvtm3bMGzYMEycOBE2Njbw9/dHaWkpgoKCcPPmTWG/nj17YvLkyVi3bp1MDCoA+P3332Fubi6khYaGorS0FAcPHkS7du3g7u6OV69eITIyEu+//z5cXV0xYMAAvPvuuwgPD0dJSQkA1OqY0nPbsGEDnJ2dMW3aNPzjH//A0qVL8fr1awDAjBkzZPJlZ2fjs88+g7GxMQYMGIDbt283XKM3Yx07dgQAmJmZNcnxxGIxysrKlO6npaUFExMTdO3aVaVy5XVOGWOMsVpT9EwNdXytmZ2dTYGBgVRcXEzt27cnAGRkZCTzGkvKy8uLAFBMTAwREY0ePZoA0D//+U8i+t+rrKrVNDc3r5a+cuVKIe3YsWNCuqOjIxUVFZGfn5+wvaSkhAoLC0lHR4cAkLe3t7B/bY7p7u5OAGj79u1ERJSYmEgA6N1336VXr14REVHHjh2FfMuWLaONGzcKPw8dOrTW7VtfjflaU5XXkfL2efz4scx90L17dwJAxcXFRFTxmtzU1FQmn0gkoq5du1arkyqvNbt27UoGBgZK93v8+DGJRCIKCwtTui/R/15ruri4qLS/PPxakzHG3nxN/lpz586dmDRpEv72t79h5syZAIDc3FzExsbK7HfkyBF8//33AIDPPvsMQEXEeQBo0aJFjceo/EpMytfXV4gvJQ0qeuHCBQwePBh6enpISUkBAJiYmEBHRwctW7YUAoYePHhQ6XlVPeaePXuEfEOHDgUAODo6Qk9PD1evXsXy5csBAAYGBkKeJUuWYMaMGejQoQOAitmLzVVBQQGAilmOUtInhpXl5+cDqAjwWlnlJ1enTp2Cg4MDpk2bBgCwtbUFAHz77be4e/cuoqOjhVejv/zyC8rLy2FlZYXMzEw8evRIKOfYsWMwMjLCiRMnaqz7kCFDkJ+fL5wDAISGhmLevHm4deuWcC4zZszAZ599hsDAQGG/1atXw87ODnv37q1W7tOnTwEAH374YY3HZ4wxxmrSoJ0zIkJaWhpsbGwAVLzWk0aQ37Bhg8y+0tAJANCuXTsAwOLFi/Ho0SOZL0NVGRsbw9PTEwDw008/4enTp9i2bRt8fX0BABs3bsTy5ctx/PhxEBHOnz+Ply9fAgBevXpV6+P99NNP1eovFouFuFlHjx6tlkdPTw/A/8Ym1eW4mqCoqAjh4eEAgIyMDKxZswYRERFCXLCwsDDk5eUhOjpaWNZo2bJlMp23tWvX4tmzZ3jy5AkyMzNx9uxZaGtXxESOiIiAo6MjoqKiMGvWLLi4uMDOzg7e3t7Izc2FRCLBmDFjYGBggIsXLwpltmjRAgYGBko79z4+PiAiJCUlCWnm5uY4d+4c+vTpgy+//BKzZs2Cr68vDh8+LIyTA4C0tDTcunULixYtqlZuYmIixGIxxo4dW8sWZYwxxipR9EwNdXitefLkSeGVnbzPb7/9Juzbp08fIT07O1tueYpeMSpKT0pKEtJDQ0OrvV569uwZLVu2jKytrWnOnDlkZmZWrRxVj+ng4CD8XFZWJuwnnaXaqlUrheUpOkZTUPdrM3mvNdVhxIgRNH/+/DrlvX37Njk6OlZLd3V1palTp9arXuq+Powxxhpfk77W3LZtG7Kzs0FEwmfz5s3C9piYGOH/pYPAAeDatWsNcvx+/fqhe/fuACpeU40fP17Ydv36dSGoaFRUFNatW1evZXasra2F/y8tLRX+X/r6TdVB5Ew9duzYgePHj9d6ZmVRURHWr1+Pbdu2yaSfP38eqampMouoM8YYY3XRYJ2zR48eISsrS3jFJzVy5EhhFtuhQ4eE6OnScVoAsG7dOpk88pblkUgkyM7ORlFRUY31mDx5MgCgdevWcHd3F9KXLl0qlDto0CAAULp6QU3HHDlypPD/z549E8p7/vx5te3sfwoLC2X+qy7t2rXDoUOHsGDBAqX3VGVpaWkIDw+Hvb29kJaZmYmwsDCcOnUKrVu3bozqMsYYe4s0WOds+fLlcgdCd+zYEe+99x6Ais6OdKD8rFmzhPSjR49i/PjxOHLkCCIiIhAXFwcAaN++vVBOaGgowsPDoaOjI/NlWnUQure3N7S1teHl5SWMdwP+NzAdqAiZ4e/vL/PURDoWTdVjfvnll3B1dQVQEdcNAC5evIjCwkL06tULQUFBAGQ7IdKnapXHmknDeLzpCgsLERQUJAzgnzt3rtonRNjb2yMsLKzaeEhleSp3wCQSCXbv3i0s78XU5+7du+quwhtHOi63Kdy/fx/r1q3DqlWranUt65qPMY2m6IUnajHmbN68eaSlpUXm5uYUFBQkpGdnZ9OyZcvI2NhYGGMlFouFUBkFBQU0f/58srGxIWNjYxoxYoRMGIzk5GTq3r076erq0qBBgyg9PZ3Wrl1LIpFIKG/JkiXV6jNq1Ci6evWqTNrFixfJ1taWjIyMyNnZma5du0bfffcdtW/fnrp27Uq7du2q9THLyspo9erV9Omnn9K0adPI2dmZAgICqKioiIiIli5dKjPmbsmSJRQbGyuTNmPGDJXauKHwmCbNxtdHvtTUVIqMjBR+Xr9+fbUxrbNnz1aYXyKRUEBAAKWnpzdFdRvMunXrKCAggIYOHUqDBg0SxjsuXry40Y75+vVrCgsLo/79+5NYLK5zOY8fP6bt27fT2LFjqX///gr3y8vLo9mzZ5OVlRWdPn1a5fLrmk+qrKyM+vfvT69fv5a7/T//+Q85OzsTANLS0qJhw4YJ12H27NkKx0rLc+bMGRo2bJhMGKVPPvmEBg4cSB4eHvTnn3/K7L9v3z569913CQDZ2dkJ3ylSp06dEurWp08f2rdvH508eZL+8Y9/yBxj6NCh1KdPH3Jzc6Nt27YJ4YlqqynbSupf//oX2dnZ0bvvvkudOnUSzquma62sngkJCQSADAwMqFevXuTo6EgASFdXlxwdHcne3p50dXUJAGVlZdW6zrWhluWbmObiL3/NpknX59GjRxpR9pkzZ8jT05NKSkqIiKi0tJQGDBhAK1asED6RkZGUk5NTYznPnz+n0aNHU1paWr3q3lSio6OpVatWJJFIKDc3l0aPHk0XLlyg8ePH07Jlyxr12K9evSITE5N634tV1+CtKicnh3r37k02Njb05MkTlcuta77KfvzxR6Vr50pjMFpbWwtp2dnZ9Mknn5CRkRFdunRJ5eOlp6cTALK0tBTSCgoKaPz48aStrS3zYIKoYo1faYfkq6++qlbegwcPCADdvn27Wn0tLCyEtPLycjp69ChZWVmRtbV1tY6gKpq6rbZv304AaO/evULakSNHyNDQkL777rs61/PYsWM0dOhQmbirVe/PZ8+ekbW1daP/nuDOGZOhSV/+rDpNuT7379+nQYMGqb3sGzdukLm5OT179kxI2717N23cuLFOx7569SrZ29tTQUFBnfI3JVtbW+rWrZtaj6/qvZiUlCTz1qSymjpnI0aMILFYTMnJybWqW13zVebm5kbm5ubUo0cPKi8vV7ifvPpfv36dANDo0aNrdUx5Zd2/f58AkLOzs9z9Bw8eLPf7uLS0VAiqruwYRBVBsk1NTcnKykoIkq6qpm6rjz76iADQy5cvtqw6GQAAIABJREFUZdL37dtHy5cvr3M9Dx48SD///LPSOkdFRdGyZcto165d1dq3oahlbU3GWPP1+PFjjBw5Uu7EnKYsm4jg5eWFSZMmCfEDiQgREREICAiAk5MTQkJChPh6qujVqxesrKywePHiup5Ck3n06JFGLwlGRDh27BiGDBmCDz/8UCYgtSri4+Nx/PhxODs7w9HRsdHzVXbt2jV07doVfn5+uHHjhtLA1VW98847ACDEcawP6RhWReP79u3bB1NTU0ydOhX3798X0qVxIXV0dFQ6jqmpKb755hvcu3evVrPK1dFW0sl6a9askUn/4osvhCDldanniBEjMGzYMKXHnzlzJt577z0sWLAAlpaWiIqKkgla3iQUddvAT87eSJryZIbJV9/r8/LlS/L396fAwEBauHAhOTk50cKFC+nFixdERLRlyxZh/CRRxbid1atXy6R9++23BFQsuzZ9+nQiqngy4ufnR126dKGsrCz64osvyMTEhOzt7enQoUP1KlsR6SuKpKQkIS03N5cWLlxIw4YNo1atWhEAatGiBYWGhqrcRhs3biRtbW26d+8eEVWMQ+ncuTOdPXtWad7U1FRyd3engIAA8vb2pkGDBtG1a9dUbiNVxMfH0/Tp02Xaafr06ZSXl0f79++nCRMm0ODBg4mo4kmgdCyTq6srPXv2jBYvXkxmZma0e/duocxXr15RREQETZkyhfr06UOffvop/fHHH8L2oqIiWrhwIX311VcUHBxMS5YsEeJAVlVSUkK7du0iOzs70tXVpenTp9Pdu3cVng8UPMmRLn83ffp0Gjx4MLVq1Yp69+5N8fHxNbZPXfNVNm3aNHr48CEVFBSQiYkJffLJJ7Wq/7///W8CQAsXLlT5mIrK2rBhAwGQ+6pa2v6//fYbaWtrU9++fWWe5Mi7Poram6ji349YLBbuH1Woo60OHDggvNJ1c3NTafxXbeqprM5SBQUFtGbNGjIzMyMjIyNaunRpg41FU/bkTPR/latGJBJh3759HO38DbN//36MGzcO+/btU3dVmBxJSUlYu3YtFPyzrFFBQQEcHBzg6emJkJAQABVhaT788ENIJBJcvnwZhoaG6Nq1K+7duydzjKppIpEItra2uHnzJsrLy/Hzzz9jzJgxePXqFebMmYMxY8YgPT0d06ZNQ35+PhITEzFgwIBal10TT09P7N27FyUlJcJTgsry8vIQExODkJAQSCQSbNu2DVOmTFHaTikpKXj//fexfPlyBAYGIi4uDh4eHti3b5/SEDg2NjYoLy/H3bt3IZFI0LZtW3Tu3BlXr15VuY1UJa+dHj16BHNzc5n0oqIi9O3bF69evcKtW7cwZswYREZGysRi/Oqrr+Dn54du3boBAJydnXH16lXcuXMHLVu2xMCBA9GrVy9s2bIFQEXImG7dukEikQjXraCgAFu3bhWeIsyYMQPz5s2TmeGu6nkAgIWFBR48eIDVq1fD09MTf/31l9Bm58+fR9++feWWV9d8Uk+fPsWSJUuwdetWAEBwcDDCwsJw5coVIYJA1frb2Njg5s2byM3NxW+//YZ58+bhxYsXuHDhgtCmqhCJROjSpQv27t2LnJwcxMXFYffu3fD09MT/+3//r9rqJiKRSGj/tWvXYsGCBVi0aBFWrVpVbXvlPDX9++rYsSNKSkqE5eZqos62+v777zFnzhzk5ubCxMQE4eHhmDp1qsyKLXWtZ9U6K/t9VFpaih9++AGrVq3CvXv3MGHCBPj5+cn8G6utMWPGAAAOHDggb/MBfnL2lpE+meGPZn/qIigoiABQZmamTPru3bsJAPn7+xORagvUQ85fkzY2NgRAZjDt2rVrCQCNHz++XmXL06VLFzIyMlK63+bNmwkA9e7dW+m+RP9boH7EiBFCmkQiUSlvVFQU7dmzh4gqBlpbWVmRjo6OsF2VNlKVonaSl37p0iXS1tam/v37044dO2S2nT9/XuF9Fh8fTzExMQSAbt68KZNPei5EFU8xjYyMqFOnTrRq1SrKy8ur93no6uqSqampTNr3339PAMjLy0theXXNJxUWFkYpKSnCz1lZWaSrq0ve3t4K6y/96Orqkrm5Ofn6+lJqaqrSY8krq02bNhQSEkJ6enpkaGhI9+/fr3H/ysaOHUsikUiYPCDvd4Wyf19mZmbUsWNHleqrzrYiInr69CnNnDmTxGIxAaCRI0fKHS9a23pWrbMqv4+IKv7Nx8XF0cCBA0lLS4tmzpyp+slUwRMCGkB2djbt37+fwsLC1F2VeuPXmpqtPtdHOoi26i8v6ayuDz/8kIjq3oGSly8tLY0AkIODQ73KlkdXV1dm1pkiZWVlpKenJyyZpkxRUZFMnWuroKCANmzYQN988w117txZ5txUaSNV1aZzRlTROdfS0pL5kiIiiomJIXt7e4XHcXNzIwDVBolXPhfpK+uPPvqITp482SDn0aVLFzI3N5dJk87469u3r8Ly6pqPqOKVbMeOHeV2VHV0dOSGWqnNl7cylcuSzkj8/PPPFQ6yr3ov5efnU/fu3alt27bCOdemviUlJfS3v/1N5g8TRdTdVpWlpKSQubk5AajWIapLPetT57S0NJo9ezZpa2vT8OHD63Q+RDwhoN5u3bqF0NBQjB07Ft99953Mtn79+sHf319NNWNMlvRxf9UB8tLXToaGhg1+TOkybGZmZg1etlgsRllZmdL9tLS0YGJiovKSafUZZH/x4kX07NkTlpaWCA4ORqtWrZTmacw2kiIi3Lt3D2ZmZvD29pYJbv3s2TOkpaXJXQmjvLxcGKgtXelEnqlTp+L69euwsLCAi4sLHBwcsH//fpWujyLW1tbIycmRSfv73/8OAMIEkIbMB1S8Qlq8eLHMEoNEhNjYWJSWlmL9+vV1OZU6mTRpEiZMmIAjR44gLCxMpTytWrXC4cOH8erVK3h5edX6mAkJCSgpKcEnn3yidF91tdW5c+dw5coVmbR3330XZ86cgUgkwt69e9VSz5SUFHh6esLa2hqXL1/GwYMHcfz48QYpWx6N7Jylp6drTNm2trYKZ7ZYWFjIrELAmDoNHjwYAHDs2DGZdOmqDJ9++imA/3VOpF/gRFRtpphIJIJEIlF6TOkXemOUbWpqitzcXKX7ZWRkICMjQxjDocyLFy8AAB06dBDSVO1k+Pj4oLS0FMOHDwegfAk4oHobNYaVK1di9OjR2L59O65fvy6MOQQqfocVFRUhIiJCJs/NmzcRExMjzH6ret9U1aNHD2zfvh1paWn4+OOP4evrCxsbG2zatElm1RNVeXp64vXr10hJSRHSpOOgPvjggwbPV15ejlWrVsnt1Li7u6Ndu3bYvHlzk87K27hxI+zs7BASElKt/aX3VtV7zNbWFtu3b8fp06drdaySkhIsXboU77//PubOnVvjvupsq9atW2PhwoXVztvCwgLt27eXWSKyKeqZkJAAZ2dn9O7dGwUFBThz5gwSExMxatSoxp1NreiZGtT0WlNT4itVhUZ6XNvU+LWmZqvP9SkqKiJ7e3vq3LmzzLizefPm0cCBA6m0tJSIiD7//HMCKmaH3blzh9asWSMEHD1x4gSVlZVR165dSV9fnx4+fCiUI33NVXl81q5du8jBwaHeZcszZcoUEolElJ+fL6R9/fXXNHfuXGF81KtXr8jNzY0+//xzKisrE/aLjIykHj16COPDKrt27RoBEOIlxcfHU6tWrarFP5LH0NCQRCIR/frrrxQbG0vt2rUjAHT+/Hl69OiRSm2kiufPnxMgG7CUqOK1FgCZMUPJycnk4eEh/CwdoyOdffr69WuytLQkADR58mSKjY2l4OBgcnJyory8PEpJSSFtbW1q06YNnThxgoqKiighIYEMDAwIgMIxUbm5ubR8+XLq0KEDtW3blqKjo6vtI32FXDkwqZREIiF7e3vy9PQU0mJiYqhDhw7C7GJ517Gu+b777rsaZ/BNnjyZANDXX38tpP31118EgN555x2F+VT16NEjAkDGxsYyrzFv3LhB+vr6ZGhoKBNQNjMzkwBQRkaG3PIWLFhQ7XeFtL27dOkik3758mUaPHgwWVhY0I0bN2S2aVpbSe/xiRMnyvzbP3r0KAGg7du316uelRUUFBCAaq/JiSpmXzs4OJCOjg5NnDixWrvVV7Mac5aenk52dnaN0gmqb9ncOWNNob7XJz8/n/z9/cnJyYn8/PzI39+fQkNDZZZtSU1NJUdHR9LX1ycnJydKTU2lQYMGkbe3N+3du5eKi4tpyZIlZGpqKhMCQtrxiIyMpKdPn1JOTg6tWLFCZoxbXcuW5+zZswSAfv31VyFtx44d9N5775G+vj55enrS5MmTKS4urlremTNnkpaWFnXq1Knatk2bNpFYLBZCaZw8eZI6duxICQkJStt3w4YNZGhoSB988AElJydTdHQ0GRsb06hRo+jZs2cqtZEyf/zxhxBKQ0tLi77++mu6evUqFRYW0pIlS4TxNFFRUbRz505q27atzDJw0mXjjIyMhMkBDx48IDc3NzIxMaEOHTrQV199JRNZ/9y5czRw4EBq3bo1WVpa0ooVK2jw4ME0ffp0+ve//y3T8a3q9evXtHXrVho3bpxM+unTp+mrr74Sxv6sXLmy2ni4Fy9e0OTJk8nHx4eCg4PJy8tLZoyQoutY23yHDx+m9u3bU5s2bWjTpk3VzuHIkSPk4OBAAEhPT48iIiLo/PnzNHbsWKG9Z82aVeegt+fPnxc6CkBFGBBpCBai/03aMTU1pc2bN9Phw4dpxIgRwiD43377rVqZpaWlwjhSooollKZMmSIc46OPPiJnZ2dyc3OjL774gjZs2CD3PtS0tiIiMjU1FSZPDBs2jIYNG0YDBgygI0eOCPvUpZ6V/fLLLzRp0iSZa3LmzBlhe3R0NC1atKjRlnxrss7ZmxRfSVF7SDtnZWVl1eIN/fTTT/TVV19R586d6cWLFzRhwgRq06YN2dvbyyxboSzekKI4SmVlZXTmzBmaP38+denShR4/fkxDhgwhc3NzoY1VwZ0zzabJ16c2EeMbyogRI2j+/Pl1yitdh7IqV1dXmjp1an2rJpc62uhNp+g6Nla+txG3VdNrks5Zfn4+2djYCAuaE1WsfWZjY0OWlpaUm5tLRERWVlbVfnFVTavaCYqPjyc9PT0CQHPmzKFz587RDz/8QK1btyYAlJiYWKeya6tq3qprxqWnpwtBMcPCwuivv/4SpndXvumnTp1Kt27dEn52cnKi9u3bC1PTra2tycrKiogq/jIyMjIie3t7Ki4upt9//51atmwpvJI5deoU+fr61uqvck3+8meafX3U0fHIzs4mGxubWgd+LCwspNmzZ8v84UNU8QqwW7dutQoFURvK2kj6V3pNn8q/H952iq5jY+Wri+Z+Tbmt1KNJOmdvWnwleeTlrZrWrVu3anVo3749tWjRgoiUxxsiUh5HSXqM58+f1+k8NPnLv7m4c+dOo5WtyddHGjG+qdel/OOPP8jDw0Pm378qeap2wDIyMsjV1bVRF3RXVxu9qeRdx8bM9zbitlKPJgmlkZiYCOB/a4RJSWeP/f777/UqXxoioGXLlkKam5sbAODOnTv1KrshyZu5YWxsjOLiYgAV0/Dt7e2rTfklIri4uAAAFixYAFdXV2zcuBFhYWEoLi5GaWlptWMYGxs3wRm9fe7cuSMzOzcmJgYikUjmEx0drTB/WVkZAgMDG2TNPU1RWFiIoKAgYdbn3LlzkZyc3GTHt7e3R1hYGDZs2FCrPJV/H0kkEuzevRuxsbHo3Llzg9dR3W30pqp6HRs739uI20ozVV8TpQ4qx1eys7MT0ptrfKXGUjneUOWOJlAxJVhLSwsXL17EuHHjsHHjRsycOROxsbFqqm3jSE9Pb5Qvx4Yo++zZs9iyZQt27twJoOILfc+ePVixYoWwj7a2Nnx8fBSWIRaLERAQAF9fX0RGRsLCwqLO9dEU+vr6CAsLUzkWU2OwsLCo12Ll2traCAgIaMAaydKENmKMvTka5MnZmxZfqbEoizcE1C2OUnPx4MEDeHp6amTZN2/ehI+PD9avXw8dHR0AwJ49e+Dl5YWAgADh4+fnh7Zt29ZYlrGxMUJCQuDm5obCwsI614kxxtjbqUE6Z/7+/rC3t8f69euRlZUlpG/YsAEDBw7E7NmzAUAIdvjtt9/i7t27iI6OFl75/fLLLygvL4eVlRUyMzOFjl1llQNFnjp1Cg4ODpg2bVqDlF0TaYDF169fC2nSoHZ5eXlCWuXtUvn5+QAqnsKMGjUKlpaWCA0NxZQpU/DDDz9g2bJlmD9/PiZNmgQAyMzMxOPHj3Hy5En88MMPQhDOCxcuID09XThGc/vSf/z4MUaOHIknT55oXNlEBC8vL0yaNEmIME5EiIiIQEBAAJycnBASElIt8n5NevXqBSsrq3o97WGMMfZ2apDOmZ6eHpKSkuDp6YkJEyZg0aJFCAgIQJs2bZCQkABt7Yq3pxEREXB0dERUVBRmzZoFFxcX2NnZwdvbG7m5uZBIJBgzZgwMDAxw8eLFasdZu3Ytnj17hidPniAzMxNnz55tsLIVuX//PgIDAwFUPJ2Jjo5GRkYGwsPDAVREJ1+zZg0iIiKEL++wsDDk5eUhOjpaGHu0bNkyEBESEhLg5uaGH3/8EX5+fsjJyUFsbKzwzj88PBwGBgYIDg6GlZUVgoKCYGxsjODgYKxevVo4xsKFC2UiZDemvLw8BAQEYMmSJfDz84OzszP8/PyEjuPWrVuhpaUlPL3Mz89HVFSUTNrOnTvx559/IisrCzNmzAAAJCcnY9GiRbCwsEB2djbc3d3Rpk0b9OzZE4cPH65X2QBw+vRpmJmZ4dy5czWeX1xcHC5fviw8rZSes7OzM/r164ekpCSEhobC1tYW33zzjcrt5uzsjK1btyItLU3lPIwxxphGBaFVhGMHNZzazgZszmFSfvrpJ2rZsiUdPXq0xnP08PAgkUikMIL7y5cvKSwsjLS1tQkAbdu2rcbypK5cuSKEPVGVJs/WZIwx1jB44fMaVJ2FJ+9z+/ZtdVdTrVasWIHU1FTh9TEAtG3bFsHBwUhLSxOeIErHaVUmL01KS0sLLi4uwoSOFStWYNCgQfDw8BCeTkkXrK1t2VJubm7Iy8vDyJEja9wvKSkJhoaGwlPYqgwMDLB06VJhtuDGjRuVHhv434SY3377TaX9GWOMMUBDFz6vSjq+qqHHWdH/b+/Ow6K60jSAv0VBcAWEiLhAB0FERRMliUZjzGIkCYKaAdOgojEkhuAOWkQ0JkyXS0RccJkRx63bfZmOUWNnfEwkoUHNuCciKhoVBBUXNjUUfPOHU7cp2YrNKuT9PQ+P1Kl7zj11r1X1ce853yknpcXjP507d67TfTY0DT1NilqtrnKbrKwso1KThIaGomnTpkhLSzNq33Z2dgCA7Oxso7YnIiICzDw4Y+4g0yudJqW0pylNilqtNphsUhELCwvY29vD3d3dqHbLy3tHRERUFbMOzvS5g/RXsf7rv/4Lffr0MXW3GpWGnibFmKCrbdu2yuSGymRmZiIzMxOBgYFVbgsAd+7cAQA4OTkZtT0RERFg5sEZmV5DTpOyd+9e2NnZYf/+/ZW+xgEDBiAvL09JjwIAMTExmDRpElJTUwE8SpMSFhaGoUOHKrN3AWDhwoXo1q0btmzZUqbdW7duAQBeffXVSvdPRERUGoMzqlRDTpNibW0NGxsbWFtbV/oaQ0JCICJITk5WylxcXJCYmIgXX3wRI0aMQHh4OEJDQ7Fr1y7lVi8ApKenIzU1FZGRkWXaTUpKglqtxvDhw6t30ImIqFFTiYiU+4RKha1bt/KL5Smzbds2fPDBB6jgtD9xXbp0QWpqqsn74+vrCw8PDyxatKjaddPS0hASElJmPKS/vz+cnJywatUqo9syt/NDRER1Tz88Zvv27eU9vZ1XzogArF27Fvv27av2zMrCwkLEx8dj9erVBuWHDx9GWlqawSLqRERExmBwRiZVX2lSqsvR0RE7d+7ElClTUFhYaHQ9fa43Ly8vpez69evQarU4cOBAmRQkREREVWFwRiZhjmlSvLy8oNVqlWSzxtYpHYDpdDps2LABGzduRIcOHeqjm0RE9JQrPyU6UT3Tp0nRarWm7ooBV1fXWi1WbmlpCY1GU4c9IiKixoZXzoiIiIjMCIMzIiIiIjPC4IyIiIjIjDA4IyIiIjIjlU4IWLRoUUUJ0qiBunbtGgAYvT4kPVk8P0RET7+UlJRK1wqvcIUAfjkQUUORlZWF48eP49133zV1V4iIjPLKK69g6tSp5T21vcLgjIiooeCyV0T0FOHyTURERETmhMEZERERkRlhcEZERERkRhicEREREZkRBmdEREREZoTBGREREZEZYXBGREREZEYYnBERERGZEQZnRERERGaEwRkRERGRGWFwRkRERGRGGJwRERERmREGZ0RERERmhMEZERERkRlhcEZERERkRhicEREREZkRBmdEREREZoTBGREREZEZYXBGREREZEYYnBERERGZEQZnRERERGaEwRkRERGRGWFwRkRERGRGGJwRERERmREGZ0RERERmhMEZERERkRlhcEZERERkRhicEREREZkRBmdEREREZoTBGREREZEZYXBGREREZEYYnBERERGZEUtTd4CIqDqKioqQn59vUFZQUAAAuHPnjkG5SqWCnZ3dE+sbEVFdYHBGRA3K7du30b59exQXF5d5zt7e3uDxG2+8gYMHDz6prhER1Qne1iSiBqVNmzZ47bXXYGFR+ceXSqVCUFDQE+oVEVHdYXBGRA3OqFGjqtxGrVbj/ffffwK9ISKqWwzOiKjB+bd/+zdYWlY8KkOtVuOdd96Bg4PDE+wVEVHdYHBGRA2OjY0N3n333QoDNBHByJEjn3CviIjqBoMzImqQRo4cWe6kAAB45plnMHjw4CfcIyKiusHgjIgapMGDB6NZs2Zlyq2srDBs2DA0b97cBL0iIqo9BmdE1CA1adIE77//PqysrAzKi4qKMGLECBP1ioio9hicEVGDFRwcjKKiIoMyGxsbvP322ybqERFR7TE4I6IGa+DAgQaJZ62srBAUFIRnnnnGhL0iIqodBmdE1GBZWloiKChIubVZVFSE4OBgE/eKiKh2GJwRUYMWFBSk3Nps06YNXn31VRP3iIiodhicEVGD1rdvX7Rv3x4AEBISUuWyTkRE5o4Ln5tQcnIyrl69aupuEDV4L730EjIyMuDg4IBt27aZujtEDV7fvn3RoUMHU3ej0VKJiJi6E41VYGAgduzYYepuEBERGdi6dSuGDx9u6m40Vtt55czEAgICsH37dlN346mjUqn44WLG6uP87NixAwEBAXXWHlFjpVKpTN2FRo+DM4joqcDAjIieFgzOiIiIiMwIgzMiIiIiM8LgjIiIiMiMMDgjIiIiMiMMzoiIiIjMCIMzIsKFCxdM3QUiIvp/DM6IKtGnTx9Mnz7d1N2olfPnz2PhwoXK42XLlkGlUhn8LFmypML6xcXFiIqKQkZGxpPoLhFRo8cktESVcHV1RZMmTUy2/2vXrtVqCZVDhw5h1apVWLduHQBAp9Nh8+bNmDdvnrKNpaUlQkJCKmxDrVZDo9EgNDQUsbGxcHV1rXF/iIioagzOiCqxefNmk+378uXLCAkJQWJiYo3qnz17FiEhITh+/DisrKwAPHo9I0eORFhYWLXaatWqFWbPng1/f3+kpKSgefPmNeoTERFVjbc1icxQRkYGBg8ejJs3b9aovohg5MiR+PDDD2Fvb6+UzZ8/HxqNBoMGDcLs2bNx+fJlo9vs0aMH3NzcMG3atBr1iYiIjMPgrAE6dOgQBg4cCG9vb0RGRmLChAn48ssv8dZbb+Gbb76pVlsrV65Er169MHDgQPj4+ECr1SrPZWdn13XXG4ySkhJs374dY8aMwYABAwAAu3fvxrhx4+Ds7Iy7d+9izJgxePbZZ9G9e3f87//+LwAgJSUFkZGRcHV1RXZ2NgICAuDg4IDu3btj165dAICEhARYWFgo69fl5eUhLi7OoGzdunX49ddfkZWVZXCV64cffoCzs3OVV9N2796NY8eO4Z133lHKcnNz4ePjgz59+iA5ORkxMTHw9PTEv//7vxt9XHx8fJCQkID09HSj6xARUTUJmUxAQIAEBARUq873338vKpVKnnnmGcnIyBARkQcPHoivr68AkL///e9Gt7Vq1SoBIAAkOztbevfuLQDkxx9/lIsXL4qDg0O1+mZOAMjWrVtr1caVK1cEgHh6eoqIyLVr16RFixYCQLRarfz+++/yt7/9TQBI7969pbi4WPbs2SNNmzYVADJhwgRJTEyUTZs2ScuWLQWAJCUliYiIm5ubPP72e7ys9L71vvnmG2nWrJl8++23lfY9KChIVCqVFBUVlfv8vXv3RKvViqWlpQCQ1atXG3VMjh8/LgBk7ty5Rm1fkbo4P0RUP/j+NLltvHLWwHzxxRcQEdjZ2aFdu3YAAGtra6xZswY2NjbVamv79u3K746OjvDz88N7770HFxcX+Pn5IScnp0773tA4OzsbPG7fvj3at28PAJgxYwZcXFwwYsQItGnTBidOnICFhQV8fX2VevPmzUP//v0RFBSkXJ2Kj48HAGUMWGnllT3O398fubm5GDx4cKXbJScnw9bWFpaW5Q8rtbGxwYwZM7B8+XIAwIoVK6rcNwC0adMGAPDTTz8ZtT0REVUfg7MG5syZMwCAGzduYMuWLUq5o6MjhgwZUq22Hh/PFB0djdWrV2PYsGH47bffat/Zp5D+tmNprVq1wsOHD5XHFhaP3lbNmjVTyvz9/QE8SmtRW2q1usptsrKy0KpVqyq3Cw0NRdOmTZGWlmbUvu3s7AA07lveRET1jcFZA+Pg4KD8HhQUhLFjxyIrKwsAoNFo8PzzzwN4NPh7+fLl8PHxwbhx4/B/32R6AAAeAklEQVTuu+9ixowZePDgAQDg9ddfNwjAunfvjpkzZyI6Ohpnz541KB87dizGjBljkBcrOzsbQ4cOhYODA15//XX8/vvvyM/Px7hx4+Di4gJHR0d88sknKCgoAPAoV1ZsbCx69uwJPz8/9O3bF88//zzmzJmDP/74AwCwePFig30sXrwYN27cwNixY2FtbY2//OUv9Xtw65H+KufjV+Pqi1qtRnFxcZXbWVhYwN7eHu7u7ka1W15wSkREdczUN1Ybs5qMOZs/f74yTkz/06xZM4mOjpa8vDyDtgHImjVrREQkKSlJAMjzzz8v9+/fFxERT09PpY3SKip3cnJSyjUajaxYsUJ5/PLLL8uIESNk9erV8sknnyjlkZGRIiISERGhlP3xxx9SUFAgVlZWAkBGjRql7CM0NFTZbvHixSIiMnz4cNmyZUu1jhPqaMwEHhv3pT82pT1eVt42GRkZAkCWLVsmIiJdunQRAPLw4UMRESkpKZG2bdsa1FOpVOLu7l6mTzqdrsp+u7u7i42NTZXbZWRkiEqlEq1WW+W2IiKZmZkCQHx9fY3aviJ1dX6IqO7x/Wly2xicmVBNgrOSkhKZOnWqqFSqMkFa586d5datW7Jp0yal7NKlSyLy6AtdP1D9iy++EJHqB2ely/Pz80VElIACgNy9e1dERG7evKmU9erVS0RE3nrrLQEg9vb2SnseHh4CQJo2baqU3bp1SxwcHASAODg4yMaNG2X8+PHVOkYidfPhkpeXJwCkXbt2Stlzzz1X5ri0b99eACiD7/XHqXQQtX79evH29la2GTZsmACQWbNmyfnz52XRokVib28vAGT//v1SXFws7u7u0rx5c7ly5YrSzp49e6RFixby3XffVdr3jz76SFQqlUHA/tVXX8nEiRPl7NmzIiJy//598ff3l2HDhklxcbGyXWxsrHTt2lU2b95cpt1Tp05xQgDRU47vT5PjhICGRqVSYeHChUhKSkK/fv0Mnjt37hyio6MN0mk4OjoCeHSbS5/v6ttvv611P/RJSG1tbZUy/e/PPvusUlZYWAjg0YDzuXPnYt++fRARHD58GPfu3QMA3L9/X9newcFByV6fk5ODqKgoxMbG1rq/1VVYWIg5c+YAADIzM7Fo0SLMnz9fyQum1WqRm5uLJUuWKMsazZo1S7ltDDy6TZuTk4ObN2/i+vXrOHTokDJAf/78+ejduzfi4uIQHh4OX19fdOvWDaNGjcLdu3eh0+kQGBgIGxsbHD16VGnT2toaNjY2sLa2rrT/ISEhEBEkJycrZS4uLkhMTMSLL76IESNGIDw8HKGhodi1a5cyTg4A0tPTkZqaisjIyDLtJiUlQa1WY/jw4dU8okREZDRTh4eNWU2unJ0+fdrg8a5duwxuN7Zp00a8vb2Vx6WviLi7uwsAadGihYjU7spZVdvqy0rfEszJyZFZs2ZJp06dZMKECeLs7Fxu3ZKSEunTp48AEJVKJT///HO1jpF+/6b6y6+825qm8N5778nkyZNrVPfcuXPSu3fvMuV+fn7y8ccf17Zr/MucyIzx/WlyvHLW0Hz22WcGj4cNG4aff/5ZeVxSUoJOnTopj4uKipTf9TMKjR38XZfOnDmjJDyNi4vD0qVLK1wCSKVSoUOHDnjmmWcgIvjss8+MGtxOhtauXYt9+/ZVe2ZlYWEh4uPjsXr1aoPyw4cPIy0tzWARdSIiqnsMzhqYpKQkJZ2GnpubG5ycnAAA/fv3N8iBpc9VVlJSgtu3bwNAlTmyStPpdMjOzlZuT9bUjBkzlNQd/fv3V/pUnvj4ePTr10+5rXbq1CklP1hDoJ+hqv/XVBwdHbFz505MmTKlWucvPT0dc+bMgZeXl1J2/fp1aLVaHDhwAC1btqyP7hIR0f9jcNbAlJSU4IMPPjBYEzExMRFZWVl49tlnsWjRIowYMQJ+fn4AgIMHDwIAjh49ioKCAvTo0QPR0dEAgPz8fKWNzMxM5Xd9olEAiImJwZw5c2BlZYW8vDylXH8VrnR+L30AUHrclf730nWjo6Mxffp0gys6+rFo//znP5GQkIDw8HBERUUpubq++OILgz6ao4KCAkRHR+Pq1asAgIkTJyIlJcWkffLy8oJWq1WSzRpbp3QAptPpsGHDBmzcuBEdOnSoj26SkS5cuGDqLjx19GNfn4RLly5h6dKlWLBgQbXOZU3rUQNm6hurjVlNxpz16tVLtFqtjBo1SsLDwyUoKEh69uwpkyZNkuzsbGW74uJiWbhwoQwcOFDGjRsnPj4+otFopLCwUEREJk+ebDDT86233pLvv/9eRERSUlKkS5cu0qRJE+nfv79cu3atzPYxMTGybds2sbCwUMqGDh0qhYWFEhQUZLDtwoUL5ejRo+Lp6Sl2dnbi4+Mjp06dkr/+9a/Spk0bcXd3l/Xr18uaNWukdevW0rdvXzlz5owcP37cYExb3759jUojIcIxE+aO56estLQ0iY2NVR7Hx8eXmZFd2cxlnU4nGo1Grl279iS6W2eWLl0qGo1G3njjDenfv78y3nHatGn1ts8HDx6IVquVV155RdRqdY3bycjIkDVr1sjw4cPllVdeqXC73NxcGT9+vLi5uckPP/xgdPs1rVdbfH+a3DaViMiTDQdJLzAwEIDhMkpUN1QqFbZu3cpZhWbKXM7PtWvX6u1qYHXaPnToEFatWoV169bBysoKOp0OAwYMUFaWAABLS0uEhISgdevWFbZz584dhIaGIjY2Fq6urrV+DfVt6dKliI6Oxt27d5Gfn4+xY8ciKioKcXFx6NSpE2JiYupt3w8ePED79u1x+/Zt1OZr8OrVq3BxcYGnp6dBAm+9mzdv4p133kF+fj6SkpIMZrNXpqb16oK5vD8bse3lL7xHRPSUu3z5MkJCQpCYmGjSts+ePYuQkBAcP35cWV918+bNGDlyJMLCwqq131atWmH27Nnw9/dHSkpKhZNuzMXKlSvRvn17qNVq2NraYufOnQAevf761qRJEzg6OipjcauSkpKCPXv2lFmppKpVP8aMGYOTJ09WO8CqrN6WLVvwxx9/ICgoyKg1eanh4ZgzImp0MjIyMHjw4DLryz7ptkUEI0eOxIcffqjkIRQRzJ8/HxqNBoMGDcLs2bMNxphWpUePHnBzc8O0adNq+hKemKtXr5r1kmAigr1792LAgAF49dVXkZubW636e/bswb59++Dj44PevXvXWb3mzZtjypQp6NixI+Li4gzGD9PTgcEZETUoubm50Gg0+PzzzxEREQEfHx9ERETg7t27AICEhARYWFgoX/p5eXmIi4szKFu3bh1+/fVXZGVlKVenUlJSEBkZCVdXV2RnZyMgIAAODg7o3r07du3aVau2K7J7924cO3YM77zzjsHr8/HxQZ8+fZCcnIyYmBglDY2xfHx8kJCQgPT0dADADz/8AGdnZ6Ou5J0/fx6BgYGIiopCSEgIXnvtNZw+fdroY2SMvXv3IiwsDAUFBcpxCgsLQ15eHrZv344xY8ZgwIABAB7N1h40aBBUKhX8/f1x+/ZtTJ8+HS4uLvjrX/+qtPngwQN8/fXXCA0NxUsvvYS3337bYGb7/fv3ERERgXHjxmHWrFmYMWNGhTOqi4qKsGHDBnTv3h0BAQHo2rUrzp07h6VLlxr9GgFg/fr1AB4lgB4wYABatmwJb29v7N27t1b1/Pz8cOXKFURERGDx4sVwdnZGdHR0tdPmkPnimDMT4piz+qNSqdCnTx/OLjRTO3bsqNGYlvz8fHh7eyM4OBizZ88G8GhszquvvgqdTodjx47B1tYW7u7uuHjxosFYosfLVCqVMk6opKQE3333HQIDA3H//n1MmDABgYGBuHbtGsaNG4e8vDwkJSWhb9++1W67MsHBwcotKv3qEaXl5uZi2bJlmD17NnQ6HVavXo2PPvqoyuN04sQJ9OzZE3PnzkVUVBR2796NoKAgbN26tcpUOh4eHigpKcGFCxeg0+nQunVrdOjQASdPnjT6GBmrvONU3hiuwsJCvPTSS7h//z5SU1MRGBiI2NhYg5yOn3zyCSIiItC5c2cAjwLUkydP4vz582jWrBn69euHHj16YNWqVQAepYzp3LkzdDqdct7y8/ORkJCgXI0KCwvDpEmTDGawG/s6AMDV1RWXL1/GwoULERwcjN9//105ZocPH8ZLL71UbnvVqVdUVIRNmzZhwYIFuHjxIkaPHo2IiAiDY1NdHHNmctt55YyIGox58+YhLS0N48aNU8pat26NmTNnKvnZAJQ7DqeysTkWFhbw9fVVxg/NmzcP/fv3R1BQkHLFSp9rr7ptVyY5ORm2trblBmYAYGNjgxkzZiipUFasWGFUu/pg4qeffgIA+Pv7Izc316gch2FhYcq4KrVaDQcHB5w7d65ax6g2yhvD1axZM2zYsAFXr17F66+/jmHDhhkEH0eOHEFCQgI8PT2hUqmgUqnw/fffIzs7G4mJifiP//gPHD58GFOnTlXqdOzYER07dlQef/PNN3B2dsbChQsxadIkXLlyBXPmzKkyMKtMVlYW2rZti6lTp8LJyQm9e/fG3LlzISKVXoWrTj0rKyuMHj0ap0+fxrZt25SE3+Hh4TXuN5keJwTQU2vKlCn8y89M1XScUVJSEgCUSYT72muvAQD++c9/1qpf+jVGmzVrppT5+/tj8uTJOH/+fK3aLo/+S7gqoaGhmDx5MtLS0oxq187ODgAMbnOp1Wqj6k6ZMgUFBQVYsWIFbt++jYcPHxqsNPKkj5Get7c3NBoN5s6di5UrVxo8d/ToUXh5eSm3Xx83ZMgQAMBzzz1nUF56TdkbN27g3r17eOGFF/DCCy/USbJlJyenMsm233jjDQCP1kKuy3oqlQpeXl7o2bMnDh8+rNzSpoaJV84aufj4eERFReHNN9/Ea6+9ZvSHP5Ep6L9MHx8gr7+6YWtrW+f7bNeuHYCqZ+XVhFqtNmppMgsLC9jb2xu99FptBtkfPXoU3bt3R8eOHTFz5ky0aNGiyjr1eYz0RAQXL16Es7MzRo0ahT/++EN5LicnB+np6eWuhFFSUoKMjAxlu4p8/PHHOHPmDFxdXeHr6wtvb29s27atVkvHderUCTdu3DAo08+81E8AqYt6J06cQHBwMDp16oRjx45hx44d2LdvX437TabH4KwRW7p0KWbMmAGtVov//u//RuvWrXHv3j1cu3bN1F0jKpf+CtnjA6r1qzIMHDgQwL+CE/0XuIiUyQSvUqmg0+mq3Kf+C70+2m7btq0ykaEymZmZyMzMVMapVuXOnTsAoCzrBsDoICMkJARFRUXKJIWKllkr7fFjVB++/vprvP/++1izZg3OnDmjjDkEAE9PTxQWFmL+/PkGdc6ePYtly5bB09MTQNn/N4/r2rUr1qxZg/T0dLz55psIDQ2Fh4cHVq5cifv371e7z8HBwXjw4AFOnDihlN26dQsA8PLLL9e63sGDB+Hj44NevXohPz8fP/74I5KSkjBkyBCzngVLRnjSaW/pX2qyQkBd8vT0lM6dOxuUXbp0Sfr372+iHtUdMMO1Wavp+SksLBQvLy/p0KGDXL9+XSmfNGmS9OvXT4qKikREZNiwYQJAZs2aJefPn5dFixaJvb29AJD9+/dLcXGxuLu7S/PmzeXKlStKO/oVKUqvRLF+/Xrx9vauddvl+eijj0SlUkleXp5S9tVXX8nEiRPl7NmzIiJy//598ff3l2HDhklxcbGyXWxsrHTt2lU2b95cpt1Tp04JAJk7d66IiOzZs0datGgh3333XZXH2NbWVlQqlXz//feyceNGcXR0FABy+PBhuXr1qlHHyBi3b98WANKxY0eD8ry8PAEg7dq1U8pSUlIkKChIefzZZ5+JWq2WQ4cOicijjP8dO3YUADJ27FjZuHGjzJw5UwYNGiS5ubly4sQJsbS0FAcHB9m/f78UFhbKwYMHxcbGRgDIpUuXyu3j3bt3Ze7cueLk5CStW7eWJUuWlNmmsLBQAEinTp3KPKfT6cTLy0uCg4OVsmXLlomTk5PcuXNHRMo/j1XVS05OFm9vb7GyspIxY8bIb7/9VtmhrjZ+fprcNl45a8QezzFUn7mfiOpC06ZNkZycjODgYIwePRqRkZHQaDRwcHDAwYMHlYH18+fPR+/evREXF4fw8HD4+vqiW7duGDVqFO7evQudTofAwEDY2Njg6NGjZfazePFi5OTk4ObNm7h+/ToOHTpUZ22XFhISAhFBcnKyUubi4oLExES8+OKLGDFiBMLDwxEaGopdu3YZjJFKT09HamoqIiMjy7SblJQEtVqtjLm0traGjY0NrK2tqzzGc+bMgY2NDWbOnAk3NzdER0ejVatWmDNnjsE4s8qOUVXOnDmDGTNmAHh0izomJganTp1CYWGhMqkjMzMTixYtwvr16+Hn56eMowMejakrLi7GkCFDsG7dOlhbW+PgwYPw9/fH3//+d0RERODGjRvYuHEjWrZsieeffx4HDx6Ep6cnAgMD4eXlhSNHjuCFF17Ap59+ivT09HKvENra2iIqKgqXL1/GnDlzyoxp/PHHHzF58mTldSxYsAAnT55Unler1fjpp5/QpEkTjB49GrNmzUJKSgp++eUX5fWUdx6rqnfkyBG88cYbuHTpEtauXYsuXboYddypATF1eNiY1ebK2dGjR6V3794SHh4us2bNEktLS8nPzxcRkXv37sn06dMlKipKpk6dKoMGDZKpU6cqf6nt2bNHPv30UwEgdnZ28umnn8qnn34qn3/+uUGZiEhBQYH87W9/k6CgIOnbt68kJydLz5495U9/+pP8/PPPcu7cORk6dKg8++yz4unpKb/88otBP9PS0iQgIEA0Go2MGjVK+vfvL6dOnRIRkZMnT8rbb78tAMTPz09ycnJk2rRp4uzsLBs2bKjpYRUR/uVn7sz1/OivCj1J7733nkyePLlGdfXrUD7Oz89PPv7449p2rVymOEZPu4rOo6mY6/uzEdnGd5gJ1SY48/DwEHt7e+XxBx98IDdu3JC8vDzx8PCQL7/8Unnuxo0b4uHhIR07dpS7d+8q5QDE09PToN3Hy0pKSuTChQsCQGxtbWXv3r3y22+/CQB57rnnZMGCBXLv3j05fvy4AJDXX3/doL1OnTqJm5ubiIgUFRWJnZ2deHl5Kc8XFBRI165dxdXVVR4+fCj+/v6SlpZWo2Py+Ovgh0vNnT9/vl7bN9fzY4rAIzs7Wzw8PCQrK6ta9QoKCmT8+PFy+vRpg/KUlBTp3Lmz5Obm1mU3FVUdIzy2WHt5P6mpqfXSt4aoovNoSub6/mxEGJyZUm2Cs9atWwsAWbJkiZSUlMiZM2ckNzdXoqOjBYDBeBwRkQ0bNggAmT59ulJmTHBWUXn79u3LfEA7OjqKnZ2dQVlcXJwylqKkpETc3NzEysrKYJtffvlFLC0t5ZVXXpG1a9cafxAqwQ+XiqWlpUlsbKzyOD4+vsyX5/jx4yusr9PpRKPRyLVr12rcB3M9P87OzgJAuQr9pJw+fVqCgoKkoKCgWnUeD8AyMzPFz89Prl69WtddVJjqGD2tyjuPpmau789GhGPOGqqVK1eiZcuWmDRpEl5++WXk5+ejZcuW9Z4HSq+8HED29vZlZp5NmTIFfn5+WLFiBbRabZmcScC/8hcdPnwYPXv2rJP+mVJ9znatbduHDh3Cl19+iYkTJwIAdDodNm/ejHnz5ik/sbGx+OKLLypsQ61WQ6PRYOLEibh06VKt+mMuCgoKEB0drcz6nDhxIlJSUp7Y/r28vKDVapVks8bWKf0+1Ol02LBhAzZu3FgvK2OY+hg9rR4/j0QAOHDAlGo7W/PixYvi4+MjAMTKykrWrVsnb775pgCQM2fOGGx7//59ASC+vr5KGWpx5ay8WxvllR05ckRcXV2VWWLlbVNSUiJ//vOf5U9/+pN0795dHj58WI2jUD6Y6C+/+pztWtu2f/vtN3FxcZGcnBylbMOGDbJixYoatXfy5Enx8vKq0RUUU50fIqoa358mxytnDdXs2bPRsWNH7N+/H5s3b0ZRURFmzpxpdB6oihibn8lYxuRMqix/UUNSn7Nda9u2iGDkyJH48MMPlSSWIoL58+dDo9Fg0KBBmD17dpnkrpXp0aMH3NzcMG3atBr1iYiIysfgrIGKjY1VbiEGBATA1tYW7du3x/Tp0+Hl5YX4+HhkZWUp2y9fvhz9+vXD+PHjAfwrSWXpLNsA4ObmhuvXryvBHAA8ePAAAAwWetbfmszPzy+zXekA7Pr168jIyMD//M//YNOmTUqfjxw5oizie/LkSQQGBuLNN99EWFgYFixYgMTExFoeoerJzc2FRqPB559/joiICPj4+CAiIkLpb0JCAiwsLJTUI3l5eYiLizMoW7duHX799VdkZWUhLCwMAJCSkoLIyEi4uroiOzsbAQEBcHBwQPfu3bFr165atQ0AP/zwA5ydnas8Xrt378axY8eUIFn/mn18fNCnTx8kJycjJiYGnp6eyjqJxvDx8UFCQgKXiiEiqksmvnTXqNXmtiYA6dWrl8ybN09GjBghgwcPVhIp5uXlyfTp02XQoEESEREh06dPl5iYGOV24enTp5VUGhYWFvLVV1/JyZMnRUTk888/l7Zt28rOnTtF5NFMsqlTpwoAsba2lgMHDsg//vEPsbS0FAAyceJEycnJkfj4eFGpVAJAvv76a7l165aIiCxfvlxsbW3l5ZdflpSUFFmyZIm0atVKhgwZIgkJCdK6dWsJCwtTXteMGTOUdB61mRyAalyWN3aGq5ubW5lbso+XodTt3+LiYtmzZ480bdpUAMiECRMkMTFRNm3aJC1bthQAkpSUVKO29b755htp1qyZfPvtt5W+xqCgIFGpVBUmCb13755otVrlvK5evbrS9vT0s3T1yU6NVZ3zQ0RPFt+fJsfZmqZk6hUCnmbV+XAxdoarMePsygugPDw8BIDBTLzFixcLAPnzn/9cq7ZFxCBTe0Wee+65MjNpy/Of//mfSuBvjMzMTAEg7733nlHb6/HDn8h88f1pchxzRlTfM1z1Wd1LZ1f39/cHAJw/f75WbQOPZk9WJSsrC61atapyu9DQUDRt2hRpaWlG7Vuf5Tw7O9uo7YmIqGoMzqjR0wdPjw+Gb9OmDYBHS7jUtXbt2gEAnJ2d67zt8qjVaqMWvrawsIC9vT3c3d2NapeLKxMR1T0GZ9ToGTvDVR+I6CdRiAju3btnUMfY2a45OTl11rYxQVfbtm3L5KArT2ZmJjIzMxEYGFjltsC/JpY4OTkZtT0REVWNwRk1esbOcPX09AQA/OUvf8GFCxewZMkSPHz4EADwj3/8AyUlJeXOdtUrHUQdOHAA3t7eGDduXK3a3rt3L+zs7LB///5KX+OAAQOQl5dnMLs2JiYGkyZNQmpqKoBHs23DwsIwdOhQREVFKdstXLgQ3bp1w5YtW8q0e+vWLQDAq6++Wun+iYjIeAzOqNFr2rQpkpOTERwcjNGjRyMyMhIajQYODg44ePAgLC0tAQDz589H7969ERcXh/DwcPj6+qJbt24YNWoU7t69C51Oh8DAQNjY2ODo0aNl9rN48WLk5OTg5s2buH79Og4dOlTrtq2trWFjYwNra+tKX2NISAhEBMnJyUqZi4sLEhMT8eKLL2LEiBEIDw9HaGgodu3apdzqBYD09HSkpqYiMjKyTLtJSUlQq9UYPnx49Q46ERFVSCVSKnkVPVH6W0fbt283cU+ePiqVClu3bjWLoKFLly5ITU2Fqd9qvr6+8PDwwKJFi6pdNy0tDSEhIWWW6/H394eTkxNWrVpVrfbM6fwQkSG+P01uO6+cETUSa9euxb59+6o9s7KwsBDx8fFYvXq1Qfnhw4eRlpaGhQsX1mU3iYgaPQZnRPWsoKDA4F9TcXR0xM6dOzFlyhQUFhYaXS89PR1z5syBl5eXUnb9+nVotVocOHCAizYTEdUxBmdE9aSgoADR0dHKAP6JEyeWuS34pHl5eUGr1WL58uXVqlM6ANPpdNiwYQM2btyIDh061Ec3iYgaNUtTd4DoadW8eXNotVpotVpTd8WAq6trrRYrt7S0hEajqcMeERFRabxyRkRERGRGGJwRERERmREGZ0RERERmhMEZERERkRlhcEZERERkRrhCgAkFBgZix44dpu4GERGRAa4QYFLbGZyZUHJycrkLZBMREZlS3759mcfQdBicEREREZkRrq1JREREZE4YnBERERGZEQZnRERERGbEEsB2U3eCiIiIiAAAKf8H8UVMmU6A5okAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<IPython.core.display.Image object>"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls4ml.utils.plot_model(hls_model, show_shapes=True, show_precision=True, to_file=None)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Compile, predict\n",
    "Now we need to check that this model performance is still good. We compile the hls_model, and then use `hls_model.predict` to execute the FPGA firmware with bit-accurate emulation on the CPU."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: You set a XilinxPart that does not correspond to the Board you specified. The correct XilinxPart is now set.\n",
      "Writing HLS project\n",
      "Done\n"
     ]
    }
   ],
   "source": [
    "hls_model.compile()\n",
    "X_test = np.ascontiguousarray(X_test)\n",
    "y_hls = hls_model.predict(X_test)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Compare\n",
    "That was easy! Now let's see how the performance compares to Keras:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Keras  Accuracy: 0.7502530120481927\n",
      "hls4ml Accuracy: 0.750343373493976\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<matplotlib.legend.Legend at 0x7f9f76694b50>"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAjIAAAIuCAYAAACl2OK5AAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjUuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/YYfK9AAAACXBIWXMAAAsTAAALEwEAmpwYAAEAAElEQVR4nOzde1yO9//A8dfVSUmUM6EwRKlU5BihmOM2xxj5mfOM2cmcDfuaOc5hM4dNG4pJDmPYyBw3aUIiRE4lis6n++6+fn/c65pUcqjuyuf5ePRQ1/W5rut9XW6ud5/rc33ekizLCIIgCIIglEZ6ug5AEARBEAThZYlERhAEQRCEUkskMoIgCIIglFoikREEQRAEodQSiYwgCIIgCKWWSGQEQRAEQSi1RCJTiCRJUkuSJEuSdP1V2hQ3SZKO/huTeBdfEARBKFVEIlPKSJJ0JjvpkCQpRdfxCIIgCIIuiUSmFJEk6SOgpa7jEARBEISSQiQyRUSSpIOSJGVJkqSRJOmGJEm1ntF2lyRJGU/0tKRLknTtqTYNgK8BFZCaz36yt/9bkqTwf79XSZL0lSRJHSRJivt3WZokSe8V6gkLgiAIgg5IokRB4ZEkSQ3oP7FIDRj8+/1JWZbbP9EmQpblNyRJmgfM+rdNJiAD5QBkWZae2PddwBJ4D1gGVAJSZVk2faLNk3+ZWWgT1ex9qP/90+CJ9aayLGdIknQU6Pj0MQVBEAShpBM9MkXHBTDmv94Th3zaOf775yNZlsvJsmz873YfZDeQJOlHtEnM77Is//Acx84ALICpTyxLAIyATf/+rA90fo59CYIgCEKJJRKZonFfluVgWZazgJh/lxnn0zY7Man872OoRCAYbTKCJEmtgBFoE5E3n/P4l2RZTvp3P9mOytrutwtPLGv0nPsTBEEQhBJJJDJF48m3iTT//pnnIxtZlncBXYAjwH3ABLAF1kmSNAxo+2/TSoD638dHlf5dVv7fMS/vPLXbpH//zHxiWXz2IZ9YJv7+BUEQhFJN3Mh0TJKkroAsy3IXWZZrA1WfWD3gOXdjWPiRCYIgCELJJxIZ3XsXOPLvG06pwKMn1p2UZXmFLMvSk19oHzOBdrCvJMvytmKPWhAEQRBKAJHI6N7vQBTaR1AmaP9O0oAfZVlepMvABEEQBKGkE69fC4IgCIJQaokeGUEQBEEQSi2RyAiCIAiCUGqJREYQBEEQhFJLJDKCIAiCIJRaIpERBEEQBKHUEomMIAiCIAillkhkBEEQBEEotUQiIwiCIAhCqWWg6wAKIkmSKfAt2gKIR2VZ3qLjkARBEARBKCF00iMjSdIPkiQ9kCQp9Knl3SVJCpck6bokSZ//u/gdYIcsy6OBPsUerCAIgiAIJZauHi1tAro/uUCSJH1gDfAm0AzwkiSpGVAHuPNvs6xijFEQBEEQhBJOJ4mMLMvHyFnlGaAVcF2W5RuyLGcCfkBf4C7aZAbEmB5BEARBEJ5QksbIWPJfzwtoExhXYCWwWpKknsDe/DaWJGkMMAbAxMTEuW7dukUSpEajQU9P5FPFQVzr4iOudfES17v4iGtdPBITUzDMMsbEQr9I9n/16tVYWZar5bWuJCUyUh7LZFmWU4D/K2hjWZbXAesAXFxc5LNnzxZyeFpHjx6lU6dORbJvISdxrYuPuNbFS1zv4iOudfGY/ukiaqc0YOK3A4pk/5Ik3cpvXUlKZO4CT3aj1AGidBSLIAiCIAjP4UHqA2rH6VM+S6WT45ek/rYgoJEkSfUlSTICBgN7dByTIAiCIAjPcPnRZSTVTSrHX9DJ8XX1+rUvcBpoIknSXUmS3pNlWQ1MBA4Cl4Htsixf0kV8giAIgiA8nztJdzBIDaThvV06Ob5OHi3JsuyVz/L9wP6iOKZKpeLu3bukp6e/0n4qVarE5cuXCykq4VlK27U2NjamTp06GBoa6joUQRCEYvMo7RFVVXp5DnQtDiVpjEyRunv3LmZmZlhbWyNJL3+5k5KSMDMzK8TIhPyUpmstyzJxcXHcvXuX+vXr6zocQRCEYnMn6Q7lLGbwT7mH2Ong+CVpjMwrkySptyRJ6xISEnKtS09Pp0qVKq+UxAhCfiRJokqVKq/c4ycIglDaqDQqUsqZc7NSbZ0cv0wlMrIs75VleUylSpXyXC+SGKEoic+XIAivo7P3z6JXLoVKJok6OX6ZSmTKgl27dhEWFqbrMJ5p8uTJWFpaotFolGVz585lyZIlOdpZW1sTGxsLwP379xk8eDANGzakWbNm9OjRg6tXr75SHLdu3aJLly7Y29vTqVMn7t69C0BISAht2rTB1tYWe3t7tm3bluf2t2/fxt3dnRYtWmBvb8/+/drhWeHh4Tg7O+Pg4MDp06cBUKvVdO3aldTU1FeKWRAEoaxJyExAP0sfs8wknRxfJDIljK4TGbVa/cz1Go2GgIAA6taty7Fjx55rn7Is8/bbb9OpUyciIiIICwvjf//7HzExMa8U6yeffMLw4cO5cOECs2fPZtq0aQCUL1+en376iUuXLnHgwAE+/PBD4uPjc22/YMECBg4cyLlz5/Dz82PChAkAfP/993z11Vfs2LFDSc6+++47hg0bRvny5V8pZkEQhLIkS6MtgWigMsAsVvTIlHnz58/HxsYGDw8PvLy8cvVgnDp1ij179vDpp5/i6OhIREQE69evp2XLljg4ONCvXz+lRyAiIoLWrVvTsmVLZs+eTYUKFQBtojFhwgRsbW3p1asXPXr0YMeOHQAEBwfTsWNHnJ2d6datG9HR0QB06tSJ6dOn07FjR7755ptnnkNgYCB2dnaMHz8eX1/f5zrvwMBADA0NGTdunLLM0dGRDh06PN+Fy0dYWBhdunQBwN3dnd27dwPQuHFjGjVqBEDt2rWpXr06Dx8+zLW9JEkkJmr/4SUkJFC7tvb5rqGhIWlpaaSmpmJoaEh8fDx79+5l+PDhrxSvIAhCWRMWp/3Fu2riX5il5Dv5bpF6bd5aetIXey8RFvVymWNWVhb6+rlrSTSrXZE5vW3z3e7s2bP4+/tz7tw51Go1Tk5OODs752jTtm1b+vTpQ69evejfvz8A5ubmjB49GoCZM2eyceNGPvjgAyZPnszkyZPx8vJi7dq1yj527txJZGQkFy9e5MGDBzRt2pSRI0eiUqn44IMP2L17N9WqVWPbtm3MmDGDH374AYD4+Hj+/PPPAs/f19cXLy8v+vbty/Tp01GpVAW+bhwaGprrXPPToUMHkpK03ZNP1khZsmQJXbt2zdHWwcEBf39/Jk+eTEBAAElJScTFxVGlShWlzZkzZ8jMzKRhw4a5jjV37lw8PT1ZtWoVKSkp/PHHHwC8//77DB8+nIyMDL7//nvmzZvHjBkzxBgYQRCEp5yN0ZYDahKzDTmlSgGti8ZrmcjowokTJ+jbty8mJiYA9O7d+7m2Cw0NZebMmcTHx5OcnEy3bt0AOH36NLt27QJgyJAhfPLJJ8pxBgwYgJ6eHjVr1sTd3R3QjvsIDQ3Fw8MD0CZktWrVUo4zaNCgAmPJzMxk//79LF++HDMzM1xdXTl06BA9e/bM9yb/ojf/48ePK98X9Pr1kiVLmDhxIps2bcLNzQ1LS0sMDP77SEdHRzNs2DB8fHzyLBrn6+vLiBEj+Pjjjzl9+jTDhg0jNDSUevXqcfToUQCuX79OVFQUNjY2DBs2jMzMTObPn0/jxo1f6LwEQRDKokfpj6io1qCnNiFTRw95XstE5lk9JwV52blNZFl+qeONGDGCXbt24eDgwKZNm5Qb7IseR5ZlbG1tlcGrTzM1NS0wlgMHDpCQkEDz5s0BSE1NpXz58vTs2ZMqVaooj6qyJSUlYW5ujq2trfJ4qyAv0iNTu3Ztdu7cCUBycjL+/v5kv7GWmJhIz549WbBgAa1bt87zWBs3buTAgQMAtGnThvT0dGJjY6levbrSZsaMGSxYsICVK1cydOhQrK2t+eKLL9iyZctznY8gCEJZFp0SDRoL/rSbR4XoP3HSQQxlaozMs+aR0bX27duzd+9e0tPTSU5OZt++fXm2MzMzU27koE0GatWqhUqlynHzbN26Nf7+/gD4+fnlOI6/vz8ajYaYmBgl8WnSpAkPHz5UEhmVSsWlS3lXgAgICFAGzj7J19eXDRs2EBkZSWRkJDdv3uTQoUOkpqbi5ubGnj17lNh37tyJg4MD+vr6dO7cmYyMDNavX6/sKygoKM9HWcePHyckJISQkBBOnjypfP90EgMQGxurvDm1cOFCRo4cCWh7jt5++22GDx/OgAH5V2KtV68ehw8fBuDy5cukp6dTrdp/VeL//PNPLC0tadSoEampqejp6aGvry/eXBIEQfhXXFocVTTaMZoXq+Z+hF8cylQiU9A8MrrUsmVL+vTpg4ODA++88w4uLi7kFefgwYNZvHgxLVq0ICIigvnz5+Pq6oqHhwc2NjZKuxUrVrBs2TJatWpFdHS0sq9+/fpRp04d7OzsGDt2LK6urlSqVAkjIyN27NjB1KlTcXBwwNHRkVOnTuUZa0REBBUrVsyxLDU1lYMHD9KzZ09lmampqZKg2dvbM3HiRNq3b4+joyNr165lw4YNgPbxUkBAAL///jsNGzbE1taWuXPnKoNrX9bRo0dp0qQJjRs3JiYmhhkzZgCwfft2jh07xqZNm3B0dMTR0ZGQkBAAZs+ezZ492lqkS5cuZf369Tg4OODl5cWmTZuUR2GyLLNgwQJmzZoFwJgxY/j888/p16+f8hhPEAThdXf+4XkapiUD8NCkYgGti4gsy2Xuy9nZWX5aWFhYrmUvIzEx8aW3TUpKkmVZllNSUmRnZ2c5ODj4pfeVkpIiazQaWZZl2dfXV+7Tp0+u48TGxsoNGjSQo6OjX2jfQ4cOlR88ePDSsRWWV7nWulJYn7PiFhgYqOsQXiviehcfca2LToYqQ7bbZCd/tdBDXj32sPyh97dFdizgrJzPPf+1HCOjK2PGjCEsLIz09HS8vb1xcnr5p4nBwcFMnDgRWZYxNzdX3j4C6NWrF/Hx8WRmZjJr1ixq1qz5QvvevHnzS8clCIIgvB4C7wYCUC9dn0eAU/R5ncQhEplitHXr1kLbV4cOHTh/Pu8PTUEDggVBEAThVR2KPASAnRxFxL0jyJmPdRKHSGQEQRAEQXhhF2MvYiCDnRSJFPkrCRbVC96oCIhERhAEQRCEl2KnX4HozMaoJT0w0M37Q2XqrSVBEARBEIpeZlYmD9Me0sK4OruSxnOy7UISpWfP8l5URCIjCIIgCMILORV1CrVGTfOEh6RqzFDLWTxu3EwnsYhEpoTRdfXr5zF58mQsLS2VyehAW7fo6SKY1tbWxMbGAnD//n0GDx5Mw4YNadasGT169ODq1auvFMft27dxd3enRYsW2Nvbs3//fmXd1KlTsbOzw87Ojm3btuW5/aZNm6hWrZoy10z2vDfh4eE4Ozvj4OCgTCCoVqvp2rWrmAxPEAQB8L+qnZC1RXQ4tfRjSNPTw6zyi896XxjKVCJTkmf2fV66TmTUavUz12s0GgICAqhbty7Hjh17rn3Ksszbb79Np06diIiIICwsjP/973/ExMS8UqwLFixg4MCBnDt3Dj8/PyZMmADAvn37+OeffwgJCeHvv/9m8eLFSpXrpw0aNEiZPXjUqFEAfP/993z11Vfs2LFDSc6+++47hg0bRvny5V8pZkEQhLIgIiECfSSqZqlJzqqMviqRGgkPdBJLmUpk5BI8sy/Al19+SZMmTejatSteXl65ejBOnTrFnj17+PTTT3F0dCQiIoL169fTsmVLHBwc6Nevn9IjEBERQevWrWnZsiWzZ8+mQgXtFNEajYYJEyZga2tLr1696NGjh1LnKDg4mI4dO+Ls7Ey3bt2U2kidOnVi+vTpdOzYkW+++eaZ5xAYGIidnR3jx4/H19f3uc47MDAQQ0NDxo0bpyxzdHSkQ4cOz3fh8iFJkpKgJCQkKDMFh4WF0bFjRwwMDDA1NcXBwUGpqfQ8DA0NSUtLIzU1FUNDQ+Lj49m7dy/Dhw9/pXgFQRDKipjUGGr8OyYmM6si9eOuop+ZoZNYXs+3ln77HO5ffKlNTbLUoJ/HZavZHN78Kt/tgoOD8fPz49y5c6jVapycnHB2ds7Rpm3btvTp04devXrRv39/AMzNzRk9ejQAM2fOZOPGjXzwwQdMnjyZyZMn4+Xlxdq1a5V97Ny5k8jISC5evMiDBw9o2rQpI0eORKVS8cEHH7B7926qVavGtm3bmDFjhjKRXnx8fJ61j57m6+uLl5cXffv2Zfr06ahUKgwNnz3AKzQ0NNe55udFikbOnTsXT09PVq1aRUpKCn/88QcADg4OfPHFF3z00UekpqYSGBhIs2Z5P7v19/fn2LFjNG7cmOXLl1O3bl3ef/99hg8fTkZGBt9//z3z5s1jxowZL1zJWxAEoSxKU6eRmZWJvUofWYZMVQI1Y84g17HUSTyvZyKjA8ePH+ftt99WHk306dPnubYLDQ1l5syZxMfHk5ycTLdu3QA4ffo0u3btAmDIkCFK/Z8TJ04wYMAA9PT0qFmzJu7u7oB23EdoaCgeHh4AZGVlUatWLeU4gwYNKjCWzMxM9u/fz/LlyzEzM8PV1ZVDhw7Rs2fPfG/yL3rzP378uPJ9QZXGfX19GTFiBB9//DGnT59m2LBhhIaG4unpSVBQEG3btqVatWq0adMGA4PcH/XevXvj5eVFuXLlWLt2Ld7e3hw5coR69eopkwpev36dqKgobGxsGDZsGJmZmcyfP5/GjRu/0HkJgiCUFafvaccOOqUkkaVnQs3kJKo8CiOpfCOdxPN6JjLP6DkpSFoBN9dneZnf6EeMGMGuXbtwcHBg06ZNBc7aqy1JkfdyW1tbZfDq00xNTQuM5cCBAyQkJNC8eXNAW0iyfPny9OzZkypVqiiPqrIlJSVhbm6Ora2t8nirIC/SI7Nx40blkVGbNm1IT08nNjaW6tWrM2PGDKWI5JAhQ2jUKPc/sCpVqijfjx49mqlTp+ZqM2PGDBYsWMDKlSsZOnQo1tbWfPHFFzkqkQuCILxOwuPDAXBMTyPcqAcpqJGRkMuV00k8ZWqMTEnm5uZGQEAAaWlpJCUlsXfv3jzbmZmZKTdy0CYDtWrVQqVS5bh5tm7dGn9/7ahxPz8/ZXn79u3x9/dHo9EQExOjJD5NmjTh4cOHSiKjUqm4dOlSnjEEBAQwbdq0XMt9fX3ZsGEDkZGRREZGcvPmTQ4dOkRqaipubm7s2bNHiX3nzp04ODigr69P586dycjIYP369cq+goKC8nyUdfz4cWXw7cmTJ5Xvn05iAOrVq8fhw4cBuHz5Munp6VSrVo2srCzi4uIAuHDhAhcuXMDT0zPX9k8mXnv27KFp06Y51v/5559YWlrSqFEjUlNT0dPTQ19fX7y5JAjCa+1mwk2M9AywSUvh18fvkGnelCx9I7KqVil44yLwevbI6ICTkxODBg3C0dERKyurfAe6Dh48mNGjR7Ny5Up27NjB/PnzcXV1xcrKiubNmyuJwooVK3j33XdZunQpPXv2JHuAc79+/Th8+DB2dnY0btwYV1dXKlWqhJGRETt27GDSpEkkJCSgVqv58MMPsbW1zRVDREQEFSvmLMeemprKwYMH+f7775VlpqamtG/fnr179zJo0CAmTpxI+/btkSSJ6tWrK68zS5JEQEAAH374IV999RXGxsZYW1uzYsWKV7qmS5cuZfTo0SxfvhxJkti0aROSJKFSqZTrW7FiRTZv3qw8Wpo9ezYuLi706dOHlStXsmfPHgwMDKhcuTKbNm1S9i3LMgsWLGD79u2AtuDn0KFDUavVfPfdd68UtyAIQmn2z4N/6KwyQAKS04xR62mQs1RkVa6sk3ik/B5FlGYuLi7y2bNncyy7fPlyrt+4X0ZB4zae19y5c6lQoYIytuVFpaamYmJigiRJ+Pn54evry+7duwFITk6mQoUKxMXF0apVK06ePPlCFbDfffddli9fTrVq1V4qtsJSWNe6OBXW56y4HT16lE6dOuk6jNeGuN7FR1zrwhWfHk+HbR14OzmFeXEJfBW9nUd6av7v8Ic8WL6Mjm++WSTHlSQpWJZll7zWiR6ZUio4OJiJEyciyzLm5ubK20cAvXr1Ij4+nszMTGbNmvVCSQzA5s2bCztcQRAEoQzYE7EHANfUNB5Vao1ZlIReyl0kIyNkY2OdxCQSGR2ZO3fuK23foUMHzp8/n+e6ggYEC4IgCMLLOHrnKADO6Rkc1vQFoMn9YGSNBnQ0RYUY7CsIgiAIwnMJfxxOlSwNNbOyuCc3JUovi3qxF9EzMtJZTGUqkSkLJQoEQRAEoSRKU6WRmJlIy7R0KFeRxFg1FYz0Mc5IAAN9ncVVphKZkl6iQBAEQRBKq8uPLgPglppCfPNRJKSrUFUyBJUKfQvdvLEEYoyMIAiCIAjP4WbCTQDsM7NYc8OdBmo16eW1aYSko8nwoIz1yJRk8fHxfPvtty+8rqR4+PAhhoaGOeaRAZRildk2bdrExIkTlZ9/+ukn7OzssLW1pVmzZrkKZb6Mb775Rtnnk3PRzJ07F0tLSxwdHXF0dGT//v15bm9tbU3z5s1xdHTExeW/t/mmTp2Kvb19juKQP//8c4GFNAVBEF4Hmy/9RN+kZOpUbkT0jQw0yAx8sw4AFXsUzWvXz0MkMsWkJCcyWVlZBbb55ZdfaN269XNXvAb47bffWLFiBYcOHeLSpUv8888/vOpjv9DQUNavX8+ZM2c4f/48v/76K9euXVPWT5kyRZkNuEePHvnuJzAwkJCQELLnG0pISODUqVNcuHCBrKwsLl68SFpaGps2bWLChAmvFLMgCEJpJ8sydxNukKqnR0oVBypnSsTry1QzTgPAqHZtncUmEpli8vnnnxMREYGjoyOffvrpM9clJyfTpUsXnJycaN68uTLRHcD8+fOxsbHBw8MDLy8vpYcjKCgIe3t72rRpw6effoqdnR2gTVI+/fRTWrZsib29vdKjcvToUdzd3RkyZIhSO+lZfH19Wbp0KXfv3uXevXvPdc4LFy5kyZIl1P73A25sbKxU8n5Zly9fpnXr1pQvXx4DAwM6duxIQEDAK+0TQE9Pj8zMTGRZJi0tDUNDQxYvXsykSZMKrO4tCIJQ1p2KOkW6BPbpmUy9P4AaGj3MqpuQevovAGSVSmexvZZjZBadWcSVR1deatusrCz09XOPzrapbMPUVrmLDmb76quvCA0NJSQkpMB1arWagIAAKlasSGxsLK1bt6ZPnz4EBwfj7+/PuXPnUKvVODk54ezsDMD//d//sW7dOtq2bcvnn3+u7Hvjxo1UqlSJoKAgMjIyaNeunVJ36MyZM4SGhlK/fv1nnvOdO3e4f/8+rVq1YuDAgWzbto2PPvqooEtFaGioEt+zbNmyhcWLF+dabm1trVT4zmZnZ8eMGTOIi4vDxMSE/fv353g8tHr1an766SdcXFxYunQpFhYWufYrSRKenp5IksTYsWMZM2YMZmZm9OvXjxYtWtClSxflms2ePbvA+AVBEMq6389vBMCuohUHL6vJQp/efRqR5qudIM/Q0hLS03USm+iRKYFkWWb69OnY29vTtWtX7t27R0xMDCdOnKBv376YmJhgZmZG7969Ae2jqaSkJNq2bQtoqz1nO3ToED/99BOOjo64uroSFxenPIpp1apVgUkMaItSDhw4ENDWgiro8dKLVvkeOnSo8jjoya+ff/45V9umTZsydepUPDw86N69Ow4ODkodpfHjxxMREUFISAi1atXi448/zvN4J0+e5J9//uG3335jzZo1HDt2DIDPPvuMkJAQli5dyqxZs5g3bx4bNmxg4MCBLFiw4IXOSRAEoSyJvvsXFTQaaPgxDdL10DfWo75DVdLDtMWHTZycdBbba9kj86yek4IUR/2fLVu28PDhQ4KDgzE0NMTa2pr09HTyq4v1rHpZsiyzatUqunXrlmP50aNHMTU1fa54fH19iYmJUapvR0VFce3aNRo1aoSJiQmZmZkY/TsZ0qNHj6hatSoAtra2BAcH07lz5wLP93l7ZADee+893nvvPQCmT59OnTrawWY1atRQ2owePZpevXrlebzsR13Vq1fn7bff5syZM7i5uSnrz507B0Djxo2ZPHkyx44dY/Dgwco5C4IgvFYyU7gvZdFQpcfWm3VomJWEQ9e66OnpoUlMAkkSE+K9DszMzJTK1QWtS0hIoHr16hgaGhIYGMitW7cAlErT6enpJCcns2/fPgAsLCwwMzPjr7+0zyr9/PyUfXXr1o3vvvsO1b/PL69evUpKSkqecXTp0iXX+Jfw8HBSUlK4d+8ekZGRREZGMm3aNOUYHTt2VGozpaWlsX37dtzd3QGYNm0an332Gffv3wcgIyODlStX5jrui/TIADx48ACA27dvs3PnTry8vACIjo5W2gQEBCjjhJ6UkpKiXOuUlBQOHTqUq112b4xKpVIGQuvp6ZGamppnPIIgCGVZ2oVt3DAywrpuJ25fiCNR0tDIUVtUOCshAX1zc53G91r2yOhClSpVaNeuHXZ2drz55ps5eiCeXjd16lR69+6Ni4sLjo6O2NjYANCyZUv69OmDg4MDVlZWuLi4KG8Bbdy4kdGjR2NqakqnTp2U5aNGjSIyMhInJydkWaZatWp59nJoNBquX79O5afKsPv6+vL222/nWNavXz8GDx7MrFmz+Oabbxg7diwrV65ElmWGDx+u9G706NGDmJgYunbtiizLSJLEyJEjX/la9uvXj7i4OAwNDVmzZo0yDib70ZAkSVhbWysDm6Oiohg1ahT79+8nJiZGOR+1Ws2QIUPo3r27su9du3bRsmVLpdemTZs2NG/eHHt7exwcHF45dkEQhNIm8u9VVDbJIiWtB46ZBhjp6VHduiIajQY5MxMDa2udxic967FEaeXi4iJnv1ab7fLlyzRt2vSV910cj5aeJTk5mQoVKpCamoqbmxvr1q3DyclJWQ7awcPR0dEvNP9JaGgoP/zwA8uWLSuq0F+Yrq/1yyisz1lxO3r0KJ06ddJ1GK8Ncb2Lj7jWr+jMehb/tYA9FUypdn05XR4ZUrd5Ffq874D60SOutW1HtU8/oep77xXptZYkKViWZZe81okemVJmzJgxhIWFkZ6ejre3N07/DrDat28fCxcuRK1WY2VlxaZNm15ov3Z2diUqiREEQRB0LEsNv8/hr2pmpBqUp1GCHumSjLtXEwAyI7XDHsrpuEemTCUykiT1Bnq/8cYbug6lyGzdujXP5YMGDWLQoEHFHI0gCIJQZu2bQoo6latGlakT24Z6WfqoaxtjVtkYgMR/Z083sLTUZZRla7CvKBopCIIgCIUgMRr++ZlTFSqCJFE9uS7R+lkMGNZMaZJ67h8AyllZ6SpKoIwlMoIgCIIgFIJ/fACZbbXfABla3G+OpaUZteubK03UMQ9ATw89ExOdhQkikREEQRAE4Umpj+DMOrB0JkJPpufFT7knGdDtnZzzaGXFx6P/1JuuuiASGUEQBEEQ/vPTW5AWz73O07AJ9aBuSh0el5doYFNFaZJ+7Tqo1ZRr2FB3cf5LJDIl1IoVK0r8BGwODg7KZHTZOnXqxJOvvkdGRuaYcC57Ft0mTZpgY2PDqFGjXvk8jxw5gpOTE3Z2dnh7e6NWq3OsDwoKQl9fnx07duS5/eHDh3FycsLR0ZH27dtz/fp1APz9/bG1taVDhw7ExcUBEBERweDBg18pXkEQhBLrz8Vw/zzUduRgVAw2D1txyyCL/k+MjQFI+v13ACqUgFfbRSJTQuk6kcme0TY/ly9fRqPRcOzYsXxnCn5aTEwMAwYMYNGiRYSHh3P58mW6d++e74zHz0Oj0eDt7Y2fnx+hoaFYWVnh4+OT4zymTp2aq0TDk8aPH8+WLVsICQlhyJAhSl2lpUuX8tdffzF8+HDlbbGZM2cyf/78l45XEAShxEqMhqMLQc8Ahuzg1q8qkLIIMs+kW/NaOZqmBp1BKleOysOH6SjY/4hEpph8/fXXyvT8U6ZMUeoPHT58mHfffTdH25UrVxIVFYW7u7sy3f/48eNxcXHB1taWOXPmKG3379+PjY0N7du3Z9KkSUp9oYcPH+Lh4YGTkxNjx47FysqK2NhYADZv3kyrVq1wdHRk7NixStJSoUIFZs+ejaurK6dPn37m+WzdupVhw4bh6enJnj17nusarFmzBm9vb9q0aQNoi0v2798/R42kFxUXF0e5cuVo3LgxAB4eHvj7+yvrV61aRb9+/ahevXq++5AkicTEREBbHiJ7Vl89PT0yMjJITU3F0NCQ48ePU6tWLVFvSRCEsumnPiBnQbevuPRPGtUTrAiq8TfD32yWoxiwRqUi9UwQRg0aIOnr6zBgrTI1j8zzuv+//5Fx+cpLbavOyuJRHn9x5ZraUHP69Hy3c3NzY+nSpUyaNImzZ8+SkZGBSqXixIkTdOjQIUfbSZMmsWzZMgIDA5UCjF9++SWVK1cmKyuLLl26cOHCBRo3bszYsWM5duwY9evXz/GY54svvqBz585MmzaNAwcOsG7dOkDbk7Jt2zZOnjyJoaEhEyZMYMuWLQwfPpyUlBTs7OyYN29egddh27Zt/P7774SHh7N69epcj5jyEhoaire3d4HtwsPDGTRoEBqNBj29nLn20aNHMX+irkfVqlVRqVScPXsWFxcXduzYwZ07dwC4d+8eAQEBHDlyhKCgoHyPt2HDBnr06IGJiQkVK1ZUalbNmTOHbt26Ubt2bTZv3szAgQNz1LESBEEoM36fA7FXobYTmQ7/x6mFf/Jr0++4hwU/t7XO0TTBfydkZWHaurVuYn3Ka5nI6IKzszPBwcEkJSVRrlw5nJycOHv2LMePH8+zkOLTtm/fzrp161Cr1URHRxMWFoZGo6FBgwbUr18fAC8vLyVhOXHiBAEBAQB0795dqUd0+PBhgoODadmyJaAt9JjdW6Gvr0+/fv0KjCUoKIhq1aphZWVFnTp1GDlyJI8fP8bCwiJH1p4tr2XP0qRJE0JCQp6rRIEkSfj5+TFlyhQyMjLw9PTEwED7sf7www9ZtGgR+gX8xrB8+XL279+Pq6srixcv5qOPPmLDhg14eHjg4eEBgI+PDz169CA8PJwlS5ZgYWHBN998Q/ny5V/o3ARBEEqcpBgI9gHT6uC9h+N+17iRdpW75uG4VX4v1//hj/4t6GsxdIguos3ltUxkntVzUpCXrf9jaGiItbU1P/74I23btsXe3p7AwEAiIiIKrM1z8+ZNlixZQlBQEBYWFowYMYL09HSeVScrv3WyLOPt7c3ChQtzrTM2Ni7wpg/aQpJXrlzB+t9pqRMTE/H392fUqFFUqVKFx48fK20fPXqk9CrZ2toSHBxM3759n7n/F+mRAW1hx+PHjwNw6NAhrl69CsDZs2eVgbmxsbHs378fAwMD3nrrLWXbhw8fcv78eVxdXQHtDMlPFpEESE1NxcfHh4MHD+Lp6cnu3bvZunUrW7ZsYfTo0QVeL0EQhBIrPQF2jgZVCow8RlhQEldOR3PD8iGyDJ+0y9nbrk5KIjMiAoPatTCqU0dHQeckxsgUIzc3N5YsWYKbmxsdOnRg7dq1ODo65tljYWZmpgyCTUxMxNTUlEqVKhETE8Nvv/0GgI2NDTdu3CAyMhLQPu7J1r59e7Zv3w5ob+7ZyUWXLl3YsWMHDx48ALSJxq1bt/KMd9q0aUqvTjaNRsMvv/zChQsXiIyMJDIykt27d+Pr6wto31ravHmzkkj5+Pgo43wmTpyIj48Pf//9t7K/zZs3c//+/RzHyO6ROXnyJCEhITm+nk5iAOVcMjIyWLRoEePGjQO0CWB2jP379+fbb7/NkcQAWFhYkJCQoCQ/v//+e67E8uuvv2by5MkYGhqSlpaGJEno6emV+LfKBEEQnikrC9Z1gpt/gvsMEvWsOLo1HJUkcy6tCUap7ahfOecYxth/nyBYDByog4DzJhKZYtShQweio6Np06YNNWrUwNjYONf4mGxjxozhzTffxN3dHQcHB1q0aIGtrS0jR46kXbt2AJiYmPDtt9/SvXt32rdvT40aNcguzzBnzhwOHTqEk5MTv/32G7Vq1cLMzIxmzZqxYMECPD09sbe3x8PDg+jo6DxjuHjxIjVr1syx7NixY1haWmL5RG0NNzc3wsLCiI6OZsyYMZiZmeHg4ICDgwPJycl88sknANSoUQM/Pz8++eQTmjRpQtOmTTl+/DgVK1Z8peu6ePFimjZtir29Pb1791YGUj9Ljx49iIqKwsDAgPXr19OvXz8cHBz4+eefWbx4sdIuKiqKs2fPKr1IH3/8Ma1bt8bHx4chQ0pGt6ogCMJL2fIOPLoBli6oXT/gl6+CkTUyeyplopKgn2PjXJsk7P0V9PSoPHKkDgLOm/SsxxOllYuLi/zkXCagHeRa0COc5/Gyj5aKSnJyMhUqVECWZd5//30aNWqkjBfR19fHwMCA06dPM378eEJCQl5o3926dePgwYNFE/hzKGnX+nkU1uesuB09epROJWA+iNeFuN7FR1zrfFz0B/+R2nExH19h1zfnuRceT1JNI9ZxiXLVDrCm9wd0rvffL4ap585xy2sIZj16UGfZ0ly7LMprLUlSsCzLLnmtey3HyJQl69evx8fHh8zMTFq0aMHYsWMBuH37NgMHDkSj0WBkZMT69etfeN+6TGIEQRCEIvL4FgSMASQYvpu71xK5Fx5PhcrGLE1/jGGNcxhUuI5Ljf/yBo1GQ8zCr9CrVIlaz/Fma3EqU4mMJEm9gd5vvPGGrkMpNlOmTGHKlCm5ljdq1Ihz587pICJBEAShxJJlCBgHGjW8uZi08m9weEUQFasaU+Wdemi2P8LQ7CJmRmZULPffY//702eQfuEC1adPR7+CqQ5PILcyNUZGluW9siyPyR4nIgiCIAjCE47Mh9unwH0mqhYj2TLnL1ISMuji3ZQf/r6NReW7SIaJOFRzUDbJvHOHhN27kUxMsBhS8Jxhxa1MJTKCIAiCIOQjIhBOLIeGXcDtE/atuUBGqpqm7WrzR2wCZ289pp71PwC82/S/GefvffIJyDI1589Dz6DkPcgRiYwgCIIglHVJMeA7CGQNdPiYM7/e5F54PKYW5Wg7oBEL919BTwK1/n30JD3a1m4LQMLuPaSfv4BBjRqY/1sCp6QRiYwgCIIglGUaDax3B3UGdPiE648aEbQvEn0DiUEzWjF15wXSVFn0c6qDnp5M+9rtkSQJTUoK0XPmgJ4edTdu0PVZ5EskMiWIritePw8HB4dcdZU6derEk6+7R0ZGYmdnp/x85swZ3NzcaNKkCTY2NowaNeqVz/PIkSM4OTlhZ2eHt7c3arU6x/qgoCD09fXZsWNHntvfvHkTV1dXGjVqxKBBg8jMzATA398fW1tbOnToQFxcHAARERHKDMGCIAilzpb+kHgP6ndC02kGJ3+5BkDvyY7cT89gd0gU5Y30mdytOpGJkThU146PifvhR+T0dKp//jnGJfglGpHIlCC6TmSyq2Dn5/Lly2g0Go4dO0ZKSspz7TMmJoYBAwawaNEiwsPDuXz5Mt27d1dmLX4ZGo0Gb29v/Pz8CA0NxcrKCh8fnxznMXXqVLp165bvPqZOncqUKVO4du0aFhYWbNy4EYClS5fy119/MXz4cLZu3QrAzJkzmT9//kvHKwiCoDPhByDiMFSoAe/6c+KX6yQ/zqDtOw2xbGTBB77nkIHpPZqy9sIaAFrWaEnKmTPErl+PmUdXqgwfpttzKIBIZIpJdjkCR0dH6tevr0zbn23lypVERUXh7u6urBs/fjwuLi7Y2toyZ84cpe3+/fuxsbGhffv2TJo0iV7/Prd8+PAhHh4eODk5MXbsWKysrIiNjQW0pQBatWqFo6MjY8eOVZKWChUqMHv2bFxdXTl9+vQzz2Hr1q0MGzYMT09P9uzZ81znvWbNGry9vWnTpg2gLfLYv39/atSoUcCW+YuLi6NcuXI0bqydddLDwwN/f39l/apVq+jXr59SDPNpsixz5MgR+vfvD4C3tze7du0CQE9Pj4yMDFJTUzE0NOT48ePUqlWLRo0avXS8giAIOnHnDOz4P7BoiDzyILtWXuDi0bvYtK1FC08rQu8lEHovkXqVTRjqWo8z988gIdG8og13xo4DjYYas2bp+iwKVPKGHxeD49uvEnsn+aW2zcrKyrOwYtW6FegwMPd0ztnGjRvHuHHjUKlUdO7cmY8++ijH+kmTJrFs2TICAwOVIotffvkllStXJisriy5dunDhwgUaN27M2LFjOXbsGPXr18/xmOeLL76gc+fOTJs2jQMHDiiVsC9fvsy2bds4efIkhoaGTJgwgS1btjB8+HBSUlKws7Nj3nNMcLRt2zZ+//13wsPDWb16da5HTHkJDQ3F29u7wHbZhSKflF008ulCkVWrVkWlUnH27FlcXFzYsWMHd+7cAeDevXsEBARw5MgRgoKC8jxWXFwc5ubmSpXsOnXqcO/ePUBb2qFbt27Url2bzZs3M3DgQPz8/AqMXxAEoUQ5sQIC/wflq4L3bo4fSOVeeDzmNcvjPrQJAN8fuwHAtrFtUGvU3E+5T/Xy1YmaNAk5LQ2LYe9imM8vhCXJa5nI6NLkyZPp3LkzvXv3LrDt9u3bWbduHWq1mujoaMLCwtBoNDRo0ID69esD4OXlpSQsJ06cUIo8du/eHQsLCwAOHz5McHAwLVu2BCAtLU3prdDX16dfv34FxhIUFES1atWwsrKiTp06jBw5ksePH2NhYZFn0cu8lj1LdqHIJ+VXokCSJPz8/JRSDJ6enkpS8uGHH7Jo0aJnVvHOqyxHdrweHh54eHgA2oKXPXr0IDw8nCVLlmBhYcE333xD+fLlX+jcBEEQitWpVfDHHNAzhKHbuXLFgItH72FYTp93PnJCT1+PC3fi2XchihFtrahVyYRfI35FRuatyGqkHD+BfrVq1Jg+Xddn8lxey0TmWT0nBXmV+j+bNm3i1q1brF69usC2N2/eZMmSJQQFBWFhYcGIESNIT0/P8yacLb91sizj7e3NwoULc60zNjZ+5k0/m6+vL1euXMHa2hrQVuT29/dn1KhRVKlSRamuDdqK2tm9Sra2tgQHBytFF/PzIj0yAG3atOH48eOAtrp3dvXqs2fPKgNzY2Nj2b9/PwYGBjmqXletWpX4+HjUajUGBgbcvXuX2rVr59h/amoqPj4+HDx4EE9PT3bv3s3WrVvZsmULo0ePLvB6CYIg6MQ/P8OhmdokZsxRopIsOexzDiR451MnTCoaATDV/wIaGbrb1QLgQOQBJFmm4+ZQ0NPD2nfrC/9CqitijEwxCQ4OZsmSJWzevBk9vbwvu5mZmTIINjExEVNTUypVqkRMTAy//fYbADY2Nty4cYPIyEhA+7gnW/v27dm+fTugvblnJxddunRhx44dPHjwANAmGrdu3cozhmnTpim9Otk0Gg2//PILFy5cIDIyksjISHbv3o2vry+gfWtp8+bNSiLl4+OjjPOZOHEiPj4+/P3338r+Nm/ezP3793McI7tH5smvkydPEhISkiuJAZRzycjIYNGiRYwbNw7QJoDZMfbv359vv/02RxID2t4Xd3d35Y0mHx+fXInW119/zeTJkzE0NCQtLQ1JktDT0yvxb5UJgvAau/Ib7PkAJD3w/pV0sybsW3MBZOj2nh1V62h/Cf8jLIbL95OwqlKe1g2qAJCcmYxDpB4GGWoqDx+GUZ06ujyTFyISmWKyevVqHj16hLu7O46OjowaNSpXmzFjxvDmm2/i7u6Og4MDLVq0wNbWlpEjR9KuXTsATExM+Pbbb+nevTvt27enRo0aZJdkmDNnDocOHcLJyYnffvuNWrVqYWZmRrNmzViwYAGenp7Y29vj4eFBdHR0nnFevHiRmjVr5lh27NgxLC0tsbS0VJa5ubkRFhZGdHQ0Y8aMwczMDAcHBxwcHEhOTuaTTz4BoEaNGvj5+fHJJ5/QpEkTmjZtyvHjx6lYsSKvYvHixTRt2hR7e3t69+5N586dC9ymR48eREVFAbBo0SKWLVvGG2+8QVxcHO+9957SLioqirNnzyrJzccff0zr1q3x8fFhyJAhrxS3IAhCkUi6D/s+AmR4ey1yPVeObrmCKjOLjl5NeMNFO5wgU5XFJD9tHb61Q52VzS3O3WS6nwqzN9+k2qef6uIMXp4sy2Xuy9nZWX5aWFhYrmUvIzExsVD28yqSkpJkWZZljUYjjx8/Xl62bJksy7Kcnp4uq1QqWZZl+dSpU7KDg8ML79vT07PQ4nxVJeFav6jC+pwVt8DAQF2H8FoR17v4vBbXOvaGLK90kuV51WQ5/KAsy7J8/Jer8uqxh+W/9kTkaDr2p7Oy1dRf5Wn+55VlF/7YLgfZ28j/uLWWs9LSXjqMorzWwFk5n3v+azlGprRbv349Pj4+ZGZm0qJFC8aOHQvA7du3GThwIBqNBiMjI9avX//C+z548GBhhysIgiAUlegL2ll7kWCIH7zRlcjQWM7/cQcTMyNa9rBWmj5MyuDIlQdUNjViwVvaSUvV8fEkfz4XSR8MPnwPPWNj3ZzHKxCJTCk0ZcoUpkyZkmt5o0aNOHfunA4iEgRBEIpd/B3Y6AEaNfRcCm90JSNVxaH1lwDoOdEePX3tCBJZlpm7R7vcd7SrMlbz1rDhmCVrWPmWAWvfGqmb83hFYoyMIAiCIJQ2yQ/hu7agTge3z6DlKGSNjP/XwagysmjarhY1rP4bizh950X2XYxmtFsDmtTULn/43Voyr11jewc9Eto2Q08qnSlB6YxaEARBEF5XGcmw2gUyEsF5BHSeAcCJHdd4fD+VyrVN6TTURmkeGZuCX9AdjA31mOiurZmkSUsjdvVqkspL7Gkt0adhH12cSaEQiYwgCIIglBZZavh1CqTHQ/OB0PsbAGLvJnPlVDRGJgb0neKInp52DhhZlhm07jQysOCt5pgY6SPLMvfnL4CsLDZ6VSFLX2Jgk4G6O6dXJBIZQRAEQSgNUmJhc3+4uB06ToV3tLO6x95NZv935zEop0//qc6UNyunbDJzVygxiRm41q9Mf2ft3DD3580nYedOKo8cyXlLFQ5VHTDUN9TJKRUGkciUMLt27SIsLEzXYTzT5MmTsbS0RKPRKMvmzp3LkiVLcrSztrZWilbev3+fwYMH07BhQ5o1a0aPHj2U2Xhf1q1bt+jSpQv29vZ06tSJu3fvAhASEkKbNm2wtbXF3t4+x6SBT7p9+zbu7u60aNECe3t79u/fD2hnGXZ2dsbBwUEppKlWq+natauYEE8QBN24cQxWNIebgdBuMnSaBpLEwztJ/LIwiORHGXQbZYdFTVNlk9B7CWz5+zbljfT5cYS2RM0jv23E+/pi1KABqnGDSVGl4GntqauzKhRlKpGRJKm3JEnrEhISdB3KS9N1IqNWq5+5XqPREBAQQN26dTl27Nhz7VOWZd5++206depEREQEYWFh/O9//yMmJuaVYv3kk08YPnw4Fy5cYPbs2UybNg2A8uXL89NPP3Hp0iUOHDjAhx9+SHx8fK7tFyxYwMCBAzl37hx+fn5MmDABgO+//56vvvqKHTt2KMnZd999x7Bhw0SdJUEQit/lffBTH1ClQstR0PULkCQSHqbh/3UwmiyZdgMaUbuRubLJw6QMJvmdw8RQn3XDnSlfzoCUs8HEzJsH+vrU3bABv3DtL3n21ex1dGKFo0wlMrIs75VleUz2TLclzfz587GxscHDwwMvL69cPRinTp1iz549fPrppzg6OhIREcH69etp2bIlDg4O9OvXT+kRiIiIoHXr1rRs2ZLZs2dToUIFQJtoTJgwAVtbW3r16kWPHj2UqfiDg4Pp2LEjzs7OdOvWTZndt1OnTkyfPp2OHTvyzTffPPMcAgMDsbOzY/z48UqJgoIEBgZiaGiolBEAcHR0pEOHDs934fIRFhZGly5dAHB3d2f37t0ANG7cmEaNGgFQu3ZtqlevzsOHD3NtL0kSiYmJACQkJCj1lrLLEqSmpmJoaEh8fDx79+5l+PDhrxSvIAjCCzu3GbYN1X7ff5P2NWtJIj0lk20LzpCl0tCypzUOnesqm6iyNIz5KYio+DR+GNGS9m9UIz0igtve3qDRYLl4MUa1a2nrKyHRvGpz3ZxbIXlt55EZ9P3pXMt62ddiWBtr0jKzGPHjmVzr+zvXoXsTcx6lZDJ+c3COddvGtnnm8c6ePYu/vz/nzp1DrVbj5OSEs7NzjjZt27alT58+9OrVi/79+wNgbm6uFCmcOXMmGzdu5IMPPmDy5MlMnjwZLy8v1q5dq+xj586dREZGcvHiRR48eEDTpk0ZOXIkKpWKDz74gN27d1OtWjW2bdvGjBkz+OGHHwCIj4/nzz//LPC6+fr64uXlRd++fZk+fToqlQpDw2c/Ww0NDc11rvnp0KGDUm8qu2gkwJIlS+jatWuOtg4ODvj7+zN58mQCAgJISkoiLi6OKlWqKG3OnDlDZmYmDRs2zHWsuXPn4unpyapVq0hJSeGPP/4A4P3332f48OFkZGTw/fffM2/ePGbMmFFqCqgJglBG3PsH9n2srZ307k5o2ElZtWvZOVQZWdh1rE2r3g1ybDZ3zyXO3Umgj0Nt2jTU/n945/9GQlYWNWbNpGKPN1FlqXiQ+oCapjXR1yu4cHBJ9tomMsXtxIkT9O3bFxMTEwB69+79XNuFhoYyc+ZM4uPjSU5Oplu3bgCcPn2aXbt2ATBkyBClttGJEycYMGAAenp61KxZUyneGB4eTmhoKB4eHgBkZWVRq1Yt5ThPV57OS2ZmJvv372f58uWYmZnh6urKoUOH6NmzZ743+Re9+WdXtIaCK40vWbKEiRMnsmnTJtzc3LC0tMTA4L+PdHR0NMOGDcPHxyfPQp2+vr6MGDGCjz/+mNOnTzNs2DBCQ0OpV68eR48eBeD69etERUVhY2PDsGHDyMzMZP78+TRu/PIV1AVBEAp0ZR9s9wbTajBgE9RzVVbdCHlI3L0Ualib0dHLJsdm3/8ZwZa/b6OvJ/GRh7ZnOmH3btQPHmDaoQOVh2p7d3Ze24mMjFsdt2I7paLy2iYyz+pBMTHSz3d9UlISlU2NCuyBeZr8b2XoFzVixAh27dqFg4MDmzZtUm6wL3ocWZaxtbVVBq8+zdTUNM/lTzpw4AAJCQk0b67thkxNTaV8+fL07NmTKlWq5CpEmZSUhLm5Oba2tsrjrYK8SI9M7dq12blzJwDJycn4+/srBTQTExPp2bMnCxYsoHXr1nkea+PGjRw4cACANm3akJ6eTmxsLNWrV1fazJgxgwULFrBy5UqGDh2KtbU1X3zxBVu2bHmu8xEEQXghsgz7P4GgjVC9KXjvBdOqyuqHd5L4Y1MYFrVMeesjpxyb3n2cyqIDV5CADcNdsK5agcQ/DhM1YyYmLVpQZ9VKpe3+m9qXG7ybeRfLaRWlMjVGpiRr3749e/fuJT09neTkZPbt25dnOzMzM+VGDtpkoFatWqhUqhw3z9atW+Pv7w+An59fjuP4+/uj0WiIiYlREp8mTZrw8OFDJZFRqVRcunQpzxgCAgKUgbNP8vX1ZcOGDURGRhIZGcnNmzc5dOgQqampuLm5sWfPHiX2nTt34uDggL6+Pp07dyYjIyNH7aegoKA8H2UdP36ckJAQQkJCOHnypPL900kMQGxsrPLm1MKFCxk5Uju9dmZmJm+//TbDhw9nwIABeZ4jQL169Th8+DAAly9fJj09nWrVqinr//zzTywtLWnUqBGpqano6emhr68v3lwSBKFoZKnBpzcEbQBDExi8NUcSE3s3iV8WniVLpeHNsXYYGP33SEidpaH/d6fQyDC+U0PcbarzeMcO7k2ciH7FitT5dk2OOkrhj8Mx1jembsW6lHYikSkmLVu2pE+fPjg4OPDOO+/g4uJCXoOSBw8ezOLFi2nRogURERHMnz8fV1dXPDw8sLH5rwtxxYoVLFu2jFatWhEdHa3sq1+/ftSpUwc7OzvGjh2Lq6srlSpVwsjIiB07djB16lQcHBxwdHTk1KlTecYaERFBxYoVcyxLTU3l4MGD9OzZU1lmamqqJGj29vZMnDiR9u3b4+joyNq1a9mwYQOgfbwUEBDA77//TsOGDbG1tWXu3LnK4NqXdfToUZo0aULjxo2JiYlhxgzt7Jbbt2/n2LFjbNq0CUdHRxwdHQkJCQFg9uzZ7NmzB4ClS5eyfv16HBwc8PLyYtOmTcqjMFmWWbBgAbNmzQJgzJgxfP755/Tr1095jCcIglBoEqNhTUuIPA6V6sDEIKhcX1mdkpDBjq+CkTUyboMb53jNGuDnv25xPzGDVtYWfNqtCenh4dyfPUf7htL3azGwsFDaxqbFkqZOo3fD5xviUOLlVxa7NH85OzvnKgEeFhb2YjXD85GYmPjS2yYlJcmyLMspKSmys7OzHBwc/NL7SklJkTUajSzLsuzr6yv36dMn13FiY2PlBg0ayNHR0S+076FDh8oPHjx46dgKy6tca10prM9ZcQsMDNR1CK8Vcb2LT6m41ulJsvx1A1meU1GWv2svy5lpOVarVFnyD58el1ePPSyf+fVGrs0jHiTJTWf9Jg9Ye0rWaDSy6tEj+YqzixzWxEZ+vHtPrvbbw7fLdpvs5CtxVwr1NIryWgNn5Xzu+a/tGBldGDNmDGFhYaSnp+Pt7Y2Tk1PBG+UjODiYiRMnIssy5ubmyttHAL169SI+Pp7MzExmzZpFzZo1X2jfmzdvfum4BEEQhBeQ/AA2v6OdtbfDJ9B5Jjz1ksSOr86SmphJA8eqtOxZP8e6B4np9Fp1Ao0ss2ygA5rERG706o0mOZmKffti3id3r8u2K9sw1DOkkXmjIj214iISmWK0devWQttXhw4dOH/+fJ7rChoQLAiCIJQAv03VDuqVZXhrLTh65WoSeTGWuLvJVLE05c1xuSeu6/fdKVIzsxjr1oDa5eD2/40l6/FjKri7U/urhbnay7JMREIEFQwr5Pk2Z2kkEhlBEARBKE5Zavj5Le14GANjGLEP6rjkahYfk8LRzVeoVN2Efp/lXj9x6z/ceZyGY11zpvVoyv3/LSTt/HlqL/6aSvlM8XEm+gxqjRrnGs83t1dpIBIZQRAEQSguUee1SUzaI6hUD977HSrmfvwfE5mA/9f/ADJvj3bCsFzOSevW/hnBrxeiqWRiyJZRrsTv3sPjn37CpFWrfJMYgG1XtWUJ+jbsW5hnpVMikREEQRCE4nA/FDZ0Bo0amvWFfj+Cfu5ZddNTVOxeHoKskWn9VgNqvWGeY33ovQQWH7yCkb7E7vfboXftCtHTtEUka86a+cwQzj/UDknoWKdjoZ2WrolERhAEQRCKkixD2B7Y/T6UqwS9l2sTmTxoNDI7FwejysjiDZfqOHe3zrE+Kj6NsT8HU7VCOX4Z24Y6ZoZce3MkaDTUmDMb40b5D+BVaVQ8Sn/EG+ZvlJnxMSDmkSlxdF39+nlMnjwZS0tLZTI60NYteroIprW1NbGxsQDcv3+fwYMH07BhQ5o1a0aPHj24evXqK8Vx+/Zt3N3dadGiBfb29uzfv19ZN3XqVOzs7LCzs2Pbtm15br9p0yaqVaumzDWTPe9NeHg4zs7OODg4KBMIqtVqunbtKibDEwThxSQ9gNUu8MtwqGwNo37PN4kB+HNrOI/vp1Kpugke/9csx7q7j1Lp/s1xYpLS+X6YC/WqmHL3g0lokpIw6+ZJZa/cg4WfdPj2YdQaNe81f68wzqzEEIlMCaPrREatVj9zvUajISAggLp163Ls2LHn2qcsy7z99tt06tSJiIgIwsLC+N///kdMTMwrxbpgwQIGDhzIuXPn8PPzY8KECQDs27ePf/75h5CQEP7++28WL16sVLl+2qBBg5TZg0eNGgXA999/z1dffcWOHTuU5Oy7775j2LBhlC9f/pViFgThNXJ5D6ywg7jrUNNeOx6mSu4CttlS4jO4EfIQfQOJvh+2QE//v1t0QpqKnqtOkJim4l1XKxzrmpN2/jwpx4+jX60alk/9IpmXrZe1b852qdfl1c+tBBGJTDH68ssvadKkCV27dsXLyytXD8apU6fYs2cPn376KY6OjkRERLB+/XpatmyJg4MD/fr1U3oEIiIiaN26NS1btmT27NlUqFAB0CYaEyZMwNbWll69etGjRw+lzlFwcDAdO3bE2dmZbt26KbWROnXqxPTp0+nYsSPffPPNM88hMDAQOzs7xo8fj6+v73Odd2BgIIaGhowbN05Z5ujoSIcOHZ7vwuVDkiQlQUlISFBmCg4LC6Njx44YGBhgamqKg4ODUlPpeRgaGpKWlkZqaiqGhobEx8ezd+9ehg8f/krxCoLwGvl9DmwbBlmZ0H4KjD2mLTuQj4w0FXtXhaDKyMJzlC1mlf8rJ5ClkRmw9hQJaSretKvJ3D62ZN67x53xEzCsWZP6ATuRDA2fGU66Kp2QByFUNq6MiUH+cZRGr+8YmR975l5m+xa0Gg2ZqbAljxo9jkPgjT6QEgfbn7qp/V/etZOyBQcH4+fnx7lz51Cr1Tg5OeHsnPP1t7Zt29KnTx969epF//79ATA3N2f06NEAzJw5k40bN/LBBx8wefJkJk+ejJeXF2vXrlX2sXPnTiIjI7l48SIPHjygadOmjBw5EpVKxQcffMDu3bupVq0a27ZtY8aMGcpEevHx8XnWPnqar68vXl5e9O3bl+nTp6NSqTAs4B9QaGhornPNz4sUjZw7dy6enp6sWrWKlJQU/vjjDwAcHBz44osv+Oijj0hNTSUwMJBmzXJ20Wbz9/fn2LFjNG7cmOXLl1O3bl3ef/99hg8fTkZGBt9//z3z5s1jxowZL1zJWxCE15Asw9kf4OQK0C8H3r9CvVbP3CQzXc3PM06Tkaqmx/jm1HeolmP9+1uDuRqTzBvVK7B6iBMZNyO5+fbbyBoNVj/5YFi1aj57/s9PYT8hI9OrQa9XObsS6fVNZIrZ8ePHefvtt5VHE3369Hmu7UJDQ5k5cybx8fEkJyfTrVs3AE6fPs2uXbsAGDJkiFL/58SJEwwYMAA9PT1q1qyJu7s7oB33ERoaioeHBwBZWVnUqlVLOc6gQYMKjCUzM5P9+/ezfPlyzMzMcHV15dChQ/Ts2TPfm/yL3vyPHz+ufJ+UlISZmVm+bX19fRkxYgQff/wxp0+fZtiwYYSGhuLp6UlQUBBt27alWrVqtGnTBgOD3B/13r174+XlRbly5Vi7di3e3t4cOXKEevXqKZMKXr9+naioKGxsbBg2bBiZmZnMnz+fxo0bv9B5CYLwGkhPhF8/gtBfoEpjGLoNKjd45iayLLP/2wtkpKpp2rZWriRmd8g9DoTGYGZswM4JbSE1hciBA5HT06k25UPKvfHGc4W254a2xtyo5qNe7txKsNc3kXlWD4pR+fzXJyWBaZUCe2Dy8jK/0Y8YMYJdu3bh4ODApk2bCpy1V1uSIu/ltra2yuDVp5mamua5/EkHDhwgISGB5s2bA9pCkuXLl6dnz55UqVJFeVSVLSkpCXNzc2xtbZXHWwV5kR6ZjRs3Ko+M2rRpQ3p6OrGxsVSvXp0ZM2YoRSSHDBlCozxG8lepUkX5fvTo0UydOjVXmxkzZrBgwQJWrlzJ0KFDsba25osvvshRiVwQBIHHt+H79pCeAO0mQ+fZoF/wLfbE9mvcuxqPkYk+bl45f0GKTc5g9u5LNKtlxtphzpiVM+DGO33RJCVhPnAAVceOfe7wopKjKG9QHgtji4IblzJijEwxcXNzIyAggLS0NJKSkti7d2+e7czMzJQbOWiTgVq1aqFSqXLcPFu3bo2/vz8Afn5+yvL27dvj7++PRqMhJiZGSXyaNGnCw4cPlURGpVJx6dKlPGMICAhg2rRpuZb7+vqyYcMGIiMjiYyM5ObNmxw6dIjU1FTc3NzYs2ePEvvOnTtxcHBAX1+fzp07k5GRwfr165V9BQUF5fko6/jx48rg25MnTyrfP53EANSrV4/Dhw8DcPnyZdLT06lWrRpZWVnExcUBcOHCBS5cuICnp2eu7Z9MvPbs2UPTpk1zrP/zzz+xtLSkUaNGpKamoqenh76+vnhzSRCEnM7+ACsdtUmMkzd4zHuuJObyqSguBN7FwFCPvh+2wMDwvzll7j5OpevSP0nJULFskCP1KpsSPWMmmTduYty8ObXmzXvu8G4m3ESlUeFU/eXr+5Vkr2+PTDFzcnJi0KBBODo6YmVlle9A18GDBzN69GhWrlzJjh07mD9/Pq6urlhZWdG8eXMlUVixYgXvvvsuS5cupWfPnlSqVAmAfv36cfjwYezs7GjcuDGurq5UqlQJIyMjduzYwaRJk0hISECtVvPhhx9ia2ubK4aIiAgqVqyYY1lqaioHDx7k+++/V5aZmprSvn179u7dy6BBg5g4cSLt27dHkiSqV6+uvM4sSRIBAQF8+OGHfPXVVxgbG2Ntbc2KFSte6ZouXbqU0aNHs3z5ciRJYtOmTUiShEqlUq5vxYoV2bx5s/Joafbs2bi4uNCnTx9WrlzJnj17MDAwoHLlymzatEnZtyzLLFiwgO3btwPagp9Dhw5FrVbz3XffvVLcgiCUERnJ8FNfuHcWkKDXcnAZ+VybqjKyOLnjOkjw1sdOVLf67//cmMR0PJYdI02VxeSujbCpWZHMmBgS9uxBKl+euhs3vlCYFx9eBKB7/e4vtF2pkV9Z7NL85ezsnKsEeFhY2AuXDc9LYmJioexnzpw58uLFi196+5SUFFmj0ciyLMu+vr5ynz59lHVJSUmyLMtybGys3KBBAzk6OvqF9j106FD5wYMHLx1bYSmsa12cCutzVtwCAwN1HcJrRVzv4lNk1zoxWpbXd5XlORVlebmdLEdfeqHN/9odIa8ee1i+GnQ/x/L0TLXccsHvstXUX+Uv9mj3qVGr5chhw+UwWzs55VzIC4c66fAk2W6TnZyuTn/hbV9EUX6ugbNyPvd80SNTSgUHBzNx4kRkWcbc3Fx5+wigV69exMfHk5mZyaxZs6hZM3cdj2fZvHlzYYcrCIJQdpzbAr99pn21ut2H0HUuvMAYyL92RxD82y0ataxBI5cayvK0TDVdlv3Jg6QM3JtUY3bvZmQlpxA5aCCZETeo+cUXlHd0eKFQr8Rd4cidI/Rr1I9y+uVeaNvSQiQyOjJ37txX2r5Dhw6cP38+z3UFDQgWBEEQXkKWGjb1hDt/gbk1vOsPVZ/vraFsj6KTCT5wC31DPdyH2eRYt/HETaLi02llXZkfRrRElmXujBlNZsQNTFxcMB+Yx7QgBfAJ8wHApUbu6tllhUhkBEEQBKEgafHwXVtIvAeV6sJ7h8CsRoGbPSlLpWHXsnMgQ4eBjTA0+m9w7y9n77Ds96u0bViFze+5IkkS9xcuJO2fc+hXrUq9dd+/1Juvx+4eQ0Kim3W3F962tBCJjCAIgiA8y/U/tLP0qlKhYWcY6g8vUXTx6NYrpCWpsGxsjm0HS2X5+1uC2XfxPk71zFk/3AU9PYm0S5d47PMTUrlyWG/zQ+8lyqNce3yNxMxEbKvYYqj/7IlLSzPx+rUgCIIg5EWTBX+vg62DtEmM63gYFvBSScztsEdcOX0fAyM93hzXXFn+0bYQ9l28T2VTQ34a6YppOQPkrCzujB4DgOWypRhZWua322daE7IGgKFNh77U9qWF6JERBEEQhKfd+BP2ToLHkdCgM3SdA7UdX2pX6swsjvuFY2CkR6+J9pQrr+0dmbM7lJ3n7mFmbMChDztSwVh7S37k8xNZjx5RZexYzLq8XIFHWZY5F3OOCoYV6Nkgj5I8ZUiZ6pGRJKm3JEnrEhISdB1KLvHx8Xz77bcvvK6kePjwIYaGhjnmkQGUYpXZNm3axMSJE5Wff/rpJ+zs7LC1taVZs2a5CmW+jG+++UbZ55Nz0cydOxdLS0scHR1xdHRk//79eW5vbW1N8+bNcXR0xMXlvwFwU6dOxd7ePkdxyJ9//rnAQpqCIJQxf34NP/WBx7eg90rtoN6XTGIA/tp9g/gHaXiMtMWycWUA5u0Nw+f0LUyN9Dn0oRtVzbRvFKVfj+DBqlVU6NSJah9Ofulj3ky8yaOMR0xsMRE9qUzd6nMpU2cny/JeWZbHZE8OV5KU5EQmKyurwDa//PILrVu3fu6K1wC//fYbK1as4NChQ1y6dIl//vmHV/27CQ0NZf369Zw5c4bz58/z66+/cu3aNWX9lClTlNmAe/Toke9+AgMDCQkJ4ezZs4C2evapU6e4cOECWVlZXLx4kbS0NDZt2sSECRNeKWZBEEqJxGhY3wUCvwR9I23BR2fvl3qUlC34QCTnD9+hoVM1Gjhq6yjtDrnHT6dvYmZswJ+fuVPLXFuNWpORwW1vb0hLo9qkD16pUO1vN34DoHWt1i+9j9KiTCUyJdnnn39OREQEjo6OfPrpp89cl5ycTJcuXXBycqJ58+bs3r1baTt//nxsbGzw8PDAy8tL6eEICgrC3t6eNm3a8Omnn2JnZwdok5RPP/2Uli1bYm9vr/SoHD16FHd3d4YMGaLUTnoWX19fli5dyt27d7l3795znfPChQtZsmQJtWvXBsDY2Fip5P2yLl++TOvWrSlfvjwGBgZ07NiRgICAV9ongJ6eHpmZmciyTFpaGoaGhixevJhJkyYVWN1bEIQy4EE4rLDTztJbqR5MCoH67V9pl4+ik/lr9w0kPQm3wdo6Slv/vsWUbSHYWZpz4rPOVK3w39wut4Z7kxUXh2nHjhg3a/bSx5VlGZ9LPhjrG9PQvOErnUNp8NqOkfm/A/+Xa1k3624MthlMmjqNCX/k/i287xt96VKjC4/TH/PR0Y9yrPux+4/PPN5XX31FaGgoISEhBa5Tq9UEBARQsWJFYmNjad26NX369CE4OBh/f3/OnTuHWq3GyckJZ2dn7fn83/+xbt062rZty+eff67se+PGjVSqVImgoCAyMjJo166dUnfozJkzhIaGUr9+/WfGfufOHe7fv0+rVq0YOHAg27Zt46OPPnrmNqDtPcmO71m2bNnC4sWLcy23trZWKnxns7OzY8aMGcTFxWFiYsL+/ftzPB5avXo1P/30Ey4uLixduhQLi9wF0iRJwtPTE0mSGDt2LGPGjMHMzIx+/frRokULunTpolyz2bNnFxi/IAilmEYD533h91nawb3uM8Htkxea4C4vWer/XrXu9G4Tylcsx3eB11l0MJxalYzxGdmKSib//ZIUPW8e6efPY2RtTd21r1YG5Xr8ddKy0mhRvcUr7ae0eG0TmZJMlmWmT5/OsWPH0NPT4969e8TExHDixAn69u2LiYm2G7J3796A9tFUUlISbdu2BbTVnn/99VcADh06xIULF5Tq0wkJCVy7dg0jIyNatWpVYBID2qKUAwcOBLS1oN57771nJjIv2h06dOhQhg7NPar+yeKZ2Zo2bcrUqVPx8PCgQoUKODg4KHWUxo8fz6xZs5AkiVmzZvHxxx/nmPE428mTJ6lduzYPHjzAw8MDGxsb3Nzc+Oyzz/jss88AGDVqFPPmzWPDhg0cOnQIe3t7Zs6c+ULnJQhCCXfrNPgO0hZ7tHSGob9o/ywEhzZcIi1JRd1mlWnWrjZHwx+w6GA4RvoSPv/XMkcSk/rPP8Rv9UUyMcF6+7ZXeqQEsPGithbT22+8/Ur7KS1e20TmWT0oJgYm+a5PSkrCwtiiwB6YV7FlyxYePnxIcHAwhoaGWFtbk56ejrbcRG75Lc9et2rVKrp1yzkZ0tGjRzE1NX2ueHx9fYmJiVGqb0dFRXHt2jUaNWqEiYkJmZmZGBkZAfDo0SOqVq0KgK2tLcHBwXTu3LnA833eHhmA9957j/feew+A6dOnU6dOHQBq1PhvcqrRo0fTq1evPI+X/airevXqvP3225w5cwY3Nzdl/blz5wBo3LgxkydP5tixYwwePFg5Z0EQSrksNQSMgVB/7c+OQ6HPKtDTf/Z2z+nh7URunn9IufIGdB9jx7WYJN7zOYsE+IxsReOaOYvyPly1GiSJOqtXof9Uwd4XpZE1/H7rd4z0jOjbsO8r7au0EGNkiomZmVmePQx5rUtISKB69eoYGhoSGBjIrVu3AJRK0+np6SQnJ7Nv3z4ALCwsMDMz46+//gK0PSjZunXrxnfffYdKpQLg6tWrpKSk5BlHly5dco1/CQ8PJyUlhXv37hEZGUlkZCTTpk1TjtGxY0elNlNaWhrbt2/H3d0dgGnTpvHZZ59x//59ADIyMli5cmWu4w4dOlQZoPvk188//5xnnA8ePADg9u3b7Ny5Ey8vLwCio6OVNgEBAco4oSelpKQo1zolJYVDhw7lajdr1izmzZuHSqVSBkLr6emRmpqaZzyCIJQiN0/A1/W1SUy5SjB8D7z1baElMVlqDX9suoyhsT79P3chU5LpteoEWRqZGT2b0qZh1Rzt437cROrp01SbPJkK7dq98vFP3TtFpiaTVrVaofcKg5RLk9e2R6a4ValShXbt2mFnZ8ebb76Zowfi6XVTp06ld+/euLi44OjoiI2Nth5Hy5Yt6dOnDw4ODlhZWeHi4qK8BbRx40ZGjx6NqakpnTp1UpaPGjWKyMhInJyckGWZatWq5dnLodFouH79OpUrV86x3NfXl7ffztk92a9fPwYPHsysWbP45ptvGDt2LCtXrkSWZYYPH670bvTo0YOYmBi6du2KLMtIksTIkc9X4v5Z+vXrR1xcHIaGhqxZs0YZB/PZZ58REhKCJElYW1srA5ujoqIYNWoU+/fvJyYmRjkftVrNkCFD6N79v9L2u3btomXLlkqvTZs2bWjevDn29vY4OLxYsTZBEEqYG0dhc3/QqMB+EPT9FvQL7zYoyzL71pznUVQK3cfYUamaCR//cp4MtQbvNlaM6tAgR/uUM2d4sGgR5du0psqo9wolhoO3DqKHHhNbTCy4cVmRX1ns0vzl7OycqwR4WFjYc5cLf5bExMRC2c/LSkpKkmVZllNSUmRnZ2c5ODg4x3JZluWFCxfKkyZNeqH9Xrx4UZ4yZUrhBVoIdH2tX0Zhfc6KW2BgoK5DeK2I6118AgMDZfnxLVneOliW51SU5W+cZPnmiSI51j8HI+XVYw/Lm2edkmOT0uVJvv/IVlN/lefvvZSrbdr16/Ll5vZyWBMbOeHQoUKLodXmVvLYQ2MLbX8voig/18BZOZ97vuiRKWXGjBlDWFgY6enpeHt74+TkBMC+fftYuHAharUaKysrNm3a9EL7tbOzY9myZUUQsSAIgu5Y3tkNf/qAnAVOI6DbAihnVujHSYhN43RAhPZV67G29F59gqj4dLrZ1mB6j6Y52qofPyZywEDkzEws3n2Xih4ehRLD+QfnSVWn0qBSg4IblyEikSlltm7dmufyQYMGMWjQoGKORhAEoYRSpcPPb/HG7dOgZwBvLoZWY4rkULIss/ebEGQZXPo34J1NZ3iYlEGj6hX4ZnAL9PT+ewtJk55O5KDByKmpVHB3p8aM6YUWx5rz2tpK7SxffaxNaSISGUEQBKFseXQL1neEtMekG9fAZOJJqFCtyA538eg9Eh6mUaVuBd4/fZXY5ExaN6jMRu+WGBv+N4hYlmXuTJqE6vZtyjVuTJ1VK1/5Vesn9x0UHUQFwwqvXSLzegxpFgRBEF4PEYHwY3ft3DDNB/C36/dFmsTIskxEyAMkPdhWLo3Y5Ey6NK2O35g2mJbL2VcQ/8svpB47TtVJH2DtuxXJoPD6Ek5FnUItq2ldu+yXJHia6JERBEEQSr/MNPhlOFw7BJUbwuhAbaHHo0eL9LAXjtwhKjye6AbGnIt9zFuOtVkxOPeMummXLnF/3nyMHRyoOmZMoSYxAL5XtHXwBjcZXKj7LQ1EIiMIgiCUbpd2aye4U6eDRX0YcxSMX21iuecReuweJ365zsWKMgfiHjP1TRvGd8pd20iTns7tUaNArabK6NGFnsTIsszF2IuYGpjiWsu1UPddGohHSyXUihUrSvwEbA4ODspkdNk6deqkVJQGiIyMzDHhXPYsuk2aNMHGxoZRo0a98nkeOXIEJycn7Ozs8Pb2Rq1W51gfFBSEvr6+UqbhaYcPH8bJyQlHR0fat2/P9evXAfD398fW1pYOHToQFxcHQEREBIMHv36/8QhCiZSeCD+9pe2JUWeA6zj44J9iSWIy09Wc2H6NdEnmoJRO45oV8kxiAO6MG4/mcTxmnp5U7Nql0GO5m3yXR+mPmOCYu0bg60AkMiWUrhOZ7Blt83P58mU0Gg3Hjh3Ld6bgp8XExDBgwAAWLVpEeHg4ly9fpnv37vnOePw8NBoN3t7e+Pn5ERoaipWVFT4+PjnOY+rUqblKNDxp/PjxbNmyhZCQEIYMGcKCBQsAWLp0KX/99RfDhw9X3habOXMm8+fPf+l4BUEoJLHXYWULuBEIptVh/El4cxEU02y2B9aFkqXWsLN8JhXLG7L7/bwH2D7euZPUv/5Cv2pVLJctLZJYNodpZ1d3q+NWQMuySSQyxeTrr79WpuefMmWKUn/o8OHDvPvuuznarly5kqioKNzd3ZXp/sePH4+Liwu2trbMmTNHabt//35sbGxo3749kyZNUuoLPXz4EA8PD5ycnBg7dixWVlbExsYCsHnzZlq1aoWjoyNjx45VkpYKFSowe/ZsXF1dOX369DPPZ+vWrQwbNgxPT0/27NnzXNdgzZo1eHt706ZNG0BbXLJ///45aiS9qLi4OMqVK0fjxo0B8PDwwN/fX1m/atUq+vXrR/Xq1fPdhyRJJCYmAtryENmz+urp6ZGRkUFqaiqGhoYcP36cWrVqiXpLgqBr136H9e6QmQJtJ8EnV6GGbfEd/mwMt8MecdFQTbSRhh3j2mBilPtxUVZyCjFfzANJot6PPxT6IyWApMwkfK/4Usu0FtaVrAt9/6XBaztG5taw4bmWmb3ZncpDhqBJS+POmLG51ld6+230PbqifvyYe5Mm51hn9fNPzzyem5sbS5cuZdKkSZw9e5aMjAxUKhUnTpygQ4cOOdpOmjSJZcuWERgYqBRg/PLLL6lcuTJZWVl06dKFCxcu0LhxY8aOHcuxY8eoX79+jsc8X3zxBZ07d2batGkcOHCAdevWAdqelG3btnHy5EkMDQ2ZMGECW7ZsYfjw4aSkpGBnZ8e8efMKvH7btm3j999/Jzw8nNWrV+d6xJSX0NBQvL29C2wXHh7OoEGD0Gg0uWqFHD16FHNzc+XnqlWrolKpOHv2LC4uLuzYsYM7d+4AcO/ePQICAjhy5AhBQUH5Hm/Dhg306NEDExMTKlasqNSsmjNnDt26daN27dps3ryZgQMH5qhjJQhCMUt9BD+/A9HnoHIjeHc7VC7eyd9kWeaobzipkoYj5VWsfdeZRjXynmDvwaJFyBkZVP3gA4yL6Beg1edWIyPTp2GfItl/afDaJjLFzdnZmeDgYJKSkihXrhxOTk6cPXuW48eP51lI8Wnbt29n3bp1qNVqoqOjCQsLQ6PR0KBBA+rXrw+Al5eXkrCcOHGCgIAAALp3767UIzp8+DDBwcG0bNkS0BZ6zO6t0NfXp1+/fgXGEhQURLVq1bCysqJOnTqMHDmSx48fY2FhkeecCC86T0KTJk0ICQkhKSkJM7Nnz8ApSRJ+fn5MmTKFjIwMPD09Mfj3t54PP/yQRYsWoa//7GJwy5cvZ//+/bi6urJ48WI++ugjNmzYgIeHBx7/zrjp4+NDjx49CA8PZ8mSJVhYWPDNN99Qvnz5Fzo3QRBeUuhOCBgHWRlgbg3Dd4F5nWIP48KpKDJT1Fw10bDEyxFP25p5tovftZv4X37BYogX1d4vurErByMPAvBe88Kp1VQavbaJzLN6UPRMTPJdn5SUhIGFRYE9ME8zNDTE2tqaH3/8kbZt22Jvb09gYCARERE0bdr0mdvevHmTJUuWEBQUhIWFBSNGjCA9PR1t+Ym85bdOlmW8vb1ZuHBhrnXGxsYF3vRBW0jyypUrWFtbA5CYmIi/vz+jRo2iSpUqPH78WGn76NEjpVfJ1taW4OBg+vZ9dmn5F+mRAW1hx+PHjwNw6NAhrl69CsDZs2eVgbmxsbHs378fAwMD3nrrLWXbhw8fcv78eVxdtSP9Bw0alKOIJEBqaio+Pj4cPHgQT09Pdu/ezdatW9myZQujR48u8HoJgvAK0uJhS3+4GwRI0O5D6DoXCmkiuRcRfP4+s3dcxF5fn3dHO9CpWd6PxVX37xM9YwZS+fJU//TTIovn3INzxKXH0bxqc0wMTIrsOCWdGCNTjNzc3FiyZAlubm506NCBtWvX4ujomGePhZmZmTIINjExEVNTUypVqkRMTAy//fYbADY2Nty4cYPIyEhA+7gnW/v27dm+fTugvblnJxddunRhx44dPHjwANAmGrdu3coz3mnTpim9Otk0Gg2//PILFy5cIDIyksjISHbv3o2vr3YOg06dOrF582YlkfLx8VHG+UycOBEfHx/+/vtvZX+bN2/m/v37OY6R3SNz8uRJQkJCcnw9ncQAyrlkZGSwaNEixo0bB2gTwOwY+/fvz7fffpsjiQGwsLAgISFBSX5+//33XInl119/zeTJkzE0NCQtLQ1JktDT0yvxb5UJQql3+y9Y565NYirVhfeDwOMLnSQxN2KT8d1wkTYZBtTxrJNvEgNw+733ICuLqhPfR8+k6BKM5cHLAZjiPKXIjlEavLY9MrrQoUMHvvzyS9q0aYOpqSnGxsa5xsdkGzNmDG+++Sa1atUiMDCQFi1aYGtrS4MGDWjXTjs63sTEhG+//Zbu3btTtWpVWrVqpWw/Z84cvLy82LZtGx07dqRWrVqYmZlRtWpVFixYgKenJxqNBkNDQ9asWYOVlVWuGC5evEifPjmfux47dgxLS0ssLS2VZW5uboSFhREdHc2YMWO4cuUKDg4OSJKEi4uL0vtTo0YN/Pz8+OSTT3jw4AF6enq4ubnxzjvvvNJ1Xbx4Mb/++isajYbx48crA6mfpUePHmzYsIHatWuzfv16+vXrh56eHhYWFvzwww9Ku6ioKM6ePcvcuXMB+Pjjj2ndujXm5ubs2rXrleIWBCEfMZdh+7sQdx3MasOQ7dA4/zcPi9qdRymMXnyCd1RGpFY24P2++feix/n4kBlxg3LNmlJ15MgiiylFlcKVuCu0rNGSljVbFtlxSoX8ymKX5i9nZ+dcJcDDwsJerGZ4PhITEwtlP4UlKSlJlmVZ1mg08vjx4+Vly5bJsizL6enpskqlkmVZlk+dOiU7ODi88L49PT0LLc6XUdKu9fMorM9ZcQsMDNR1CK8Vcb3z8eimLP/YS5bnVNR+bRkky+lJr7TLV73Wdx+nyk1n/ibPmPC7vGLsH/LD2/n/v5Rx544c1sxWDmtmK6sexr7ScQvy86WfZbtNdnJQdFCRHudFFOXnGjgr53PPFz0ypdz69evx8fEhMzOTFi1aMHas9m2r27dvM3DgQDQaDUZGRqxfv/6F933w4MHCDlcQBCE3jQZOLIfABSBroHxV6LMabN7UaVjXHyTzf5vOUC8ZamXpUathJarWzf8FhOhZsyErixqzZmJQtUqRxSXLMouDFlO7Qm2cazgX2XFKC5HIlHJTpkxhypTcz0cbNWrEuXPndBCRIAjCC3gcCTtGwr1g0DPQDuRtO0kn42CedONhMgPWnkKSwSvLGCQNHqPyn6sm+c8/ST19mioTJlB56NAijW3ntZ1o0GBlZlVo1bNLM5HICIIgCMUvIxn2fQJX9oIsg+eX0HwAmL38BJmFJfReAgPWniZLlllhV5+bR6Po7G2DmYVxnu2T/viDe598ikHdulQbl3sOssK2JmQNAJ+3+rzIj1UaiERGEARBKF53z2pfqU57DGa1wPtXqPqGrqMC4O8bcQxZ/xdZMng1qUnk8Sism1ehaZvaebZPv3GDux9OAbWa2l8uQDIyKtL4gu8H8zDtIY3MG9HAvHgnAyypRCIjCIIgFA91BviPhsu7tT837QP9NoBBOd3G9a/rMUm8u/FvsmT4P1cr6px4RHoWOHXP/VYngKxSccd7BKjVWAwbhukTb44WleX/aF+5Fr0x/xGJjCAIglD0Lv8Ku8ZBRhKYWMCATdCgk66jUtyLT6P36pOosmTGdKhP6ziJyylq6ja1oFZD8zy3ifr8c9QPH2JsZ0eNaUWfWGRpsriZcBMrMyta1Sr6pKm0EBPilSC6rnj9PBwcHHLVVerUqRNnz55Vfo6MjMTOzk75+cyZM7i5udGkSRNsbGwYNWrUK5/nkSNHcHJyws7ODm9vb9RqdY71QUFB6Ovrs2PHjjy3v3nzJq6urjRq1IhBgwaRmZkJgL+/P7a2tnTo0IG4uDgAIiIilBmCBUF4QVf2wYausG0olK8CruPg0xslKon58+pDeq86gSzLjHFrwMTW9bl8Ohp9Qz26jWme5zYZN2+SuG8/emZmWP38E1IxVN3+58E/JGYmMsZhTJEfqzQRiUwJoutEJrsKdn4uX76MRqPh2LFjpKSkPNc+Y2JiGDBgAIsWLSI8PJzLly/TvXt3Zdbil6HRaPD29sbPz4/Q0FCsrKzw8fHJcR5Tp06lW7f8J9CaOnUqU6ZM4dq1a1hYWLBx40YAli5dyl9//cXw4cPZunUrADNnzmT+/PkvHa8gvJZSYuHHN8FviPaNpC6zYWIwvLkIiuGm/zxkWWaS7zm8fziDRXlDAt5vx/QeTfl11XmQoc1bDShnkvvBhazREPPl/8DAgDpr1xbp7L1PWhOyBhMDE7rW61osxystSsan6TWQXY7A0dGR+vXrK9P2Z1u5ciVRUVG4u7sr68aPH4+Liwu2trbMmTNHabt//35sbGxo3749kyZNolevXoC2bpCHhwdOTk6MHTsWKysrYmNjAW0pgFatWuHo6MjYsWOVpKVChQrMnj0bV1dXTp8+/cxz2Lp1K8OGDcPT05M9e/Y813mvWbMGb29v2rRpA2iLPPbv358aNV7+zYS4uDjKlStH48aNAfDw8MDf319Zv2rVKvr166cUw3yaLMscOXKE/v37A+Dt7a3M0qunp0dGRgapqakYGhpy/PhxatWqRaMiqlwrCGVOZir4vwdLGsGtU1CxDow7AR0+Bv2SM5pBpc5iwNrT7DkfRSUTQ3aOb0vTWhW5c+URj++nUsXSFIcu9XJtJ2dl8WDxElJOnKDGZ59i6uxULPHGp8cTHBNMFeMqlDcUxWqfVHI+VcUsYOk/uZa94Vyd5p3qoMrM0mbkT7FpU4s6zSuQlpzJge9Dc6x7++Nnf5jHjRvHuHHjUKlUdO7cmY8++ijH+kmTJrFs2TICAwOVIotffvkllStXJisriy5dunDhwgUaN27M2LFjOXbsGPXr18/xmOeLL76gc+fOTJs2jQMHDiiVsC9fvsy2bds4efIkhoaGTJgwgS1btjB8+HBSUlKws7Nj3rx5BV6zbdu28fvvvxMeHs7q1atzPWLKS2hoKN7e3gW2yy4U+aTsopFPF4qsWrUqKpWKs2fP4uLiwo4dO7hz5w4A9+7dIyAggCNHjhAUFJTnseLi4jA3N1eqZNepU4d79+4B2tIO3bp1o3bt2mzevJmBAwfi5+dXYPyC8NqTZbh5DHZNgMS7YFgeOs+GNuN1HVkuKnUWniuOczM2hXqVy7Pvg/aYmRgia2RO/nIdk4pGvPNZ3hPNxa75lkc//ohB7dpYDBlSbDHPOjULAC+bgv/ffd28tomMrkyePJnOnTvTu3fvAttu376ddevWoVariY6OJiwsDI1GQ4MGDahfvz4AXl5eSsJy4sQJpchj9+7dsbCwAODw4cMEBwfTsqW2HkdaWprSW6Gvr0+/fv0KjCUoKIhq1aphZWVFnTp1GDlyJI8fP8bCwiLPCZledJKm7EKRT0pKSsLMLPcsmpIk4efnx5QpU8jIyMDT01NJSj788EMWLVr0zCrech6VwbPj9fDwwMPDA9AWvOzRowfh4eEsWbIECwsLvvnmG8qXF78NCYJCo4E/5sKVX+FRBJhWh/YfQedZJeYR0pMS0zLpsfIEdx+n4VjXnJ3j26Knp/33f+Tny8TdS6bz8KYYlct9e0wLDSX2u+8AsFy+DMmgeG6h6iw1J+6doJx+Od5t+m6xHLM0eW0TmWf1oBga6ee7PikpCZMKRgX2wORl06ZN3Lp1i9WrVxfY9ubNmyxZsoSgoCAsLCwYMWIE6enped6Es+W3TpZlvL29leKNTzI2Nn7mTT+br68vV65cwdraGtBW5Pb392fUqFFUqVJFqa4N2ora2b1Ktra2BAcH07dv32fu/0V6ZADatGnD8ePHAW117+zq1WfPnlUG5sbGxrJ//34MDAxyVL2uWrUq8fHxqNVqDAwMuHv3LrVr55wjIjU1FR8fHw4ePIinpye7d+9m69atbNmyhdGjRxd4vQThtXBxB+z7CNITQN8IPBeAy0gwMtV1ZHl6lJLJ+1uCufs4Ded6Fvwyro2SxCQ8TOXK6fsYGuvTxDX3o29Nejp3Ro8GWabalA8p7+BQbHGvOb8GtUZN30Z90SuByaGuiStSTIKDg1myZAmbN2/O94NoZmamDIJNTEzE1NSUSpUqERMTw2+//QaAjY0NN27cIDIyEtA+7snWvn17tm/fDmhv7tnJRZcuXdixYwcPHjwAtInGrVu38oxh2rRpSq9ONo1Gwy+//MKFCxeIjIwkMjKS3bt34+vrC2jfWtq8ebOSSPn4+CjjfCZOnIiPjw9///23sr/Nmzdz//79HMfI7pF58uvkyZOEhITkSmIA5VwyMjJYtGgR48aNA7QJYHaM/fv359tvv82RxIC298Xd3V15o8nHxydXovX1118zefJkDA0NSUtLQ5Ik9PT0SvxbZYJQLGLCYHVL7ViY9ARo0hM+i4S2H5TYJObw5Rg8l/9JUORj5r9lh/+E/3piAI78fAWANm81RE8/9//RD5YvJ+txPCYuLlQZU7xvDQVcC0Bf0ucTl0+K9bilhUhkisnq1at59OgR7u7uODo6MmrUqFxtxowZw5tvvom7uzsODg60aNECW1tbRo4cSbt27QAwMTHh22+/pXv37rRv354aNWpQqVIlQDu+49ChQzg5OfHbb79Rq1YtzMzMaNasGQsWLMDT0xN7e3s8PDyIjo7OM86LFy9Ss2bNHMuOHTuGpaUllpaWyjI3NzfCwsKIjo5mzJgxmJmZ4eDggIODA8nJyXzyifYfXI0aNfDz8+OTTz6hSZMmNG3alOPHj1OxYsVXup6LFy+madOm2Nvb07t3bzp37lzgNj169CAqKgqARYsWsWzZMt544w3i4uJ47733lHZRUVGcPXtWSW4+/vhjWrdujY+PD0OK8Zm4IJQ4STHw+xxY1xFir0L1ZjDpPHhthXIlM4EB2PL3Ld7zOcujlEw2j3JlWOucE9zF3k0i6mo8huX0adYh9wy+cmYmyUf/1L6ltGJ5sdY3Co4JJi49jhG2I6hgVKHYjluaSM96VFFaubi4yE/OawLaAa9NmzZ95X3nN26jOCUnJ1OhQgVkWeb999+nUaNGyngRfX19DAwMOH36NOPHj8817qQg3bp1KzFVr0vCtX5RhfU5K25Hjx6lU6dOug7jtVHqrneWGvZNgZCtoMmCpr2h5Who4KbryAo09YdDbLuqQl9Pwm9Ma1paV87VZtuXZ4i9k0ynoU2w7WCZa/39BV/yePNman35Jeb93imOsBV9AvqQmJnI/nf2l/i3lYrycy1JUrAsyy55rXttx8iUZuvXr8fHx4fMzExatGjB2LHaImW3b99m4MCBaDQajIyMWL9+/Qvvu6QkMYIglAAaDZxeBUcXgSoFDEzgvcNg6ajryJ7LmsDrbLuqwkBPwn98Wxzqmudqk5muJuFhGqbmRjRrl7s35tHWrTzevBnzgQOKPYk5FHmIm4k3canhUuKTGF0SiUwpNGXKFKZMmZJreaNGjTh37pwOIhIEocy5/Tf4eUFqHEh6YD8Ieq0Ao9JxQ93y9y0WHwzHQA/2fNCOZrUq5dnu7z03UKVn0et9eyS9nI+MspKTebDoa5Akqk6YUBxh5/B10NeAqKtUEJHICIIgCP/JUsHJFdpeGI0KGrhDv41gWkXXkT2XrCwNC/Zf5seTkbRuUJl+ddLyTWLuXI7jYuBdGrvWoHYji1zroz79DDkjg0r9+2P41NjBonbq3iliUmOwrWJLk8pNivXYpc1rlcjIslysg7SE10tZHG8mvEZkGY5+BWfWQdoj7ZtIXedAtdJzE32YlE73FceJS8nkLcfaLOpvz+kTx/Ntf8o/AlkGh851c61LDQ4mOTAQfXNzas6eVZRh52lR0CIAZraeWezHLm1em0TG2NiYuLg4qlSpIpIZodDJskxcXBzGxsa6DkUQXlzYHtg7WZvASPrw5hJwLV3zJV1/kESvVSdIV2no1KQaSwc4oJ/Ha9TZYu8lE3s3mfKVjKhulfstyqjPpgJg+c0K9IyMiizuvFyKvcSNhBtYVbTCrqpdwRu85l6bRKZOnTrcvXuXhw8fvtJ+0tPTxc2qmJS2a21sbEydOnV0HYYgPL+UWNgyAKL+LdnS+E14Zz0Yl663BWMS0um96iTpKg1j3BowvUfBbw7+/sMlADoNzd3jlHHtGqq4OIzt7TF1dS30eAuyLVw7P9g37t8U+7FLoxKfyEiS1ACYAVSSZbn/y+7H0NBQmdb/VRw9epQWLVq88n6EgolrLQhFRJbh6kE48Dk8vgkW1uC1Darb6DqyFxadkMabK46TpspijFv950piYu8k8eheChUql6O+fbUc62RZJurzaejp62P59aKiCjtfFx9eJOB6AP0a9aOhecNiP35pVKQT4kmS9IMkSQ8kSQp9anl3SZLCJUm6LknSM4djy7J8Q5bl957VRhAEQXgOGg38MQ8W1gHfQSBnwYCfYPL5UpnEBN96RMfFR0nJVPNB5zeY3qPZc233994bAHT0yt0bEz1zJumXLlH5/0Zg9G9JluI05egUJCTG2o8t9mOXVkXdI7MJWA38lL1AkiR9YA3gAdwFgiRJ2gPoA08XAxopy/KDIo5REASh7AvbA3snQdpj0DeELnOh9XgwLD2Pb5+09s/rfPVbONUqGLFqiBOtGzzfW1XJjzOIvBiHnZsl1s2r5liXlZJCws4AJGNjqvxb9qQ4HYw8SExqDDYWNtSqUKvYj19aFWkiI8vyMUmSrJ9a3Aq4LsvyDQBJkvyAvrIsLwR6FWU8giAIr517IbBtKCTe1f7cpId2HEy50jvd/f/2h7Hu2E0M9SW2jG5N4xrPP6bn7G+RIIN959zj2e7PmQuyjHn//ugVU2XrJy0OWqz9s+PiYj92aaaLMTKWwJ0nfr4L5DuaSpKkKsCXQAtJkqb9m/Dk1W4MMAa09X2OHj1aaAE/KTk5ucj2LeQkrnXxEde6eBXH9TZOi8Hqlh+17h9BBpLMGnHZ5kPSTOvA6bMFbl9S7biaya83VBhIMNO1HFGXg4m6nH/7J691VqbMlWMykj6cvxIEV/5rp3f/PlV//RXZyIgrbVpzpZj/PYSnhROTGkMdwzpEnoskkshiPX5h0NX/I7pIZPJ69znfCThkWY4DCuzjk2V5HbAOtLWWiqreQ6mrkVKKiWtdfMS1Ll5Fer3THsPeDyFst/ZV6lZjkNp+QEXzevn/xlhKfLnvMr/euIGxoR6HP+qIpUXBsww/ea33rTkPxNG8Yx06dGqco11Er15kApb/+xLbLl0KP/gC/PDbDwB82eVLnGo4FfvxC4Ou/h/RRSJzF3hy9qE6QJQO4hAEQSg7VGnwx1wI2qidkdfIFAb+DG8U/025KKw6fI31x29Q0diAXe+3e64k5kmyLHM3/DGSBK375nwb6LHfNjKvR1C+tSuVehX/CIeMrAwiEyJpVrlZqU1idEkXiUwQ0EiSpPrAPWAwMEQHcQiCIJR+sgyhO7S9MJnJgAROw+HNr8HQRNfRvbKENBWTfM/x59WHeDarwYrBjpQ3evFbV9CvN1FnaqjvUBXDcvrKcvXjxzz89lvKNWpE3XXrCjP05+Z72ZfHGY9Z5Fb8r3uXBUWayEiS5At0AqpKknQXmCPL8kZJkiYCB9G+qfSDLMuXijIOQRCEMiniKJxcDjeOQrmK0KAT9FwGVcrG/COXoxMZuPY0SRlqWllXZs1QJwyfMVvvs4SdjEKSwH1YztfM777/PlkPHlDri7nFPoMvwK2EWywLXkadCnVoU7tNsR+/LCjqt5a88lm+H9hflMcWBEEos+6Hgv978PAKGFUAzwXgMgqMSn8PTLZT12MZ/sMZ1BqZbrY1WDPECYOXTGLSU1SkxGfi0LkOJhX+S1YS9u8n7Z9zGFSrRgUdjRGb99c8ZGTesxPTpb2sEj+zryAIgvCve//Avo8g6pz256qNtRPa1Sh4NtvS5I+w+4z5ORiNDINb1uWrfvavtL+LR7Wvnr/RsoayTM7KInrWLJAk6m36USc1+KKTowm6H0QFwwq80/idYj9+WVGmEhlJknoDvd944w1dhyIIglB4NFlwfCkEfqn9uVId6L2yzAzkfdI/tx/zyS8XkIFPPBvzvvur/X+emazh0q83MTU3omb9SsrymK+/Rk5JpWLPnpRrqJtHcdNPTEdGZoz9GPSkIp1ov0wrU4mMLMt7gb0uLi6lq2yrIAhCfq79Ace+hjt/Q7Wm0P1/0LCzrqMqdBqNzLLfr7LhxA3MjA3ZMa4NzlaVX3m/Dy5q/2zarrayLCspiXhfPyRDQ2oumP/Kx3gZdxLvcDbmLBWNKjKs2TCdxFBWlKlERhAEocxIjILN/eBBGBgYQ+9vwMkbdPAIpKg9TMpgwNpTRMalUs+iPL5jW2Np/urjfdSqLGVCY5vWNZXlces3IGdmUvvrReib6GZc0ZE7RwCY4ToDAz1xK34V4uoJgiCUJOkJsHeytjaSnKUdBzP0F22F6jLoxLWHjPk5mNTMLGxqmhEwoS0mL/F6dV4uHr2HnAXVrStSqZp23pn0GzeI8/HBtH17KvXpUyjHeVEZWRlsvbyVppWb0qNBD53EUJaIREYQBKGkuB8KG7qAOh0MTKDb/6DlSF1HVWR8z9xm2k7ts5/2jaqw0bsl5Qz0C9jq+cgamX8O3gKgVa/6yvJ7kyZBRgZVP5hYKMd5Gf339CcqJYrPWn6msxjKEpHICIIg6FLyQzixXNsTE7JF+zq12yRwn14mHyNlC72XwPLfrwIwqfMbTPFoXKhvDqWnqpAkMCwP9Wy1Y21S/v6bzOsRGFpaUt7BodCO9SL2Xt9LZGIkjc0b07le2RvrpAsikREEQdAFjQZOLIOjC0GjBkkPWo6Cjp9Bheq6jq5IBfxzj6k7L1DR2IBN/9eSTk0K93w1WRrOH75DWpIKK3cJSZLQZGRwd+IHANT6+utCPd7zkmWZL89o3zxb2mmpTl75LotEIiMIglDMTFLuwioneHxTu8D2He2kdpUsdRtYEVNlaRjz01kCwx9S29yYgAntqFHRuNCP88/BW/xz8Da1G5tToUYiAPc++QRNUhJm3btj6qybekY+l3xIUaXQrnY7rCtZ6ySGsqhMJTJiHhlBEEq0tMdwahUtz67QDuSt/AYM9IGadrqOrMhdi0liwPeniU9VUbWCEQET2hZJEpOl1vDPwdvIGhmnblbcfHiRrORkkgOPolfRDMsliwv9mM9DlmW+v/A9eujxv/b/00kMZVWZSmTEPDKCIJRImWnw26dw/Qgk3SOhki0WnSZCi9ejXu7ZW48Ysu5vMrM0dLGpznfvOmNkUDQTwF09cx9VRhbmNcpjZVuFm0fhsa8vqNVYLl+OZKCb296vN34lWZXMu03fpbLJq8+PI/ynTCUygiAIJYomC/6YC399qx0HU6E6DAvg/B09OrXopOPgisfDpAze3/IPmVkaRrS1Zm4f2yI9XtC+SAA6ejUGwODmTeJ++BGTFi2o0K5dkR47PzEpMSz8eyH2Ve35yOUjncRQlolERhAEobBlqeHPr+HUN9pXqfWNoNVY7TgYAyO4c1TXERaL4FuP+Gj7eR4lZ/K/t+0Y4mpVpMe7fyOBpLh0KlUzoY6NttfDfN16NI8fU/27b4v02M8yOXAySaokPnT+EEM9Q53FUVaJREYQBKGwyLL2FepjS/4dyCuBTU94ex2Uq6Dr6IrVlr9vMWtXKBblDfl5lCutG1Qp8mPeufwIgA6Dtb0x8Tv80X/8GOPmzSnv6Fjkx8/L39F/cynuEnUq1MGlhotOYijrRCIjCIJQGKIvwI7/g/9n776jo6jaOI5/Zze9J5DQIfTee2/Sm4KAoIgooCCK2FEs2H1FEanSRXqXJr0pvfcSCC0J6b1uu+8fEyMqJUB2Z5O9n3M4O7M7u/tzhc2TmXufG3cFitaE7j9CmeYQWEnrZDb3ze8XmLEnFJ0C3/erY5MixmK2cG5vOMUq+FKmeiHMiYlEfvEFAigxaZLV3/9ePtn/CQBft/xaTre2ElnISJIkPY7k27DqJbixT90v1xaeWw06x1vN2GS2MPzXo+y8GIO7s461r7agclFvm7z3nytCSEsy0PzpigBEvD8WkZlJZpMmuBQvZpMM//bbld8ITw2nsn9l6gTV0SSDI5CFjCRJ0qMwZsK6UXBmJSDAqwh0+x6q9tA6mSZuJ2UwZO4RLkalEOjlyu+jW1LY29Um720xWzj3RwR6Jx3l6wWSdeUKqXv3ovPxIfm5Z22S4W7+d0RtvPdJ0080y+AIZCEjSZL0MCwWuLIdNr0NiTfUJQWeGA+NhmqdTDOXo1J4ZuZBkjMMtKhQmLkvNMAlj9ZMyo2jv1/HYhZUbVYUnV5HzKRJKK6ulF29ittXrtgsx50uxV8i2ZBM/aD61AysqUkGRyELGUmSpNy6sh1WvgSZieBfFp5ZCpU6OeRlpL988/sFZv9xDXdnHRtfb2WzS0l3OrsnHIDmfSuQuG49Kdu2U/i1UbiULAkaFDIx6TG8tvM1PJw8+LzF5zZ/f0dToAoZ2dlXkiSruH0afhsFkafU/RpPQ8/J4OKhbS4NGYxmBs09zKFr8bg56Zj+XANNipiYsBQyUowULuWFPj2ZyI8/BsCrTRubZ/nLW3ve4nbabcbUG0Mp71Ka5XAUDyxkFEXRCyHMtgjzuGRnX0mS8pQhHZYOgNDd6r5fGeg9C0o31jSW1qKSM+n+0x/EpBoo5uvGulHNCfTO++UGcuPElpsANOlVjqhvv0VkZuLVvj3u1a3beO9e9kfs50T0Cfxc/Xi++vOaZHA0uTkjc0VRlJXAPCHEeWsHkiRJ0txf42A2vwfxoeBdDHpNgwrttE6mueuxafSa+idJGSaeqBLEzOcboNNpM63YYhGEXYynXN1AihUycXX9BhQ3N4p/87UmecwWM+/ueReAj5p8hJOuQF30sFu5+ZRrAc8AsxVF0QFzgaVCiGSrJpMkSbI1swmOzVOXFTCkqmdgnl0JFTtoncwuXItNpf/PB7EIeL19Bd7sUFnTPCe23iAjxUjFBkUIG/kKCEGRsWPRe9v+EhfA5BOTSTIkUcqrFB2DO2qSwRE9sJARQqQAs4BZiqK0ApYAE7PP0nwuhNBmSLgkSVJesVjUjrzbPoGMOECBmv2g50/g7K51Os0JIXhtyQk2n43Ew0XPkmFNqFHCV/NMxzbfQNEplPBN5vrFi7hWqoR//36a5DFbzKy8vBK9oueXLr9oksFR5WqMDNANGAIEA98Di4CWwCbA8dpWSpJUcCSFw+J+EHVW3S/VBJ6eC74ltM1lJ+LTDPSZvo9rsen4uTuz7OUmVC7qo3UsQo5EYsw0U6ZGAAmzZqO4ulJ6zmzN8my6tokkQxLv1H+HQI9AzXI4otxcWgoBdgHfCSH233H/yuwzNJIkSfnTpS1qU7uMRHUcTJ85EKzNCsn2KCQqhSen7iPNYKZOKV+WDW+Kq7Pt+sPcz8ntYQDULhZN0tR1+Pbri1OgNgXEzps7+fbIt5T1LcvAagM1yeDIcjVGRgiRercHhBCv53EeSZIk64u+BIv7qg3t/INh0BoIqubQ/WD+LSQqmW4/7cNgtjC4aRnG96qhdaQcmWkGYm6m4O7tTMbET0AIAp7VpoNvVFoUb+5+E7Mw82ObH+UAXw3k5l/tVEVR/P7aURTFX1GUudaLJEmSZCXGDFg1DKY1VouYEvXhlf1QtIYsYu6w7MhNek3dj6uzjnHdqtpVEQNwaP01ACoXS8EcG4tz2WDcKtl+lIMQgpe3v4xZmHmpxks0KCpXt9ZCbs/IJP61I4RIUBSlrvUiSZIkWcGppbB+NJgywdkDuv0AdQZoncquCCEYMv8Iuy/FUL+MPz/2r0OpAPtq+ieEIPxSIp5+LhRa+QkCKDlxoiZZpp6cytXEq5TyLsXoeqM1ySDlrpDRKYriL4RIAFAUJSCXz5MkSdJeVgpsfh9OLAQUqP8CdPkOnFy0TmZXopIz6TN9P2EJGfh5OPPLkIZ4uTlrHes/Ym6mkHA7jeZFQxDxsbjXr49blSo2z3Ez+SY/n/4ZZ50zczvNRVG06aUj5a4g+R7Ynz3dGqAv8KX1Ij06uUSBJEk5LBbY9hEcnaNeUmo4FFq+DT7FtE5md9adCmfMslOYLYLGZQNYNLQxTnr7vNS2f9UVUMDl3D7Q6yk56UdNcvx4/EcUFL5p+Q1FPYtqkkFS5aaPzAJFUY4BbQEF6G2vHX7lEgWSJAFwZQesGAJZSaB3gb6/QPUntU5ll/4IieH1JSdRFPigaxWGtyqvdaR7MhnMhF9OxNkZOHOEwiNH4FS4sE0zCCFYcXkF225sY3jN4bLxnR3I7SWii0DCX8crilJaCHHTaqkkSZIeRUaCWsCE7lL3qz+lLi3gwIs73s+mM7cZvfQEAR7O/DyoAQ3LBmgd6b4O/hYKQKnYgyiA/6BBNs8w8dhE5p2bRxX/KrxU8yWbv7/0X7lpiPca8AkQBZhRz8oI1KULJEmStCcEXNwAe76FyDPg5g8DFkOZZlons0sms4Xn5hziYGg81Yv7MG9IQ4I0WvQxtywWwfk/I1CEhRJnVuPesAFO/v42zbD9xnbmnZuHq96VGR1m4OEsC2R7kJszMqOBykKIOGuHkSRJeihCwJ8TYf9kyIgHn5LQ+VtoNAx09tG4zd5EJWUP6k3MoJS/OytfaYa7i/1/VjfOxmLMNBEYfxZnUxpFP/7Ypu8fnhrOe3+8B8BPbX+ikHshm76/dG+5KWRuAUnWDiJJkvRQruyCNcMgLUbdbzEG2n4IevubaWMvNp6J4I2lJzGaBfVK+7F4WBPc7KRT74NcOhiJd3oYpW5ux7tzJ9wqVrTZe2eZs+i/vj8Gs4Eh1YfQrIQ802dPclPIhAK7FUXZCGT9dacQ4gerpZIkSbqXrBRYMgCu/6Hul2sLvaaAb0ltc9m5fVdieXXRCQBeb1eBMR0q5Zspw0aDmeunYmh6ZjouxlSKfbXcpu+/5+YekgxJtCnZhjcbvGnT95YeLDeFzM3sPy7ZfyRJkrRxeSv8/i4kXAOf4vDMEiheR+tUds1ktrDpbCTvrTyNh4ueaQPr0aZKkNaxHsrlQ5GIrEzMFh1ebdqg97DN2BQhBFeSrvDxgY8p4VmC79t8b5P3lR5ObqZfjwdQFMVTCJFm/UiSJEn/EnNJPQsTfxUCykGfuVCzj9ap7N75iCQGzTlMXJqBuqX9+OmZunbXqTc3Dm+4hsXJDYveiSLvvG2z9113dR3fHv4Ws8XMtCem4aKXv8vbo9zMWmoKzAG8gNKKotQGXhZCjLR2OEmSHFxqNKx+GUJ3qvsVnoB+v8rp1Lnw24lw3lyhNrmrWcKHRUMb4+GS/5qypyZmkpGQjqshieKdmuMSHGyT972ZfJPxB8ZjtBh5o94blPMrZ5P3lR5ebv5W/wh0AtYBCCFOKYrSypqhJElycBYLbP0IDk5R990DoPuPUL2XprHyAyEEn647xy8HbgDQr0FJvnqqpt126n2Q0zvDEDonytzYiv87b9jkPTNMGby+83WMFiNVA6oyuPpgm7yv9GhyVZ4LIW79a1CY2TpxJElyeHFX1XEwV7aDoodWb0GbDyCfDEzV2sy9ofxy4AY6BcZ1r8oLTcui0+Xfz+763ksoFmdKuMfiXr26Td5z/P7xXE26ioeTBzM6zMBJl//OZDmSXE2/VhSlGSAURXEBXgcuWDeWJEkOx5gJG9+CU0vUHjAt34Zmo8Ddtk3P8ishBOtORfDDtkv4uTuzdHgTqhTz0TrWYzFkmjDEJeCfmUC5n76zyXtGpUWx4+YOFBSmPTGNADf77nYs5a6QeQWYBJQAwoCtwKvWDPWo5KKRkpQPCQHH5sPWcWBIBe9iMOR3CCirdbJ8IznTyMBZBzkbnky1Yj7MfL4+Jf3z/ziiK+sO0+DI15jK1sCtwms2ec/pp6aTac7k02afUr9IfZu8p/R4cjNrKRZ41gZZHptcNFKS8pmkMFg2CCKOq/sVOsDTc8Etf59JsKXbSRl0+fEPEjOM1Czhy+qRzXDOp+Nh/i1y3XYC9c5UGPe61d8rw5TB8K3DORlzkoFVBtKnopwVl1/cs5BRFOVdIcT/FEWZjLq20j8IIaz/N0uSpILJlAV7/gd//gjCpJ6FGbQWgqponSxfOReRRN8ZB0g3mOlSoyiTB9TNt4N6/82SlcVFj6bcbF6Tms2bW/W9hBA5RUz9IvV5u4HtpnhLj+9+Z2T+Ggdz1BZBJElyECFbYVN2U7vy7aFIDWj/kVxa4CEduBrLs7MPYREwpFkZPulZQ+tIeerCxIUIJRj3QD+rv9e0U9M4GXOSwu6FmdlhJs7y72K+cs9CJvsyDUKIX2wXR5KkAkkIOL8Wdn4JcSGgc4KnfoZa/eVspEdwJTqVVxcdR1EUJvarxVN1C9byDIaICOLWb4Gar1C3p3XP0m0K3cSMUzNwUpxY2HWhbHqXD+WmId42oK8QIjF73x9YKoToZOVskiQVBEnhsH40XNmm7rv5QaevoWY/WcQ8JCEE49efZ9mRmzjpdSx/uSn1yxS8WV1Rn39BvH8VFATl6lpvOYWwlDDG7RsHwNT2UynhVcJq7yVZT25mLQX+VcQACCESFEXJXwt1SJKkjYubYNUwMKYCCjR9FdqNA2d3rZPlO0azhefmHOJQaDz+Hs6seKUZFYK8tI6V50zJyaTs3kNMky/wLeKBk5VW5043pjNm9xgQ8GGjD+WK1vlYbgoZs6IopYUQNwEURSnDXQb/SpIk5TCkw47xcGgGBNWAwMrQ4g0oVkvrZPmS2Wyhz7T9nA5PopCnC5tGt6CIT8EsBqO//R8C9UxdjdbWuWSWkJnAs5ueJSwljO9af0enYHmBIT/LTSHzIfCnoih7svdbAcOtF0mSpHztzEpY/zoY0qBKD3hqOrh6a50q38rIMtFt8p+ExqZR0t+ddaNaEOBZcMdxpGzdSpabP06BhandrlSev36WOYu+6/sSlR7F0JpDZRFTAOSmj8xmRVHqAU0ABRiT3VtGkiTpb1d2wOaxEHtJ3S/bCrp9L4uYx5CcaWTEwmOExqZRtZg3G19rgU5XMKZX303W1aukGZw5Uec1KtUvkuevbxEWBm4cSFR6FA2LNmR0vdF5/h6S7d2vj0wVIcTF7CIGICL7tnT2pabj1o8nSZLdS4+HNS+r06pB7QnTe6ZayEiPbPv5KCZuv8y5iGTe7liJV9tWQCnAg6OFwUDsjJ+JKN6MTPfCCJG3IxiEELyz5x0uJ1ymiEcRZnaYmaevL2nnfmdk3kS9hPT9XR4TQDurJJIkKX8wG+HwTNg/BVIioHg9aPyynFKdBybtuMzEbSHoFJgysC7daxXXOpLVxUyZQvL69aS0/gSAyk2K5enrH7h9gK03tuKqd2VOpzlyIcgC5H7/J7PnSvKSECLUFmEkScoHMpNgyzi1L0xWMhSuBH02QbB1u686AiEEbyw7yW8nI3B10rF4aGPqBxf8RQstFgvxvywAnY5EfRDOLnqCyuTdJcmkrCS+OfwNTooTC7osoIxPmTx7bUl79ytkxgIrgJVAvfscJ0mSIzBlwaGfYe//ICtFva9sK+gzB7xkR4bHlZpl4pmZBzkbnoSvuzOrRzSlfJBjjC+KmzYNkZWFsUN/LEYoU9k/zy6j7UjawZfrvyQmPYZJbSdRrVC1PHldyX7cr5CJVxRlF1BOUZR1/35QCNHTerEkSbIrIdvVcTDp2eP8fUpA71nyLEwemr7rCmfDkyjl787mN1ri6eoYbfKFECQsWgyKwq2K3eF8MjVa5U1jut9Df2dt4loA/tfyf7Qu1TpPXleyL/crZLqinon5lbuPk5EkqaDLSIQNb8K5VeAZCFV7gn8ZaDsOnN20TlcgmMwW5u67xtTdV2lavhBzBzfE3cU6TeDsUezUaZgTEvBo1Ii4qCz8inpQqtrjX067lnSND/78AIBX67xKl3JdHvs1Jft0v0JmjhBikKIos4QQe+5znN1QFKUH0KNChQpaR5Gk/O/KdlgxRB0HU6UHPDUDXAteJ1ktRSdn0mvqPm4nZdKpehF+GlAXVyfHKWKEEKTu24fi6kqJadNIefsQVZsVe+zLSrEZsTy36TlMwkQLrxa8UvuVPEos2aP7NSSon93F91lFUfwVRQm484+tAj4MIcR6IcRwX19fraNIUv5lyIDlz8PCPmoRE1QNWoyRRUwei0rOpP33e7idlEntkr5MHVjPoYoYgPQjR8g8cYLCo17lytlkAHwCH79j8czTM0k2JFPFvwr9Avo99utJ9u1+Z2RmAJuBcsAx4M4SWWTfL0lSQXJpM6x4AUwZ4OIFT05TLyfJ6dR5an+4kZE7d5NuMNOiQiHmvtAIJ33BbXR3N+bUNG4NfxmcnfEfMJBdk88DUK5O4cd63Uvxl1h7ZS1FPIowvcN0zh46mxdxJTt2z0JGCPET8JOiKNOFECNsmEmSJBvzSL0Ja0fAycXgUQjqPgudvwG9Yww4taXVx8OYecYAQMuKhZn7QkOcHayIAYj/dQEiMxPPli3BzZ2Ymym4ujsRUOzRz/xtCt3E98e+x1nnzLxO8yjs/nhFkZQ/3K+zbzshxE4hxAhFUcoKIa7d8VhvIcRq20SUJMlq4q7CyiE0vH1K3a87SF1WwMlV21wFUGqmkRl7Qpm6+woBbjBjcBMalS2kdSxNWIxG4mb8DEDgqyM5ueMmQkD5+o8+jf9M7Bne/+N9BII5HedQyifv12mS7NP9Li1N4O/+Mav4Zy+ZcYAsZCQpvzJmwOb34dgvgCDLpRBuvSdDlW5aJyuQDl+LY9Ccw2SZLHSrWYyuQUkOW8QAxGb3jfHp0R33OnW4MeEYADXbPNpq1zeTb/LC7y8gEHzQ+AMaFWuUl3ElO3e/Qka5x/bd9iVJyi/irsLMNupAXidX6PglB9Mr0qZKG62TFThCCD7fcJ65+64D8HT9Enz3dG327MkXE0GtJmmd2pqsyNixAMSFp+LkoqNwyYe/rBSdHs1zm57DYDHQv3J/BlQZkKdZJft3v0JG3GP7bvuSJNk7sxGOzYNtnwAK1OgDvaap/WB279Y6XYETnpjOkLlHuBydik6BD7tW48UWwQV64cfcEEYjpphY3OrUwSkgACEEJoOFcnUCH+n1Jh2bREJWAiW9SjK20dg8TivlB/crZP7q6Kvwz+6+ClDW6skkSco7V3epU6qzkqFYHXVZgcKy35K1GEwWhi84xuXoVCoGebFwaGOK+MgGggCJq1aDwUDh4cMASIrJwGIWFK/o99CvlW5M53z8eVz1rvzY9kf0Oseavi6p7lfI9Lpje8K/Hvv3viRJ9kgIdTr1+bXqfqXO0H8R6OXKv9YghOCPkFgm7wzhXEQyr7Qux3udqzj8WZi/mNPTif7uO5yKFcOrbVsAjmxQ55EElHi4y0pbr29l9pnZXE28ypT2U6gcUDnP80r5w/2mXzv2RVxJyu+izsHSZyHhGrh4wlM/Q9UeWqcqsCwWwchFx9h8Lgo3Jx0T+tbm6fqPNni1oIqdPAVLWhq+T/fJKe7CLyeAAsXK+eT6dY5FHuPtPW8jEHzW7DNalWxlrchSPiB/LZOkgij8GCx9DlIiwLMIjDwAno47S8baopIyeH7uES5FpeDpomfliKZULSY7jN9JGAwkLl8OikLgyJGAWvylJRrwLuSGLpe9dMJTwhm6dSgCwZh6Y3iq4lPWjC3lA7KQkaSC5Mwq+PMHiA0Bd3/ovxgqdwGd4zVcs5WrMSn0mLyPdIOZwl4u/PZqc0r4e2gdy+4krlmDJS0Nz9at0GcvI3PzXBwAvkG5W5YgKi2Kvuv7YhImXqj+Ai/WfNFqeaX8QxYyklQQZKXC+tfh7Cp1v3Rz6P0z+MmmYNYUkZhB72kHSDeY6VOvBN/0qeWQXXofRAhB7LTpABR6+eWc+68cjQKgeoviuXqd0btGk2JMoWnxprzV4K28DyrlS/fr7Lue+0yzFkL0tEoiSZIeTsQJWPIMpESCooduP0CDF7ROVeBdj03jxflHyDCY+PqpmgxoXFrrSHbLFBODOT4enY8PHnXr5tyfFJuBs6uesrmYer32ylrOxZ0j2CeYqe2mWjOulM88qLMvQG+gKLAwe38AcN2KmSRJyq20GJjbCUxZ4OoL/RdAuTZapyrwVh67xbsrT6PXKcx8vgFtKz96a31HkLh0KcJopNTs2TmDfE1GM5FXk6nSrBj6B5zFOnz7MF8e/JLagbWZ8cQMnOUaYNIdHjhrSVGUz4UQdw4JX68oyl6rJ5Mk6d5SY+DsStj5pVrENB0F7T8BJxetkxVoQgjGrT3LokM3Afipfx1ZxDxA2uHDxM2dh3vjRng2/nvpgPDLiQAUr3D/QdHnYs/x8raXsWDhqxZf4eXy6ItKSgVTbsbIBCqKUk4IEQqgKEpZ4NFaMEqS9PhOLYd1o8CcBUVqwBPjoeITWqcq8CwWC90m7+PC7WTcnfVM7F+bzjWKaR3L7kV/8y0iM5PCI0b+4/6rx6IBcHK5dxO7kIQQnvv9OUzCxNsN3qa0j7x8J/1XbgqZMcBuRVFCs/eDgZfvfbgkSVZhzIDlgyFki7pfb7C6UrU8zW51MSlZPDVtH2EJGQQX8mDj6y3wdJWf+4NYTCYyL15E5+2NV5PG/3gsIiQRgDI17t4WIN2YzotbXsRkMTG0xlAGVx9s7bhSPvXAQkYIsVlRlIpAley7LgohsqwbS5KkfwjdC0sHgCEVXLzguVVQuonWqRxCQpqBQXMOEZmUQdcaRZkysC46OZ09V2ImTgSLBe/Onf9xvxCC5LhM3DydcHG7+4+hV7a9QmJWIi1LtGR0/dG2iCvlU7mdfl0f9UyME1BbURSEEAusluoRKYrSA+hRoYJcQ0YqICxm+HMi7Pmfeimpem/oNRVcZJ8SWzh1K5Hn5x4mNdPIrMENaFeliNaR8g1hNJKwZCnodBQZ+/4/HosMTUJYBIFl7t7NNyQhhLOxZynlXYqJbSfaIq6Ujz2wkFEU5VegPHASMGffLQC7K2SEEOuB9Q0aNBimdRZJemwhW2H9GEgOgzLNoeOXUKLug58nPTYhBJ+uP8cv+28AMKxlWVnEPKS0Q4cQ6en49OiO3uOfhfelQ5EAVGjwz4HSJouJ6aems+ziMtyd3ZnafiquelebZZbyp9yckWkAVBNC3LOnjCRJechigTUvw5nl6n6nr6HJCJALD9qEEIK+Mw5w9EYCLnod73WuzEsty2kdK99JXLYM9HqC3nnnP48lx6qXlSo1/Gdx+NG+j9gQugF3J3cWd11MWd+ytoor5WO5KWTOovaRuW3lLJIk3T4Ni/urayTJsTA2l2k0M/zXoxy9kUAxXzc2v9ESX3c5pf1hJaxaTcq27RQa+hLOQf+dnh5+OYEK9YJwcv57xtLsM7Nzipg1vdZQwquELSNL+VhuCpnCwHlFUQ4DOYN8ZWdfScpj0RdgZhsQZijRAAavl2NhbCg8MYORi45z6lYi5QM9WTuyOd7ucmbSwxIGA1Gffw46HQEvvfSfx8MuxWMxCTz91EtGQgi+OPgFyy8vR6/omdVhlixipIeSm0LmU2uHkCSHlhwB4cfh9/fUJQZ6TIJ6g7RO5VAu3k6m9/T9GM0WPu5ejRdbyEsajyrqu+8QmZl4d+6Mk7//fx6/fFhdXyko2BuArTe2suLyClx0LiztvpSK/hVtmlfK/3Iz/XqPLYJIksOxWGDPN7D3OxAW8C4Og1ZD2ZZaJ3Mouy9F8+L8I1gEvN+liixiHoMlI5OExUtAr6f4N1/f9Zioa8kAmEokMP/s73x/7HsA5nWeJ4sY6ZHkZtZSCn8vHukCOANpQoi7z5uTJOnB4kJhQS9IUlvdU3cwdP0WnN21zeVgJm67zKQdIQCM71mNwc1kEfM4or79Bsxm/AYMQOfmdtdjEqPTSfdM4Jktb2IWZir4VWB2x9kUcr97YzxJepDcnJHxvnNfUZQngUZ3P1qSpAc6Nh82vKmOhfEMgoHLoEQ9rVM5FCEEn6w7x4IDN1CAH/rV5ql6JbWOla8Jg4HkDRtRXFwo8sHYux5jyDJhNpm5UOQwZmGmZYmWTG43Gb3u3ssUSNKD5LYhXg4hxFpFUd5/8JGSJP3HrSPqQo/CDA2HqksMSDYVlpDOmGUnOXI9AQ8XPRP716FT9aJax8r3EletwpKaSvEffkDn/N9B0kIIvv99Ch5KFTKcUmhVohU/tP1BFjHSY8vNpaXed+zqUPvKyJ4ykvQw4q/B5vfVJncehWDQb1C+jdapHM6V6BT6/3yQ1CwjH3evxnNNSuPiJH+QPi5hNhMzZSqulSvj06XzXY8JTQplWeJ8KgU3om2jJgxvPVgWMVKeyM0ZmR53bJuA60Avq6SRpILo1BL4bRRYTFCuHfSZDZ5yPICtHb0ezzMzD2KyCIa3KicH9eahmJ8mY46Lw/uJ9ij/atyYkJmAq96V9/a+R4NbXamf2I4RbeVq7VLeyc0YmSG2CCJJBY7FDEueUc/CANR7HrpPArngoM1tORvJK4uOIQS0rFCYNztU0jpSgSGEIGHRIlAUAseM+cdj4anhPLvxWdz0boSnhTMiagQBxb3v8UqS9Ghyc2mpJDAZaI56SelPYLQQIszK2SQp/7JYYGpjiAsBj8IwaC0Uq6l1Koe05VwkI7KLmGEtyzK2S1V0OrncQ15JXLoUS2oqHo0a4eTnl3N/dHo0w7cOJ8mQRJwljvcqf0TSAQU3T9lkUMpbufnVcB6wDigOlADWZ98nSdLdZCTA6mFqEeNfFt44K4sYjVy4nczYVWcQAiY8XYsPu1WTRUweEkIQ/f0PABT7+quc+2PSY3hxy4vcTruNyWJiULVBVIppAECpKgGaZJUKrtyMkQkUQtxZuMxXFOUNK+WRpPzLYoaNb8KlTZAaDZW7Qe+Z4CJ7w9iayWxhyq4rTN99FTdnPUuHN6FxOTkuKa/9dTbGq21bXEqoywoYzAb6behHfGY8FmGhe7nuvFn/TTZOOgNA2dqFtYwsFUC5KWRiFUV5DliSvT8AiLNeJEnKh4yZsHQgXN2h7j89D2r0vv9zJKuwWCwMnHWQw9cTKOTpwsbXW1LU9+7N2aRHZ8nMJHbGzziXLEmJHyfm3B+SGEKGKQOLsPB+o/cZWGUgiqKQFJsBgF8RuX6YlLdyU8i8CEwBJqKOkdmffZ8kSQCZSTC/G0Sqv3HSe5YsYjRiMlvoMukPQqJTKeTpwu9vtCTIWxYxeU2YTNwYOBBTVBSl5sxG5+qK2WJmdchqPj/4OQLBr11+pU5QnZznpMRl4unn8p9ZTZL0uO5byCiKoge+kitdS9I9ZCbB9GaQFAYoMGwHlKivdSqHlGEw0+773dxOyqRCkCebXmuJi7PsU2INtz/+mMzzF/Bo1BCv5s2Jy4hjyOYhXEu+hruTOzOemPHPIiY+E4ASlf67iKQkPa77FjJCCLOiKIGKorgIIQy2CiVJ+cbV3WoR4xkEI/aBV5DWiRxSbGoWg+ce5nZSJg3K+LPilabyN38ryTh/nqTVa8DZmZLTpxOWEkb/Df1JNiRT0qskczvNpZhXsX88J+p6EgDVWhTXIrJUwOXm0tJ1YJ+iKOuAtL/uFEL8YK1QkmT3jv0Cih7WvQp+pWHYbtnkTiN/XI7h7ZWniEnJYlCT0nz+pJwhZi3CZCJsxEgAio77kD/ijzBm1xhMwkSLEi34qe1POOv/O7367N4IAPyLyvExUt7LTSETkf1HB8hORpJjs1hg83tweCaggHcxGLxBFjEaWX7kFu+uOo2PmxNLhzelUVk5tdeaYiZPxhQVhVvNGiR1bszYjQMwCROv1nmVV2q/cs/nxd1KRdEpePi42jCt5Chy09l3vC2CSJLdE0KdXn0suxtBQDl4YSP4FLv/8ySrWHbkJu+tOoNOUZg/pBH1ysjxF9YkDAYSV69B8fQkbvwrfL3nLVKNqUxpN4XWpVrf83kZKQYy04z4BMo2BJJ15Kaz73r+u0hkEnAU+FkIkWmNYJJkV0xZsGEMnFyk7heuDMN2gquXtrkc1KfrzjJ//w30CiwZ3lgWMTaQsmMHGfExTP2gOgePjEEg+Lz55/ctYgAuHYoEoHydQFvElBxQbi4thQKB/N1Hpj8QBVQCZgGDrBNNkuxIVora6A6gdHN4fg04ydPktpaWZeLdlafYeCYSFycdq0c0o0YJX61jFXhCCCKm/MSsbs4cMF0CYGSdkTxZ4ckHPvfK8WgAarQuYc2IkgPLTSFTVwjR6o799Yqi7BVCtFIU5Zy1gkmSXQjdA1hg9Svq0gOt3oG2H4KcEWNzFotgxKLj7L0cQ/ViPsx4vh6l/D21juUQLk75Fq5ex6e0DhedG1OfmEqTYk1y9VyzwYKTqw6fwvLSkmQduVqiQFGU0kKImwCKopRGPUMDIKdkSwWTEPDnD7Djc0CAmx/0XwhVe2idzCHFpmTRbfIfRCVnMbp9RcbI1attRhgMpM9bSGQR2FYHfunyCzUK18j18+Mj0ihdQw6Gl6wnN4XMW8CfiqJcBRSgLDBSURRP4BdrhpMkTZhNsO41OLVY3S/VBPrOl4N6NXI9No0uk/4gw2imXZUg3niiotaRHEr07Fl4pJu5FQxjWn34UEVMwu00LBaBl6+L9QJKDi83s5Y2KYpSEaiCWshcVO8WWcCP1o0nSTZmzITF/eDaHnW/fHsYsESOh9HIuYgknpy6D6NZ0KdeCb7vV0frSA4jNiOW93e9y/DZB/ECAt99hz5VBz7Ua5zceQuAklXkYGzJenIza2muEOJF4FT2viewDmhv5WwPTVGUHkCPChUqaB1Fyq9OL4Vre9XtPnOg5tPa5nFgR2/E0//ng5gtgve7VOaV1vLfta2kGlIZtGkQMfG3yHASmOqXp0+Th19i79b5eABKVpP9fSTr0eXimHBFUaYDKIriD2wDFlo11SMSQqwXQgz39ZWzGKSHlHgLNr0L69+AQuXh5T9kEaOhxHQDH689i9kieKdTJVnE2ND1pOv0XNuTsJQwnt9hobDJjYbfz37o1xFCkBKXiZOzDlf3/3b7laS8kptLSx8pivKtoigzgPrAN0KIVdaPJkk2cmYlrB4OwgwVnoC+v8j+MBqasfsKM/8IJT7NyPie1RncLFjrSA4jISOBgZsGkmJIYcw2V5qeTKPE5P/hXLTow79WpLqiTeFS8t+SZF33LGQURel9x+5h4KPsW6EoSm8hxGprh5Mkqzu5BNZmt1ZvMxbavK9tHgcmhGDs6jMsPXILvQ5mPFefzjUe/geo9OimnJxCiiGFJ1KDaXrsCno/P7yfeOKRXutc9vpKJavIy0qSdd3vjMy/55meAJyz7xeALGSk/O34r7BulLrd/UdoMETTOI4sIc3AU9P2cT0uHRe9jrWvNqdacR+tYzmMG8k3+PLglxy4fYCOpTvwypdnMAElfpz4yKuIpyWp3TlqtSuZh0kl6b/uWcgIIeS3ulRwxV5Rp1ijwFM/Q+3+WidyWOtPhjNm+SlMFkH5QC9WjWiKn4ecrmsrYSlhPPXbUxgtRobXHM5TS2+REhaGS7lyeDbJXdO7u0lLzMLZTY+7l/x/KVnXAwf7Koryi6Iofnfs+yuKMteqqSTJWsxGOL4QpjcDBPT/VRYxGpq37xqvLT2JRQj6NSjJ9jdbySLGhi7EXaDn2p4YLUb6V+7Pi5kNSFm3HsXNjTKLHn1Oh8lgJjI0iaDS3nmYVpLuLjcN8WoJIRL/2hFCJCiKUtd6kSTJSuJvwKzW6lIDfqWhxyQo307rVA7ry40XmPVHKGULezLjufpULip/6NnSwdsHeWXbK5iFmVdqvcKIKi8S0kpdALLU9Gk4+T9675e/Fop0cc/NjxhJejy5+VumUxTFXwiRAKAoSkAunydJ9kEI+OMH2PmZuh/cCgatAb38a6yFdIOJPtP3c+F2Ct6uTqx4pSmFvWTDQVsymo2M2TUGszAztOZQXq37KpFffY0lJYViX36JZ9Omj/X6p3aGAdD0qfJ5EVeS7is33+TfA/sVRVmZvd8X+NJ6kSQpD6XGwC/dIOYSoMATn0CLMVqnckhmi2DLudt8tPYccWkGSgd4sHKELGJszWwxM27fOFKNqfSr3I/R9UaTduwYCQsW4FyyJL5PPfnY75EUk45Or+BfVC7qKVlfbvrILFAU5RjQFnWJgt5CiPNWTyZJjyt0N2x4C+KvgLMnDFoNpR998KL0eIb+coRdl2IAqFHCl5WvNMXNWa9xKsdyOeEyo3aM4nbabZ6s8CTjGo9DGAyEj3oNAN+ePVB0uemTem8xt1KwmASBcnyMZCO5OrcuhDinKEoM4AbqCth/rYYtSXZHCNg7AXZ9oe7XHqD2h/EP1jSWozJbBBGJGYTGqg3SPuhahZdalEOve7RpvdKjORp5lGFbh2ESJp6u+DSfNPsEgLC338GckIB73boUfu21x36fM7vUy0q125d67NeSpNzIzVpLPVEvLxUHooEywAWgunWjSdIjWtwfQraAeyF1VlJwc60TOaQsk5n/bb7EmbBELkelkJhhYvbzDXiiWhGtozmcXTd38fqu1wF4tuqzvNfwPQAyQ0JI2bYNnacnpefOeeSeMXeKuZVC4ZJeVGoo/z9LtpGbMzKfA02A7UKIuoqitAUGWDeWJD2iLePUIgag1VuyiNHQt79fYu6+a7g568gyWpj2bD1ZxGhgxaUVfHZQHeg+ttFYBmavYG2MjOTWS0NBCILeegudu/tjv1fYxXhib6XSuFc5FHnGTbKR3BQyRiFEnKIoOkVRdEKIXYqifGv1ZJL0MMxGWNwPru4EvTM8swQqdtA6lcNaeyKcufuuoVMg02hhysC6dK1ZTOtYDmdT6CY+O/gZOnRMajeJNqXaAOpyELc/+BBTdDRFPxuP39N5s0DqgTVXAShfLzBPXk+SciM3hUyioihewF5gkaIo0YDJurEk6SGYTbDgKbjxBzh7wMiD4F9G61QOa8eFKMYsO5mzv3R4E5qUK6RdIAf16f5PWRWyirK+ZZnYZiLl/f6eCh319dek7d9P4OjX8e/XL0/ez2y2EHMrBTdPJ/yLyNlKku3kppDpBWQAY4BnAV/gM2uGkqRcM2XBskFqEVO6KQxer56RkTSz93IMAmhQxp9fXmyEp6vs12NrE49NZFXIKrydvVnUdRHeLn/PIErasIGEBb+iODvj/9xzefaeIUeiEBYoU7Nwnr2mJOVGbqZfp2VvWhRF2QjECSGEdWNJUi5c2QlLB4ApE5q9Dh0+gzwYrCg9mkuRKey5FM0vB25Qo4SPLGI0Mun4JOaenYuTzolVPVf9o4jJvHKFiHfVgb4lfvgevXfeTZG+eOA2ABXkZSXJxu75LaMoShPgGyAedcDvr0Bh1E6/zwshNtsmoiTdxZG5sDG7sV3FTvDEeFnEaGjXpWiG/nIUs0VQu5Qfy19ugquT7BFja18d+oolF5egQ8fcjnMp5vX3uCRzYiLXuvcAIPD11/DukHdjyIQQRF5NBqB0dXkZUbKt+/26NAX4APVS0k6gixDioKIoVYAlgCxkJG0c++XvIqbVu9D2A1nEaGjNiTDeXHYq53LS/BcbySJGA0suLGHJxSUoKPzU7ifqFvnnkni3P/oYAPc6dSg8cmSevndKfBZmk4UK9YPQ6R+voZ4kPaz7FTJOQoitAIqifCaEOAgghLiYF70GJOmRXNwI618HFOg9C2r11TqRQ/v4t7MsOHADgBealeGTHtXzpBeJlHtCCNZeWcvXh7/G09mTae2nUa9IvX8cEztzFinbtuHZqhUlf5qU5xkuH1IvK9VsUyLPX1uSHuR+hYzlju2Mfz0mx8hIthe6G1a8COig2wRZxGgo02hm2IKj/BESC8DcwQ1oV1X2iLG1DFMG/df351ryNUp7l2Zh14X4u/1z1erk7TuImTgRj0aNKDVlMoqLS55mMBpMnN4VhrOrnmIV/PL0tSUpN+5XyNRWFCUZdX0l9+xtsvfdrJ5Mku504yAseBLcfGDUYTm9WkNXolN5fckJzt9OplXFQCb0rUWQj/xKsLUscxb9N6hFjKvelRU9VuDh7PGPY4QQRI4bB0JQ7Msv8ryIATizO5yMFCPVWxWXZ+MkTdyzkBFCyIvckn0I3QO/PgUIeHaVLGI0tOdyDIPnHgbg817VGdQ0WNtADupa0jWGbB5CXGYcZbzLsObJNTjr/tt2IOK99zAnJuLRuDEupayz9tHpnbcAaNi1rFVeX5IeRM6NlOyXELD5fTg4Xd1vMQZKNdQ2kwPbdyU2p4ipWsybZxvLglILkWmR9FnXB6PFSFGPoizqtuiuRUz099+TvG49ipsrJadNtUoWs8lMWqIBNy9nPP1crfIekvQgspCR7Fa1c99C7AF1p1hdaP+JtoEcWHKGkZGLjgFQrrAnq0Y0QyfX0rG5I5FHeHXHqxgtRnxdfPm166/4uvr+57iElSuJmzUbFIXgpUvRe1qn0+7F/ZEAlK4WYJXXl6TckIWMZJ9OLyco9gDonGDAUqjwhJxirZFMg5k2E3aTlGGienEfFg1tjIeL/OqwpVRDKhOOTmBVyCoAupTtwoeNP7xrEZN5+TKRn3wKQPDSJbhVqWK1XDcvxAHQqLu8rCRpR34bSfZFCFjxApxfS4ZrEO6vHwRP2WBLK1djUhmx8BjxaQY6VS/CjOfqywGdNpZuTKffhn7cSrmFgsK8zvOoX6T+XY/NvHSJ6/2fAbOZ0vPn4V67tlWzhV9KxK+oB75BHg8+WJKsRBYykv2wWGBqI4gLgcJVOF3uNRrLIkYzq4+H8ebyUwBMeqYOverIHiG2FpcRx9CtQ7mVog6ondR20j2LGENEBNd69wGzmaB33sGzSRPrZgtPJSvdRMWGctq9pC1ZyEj2Y90otYjxDISh28k4eEzrRA4p3WCi/88HOROehALMHlyf9lWLah3L4aQaUnlp60tcTbwKwHetvqNt6bZ3PdYUH09o9x5gNuM3cCCFXnrR6vmObLoOQPGKflZ/L0m6H1nISPbh3G9wchHoXWDEfnDLu8XspNyLS82i6dc7MJgFni565r7QkMbl5FkxLegUHTHpMQCMqT+GzmU73/U4Y1QUod26I9LT8e7UiWIff2T1bGazhavHotE5KZSvKxeJlLQlCxlJe5FnYcXz6na/X8ErSNs8DiomJZOmX+/EZBHULunL6pHN0cuZSTaXacpky/UtfH7wc7LMWbzb8F0GVRt012OFENwY+CyW1FQ8mjej5KQfbZLxxNabAJSpXkiurSRpThYykraSI2BBL3W72WiofPffOiXryjAJnp11CJNF0KRcIZYOt+74CunuTBYTT69/mhvJ6vpV7Uq147mqz93z+LjZszGGh+Nepw5l5syxSUYhBMc3q/la9q9kk/eUpPuRhYyknbQ4mNES0mPhyelQe4DWiRzS/quxjPsznbhMeLNDJV5vX1HrSA7JaDbSf0P/nCJmV79dFHYvfM/joyZMIH7uPNwb1KfMr7/aKiYntt7EmGWmUElPvAPk0hSS9mQhI2kjNQYmVgdzFrT7COoM1DqRQ9pyLpKXf1UHVT/ftIwsYjSSacrk6XVPcyPlBoXcCrGx90Y8ne/exE4IQWi37hhCQ0Gno+jHH9t0Snz0DXXZvc7Da9rsPSXpfuTFTcn2jBkwt6NaxHgUgoYvaZ3IIa08GpZTxLQppWd8z+oaJ3JcH/75ITdSbuDh5MGaXmvuWcQAhI18FUNoKIqbG8HLluJWyXaXd4QQRIQkUr5uIH6yd4xkJ+QZGcm20mJhVjtIvKHOUBqyGdz9tU7lcKbsDGHC1ssAvNOxMtV1YbLRnUYi0yLZemMrAGt7rcXf7d7/HmKmTCV11y4Ud3cqHTyAztW26xud2HaTjBQjQWV9bPq+knQ/spCRbMdkgAmVQJhB0cGzKyFQDha0tZDoFL7fdhmdAj/0q8OTdUuwe3eY1rEcTmhiKB/u+5CI1AgAPmryEcW8it3z+NjZc4idMkVdP2nlCpsXMQCntquN+UpWlr98SPZDFjKSbWQmwdzOahGjc1YH95ZrrXUqh5JhMHMuIomBsw/h7qRj4dAm1CsjfyBp4bbhNuM2jyMpKwmAUXVG0a9yv3seHzNtGrE/TUZXqBAlf/get/LlbRU1R2JUOunJBty9nQkqI8/ISPZDFjKSbfz+HkSfh1r9oeOX4CWbaNmSEIKBsw9y4mYiABMH1pNFjEbSjGlMjppMiiUFgAmtJ9ApuNM9j781ejSpW7biVrsWZebPR+fubquo/3Byh3o2plRVudK1ZF9kISNZ35WdcGoJ+JWB3jO1TuOQ+kzfz4mbibg46ZjxXD3aVZHr42jBbDHTa20vUiwpuOpdWdR1EZUDKt/z+MR160ndshWcnSn+3QTNipjMVCMX9qmXwBr3LKdJBkm6F1nISNZ1eSsszj5l3uVbbbM4qDUnwjh+MxEFODy2PX6eLlpHckgWYWHM7jFEpUfhrDizt/9ePJzvPfPHlJRE5IcfAlB65s+4li5lq6j/kRyfgcUs8Cnkhk9hbYopSboXWchI1nNmJazKnlrddhxU7qJtHgd04mYCY5apK1ivebW5LGI0cjzqOB/++SFhqWG0KtGK3rre9y1iAG48NwhhNOL//CA8mza1UdK7+2tJgrbPV9U0hyTdjewjI1lHUvjfRUyX/0Hrd7TN44CSMow8N/sQAKPaVqBOKT9tAzkgk8XExGMTGbx5MGGpYQyoMoCpT0xFr9Pf8zmW9HTCRo/GEBKCvlAhin7wgQ0T/1dceCpXjkYTWNpLzlaS7JI8IyNZx7Ls9WEavwKNX9Y2iwOat+8an60/jwCmDqxHt1r3ntYrWUeyIZnBvw/mSuIVFBS+afkNXct1ve9zUnbsIOy118FiwaNpU4pP+M5Gae9t18KLANRoVVLjJJJ0d3ZfyCiK8iTQDQgCpgohtmqbSLqvpDDY+DZEHIfCleW4GBszWwR9pu/n5K1EAN7pVFkWMRqIz4in/cr2mCwmCrkVYn7n+QT7Bt/3Oal79hD26igAin72Gf79+tog6f2ZTRair6tLElRrUVzjNJJ0d1a9tKQoylxFUaIVRTn7r/s7K4pySVGUK4qivH+/1xBCrBVCDANeAPpbMa70uLJSYXoLuPw7+AfD0O1aJ3IoaVkmek/bx8lb6sDeD7pW4dW2FbSO5ZC+OfwNJouJqgFV2d53+wOLmMzz57k18lUAXMqWxadjBxukfLDz+yIQAjz9bN98T5Jyy9pnZOYDU4AFf92hKIoemAp0AMKAI4qirAP0wNf/ev6LQojo7O1x2c+T7JHFDIuehswEcPaEUUdB76x1KodxJTqFIfOOcCshAzdnHXMGN6R5hXuvnCxZx/Xk6wzZPITYjFiq+FdhWfdlD1z6wRgezo3BL4DZjGvlypT5dQF6H+0bzgkhOPRbKAAdh8p1uCT7ZdVCRgixV1GU4H/d3Qi4IoQIBVAUZSnQSwjxNdD936+hqN8C3wC/CyGOWzOv9Bg2j4WbB9Tt12QRY0vHbybQe9p+AIr5urH85aaUCpAL+tna8kvL+eLgFwgEDYs0ZHqH6Q8sYjLOnOXm4MFY0tNxrVSJ4MWL0Hnee8FIW7p2KpasdBN+RT0oXsFP6ziSdE+KEMK6b6AWMhuEEDWy958GOgshhmbvDwIaCyFG3eP5rwODgSPASSHEjHscNxwYDlCkSJH6S5cuzev/FABSU1Px8vKyymvnVwFxx6l1ZjwA18v043rZZ/PkdeVnfX+JWRZmnc7iXJwFJx0MruZC3SAnvFwefvFH+Vk/njPpZ5gZozZ77OHXg46+He97fGpqKr6pqRT+VP13Y6hYkYTXRoGL/UyPv77LQloUVOwBLp75d4Kr/LttO9b8rNu2bXtMCNHgbo9pMdj3bt+y96ymhBA/AT896EWFEDOBmQANGjQQbdq0edR897V7926s9dr51p4j6m3tgQQ/NZ3gPHpZ+VnfW2RSJr2n7SMiyYJOgZ1vtaV0oUc/CyM/60e3N2wvs3bMAtSFH++3ZtJf9s2ZQ8DEHwEos3gxHvXqWjPiQ4u+nsy5qKPU6VCa5t3y9zgr+XfbdrT6rLUoZMKAO1tUlgQiNMghPa6sVAjZBru+UGcoddV+qqgjuBSZQqcf9+bs1y7lR5CPHIyphci0SEbvHI1A8EzlZ3JVxBijogj4bgIoCt5du9hdEQOwY8EFACo1kktZSPZPi0LmCFBRUZSyQDjwDDBQgxzS4xACFvaBWwcBBQYsAVd5+tbaIhIz6DJJLWIUYESb8ox+oiKuTvdusCZZR2JmIoN+H4RJmOhXuR8fNvnwgc8xRkVzpXUbdUdR8O3ew7ohH0FyXAbxEWk4ueoJLOWtdRxJeiCrFjKKoiwB2gCFFUUJAz4RQsxRFGUUsAV1ptJcIcQ5a+aQrGDT29lFDPDKn1CovLZ5HEBShpEh8w5jEeDmrGP6c/VpWzlI61gOadKxScw5OweBYFSdUbxc+8FNHw1hYVzrq56xEc7OlJk9G8/Gjawd9aFtmal2y6jRUvaNkfIHa89aGnCP+zcBm6z53pIVHfoZjsxWtwethaI1NI3jCCZuu8ykHSEAdKxWhDeeqES14tpP0XU0QgimnZzG7LPq3/9htYblqogRQnBz2HAsCQk4FS/O7VGvUs0OixhjlpnoGykoCjTqIVe5lvIHu+/sK9mZqHPw+7vqdv9FUL6ttnkcwOw/Qpm0IwS9AnOHNKJ1pUCtIzkkIQQf/PkBG0I3APBNi2/oVr5brp53+/2xGK9dw2/AMwS99RbhR49aO+4j+WtxyMKlvXF2lZcrpfyhQBUyiqL0AHpUqJC/R9nbLbMRFj6tblfqDFX/0/ZHymOHr8XzxUZ14GW14r60kE3uNDP/3Hw2hG5AQWFWh1k0Lt44V88Lf2MMKVu24Fa7NkU/+ghFZ79TmW9diEPvoqPHa7W1jiJJuWa//6IegRBivRBiuK+vr9ZRCqafW0NKBFTtCQOXaZ2mwPv14A36/aw2GSxb2JNfXmyEXvfwPWKkx/f2nrf54dgPAHzQ+INcFTHm1FSudutOypYtKG5ulJo2za6LmIwUA5GhyZSo6I+7l/30s5GkBylQZ2QkK9r0LkRnj8l+ep62WRzA9N1X+Xazuupw6QAPlr3chABP+cPF1gxmA+/ufZcdN3cAsKDzAuoWefB0aWN4OFe7dUdkZoJOR9k1q3EqFGDtuI9lyyx1kG/lJnLKtZS/yEJGerCjc+Hwz+r2aydBL//aWNPms7dzipiuNYryXd/aeLrKz9zWdtzYwRu73wCgqEdRNvbeiIv+wcVk5BdfkrBwIQCKiwvlNqzHpXRpa0Z9bCnxmYRfTkTRKVSoJ2fCSfmL/HaUHmzDGPW2y7dQqKy2WQq4YQuOsu18FE46hd9ebU614j4PXK9HynsrLq/gswOf5ex3Ltv5gUWMJT2d8LffIXXnTvUOJydKTPrR7osYgO3zzwNQs00JdHr7vfwlSXcjCxnp/v4qYvzLQeNXtM1SwL0w9zC7L8egU+DgB+0p7CW79Wph/IHxrLy8EgAnxYlxTcbRp1Kf+z4n6+pVQrupg9/1hQtTbv06hMGIcxH7P7uREJlGxOVEdHqFxj3llGsp/5GFjHRv4SfUy0ogB/dakdki6DH5T87fTgZg8xutZBGjgSxzFq/vfJ39EftRUPBx8eGndj9Rr0i9+z4v8/JlrvXsBYDO25ugd97Gyd/fFpHzxM7s5QhaP1sZFzf5I0HKf+TfWunuhICNYwAdPLsSAitpnahAyjCYaTNhF1HJWTjrFTa+1pJKRWRbeFszWUy8tPklTsWeolu5btQoVIN2pdtR3Ove3W2FxULM5MnETZ+h3qEo6Dw8cKuUf/6tWCyCyNBkPHxdqNqkmNZxJOmRyEJGurttH0HECej0FVRsr3WaAmv00uNEJWdR0t+d7W+2xs1ZNiGzNSEEPdf25FbKLdqWass3Lb954HOM4eFcH/gspqgoFHd3REYGXq1aUfx/36LPR+0fbp6LA6B2+1Iocmq/lE8VqFFdiqL0UBRlZlJSktZR8rf4a7B/Crh4yXExVhKZlMlXmy6w9Xw0NUr4sOedtrKI0ciEoxO4lXILHTp6V+z9wOMNYWFcaf8Epqgo3OrVQ2Rk4DfgGUpOnZKvipjMdCObpp8BoHS1QhqnkaRHV6DOyAgh1gPrGzRoMEzrLPmWxQKL+wECmr0OOvnDNa9duJ3MwFkHSUg3UiHQkxUvN5ON7jSy4eoGFpxfgF7Rs7rnasr53X+wa+b581zrrQ78DXrnbQq99BLJ27bh/cQT+W522Y755xEWQeUmRSlcUq5cL+VfBaqQkfLA0dkQe1ndbjBE2ywFTIbBzJRdIczYE4rZIgCYMagB7i6yWNTCtaRrfLjvQwC+bfXtA4sYgBvDhqsbioJHw4YA+HToYLWM1mIymbl+Og4UaPd8Va3jSNJjkYWM9LfkCNjygbrd5gPwsv+po/lFWpaJfj8f4FxEMgrgrFdYN6oFFYLkb8JaiE6PZsjmIViEhY8af0Sn4E73Pd6cmsb1gQOxxKljSgoNG4ZrPl7Tbe9i9ZeVEhX90MmzgVI+JwsZ6W9ZqepsJb0LtHpH6zQFivjX9oS+talazEerOA7taORRhmxRzzZ+1OQj+lXud9/jU3btImzEyJz9Ih+NI+DZZ62a0Zqunojmwv7b6J0Uuo6spXUcSXpsspCR/pZ0Eywm6DkF7Hhxu/xECEFMaha9puzjdlImRX3c+Kp3DdpVkevZaGHPrT2M2jkKgA8affDAIiZhxQoiP/o4Zz/wjdH5uogxZJjYOktdM+2JF6vLvjFSgSD/FkuQHg87v4Cjc8DVF2o8eOaGlDvfbbnEtN1XAXXxx5WvNCXIx03jVI5pw9UNjP1zLADPVnmWAVUH3Pf4xNVr1CJGUSiz8FcUvR73OnVskNR6fv/5DBaLoONL1eWaSlKBIQsZCbZ+BCfVRe6oPxhcPLXNU0AsPHgjp4jp36Ak3z5dW+NEjmt1yGo+2f8JAEOqD+HNBm/e9/iIceNIWrkKgCIffohH/fpWz2htkdeSCLuYgM5JoWJDeUZQKjjk9QNHF7Lt7yLGMxA6fHb/46VcWXzoJuPWngWgXmk/WcRo6Gzs2ZwipmHRhoypP+a+xydv3qwWMXp1NlnG6VNWz2htaUlZ/DbxBACNusv1lKSCpUCdkVEUpQfQo0I+nk1gUxmJ8Nuov/dHn4J81gvDHm09F8kHa9RGY8V93Vg1opnGiRzXqsur+PTApwA0L96cr1p+dd9+L5Gff0HCokUA6Dw8CBzzBv4D7n8JKj/Ys/gSJoMFd29n6jxRSus4kpSnClQhIxviPaSdn0NqlLrd71d5SSkPpGQa+WHbJQDaVC7M/CGNNU7kuH4+9TNTTk4BYF6neTQo2uC+x6cdPqwWMYqCU5EilF2xHKfAQFtEtaq48FSunY4FoP+HjdA7yRPxUsFSoAoZ6SG5BwACyrSAaj21TpPvxadm8cQPe4hPN9K0XCHmvdBI60gOKzItMqeIebLCkw8sYoxR0YSPeROcnPB7+mkCnn++QBQxAGGXEkBApcZF8PSTq6pLBY8sZByRIQ0UPRz/Rd0ftEbbPAVAptFMi//tIt1gpnHZAJYMb6J1JId1NfEqT/72JAAV/SryQeMPHvycLl0Q6ekUHT8e//73n5Kdn1gsguObbwBQo1VJjdNIknXIQsbRCAGrX4arO8GYBi3eBCcXrVPle/1+PkC6wYyvuzPzh8gzMVo5FnmMF7a8AEDtwNr80vkX9PdZL8wUE8PNV0Yg0tPRFypUoIqY9GQDe5deIj3ZQN2OpSlWPv8saClJD0NeLHU059fCxfVqEeMeAO0/fuBTpPubuO0yp8PUFdePjXtCrp2kkSsJVxixYwQA/Sv3Z2HXhfctYhJWryakTVuyzp1DcXWl7JrVtopqdUIINv98hqvHY/ANcqfJk+W1jiRJViPPyDgSIWDPd6B3Be+i8MZprRPle28tP8Wq42GAuuyAk17+bqCFdGM6AzcNJMOUwadNP6VPpT73PT5qwvfEz54NgHfHjpSY8B2KS8E5M3l6Zxi3r6rFdesBleV6SlKBJgsZR3J5C0Sr7cmp0F7bLAXAggPXc4qYX19sRMtKBWNwaH5zLvYcz2x8BoBOZTrdt4jJCg0l7LXXMVxVGxWWnPkz3q1a2SSnrWSkGti3MgSAcnUKU6pqgMaJJMm6ZCHjSPZP/ntbLgr5yK7HpvHVpgtsPR9FMV83trzRCh93Z61jOSQhBEO3DgXA3cmdsY3H3vO4iPfHkvzbbwC4lCtHqZk/41KyYA2AFRbBsi+OIAQE1yxEl1fkopBSwScLGUeREgnhx9XtN86AT3Ft8+RT03ZfYcKWS1iyl7Oe2L+OLGI0tCpkFanGVPSKnnmd51HIvdB/jhEWC6E9e2K4op6FCRwzhsIvD7d1VJu4dCiStMQsAop50mWELGIkxyALGUdgMsDMdmBKh/4Lwa+01onypdNhiXy35RLFfN2ISMxk7gsNaFLuvz84JduYd3YePxz7AYA5HedQvVD1/xwjzGYu1qwFFguKpyclvp+Ad5s2Nk5qG7FhKexefBEXdyf6ftBAjouRHEaBKmTkEgX3sOolSAmHoBpQtYfWafIls0XwwZozeLs6EZGYSflAT9pVkQvvaSUpKymniHmz/pvUL/rfRR3NiYlcbtIUAMXFhUqHDqJzKlBfeTnMJgu/TTyB2SjoPKwaTs5y5pzkOArUFAshxHohxHBfX9kvIUdaHFzcoG6/sF7bLPnY9bg0rkankZxpAuCHfnW0DeSgMk2Z/H7td/535H8AfNPyG4bUGPKf49L2788pYpyKF6figf0FtogBOLrpGplpJoKCvSlTU54llBxLwf2XLamWDgBhURvfecjZC49q8aGbZBjNOOsU9o1tR5C3m9aRHE6aMY2Xt73M6ZjTCAQV/SvSrVy3/xyXuHIlt8d9BECRD8biP2jQfReKzO8iryVxdJPavbf1gMoF+r9Vku5GFjIFWXwo3DoEzh7Q7iOt0+RbX2w4z5w/r+HurOfouCfwdJX/bGzNbDHz/t73ORN7BoE60vqrFl/957jkrVtzihiPpk0JeP55m+a0tcw0I79PV1daL109gKAyPhonkiTbk9/IBdneCept41dAV6CuItrMhtMRzP7zGgAHxraTRYxGfjz+I7vDdufsT39iOlUCquTsC6ORW6NeI23PHgA8Gjag5KQfbZzS9ixmQXqyAYDuo2prnEaStCG/lQsyzyD1tumr2ubIp27EpTFq8QkAvuldEz+PgtP5NT8JSQjhl3O/oEOHBQs9yvWgRYkWOY+bEhK40q49IiMDgCLjxhHw3LNaxbWpS4ciAWg9UF5SkhyX/DW9oEoKh0MzoFgd8CysdZp851psKq2/2w1AzRI+PNNITlnXghDqWJimxZpiwUK3ct34qqV6SUlYLET/+CMhzVsgMjJwKl6c0gt/dZgiZteii+xfdQWAcnVkV2nJcckzMgVR8m2YWE3dbv2etlnyIZPZQocf9gJQyt+ddaNaPOAZUl4TQvDRvo9oUqwJSy4u4XTsaXqV78UXLb5QHzcaCe31JIbQUACC3nmHQi+9qGVkm9q9+BLn/4gAoP3gqnj4yLOFkuOShUxBtDm7eClaE6p01TZLPpNpNFPt481YBFQq4sXWMa21juSQFl9czG9Xf+O3q+qSAo2LNuaTpp8A6pmYG4OexxAaiuLhgXudOgS8+N8p2AXZ5cPqJaVnPmpEoRJeGqeRJG3JQqagib4I59Uvf576Wdss+dCoxcexCKhdyo/VI5ppHcchLb+0nG8Of5OzP6zmMF6v93rOfuT4z8g4eRL0enQeHgS+OtJhxocIIdg29zzGTDPFyvvKIkaSkIVMwSIE/NJd3W47Dor8t2W7dG9Td11h+4VovFyd+O3V5lrHcUjLLy3n84OfA6BDx4anNlDKpxQAmZcuc61Xr5xj3evWpeTEH3AKdJzxITt/vUjIkSh0TgqdX6mpdRxJsgtysG9BcmgGpMWAVxFoLVe3fhh/hsTw3ZZL6BRYPLSx1nEc1vm48wAoKPza9decIiZ506acIkZxc8OjQQNKz57lUEVMREgiF/ffBqD32/Xw8JbjYiQJ5BmZguXMCvAMhKE7tE6SrxwMjWPwvCMAvNOpMrVK+WkbyAGlGFJIzExkVcgqANY9uY5g32AA0o8eJfxttTAvOW0qblWrovfxQefmON2V05MNbJx2Cp1eoeuIWhQJlsuwSNJfClQh49CLRp5dBeHHoPlo8CuldZp8Iyo5g2dmHgSgbGEPXm5VXuNEjmfl5ZX8cPQHUowpADxV4amcIibt4EFuvqAO5PV64gm82rRBcbDmjiaDmXnv/QkCmj9dgTI15FpKknSnAvWN4LCLRlos8NsodbvBS9pmyUeEELyy8HjO/rpRLdDpHGPQqL3YcXMH4w+Mzylivmn5DZ81/wyA6AkTcooYxdUV440bWNLSNMuqlc2zzoIARadQtXlxreNIkt0pUGdkHFbECTCmQ5Ea4F9G6zT5wr4rMTw7+zAALSsW5pchjWQRY2MphhS+OPhFzv7KHiupHFAZgJgpU4mbPUd9QKfDuWRJSs+bi97bW4uomom6nsyNM3GgQKdh1XF1l1/ZkvRv8l9FQTA/u1dM8zc0jZFfnAlL4rnsIgaQRYxGBm4cSGxGLAAvVH8hp4i5+eKLpO0/kHOcd/t2FPvqK4crYgC2zT0HQM3WJShfN0jjNJJkn2Qhk9+dXwemTHW7Vl9ts+QDSRlGXph/OHv9ZDg3vpMsYjQQkhDC9eTrwN99YoTRyK1XX80pYoI+/ADMZgIGD3aYPjF3unjwNknR6vpR9TsHaxtGkuyYLGTyM4sFlg9Stzt+cf9jJYQQvLPiFHGp6mrBO99qLVez1sDVxKv0XtcbgMntJtOmVBuyLl8mtOffPWJKTpuGd7u2WkXUXMSVRHbMvwBA64GV8PRz1TiRJNmvAjXY1+Gsyx7g6+QKjUdomyUf2HEhmq3no3L2ywXKrqi2FpoYypO/PQnAc1Wfo02pNiRt2PCPIqbs2jUOXcSkxGewZoI6CL1W25LUaFVS40SSZN/kr6P5VfRFOLlI3X7nKujl/8oH2XXp7yJm99tttAvioK4mXs0pYgDebfgul1u2xByjjpNxrViRcuvXaZTOfiz8SG0HUKiEJy37V9I4jSTZP/nTL79aqJ6ap9HL4OypbRY792dILM/NOZSzv/KVpgQXlp+ZLYWnhv+jiPm99+9cbtwES3IyAJ7Nm1Fq9myN0tmPA2uuYjGrI7ie+Uh2mJak3JCFTH6UlQLJ4aDo4fJm6PKt1ons1u9nbjNi0Z29YppTq6SfdoEcUIYpg15r/750dOy5Y1ytXjtnv9zGDbiUKeOQA3rvdPHAbY5vuQFAt1G1H3C0JEl/kYVMfnRqqXorLFDzaXDwHwD3kpxhyCliutUsytRn62ucyPHcTr3Nu3vfJcucBcC2PttInDQ15/GK+/7EqZDsVGvIMLHjF3Vwb71OpQmW3XslKddkIZMfnV6u3ur0UHugtlnslBCCbj/9CUDtkr6yiNHArNOz+OnETzn7y7svJ6ljHyzx8YA6JkbnKS/xASz8WJ1yXqFBEE2fcsAlViTpMchZS/lRlNokixp9oLD80rubFUdvcStB7cGx9tXmGqdxPFcTr+YUMU9XfJp9A/ah7zksp4jx6dGd4FUrHWrhx3vZu+QSGSlGADq+WF3jNJKU/8gzMvlNfCgY00DnBLWf0TqN3Vp+NAyAHrWKOfzYC1tLN6bnDOz1dPbk7QZvE/3CcMxxcQAU/Ww8/v36aZjQfqQnGzizJxyA/uMaocjmjJL00GQhk98cnafePjEeyrbRMold2noukqK+bhy9kQDAxP51tA3kYA7fPsxLW9WFS3WKjsnrArn5WYOcx0sv/BXPBg3u9XSHYswyMe9d9fJnsQq+FC4p+xpJ0qOQhUx+sz97zEGTkaCTVwbvdC4iiVGLT2AwWwD4sGtVnPTyM7KVpReX8uWhL9GbBVXCFN5dacDdcAUAz5YtKTl1CjoXF41T2oe0GAszR+/N2X/qzXoappGk/K1AFTKKovQAelSoUEDHjcRfU28VPaTHgpdcRO4viekGnp9zOKeIcXHSMaxVOY1TOY4t17fw5aEv6XLITNloaH1WoAD6oCCCf12ASxm5Kvudru/4e3vEtDbykpIkPYYCVcgIIdYD6xs0aDBM6yxWcWimeutbUhYxdzCZLYxYeJy4NHUNpTql/Fg8TDYTs5WhW4dyKOIgX/xiptJt9T73+vUpNX0aeh8fbcPZGbPJwoxRu3P2R05vK8dwSdJjkufd85Mr29TbVu9om8POzNhzlQOh6kDSAY1Ks/bV5ni4FKga3W4lZSVxKEJtqX+5pPoD2btbV8os/FUWMXex7MsjOdsvfNtcFjGSlAfkt31+IQTEhQAK1JIzPu7026mInO2ve9fUMIljEULQYklzSsRB56MW2p4RlN++HZeSJbSOZpdCjkSRcDsNgGr9FTx95YrWkpQXZCGTX+z4XL31D1ZXu5a4FZ/OyEXHCIlKBeD8Z500TuQ4DKnJzH+zCzWLC95eZcHNCGUW/CKLmHswGszsWnQRgKZPlSdZuaZxIkkqOOSlpfziz+/V26fnaZvDTszfd42W/9vFmXB10cHdb7eRl5NsJCUxmisNGhMhEnh/hQUXnTPl1q3Ds1EjraPZpcxUI3Pf/gNjphmAep3kwGdJykuykMkPEm+ptwHloURdbbPYgajkTD5dfx6A+qX9OflxB7matY2k/rmPsCatUYC+fwgslYKpsnsPbpUqah3NLmWmGVn06UFMBnU2Xd+xsoeOJOU1+StsfrC4v3rbfLS2OexAfJqBxl+pc1f1Olg1spnGiRyHJTOTW0OHEu0LFqB0kYpU+WWhHNR7D1ePR7N55tmc/UFfNsWnkLuGiSSpYJKFTH4Qnb22Uvm22uawA10n/ZGzfeXLrhomcRzCYiHstddJ3bGD4+UVfnhKx9AGr9Km2ksossHdXf254jKndqjLZFRpWpS2g6qik71iJMkqZCFj79LVRfZQdOBbStssGlt48AaRyZkAXPiss5y6agPCYuFiNXUhw1PBEO8F/S760/fZvrKIuYe1E08QfkldIqNp7/LU6yjHxEiSNclCxt5t/1S9LV4PHPgH97Eb8Yxbq56mnzekIe4ueo0TOYaLNWsBcLYUeGRBu9MCn3pdKOxeWONk9mnDlJM5RUyFeoGyiJEkG5CFjL27tEm97T5R2xwaSs4w0mf6AQA6VitC28qyq7E1CYuFlB07CH/tdQBS3CDdDaqFgP8PX1G861MaJ7RP6ckGbpxVz6D2H9dILgIpSTYiCxl7JgSkxYCTGxSrpXUaTQghqDV+KwDFfd2Y+byc9WFNpthYQlq0/Md9Z4IVml0UeL4zWhYx97FvlbpAZlAZb1nESJINyULGXpmNMKWhul29t7ZZNPTGspM52/veb6ddEAcgzOZ/FDFvvaTnViA8ExJIoVY9CXrpFQ3T2bfUhCwuH4oEoMsrsru0JNmSLGTs1erhkJDd/bP9x9pm0UiWycJvJ9XlBw6NbS8H91qRLjaOi9VrqNu+vuxo7km5yEhuBekY/uFyAj0CNU5ov66dimXT9NMANOtTAS9/N40TSZJjkYWMPRICzq1WtweuBJ9i2ubRgMUieHl7BgDBhTwo4it/OFhL4qpVBI4bl7OvK1OKtpvOYqmtENeuhixi7mP514eJuaEukaF3VqjbobTGiSTJ8chCxh6lxai3ig7KtdI2i0a+23opZ3vnW220C1LApe3fz+0P1SLGo0kT0k4eJ/HyWeb01BHepCzz2k3WOKH9MhnNOUVMvU6laditrMaJJMkxyULGHoVsU2+L1XbIBSKFEEzffRWAi593lo3ErCR1zx5uvayOezFUqAAHD3ImWGFaNz3xPgonnlyLk05+RdxNZpqBOW/9CUCRYB+aPlVB40SS5Ljkt5Q9OjxLva0zSNscGvli44WcbTdn2S/GGsyJiTlFjO+gZ3mt/AkMN/TcCAKhU9jdb7csYu7BZDDnFDEAT71TT8M0kiTJRSPtUaQ6cJAajjfV9Wx4EnP+VAc5f9DI8c5G2ULK9u1cbtIUAN+n+/BpkYNczrrM9aIK/asO4MzgMxRyL6RxSvt09Xg0P7++J2d/+KTW6PXya1SStFSgfuVSFKUH0KNChXx8mjc2BIQZgqqCR4DWaWwqJdPIoDmHcvYrBRSov552Ifr7H4ibpZ7xc6tXl+SYCF5fdZWYQXomv7aZkt4lNU5on8xmC38uC+Hs3nBAHdj78k9t5Ew6SbIDBepXCSHEeiHEcF9fX62jPLqru9Tb5m9oGkMLY1efISHdCMD2N1trnKbguTVqVE4RU3LqFNDrEXsOsKC9Dr9KDWURcw/CIpjx6u6cIsbJWceTY+rJIkaS7IT8ldfebB6r3lbtpW0OG8swmNlw+nbOfoUgL8LOaxioABEWC7eGDiVtv7rMQ8CwYcRMnkLa5YtM7aljX3Udkwo55nisBwk9GcPvM87k7Lu46ekxug5Fy+bjX5YkqYApUGdk8r2YiyBMgA5c3LVOYxNCCA6FxlH148059137uquGiQqW1H37uFitek4RU3r+fJz8/Um9FsI3fdUiZk+/PegU+VXwbyFHo3KKGL2Tgou7E73G1JVFjCTZGXlGxp7s+0m9bTxc2xw2EpuaRYMvtufsuzvrOflJB3nKPo9EfvY5CYsX5+wHr16Fe7VqfGvawP4hEOWvY2GXhQS4O9ZYrNzISjeydfY5ABr3KkfoiRjaPleFwNLeGieTJOnfZCFjT24dVm8rF/wzEonphn8UMe93qcLLrcrJIiaPXOvzNJnn1B/ERb/4nMQlS7k55EV2f9+XNVfXgr/Cr51/pXZQbW2D2qk1P5wAoGLDIBp0CaZ+5zLy76Yk2SlZyNgLYybEh6rbnoW1zWJlQgjqfLYtZ3/O4Aa0r1pEw0QFizk1LaeI8e7QgciPPsapcGHc3n2NKVe+BkUhwC2AGoE1NE5qv+Jvqx17Pf3UFgCyiJEk+yUvjNsLYzrondXtwKraZrGycWvP5myP71ldFjF5SAjB5QYNAHAuUYKUHTsIeH4QpTf+Ro/UbyH7B/J7Dd+TDe/uYecvFxBm0DkpVG1aXOs4kiQ9gPwmsxeKDkyZ6rauYNeXiw7dBODF5sEMbhasbZgCJvPs30WiV5vWuNeth2/3bry1+y0EAoAPG39I13IF//Llo0hPNnDhgDp7rsvLNQko7qlxIkmSHkQWMvZi34/qbYsxmsawtu3nIwEo4efOxz2qa5ym4Lk+YCAAZdesxq2qembv60Nfs/XGVgA+aPwBz1R5RrN89m7Bh/sBKFrel+CaBfsSryQVFAX7V//8wpAGf05UtxsO1TaLFaVnmRi64BgAUwbW1ThNwSKMRsJGvQYmEwCuVaoA8Ov5X1l8UZ25NKT6EAZUGaBZRnu3afppzEYLAN1fraVxGkmSckuekbEHp1eotz7FwbdgdlcVQlDtky0ABHq7ULe0v8aJCo60w4eJ/ORTDNfUNapKTp+GoiisuryK/x35HwCfNfuMpyo63tpdubXzl/NcOxULwMBPG+Pq4axxIkmScksWMvbg3Br1ttM32uawEiEEY1f/3R310Nj2GqYpWNIOHebm4ME5g3j9+vXDu21bAD498CkAFfwq8GSFJzVKaP+ObrrOhQPqJc+eo+vgX1SOi5Gk/EReWrIHEcfV20qdtM1hJSMXHWfpkVsATB5QB10BH8xsbcJsJvPyZQA8GjZA8fIEoQ7kLfbZeACGbR0GgLuTOwu7LpTTh+/hxLabHFqntj2o2bYkparK5oCSlN/IMzJai7sKWcng5gfOblqnsYrfz6q/7baoUIjuteR01seRcfIktz/7DOOtMMpv3cK1J59CpKYBELxCvUT5/ZHvOXj7IABftfgKT2d5huHfsjJMbJtzjhtn4wCo2aYkrfpX0jiVJEmPQhYyWgtRZ5PgUzB/wN+IU3/I1i7py8KhTTROk78lbdhIxNtv41SkCEXHjye0d2/MUVEAVD5xHJ27Oysur2D++fkAdCnbhfal5WW8u0mJy8gpYirUC6TVM7KIkaT8ShYyWjsyR70dtFbTGNYweUcIc/epA1BfaV1e4zT5W8apU9weNw73unXxaNqUiDffzHms/NYt6NzduZl8k88OfAbAuMbj6Fe5n7yk9C8X9kdwYf9tbl9Jyrmv4zDZ4ViS8jNZyGjpxgGIC1G3vQtWd9uIxAwm77qCwaROZ+1co6jGifK39OMnUJydMMfHETdtGgDOZUpTbv16dC4u9N/Qn/Nx5wEYUHkA/av01zKu3bFYBBumnOLW+XgAAkt7YzKY6T+ukSz2JCmfk4WMlo7MVm+r9tI2hxVM2h6CMbuIebJOcfnD4jE5Fy2CJSUVQ4q6BlDwqpW4V1cbCn558MucIqa4Z3Heb/S+ZjntUXJcBqu/O05aYhYA5eoWpsvLsk+MJBUUspDRihAQovZVoUrBahd/NSaVFcduZTfEh4+6V9M0T35lycoibPRodO4epPz+OwBOxYpRbt1v6L29ATgTc4all5bmPGd4reFyVtgdjm2+zsG1oTn7T75ZhxKV5MwkSSpI5DeeVmIuQVaKul29t7ZZ8tgPWy/nnIHpVac4hbxcNU6U/5hiYggfM4a03XtyiphiX35JxV07c4oYgIGb1CUJOgd3Rq/oaVe6nSZ57VX4pYSc7Wa9K8giRpIKIHlGRiun//4tGicX7XJYQZ1Svmw8oy6892HXgr2Sd16zZGYSP/8X4mbOxJKennN/+e3bcCn5z67Pt5Jv5Wzvj9hPw6IN8XeTHZMBstKNXDwYya0LaiHzxJBqVG4sx2lJUkEkCxmthB1Rb3vP0jaHFfzVN2bJsCYE+RTM3jjWkrJjBzE//ggufxe3FfbuwTko6D/Hdl2jXpL8qPFHbL2xldH1Rtsqpl2LuZnC7z+fISVOXU2+9cDKsoiRpAJMFjJaiVIHZ1K1h7Y58tCh0Dhm7g3l+M1EFAWali+kdaR8If34CUyRt/Hp2hX3evXUOw0GAMr8uuCuRcyiC4tytvtW7suTFZ/ERV+wzuw9LCEE5/6I4I9ll7GY1RFaFRsEUaNVCY2TSZJkTbKQ0YLZDBnx4OIFzu5ap8kTZovgw7VnuRKtzqr5sX8dbQPlE8mbtxD+5pu4li+Pd+fOXG2rjnEp/r9v8enR456zvb45rK7LVcW/CmnGNLxcvGyW2R4JIdj160Uu7L+NTq9+Zr6B7nQcKnvESFJBJwf7auH3d9Tb+kO0zZGHFh+6kVPEvNi8LL3qyN+CHyRl927C334b9zp1KL1kMdd6/T0N36d793sWMdtubANAh44gzyC5BAFgyDARdT0ZnZOCxSwIKO7Jc5831TqWJEk2IM/IaOFodjff6k9pmyOPCCGYuF1t7OfqpOPjHnK69YOk7d9P+OujcatShVI/zyDi3ffICrkCQLmNG1DuMYVaCMGbu9Wuvr5uvnze/HOH79EjLILTu8KIj0jLua/bSNknRpIchSxkbO3K9r+3S9bXLkce2nkxmvg0dUzHpGfqapwmf0g7dBiXsmUp+dMkEpYsJXXnTgAq/vkHToUL3/U5J6JP8Pzvz+fs/6/V/whwc+zpxMIiWPHtUWJupOTcN+zHVri4ya82SXIU8l+7rf21tlLjEdrmyEObsqdat68aJJcieABhsaDodAS+MRrvDh240u7vRR2Lff31PYuYhMyEfxQxnzX7jCbFHHsRTiEERzZeyylihv/UGmcXvcapJEmytQJVyCiK0gPoUaFCBa2j3Fv4cfW2Rh9tc+QBi0Ww/UIUq46HAzC+Z3WNE9m3zMuXCX/zTUpOnEjEBx+SeeYMAB4NG1J8wgSci/x3dhJApimTVstaAdCseDOmPzEdneLYw9sMGSZmjdmbs1+9ZXFZxEiSgypQ34ZCiPVCiOG+vr5aR7k7swlSI8E9AIrW1DrNY9t4+jbDfz0GwIpXmlLS30PjRPYt6osvMSckkrx9e04RE/Tuu+oU63sUMenGdJ7b9FzO/s8dfnb4IgZgzjt/5Gw371uBNs9W0TCNJElaKlBnZOzenxPV23KtwTl/N4oTQvDd1ksA+Lo70TDYscdqPEjGmbOkHz6MZ6tWxE76CYDg5ctwr3XvQanXkq4xdMtQojOiATg48KBNstq7qGvJWExqn5iG3YKp0760xokkSdKS/NXOlnZ9od52+EzbHHlgy7kobsarLfS3v9lG2zB2LnXvXsJefRXFxYW0verlkKB33rlvEbPs4jJ6ru2ZU8RUK1RNTrMGEiLTWPntUQAqNSpC/a7B2gaSJElz8oyMrSSF/719Yz/45d/fIs+GJ/HKQvWSkpernkBvuSjk/WScOYOwWBDZ3XpLTP4Jnw4d7vucLw6pRW9Zn7LM6jiLIp5FrJ7T3kVdT2LlN+rfuzI1C9HhRTkmS5IkeUbGdsKP/r1dvJ52OR6TEILuk/8EoHIRb45/1FHjRPbJGBVNxunTABiuX8ccGwtAmSWL71vEhKeGI4TI2V/31DpZxAAWsyWniClazofur9bWOJEkSfZCnpGxlZQo9dbFCwrZ8ayqB1h+VF1x2dvNie/71cbFSdbC/5Zx9hxhI0eCXgfOzphuqp9ZiR++x6Pu3fvsWISFuWfnMvnEZCr5VwKgQ5n7n7VxFFHXknMuJwH0fqdg9F+SJClvyELGViJOqLfF6sA9urbaOyEE761SZ9vseactAZ6OvUjh3SRv3kzE+2PR+/lhuq2uAq7z9CR42VJc79MWYOKxicw/N58uwV34/frvALzb8F2bZLZn107Hsmna6Zz95z5v6vCdjCVJ+idZyNjKhfXqben828Rsxu6rAOgVRRYx/yKEIHb6dGJ/mgyAKTIy57FKhw6iON37n9qG0A3MPzef/pX7w99XlSjqKZsLhl9KAKBMjUJ0e7WWLGIkSfoPWcjYgsUChhRw84eafbVO80iMZgvfblGnW0/oK8cn/IcQZJw6lbNbaPhw9H5+BAx54b4/fDNMGUw4MoEGRRqQZkxjQ+gGAPb233vP5xRUmWlGbl2IJzUhC1d3J6o2L8apHeplua4jasoiRpKku5KFjC3czr6sVPNpCMqfjbsOhcYBEOjlwlP15MrWfzFGR4PJhHPx4rhVrUbanr0U++Jz/J5+OlfPd3dyZ27nufxw9IecImZC6wn4u/lbM7bdiY9IY/2Uk6TGZwHg5KLj5I6bADi76tHp8+flWEmSrE8WMrZweat6GxCsaYxHJYTgxfnqYMs3O1bWOI39yDx/nlsjX8W5aFG8u3UjbsYMAHx69nzgc41mI9tubKNL2S7MOTOHPWF7ANjaZyvFvIpZNbe9SUvKYvWEY+iddPR6ow5hlxI49vsNEm6rfYqeHZ9/L8dKkmR9spCxhf3quAkubYGmo7TN8pAS0gwMX3AUg9mCToFnGpbSOpJdSN66lYj33kfv54dH48ZEf/klAEU+/BCdy4PHD31z+BuWX16OQLDu6joA5nSc43BFDICnrysNu5eldPUAFn9yKOf+ep3LUL9zGbmStSRJ9yW/IWzBmKbeFslfDbyuxqTy7KxDRCZnArBtTGuHH6cghCDu55+J+XESbrVqUWjoS4S/PhqAEj9OxKdz5we+xorLK1h+eTlDagxhzll1NfTPmn1Go2KNrJrdngghOLn9FsUr+FGkrA+125Vi/+orOY/3H9eQwiW9NUwoSVJ+IQsZa/tr2jVAcHPtcjyCwXMPE5mcSYUgT1nEZBOZmST/vhmfHj1Ar8spYlzKl89VEXM86jhfHfyKWoVrsebyGhINiQD0KN/DmrHtisUi+GPZZc7uCadG6xIUKesDwImt6piYFye0wN1LzoqTJCl3ZCFjbSHbsjcUCG6paZSHcS02jbCEDAK9XUnOMJGaZcLbzVnrWJoxxcSg8/RE5+FBmQW/oHh5cal6DQDKLFqI+z0a3d0pw5TByB0jMQkTp2P/7o2yoscKnHSO8U/RaDCzdfY5rp+OpW7H0jR9sjwAR3+/DoBPoLssYiTJxq5fv0737t05e/as1lEeiWN8e2oq+yxG8Trg7qdlkIfy2pLjACSmG+hco5hDFzFZV65wc9hwPBo2oMT//ofe15cbg54HwLl4cTzq37/TrMliYnXIak5EnyAt+zLjZ80+o6hnUeoE1cHdyd3q/w32wGQws/aHE8TcSKbVM5Wo2aYkFrOFxMh0Dv0WCkDP1+toG1KSpFwzmUw43adHlq1on6Cgu5U9ePHp+ZrGeBjJmUbOhicDYDQLnmucfxe4fFzpx49za8RIFGdnAgYPRlgsJK5aRfqRIwCU27jhvs+/mXyTQb8PIj4zPue+YTWH8VTFp6ya255YLAKdTkHvrMPD25nOL9ekXJ1AALbOPsfVEzEABJb2xjfQMYo6SbJXoaGh9OnThxkzZvDJJ58QExODh4cHs2bNokqVKrzwwgsEBARw4sQJ6tWrR//+/XnjjTfIyMjAaDSyatUqKleuzLlz5xgyZAgGgwGLxcKqVauoWLGiVTLLQsbaru4Az6B8M/XaaLZQZ/zWnP1hLcvSuFwhDRNpJ2XnTsLHvIlz0aKUmDaVhAW/krhsWc7jhV9/DZ37vX/wphpS6bamGwAuOhc6B3fm8xafo1McoyeK2Wzh/B8RnNh6k97v1MPL342uI2sRdjGB1d8dw8XdiRtn4/Ar4kHD7sFUbCAXx5Qc2/j15zgfkZynr1mtuA+f9MjdRJNLly7xzDPPMG/ePN566y1mzJhBxYoVOXToECNHjmTnzp0AXL58me3bt6PX60lOTmbv3r04OTnx/fff88EHH7Bq1SpmzJjB6NGjefbZZzEYDJjN5jz977qTLGSsKTUGhIV/9J23c10n/YElO26LCoV5r3P+bOD3uCzp6dz++BNcK1Wi1M8zCO3ZK2cFa5cK5Sk1bRoupe99pupywmX6rOsDQP0i9YlKi+J6ynWHKWKibySzbe55EqPSKV7RD5PBgtFgZu33x4m+kQKAh48LhUt5UaNVCSo1lMsxSJKWYmJi6NWrF6tWraJMmTLs37+fvn3/7kSflZWVs923b1/0ej0ASUlJDB48mJCQENLT03HJbj/RtGlTvvzyS8LCwujdu7fVzsaALGSsKy5EvdW7apsjl6bsDCEkOhWAU590xM1Zh5ODdVQVQq3idB4elJ47B5cSJUg7fDiniKly/hzKAxb9jEiNyCliyvuWx9PZk8i0SD5v/rl1w9uJqGvJrPvpJC7uerqOqElwrcIA7PjlQk4R0+uNOpSsEqBlTEmyO7k9c2INvr6+lCpVin379lGqVCn8/Pw4efLkXY/19PTM2f7oo49o27Yta9asYenSpbz//vsADBw4kMaNG7Nx40Y6derE7NmzadeunVWyO9ZPKVtLyV44sEg1bXPkQnRyJr8evAHA6pFN8XV3xtVJr3Eq2xJmM5HjxxM7eQoAbpUqYYyKImzESABKTp/2wCJmy/UtdFrVCYAGRRrQvkx79obt5b1G79GgaAPr/gfYiUuHInHzdKL32/UpWzuQrHQTc976g0sH1X8Pwya2kkWMJNkZFxcX1q5dy4IFC9iwYQNly5ZlxYoVgPoL3qk71pK7U1JSEiVKqMvWbN68Oef+0NBQypUrx+uvv07Pnj05ffr0XZ+fF2QhY01/DfQtXEnbHLnwxcYLRCVnodcpBHm7aR3H5syJiYSNHk3i0mUIoxEhBOFvv0NoV3WMi2u1qni3bfvA1/nwzw8B6FW+Fz+0+YFll5bRu2JvdWXrAi4r3QhAi34V6fNuA7wD3DAZzcx56w+y0k0A9B3bABd3eSJYkuyRp6cnGzZsYOLEifTv3585c+ZQu3Ztqlevzm+//XbX57z77ruMHTuW5s2bY7FYcu5ftmwZNWrUoE6dOly8eJHnn3/earnlN4o1Xcye0VK2lbY5HuBWfDrrTkUAUKeUHyX9PTROZDvCYiFpzVqiJ0zAnJREkQ/GEvD884S/+SbJm34HoNhXX+HTudMDX8toNpJlzqJ58eZ80eILAJZ1X0age2CBbiaYFJPBoXWhhF9K4NnPmuDsqic1IZNN008TdU0duOjh68IL3zQv0J+DJOVXwcHBOT1k/Pz8OJI9K3P06NH/OXb+/Pn/2G/atCmXL18GYPfu3SxYsACAsWPHMnbsWCum/pssZKwpKQwUPQRV1TrJfX256ULO9oqXm2qYxPZMt28T+emnuNWoQdFPPsatShWMUVE5RUyZJYvxyEWzO4D6C9V+Mu5O7vxy7heer/Y8JbwK7krhGSkGjm66ztm94eh0CrXbq+tw/TbxBOGXE3OOq9+lDI26l5VFjCRJViELGWsxZqi3FTuCn/32YRFCsPmsOnbh50H10ekc44eNMBhQXFxwLlGC4GVLca1SBUWnQxgMXGndBlCnV+e2iOm8qjMie3ZaSGIIh24folNwJ4p6FszZOIlR6Sz/+ggmg4WqzYvRqFtZXD2c2DrnXE4R0/212hQt54urvJQkSZIVyW8Yazm5SL31Ka5tjgd4bs7fqw13rOYYfTxMCQncHPIifv36EjBwIG7V1MHYwmTiYq3agLp2UqGhQ3P1esejjhOeGg5ARb+K3Eq5xcyOMwtkEWPINOHi5oRvkDv1O5ehXJ1A/It6EnUtmfnv78s5rvtrtSlT3TH7D0mSZFuykLGW2OyVfIvW0DbHfVyOTGHflTgAznza0SFO/ZuTk7k1dBiG0FBcg4Nz7hdCcHvcRzn75X5bi5LL1tvrrq4D1CLmWvI1JrebTN2g3J3JyS8sZgvHt97k5LabPP1eA/yKeFC/czCZaUZ2LbrI+T/UMVaFSnjx9Pv1cXJ2rBlvkiRpRxYy1hKTPe4k0H4bynX8cS8AAxuVdoi1lMypadwaNpzMy5cpOfknPJs1AyDpt9+IeO/9nOPKbVif6yIG4EayOm39evJ1vm75NS1KtMjb4BqLDUtl54ILxNxMoXy9QFzcnUhLyuLElpuc2nkr57jWAytTo1XBHRMkSZJ9koWMtSRmf8EXr6dtjrvINJoZv+58zv5XvWtqmMY2hMlE2IgRZJw9S4kfJ+Ldpo16vxA5RYxrpUoEL12CziP3s7aMZiNHo45SxKMIC7suLFCXkywWwbHfr3N003VcPZzoNKwGFeoHkZlmZM5bf+Yc51fEg97v1JOrVkuSpAnZR8ZaUqPAyQ2c7a8ny+QdISw5chOAGc/ZX6FlDYqTE94dnqD4/77Fp0MHABKWL+diVXV8jFe7dpRb99tDFTFCCFoubQlABf8KBaqIEUJgMVswGcyUrxfEgE8aU6F+EPtXX2HOW38AEFyzECOmteXZ8U1kESNJ+dj169epUeO/wyBeeOEFVq5c+cDnr1y5EkVRuHTp0kO976effsqECRMe6jl3I8/IWIMQYEgDZ/vsxzJ191UA3ulUmc41immcxrqEwUDW9eu4VapEwB0NmdKPHCHy408AcC5ZkmJffvFwrysEb+15izRTGgA/tf0p70JrxGIRhJ6I4dSOm9RuX5oK9YNo8mT5nLFTZ/eGc2KrWgDX7Viapk+Vd4hxVZIk3VtKSgo//fQTjRs31iyDPCNjDVkpgAD/Mlon+Y/9V2Jztke2Ka9hEusTJhPhb73NjQEDMcX+/d8d9fXX3BikFjWlZv5Mhe3bcPL3z/3rCsGk45PYdmMbADM7zMRFn3/PSBgyTcRdEiz6+ABbZp0lPdnAX/XJX4XK/tVX2LNY/W2r+2u1ada7gixiJKkAMZvNDBs2jOrVq9OxY0cyMjL+8fj7779PtWrVqFWrFm+//XbO/R999BHvvvsubm5/X33YvXs3rVu3pl+/flSqVIn333+fRYsW0ahRI2rWrMnVq1fzNLs8I2MNf62xFFhZ2xz/cuBqHKMWHwdg7asFu8uqMJuJeO99UrZto8gHY3EqrC5cmLBsOfG/qJ0ni376CV6tHr7r8vRT05lzdg4Avi6+NC2ev5sI/vbjSaKvC4qWc6VZnwqUrR2ITqdgMpo5vvkGp3eF5Swx0OqZSnJatSRZUf+fD/znvu61ijGoaTAZBjMvzDv8n8efrl+Svg1KEZ9mYMTCY/94bFkum5yGhISwZMkSZs2aRb9+/Vi1alXOY/Hx8axZs4aLFy+iKAqJiYkAnDhxglu3btG9e/f/XCI6deoUFy5cICAggHLlyjF06FAOHz7MpEmTmDx5Mj/++GOucuWGLGSsIeaielujj7Y57mC2CIb+coQ0gxlnvUKdUn5aR7IaYbFwe9xHJG/cSOBbbxLw/PNknj/P7fHjyTylLlxW9re1uFV++EJTCEGKIYVS3qW4lXKLFT1W5HV8q4u5mcLZPWG06FcJZ1c9TXqW48z5U3R9Wu1MnJaUxR/LLnP1eMw/njfg48YEFPe820tKkpTPlS1bljp16gBQv359rl+/nvOYj48Pbm5uDB06lG7dutG9e3csFgtjxoz5z5IFf2nYsCHFiqlDF8qXL0/Hjh0BqFmzJrt27crT7LKQsYZTS9Rbj8La5rhDnfFbSTOYAVg9ornGaawrcdUqktasofCoURQeNgyAa73VotK9Xj08GjR4pCImxZCCt4s3DYo0YOGFhQAU88ofY4yERXD9bBwnt90kIiQRZ1c9VZoWo1gFP0pVC+BqtEJiVDqbZ54lLjw153klKvnR4/U66J3kVWhJsoX7nUFxd9Hf9/EAT5dcn4H5N1dX15xtvV7/j0tLTk5OHD58mB07drB06VKmTJnCmjVrOHv2LG2yZ4BGRkZy9uxZ6tev/5/X0+l0Ofs6nQ6TyfRIGe9FFjLWEHFCvfUtqW2ObFkmMylZ6l+chS81omZJX40TWZffU0+h9/TEo2lTjJGRYDbnPBa8eNEjvebiC4uZc2YOv3b9lemnpgPwZv038ySvtWWmGVn57VGSojPw8nelWe8KVGtZ/D9LByz57BAWs8DVw4nqLYvTuFd5h1myQpKke0tNTSU9PZ2uXbvSpEkTKlSogK+vL7F3jD1s06YNAwYMoEGDBuzevdum+WQhYw2G7N9o/UppmyPbkWvxANQs4UuLioEap7EOIQQJvy7Eu3MnnIOCMCUkENK02T+OCXrnnUd67etJ1/nuyHe0KNGCQI9AErMScXdyZ0iNIXkRPc8JIYi6nkx8RBrVmhfHzdOZEpX8adSjLOXrBaHX//PsislgJnSbBYsZ3DydeXFCiwI9fkqSpIeTkpJCr169yMzMRAjBxIkTtY70D7KQyWtCqLOW3Py0TpLjuTnq4LDnmtjfLKq8Ejt9OrE/TSbt8CGMERFknVc7KxceORKnYkVRdHq8n2j/SK895+wcnHROfNLsE87HnScqPYpS3vZRpN7JkGki5EgUZ/eGE3srFXdvZyo3KoreWUfb5+7eYTojxcDcd/5ubtdrTB1ZxEiSgwkODubs2bM5+3fOSvrL4cP/HWR8p927d+eciWnTpk3OJae/HvvLnY99+umnjxr5H2Qhk9fCjqi3OvtYayY05u/xDv0b2t8P37wQN2cOsT9NRuflRer2HQA4FSlC4Ouv4dfn8QZcX028yqbQTbQv3Z7C7oVpu7wtAK/UfuWxc+elq8ej2bHgAsZMM4VKeNF6YGUqNSqC3vneY1tibqaw6jt1hoPOCV6e1AadXo6FkSQpf5GFTF5Lz75m2GSktjmAiMQM2n2/B4BvCugyBPG/LiT6O3XanyVVLdrKrvsNt0qV8uT1d93ahZeLF+82epdL8X93rexZvmeevP7DEkKQHJtB7K1UYm6lULZWIEXK+hBQ3JOytQtTo1VJipbzeeBZldiwVJZ/pRbdQWW8Kdw4VRYxkiTlS7KQyWsJ6gKClNF+ZlDL/6lT3IILeRTIszEWg4H4X37J2fdq144iY9/HpVTe/bcOrTmUHuV6cCL6BG/uVgf3ftbsszx7/fsRFoEh04SrhzMmo5n1P50i9lYKhkx18LKiU7CYBUXK+uBf1JMOQ6rn+rW3zT0HQMPuZWnUvazNB+dJkiTlFVnI5LVLv6u3hSpoGyMyGbNFAPB939oFctyDzsUFxUVdtbvYN1/j9+STefbaZ2PP4qRzokpAFVaGrGTGqRkAlPQqScfgjnn2Pv+WFJPBtVMxRIQkEnElkZKV/ek8vCZOznpc3J2o1LgohUt6EVjam4Binji5PPwlzKwME/ER6tIKjbqXzev/BEmSJJuShUxeizip3nppOzto8s4rAPRrUJL6wQGaZrGG9GPHMMXHYwi9BjpdnhYx6cZ03tnzDk46J9b2Wsvma5sBWNp9KdUCqlmtKIwMTWLdpJMYs8z4BLpTrnYgZWr83UW328haefI+G6ecAqBxT1nESJKU/8lCJq+ZDeqq1xqKScliw+nbALzaVtszQ9ZgjIjg1suv5IyJKTHpxzx9/f8d+R/hqeHM6zyPq0lXuZ58HTe9G9UL5f7SzaNITzbg6uFEzzfqULSsdXr9pMRncvtqEgB1OxbcWWySJDkOuy9kFEWpCowGCgM7hBDTNY50b0KAKQN8SmgaY9ou9WxM5SLelClUsFrKp584wY1nnwOLBQDf3r3x6dAhz15/z609rApZxYs1XqR+kfr0Xd8XgHFNxuXZe9zp+plYUuMzqdG6JOXqBFK6WsAjXS7KrQNr1MXamvWpILv1SpJUIFi1kFEUZS7QHYgWQtS44/7OwCRAD8wWQnxzr9cQQlwAXlEURQfMsmbex5aRoN56andZKSEti3n7rwOwemSz+x+czxgjI7kxYCAAiqsrhYYOJfC1UXn2+kIIPvjzAyr5V+LVOq8SmRbJxXh13ay8nqWUnmzgz+WXCTkaTWBpb6q1LIFOp1itiDm/L4Jrp2K5flqdVVe1af5YWkGSJOlBrH1GZj4wBVjw1x2KouiBqUAHIAw4oijKOtSi5ut/Pf9FIUS0oig9gfezX8t+3VbHHuBVRJO3vxKdQref1OZmZQp54Olq9yfcHsr1fv0BcK1UibK/rc3zsSqKovBEmScYXH0wR6OO8vK2lwFoV6pdnr2XEIJLByP5c2UIxiwzjXqUpV6nMlZdCsBkMLPrV7Ug8y/mSf3OZXDzcrba+0mSJNmSVX/SCSH2KooS/K+7GwFXhBChAIqiLAV6CSG+Rj17c7fXWQesUxRlI7DYipEfj1Avd1D60RbtelwTtl4my2QhwNOZ45UTCgAACNBJREFUtSO1n/6dV0zx8aQfOoQpOhqA4BXL87yIiUiNIMAtgPHNxnMs6lhOEdOvUj8+aPxBnr1PQmQ6OxdcoGg5X9o8V4WAYta/9Hdyxy0AGnQNpnHPclZ/P0mSJFtShBDWfQO1kNnw16UlRVGeBjoLIYZm7w8CGgsh7nqNQFGUNkBvwBU4LYSYeo/jhgPDs3crA5fudlweKAzEPvAoKS/Iz9p25GdtW/Lzth35WduONT/rMkKIu47b0OLaw91+lb5nNSWE2A3sftCLCiFmAjMfOVUuKYpyVAjRwNrvI8nP2pbkZ21b8vO2HflZ245Wn7UW0xbCgDtbr5YEIjTIIUmSJElSPqdFIXMEqKgoSllFUVyAZ4B1GuSQJEmSJCmfs2ohoyjKEuAAUFlRlDBFUV4SQpiAUcAW4AKwXAhxzpo58pjVL19JOeRnbTvys7Yt+XnbjvysbUeTz9rqg30lSZIkSZKsRbb2lCRJkiQp35KFzF0oitJZUZRLiqJcURTl/bs8riiK8lP246cVRamnRc6CIhef97PZn/NpRVH2K4pSW4ucBcGDPus7jmuoKIo5u12C9Ahy81kritJGUZSTiqKcUxRlj60zFiS5+B7xVRRlvaIop7I/7yFa5MzvFEWZqyhKtKIoZ+/xuO1/Pgoh5J87/qB2GL4KlANcgFNAtX8d0xX4HXUqeRPgkNa58+ufXH7ezQD/7O0u8vO23md9x3E7gU3A01rnzo9/cvn32g84D5TO3g/SOnd+/ZPLz/sD4Nvs7UAgHnDROnt++wO0AuoBZ+/xuM1/PsozMv+V03lYCPH/9u4/1O66juP484WTubwrpZm4QS3MNQtspcsipVlRJMGUykGhWQuzQOqPQEGyUWCBEGESiy46goGjm1urP/xVTGW23aXsh9oYomUrQU3wdp3O3e3VH5/PhbO7e+79nrt7zzr3vh5w4Z7P93O/5/39cDjf9/18v9/P+y3gXmD1mD6rgd+42AGcJSnFa6Zm0vG2/bjtWsiKHZRH9qNzTT7bADcBvwNe6mZws0yTsf4KcJ/tFwBsZ7ynrsl4G1iosix4HyWRGelumL3P9qOUsWun6+fHJDInWgL8s+X1wdrWaZ9optOxXEvJ9qNzk461pCXA1cD6LsY1GzX5XC8Dzpa0TdITkq7rWnSzT5Pxvgu4kLJu2T7gu/ZoXZmYRl0/P86uqoLTo8nKwx2tThwTajyWkq6gJDKXzWhEs1eTsf45cLPto9Ndz2qOaTLW84CLgU8DC4C/SNph+8BMBzcLNRnvzwG7gU8B5wMPSXrM9tAMxzbXdP38mETmRE1WHs7qxNOn0VhKugjoBz5v+z9dim22aTLWlwD31iRmEXClpBHbW7oS4ezR9HvkFduvA69LehT4EJBEpnNNxvvrwE9dbuR4VtLzwHJgsDshzhldPz/m0tKJmqw8vBW4rt6d/THgNdsvdjvQWWLS8Zb0buA+4Nr8t3pSJh1r2++1vdT2UmAA+E6SmClp8j3ye+BySfMkvQ24lLJIaHSuyXi/QJn9QtK5lOLCz3U1yrmh6+fHzMiMYXtE0ujKw6cBd9t+WtKNdft6ytMcVwLPAocomX5MQcPxvg14J/DLOlMw4hSB61jDsY5p0GSsbf9N0v3AXuAY0G973EdaY2INP9s/BjZI2ke5/HGz7VTF7lBdsX8VsEjSQeCHwOlw6s6PWdk3IiIielYuLUVERETPSiITERERPSuJTERERPSsJDIRERHRs5LIRERERM9KIhMRbUm6tVYK3lurNF9a2/slfWAG3m+4TfvR+v6jP7fU9strfLslLZB0R319h6QbJ1r2X9JiSQPTfQwR0V15/DoixiXp48DPgFW2D0taRKkWPGOrdEoatt3XQft6SnXde+rrIeAc24dnKsaI+P+SGZmIaOc8yhL6hwFsvzKaxNRCh5fU39dKOlDbfi3prtq+QdKdkh6X9JykL9X2Pkl/kvSkpH2SxqvAPSlJ3wSuAW6TtFHSVuBMYKekNZLWSfp+7fs+SQ9L2lPf93xJSyU9VbefVmdxdtXZp2/V9lX1uAYk7a/vo7ptZT22PZIGJS2U9JikFS0xblcprxERMyQr+0ZEOw9SkoQDwMPAJtuPtHaQtBj4AfAR4L/An4E9LV3OoxT5XE5ZunwAeBO42vZQneXZIWmrJ54eXiBpd8vrn9jul3QZ8EfbAzWeYdsr6u/rWvpvpNTZ2SzpDMo/ce9q2b6WspT6Sknzge2SHqzbPgx8kFIvZjvwCUmDwCZgje1dkt4OvEGpB3Y98D1Jy4D5tvdOcFwRcZIyIxMR47I9TKnOfAPwMrBJ0vVjun0UeMT2q7aPAL8ds32L7WO2nwHOrW0Cbpe0l5IgLWnZ1s4btle0/GxqehySFgJLbG+ux/Wm7UNjun2WUh9mN7CTUhLjgrpt0PZB28co1ZOXUur0vGh7V93nkO2RevxfkHQ68A1gQ9M4I2JqMiMTEW3ZPgpsA7bVGjVf4/iTsybZReu9KqN9vwqcA1xs+4ikvwNnTEe8bUwW42ifm2w/cFyjtIrjj+Eo5XtTwAkzSLYPSXoIWE257JWaYBEzLDMyETEuSe+XdEFL0wrgH2O6DQKflHS2pHnAFxvs+h3ASzWJuQJ4z7QE3IbtIeCgpKsAJM1XqTbd6gHg23UmBUnLJJ05wW73A4slraz9F9bjh3J56U5gl+1Xp/FQImIcmZGJiHb6gF9IOgsYoVSzvaG1g+1/Sbqdcjnm38AzwGuT7Hcj8AdJf6VcqtnfIJax98jcb/uWBn836lrgV5J+BBwBvkypOD2qn3LJ6Ml6M+/LwFXtdmb7LUlrKOOzgHJ/zGeAYdtP1Ken7ukgvoiYojx+HREnRVKf7eE6I7EZuHv0fpS5qN4AvQ1YXu+riYgZlEtLEXGy1tXZkqeA54EtpzSaU6guwLcTuDVJTER3ZEYmIiIielZmZCIiIqJnJZGJiIiInpVEJiIiInpWEpmIiIjoWUlkIiIiomclkYmIiIie9T/BsUnKQnkHTwAAAABJRU5ErkJggg==\n",
      "text/plain": [
       "<Figure size 648x648 with 1 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    }
   ],
   "source": [
    "print(\"Keras  Accuracy: {}\".format(accuracy_score(np.argmax(y_test, axis=1), np.argmax(y_keras, axis=1))))\n",
    "print(\"hls4ml Accuracy: {}\".format(accuracy_score(np.argmax(y_test, axis=1), np.argmax(y_hls, axis=1))))\n",
    "\n",
    "fig, ax = plt.subplots(figsize=(9, 9))\n",
    "_ = plotting.makeRoc(y_test, y_keras, le.classes_)\n",
    "plt.gca().set_prop_cycle(None) # reset the colors\n",
    "_ = plotting.makeRoc(y_test, y_hls, le.classes_, linestyle='--')\n",
    "\n",
    "from matplotlib.lines import Line2D\n",
    "lines = [Line2D([0], [0], ls='-'),\n",
    "         Line2D([0], [0], ls='--')]\n",
    "from matplotlib.legend import Legend\n",
    "leg = Legend(ax, lines, labels=['keras', 'hls4ml'],\n",
    "            loc='lower right', frameon=False)\n",
    "ax.add_artist(leg)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Synthesize\n",
    "Now we'll actually use Vivado HLS to synthesize the model. We can run the build using a method of our `hls_model` object.\n",
    "After running this step, we can integrate the generated IP into a workflow to compile for a specific FPGA board.\n",
    "In this case, we'll just review the reports that Vivado HLS generates, checking the latency and resource usage.\n",
    "\n",
    "**This can take several minutes.**\n",
    "\n",
    "While the C-Synthesis is running, we can monitor the progress looking at the log file by opening a terminal from the notebook home, and executing:\n",
    "\n",
    "`tail -f model_1/hls4ml_prj/vivado_hls.log`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/bcilab/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/home/bcilab/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'bcilab' on host 'bcilab-rrid411' (Linux_x86_64 version 4.15.0-188-generic) on Mon Jul 11 11:05:15 IST 2022\n",
      "INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 60.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 60.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9\n",
      "WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... \n",
      "WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: firmware/myproject_axi.cpp:17:26\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file firmware/myproject_axi.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 896.254 ; gain = 194.969 ; free physical = 448 ; free virtual = 13971\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 896.254 ; gain = 194.969 ; free physical = 448 ; free virtual = 13971\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:27).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:48).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:160).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:526).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[].1' into 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_dense_stream.h:48).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>::operator[].1' into 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:76).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:160).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:76).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:524).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config6>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_dense_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:48).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:48).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config6>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:526).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:524).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:39).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:171).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, linear_config12>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:62).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[].1' into 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>::operator[]' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:155).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, linear_config12>' (firmware/nnet_utils/nnet_activation_stream.h:47).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>::operator[].1' into 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>::operator=' (firmware/nnet_utils/nnet_types.h:34).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 896.254 ; gain = 194.969 ; free physical = 378 ; free virtual = 13918\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:526->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:524->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:526->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:524->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:155) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:162) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.\n",
      "WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:39: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 896.254 ; gain = 194.969 ; free physical = 502 ; free virtual = 13901\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data_stream.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:32:1) on argument 'fc1_input.V.data.V' (firmware/myproject.cpp:25). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:32:96) on argument 'layer13_out.V.data.V' (firmware/myproject.cpp:26). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:5).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:4).\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:166) into a 80-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 1024-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:42) into a 1024-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:42) into a 80-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:42) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:42) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 1024-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 80-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:24) into a 256-bit variable.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:32:59).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:32:49).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:32:49).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:32:49).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:32:51).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, linear_config12>' (firmware/nnet_utils/nnet_activation_stream.h:32:51).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:32:51).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config6>' (firmware/nnet_utils/nnet_activation_stream.h:32:51).\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (firmware/myproject_axi.cpp:23) in function 'myproject_axi' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxExpPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:153) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:168) in function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, linear_config3>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:45) in function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, linear_config3>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, linear_config12>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:45) in function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, linear_config12>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config9>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:45) in function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config9>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config6>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:45) in function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config6>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' completely with a factor of 64.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:32) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject_axi.cpp:23) in function 'myproject_axi' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_types.h:32) in function 'myproject_axi' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 80.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:130) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:158) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:176) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.17' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.9' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.3' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.19' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.15' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.5' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.23' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.13' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.7' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.21' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.11' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.1' automatically.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w11.V'  in dimension 1 with a block factor of 80.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w8.V'  in dimension 1 with a block factor of 16.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w5.V'  in dimension 1 with a block factor of 32.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 16.\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:100) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:18) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:64) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:68) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:76) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:80) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:88) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:92) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:60) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:96) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:84) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:72) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' .\n",
      "INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:146) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.2' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.4' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.6' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.10' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.12' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.14' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.16' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.18' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.20' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.22' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.24' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.26' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:160:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:126) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:100) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:64) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:68) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:76) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:80) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:88) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:92) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:96) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:84) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:72) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:526->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:524->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:178->firmware/nnet_utils/nnet_dense_resource.h:526->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:524->firmware/nnet_utils/nnet_dense_stream.h:24) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 1, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:155) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config13>' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:164) automatically.\n",
      "INFO: [XFORM 203-721] Change variable 'tmp.data.V' to FIFO automatically.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:37) to a process function for dataflow in function 'myproject_axi'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 13 process function(s): \n",
      "\t 'myproject_Block__proc'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, linear_config3>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config6>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config9>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, linear_config12>'\n",
      "\t 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): \n",
      "\t 'Block_codeRepl342_proc266'\n",
      "\t 'myproject'\n",
      "\t 'Block_myproject_axi_.exit344_proc267'\n",
      "\t 'Loop_2_proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>'... converting 193 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>'... converting 97 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:75:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>'... converting 97 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_common.h:45:20) to (firmware/nnet_utils/nnet_common.h:55:43) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 9 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:53:17) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:38:90) to (firmware/myproject_axi.cpp:37:49) in function 'Loop_2_proc'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:28:25) to (firmware/myproject_axi.cpp:26:41) in function 'Block_codeRepl342_proc266'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55->firmware/nnet_utils/nnet_common.h:55) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:162) automatically.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_mult.h:24:9)...80 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 897.875 ; gain = 196.590 ; free physical = 437 ; free virtual = 13838\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_latency<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' to 'softmax_latency<array,array,softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, softmax_config13>' to 'softmax<array,array<ap_fixed,5u>,softmax_config13>' (firmware/nnet_utils/nnet_activation_stream.h:323:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, relu_config4>' to 'relu<array,array<ap_fixed,64u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config7>' to 'relu<array,array<ap_fixed,32u>,relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config10>' to 'relu<array,array<ap_fixed,32u>,relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, linear_config3>' to 'linear<array,array<ap_fixed,64u>,linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 5u>, linear_config12>' to 'linear<array,array<ap_fixed,5u>,linear_config12>' (firmware/nnet_utils/nnet_activation_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config9>' to 'linear<array,array<ap_fixed,32u>,linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config6>' to 'linear<array,array<ap_fixed,32u>,linear_config6>' (firmware/nnet_utils/nnet_activation_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' (firmware/nnet_utils/nnet_dense_resource.h:24:20)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' (firmware/nnet_utils/nnet_dense_resource.h:24:37)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5>' (firmware/nnet_utils/nnet_dense_resource.h:24:37)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>' (firmware/nnet_utils/nnet_dense_resource.h:24:37)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2>' (firmware/nnet_utils/nnet_dense_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5>' (firmware/nnet_utils/nnet_dense_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>' (firmware/nnet_utils/nnet_dense_stream.h:34:1)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:151) in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 1152.254 ; gain = 450.969 ; free physical = 211 ; free virtual = 13616\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config2>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,64u>,config2>' to 'dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed,64u>,linear_config3>' to 'linear_array_array_ap_fixed_64u_linear_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,64u>,relu_config4>' to 'relu_array_array_ap_fixed_64u_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config5>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config5>' to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed,32u>,linear_config6>' to 'linear_array_array_ap_fixed_32u_linear_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,32u>,relu_config7>' to 'relu_array_array_ap_fixed_32u_relu_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,32u>,config8>' to 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed,32u>,linear_config9>' to 'linear_array_array_ap_fixed_32u_linear_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_fixed,32u>,relu_config10>' to 'relu_array_array_ap_fixed_32u_relu_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config11>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,5u>,config11>' to 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed,5u>,linear_config12>' to 'linear_array_array_ap_fixed_5u_linear_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax_latency<array,array,softmax_config13>' to 'softmax_latency_array_array_softmax_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed,5u>,softmax_config13>' to 'softmax_array_array_ap_fixed_5u_softmax_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit344_proc267' to 'Block_myproject_axi_exit344_proc267'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl342_proc266' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 76.97 seconds; current allocated memory: 458.355 MB.\n",
      "INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 459.013 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 460.679 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 463.835 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 464.245 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 465.191 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_64u_linear_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'linear<array,array<ap_fixed,64u>,linear_config3>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 465.617 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 466.873 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_64u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,64u>,relu_config4>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 467.651 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 469.342 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 470.879 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 473.263 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 473.743 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 474.972 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_32u_linear_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'linear<array,array<ap_fixed,32u>,linear_config6>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 475.226 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 475.877 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_32u_relu_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,32u>,relu_config7>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 476.325 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 477.180 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 478.302 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 480.003 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 480.397 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 481.237 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_32u_linear_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'linear<array,array<ap_fixed,32u>,linear_config9>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 481.541 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 482.196 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_fixed_32u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array,array<ap_fixed,32u>,relu_config10>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 482.577 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 483.470 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 485.405 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 487.813 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 488.081 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 488.597 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_5u_linear_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'linear<array,array<ap_fixed,5u>,linear_config12>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 488.718 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 488.869 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_latency_array_array_softmax_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'softmax_latency<array,array,softmax_config13>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 489.277 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 489.748 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_5u_softmax_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 489.880 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 490.005 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 492.003 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 500.633 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit344_proc267' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 501.182 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 501.294 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 501.481 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 501.821 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 502.009 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 503.119 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl342_proc266' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl342_proc266'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 504.799 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outidx9' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_16s_11s_26_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_16s_16s_26_1_1': 15 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_164_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_646_16_1_1': 15 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 522.150 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 538.706 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_64u_linear_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_64u_linear_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 547.194 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_64u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_64u_relu_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 556.941 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_16s_11s_26_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_16s_16s_26_1_1': 31 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_646_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 567.244 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 583.754 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_32u_linear_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_32u_linear_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 588.439 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_32u_relu_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_32u_relu_config7_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 592.215 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_16s_11s_27_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_16s_16s_32_1_1': 15 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_325_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 599.461 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 609.650 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_32u_linear_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_32u_linear_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 613.484 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_fixed_32u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_fixed_32u_relu_config10_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 617.292 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_10ns_16s_26_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_16s_16s_26_1_1': 79 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 623.967 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 635.703 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_5u_linear_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_5u_linear_config12_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 637.105 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_latency_array_array_softmax_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_latency_array_array_softmax_config13_s_invert_table8' to 'softmax_latency_array_array_softmax_config13_s_invert_tabcud' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_latency_array_array_softmax_config13_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 638.161 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_5u_softmax_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_5u_softmax_config13_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 640.179 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi' due to the length limit 60\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_softmax_array_array_ap_fixed_5u_softmax_config13_U0' to 'start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j' due to the length limit 60\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 656.071 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit344_proc267' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit344_proc267'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.69 seconds; current allocated memory: 668.019 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 669.016 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.\n",
      "INFO: [HLS 200-633] Setting ap_ctrl_none interface for myproject_axi\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 671.321 MB.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config13_s_exp_table7_rom' using block ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_latency_array_array_softmax_config13_s_invert_tabcud_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_64u_linear_config3_U0_U(start_for_linear_array_array_ap_fixed_64u_linear_config3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_64u_relu_config4_U0_U(start_for_relu_array_array_ap_fixed_64u_relu_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_32u_linear_config6_U0_U(start_for_linear_array_array_ap_fixed_32u_linear_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_32u_relu_config7_U0_U(start_for_relu_array_array_ap_fixed_32u_relu_config7_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_32u_linear_config9_U0_U(start_for_linear_array_array_ap_fixed_32u_linear_config9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_fixed_32u_relu_config10_U0_U(start_for_relu_array_array_ap_fixed_32u_relu_config10_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_5u_linear_config12_U0_U(start_for_linear_array_array_ap_fixed_5u_linear_config12_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j_U(start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_0_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_1_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_2_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_3_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_4_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_5_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_6_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_7_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_8_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_9_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_10_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_11_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_12_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_13_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_14_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_V_15_U(fifo_w16_d16_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'is_last_1_i_0_loc_c_U(fifo_w1_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_0_V_U(fifo_w16_d5_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_1_V_U(fifo_w16_d5_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_2_V_U(fifo_w16_d5_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_3_V_U(fifo_w16_d5_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_local_V_data_4_V_U(fifo_w16_d5_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_U(fifo_w16_d5_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_2_proc_U0_U(start_for_Loop_2_proc_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit344_proc267_U0_U(start_for_Block_myproject_axi_exit344_proc267_U0)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:44 ; elapsed = 00:02:00 . Memory (MB): peak = 1408.254 ; gain = 706.969 ; free physical = 178 ; free virtual = 13381\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h1m52s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bcilab/Xilinx/Vivado/2019.1/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "create_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1438.250 ; gain = 73.887 ; free physical = 135 ; free virtual = 13194\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_axi_ap_fpext_0_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_axi_ap_fpext_0_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bcilab/Xilinx/Vivado/2019.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Jul 11 11:07:48 2022...\n",
      "***** EXPORT IP COMPLETED IN 0h0m36s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 156.18 seconds; peak allocated memory: 671.321 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Jul 11 11:07:49 2022...\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'EstimatedClockPeriod': '8.716',\n",
       " 'BestLatency': '75',\n",
       " 'WorstLatency': '76',\n",
       " 'IntervalMin': '66',\n",
       " 'IntervalMax': '67',\n",
       " 'BRAM_18K': '69',\n",
       " 'DSP48E': '149',\n",
       " 'FF': '14381',\n",
       " 'LUT': '43785',\n",
       " 'URAM': '0',\n",
       " 'AvailableBRAM_18K': '432',\n",
       " 'AvailableDSP48E': '360',\n",
       " 'AvailableFF': '141120',\n",
       " 'AvailableLUT': '70560',\n",
       " 'AvailableURAM': '0'}"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(csim=False, synth=True, export=True)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Check the reports\n",
    "Print out the reports generated by Vivado HLS. Pay attention to the Latency and the 'Utilization Estimates' sections"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.writer.vivado_accelerator_writer.VivadoAcceleratorWriter.write_header_file(hls_model, X_test, y_test, y_keras, y_hls, 64, 'model_1/hls4ml_prj/sdk/common/data.h')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 1 solution(s) in model_1/hls4ml_prj//myproject_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C simulation report not found.\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vivado HLS Report for 'myproject_axi'\n",
      "================================================================\n",
      "* Date:           Mon Jul 11 11:07:01 2022\n",
      "\n",
      "* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)\n",
      "* Project:        myproject_prj\n",
      "* Solution:       solution1\n",
      "* Product family: zynquplus\n",
      "* Target device:  xczu3eg-sbva484-1-e\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing (ns): \n",
      "    * Summary: \n",
      "    +--------+-------+----------+------------+\n",
      "    |  Clock | Target| Estimated| Uncertainty|\n",
      "    +--------+-------+----------+------------+\n",
      "    |ap_clk  |  10.00|     8.716|        1.25|\n",
      "    +--------+-------+----------+------------+\n",
      "\n",
      "+ Latency (clock cycles): \n",
      "    * Summary: \n",
      "    +-----+-----+-----+-----+----------+\n",
      "    |  Latency  |  Interval | Pipeline |\n",
      "    | min | max | min | max |   Type   |\n",
      "    +-----+-----+-----+-----+----------+\n",
      "    |   75|   76|   66|   67| dataflow |\n",
      "    +-----+-----+-----+-----+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +----------------------------------------+-------------------------------------+-----+-----+-----+-----+----------+\n",
      "        |                                        |                                     |  Latency  |  Interval | Pipeline |\n",
      "        |                Instance                |                Module               | min | max | min | max |   Type   |\n",
      "        +----------------------------------------+-------------------------------------+-----+-----+-----+-----+----------+\n",
      "        |myproject_U0                            |myproject                            |   73|   74|   66|   67| dataflow |\n",
      "        |Block_codeRepl342_proc266_U0            |Block_codeRepl342_proc266            |   49|   49|   49|   49|   none   |\n",
      "        |Loop_2_proc_U0                          |Loop_2_proc                          |   16|   16|   16|   16|   none   |\n",
      "        |Block_myproject_axi_exit344_proc267_U0  |Block_myproject_axi_exit344_proc267  |    4|    4|    4|    4|   none   |\n",
      "        +----------------------------------------+-------------------------------------+-----+-----+-----+-----+----------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|DSP              |        -|      -|       -|      -|    -|\n",
      "|Expression       |        -|      -|       0|      2|    -|\n",
      "|FIFO             |        0|      -|     147|    696|    -|\n",
      "|Instance         |       69|    149|   14234|  43087|    -|\n",
      "|Memory           |        -|      -|       -|      -|    -|\n",
      "|Multiplexer      |        -|      -|       -|      -|    -|\n",
      "|Register         |        -|      -|       -|      -|    -|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|Total            |       69|    149|   14381|  43785|    0|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|Available        |      432|    360|  141120|  70560|    0|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|Utilization (%)  |       15|     41|      10|     62|    0|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +----------------------------------------+-------------------------------------+---------+-------+-------+-------+-----+\n",
      "    |                Instance                |                Module               | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|\n",
      "    +----------------------------------------+-------------------------------------+---------+-------+-------+-------+-----+\n",
      "    |Block_codeRepl342_proc266_U0            |Block_codeRepl342_proc266            |        0|      0|    500|   5435|    0|\n",
      "    |Block_myproject_axi_exit344_proc267_U0  |Block_myproject_axi_exit344_proc267  |        0|      0|     70|    133|    0|\n",
      "    |Loop_2_proc_U0                          |Loop_2_proc                          |        0|      0|    187|   1057|    0|\n",
      "    |myproject_U0                            |myproject                            |       69|    149|  13477|  36462|    0|\n",
      "    +----------------------------------------+-------------------------------------+---------+-------+-------+-------+-----+\n",
      "    |Total                                   |                                     |       69|    149|  14234|  43087|    0|\n",
      "    +----------------------------------------+-------------------------------------+---------+-------+-------+-------+-----+\n",
      "\n",
      "Co-simulation report not found.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.report.read_vivado_report('model_1/hls4ml_prj/')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable myproject\n",
      "## set myproject \"myproject\"\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "## set fifo_opt 0\n",
      "## set eembc_power 0\n",
      "# create_project project_1 ${myproject}_vivado_accelerator -part xczu9eg-ffvb1156-2-e -force\n",
      "# set_property board_part avnet.com:ultra96v2:part0:1.2 [current_project]\n",
      "WARNING: [Project 1-153] The current project device 'xczu9eg-ffvb1156-2-e' does not match with the device on the 'AVNET.COM:ULTRA96V2:PART0:1.2' board part. A device change to match the device on 'AVNET.COM:ULTRA96V2:PART0:1.2' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.\n",
      "INFO: [Project 1-152] Project part set to zynquplus (xczu3eg-sbva484-1-i)\n",
      "# set_property  ip_repo_paths  ${myproject}_prj [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bcilab/Xilinx/Vivado/2019.1/data/ip'.\n",
      "# create_bd_design \"design_1\"\n",
      "Wrote  : </home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "# set_property  ip_repo_paths ${myproject}_prj/solution1/impl/ip [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_prj/solution1/impl/ip'.\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0\n",
      "CRITICAL WARNING: [PSU-1]  Actual device frequency is : 479.995209. Minimum actual device frequency supported for DDR for current part is 500.000000. \n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset \"1\" }  [get_bd_cells zynq_ultra_ps_e_0]\n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "# set_property -dict [list CONFIG.PSU__USE__S_AXI_GP0 {1} CONFIG.PSU__SAXIGP0__DATA_WIDTH {32}] [get_bd_cells zynq_ultra_ps_e_0]\n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0\n",
      "# endgroup\n",
      "# set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]\n",
      "# set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width ${bit_width_hls_input} CONFIG.c_m_axis_mm2s_tdata_width ${bit_width_hls_input} CONFIG.c_mm2s_burst_size {256} CONFIG.c_m_axi_s2mm_data_width ${bit_width_hls_output} CONFIG.c_s_axis_s2mm_tdata_width ${bit_width_hls_output} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]\n",
      "CRITICAL WARNING: [BD 41-737] Cannot set the parameter c_s_axis_s2mm_tdata_width on /axi_dma_0. It is read-only.\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]\n",
      "INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI\n",
      "Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </zynq_ultra_ps_e_0/Data> at <0xA000_0000 [ 4K ]>\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/zynq_ultra_ps_e_0/S_AXI_HPC0_FPD} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HPC0_FPD]\n",
      "Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x0000_0000 [ 2G ]>\n",
      "Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is being mapped into address space </axi_dma_0/Data_MM2S> at <0xFF00_0000 [ 16M ]>\n",
      "INFO: [BD 41-1051] The usage register of slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.\n",
      "Excluding </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> from </axi_dma_0/Data_MM2S>\n",
      "# endgroup\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HPC0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]\n",
      "Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x0000_0000 [ 2G ]>\n",
      "Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is being mapped into address space </axi_dma_0/Data_S2MM> at <0xFF00_0000 [ 16M ]>\n",
      "INFO: [BD 41-1051] The usage register of slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.\n",
      "Excluding </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> from </axi_dma_0/Data_S2MM>\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]\n",
      "WARNING: [xilinx.com:ip:zynq_ultra_ps_e:3.3-1] /zynq_ultra_ps_e_0</axi_smc/M00_AXI> of </axi_smc> is connected to </zynq_ultra_ps_e_0>. To avoid loops, any interface from </zynq_ultra_ps_e_0> should not be connected to </zynq_ultra_ps_e_0> using </axi_smc>\n",
      "# endgroup\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:hls:${myproject}_axi:1.0 ${myproject}_axi_0\n",
      "# endgroup\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins ${myproject}_axi_0/in_r]\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins ${myproject}_axi_0/out_r]\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ${myproject}_axi_0/ap_clk]\n",
      "# group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells ${myproject}_axi_0]\n",
      "# make_wrapper -files [get_files ./${myproject}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top\n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI\n",
      "WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.\n",
      "WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)\n",
      "WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)\n",
      "WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)\n",
      "WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)\n",
      "WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)\n",
      "WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)\n",
      "Wrote  : </home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "VHDL Output written to : /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "VHDL Output written to : /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "make_wrapper: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1744.273 ; gain = 173.781 ; free physical = 346 ; free virtual = 13530\n",
      "# add_files -norecurse ./${myproject}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# reset_run impl_1\n",
      "# reset_run synth_1\n",
      "# launch_runs impl_1 -to_step write_bitstream -jobs 6\n",
      "INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM> is excluded from all addressing paths.\n",
      "VHDL Output written to : /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "VHDL Output written to : /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] design_1_zynq_ultra_ps_e_0_0: \n",
      "Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.\n",
      "This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your\n",
      "design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.\n",
      "The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.\n",
      "For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows\n",
      "INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HPC0_FPD'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .\n",
      "Exporting to file /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh\n",
      "Generated Block Design Tcl file /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl\n",
      "Generated Hardware Definition File /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .\n",
      "WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .\n",
      "Exporting to file /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh\n",
      "Generated Block Design Tcl file /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl\n",
      "Generated Hardware Definition File /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef\n",
      "[Mon Jul 11 11:08:51 2022] Launched design_1_xbar_0_synth_1, design_1_zynq_ultra_ps_e_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_rst_ps8_0_100M_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_ds_1_synth_1, design_1_auto_pc_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_myproject_axi_0_0_synth_1, design_1_auto_ds_0_synth_1, synth_1...\n",
      "Run output will be captured here:\n",
      "design_1_xbar_0_synth_1: /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_xbar_0_synth_1/runme.log\n",
      "design_1_zynq_ultra_ps_e_0_0_synth_1: /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log\n",
      "design_1_axi_smc_0_synth_1: /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_axi_smc_0_synth_1/runme.log\n",
      "design_1_rst_ps8_0_100M_0_synth_1: /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_rst_ps8_0_100M_0_synth_1/runme.log\n",
      "design_1_auto_pc_1_synth_1: /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_1_synth_1/runme.log\n",
      "design_1_auto_ds_1_synth_1: /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_auto_ds_1_synth_1/runme.log\n",
      "design_1_auto_pc_0_synth_1: /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_0_synth_1/runme.log\n",
      "design_1_axi_dma_0_0_synth_1: /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log\n",
      "design_1_myproject_axi_0_0_synth_1: /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/runme.log\n",
      "design_1_auto_ds_0_synth_1: /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_auto_ds_0_synth_1/runme.log\n",
      "synth_1: /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/synth_1/runme.log\n",
      "[Mon Jul 11 11:08:51 2022] Launched impl_1...\n",
      "Run output will be captured here: /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/runme.log\n",
      "launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2084.398 ; gain = 340.125 ; free physical = 173 ; free virtual = 13455\n",
      "# wait_on_run -timeout 360 impl_1\n",
      "[Mon Jul 11 11:08:51 2022] Waiting for impl_1 to finish (timeout in 360 minutes)...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "*** Running vivado\n",
      "    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design_1_wrapper.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_prj/solution1/impl/ip'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bcilab/Xilinx/Vivado/2019.1/data/ip'.\n",
      "Command: link_design -top design_1_wrapper -part xczu3eg-sbva484-1-i\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'design_1_i/rst_ps8_0_100M'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/hier_0/axi_dma_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0.dcp' for cell 'design_1_i/hier_0/myproject_axi_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'\n",
      "INFO: [Netlist 29-17] Analyzing 1466 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2019.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'\n",
      "Finished Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'\n",
      "Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'\n",
      "Finished Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'\n",
      "Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'\n",
      "Finished Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'\n",
      "Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'\n",
      "Finished Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'\n",
      "Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'\n",
      "Finished Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'\n",
      "Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]\n",
      "WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]\n",
      "Finished Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'\n",
      "Finished Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'\n",
      "Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'\n",
      "Finished Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'\n",
      "Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Finished Parsing XDC File [/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]\n",
      "all_registers: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2853.711 ; gain = 518.469 ; free physical = 2437 ; free virtual = 11767\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/home/bcilab/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3005.785 ; gain = 0.000 ; free physical = 2555 ; free virtual = 11895\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 246 instances were transformed.\n",
      "  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 149 instances\n",
      "  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances\n",
      "  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 90 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances\n",
      "\n",
      "21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3005.785 ; gain = 1611.906 ; free physical = 2555 ; free virtual = 11895\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3005.785 ; gain = 0.000 ; free physical = 2546 ; free virtual = 11887\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 144566e98\n",
      "\n",
      "Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 3005.785 ; gain = 0.000 ; free physical = 2414 ; free virtual = 11755\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 31 inverter(s) to 4867 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 10a5a62e5\n",
      "\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3014.570 ; gain = 0.000 ; free physical = 2419 ; free virtual = 11760\n",
      "INFO: [Opt 31-389] Phase Retarget created 65 cells and removed 431 cells\n",
      "INFO: [Opt 31-1021] In phase Retarget, 42 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 3be6713f\n",
      "\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3014.570 ; gain = 0.000 ; free physical = 2419 ; free virtual = 11760\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 36 cells and removed 241 cells\n",
      "INFO: [Opt 31-1021] In phase Constant propagation, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 102f9ad0d\n",
      "\n",
      "Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3014.570 ; gain = 0.000 ; free physical = 2413 ; free virtual = 11755\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1361 cells\n",
      "INFO: [Opt 31-1021] In phase Sweep, 207 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: 102f9ad0d\n",
      "\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3014.570 ; gain = 0.000 ; free physical = 2411 ; free virtual = 11755\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 5 Shift Register Optimization | Checksum: 102f9ad0d\n",
      "\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3014.570 ; gain = 0.000 ; free physical = 2413 ; free virtual = 11756\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 102f9ad0d\n",
      "\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3014.570 ; gain = 0.000 ; free physical = 2412 ; free virtual = 11755\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |              65  |             431  |                                             42  |\n",
      "|  Constant propagation         |              36  |             241  |                                             52  |\n",
      "|  Sweep                        |               0  |            1361  |                                            207  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                             60  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3014.570 ; gain = 0.000 ; free physical = 2413 ; free virtual = 11755\n",
      "Ending Logic Optimization Task | Checksum: 7fde755c\n",
      "\n",
      "Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3014.570 ; gain = 0.000 ; free physical = 2413 ; free virtual = 11755\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "INFO: [Pwropt 34-9] Applying IDT optimizations ...\n",
      "INFO: [Pwropt 34-10] Applying ODC optimizations ...\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.399 | TNS=0.000 |\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "\n",
      "\n",
      "Starting PowerOpt Patch Enables Task\n",
      "INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 29 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.\n",
      "INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports\n",
      "Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 58\n",
      "Ending PowerOpt Patch Enables Task | Checksum: 15f9a7ea6\n",
      "\n",
      "Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4799.258 ; gain = 0.000 ; free physical = 1276 ; free virtual = 10752\n",
      "Ending Power Optimization Task | Checksum: 15f9a7ea6\n",
      "\n",
      "Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 4799.258 ; gain = 1784.688 ; free physical = 1333 ; free virtual = 10809\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 15f9a7ea6\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4799.258 ; gain = 0.000 ; free physical = 1333 ; free virtual = 10809\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4799.258 ; gain = 0.000 ; free physical = 1333 ; free virtual = 10809\n",
      "Ending Netlist Obfuscation Task | Checksum: 14089f99a\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4799.258 ; gain = 0.000 ; free physical = 1333 ; free virtual = 10809\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "48 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 4799.258 ; gain = 1793.473 ; free physical = 1333 ; free virtual = 10809\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4799.258 ; gain = 0.000 ; free physical = 1333 ; free virtual = 10810\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Common 17-1381] The checkpoint '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4799.258 ; gain = 0.000 ; free physical = 1318 ; free virtual = 10809\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4823.270 ; gain = 24.012 ; free physical = 1312 ; free virtual = 10805\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1310 ; free virtual = 10803\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c316f8b8\n",
      "\n",
      "Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1310 ; free virtual = 10803\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1310 ; free virtual = 10803\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c9090f2d\n",
      "\n",
      "Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1189 ; free virtual = 10686\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 11ecb592c\n",
      "\n",
      "Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1107 ; free virtual = 10606\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 11ecb592c\n",
      "\n",
      "Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1107 ; free virtual = 10605\n",
      "Phase 1 Placer Initialization | Checksum: 11ecb592c\n",
      "\n",
      "Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1106 ; free virtual = 10605\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 1534bcaae\n",
      "\n",
      "Time (s): cpu = 00:01:08 ; elapsed = 00:00:27 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1043 ; free virtual = 10543\n",
      "\n",
      "Phase 2.2 Global Placement Core\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer\n",
      "INFO: [Physopt 32-65] No nets found for high-fanout optimization.\n",
      "INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.\n",
      "INFO: [Physopt 32-949] No candidate nets found for HD net replication\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1015 ; free virtual = 10517\n",
      "\n",
      "Summary of Physical Synthesis Optimizations\n",
      "============================================\n",
      "\n",
      "\n",
      "----------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |\n",
      "----------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |\n",
      "----------------------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1035a9b27\n",
      "\n",
      "Time (s): cpu = 00:02:11 ; elapsed = 00:00:54 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1014 ; free virtual = 10517\n",
      "Phase 2.2 Global Placement Core | Checksum: 16c309d23\n",
      "\n",
      "Time (s): cpu = 00:02:16 ; elapsed = 00:00:57 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1012 ; free virtual = 10514\n",
      "Phase 2 Global Placement | Checksum: 16c309d23\n",
      "\n",
      "Time (s): cpu = 00:02:17 ; elapsed = 00:00:57 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1029 ; free virtual = 10531\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 16d85ce6d\n",
      "\n",
      "Time (s): cpu = 00:02:20 ; elapsed = 00:00:58 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1023 ; free virtual = 10526\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20a676678\n",
      "\n",
      "Time (s): cpu = 00:02:27 ; elapsed = 00:01:01 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1025 ; free virtual = 10527\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 284614d9b\n",
      "\n",
      "Time (s): cpu = 00:02:27 ; elapsed = 00:01:01 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1025 ; free virtual = 10527\n",
      "\n",
      "Phase 3.4 Small Shape Clustering\n",
      "Phase 3.4 Small Shape Clustering | Checksum: 23949c8b8\n",
      "\n",
      "Time (s): cpu = 00:02:31 ; elapsed = 00:01:03 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 988 ; free virtual = 10491\n",
      "\n",
      "Phase 3.5 Flow Legalize Slice Clusters\n",
      "Phase 3.5 Flow Legalize Slice Clusters | Checksum: 215093a9d\n",
      "\n",
      "Time (s): cpu = 00:02:31 ; elapsed = 00:01:04 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 990 ; free virtual = 10493\n",
      "\n",
      "Phase 3.6 Slice Area Swap\n",
      "Phase 3.6 Slice Area Swap | Checksum: 1c97b5c3e\n",
      "\n",
      "Time (s): cpu = 00:02:34 ; elapsed = 00:01:06 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 975 ; free virtual = 10478\n",
      "\n",
      "Phase 3.7 Commit Slice Clusters\n",
      "Phase 3.7 Commit Slice Clusters | Checksum: 10a413a71\n",
      "\n",
      "Time (s): cpu = 00:02:42 ; elapsed = 00:01:08 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 965 ; free virtual = 10468\n",
      "\n",
      "Phase 3.8 Re-assign LUT pins\n",
      "Phase 3.8 Re-assign LUT pins | Checksum: b93befe5\n",
      "\n",
      "Time (s): cpu = 00:02:45 ; elapsed = 00:01:11 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 970 ; free virtual = 10473\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Phase 3.9 Pipeline Register Optimization\n",
      "Phase 3.9 Pipeline Register Optimization | Checksum: 11186e91c\n",
      "\n",
      "Time (s): cpu = 00:02:45 ; elapsed = 00:01:11 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 981 ; free virtual = 10484\n",
      "Phase 3 Detail Placement | Checksum: 11186e91c\n",
      "\n",
      "Time (s): cpu = 00:02:46 ; elapsed = 00:01:12 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 981 ; free virtual = 10484\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "\n",
      "Phase 4.1.1 Post Placement Optimization\n",
      "Post Placement Optimization Initialization | Checksum: 171abf758\n",
      "\n",
      "Phase 4.1.1.1 BUFG Insertion\n",
      "INFO: [Place 46-35] Processed net design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 3824 loads.\n",
      "INFO: [Place 46-45] Replicated bufg driver design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep\n",
      "INFO: [Place 46-35] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/ap_CS_fsm_reg[1], inserted BUFG to drive 1542 loads.\n",
      "INFO: [Place 46-35] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_50_V_U/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_data_stream_V_data_8_V_read, inserted BUFG to drive 1024 loads.\n",
      "INFO: [Place 46-35] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/w5_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U/RDEN, inserted BUFG to drive 1030 loads.\n",
      "INFO: [Place 46-35] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_420/w_index146_reg_428, inserted BUFG to drive 1030 loads.\n",
      "INFO: [Place 46-35] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_420/ap_return_0_preg[15]_i_1_n_0, inserted BUFG to drive 1024 loads.\n",
      "INFO: [Place 46-35] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_420/res_9_V_write_assign144_reg_680, inserted BUFG to drive 1024 loads.\n",
      "INFO: [Place 46-56] BUFG insertion identified 7 candidate nets. Inserted BUFG: 7, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.\n",
      "Phase 4.1.1.1 BUFG Insertion | Checksum: 16903505f\n",
      "\n",
      "Time (s): cpu = 00:03:21 ; elapsed = 00:01:22 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1000 ; free virtual = 10503\n",
      "INFO: [Place 30-746] Post Placement Timing Summary WNS=1.697. For the most accurate timing information please run report_timing.\n",
      "Phase 4.1.1 Post Placement Optimization | Checksum: 1abf74682\n",
      "\n",
      "Time (s): cpu = 00:03:21 ; elapsed = 00:01:23 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1000 ; free virtual = 10503\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 1abf74682\n",
      "\n",
      "Time (s): cpu = 00:03:22 ; elapsed = 00:01:23 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1000 ; free virtual = 10503\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 1abf74682\n",
      "\n",
      "Time (s): cpu = 00:03:22 ; elapsed = 00:01:23 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1000 ; free virtual = 10503\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 999 ; free virtual = 10503\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 2871446df\n",
      "\n",
      "Time (s): cpu = 00:03:24 ; elapsed = 00:01:26 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1001 ; free virtual = 10505\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1001 ; free virtual = 10505\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 276ef1692\n",
      "\n",
      "Time (s): cpu = 00:03:25 ; elapsed = 00:01:26 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1002 ; free virtual = 10505\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 276ef1692\n",
      "\n",
      "Time (s): cpu = 00:03:25 ; elapsed = 00:01:26 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1002 ; free virtual = 10505\n",
      "Ending Placer Task | Checksum: 1cb364a14\n",
      "\n",
      "Time (s): cpu = 00:03:25 ; elapsed = 00:01:26 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1002 ; free virtual = 10505\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "83 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "place_design: Time (s): cpu = 00:03:30 ; elapsed = 00:01:29 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1064 ; free virtual = 10567\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1063 ; free virtual = 10566\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 902 ; free virtual = 10524\n",
      "INFO: [Common 17-1381] The checkpoint '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1031 ; free virtual = 10561\n",
      "INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1015 ; free virtual = 10546\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb\n",
      "report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1002 ; free virtual = 10554\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.94 . Memory (MB): peak = 4823.270 ; gain = 0.000 ; free physical = 1000 ; free virtual = 10553\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: 1e493bff ConstDB: 0 ShapeSum: d1d00db8 RouteDB: db1d005d\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: ebf00f4f\n",
      "\n",
      "Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 883 ; free virtual = 10432\n",
      "Post Restoration Checksum: NetGraph: 20f09f67 NumContArr: aa6f0dd0 Constraints: a895896 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "\n",
      "Phase 2.1 Create Timer\n",
      "Phase 2.1 Create Timer | Checksum: d5e905cd\n",
      "\n",
      "Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 848 ; free virtual = 10398\n",
      "\n",
      "Phase 2.2 Fix Topology Constraints\n",
      "Phase 2.2 Fix Topology Constraints | Checksum: d5e905cd\n",
      "\n",
      "Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 800 ; free virtual = 10350\n",
      "\n",
      "Phase 2.3 Pre Route Cleanup\n",
      "Phase 2.3 Pre Route Cleanup | Checksum: d5e905cd\n",
      "\n",
      "Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 800 ; free virtual = 10350\n",
      "\n",
      "Phase 2.4 Global Clock Net Routing\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 2.4 Global Clock Net Routing | Checksum: 257fae086\n",
      "\n",
      "Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 780 ; free virtual = 10334\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Phase 2.5 Update Timing\n",
      "Phase 2.5 Update Timing | Checksum: 1ea5ccf7a\n",
      "\n",
      "Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 758 ; free virtual = 10309\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.996  | TNS=0.000  | WHS=-0.061 | THS=-18.566|\n",
      "\n",
      "Phase 2 Router Initialization | Checksum: 18b90d024\n",
      "\n",
      "Time (s): cpu = 00:01:26 ; elapsed = 00:00:37 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 739 ; free virtual = 10293\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0.00607901 %\n",
      "  Global Horizontal Routing Utilization  = 0.00500722 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 43199\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 38379\n",
      "  Number of Partially Routed Nets     = 4820\n",
      "  Number of Node Overlaps             = 19\n",
      "\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: 1c6a3d18d\n",
      "\n",
      "Time (s): cpu = 00:01:45 ; elapsed = 00:00:43 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 715 ; free virtual = 10269\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 9411\n",
      " Number of Nodes with overlaps = 1068\n",
      " Number of Nodes with overlaps = 155\n",
      " Number of Nodes with overlaps = 28\n",
      " Number of Nodes with overlaps = 5\n",
      " Number of Nodes with overlaps = 2\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.185  | TNS=0.000  | WHS=-0.022 | THS=-0.573 |\n",
      "\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 18c395bd6\n",
      "\n",
      "Time (s): cpu = 00:03:20 ; elapsed = 00:01:20 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 724 ; free virtual = 10281\n",
      "\n",
      "Phase 4.2 Additional Iteration for Hold\n",
      "Phase 4.2 Additional Iteration for Hold | Checksum: 1b2f78b37\n",
      "\n",
      "Time (s): cpu = 00:03:20 ; elapsed = 00:01:20 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 724 ; free virtual = 10281\n",
      "Phase 4 Rip-up And Reroute | Checksum: 1b2f78b37\n",
      "\n",
      "Time (s): cpu = 00:03:20 ; elapsed = 00:01:20 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 724 ; free virtual = 10281\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "\n",
      "Phase 5.1 Delay CleanUp\n",
      "\n",
      "Phase 5.1.1 Update Timing\n",
      "Phase 5.1.1 Update Timing | Checksum: 1ce66e05f\n",
      "\n",
      "Time (s): cpu = 00:03:34 ; elapsed = 00:01:23 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 722 ; free virtual = 10280\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.185  | TNS=0.000  | WHS=0.010  | THS=0.000  |\n",
      "\n",
      "Phase 5.1 Delay CleanUp | Checksum: 1ce66e05f\n",
      "\n",
      "Time (s): cpu = 00:03:34 ; elapsed = 00:01:24 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 722 ; free virtual = 10280\n",
      "\n",
      "Phase 5.2 Clock Skew Optimization\n",
      "Phase 5.2 Clock Skew Optimization | Checksum: 1ce66e05f\n",
      "\n",
      "Time (s): cpu = 00:03:34 ; elapsed = 00:01:24 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 722 ; free virtual = 10280\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 1ce66e05f\n",
      "\n",
      "Time (s): cpu = 00:03:34 ; elapsed = 00:01:24 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 722 ; free virtual = 10280\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "\n",
      "Phase 6.1.1 Update Timing\n",
      "Phase 6.1.1 Update Timing | Checksum: 1aca698ef\n",
      "\n",
      "Time (s): cpu = 00:03:45 ; elapsed = 00:01:27 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 721 ; free virtual = 10278\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.185  | TNS=0.000  | WHS=0.010  | THS=0.000  |\n",
      "\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 1a0fdc0ee\n",
      "\n",
      "Time (s): cpu = 00:03:45 ; elapsed = 00:01:27 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 721 ; free virtual = 10278\n",
      "Phase 6 Post Hold Fix | Checksum: 1a0fdc0ee\n",
      "\n",
      "Time (s): cpu = 00:03:45 ; elapsed = 00:01:27 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 722 ; free virtual = 10278\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 6.27409 %\n",
      "  Global Horizontal Routing Utilization  = 8.22597 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 1f9580e6c\n",
      "\n",
      "Time (s): cpu = 00:03:46 ; elapsed = 00:01:27 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 721 ; free virtual = 10277\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 1f9580e6c\n",
      "\n",
      "Time (s): cpu = 00:03:46 ; elapsed = 00:01:27 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 720 ; free virtual = 10276\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 1f9580e6c\n",
      "\n",
      "Time (s): cpu = 00:03:49 ; elapsed = 00:01:30 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 718 ; free virtual = 10275\n",
      "\n",
      "Phase 10 Post Router Timing\n",
      "INFO: [Route 35-57] Estimated Timing Summary | WNS=1.185  | TNS=0.000  | WHS=0.010  | THS=0.000  |\n",
      "\n",
      "INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.\n",
      "Phase 10 Post Router Timing | Checksum: 1f9580e6c\n",
      "\n",
      "Time (s): cpu = 00:03:49 ; elapsed = 00:01:30 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 719 ; free virtual = 10276\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:03:49 ; elapsed = 00:01:30 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 796 ; free virtual = 10353\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "101 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:03:55 ; elapsed = 00:01:33 . Memory (MB): peak = 4824.273 ; gain = 1.004 ; free physical = 796 ; free virtual = 10353\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 796 ; free virtual = 10353\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 612 ; free virtual = 10307\n",
      "INFO: [Common 17-1381] The checkpoint '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4824.273 ; gain = 0.000 ; free physical = 748 ; free virtual = 10336\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 4856.289 ; gain = 32.016 ; free physical = 740 ; free virtual = 10324\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "report_methodology: Time (s): cpu = 00:00:51 ; elapsed = 00:00:11 . Memory (MB): peak = 4856.289 ; gain = 0.000 ; free physical = 715 ; free virtual = 10299\n",
      "INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.\n",
      "Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.\n",
      "113 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 4856.289 ; gain = 0.000 ; free physical = 607 ; free virtual = 10215\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "Command: write_bitstream -force design_1_wrapper.bit\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'\n",
      "Running DRC as a precondition to command write_bitstream\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_11s_26_1_1_U446/myproject_axi_mul_mul_16s_11s_26_1_1_DSP48_1_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_11s_26_1_1_U446/myproject_axi_mul_mul_16s_11s_26_1_1_DSP48_1_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_11s_26_1_1_U446/myproject_axi_mul_mul_16s_11s_26_1_1_DSP48_1_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_11s_26_1_1_U446/myproject_axi_mul_mul_16s_11s_26_1_1_DSP48_1_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U415/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U415/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U415/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U415/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U416/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U416/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U416/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U416/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U417/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U417/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U417/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U417/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U418/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U418/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U418/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U418/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U419/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U419/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U419/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U419/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U420/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U420/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U420/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U420/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U421/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U421/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U421/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U421/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U422/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U422/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U422/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U422/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U423/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U423/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U423/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U423/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U424/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U424/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U424/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U424/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U425/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U425/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U425/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U425/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U426/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U426/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U426/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U426/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U427/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U427/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U427/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U427/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U428/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U428/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U428/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U428/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U429/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U429/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U429/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U429/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U430/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U430/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U430/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U430/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U431/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U431/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U431/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U431/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U432/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U432/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U432/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U432/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U433/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U433/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U433/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U433/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U434/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U434/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U434/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U434/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U435/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U435/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U435/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U435/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U436/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U436/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U436/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U436/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U437/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U437/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U437/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U437/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U438/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U438/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U438/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U438/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U439/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U439/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U439/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U439/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U440/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U440/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U440/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U440/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U441/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U441/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U441/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U441/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U442/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U442/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U442/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U442/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U443/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U443/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U443/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U443/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U444/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U444/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U444/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U444/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U445/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U445/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U445/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U445/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_11s_27_1_1_U752/myproject_axi_mul_mul_16s_11s_27_1_1_DSP48_3_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_11s_27_1_1_U752/myproject_axi_mul_mul_16s_11s_27_1_1_DSP48_3_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_11s_27_1_1_U752/myproject_axi_mul_mul_16s_11s_27_1_1_DSP48_3_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_11s_27_1_1_U752/myproject_axi_mul_mul_16s_11s_27_1_1_DSP48_3_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U737/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U737/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U737/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U737/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U738/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U738/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U738/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U738/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U739/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U739/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U739/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U739/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U740/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U740/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U740/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U740/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U741/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U741/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U741/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U741/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U742/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U742/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U742/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U742/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U743/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U743/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U743/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U743/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U744/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U744/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U744/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U744/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U745/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U745/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U745/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U745/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U746/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U746/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U746/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U746/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U747/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U747/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U747/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U747/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U748/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U748/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U748/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U748/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U749/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U749/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U749/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U749/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U750/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U750/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U750/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U750/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U751/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U751/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U751/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U751/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_10ns_16s_26_1_1_U1061/myproject_axi_mul_mul_10ns_16s_26_1_1_DSP48_4_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_10ns_16s_26_1_1_U1061/myproject_axi_mul_mul_10ns_16s_26_1_1_DSP48_4_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1000/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1000/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1001/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1001/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1002/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p input design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1002/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.\n",
      "INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_11s_26_1_1_U446/myproject_axi_mul_mul_16s_11s_26_1_1_DSP48_1_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_11s_26_1_1_U446/myproject_axi_mul_mul_16s_11s_26_1_1_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U415/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U415/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U416/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U416/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U417/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U417/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U418/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U418/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U419/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U419/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U420/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U420/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U421/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U421/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U422/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U422/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U423/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U423/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U424/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U424/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U425/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U425/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U426/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U426/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U427/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U427/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U428/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U428/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U429/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U429/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U430/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U430/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U431/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U431/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U432/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U432/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U433/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U433/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U434/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U434/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U435/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U435/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U436/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U436/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U437/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U437/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U438/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U438/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U439/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U439/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U440/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U440/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U441/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U441/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U442/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U442/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U443/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U443/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U444/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U444/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U445/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U445/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_11s_27_1_1_U752/myproject_axi_mul_mul_16s_11s_27_1_1_DSP48_3_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_11s_27_1_1_U752/myproject_axi_mul_mul_16s_11s_27_1_1_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U737/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U737/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U738/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U738/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U739/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U739/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U740/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U740/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U741/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U741/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U742/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U742/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U743/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U743/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U744/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U744/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U745/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U745/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U746/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U746/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U747/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U747/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U748/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U748/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U749/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U749/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U750/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U750/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U751/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U751/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_10ns_16s_26_1_1_U1061/myproject_axi_mul_mul_10ns_16s_26_1_1_DSP48_4_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_10ns_16s_26_1_1_U1061/myproject_axi_mul_mul_10ns_16s_26_1_1_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1000/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1000/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1001/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1001/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1002/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1002/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1003/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1003/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1004/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1004/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1005/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1005/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1006/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1006/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1007/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1007/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1008/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1008/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1009/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1009/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1010/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1010/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1011/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1011/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1012/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1012/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1013/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1013/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1014/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1014/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1015/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1015/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1016/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1016/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1017/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1017/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1018/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1018/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1019/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1019/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1020/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1020/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1021/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1021/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1022/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1022/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1023/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1023/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1024/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1024/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1025/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1025/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1026/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1026/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1027/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1027/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1028/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1028/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1029/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1029/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1030/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1030/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1031/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1031/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1032/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1032/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1033/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1033/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1034/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1034/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1035/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1035/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1036/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1036/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1037/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1037/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1038/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1038/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1039/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1039/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1040/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1040/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1041/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1041/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1042/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1042/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1043/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1043/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1044/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1044/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1045/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1045/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1046/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1046/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1047/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1047/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1048/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1048/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1049/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1049/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1050/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1050/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_11s_26_1_1_U446/myproject_axi_mul_mul_16s_11s_26_1_1_DSP48_1_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_11s_26_1_1_U446/myproject_axi_mul_mul_16s_11s_26_1_1_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U415/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U415/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U416/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U416/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U417/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U417/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U418/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U418/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U419/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U419/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U420/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U420/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U421/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U421/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U422/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U422/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U423/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U423/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U424/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U424/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U425/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U425/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U426/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U426/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U427/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U427/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U428/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U428/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U429/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U429/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U430/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U430/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U431/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U431/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U432/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U432/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U433/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U433/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U434/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U434/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U435/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U435/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U436/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U436/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U437/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U437/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U438/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U438/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U439/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U439/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U440/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U440/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U441/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U441/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U442/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U442/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U443/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U443/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U444/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U444/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U445/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_450/myproject_axi_mul_mul_16s_16s_26_1_1_U445/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_11s_27_1_1_U752/myproject_axi_mul_mul_16s_11s_27_1_1_DSP48_3_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_11s_27_1_1_U752/myproject_axi_mul_mul_16s_11s_27_1_1_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U737/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U737/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U738/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U738/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U739/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U739/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U740/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U740/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U741/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U741/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U742/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U742/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U743/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U743/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U744/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U744/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U745/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U745/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U746/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U746/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U747/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U747/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U748/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U748/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U749/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U749/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U750/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U750/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U751/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_324/myproject_axi_mul_mul_16s_16s_32_1_1_U751/myproject_axi_mul_mul_16s_16s_32_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_10ns_16s_26_1_1_U1061/myproject_axi_mul_mul_10ns_16s_26_1_1_DSP48_4_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_10ns_16s_26_1_1_U1061/myproject_axi_mul_mul_10ns_16s_26_1_1_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1000/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1000/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1001/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1001/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1002/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1002/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1003/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1003/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1004/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1004/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1005/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1005/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1006/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1006/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1007/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1007/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1008/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1008/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1009/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1009/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1010/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1010/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1011/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1011/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1012/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1012/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1013/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1013/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1014/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1014/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1015/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1015/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1016/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1016/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1017/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1017/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1018/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1018/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1019/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1019/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1020/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1020/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1021/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1021/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1022/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1022/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1023/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1023/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1024/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1024/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1025/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1025/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1026/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1026/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1027/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1027/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1028/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1028/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1029/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1029/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1030/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1030/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1031/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1031/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1032/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1032/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1033/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1033/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1034/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1034/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1035/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1035/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1036/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1036/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1037/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1037/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1038/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1038/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1039/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1039/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1040/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1040/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1041/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1041/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1042/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1042/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1043/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1043/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1044/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1044/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1045/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1045/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1046/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1046/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1047/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1047/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1048/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1048/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1049/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1049/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1050/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_187/myproject_axi_mul_mul_16s_16s_26_1_1_U1050/myproject_axi_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 30 listed).\n",
      "INFO: [Vivado 12-3199] DRC finished with 0 Errors, 512 Warnings\n",
      "INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.\n",
      "INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.\n",
      "Loading data files...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Loading site data...\n",
      "Loading route data...\n",
      "Processing options...\n",
      "Creating bitmap...\n",
      "Creating bitstream...\n",
      "Writing bitstream ./design_1_wrapper.bit...\n",
      "INFO: [Vivado 12-1842] Bitgen Completed Successfully.\n",
      "INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.\n",
      "INFO: [Common 17-186] '/home/bcilab/NN_fpga/hls4ml-tutorial/model_1/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jul 11 12:04:45 2022. For additional details about this file, please refer to the WebTalk help file at /home/bcilab/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "153 Infos, 305 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "write_bitstream completed successfully\n",
      "write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 4856.289 ; gain = 0.000 ; free physical = 522 ; free virtual = 10153\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Jul 11 12:04:45 2022...\n",
      "[Mon Jul 11 12:04:51 2022] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:17:35 ; elapsed = 00:56:00 . Memory (MB): peak = 2084.398 ; gain = 0.000 ; free physical = 3581 ; free virtual = 13227\n",
      "# open_run impl_1\n",
      "INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i\n",
      "INFO: [Netlist 29-17] Analyzing 1418 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2019.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Timing 38-478] Restoring timing data from binary archive.\n",
      "INFO: [Timing 38-479] Binary timing data restore complete.\n",
      "INFO: [Project 1-856] Restoring constraints from binary archive.\n",
      "INFO: [Project 1-853] Binary constraint restore complete.\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3264.297 ; gain = 114.930 ; free physical = 2213 ; free virtual = 11899\n",
      "Restored from archive | CPU: 3.230000 secs | Memory: 58.832069 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3264.297 ; gain = 114.930 ; free physical = 2213 ; free virtual = 11899\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3264.297 ; gain = 0.000 ; free physical = 2230 ; free virtual = 11918\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 208 instances were transformed.\n",
      "  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 149 instances\n",
      "  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances\n",
      "  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 58 instances\n",
      "\n",
      "open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 3264.297 ; gain = 1179.898 ; free physical = 2230 ; free virtual = 11918\n",
      "# report_utilization -file util.rpt -hierarchical -hierarchical_percentages\n",
      "report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3322.391 ; gain = 58.094 ; free physical = 2164 ; free virtual = 11861\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Jul 11 12:05:56 2022...\n"
     ]
    }
   ],
   "source": [
    "hls4ml.templates.VivadoAcceleratorBackend.make_bitfile(hls_model)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Exercise\n",
    "Since `ReuseFactor = 1` we expect each multiplication used in the inference of our neural network to use 1 DSP. Is this what we see? (Note that the Softmax layer should use 5 DSPs, or 1 per class)\n",
    "Calculate how many multiplications are performed for the inference of this network...\n",
    "(We'll discuss the outcome)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
