<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="FAST" solutionName="solution1" date="2022-11-11T19:46:28.172+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARUSER' to 0." projectName="FAST" solutionName="solution1" date="2022-11-11T19:46:21.165+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARREGION' to 0." projectName="FAST" solutionName="solution1" date="2022-11-11T19:46:21.113+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARQOS' to 0." projectName="FAST" solutionName="solution1" date="2022-11-11T19:46:20.990+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARPROT' to 0." projectName="FAST" solutionName="solution1" date="2022-11-11T19:46:20.874+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARCACHE' to 0." projectName="FAST" solutionName="solution1" date="2022-11-11T19:46:20.767+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARLOCK' to 0." projectName="FAST" solutionName="solution1" date="2022-11-11T19:46:20.640+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARBURST' to 0." projectName="FAST" solutionName="solution1" date="2022-11-11T19:46:20.504+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARSIZE' to 0." projectName="FAST" solutionName="solution1" date="2022-11-11T19:46:20.448+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARLEN' to 0." projectName="FAST" solutionName="solution1" date="2022-11-11T19:46:20.277+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARID' to 0." projectName="FAST" solutionName="solution1" date="2022-11-11T19:46:20.228+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARADDR' to 0." projectName="FAST" solutionName="solution1" date="2022-11-11T19:46:20.204+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARVALID' to 0." projectName="FAST" solutionName="solution1" date="2022-11-11T19:46:20.174+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
