====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 19                                     |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 2                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Ripple4bit'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width2' (rpl)
  Processing 'DW01_add_width2'
  Building model 'DW01_add_width2' (cla)
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width2_DW01_add_0'
  Processing 'DW01_add_width2_DW01_add_1'
  Processing 'DW01_add_width2_DW01_add_2'
  Processing 'DW01_add_width2_DW01_add_3'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     240.5      0.00       0.0       0.0                          
    0:00:00     240.5      0.00       0.0       0.0                          
    0:00:00     240.5      0.00       0.0       0.0                          
    0:00:00     240.5      0.00       0.0       0.0                          
    0:00:00     240.5      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
    0:00:00     239.6      0.00       0.0       0.0                          
Loading db file '/home/user26/Downloads/Lab4/ref/models/saed90nm_typ_ht.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
