// Seed: 266461880
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  wand id_3 = 1'b0, id_4;
  assign module_1.id_3 = 0;
endmodule : SymbolIdentifier
module module_1 (
    input uwire id_0
);
  supply0 id_2;
  assign id_3 = -1;
  assign id_2 = 1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    output supply0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    input wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output logic id_9,
    input supply0 id_10,
    output tri id_11,
    input logic id_12,
    input supply0 id_13,
    output tri id_14,
    input tri1 id_15,
    id_19,
    input supply0 id_16,
    output supply1 id_17
);
  always begin : LABEL_0
    id_9 <= id_12;
  end
  and primCall (
      id_0,
      id_19,
      id_3,
      id_16,
      id_6,
      id_22,
      id_7,
      id_8,
      id_5,
      id_15,
      id_1,
      id_10,
      id_4,
      id_13,
      id_24,
      id_20,
      id_23,
      id_25,
      id_12
  );
  assign id_11 = id_4;
  wire id_20, id_21, id_22, id_23, id_24;
  tri id_25 = 1;
  module_0 modCall_1 (id_21);
endmodule
