-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Sun May  4 19:30:43 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_noc_tg_pmon_3_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4720)
`protect data_block
TOLzqsgQkdlptZkG0QbS6nG3Nd4NtEBgMVCh7rRLGXztuXIRDVgg/4d9UVuXDtnN2B74nUNubqjU
nNFPvG+kpBhuCLRbOnAZZwhAqCx7TrIBnhJzwNjYijvEFTTgUzp0AT/omlAl/iu0S/uCbMoPsOfU
WdVijy2qVLGFZNZvazWu8F4Y4GBXMAWmiJUZrkeWd/acMZcErXD1JQxp3XhyPXmPWDcnoIXtW7ex
6leE+c3/13brV/0KhbDCRS5ZQTP5b9RzeQ/vUhYvg7gmI3b+Vm2AiBvdcdGjed5VbkSIKJshfwON
bLiJvXvb3pvIz/rg1wT9ZuUI/3z5pXH15n//6/lbwsqg1ajVn7bibpw9M/T38NLvAhFl/aqCes6a
RvTHwcuerdLK6aCub+u8tLblpxrsPVtoI9O1WVZpbs35U9V/cLHT/DoybAim5trNr17fooodTuK7
N4s9sFqPDj9S7Aeo/NUf4Gl6po0CzA83qZcEjfWpk7U2U8K9NvU0AOYyLAyjQoLZS+jGq6+Y4R7l
BqUtRZlfOapuJ4m/2JRAKCBtuZWya71rbXo2ZxAgBYTc6sr2uEkRZz1x1Jiq9XrRCxRTMCkesOTq
DEuZ7/xnx6iZpVjM5iXBMuA9CYMhA7UMTbVAFmhb6kq3VIPYwoqDCdFz2VpjppMVjwUexewU7bTu
MeIEa21VwhKSDESUL8UWWZGeo89gcSZhXPD3Mjh4keedNfhw8IUuh+3hBtAxe8a29uMnMeuzXR7h
eX4iPzZ1UpdaWTMskLmKz/PtIPy9I9BnNy+J7w/ZbDqiGaXtmnIw/TY78LG5BM1oloUinzCmH/NK
l/MV3AfbNQyFXk1cxx2fED/ZXC6c1imFZoQ6VDKDwzUoVxPy0vxjIV08pqe4D6zWiSQMHEFTHyTd
n2LZZUm9x91SQ6HFU7Bl+Weu+8YD86V+MtfEZ0jZiXBogcE7QGnmNXRb9K4z3oRQKw8SMrfh7cA7
F5DHTQfetXVsr9eYgRXfPZCUUGqvubeXRleFBeAvYYr4zXAaTPgSCbKXGkmxh1BiZIKM5sU6ACqc
pv4lsXjb2GeFI15KXrnsku0s9CmpK3X/IS7McKXOglmsDfouX5EY0zSarlDqe7nZN2RX1TE7k1ih
VocuVi3Az522mnXv0jRdemrDnk6z4FfEQiBI2aslNeGUMLLvB7IMPz8n7zLvU6wIDPpXq6ltKVMD
0JBpL7R61GITp7Ufw8XnGG8u08fwhmZxam69votxPLaLSVjqutLbxhdxfa1SfGC7MwmHtUUYb9d1
72uwlAi2ZiEIYb8O16wChzTy+edg0DdBraMHFdf19otva2Zc7AJ30/7Y+52VZ96Hy7QHccp4w4NU
LBdPWBIP+I3sFYWPrBlsrbUJ+NF6kxNkgmfLwNGfOza0SaENKN/FwhdT8mmfyjzpD00bMmTuGdCB
0sWI5jlF6j7diBjIKS3x5vGWc6t4kA9JqJ6LlAUxKoCqEnLKUvMg7LkN/rWfMypeYTkyv/rsWoAS
EdYTI9FhnwZu5XK0xv5vag/JQSgkZHOlhsZFhWEPhfysgxeKbkFtK8DNpUhCnQZZtgiEJccdyhGM
3d5HjHHOPStkcdBcPN/3guUnvg1DO5AqTasei5BQgadXW6czWlqfi4yRb28S3a02/We78k2GJ0KS
uqJCITpO3F/HVAD1UracmsteRpNIE9oRKXzgtTw6ak7ljxdIPBjIHoNf8ZAS+b8lXTGq1THCo4Yu
Jf+WEkmxc6+pjv06kjEJdKBCZ0UG2tuldxQkqOS1kxpDFSPxoUx8+RRrhhLVA9ZeK4sYZsvTsya3
btKeaNfyalW/DHZNSVcuocTibtJAxwBNfA589OY7/LrgEpC1zBhhuZDWwqIIebQ/Q118qPgVaYuv
qSe1gmiz0bnmUOsBd6VvwTb/W39LZVzpuZh+MHc8bAyKTnQXFAKKk9rz2xSEyB2Gli4ZwvoDChCf
vCIhhsdVD2IpUKzV6JaKotQITq6TdFi1GLSwpW9VPUslwCh5OjBEjAJ3wGMeg+UkmG3NWRRrEJJD
OhchHAGWz8xPjL7/HPykoZvky+PAO+8V0SiZsPSJMSB7LFb5CfVqfhYHCiJ1uNzkjFcp1NLrI1n0
RWdy0abHArxRYWpaM6JMOkpfT4PbTeO2pmSJ4vmTSLoOll2Ups4kpiHr1FrUJrcqrNIHQIPMVuNh
uPq9Xw+JWH64/NiUtNmR2g8ruZWFhK9QgrW8rcP5lFp+UoBoh0YXUs8pHkNieYgDWdTADk8wf8Vu
uqxdwHMBfx8hId1DgKULJgbXeXOU18MkPAir+vxZUyqsxLlH9T/jPu2qdblCp6dKpLfZpRLzl69o
RRL29ad6LJm2p6CL+rQZKpKHZC36E+KIJZFwMnqqNMH99iPxrqZt1G1yXiAle6V4jkDc76qyYL7x
1luuOOCDSwuOsdwgfjDbkLFRizcctFB9HFcvdh563o+t7DKJz9z7u6j7JPF4ESjHxKDrBouQ257O
+DUKHzwHvP03Q7AuVdMEegfhhVAMcB/qes9sh3AYuRyI/MUzd+qhXnlYHZfydb1W6nbp6bwVs2+m
bdsnNBlq/gDSfnFCQ4qwXQGlybhHuBLMTFpr5aOkWYYklEJP3Wm//9xEZ/Ba7YfzXftAkjeCk7lG
r58U0WDzkwsu4W4qyzdEoqHawZNlaES8LFlsZPkila9i6vi3nCba8zrfHV/S0Ei8UztH+ac8EImB
s79zS9J85sizG6n9JOSgukZvOCIKV3+PskYyRW9RTX1t/nNE0GncC+ECx0Ag3l7g+y7HDNudEbf4
lVdubfcyVA2BUKSMnCDHR5R0BcReZ5BtASBfqjlto6fEP7L1QHCH9I2m1sBHagm/ALF8GjO4OjWq
pa+5lg5ifLc9SB78eQXnXKHy5hlSaryBmF6PUZiLbcAlMuZYZf7YhS50p5X+VWLYm5TUOprtauwW
+eOwrOFkGx4gIq223bXzeDDzXsnVzRHp1CN7DZcVvu2W2tF925BuLpBng/YOojVUGfljKXmJ/8uF
h9V+aVB/WpsJbI5gryo4DpJv6S9eC0varKHa7JWstVNs0hi2uFpb+DeGGyNDGsWOHdrSCMkGORBp
dNag23uEDmodUayKBbRfXYZtJMHkVajVQTZW12mVPQcbbAveDKjwz0oU2DzHEf/2ECkZBxns+IdL
ThnDOx6oYubOM8FTUV/yKsvtCpshmrvspkLDPBOsit3MRw9fpVlZUgN0kuygfhzfwphSX0hmD+pI
o42qTTIr5W5vgUFdVn6b42H8vv9Sum4VqjCTH0aaqGiu7Tu6+MTOjrbxvdsd4pGJ/PJ2/HhJx2yV
JSB+tkpSuxxOBz/0qKz79LQrnILdO7Hku6fhDUJxYzSuki8sUrc6CXrvGz2G5adXztf+55dBPTPJ
Wt0rk88QRWVQEM43NZdF4fWIIgiqJMsJAEyeedaGY3q/EbTnehSiN3fb8A9h+J3fyZFVwow3p/ks
PU7aIe2dDD+npOwCXJudhFlyw6cq2oFWFzVRTv98Pv1d+IpMiPmeibdOfHpxfSlU7xaVdrCyFEYy
ElO4JsBYYx73uK52S3BKCigl1xcsYcXX/1doqJ6xQOWGS5+56hSygpFHOzAtrr0Fqywm3fMWpTqJ
iywoj12yjfVxRxD1KcBuhmkEGrGUwnyrUvRmnRQ79UaiCIlV0j7HTTCc7FoLFGOwaBYtsJLSayWA
ZNJ2oQbSm2b/D6b0gRbpSY0l6STzXfz9S9y9YyxqDstQcbQG5mlmb30uRY2nlXZ69LA2NwL0ze9w
Nt2UjmTunEhyzqTieJsH34o/qKs1jXYZ+z5jHOWWdIKqw004gTKOJB3FJ3USS4Pu6j7j4Alppcgs
wPDMtxVh7LEIEXBKtf/Vtjx52SSk1cxTZku2bxAYUpcOCGnHwrkoxmqbnr03Cc1+rIafOn7sSHiK
2fABQ2jszEqk0Wh15UhONkxTYaoZjgoSDpP9qVI4cQ/LoupqZ5fqQnFUHJPxC94dachJs1ziZ1MA
/M//5qHuBfWTW/vJmm0ajbcNIbeA14r2W4bn85/lHBJJmfgMiP1qv44Xr7BRNOqHPFY1LY0QJej0
Su52zoEirOg7v9pxnkkUdkm41jPL4gYDlczZoMjHffeNtxeMOG6sgwXA//xySEYT3tZF5gLWrkTj
EC7uIuiYGWaf9lniIp4gyPCs+k1wDb1w6sSXZkk7gyMTIOhgBN9S/ATOh1cptYdGLS1/HoHqF1O0
+vfgt0s8y23rwywMeYiMjjmEpZttrTQOGDafailGejlaYde2moXomvexAhxKas1j+qGgGLQrEDOL
JekH9I7uVSRcLt9jGMNyXALT6BnqtrOg7Af9FBOVqR1zpvlbtR11DygA9uMwR7axH+9XRPLSBKz4
+siNpNRyK/F/cnoXQO0HRjNBi4hsNUcgSpdERGpE9YuHLWSW8Z6tov0Nf9wofl5qeB9BvEyFqlis
5r2tkeUlFPqAS8lrJTKPOkRRc7kRx2a9d4ga3qQikiSK011Qjl011CdkchAPHnNvQXTT76VGSCbe
Zn4dWHrQeW9MGF2sGNRlZ0KPd5MaxFYUa2jTmZZWZNU+Zmd4KFHoqWqo2u6uTKzIUhgEhPxWOZWX
HTN1FDCR8XbBZ0jAvxjmXJQk0ratArp8wjyL5o5JjQrcyGuiUmxZPJ7g++JS/JAxY1QOaQ89F/CH
QLfvKsP/6V33OwiwwTuD0wXmGTT0G8+MLDQMbKlONQUUsuq9PYGc//FgpLM4M0IiIkkJOxy9AZFQ
ZgCUO2Z8pKDOgwpLRIUgdtyAjx2KMuSpe8h0rs3g0EbmEpbxJ8O7qyIraaxGa3dTH1tllADYMNhj
wGCvwF3vPyzcoAJFnjVaqiOfW07zV2Esh497OVKf24A9kwwOD2QWMzVthkmT/N1YGzCByiuzshcq
68DNJTbKgj977d+zItXx4KLG7P6IKySlQTO4NZI9EFfHSjtl2Zfqp43XA5Mxe+XRTzcSp0riBOJo
mY6YGm0airtIWu5GaBzZ7K9QotDlFlBsirlH9s6toEHn5O90pY0NV4ssLe0brB1mzp1ujiW74SIa
3+a2WlAdfvciHbG5OqBwj04mLfT9LmGBFfoODR3AGcw8bx9a42AU3y8NGwEd1Ewrx9EdMIGKphCi
lihCfkmZM6xy0cN+wnRj0smF+jwSuyWMZjevVYhgX10MbWTgIiXOnSycQ+WKgqMfDVZf9VKO/Dyw
fc7TjcGOm5u1AFVVL1nYfY+ucr4KOSvQnJo067UtYpaoniIE1nQrkwh0m3j+hkeUJOdK4BGKNZzo
X4dwxkWsZZ3wQfc4rcUD07IGgYKmLSy+1/BSd56gVHMhGwdQVr84Z7lEgpM8Zc4+7Az457nXWqkz
dXNH/0lUU0hy7wud+n6/u08YVQoMGK4GIVWIY+IPskNwCXvpX7UGl+h4fs/pMwvZHyNufcMTeQWN
/UMK36H8EycBp8m8Gcin3Cxury95PMXsmc8qauJtBL+WKwXdKIm3ueSgHXSsP8BTuuBAzJa+8d1u
MfisVGaGckmn/hrt8sFKz4FIvfRySuoPDR9lVHDkEsKn+j3kkaTJsWbwp1UaQm4ivfCHttnF/Oi0
oiTV/yRdpm1awx5oZcNNSpZJGi6ZylXgyGue7yyQ9kWwQ1xMPxLpa7V2DVykn9g4fS8hDkm73nyN
YRZ2NwWNTNn2VS1g/auRPhCLoToqNlUjvIOMc4Eo0zNpUisaxEGNtqqr33DSlbL+ZUeMbTtQpI6F
fttTVoV9406E1lAOX5umWDiY4fCSz6sAdnVkYedXqn5hCOY6K1C0GbHYwHJxgUs45po5gAFCcF0P
FXjBibWgPgPt2abXvLmdYkQNRGgCa45xAukQH3rW5A9HloIPDk27Gss7ky1hfHZMyclyG3h7RNoW
T6/gLivbW4JZXtnyXIkU6SihTqSFkNQGV5Q7F3yOkJrLKkCHt5WSfRdBik0mAVNlDYyY6RfPEuwk
IYahf/sduPfpCc/FnAp/g2e3A8T4ztkqHDlIymwT8BULdlJDkzXmtGmu9WRhbMpRv2W224L/i24B
igMWd0/pJkK9SnUCESr5Vdbl2UiLWFNH+Xq62PD1gDwPL5J/vf4NYPyo/XcG1V42/GhLWKEQ/MQw
pyLcPJBOAp3qz3peOA5o4XtGtGyg7QD8aQeyyEzeg1W/k2noD5gcNJbMrTfU7AwTljNSIiv+8Wof
uJrB0vjxBDoWW50wj1wD982d7Jzpn55xUIST3A5gNCKIN9zMfhMjBhgehEIkvw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_noc_tg_pmon_3_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 3;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
