-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
-- Date        : Thu Aug 24 01:49:23 2023
-- Host        : DESKTOP-GD656IR running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/research/Jupyter/github/fly-olfactory-network-fpga-main/vivado_projects/FlyOlfactoryNetwork/FlyOlfactoryNetwork.srcs/sources_1/ip/blk_mem_weight_PNKC_2/blk_mem_weight_PNKC_2_sim_netlist.vhdl
-- Design      : blk_mem_weight_PNKC_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_2_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_2_bindec : entity is "bindec";
end blk_mem_weight_PNKC_2_bindec;

architecture STRUCTURE of blk_mem_weight_PNKC_2_bindec is
begin
ENOUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_2_blk_mem_gen_mux is
  port (
    \^douta\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_2_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_weight_PNKC_2_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_weight_PNKC_2_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => DOUTA(0),
      O => \^douta\(0)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_2_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_2_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_weight_PNKC_2_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_weight_PNKC_2_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000080000000010206000000002204000020004008000000000120080001000",
      INIT_01 => X"0000080200000001400004040000200010800001000000010040200201100A00",
      INIT_02 => X"0000000000081C00800001000000100000014400000000200000100020020000",
      INIT_03 => X"0000000200040000108A00000000000000000804008200000001040000000800",
      INIT_04 => X"0000000000000000040000008000000000004000000008000000000002100000",
      INIT_05 => X"0000004001000000400800000002000000400004000010000000000000000000",
      INIT_06 => X"0000000000000080000000004000000000100000000000000000100000008000",
      INIT_07 => X"2000000000000000100000000000000000000000000000080000000000800000",
      INIT_08 => X"0008000000002000000009000010008000000000000000010020000010000048",
      INIT_09 => X"0010001000000008000000000000202000002000800000000000000000000000",
      INIT_0A => X"0008080002000002100000000000000000010001000000010000000020000000",
      INIT_0B => X"0001000000004000000400000000000000000004000000000020000000000000",
      INIT_0C => X"100000000000A000200000400800000000000000000000000004000010000000",
      INIT_0D => X"0000000000080000000000000008000080000000000200004240000001000000",
      INIT_0E => X"0000000000000040000202000002000000000000000000800120400000801000",
      INIT_0F => X"0000001000000120000484008008100200000010000400000000340200000001",
      INIT_10 => X"0000000400000000000008000000080000000010000000014000024002000020",
      INIT_11 => X"0100000000000008000000000010000000000000084000000000004000000000",
      INIT_12 => X"0004000000000040040000000000000002004020000000000000000000000000",
      INIT_13 => X"0000000000100100000000000002000000000800000000000000000000000000",
      INIT_14 => X"0800000000000000000001000000008000000000000000001000000000000204",
      INIT_15 => X"0000400080000800000000000000000000000000400080000000000800000040",
      INIT_16 => X"0001000000000200009020100000002400000001100000002412000000002000",
      INIT_17 => X"0000000000000000000000000000000200000000000000000008020001000000",
      INIT_18 => X"0000020000000000000820000002000000000000000000800080002000000000",
      INIT_19 => X"8040400000000820000010000000000000000000000000000000004000202400",
      INIT_1A => X"0000000000402000200000000100000080000004004000000000000000000000",
      INIT_1B => X"0000000000000100200008000040800000000000100100001020000020000000",
      INIT_1C => X"0000000080200000800080000000000400000040000000000000000000000000",
      INIT_1D => X"2021000018000000800200080000210080000100010000000000800000000000",
      INIT_1E => X"0108008001002028000080004020000800000200102800000000000000200000",
      INIT_1F => X"100400000000000000280A000040000920000000000008200000801000000000",
      INIT_20 => X"0000000110800000000020208000001000020080000000000000001000000000",
      INIT_21 => X"0000200000200000000001200000400000000000000000040000100000400000",
      INIT_22 => X"8000000204400000000000010400001000000000400000000000000000000000",
      INIT_23 => X"2000080000000000000000000020008020010080000000008840000002088800",
      INIT_24 => X"0090023040000000040000008808000040008000000000000000004004000000",
      INIT_25 => X"4000020000008000000000000000000001800002008000020000000000000000",
      INIT_26 => X"0000400000000000802000000000000000000000000000000080000008000000",
      INIT_27 => X"0000000000002000001000000800000000000000040000A80400000400000000",
      INIT_28 => X"0800000008202000000000804802000400004010000000000400000000000800",
      INIT_29 => X"1010000000002804000280000000000002100000000000202000028000000000",
      INIT_2A => X"0010400000200800010000000002200000000100000000000000000008004000",
      INIT_2B => X"0000000000000000000008000002004010000000000000000000000000000000",
      INIT_2C => X"0000008000000000001000000080000001000000000020000000000000000000",
      INIT_2D => X"0000000003000001000000020800000040800000000040000040000000001000",
      INIT_2E => X"00000400000C0000000000000080000000000020100400000001000010000004",
      INIT_2F => X"0000004010040000000000000000000000000000000010508000340000050000",
      INIT_30 => X"48000000000000100200C0000000080000000004000000020040000000001000",
      INIT_31 => X"0800000100002160400000080000004080000000000000000000000000000040",
      INIT_32 => X"0000050000400000800040000000000000000001080000400000481100010000",
      INIT_33 => X"2000000080000000000000000000008000A00080000001000000000000012800",
      INIT_34 => X"0000000000000010000000091000000002200010000000000000102000000102",
      INIT_35 => X"0000000080002000000000000100000000184A00000000410000002000000000",
      INIT_36 => X"0008000000401000000004044000000000000000000200001202000000000008",
      INIT_37 => X"8000000008010000000000100000000000000100020080020000080000080000",
      INIT_38 => X"0000801000020004000000002000000000000000000000028000000008001000",
      INIT_39 => X"0064020000020000204010104000010020000000048000000000000000802400",
      INIT_3A => X"1008000000001000000000001000000040004800000870000000000000000000",
      INIT_3B => X"3000000800000020008100000000000001000000000080020000404000000000",
      INIT_3C => X"0040040000840000000000000000000144000000000000600000204400000480",
      INIT_3D => X"00200000020000000000000000A0080000010000600040000000000000000000",
      INIT_3E => X"0001000010000000080000004001000000000000000010000080000000000000",
      INIT_3F => X"0001010008008018008001000000001000040100002040018000000050000002",
      INIT_40 => X"0000200020000000100000000000000081000000000000011000004040000000",
      INIT_41 => X"8090000200000050000000000000022000000000000000400000000000010000",
      INIT_42 => X"0400080000000010000400800000800000000020100200002040100004000004",
      INIT_43 => X"0000000000000000000000000000008000000008100800000000000000400800",
      INIT_44 => X"004004000000800400000001040000080002000020A000080020000000080000",
      INIT_45 => X"0200000800000000000000000010008000010000002000020004000008009000",
      INIT_46 => X"0000000880000004010102200000000000004082000008000400000800000400",
      INIT_47 => X"0200000005040000000000004000080000080040040400000000000002443000",
      INIT_48 => X"0800000000000400000000000000000000000000000000000001000200000010",
      INIT_49 => X"0000000000000000400000000000000000000001000000000000000200000000",
      INIT_4A => X"0008000000000000000002000000000000000000001000000088000000180000",
      INIT_4B => X"00000A1000001040000000008010040000000000000800000000028000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000420000",
      INIT_4D => X"0000200000001000020000000100010002401000040000080000000000000000",
      INIT_4E => X"0000000000010400000000430000800500008000010801000000001000000000",
      INIT_4F => X"0400008000800000848200000010000000200000000000000000000000000000",
      INIT_50 => X"0000004000918000000004000000204004000010000040080000420000000040",
      INIT_51 => X"0000002000000000040000820100000200000000000000800000810000000100",
      INIT_52 => X"0000000000000000002000000000048000001000000200020A10000004000000",
      INIT_53 => X"0010000002080001001100002040000801000000000000000040000000000000",
      INIT_54 => X"0000000000000000000000000000000012000100010040000000000400040000",
      INIT_55 => X"2008000002000000000000400000014000000000000000081004300080000000",
      INIT_56 => X"0180000000400000000001000400000000000000000000000004010220002000",
      INIT_57 => X"0080008900000040000000000000040020000000000080000000000004000004",
      INIT_58 => X"00040000100A00000800D1000000000000000000000000008200000000000002",
      INIT_59 => X"0000200001004000000040040000000000000080000000000008000400000000",
      INIT_5A => X"0000000080400400000000000000400000000048000802000000000000000000",
      INIT_5B => X"0000000000000000000000000000010020000000000000000002000000000000",
      INIT_5C => X"0800001000100020000008800040000100000000002001000020400000000000",
      INIT_5D => X"0001000010000000000000010048800000000200000000000000000089001000",
      INIT_5E => X"0000000000000000000000000000002000000000001000008100080000008000",
      INIT_5F => X"0200000000000000000000080000002004804000004001800000040000002000",
      INIT_60 => X"000000A000002000000800000024000000000000000000000080000800000000",
      INIT_61 => X"0040000080000000000000000000000000000000000000000000000000200010",
      INIT_62 => X"0000000040000000000080200000000100000000000004000000000020000800",
      INIT_63 => X"0000000000000080008400001000200600044100002010000000000000000000",
      INIT_64 => X"8008001182000000000000000000020000000200000000010000000000000000",
      INIT_65 => X"0000000000000000000000020200000000020000000000020002004000000020",
      INIT_66 => X"0000006000000040000000000021100000000081020000008000000040200000",
      INIT_67 => X"0000010000000000000080040000200000000000000000000000000800101000",
      INIT_68 => X"0000000000000002000000004000000021000000000200000000010000000040",
      INIT_69 => X"0202040100000000000000004040000000020020000010400000000000000000",
      INIT_6A => X"0100000000040080000040000000000100002000200000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000010008040000000000000000000",
      INIT_6C => X"0200040000000400010000000000000000000000000000800000000000000000",
      INIT_6D => X"0000400080000080000004000000020000000000000000008000000000000000",
      INIT_6E => X"0000000000000000000200400000000000420000000008000000000000000000",
      INIT_6F => X"0400040080008000000008000240000000000010040000028004000800200000",
      INIT_70 => X"0000000000000002000000000010000002000040000010001010000000020084",
      INIT_71 => X"0010000000000080000000000001C00004000000000000000000000000000000",
      INIT_72 => X"0010000004000000000000000000000600000000000000010000000000000504",
      INIT_73 => X"0000000000100000000000000000000000000000500080000004000000000000",
      INIT_74 => X"0000000000400000000010008000000000000000800000000000000000004800",
      INIT_75 => X"0040000084000400020080000000800000800000000000000000030000000000",
      INIT_76 => X"0000000000000000000000010000000080200040000200000082400000800040",
      INIT_77 => X"0000040020000000000001000000000000000100000000000820000000000000",
      INIT_78 => X"0080000000001000000800000000000008000000800000004008000100000000",
      INIT_79 => X"0004012000000000000001244000000000000000000020200001000080000000",
      INIT_7A => X"8800000400004001000000000000008000600800000000000000000000408020",
      INIT_7B => X"0000000400000000000401000000020081404080104100040800000010000000",
      INIT_7C => X"0000000000040000100000000000000000080000000000000000080004000000",
      INIT_7D => X"0000000100000000040000000000000002000000040000000000040020000200",
      INIT_7E => X"0090000000200000000002000000428000000000000000000000000000021020",
      INIT_7F => X"0000200000000400000005001801041000000400001000000002000002000008",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000040000000001100000001000000000004000000000000000500402000000",
      INIT_01 => X"2000000000000040000040000000000400000001400000080000200004000000",
      INIT_02 => X"0020000200000800000000012000000000000000000400000000008000000000",
      INIT_03 => X"0000008000000000000000000000000000000000000000100008000000000000",
      INIT_04 => X"8001000010000080004000000000000000000005000000000000000000004000",
      INIT_05 => X"0000002008000400000000000000000002000400400000000000000000000000",
      INIT_06 => X"0000002040000000002020010000008200900000000001008001000084004000",
      INIT_07 => X"1000080000000000000002110000900000040000000010000000600001000000",
      INIT_08 => X"0000010100040200000010010080040000800840008000240000040000001000",
      INIT_09 => X"0000400020000000000000000020400000000000040000100200000080000000",
      INIT_0A => X"0040000100100000000000008048000000000000000000000000000100205002",
      INIT_0B => X"0001000000000000000400000000400002008000020000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000104000000000020000000000000020002",
      INIT_0D => X"0000040000400000000200000040000010000000200600000000000000000000",
      INIT_0E => X"0000000000000001008000001000014000080408200080000000000808000000",
      INIT_0F => X"00000000000300082040200000000000080000000244000000A2003000000000",
      INIT_10 => X"028000A00001401000000000000000000000040000A400000008080008040000",
      INIT_11 => X"000000080000000000000000080000000000100100200400000000000000A000",
      INIT_12 => X"0020021000000000000008000000000010000000000000000240004000201000",
      INIT_13 => X"0000000000008000000000000000001000000800000004000000000000040200",
      INIT_14 => X"0000040000004000020020000003000800000001000000000000000201000000",
      INIT_15 => X"0000000080000000000000000000000000000000000000400000000000000004",
      INIT_16 => X"00004008000C8200000080000000000004400001000040000100000002004000",
      INIT_17 => X"0000000002000001090000000000000800000000000000040000000000000000",
      INIT_18 => X"0400000000900010002002000000000000000000000200201000000000000001",
      INIT_19 => X"0000000000000000800400800000000000000080000000000002004000000204",
      INIT_1A => X"0000004000000000000000200200C00000004000000020000010000040200800",
      INIT_1B => X"0000000000000000000204000000010040000200808000000100408000000000",
      INIT_1C => X"0000000100000400000000000000000000010000000000020000000010000003",
      INIT_1D => X"0000000000000000200000000002000000008090000000000000000010000408",
      INIT_1E => X"0000800000040000140000000400000000400210000010000000000080001000",
      INIT_1F => X"0000000200000014000000000000000000000000000000008002008000000000",
      INIT_20 => X"0000000000000001000002002000000104000000000000060000000000000000",
      INIT_21 => X"0400000000040000000000001000000001000000000000000000040000000100",
      INIT_22 => X"0002000000000000000280000000000002100000000000000200000000000000",
      INIT_23 => X"00000000000100000000000800000400000000C0000000000000000000000000",
      INIT_24 => X"8000800000060000200000000000000000000000000200000000000010010010",
      INIT_25 => X"0000008000000000000000000000001000400900000000000000000000504080",
      INIT_26 => X"0000000000000000084000100000000000001000400000200000200000080000",
      INIT_27 => X"0408000000000400008000080000000000100020000000000000000040010800",
      INIT_28 => X"0010000000004020900000000008000000000000200080000000000005000000",
      INIT_29 => X"0000000042000000024280210000080200000000000280000000202420000000",
      INIT_2A => X"000000000000202000000A080000000000881004000200020000400800000000",
      INIT_2B => X"40080000100000000000000040080004000800A0201000400008008000000040",
      INIT_2C => X"2080006000000040040000000000000002008002000000000000040800400A08",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"4000000000000004041200220001800000000000000000000000000000000000",
      INIT_2F => X"2000000000510000080000004000040002140080000040001082402000040200",
      INIT_30 => X"000000000000000A000040001000000010000200000000000020000000000000",
      INIT_31 => X"0000201004020004040000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000800000000000000040000020000000400000000000",
      INIT_33 => X"0000000000000000000000100000001000000200000000000300000000000000",
      INIT_34 => X"0000002000000100000020000001600080000000000000000000000080300000",
      INIT_35 => X"0008008000000000040100008220200100000004200000000000000000000000",
      INIT_36 => X"0000000000000080042200100000000000000000000000000000000000040008",
      INIT_37 => X"0000008000000000060001000000000000000000000000000000002000000000",
      INIT_38 => X"0040000000010020000000000000000000080000104000000000004000000010",
      INIT_39 => X"0000000000000000000000000000000000000000000000200000000000800000",
      INIT_3A => X"8000000000200000041900040102200108000000000800000200000000000000",
      INIT_3B => X"0002000000180000000201044000802800800004002000000208000000000000",
      INIT_3C => X"0000000000000000000000000010014000200000002040400000080040008020",
      INIT_3D => X"0000000440002000000000010000000000000000000000000000000000000000",
      INIT_3E => X"4080000020004000000000000090000000000000001000080002080204001000",
      INIT_3F => X"0001004000000010000000100000000200000000000002600000000001000080",
      INIT_40 => X"0001001000800000020000400000010000000000000000000000200000008000",
      INIT_41 => X"0008000800001000010000002000000000000400120000000000000800000000",
      INIT_42 => X"0000000000000000000000000020008000000000100000000004000000020002",
      INIT_43 => X"0040004030001000000040000800248000000000100000002080000000000000",
      INIT_44 => X"0080000002000000000000010000000000000000200102000002808001009000",
      INIT_45 => X"00000C2000002000000000000202000000000000000000000100000002000020",
      INIT_46 => X"0002200002000100000000000000080002000000200000000000000400010020",
      INIT_47 => X"0200800000000880000002008000000100000040000000000000000000000000",
      INIT_48 => X"0200400200000000000000000080008002000500000000000000000000000000",
      INIT_49 => X"0001000000002000200800204000010800004000000100040000101004002000",
      INIT_4A => X"0000022000000004000000020000204004002000000020000802000000C40000",
      INIT_4B => X"000042000001100080020000000840000000200000000000000008C010000000",
      INIT_4C => X"4400000000200000000000002000000000000000120020040400028010000020",
      INIT_4D => X"0000004800000080000000000000440000080000000100000200000102004004",
      INIT_4E => X"0600000000000000000000440000801000000000000000042020080000000040",
      INIT_4F => X"0800008000000000000000002000000000004000000000000004040000000200",
      INIT_50 => X"0010000900000000111000010000000008000080000020000290010080000024",
      INIT_51 => X"0002000040000002000108000000100000000028000000000000000000081000",
      INIT_52 => X"0000000001004000000000000000000000000000000410000002000200000800",
      INIT_53 => X"0000000000000010000200000200000000000200000082000000002000000000",
      INIT_54 => X"0000000000080820000200000082000000002000000000000200010000080000",
      INIT_55 => X"0020000800002000020008000200000144000000000000100002000001000000",
      INIT_56 => X"0000000010000000000000004108000000040024000000002000000000100080",
      INIT_57 => X"0000000080000200000000002004000000000000400000004820010002004020",
      INIT_58 => X"A000000000008000080000000100000000000200000000000000000006801004",
      INIT_59 => X"0000800000800402000000010020000000000000000000000000000000001000",
      INIT_5A => X"0000000000000000002104400000102000000100000800000400100000000000",
      INIT_5B => X"0004000000000800002000000000000000000000040500A80000001010000000",
      INIT_5C => X"0000040002000000400010000000000000000000000000040001020000000000",
      INIT_5D => X"0000000008000000020000000000000000000000000001200000000800010000",
      INIT_5E => X"0040000000000000400002000000000020000080000080002480000000000108",
      INIT_5F => X"0000000000000000000000000000014000000010000010800081000005000000",
      INIT_60 => X"8000000004000000000000000010200200042000000000000000000000001000",
      INIT_61 => X"0900000000000002000000000000000000100000000000000000080080200000",
      INIT_62 => X"0000000080000000400000000000010020000200000000000000000020000080",
      INIT_63 => X"4010000002048000001000000200000000042020040000000000000000000000",
      INIT_64 => X"0000000001805000020000000080000805000000000000000000000002000000",
      INIT_65 => X"1000020000000600008018000000010800002200000000088400000000000800",
      INIT_66 => X"0000020000000000000500200800000004000000000000001080100004000008",
      INIT_67 => X"0004000000000000000008100400000000000000000000000000200100000000",
      INIT_68 => X"0020000000000000100000008008000000000000000000000000000000040000",
      INIT_69 => X"400000008040A000000000000000020109000080004000401004000000029000",
      INIT_6A => X"8000000220000000010800001080000020000000020000400000002010000202",
      INIT_6B => X"0000012000000000000000000000001000080004000000800000000000200080",
      INIT_6C => X"000000000020A000002002001000004002000082400000002000000000000080",
      INIT_6D => X"0000C80000001000000000000100000000000000400100000000000000000000",
      INIT_6E => X"0004000000000000000A00000000000000000000800000000000000000100000",
      INIT_6F => X"0050000000080080000000280000000000000000002000002001000000000000",
      INIT_70 => X"0000100001000000040000000090000000000000004000000000000051080040",
      INIT_71 => X"000000000000000000000040000802C000000020000000800000200000000000",
      INIT_72 => X"0048000000000010000002000000004200888002000000000000001002000000",
      INIT_73 => X"0002002000500080800000000240000000081002000001400040000000000000",
      INIT_74 => X"0000000000000400081050004000000000200000001480000200800000000100",
      INIT_75 => X"0000008000000520008000100001100000000008102100000000000000000000",
      INIT_76 => X"0000000000000010040000000040000102000400000000000000000480000000",
      INIT_77 => X"000000000000080800000080000200000000000000020000000C000000000000",
      INIT_78 => X"0008008000000000000000020000000000010000000000000000901808000000",
      INIT_79 => X"0000000000020000901402000000000000000000000000010001008000800000",
      INIT_7A => X"2800000400080000002001010000002000000000800000000200000000000001",
      INIT_7B => X"0000200000000000000800000000202000000000000000000000000004000048",
      INIT_7C => X"0000000002020404080000008040000020400080000000000000000000000040",
      INIT_7D => X"0401040408020000020000082000004000000005840000000000000000000000",
      INIT_7E => X"000A000000000040008000000000000000080008000000000000000000000000",
      INIT_7F => X"0000000000000000000008000042000000401000000000001220000001004014",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_weight_PNKC_2_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_weight_PNKC_2_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_weight_PNKC_2_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_weight_PNKC_2_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000200000200000A00000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000400800000020800000000000000000004002",
      INIT_02 => X"0000000000000020008004040800280000000000000000000000000000000000",
      INIT_03 => X"40020022000000040010000200010008008000000000A0800000080001000028",
      INIT_04 => X"0000010008002000000000000008010000000000080000100000010000040001",
      INIT_05 => X"0000001000010000000000800000000000000002000000000000080000000002",
      INIT_06 => X"0000080000500000000000000000000000000010600100000000000000000000",
      INIT_07 => X"0000040000000000080000000001004000000000000080000000004000000000",
      INIT_08 => X"0000000000000000040100000000000000000000000000000000000000180000",
      INIT_09 => X"0000800040120000000012200000008000008000000000000008020000008020",
      INIT_0A => X"02200800000020002000000000000002000C0000000000000000004020004001",
      INIT_0B => X"0000000008000011000000100200000001000000010204002000100000A00000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000800000000001000008000880000000000005000000000000",
      INIT_0E => X"0000000000000000000000000000000408200040400000000002000004008000",
      INIT_0F => X"0000800004000000000800000400000000000000010040000000000000000000",
      INIT_10 => X"4000002009100000020800000000000010000000000010002100000000050000",
      INIT_11 => X"0010000000000010000000000000008020000000000000208080020010000800",
      INIT_12 => X"0810000000000200020000008002000010000080000000100000004400000000",
      INIT_13 => X"0000410001000000000000040000000000000020000000000800400000000020",
      INIT_14 => X"0400000001000000000000000000000000000000200000000010000000240000",
      INIT_15 => X"00000A0000000000000000000000001040080000010008000000000000090000",
      INIT_16 => X"0000000001000001000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000010000040000000000000000000400020000000000000001000",
      INIT_18 => X"0001400000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000400000004000200000100200000000000000200001100000800020",
      INIT_1A => X"0800000000000000020000000000000000000000000000000000002000800000",
      INIT_1B => X"0400080000000080000000040000000840080000009010000000000800000000",
      INIT_1C => X"0000000000002000000800000010140000000200010000002000000000024000",
      INIT_1D => X"000010000000000000400C00000200040402000000000000100408A000102000",
      INIT_1E => X"0000000040000000000000006400000001000000040004000000002000000000",
      INIT_1F => X"0404000008000000400000000000400000000400000000000000000000000000",
      INIT_20 => X"0800000040008000000000000020000008000800001000400001100000000000",
      INIT_21 => X"3000000018000000040800000001000000101000110042201000800000400000",
      INIT_22 => X"0800000000000000060050480000002000000000000000020088000000001101",
      INIT_23 => X"000000000000A000000000000000000000000000000000020004050000000040",
      INIT_24 => X"0000000000100004000000010000000100080120000000410000400000800200",
      INIT_25 => X"0000000024080A00002800000000010000000000010000000100004000080020",
      INIT_26 => X"0000000100000000000000000000000800400000110000000000000000000040",
      INIT_27 => X"0000001400000080000000000000000000020840000000600000000080000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000002000000002",
      INIT_29 => X"0000300000002800020600100000000000000020000000000000000000000000",
      INIT_2A => X"4000011000000004000000000000000000000000000000001200044000000000",
      INIT_2B => X"0000000000000004000410008000000002000002204001002000080000400400",
      INIT_2C => X"0008000000000504000002000040000000005000004800000201000000000008",
      INIT_2D => X"0040000802000000000000000900200000000000001000004000000000000000",
      INIT_2E => X"00000000000000000000000000000000E4F2BD82F445BD4246F9BACBFD1EF6A0",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => DOADO(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_2_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_2_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_weight_PNKC_2_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_weight_PNKC_2_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_weight_PNKC_2_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTA(0) => DOUTA(0),
      ENA => ENA,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_weight_PNKC_2_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_weight_PNKC_2_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_weight_PNKC_2_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_weight_PNKC_2_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_weight_PNKC_2_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(0) => DOADO(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_2_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_2_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_weight_PNKC_2_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_weight_PNKC_2_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC;
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.blk_mem_weight_PNKC_2_bindec
     port map (
      addra(2 downto 0) => addra(16 downto 14),
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.blk_mem_weight_PNKC_2_blk_mem_gen_mux
     port map (
      DOADO(0) => \ramloop[1].ram.r_n_0\,
      DOUTA(0) => ram_douta,
      addra(2 downto 0) => addra(16 downto 14),
      clka => clka,
      \^douta\(0) => douta(0)
    );
ram_ena: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(16),
      O => ram_ena_n_0
    );
\ramloop[0].ram.r\: entity work.blk_mem_weight_PNKC_2_blk_mem_gen_prim_width
     port map (
      DOUTA(0) => ram_douta,
      ENA => ram_ena_n_0,
      addra(15 downto 0) => addra(15 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\blk_mem_weight_PNKC_2_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(0) => \ramloop[1].ram.r_n_0\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena_array(0) => ena_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_2_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_2_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_weight_PNKC_2_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_weight_PNKC_2_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_weight_PNKC_2_blk_mem_gen_generic_cstr
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5_synth : entity is "blk_mem_gen_v8_3_5_synth";
end blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_weight_PNKC_2_blk_mem_gen_top
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "Estimated Power for IP     :     1.997083 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "blk_mem_weight_PNKC_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "blk_mem_weight_PNKC_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 77440;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 77440;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 77440;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 77440;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "blk_mem_gen_v8_3_5";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 : entity is "yes";
end blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5;

architecture STRUCTURE of blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5_synth
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_weight_PNKC_2 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_weight_PNKC_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_weight_PNKC_2 : entity is "blk_mem_weight_PNKC_2,blk_mem_gen_v8_3_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_weight_PNKC_2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_weight_PNKC_2 : entity is "blk_mem_gen_v8_3_5,Vivado 2016.4";
end blk_mem_weight_PNKC_2;

architecture STRUCTURE of blk_mem_weight_PNKC_2 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.997083 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_weight_PNKC_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_weight_PNKC_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 77440;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 77440;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 1;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 1;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 77440;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 77440;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 1;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.blk_mem_weight_PNKC_2_blk_mem_gen_v8_3_5
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => B"00000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(0) => '0',
      dinb(0) => '0',
      douta(0) => douta(0),
      doutb(0) => NLW_U0_doutb_UNCONNECTED(0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(16 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(16 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(16 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(16 downto 0),
      s_axi_rdata(0) => NLW_U0_s_axi_rdata_UNCONNECTED(0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
