<!DOCTYPE html>
<html>
  <head>
	<meta name="generator" content="Hugo 0.60.0" />
    
    <meta charset="utf-8">

    
    <meta name="viewport" content="width=device-width, initial-scale=1">

    
    <title>Olivia Weng</title>

    
    <link rel="stylesheet" href="/css/style.css">
  </head>
<body>

<div class="nav">
  <a href="/about">About</a>
  <a href="/projects">Projects</a>
  <a href="/">Home</a>
</div>


<div class="meta">
  <h1>Olivia Weng</h1>
  <h2>computer architect.</h2>
  <h3><script type="text/javascript" src="date.js"></script> </h3>
  <p>oweng at ucsd edu</p>
  <a href="weng_cv.pdf">Curriculum vitae</a>
</div>

<h2 id="publications">Publications</h2>
<ol>
<li>
<p><strong>Olivia Weng</strong>, Alireza Khodamoradi, Gabriel Marcano, Nojan Sheybani, Farinaz Koushanfar, Kristof Denolf, Ryan Kastner.
<a href="/">ResNet Reshaper: Reshaping Residual Networks for Resource-Efficient Inference on FPGAs</a>. In submission.</p>
</li>
<li>
<p>Colin Drewes, <strong>Olivia Weng</strong>, Steven Harris, Winnie Wang, William Hunter, Christopher McCarty, Ryan Kastner, Dustin Richmond. <a href="/">Turn on, Tune in, Listen up: Maximizing Channel Capacity in Time-to-Digital Converters</a>. In submission.</p>
</li>
<li>
<p>Colin Drewes, Steven Harris, Winnie Wang, Richard Appen, <strong>Olivia Weng</strong>, Ryan Kastner, William Hunter, Christopher McCarty, Dustin Richmond. <a href="https://ieeexplore.ieee.org/abstract/document/9444070">A Tunable Dual-Edge Time-to-Digital Converter</a>. In <em>IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)</em>. Virtual, May 2021.</p>
</li>
<li>
<p>Michael Barrow, <strong>Olivia Weng</strong>, and Ryan Kastner. <a href="/recode2021.pdf">Design Space Exploration for Machine Learning Architectures</a>. In <em>Workshop on Reimagining Codesign hosted by US DOE, Office of Advanced Scientific Computing Research</em>. Virtual, March 2021.</p>
</li>
<li>
<p><strong>Olivia Weng</strong>, Alireza Khodamoradi, and Ryan Kastner. <a href="https://arxiv.org/pdf/2102.01351.pdf">Hardware-efficient Residual Networks for FPGAs</a>. In <em>Proceedings of Workshop on System-level Design Methods for Deep Learning on Heterogeneous Architectures (SLOHA) at Design, Automation and Test in Europe (DATE)</em>. <del>Grenoble, France</del> (Virtual), February 2021.</p>
</li>
<li>
<p><strong>Olivia Weng</strong> and Andrew A. Chien. <a href="/accml_2020.pdf">Evaluating Achievable Latency and Cost: SSD Latency Predictors</a>. In <em>Workshop on Accelerated Machine Learning (AccML) at High Performance Embedded Architectures and Compilers (HiPEAC)</em>. Bologna, Italy, January 2020.</p>
</li>
</ol>


<div class="posts">
<h2>Blog</h2>

  <a href=http://oliviaweng.github.io/blog/lunch-walks/>
    <div class="post-summary">
      
        <div class="title">On taking walks after lunch</div>
      
      <div class="date">Nov 29, 2019</div>
      <div class="description">In which I reflect on the joys of taking walks</div>
      <div class="minutes">3 minute read</div>
    </div>
  </a>

</div>

</body>

