module top_module (
    input a,
    input b,
    output reg q
);
    and_gate and1 (a, b, q);
endmodule
