// Seed: 455575517
module module_0 (
    input uwire id_0,
    output wor id_1
    , id_7,
    output wor id_2,
    input tri id_3,
    output tri id_4,
    input supply0 id_5
);
  assign id_4 = id_3;
  assign id_7 = id_4++;
  wire  id_8;
  uwire id_9 = 1'h0;
  wire  id_10;
endmodule
module module_1 (
    output logic id_0,
    output wor   id_1,
    input  tri0  id_2,
    input  tri   id_3,
    input  tri1  id_4
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.type_1 = 0;
  initial begin : LABEL_0
    #1 begin : LABEL_0$display
      ;
    end
    forever id_0 <= 1'h0;
  end
endmodule
