\hypertarget{struct_l_p_c___r_t_c___t}{}\section{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T Struct Reference}
\label{struct_l_p_c___r_t_c___t}\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}


Real Time Clock register block structure.  




{\ttfamily \#include $<$rtc\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_a6e1debaa7074a0fae4767a70f9abff29}{I\+LR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_a94d0c8bf3402d34aac9170bac01bb4fb}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_ab2117371a628879dbc56f2c1774207b5}{C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_ac9d2627afcf203dccde2675c6c74d673}{C\+I\+IR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_af8b21ae5aa8bedcb0a1dd918678ee389}{A\+MR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_a66b166ccd4abefe149e6e3ef6d833554}{C\+T\+I\+ME} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_adb4fbf67e8231188ed424c3ce226919e}{T\+I\+ME} \mbox{[}\hyperlink{group___r_t_c__18_x_x__43_x_x_gga8144898fe628404d396db06dc8aac0e0a0d4fafef57b6ef363f9a0875ff339cad}{R\+T\+C\+\_\+\+T\+I\+M\+E\+T\+Y\+P\+E\+\_\+\+L\+A\+ST}\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_ade5b98ca9e6ea8af2fd91e8a4f20503b}{C\+A\+L\+I\+B\+R\+A\+T\+I\+ON}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_aba6975085fa7b58735e0227bf956eaab}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}7\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_abeb0bd5d52ee9f40f515b9b007c7a832}{A\+L\+RM} \mbox{[}\hyperlink{group___r_t_c__18_x_x__43_x_x_gga8144898fe628404d396db06dc8aac0e0a0d4fafef57b6ef363f9a0875ff339cad}{R\+T\+C\+\_\+\+T\+I\+M\+E\+T\+Y\+P\+E\+\_\+\+L\+A\+ST}\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_a282c9156460496e46e7248d853f95167}{E\+R\+S\+T\+A\+T\+US}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_adcd0073be8f4dfd72986026aeb1ec3ac}{E\+R\+C\+O\+N\+T\+R\+OL}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_ad4bf87046bc0acbf75ace4470d9d6381}{E\+R\+C\+O\+U\+N\+T\+E\+RS}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_a9313ff2988c0de18393786658af74e9e}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_a515f67338ca0aa2ebd5544bd5673c85f}{E\+R\+F\+I\+R\+S\+T\+S\+T\+A\+MP} \mbox{[}\hyperlink{group___r_t_c__18_x_x__43_x_x_ggaac7e8d7c66860037449fdde1bdfb657bae56aa8110b05663f96d666d4ce378c85}{R\+T\+C\+\_\+\+E\+V\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+N\+UM}\mbox{]}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_a9b2ddeb27e3fbd70992f2817d7f35f88}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___r_t_c___t_a84ca90f0493e515352b85679d039e56d}{E\+R\+L\+A\+S\+T\+S\+T\+A\+MP} \mbox{[}\hyperlink{group___r_t_c__18_x_x__43_x_x_ggaac7e8d7c66860037449fdde1bdfb657bae56aa8110b05663f96d666d4ce378c85}{R\+T\+C\+\_\+\+E\+V\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+N\+UM}\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Real Time Clock register block structure. 

Definition at line 76 of file rtc\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_abeb0bd5d52ee9f40f515b9b007c7a832}\label{struct_l_p_c___r_t_c___t_abeb0bd5d52ee9f40f515b9b007c7a832}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!A\+L\+RM@{A\+L\+RM}}
\index{A\+L\+RM@{A\+L\+RM}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{A\+L\+RM}{ALRM}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+A\+L\+RM\mbox{[}\hyperlink{group___r_t_c__18_x_x__43_x_x_gga8144898fe628404d396db06dc8aac0e0a0d4fafef57b6ef363f9a0875ff339cad}{R\+T\+C\+\_\+\+T\+I\+M\+E\+T\+Y\+P\+E\+\_\+\+L\+A\+ST}\mbox{]}}

Alarm field registers 

Definition at line 86 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_af8b21ae5aa8bedcb0a1dd918678ee389}\label{struct_l_p_c___r_t_c___t_af8b21ae5aa8bedcb0a1dd918678ee389}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!A\+MR@{A\+MR}}
\index{A\+MR@{A\+MR}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{A\+MR}{AMR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+A\+MR}

Alarm Mask Register 

Definition at line 81 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_ade5b98ca9e6ea8af2fd91e8a4f20503b}\label{struct_l_p_c___r_t_c___t_ade5b98ca9e6ea8af2fd91e8a4f20503b}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!C\+A\+L\+I\+B\+R\+A\+T\+I\+ON@{C\+A\+L\+I\+B\+R\+A\+T\+I\+ON}}
\index{C\+A\+L\+I\+B\+R\+A\+T\+I\+ON@{C\+A\+L\+I\+B\+R\+A\+T\+I\+ON}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+A\+L\+I\+B\+R\+A\+T\+I\+ON}{CALIBRATION}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+C\+A\+L\+I\+B\+R\+A\+T\+I\+ON}

Calibration Value Register 

Definition at line 84 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_ab2117371a628879dbc56f2c1774207b5}\label{struct_l_p_c___r_t_c___t_ab2117371a628879dbc56f2c1774207b5}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+CR}{CCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+C\+CR}

Clock Control Register 

Definition at line 79 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_ac9d2627afcf203dccde2675c6c74d673}\label{struct_l_p_c___r_t_c___t_ac9d2627afcf203dccde2675c6c74d673}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!C\+I\+IR@{C\+I\+IR}}
\index{C\+I\+IR@{C\+I\+IR}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+I\+IR}{CIIR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+C\+I\+IR}

Counter Increment Interrupt Register 

Definition at line 80 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_a66b166ccd4abefe149e6e3ef6d833554}\label{struct_l_p_c___r_t_c___t_a66b166ccd4abefe149e6e3ef6d833554}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!C\+T\+I\+ME@{C\+T\+I\+ME}}
\index{C\+T\+I\+ME@{C\+T\+I\+ME}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{C\+T\+I\+ME}{CTIME}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+C\+T\+I\+ME\mbox{[}3\mbox{]}}

Consolidated Time Register 0,1,2 

Definition at line 82 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_adcd0073be8f4dfd72986026aeb1ec3ac}\label{struct_l_p_c___r_t_c___t_adcd0073be8f4dfd72986026aeb1ec3ac}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!E\+R\+C\+O\+N\+T\+R\+OL@{E\+R\+C\+O\+N\+T\+R\+OL}}
\index{E\+R\+C\+O\+N\+T\+R\+OL@{E\+R\+C\+O\+N\+T\+R\+OL}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{E\+R\+C\+O\+N\+T\+R\+OL}{ERCONTROL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+E\+R\+C\+O\+N\+T\+R\+OL}

Event Monitor/\+Recorder Control register 

Definition at line 89 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_ad4bf87046bc0acbf75ace4470d9d6381}\label{struct_l_p_c___r_t_c___t_ad4bf87046bc0acbf75ace4470d9d6381}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!E\+R\+C\+O\+U\+N\+T\+E\+RS@{E\+R\+C\+O\+U\+N\+T\+E\+RS}}
\index{E\+R\+C\+O\+U\+N\+T\+E\+RS@{E\+R\+C\+O\+U\+N\+T\+E\+RS}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{E\+R\+C\+O\+U\+N\+T\+E\+RS}{ERCOUNTERS}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+E\+R\+C\+O\+U\+N\+T\+E\+RS}

Event Monitor/\+Recorder Counters register 

Definition at line 90 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_a515f67338ca0aa2ebd5544bd5673c85f}\label{struct_l_p_c___r_t_c___t_a515f67338ca0aa2ebd5544bd5673c85f}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!E\+R\+F\+I\+R\+S\+T\+S\+T\+A\+MP@{E\+R\+F\+I\+R\+S\+T\+S\+T\+A\+MP}}
\index{E\+R\+F\+I\+R\+S\+T\+S\+T\+A\+MP@{E\+R\+F\+I\+R\+S\+T\+S\+T\+A\+MP}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{E\+R\+F\+I\+R\+S\+T\+S\+T\+A\+MP}{ERFIRSTSTAMP}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+E\+R\+F\+I\+R\+S\+T\+S\+T\+A\+MP\mbox{[}\hyperlink{group___r_t_c__18_x_x__43_x_x_ggaac7e8d7c66860037449fdde1bdfb657bae56aa8110b05663f96d666d4ce378c85}{R\+T\+C\+\_\+\+E\+V\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+N\+UM}\mbox{]}}

Event Monitor/\+Recorder First Stamp registers 

Definition at line 92 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_a84ca90f0493e515352b85679d039e56d}\label{struct_l_p_c___r_t_c___t_a84ca90f0493e515352b85679d039e56d}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!E\+R\+L\+A\+S\+T\+S\+T\+A\+MP@{E\+R\+L\+A\+S\+T\+S\+T\+A\+MP}}
\index{E\+R\+L\+A\+S\+T\+S\+T\+A\+MP@{E\+R\+L\+A\+S\+T\+S\+T\+A\+MP}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{E\+R\+L\+A\+S\+T\+S\+T\+A\+MP}{ERLASTSTAMP}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+E\+R\+L\+A\+S\+T\+S\+T\+A\+MP\mbox{[}\hyperlink{group___r_t_c__18_x_x__43_x_x_ggaac7e8d7c66860037449fdde1bdfb657bae56aa8110b05663f96d666d4ce378c85}{R\+T\+C\+\_\+\+E\+V\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+N\+UM}\mbox{]}}

Event Monitor/\+Recorder Last Stamp registers 

Definition at line 94 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_a282c9156460496e46e7248d853f95167}\label{struct_l_p_c___r_t_c___t_a282c9156460496e46e7248d853f95167}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!E\+R\+S\+T\+A\+T\+US@{E\+R\+S\+T\+A\+T\+US}}
\index{E\+R\+S\+T\+A\+T\+US@{E\+R\+S\+T\+A\+T\+US}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{E\+R\+S\+T\+A\+T\+US}{ERSTATUS}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+E\+R\+S\+T\+A\+T\+US}

Event Monitor/\+Recorder Status register 

Definition at line 88 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_a6e1debaa7074a0fae4767a70f9abff29}\label{struct_l_p_c___r_t_c___t_a6e1debaa7074a0fae4767a70f9abff29}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!I\+LR@{I\+LR}}
\index{I\+LR@{I\+LR}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{I\+LR}{ILR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+I\+LR}

$<$ R\+TC Structure Interrupt Location Register 

Definition at line 77 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_a94d0c8bf3402d34aac9170bac01bb4fb}\label{struct_l_p_c___r_t_c___t_a94d0c8bf3402d34aac9170bac01bb4fb}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0}



Definition at line 78 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_aba6975085fa7b58735e0227bf956eaab}\label{struct_l_p_c___r_t_c___t_aba6975085fa7b58735e0227bf956eaab}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}7\mbox{]}}



Definition at line 85 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_a9313ff2988c0de18393786658af74e9e}\label{struct_l_p_c___r_t_c___t_a9313ff2988c0de18393786658af74e9e}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D2}



Definition at line 91 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_a9b2ddeb27e3fbd70992f2817d7f35f88}\label{struct_l_p_c___r_t_c___t_a9b2ddeb27e3fbd70992f2817d7f35f88}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D3}



Definition at line 93 of file rtc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___r_t_c___t_adb4fbf67e8231188ed424c3ce226919e}\label{struct_l_p_c___r_t_c___t_adb4fbf67e8231188ed424c3ce226919e}} 
\index{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}!T\+I\+ME@{T\+I\+ME}}
\index{T\+I\+ME@{T\+I\+ME}!L\+P\+C\+\_\+\+R\+T\+C\+\_\+T@{L\+P\+C\+\_\+\+R\+T\+C\+\_\+T}}
\subsubsection{\texorpdfstring{T\+I\+ME}{TIME}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+R\+T\+C\+\_\+\+T\+::\+T\+I\+ME\mbox{[}\hyperlink{group___r_t_c__18_x_x__43_x_x_gga8144898fe628404d396db06dc8aac0e0a0d4fafef57b6ef363f9a0875ff339cad}{R\+T\+C\+\_\+\+T\+I\+M\+E\+T\+Y\+P\+E\+\_\+\+L\+A\+ST}\mbox{]}}

Timer field registers 

Definition at line 83 of file rtc\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{rtc__18xx__43xx_8h}{rtc\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
