#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0-4-ga682e13)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x9fbf30 .scope module, "testshiftregister" "testshiftregister" 2 5;
 .timescale 0 0;
v0xa38790_0 .var "begintest", 0 0;
v0xa38880_0 .net "clk", 0 0, v0xa37ed0_0;  1 drivers
v0xa38920_0 .net "dutpassed", 0 0, v0xa37f90_0;  1 drivers
v0xa389f0_0 .net "endtest", 0 0, v0xa38060_0;  1 drivers
v0xa38ac0_0 .net "parallelDataIn", 7 0, v0xa38100_0;  1 drivers
v0xa38c00_0 .net "parallelDataOut", 7 0, L_0xa39190;  1 drivers
v0xa38cf0_0 .net "parallelLoad", 0 0, v0xa382c0_0;  1 drivers
v0xa38de0_0 .net "peripheralClkEdge", 0 0, v0xa38390_0;  1 drivers
v0xa38ed0_0 .net "serialDataIn", 0 0, v0xa38460_0;  1 drivers
v0xa39000_0 .net "serialDataOut", 0 0, L_0xa390f0;  1 drivers
E_0xa0c880 .event posedge, v0xa38060_0;
S_0x9fbc00 .scope module, "dut" "shiftregister" 2 19, 3 9 0, S_0x9fbf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0xa1a280 .param/l "width" 0 3 10, +C4<00000000000000000000000000001000>;
L_0xa39190 .functor BUFZ 8, v0xa37880_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0xa0e990_0 .net "clk", 0 0, v0xa37ed0_0;  alias, 1 drivers
v0xa37360_0 .net "parallelDataIn", 7 0, v0xa38100_0;  alias, 1 drivers
v0xa37440_0 .net "parallelDataOut", 7 0, L_0xa39190;  alias, 1 drivers
v0xa37530_0 .net "parallelLoad", 0 0, v0xa382c0_0;  alias, 1 drivers
v0xa375f0_0 .net "peripheralClkEdge", 0 0, v0xa38390_0;  alias, 1 drivers
v0xa37700_0 .net "serialDataIn", 0 0, v0xa38460_0;  alias, 1 drivers
v0xa377c0_0 .net "serialDataOut", 0 0, L_0xa390f0;  alias, 1 drivers
v0xa37880_0 .var "shiftregistermem", 7 0;
E_0xa0c980 .event posedge, v0xa0e990_0;
L_0xa390f0 .part v0xa37880_0, 7, 1;
S_0xa37a80 .scope module, "test" "shiftregtestbench" 2 28, 2 53 0, S_0x9fbf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "dutpassed"
    .port_info 3 /INPUT 1 "serialDataOut"
    .port_info 4 /INPUT 8 "parallelDataOut"
    .port_info 5 /OUTPUT 1 "clk"
    .port_info 6 /OUTPUT 1 "peripheralClkEdge"
    .port_info 7 /OUTPUT 1 "parallelLoad"
    .port_info 8 /OUTPUT 8 "parallelDataIn"
    .port_info 9 /OUTPUT 1 "serialDataIn"
v0xa37df0_0 .net "begintest", 0 0, v0xa38790_0;  1 drivers
v0xa37ed0_0 .var "clk", 0 0;
v0xa37f90_0 .var "dutpassed", 0 0;
v0xa38060_0 .var "endtest", 0 0;
v0xa38100_0 .var "parallelDataIn", 7 0;
v0xa381f0_0 .net "parallelDataOut", 7 0, L_0xa39190;  alias, 1 drivers
v0xa382c0_0 .var "parallelLoad", 0 0;
v0xa38390_0 .var "peripheralClkEdge", 0 0;
v0xa38460_0 .var "serialDataIn", 0 0;
v0xa385c0_0 .net "serialDataOut", 0 0, L_0xa390f0;  alias, 1 drivers
E_0xa0bb60 .event posedge, v0xa37df0_0;
    .scope S_0x9fbc00;
T_0 ;
    %wait E_0xa0c980;
    %load/vec4 v0xa375f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0xa37530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0xa37360_0;
    %store/vec4 v0xa37880_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xa37880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0xa37880_0, 0, 8;
    %load/vec4 v0xa37700_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa37880_0, 4, 1;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xa37a80;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa37ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa38390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa382c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xa38100_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa38460_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0xa37a80;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0xa37ed0_0;
    %nor/r;
    %store/vec4 v0xa37ed0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0xa37a80;
T_3 ;
    %wait E_0xa0bb60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa38060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa37f90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa38390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa382c0_0, 0, 1;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0xa38100_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa38460_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa38460_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa38460_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa38460_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa38460_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa38460_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa38460_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa38460_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0xa385c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xa381f0_0;
    %pad/u 32;
    %cmpi/ne 146, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa37f90_0, 0, 1;
    %vpi_call 2 126 "$display", "Test Case 1.1 Failed" {0 0 0};
T_3.0 ;
    %delay 10, 0;
    %load/vec4 v0xa385c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xa381f0_0;
    %pad/u 32;
    %cmpi/ne 36, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa37f90_0, 0, 1;
    %vpi_call 2 135 "$display", "Test Case 1.2 Failed" {0 0 0};
T_3.2 ;
    %delay 10, 0;
    %load/vec4 v0xa385c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xa381f0_0;
    %pad/u 32;
    %cmpi/ne 72, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa37f90_0, 0, 1;
    %vpi_call 2 144 "$display", "Test Case 1.3 Failed" {0 0 0};
T_3.4 ;
    %delay 10, 0;
    %load/vec4 v0xa385c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xa381f0_0;
    %pad/u 32;
    %cmpi/ne 144, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa37f90_0, 0, 1;
    %vpi_call 2 153 "$display", "Test Case 1.4 Failed" {0 0 0};
T_3.6 ;
    %delay 10, 0;
    %load/vec4 v0xa385c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xa381f0_0;
    %pad/u 32;
    %cmpi/ne 32, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa37f90_0, 0, 1;
    %vpi_call 2 162 "$display", "Test Case 1.5 Failed" {0 0 0};
T_3.8 ;
    %delay 10, 0;
    %load/vec4 v0xa385c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xa381f0_0;
    %pad/u 32;
    %cmpi/ne 64, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa37f90_0, 0, 1;
    %vpi_call 2 171 "$display", "Test Case 1.6 Failed" {0 0 0};
T_3.10 ;
    %delay 10, 0;
    %load/vec4 v0xa385c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xa381f0_0;
    %pad/u 32;
    %cmpi/ne 128, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa37f90_0, 0, 1;
    %vpi_call 2 180 "$display", "Test Case 1.7 Failed" {0 0 0};
T_3.12 ;
    %delay 10, 0;
    %load/vec4 v0xa385c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xa381f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa37f90_0, 0, 1;
    %vpi_call 2 189 "$display", "Test Case 1.8 Failed" {0 0 0};
T_3.14 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa38390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa382c0_0, 0, 1;
    %pushi/vec4 59, 0, 8;
    %store/vec4 v0xa38100_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa38460_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0xa385c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xa381f0_0;
    %pad/u 32;
    %cmpi/ne 59, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa37f90_0, 0, 1;
    %vpi_call 2 221 "$display", "Test Case 2.1 Failed" {0 0 0};
T_3.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa38390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa382c0_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0xa38100_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa38460_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0xa385c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xa381f0_0;
    %pad/u 32;
    %cmpi/ne 59, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa37f90_0, 0, 1;
    %vpi_call 2 249 "$display", "%d, %d", v0xa385c0_0, v0xa381f0_0 {0 0 0};
    %vpi_call 2 250 "$display", "Test Case 3.1 Failed" {0 0 0};
T_3.18 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa38060_0, 0, 1;
    %vpi_call 2 255 "$finish" {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x9fbf30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa38790_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa38790_0, 0, 1;
    %delay 10000, 0;
    %end;
    .thread T_4;
    .scope S_0x9fbf30;
T_5 ;
    %wait E_0xa0c880;
    %vpi_call 2 48 "$display", "DUT passed?: %b", v0xa38920_0 {0 0 0};
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../verilog/shiftregister.t.v";
    "../verilog/shiftregister.v";
