[
  {
    "title": "Digital Verification Fundamentals",
    "instructor": "Dr. Emily Carter",
    "description": "Learn the basics of digital verification with SystemVerilog and UVM.",
    "modules": [
      {
        "title": "Introduction to SystemVerilog",
        "description": "Basics of SV syntax and constructs.",
        "lessons": [
          {
            "title": "Variables and Data Types",
            "content": "Understanding SV data types, variables, and basic syntax",
            "duration": 15
          },
          {
            "title": "Operators and Expressions",
            "content": "Arithmetic, logical, and relational operators in SystemVerilog",
            "duration": 20
          }
        ]
      },
      {
        "title": "Basic Verification Concepts",
        "description": "Core concepts of digital verification.",
        "lessons": [
          {
            "title": "Testbenches and Stimulus",
            "content": "Creating basic testbenches and generating stimulus",
            "duration": 25
          },
          {
            "title": "Assertions and Coverage",
            "content": "Using assertions and functional coverage",
            "duration": 30
          }
        ]
      }
    ],
    "duration": 120,
    "level": "Beginner",
    "price": 29.99,
    "enrollment_count": 1500,
    "rating": 4.7,
    "prerequisites": ["Basic Programming"]
  },
  {
    "title": "Advanced UVM Techniques",
    "instructor": "Prof. John Doe",
    "description": "Deep dive into UVM for complex verification environments.",
    "modules": [
      {
        "title": "UVM Components Deep Dive",
        "description": "Advanced UVM component architecture.",
        "lessons": [
          {
            "title": "Building Complex Agents",
            "content": "Creating sophisticated UVM agents with multiple interfaces",
            "duration": 35
          },
          {
            "title": "Advanced Sequence Patterns",
            "content": "Complex sequence generation and layering",
            "duration": 40
          }
        ]
      },
      {
        "title": "UVM Methodology Best Practices",
        "description": "Industry best practices for UVM verification.",
        "lessons": [
          {
            "title": "Debugging UVM Environments",
            "content": "Advanced debugging techniques for UVM testbenches",
            "duration": 30
          },
          {
            "title": "Performance Optimization",
            "content": "Optimizing UVM environments for better performance",
            "duration": 25
          }
        ]
      }
    ],
    "duration": 180,
    "level": "Advanced",
    "price": 79.99,
    "enrollment_count": 850,
    "rating": 4.9,
    "prerequisites": ["SystemVerilog", "Basic UVM"]
  },
  {
    "title": "Formal Verification Methods",
    "instructor": "Dr. Sarah Johnson",
    "description": "Master formal verification techniques for digital designs.",
    "modules": [
      {
        "title": "Formal Verification Basics",
        "description": "Introduction to formal verification concepts.",
        "lessons": [
          {
            "title": "Property Specification",
            "content": "Writing formal properties using SVA",
            "duration": 30
          },
          {
            "title": "Model Checking Fundamentals",
            "content": "Understanding model checking algorithms",
            "duration": 35
          }
        ]
      },
      {
        "title": "Advanced Formal Techniques",
        "description": "Complex formal verification methodologies.",
        "lessons": [
          {
            "title": "Abstraction and Refinement",
            "content": "Using abstraction techniques in formal verification",
            "duration": 40
          },
          {
            "title": "Formal Equivalence Checking",
            "content": "Comparing designs using formal methods",
            "duration": 45
          }
        ]
      }
    ],
    "duration": 150,
    "level": "Expert",
    "price": 99.99,
    "enrollment_count": 320,
    "rating": 4.8,
    "prerequisites": ["SystemVerilog", "Digital Design"]
  }
]
