`timescale 10ns/10ps

module control_TB();

	reg [31:0] entrada;
	wire [22:0] saida;

	control DUT(
		.saida(saida),
		.entrada(entrada)
	);

	initial begin
		in = 32'b0;

		#10 in = 32'b001010_00000_00001_0011_0000_0000_0000; //LW
		#10 in = 32'b001101_00000_00001_0000_0000_0000_0000; //SW
		#10 in = 32'b001001_00000_00001_00010_01010_100000;   //ADD
		#10 in = 32'b001001_00000_00001_00010_01010_100010;  //SUB
		#10 in = 32'b001001_00000_00001_00010_01010_110010;  //MUL
		#10 in = 32'b001001_00000_00001_00010_01010_100100;  //AND
		#10 in = 32'b001001_00000_00001_00010_01010_100101;  //OR
		#10 $stop;
		
	end
	
endmodule 