0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/denis/Verilog_projects/Lab_2/example_2/example_2.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_2/example_2/example_2.srcs/sim_1/new/testbench.v,1711303773,verilog,,,,testbench,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_2/example_2/example_2.srcs/sources_1/new/and_gate.v,1711303936,verilog,,C:/Users/denis/Verilog_projects/Lab_2/example_2/example_2.srcs/sources_1/new/not_gate.v,,and_gate,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_2/example_2/example_2.srcs/sources_1/new/not_gate.v,1711303046,verilog,,C:/Users/denis/Verilog_projects/Lab_2/example_2/example_2.srcs/sources_1/new/top.v,,not_gate,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_2/example_2/example_2.srcs/sources_1/new/top.v,1711304127,verilog,,C:/Users/denis/Verilog_projects/Lab_2/example_2/example_2.srcs/sim_1/new/testbench.v,,top,,,,,,,,
