
# ğŸ§º FSM-Based Washing Machine

## ğŸ“Œ Project Overview

This project implements a **Finite State Machine (FSM) based Washing Machine** using **HDL (Verilog)**.
The design models a real washing machine controller with multiple states, transitions, and operations such as washing, rinsing, and drying.

The FSM ensures **sequential operation**, **predictable behavior**, and **modular design** for hardware implementation on FPGA/ASIC platforms.

---

## ğŸš€ Features

* âœ… FSM-based design with clear **state transitions**
* âœ… Supports **Idle, Fill, Wash, Rinse, Spin/Dry, and Done states**
* âœ… User-controlled **start/stop/reset** inputs
* âœ… Can be synthesized and tested on FPGA boards
* âœ… Testbench provided for **simulation and verification**

---

## ğŸ”„ FSM States

The washing machine follows these states:

1. **Idle** â†’ Waiting for start signal
2. **Fill** â†’ Water filling process
3. **Wash** â†’ Washing with detergent
4. **Rinse** â†’ Rinsing with clean water
5. **Spin/Dry** â†’ Spinning clothes to remove water
6. **Done** â†’ Cycle complete

### Example FSM Diagram:

```
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”
      â”‚  Idle â”‚
      â””â”€â”€â”€â”¬â”€â”€â”€â”˜
          â”‚ Start
          â–¼
       â”Œâ”€â”€â”€â”€â”€â”€â”€â”
       â”‚  Fill â”‚
       â””â”€â”€â”€â”¬â”€â”€â”€â”˜
           â–¼
       â”Œâ”€â”€â”€â”€â”€â”€â”€â”
       â”‚  Wash â”‚
       â””â”€â”€â”€â”¬â”€â”€â”€â”˜
           â–¼
       â”Œâ”€â”€â”€â”€â”€â”€â”€â”
       â”‚ Rinse â”‚
       â””â”€â”€â”€â”¬â”€â”€â”€â”˜
           â–¼
       â”Œâ”€â”€â”€â”€â”€â”€â”€â”
       â”‚  Spin â”‚
       â””â”€â”€â”€â”¬â”€â”€â”€â”˜
           â–¼
       â”Œâ”€â”€â”€â”€â”€â”€â”€â”
       â”‚  Done â”‚
       â””â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## âš™ï¸ Project Structure

```
ğŸ“‚ FSM_Washing_Machine
 â”£ ğŸ“œ washing_machine.v   # FSM Design (Verilog)
 â”£ ğŸ“œ tb_washing_machine.v # Testbench
 â”£ ğŸ“œ README.md             # Project Documentation
 â”— ğŸ“‚ docs                  # State diagram, reports
```

---

## ğŸ› ï¸ How to Run

1. Clone the repo:

   ```bash
   git clone https://github.com/Hirdesh04vlsi/FSM_Washing_Machine.git
   ```
2. Open in **Xilinx Vivado / ModelSim / Quartus**
3. Compile design and testbench files
4. Run simulation to verify state transitions
5. (Optional) Implement on FPGA board

---

## ğŸ“Š Simulation

* Testbench verifies **all state transitions**.
* Outputs include **state signals** and **control flags** for motor, water inlet, and dryer.

---

## ğŸ‘¨â€ğŸ’» Author

**Hirdesh Pamnani**
ECE Student | VLSI & Digital Design Enthusiast

![1](https://github.com/user-attachments/assets/25bde36f-6d94-4117-9c74-953d30d29b36)
![2](https://github.com/user-attachments/assets/65bfbfbb-f2d9-4b0f-a83b-110e435c5da6)
![3](https://github.com/user-attachments/assets/d73ce555-0166-45a7-b1d8-098acb422d38)
![4](https://github.com/user-attachments/assets/005c481a-187e-4b64-9f2d-a50a763b04d6)
![5](https://github.com/user-attachments/assets/cb1ca682-8034-4828-b260-758ab4370b8b)
![6](https://github.com/user-attachments/assets/f0693ad4-4965-4c63-9506-341d169a4741)
![7](https://github.com/user-attachments/assets/673650ef-ad87-4daa-a400-c35263f3c13b)
![8](https://github.com/user-attachments/assets/0b71fde2-5438-414a-af07-9a869ef6be52)
![9](https://github.com/user-attachments/assets/2f04bf18-00af-438c-ae42-b565e8de9d8f)
![10](https://github.com/user-attachments/assets/6122c7cf-d831-44fe-882a-1dce29b67702)
![11](https://github.com/user-attachments/assets/0580096d-2182-4a73-bee5-79f1ba2ca015)


