<stg><name>top_kernel</name>


<trans_list>

<trans id="90" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="10" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="24" op_0_bw="64">
<![CDATA[
entry:1 %p_loc5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="24" op_0_bw="64">
<![CDATA[
entry:2 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:8 %store_ln11 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln11 = br void %VITIS_LOOP_15_2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2:0 %i_2 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_15_2:1 %icmp_ln11 = icmp_eq  i9 %i_2, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_15_2:2 %add_ln11 = add i9 %i_2, i9 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_15_2:3 %br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_15_2.split, void %VITIS_LOOP_35_5.preheader

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:0 %trunc_ln11 = trunc i9 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
VITIS_LOOP_15_2.split:1 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln11, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="24" op_3_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:4 %call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_15_2, i14 %tmp_s, i24 %A, i24 %p_loc

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:17 %store_ln11 = store i9 %add_ln11, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_35_5.preheader:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_35_5.preheader:1 %store_ln31 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_35_5.preheader:2 %br_ln31 = br void %VITIS_LOOP_35_5

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="24" op_3_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:4 %call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_15_2, i14 %tmp_s, i24 %A, i24 %p_loc

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:5 %p_loc_load = load i24 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:6 %sext_ln21 = sext i24 %p_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_15_2.split:7 %add_ln21 = add i25 %sext_ln21, i25 65536

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:8 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln21, i32 24

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="24" op_0_bw="25">
<![CDATA[
VITIS_LOOP_15_2.split:9 %denom = trunc i25 %add_ln21

]]></Node>
<StgValue><ssdm name="denom"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
VITIS_LOOP_15_2.split:10 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln21, i32 23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_15_2.split:11 %xor_ln21 = xor i1 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln21"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_15_2.split:12 %and_ln21 = and i1 %tmp_8, i1 %xor_ln21

]]></Node>
<StgValue><ssdm name="and_ln21"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_15_2.split:13 %xor_ln21_1 = xor i1 %tmp_1, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="xor_ln21_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:14 %select_ln21 = select i1 %and_ln21, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_15_2.split:15 %denom_1 = select i1 %xor_ln21_1, i24 %select_ln21, i24 %denom

]]></Node>
<StgValue><ssdm name="denom_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:16 %call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_24_3, i14 %tmp_s, i24 %A, i24 %denom_1, i24 %tmp

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:2 %speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln11"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:3 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:16 %call_ln26 = call void @top_kernel_Pipeline_VITIS_LOOP_24_3, i14 %tmp_s, i24 %A, i24 %denom_1, i24 %tmp

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:18 %br_ln11 = br void %VITIS_LOOP_15_2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_35_5:0 %j_2 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_35_5:1 %icmp_ln31 = icmp_eq  i7 %j_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_35_5:2 %add_ln31 = add i7 %j_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_35_5:3 %br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_35_5.split, void %for.end69

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_35_5.split:0 %trunc_ln31 = trunc i7 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="24" op_3_bw="24">
<![CDATA[
VITIS_LOOP_35_5.split:3 %call_ln31 = call void @top_kernel_Pipeline_VITIS_LOOP_35_5, i6 %trunc_ln31, i24 %p_loc5, i24 %tmp

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_35_5.split:32 %store_ln31 = store i7 %add_ln31, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
for.end69:0 %ret_ln49 = ret

]]></Node>
<StgValue><ssdm name="ret_ln49"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="24" op_3_bw="24">
<![CDATA[
VITIS_LOOP_35_5.split:3 %call_ln31 = call void @top_kernel_Pipeline_VITIS_LOOP_35_5, i6 %trunc_ln31, i24 %p_loc5, i24 %tmp

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
VITIS_LOOP_35_5.split:4 %p_loc5_load = load i24 %p_loc5

]]></Node>
<StgValue><ssdm name="p_loc5_load"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_35_5.split:5 %shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %p_loc5_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="81" op_0_bw="40">
<![CDATA[
VITIS_LOOP_35_5.split:6 %sext_ln41 = sext i40 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_35_5.split:7 %mul_ln41 = mul i81 %sext_ln41, i81 1099511758849

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
VITIS_LOOP_35_5.split:8 %sub_ln41 = sub i81 0, i81 %mul_ln41

]]></Node>
<StgValue><ssdm name="sub_ln41"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
VITIS_LOOP_35_5.split:9 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_loc5_load, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_35_5.split:10 %tmp_19_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln41, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_35_5.split:11 %tmp_20_cast8 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln41, i32 63, i32 80

]]></Node>
<StgValue><ssdm name="tmp_20_cast8"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_35_5.split:12 %tmp_20_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln41, i32 63, i32 79

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
VITIS_LOOP_35_5.split:13 %select_ln41_1 = select i1 %tmp_9, i17 %tmp_19_cast, i17 %tmp_20_cast

]]></Node>
<StgValue><ssdm name="select_ln41_1"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_35_5.split:14 %zext_ln41 = zext i17 %select_ln41_1

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_35_5.split:15 %sub_ln41_1 = sub i18 0, i18 %zext_ln41

]]></Node>
<StgValue><ssdm name="sub_ln41_1"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
VITIS_LOOP_35_5.split:16 %scale = select i1 %tmp_9, i18 %sub_ln41_1, i18 %tmp_20_cast8

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
VITIS_LOOP_35_5.split:21 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %scale, i32 17

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="40" op_0_bw="18">
<![CDATA[
VITIS_LOOP_35_5.split:17 %sext_ln41_1 = sext i18 %scale

]]></Node>
<StgValue><ssdm name="sext_ln41_1"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_35_5.split:18 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln41_1, i32 39

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="18">
<![CDATA[
VITIS_LOOP_35_5.split:19 %sext_ln41_2 = sext i18 %scale

]]></Node>
<StgValue><ssdm name="sext_ln41_2"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_35_5.split:20 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln41_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_35_5.split:22 %or_ln41 = or i1 %tmp_11, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_35_5.split:23 %xor_ln41 = xor i1 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln41"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_35_5.split:24 %and_ln41 = and i1 %or_ln41, i1 %xor_ln41

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_35_5.split:25 %and_ln41_2 = and i1 %tmp_12, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln41_2"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_35_5.split:26 %xor_ln41_1 = xor i1 %and_ln41_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln41_1"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_35_5.split:27 %and_ln41_1 = and i1 %tmp_10, i1 %xor_ln41_1

]]></Node>
<StgValue><ssdm name="and_ln41_1"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_35_5.split:28 %select_ln41 = select i1 %and_ln41, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_35_5.split:29 %or_ln41_1 = or i1 %and_ln41, i1 %and_ln41_1

]]></Node>
<StgValue><ssdm name="or_ln41_1"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_35_5.split:30 %scale_1 = select i1 %or_ln41_1, i24 %select_ln41, i24 %sext_ln41_2

]]></Node>
<StgValue><ssdm name="scale_1"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_35_5.split:31 %call_ln31 = call void @top_kernel_Pipeline_VITIS_LOOP_44_6, i6 %trunc_ln31, i24 %C, i24 %scale_1, i24 %tmp

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_35_5.split:1 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_35_5.split:2 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_35_5.split:31 %call_ln31 = call void @top_kernel_Pipeline_VITIS_LOOP_44_6, i6 %trunc_ln31, i24 %C, i24 %scale_1, i24 %tmp

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_35_5.split:33 %br_ln31 = br void %VITIS_LOOP_35_5

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="103" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="C" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="tmp" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="107" from="StgValue_106" to="i" fromId="106" toId="11">
</dataflow>
<dataflow id="109" from="StgValue_108" to="p_loc5" fromId="108" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_108" to="p_loc" fromId="108" toId="13">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln5" fromId="111" toId="14">
</dataflow>
<dataflow id="114" from="empty_1" to="spectopmodule_ln5" fromId="113" toId="14">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="117" from="A" to="specinterface_ln0" fromId="103" toId="15">
</dataflow>
<dataflow id="119" from="empty" to="specinterface_ln0" fromId="118" toId="15">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="122" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="15">
</dataflow>
<dataflow id="127" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="131" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="132" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="133" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="134" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="135" from="empty_0" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="137" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="15">
</dataflow>
<dataflow id="138" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="139" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="140" toId="16">
</dataflow>
<dataflow id="142" from="A" to="specbitsmap_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="115" toId="17">
</dataflow>
<dataflow id="144" from="C" to="specinterface_ln0" fromId="104" toId="17">
</dataflow>
<dataflow id="145" from="empty" to="specinterface_ln0" fromId="118" toId="17">
</dataflow>
<dataflow id="146" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="147" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="148" from="empty_0" to="specinterface_ln0" fromId="123" toId="17">
</dataflow>
<dataflow id="149" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="17">
</dataflow>
<dataflow id="150" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="151" from="empty_0" to="specinterface_ln0" fromId="123" toId="17">
</dataflow>
<dataflow id="152" from="empty_0" to="specinterface_ln0" fromId="123" toId="17">
</dataflow>
<dataflow id="153" from="empty_0" to="specinterface_ln0" fromId="123" toId="17">
</dataflow>
<dataflow id="154" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="155" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="156" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="157" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="158" from="empty_0" to="specinterface_ln0" fromId="123" toId="17">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="123" toId="17">
</dataflow>
<dataflow id="160" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="17">
</dataflow>
<dataflow id="161" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="162" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="164" from="C" to="specbitsmap_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="166" from="StgValue_165" to="store_ln11" fromId="165" toId="19">
</dataflow>
<dataflow id="167" from="i" to="store_ln11" fromId="11" toId="19">
</dataflow>
<dataflow id="168" from="i" to="i_2" fromId="11" toId="21">
</dataflow>
<dataflow id="169" from="i_2" to="icmp_ln11" fromId="21" toId="22">
</dataflow>
<dataflow id="171" from="StgValue_170" to="icmp_ln11" fromId="170" toId="22">
</dataflow>
<dataflow id="172" from="i_2" to="add_ln11" fromId="21" toId="23">
</dataflow>
<dataflow id="174" from="StgValue_173" to="add_ln11" fromId="173" toId="23">
</dataflow>
<dataflow id="175" from="icmp_ln11" to="br_ln11" fromId="22" toId="24">
</dataflow>
<dataflow id="176" from="i_2" to="trunc_ln11" fromId="21" toId="25">
</dataflow>
<dataflow id="178" from="_ssdm_op_BitConcatenate.i14.i8.i6" to="tmp_s" fromId="177" toId="26">
</dataflow>
<dataflow id="179" from="trunc_ln11" to="tmp_s" fromId="25" toId="26">
</dataflow>
<dataflow id="181" from="StgValue_180" to="tmp_s" fromId="180" toId="26">
</dataflow>
<dataflow id="183" from="top_kernel_Pipeline_VITIS_LOOP_15_2" to="call_ln26" fromId="182" toId="27">
</dataflow>
<dataflow id="184" from="tmp_s" to="call_ln26" fromId="26" toId="27">
</dataflow>
<dataflow id="185" from="A" to="call_ln26" fromId="103" toId="27">
</dataflow>
<dataflow id="186" from="p_loc" to="call_ln26" fromId="13" toId="27">
</dataflow>
<dataflow id="187" from="add_ln11" to="store_ln11" fromId="23" toId="28">
</dataflow>
<dataflow id="188" from="i" to="store_ln11" fromId="11" toId="28">
</dataflow>
<dataflow id="189" from="StgValue_106" to="j" fromId="106" toId="29">
</dataflow>
<dataflow id="191" from="StgValue_190" to="store_ln31" fromId="190" toId="30">
</dataflow>
<dataflow id="192" from="j" to="store_ln31" fromId="29" toId="30">
</dataflow>
<dataflow id="193" from="top_kernel_Pipeline_VITIS_LOOP_15_2" to="call_ln26" fromId="182" toId="32">
</dataflow>
<dataflow id="194" from="tmp_s" to="call_ln26" fromId="26" toId="32">
</dataflow>
<dataflow id="195" from="A" to="call_ln26" fromId="103" toId="32">
</dataflow>
<dataflow id="196" from="p_loc" to="call_ln26" fromId="13" toId="32">
</dataflow>
<dataflow id="197" from="p_loc" to="p_loc_load" fromId="13" toId="33">
</dataflow>
<dataflow id="198" from="p_loc_load" to="sext_ln21" fromId="33" toId="34">
</dataflow>
<dataflow id="199" from="sext_ln21" to="add_ln21" fromId="34" toId="35">
</dataflow>
<dataflow id="201" from="StgValue_200" to="add_ln21" fromId="200" toId="35">
</dataflow>
<dataflow id="203" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_1" fromId="202" toId="36">
</dataflow>
<dataflow id="204" from="add_ln21" to="tmp_1" fromId="35" toId="36">
</dataflow>
<dataflow id="206" from="StgValue_205" to="tmp_1" fromId="205" toId="36">
</dataflow>
<dataflow id="207" from="add_ln21" to="denom" fromId="35" toId="37">
</dataflow>
<dataflow id="208" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_8" fromId="202" toId="38">
</dataflow>
<dataflow id="209" from="add_ln21" to="tmp_8" fromId="35" toId="38">
</dataflow>
<dataflow id="211" from="StgValue_210" to="tmp_8" fromId="210" toId="38">
</dataflow>
<dataflow id="212" from="tmp_1" to="xor_ln21" fromId="36" toId="39">
</dataflow>
<dataflow id="214" from="StgValue_213" to="xor_ln21" fromId="213" toId="39">
</dataflow>
<dataflow id="215" from="tmp_8" to="and_ln21" fromId="38" toId="40">
</dataflow>
<dataflow id="216" from="xor_ln21" to="and_ln21" fromId="39" toId="40">
</dataflow>
<dataflow id="217" from="tmp_1" to="xor_ln21_1" fromId="36" toId="41">
</dataflow>
<dataflow id="218" from="tmp_8" to="xor_ln21_1" fromId="38" toId="41">
</dataflow>
<dataflow id="219" from="and_ln21" to="select_ln21" fromId="40" toId="42">
</dataflow>
<dataflow id="221" from="StgValue_220" to="select_ln21" fromId="220" toId="42">
</dataflow>
<dataflow id="223" from="StgValue_222" to="select_ln21" fromId="222" toId="42">
</dataflow>
<dataflow id="224" from="xor_ln21_1" to="denom_1" fromId="41" toId="43">
</dataflow>
<dataflow id="225" from="select_ln21" to="denom_1" fromId="42" toId="43">
</dataflow>
<dataflow id="226" from="denom" to="denom_1" fromId="37" toId="43">
</dataflow>
<dataflow id="228" from="top_kernel_Pipeline_VITIS_LOOP_24_3" to="call_ln26" fromId="227" toId="44">
</dataflow>
<dataflow id="229" from="tmp_s" to="call_ln26" fromId="26" toId="44">
</dataflow>
<dataflow id="230" from="A" to="call_ln26" fromId="103" toId="44">
</dataflow>
<dataflow id="231" from="denom_1" to="call_ln26" fromId="43" toId="44">
</dataflow>
<dataflow id="232" from="tmp" to="call_ln26" fromId="105" toId="44">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln11" fromId="233" toId="45">
</dataflow>
<dataflow id="236" from="StgValue_235" to="speclooptripcount_ln11" fromId="235" toId="45">
</dataflow>
<dataflow id="237" from="StgValue_235" to="speclooptripcount_ln11" fromId="235" toId="45">
</dataflow>
<dataflow id="238" from="StgValue_235" to="speclooptripcount_ln11" fromId="235" toId="45">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecLoopName" to="specloopname_ln11" fromId="239" toId="46">
</dataflow>
<dataflow id="242" from="empty_7" to="specloopname_ln11" fromId="241" toId="46">
</dataflow>
<dataflow id="243" from="top_kernel_Pipeline_VITIS_LOOP_24_3" to="call_ln26" fromId="227" toId="47">
</dataflow>
<dataflow id="244" from="tmp_s" to="call_ln26" fromId="26" toId="47">
</dataflow>
<dataflow id="245" from="A" to="call_ln26" fromId="103" toId="47">
</dataflow>
<dataflow id="246" from="denom_1" to="call_ln26" fromId="43" toId="47">
</dataflow>
<dataflow id="247" from="tmp" to="call_ln26" fromId="105" toId="47">
</dataflow>
<dataflow id="248" from="j" to="j_2" fromId="29" toId="49">
</dataflow>
<dataflow id="249" from="j_2" to="icmp_ln31" fromId="49" toId="50">
</dataflow>
<dataflow id="251" from="StgValue_250" to="icmp_ln31" fromId="250" toId="50">
</dataflow>
<dataflow id="252" from="j_2" to="add_ln31" fromId="49" toId="51">
</dataflow>
<dataflow id="254" from="StgValue_253" to="add_ln31" fromId="253" toId="51">
</dataflow>
<dataflow id="255" from="icmp_ln31" to="br_ln31" fromId="50" toId="52">
</dataflow>
<dataflow id="256" from="j_2" to="trunc_ln31" fromId="49" toId="53">
</dataflow>
<dataflow id="258" from="top_kernel_Pipeline_VITIS_LOOP_35_5" to="call_ln31" fromId="257" toId="54">
</dataflow>
<dataflow id="259" from="trunc_ln31" to="call_ln31" fromId="53" toId="54">
</dataflow>
<dataflow id="260" from="p_loc5" to="call_ln31" fromId="12" toId="54">
</dataflow>
<dataflow id="261" from="tmp" to="call_ln31" fromId="105" toId="54">
</dataflow>
<dataflow id="262" from="add_ln31" to="store_ln31" fromId="51" toId="55">
</dataflow>
<dataflow id="263" from="j" to="store_ln31" fromId="29" toId="55">
</dataflow>
<dataflow id="264" from="top_kernel_Pipeline_VITIS_LOOP_35_5" to="call_ln31" fromId="257" toId="57">
</dataflow>
<dataflow id="265" from="trunc_ln31" to="call_ln31" fromId="53" toId="57">
</dataflow>
<dataflow id="266" from="p_loc5" to="call_ln31" fromId="12" toId="57">
</dataflow>
<dataflow id="267" from="tmp" to="call_ln31" fromId="105" toId="57">
</dataflow>
<dataflow id="268" from="p_loc5" to="p_loc5_load" fromId="12" toId="58">
</dataflow>
<dataflow id="270" from="_ssdm_op_BitConcatenate.i40.i24.i16" to="shl_ln" fromId="269" toId="59">
</dataflow>
<dataflow id="271" from="p_loc5_load" to="shl_ln" fromId="58" toId="59">
</dataflow>
<dataflow id="273" from="StgValue_272" to="shl_ln" fromId="272" toId="59">
</dataflow>
<dataflow id="274" from="shl_ln" to="sext_ln41" fromId="59" toId="60">
</dataflow>
<dataflow id="275" from="sext_ln41" to="mul_ln41" fromId="60" toId="61">
</dataflow>
<dataflow id="277" from="StgValue_276" to="mul_ln41" fromId="276" toId="61">
</dataflow>
<dataflow id="279" from="StgValue_278" to="sub_ln41" fromId="278" toId="62">
</dataflow>
<dataflow id="280" from="mul_ln41" to="sub_ln41" fromId="61" toId="62">
</dataflow>
<dataflow id="282" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_9" fromId="281" toId="63">
</dataflow>
<dataflow id="283" from="p_loc5_load" to="tmp_9" fromId="58" toId="63">
</dataflow>
<dataflow id="284" from="StgValue_210" to="tmp_9" fromId="210" toId="63">
</dataflow>
<dataflow id="286" from="_ssdm_op_PartSelect.i17.i81.i32.i32" to="tmp_19_cast" fromId="285" toId="64">
</dataflow>
<dataflow id="287" from="sub_ln41" to="tmp_19_cast" fromId="62" toId="64">
</dataflow>
<dataflow id="289" from="StgValue_288" to="tmp_19_cast" fromId="288" toId="64">
</dataflow>
<dataflow id="291" from="StgValue_290" to="tmp_19_cast" fromId="290" toId="64">
</dataflow>
<dataflow id="293" from="_ssdm_op_PartSelect.i18.i81.i32.i32" to="tmp_20_cast8" fromId="292" toId="65">
</dataflow>
<dataflow id="294" from="mul_ln41" to="tmp_20_cast8" fromId="61" toId="65">
</dataflow>
<dataflow id="295" from="StgValue_288" to="tmp_20_cast8" fromId="288" toId="65">
</dataflow>
<dataflow id="297" from="StgValue_296" to="tmp_20_cast8" fromId="296" toId="65">
</dataflow>
<dataflow id="298" from="_ssdm_op_PartSelect.i17.i81.i32.i32" to="tmp_20_cast" fromId="285" toId="66">
</dataflow>
<dataflow id="299" from="mul_ln41" to="tmp_20_cast" fromId="61" toId="66">
</dataflow>
<dataflow id="300" from="StgValue_288" to="tmp_20_cast" fromId="288" toId="66">
</dataflow>
<dataflow id="301" from="StgValue_290" to="tmp_20_cast" fromId="290" toId="66">
</dataflow>
<dataflow id="302" from="tmp_9" to="select_ln41_1" fromId="63" toId="67">
</dataflow>
<dataflow id="303" from="tmp_19_cast" to="select_ln41_1" fromId="64" toId="67">
</dataflow>
<dataflow id="304" from="tmp_20_cast" to="select_ln41_1" fromId="66" toId="67">
</dataflow>
<dataflow id="305" from="select_ln41_1" to="zext_ln41" fromId="67" toId="68">
</dataflow>
<dataflow id="307" from="StgValue_306" to="sub_ln41_1" fromId="306" toId="69">
</dataflow>
<dataflow id="308" from="zext_ln41" to="sub_ln41_1" fromId="68" toId="69">
</dataflow>
<dataflow id="309" from="tmp_9" to="scale" fromId="63" toId="70">
</dataflow>
<dataflow id="310" from="sub_ln41_1" to="scale" fromId="69" toId="70">
</dataflow>
<dataflow id="311" from="tmp_20_cast8" to="scale" fromId="65" toId="70">
</dataflow>
<dataflow id="313" from="_ssdm_op_BitSelect.i1.i18.i32" to="tmp_12" fromId="312" toId="71">
</dataflow>
<dataflow id="314" from="scale" to="tmp_12" fromId="70" toId="71">
</dataflow>
<dataflow id="316" from="StgValue_315" to="tmp_12" fromId="315" toId="71">
</dataflow>
<dataflow id="317" from="scale" to="sext_ln41_1" fromId="70" toId="72">
</dataflow>
<dataflow id="319" from="_ssdm_op_BitSelect.i1.i40.i32" to="tmp_10" fromId="318" toId="73">
</dataflow>
<dataflow id="320" from="sext_ln41_1" to="tmp_10" fromId="72" toId="73">
</dataflow>
<dataflow id="322" from="StgValue_321" to="tmp_10" fromId="321" toId="73">
</dataflow>
<dataflow id="323" from="scale" to="sext_ln41_2" fromId="70" toId="74">
</dataflow>
<dataflow id="324" from="_ssdm_op_BitSelect.i1.i40.i32" to="tmp_11" fromId="318" toId="75">
</dataflow>
<dataflow id="325" from="sext_ln41_1" to="tmp_11" fromId="72" toId="75">
</dataflow>
<dataflow id="326" from="StgValue_210" to="tmp_11" fromId="210" toId="75">
</dataflow>
<dataflow id="327" from="tmp_11" to="or_ln41" fromId="75" toId="76">
</dataflow>
<dataflow id="328" from="tmp_12" to="or_ln41" fromId="71" toId="76">
</dataflow>
<dataflow id="329" from="tmp_10" to="xor_ln41" fromId="73" toId="77">
</dataflow>
<dataflow id="330" from="StgValue_213" to="xor_ln41" fromId="213" toId="77">
</dataflow>
<dataflow id="331" from="or_ln41" to="and_ln41" fromId="76" toId="78">
</dataflow>
<dataflow id="332" from="xor_ln41" to="and_ln41" fromId="77" toId="78">
</dataflow>
<dataflow id="333" from="tmp_12" to="and_ln41_2" fromId="71" toId="79">
</dataflow>
<dataflow id="334" from="tmp_11" to="and_ln41_2" fromId="75" toId="79">
</dataflow>
<dataflow id="335" from="and_ln41_2" to="xor_ln41_1" fromId="79" toId="80">
</dataflow>
<dataflow id="336" from="StgValue_213" to="xor_ln41_1" fromId="213" toId="80">
</dataflow>
<dataflow id="337" from="tmp_10" to="and_ln41_1" fromId="73" toId="81">
</dataflow>
<dataflow id="338" from="xor_ln41_1" to="and_ln41_1" fromId="80" toId="81">
</dataflow>
<dataflow id="339" from="and_ln41" to="select_ln41" fromId="78" toId="82">
</dataflow>
<dataflow id="340" from="StgValue_220" to="select_ln41" fromId="220" toId="82">
</dataflow>
<dataflow id="341" from="StgValue_222" to="select_ln41" fromId="222" toId="82">
</dataflow>
<dataflow id="342" from="and_ln41" to="or_ln41_1" fromId="78" toId="83">
</dataflow>
<dataflow id="343" from="and_ln41_1" to="or_ln41_1" fromId="81" toId="83">
</dataflow>
<dataflow id="344" from="or_ln41_1" to="scale_1" fromId="83" toId="84">
</dataflow>
<dataflow id="345" from="select_ln41" to="scale_1" fromId="82" toId="84">
</dataflow>
<dataflow id="346" from="sext_ln41_2" to="scale_1" fromId="74" toId="84">
</dataflow>
<dataflow id="348" from="top_kernel_Pipeline_VITIS_LOOP_44_6" to="call_ln31" fromId="347" toId="85">
</dataflow>
<dataflow id="349" from="trunc_ln31" to="call_ln31" fromId="53" toId="85">
</dataflow>
<dataflow id="350" from="C" to="call_ln31" fromId="104" toId="85">
</dataflow>
<dataflow id="351" from="scale_1" to="call_ln31" fromId="84" toId="85">
</dataflow>
<dataflow id="352" from="tmp" to="call_ln31" fromId="105" toId="85">
</dataflow>
<dataflow id="353" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="233" toId="86">
</dataflow>
<dataflow id="355" from="StgValue_354" to="speclooptripcount_ln31" fromId="354" toId="86">
</dataflow>
<dataflow id="356" from="StgValue_354" to="speclooptripcount_ln31" fromId="354" toId="86">
</dataflow>
<dataflow id="357" from="StgValue_354" to="speclooptripcount_ln31" fromId="354" toId="86">
</dataflow>
<dataflow id="358" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="239" toId="87">
</dataflow>
<dataflow id="360" from="empty_4" to="specloopname_ln31" fromId="359" toId="87">
</dataflow>
<dataflow id="361" from="top_kernel_Pipeline_VITIS_LOOP_44_6" to="call_ln31" fromId="347" toId="88">
</dataflow>
<dataflow id="362" from="trunc_ln31" to="call_ln31" fromId="53" toId="88">
</dataflow>
<dataflow id="363" from="C" to="call_ln31" fromId="104" toId="88">
</dataflow>
<dataflow id="364" from="scale_1" to="call_ln31" fromId="84" toId="88">
</dataflow>
<dataflow id="365" from="tmp" to="call_ln31" fromId="105" toId="88">
</dataflow>
<dataflow id="366" from="icmp_ln11" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="367" from="icmp_ln31" to="StgValue_6" fromId="50" toId="6">
</dataflow>
</dataflows>


</stg>
