# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SIPO_Register.srcs/sources_1/imports/02_-_ShiftRegisterSIPO/ff_d.vhd" \
"../../../../SIPO_Register.srcs/sources_1/new/SIPO.vhd" \

# Do not sort compile order
nosort
