
TEST_TC_RS232.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000057c8  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000003c  20000000  000057c8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000003f8  20000040  00005808  0001003c  2**3
                  ALLOC
  3 .stack        00002000  20000438  00005c00  0001003c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0001003c  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010064  2**0
                  CONTENTS, READONLY
  6 .debug_info   00029c04  00000000  00000000  000100bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003f8a  00000000  00000000  00039cc3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00009967  00000000  00000000  0003dc4d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000790  00000000  00000000  000475b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000bc8  00000000  00000000  00047d44  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00014d0e  00000000  00000000  0004890c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f248  00000000  00000000  0005d61a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006386a  00000000  00000000  0006c862  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000015c8  00000000  00000000  000d00cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002438 	.word	0x20002438
       4:	000021a5 	.word	0x000021a5
       8:	000021a1 	.word	0x000021a1
       c:	000021a1 	.word	0x000021a1
	...
      2c:	000021a1 	.word	0x000021a1
	...
      38:	000021a1 	.word	0x000021a1
      3c:	000021a1 	.word	0x000021a1
      40:	000021a1 	.word	0x000021a1
      44:	000021a1 	.word	0x000021a1
      48:	000021a1 	.word	0x000021a1
      4c:	000021a1 	.word	0x000021a1
      50:	00000841 	.word	0x00000841
      54:	000021a1 	.word	0x000021a1
      58:	000021a1 	.word	0x000021a1
      5c:	00000e49 	.word	0x00000e49
      60:	00000e59 	.word	0x00000e59
      64:	00000e69 	.word	0x00000e69
      68:	00000e79 	.word	0x00000e79
      6c:	00000e89 	.word	0x00000e89
      70:	00000e99 	.word	0x00000e99
      74:	00001e11 	.word	0x00001e11
      78:	00001e21 	.word	0x00001e21
      7c:	00001e31 	.word	0x00001e31
      80:	00001e41 	.word	0x00001e41
      84:	00001e51 	.word	0x00001e51
      88:	00001e61 	.word	0x00001e61
      8c:	00001e71 	.word	0x00001e71
      90:	00001e81 	.word	0x00001e81
      94:	000006d9 	.word	0x000006d9
      98:	000021a1 	.word	0x000021a1
      9c:	000021a1 	.word	0x000021a1
      a0:	000021a1 	.word	0x000021a1

000000a4 <__do_global_dtors_aux>:
      a4:	b510      	push	{r4, lr}
      a6:	4c06      	ldr	r4, [pc, #24]	; (c0 <__do_global_dtors_aux+0x1c>)
      a8:	7823      	ldrb	r3, [r4, #0]
      aa:	2b00      	cmp	r3, #0
      ac:	d107      	bne.n	be <__do_global_dtors_aux+0x1a>
      ae:	4b05      	ldr	r3, [pc, #20]	; (c4 <__do_global_dtors_aux+0x20>)
      b0:	2b00      	cmp	r3, #0
      b2:	d002      	beq.n	ba <__do_global_dtors_aux+0x16>
      b4:	4804      	ldr	r0, [pc, #16]	; (c8 <__do_global_dtors_aux+0x24>)
      b6:	e000      	b.n	ba <__do_global_dtors_aux+0x16>
      b8:	bf00      	nop
      ba:	2301      	movs	r3, #1
      bc:	7023      	strb	r3, [r4, #0]
      be:	bd10      	pop	{r4, pc}
      c0:	20000040 	.word	0x20000040
      c4:	00000000 	.word	0x00000000
      c8:	000057c8 	.word	0x000057c8

000000cc <frame_dummy>:
      cc:	b508      	push	{r3, lr}
      ce:	4b08      	ldr	r3, [pc, #32]	; (f0 <frame_dummy+0x24>)
      d0:	2b00      	cmp	r3, #0
      d2:	d003      	beq.n	dc <frame_dummy+0x10>
      d4:	4807      	ldr	r0, [pc, #28]	; (f4 <frame_dummy+0x28>)
      d6:	4908      	ldr	r1, [pc, #32]	; (f8 <frame_dummy+0x2c>)
      d8:	e000      	b.n	dc <frame_dummy+0x10>
      da:	bf00      	nop
      dc:	4807      	ldr	r0, [pc, #28]	; (fc <frame_dummy+0x30>)
      de:	6803      	ldr	r3, [r0, #0]
      e0:	2b00      	cmp	r3, #0
      e2:	d100      	bne.n	e6 <frame_dummy+0x1a>
      e4:	bd08      	pop	{r3, pc}
      e6:	4b06      	ldr	r3, [pc, #24]	; (100 <frame_dummy+0x34>)
      e8:	2b00      	cmp	r3, #0
      ea:	d0fb      	beq.n	e4 <frame_dummy+0x18>
      ec:	4798      	blx	r3
      ee:	e7f9      	b.n	e4 <frame_dummy+0x18>
      f0:	00000000 	.word	0x00000000
      f4:	000057c8 	.word	0x000057c8
      f8:	20000044 	.word	0x20000044
      fc:	000057c8 	.word	0x000057c8
     100:	00000000 	.word	0x00000000

00000104 <delay_init>:
     104:	b510      	push	{r4, lr}
     106:	2000      	movs	r0, #0
     108:	4b08      	ldr	r3, [pc, #32]	; (12c <delay_init+0x28>)
     10a:	4798      	blx	r3
     10c:	4c08      	ldr	r4, [pc, #32]	; (130 <delay_init+0x2c>)
     10e:	21fa      	movs	r1, #250	; 0xfa
     110:	0089      	lsls	r1, r1, #2
     112:	47a0      	blx	r4
     114:	4b07      	ldr	r3, [pc, #28]	; (134 <delay_init+0x30>)
     116:	6018      	str	r0, [r3, #0]
     118:	21fa      	movs	r1, #250	; 0xfa
     11a:	0089      	lsls	r1, r1, #2
     11c:	47a0      	blx	r4
     11e:	4b06      	ldr	r3, [pc, #24]	; (138 <delay_init+0x34>)
     120:	6018      	str	r0, [r3, #0]
     122:	2205      	movs	r2, #5
     124:	4b05      	ldr	r3, [pc, #20]	; (13c <delay_init+0x38>)
     126:	601a      	str	r2, [r3, #0]
     128:	bd10      	pop	{r4, pc}
     12a:	46c0      	nop			; (mov r8, r8)
     12c:	00001b11 	.word	0x00001b11
     130:	0000342d 	.word	0x0000342d
     134:	20000004 	.word	0x20000004
     138:	20000000 	.word	0x20000000
     13c:	e000e010 	.word	0xe000e010

00000140 <delay_cycles_ms>:
     140:	b530      	push	{r4, r5, lr}
     142:	4b08      	ldr	r3, [pc, #32]	; (164 <delay_cycles_ms+0x24>)
     144:	681c      	ldr	r4, [r3, #0]
     146:	4a08      	ldr	r2, [pc, #32]	; (168 <delay_cycles_ms+0x28>)
     148:	2500      	movs	r5, #0
     14a:	2180      	movs	r1, #128	; 0x80
     14c:	0249      	lsls	r1, r1, #9
     14e:	e006      	b.n	15e <delay_cycles_ms+0x1e>
     150:	2c00      	cmp	r4, #0
     152:	d004      	beq.n	15e <delay_cycles_ms+0x1e>
     154:	6054      	str	r4, [r2, #4]
     156:	6095      	str	r5, [r2, #8]
     158:	6813      	ldr	r3, [r2, #0]
     15a:	420b      	tst	r3, r1
     15c:	d0fc      	beq.n	158 <delay_cycles_ms+0x18>
     15e:	3801      	subs	r0, #1
     160:	d2f6      	bcs.n	150 <delay_cycles_ms+0x10>
     162:	bd30      	pop	{r4, r5, pc}
     164:	20000004 	.word	0x20000004
     168:	e000e010 	.word	0xe000e010

0000016c <cpu_irq_enter_critical>:
     16c:	4b0c      	ldr	r3, [pc, #48]	; (1a0 <cpu_irq_enter_critical+0x34>)
     16e:	681b      	ldr	r3, [r3, #0]
     170:	2b00      	cmp	r3, #0
     172:	d110      	bne.n	196 <cpu_irq_enter_critical+0x2a>
     174:	f3ef 8310 	mrs	r3, PRIMASK
     178:	2b00      	cmp	r3, #0
     17a:	d109      	bne.n	190 <cpu_irq_enter_critical+0x24>
     17c:	b672      	cpsid	i
     17e:	f3bf 8f5f 	dmb	sy
     182:	2200      	movs	r2, #0
     184:	4b07      	ldr	r3, [pc, #28]	; (1a4 <cpu_irq_enter_critical+0x38>)
     186:	701a      	strb	r2, [r3, #0]
     188:	3201      	adds	r2, #1
     18a:	4b07      	ldr	r3, [pc, #28]	; (1a8 <cpu_irq_enter_critical+0x3c>)
     18c:	701a      	strb	r2, [r3, #0]
     18e:	e002      	b.n	196 <cpu_irq_enter_critical+0x2a>
     190:	2200      	movs	r2, #0
     192:	4b05      	ldr	r3, [pc, #20]	; (1a8 <cpu_irq_enter_critical+0x3c>)
     194:	701a      	strb	r2, [r3, #0]
     196:	4a02      	ldr	r2, [pc, #8]	; (1a0 <cpu_irq_enter_critical+0x34>)
     198:	6813      	ldr	r3, [r2, #0]
     19a:	3301      	adds	r3, #1
     19c:	6013      	str	r3, [r2, #0]
     19e:	4770      	bx	lr
     1a0:	2000005c 	.word	0x2000005c
     1a4:	20000008 	.word	0x20000008
     1a8:	20000060 	.word	0x20000060

000001ac <cpu_irq_leave_critical>:
     1ac:	4b08      	ldr	r3, [pc, #32]	; (1d0 <cpu_irq_leave_critical+0x24>)
     1ae:	681a      	ldr	r2, [r3, #0]
     1b0:	3a01      	subs	r2, #1
     1b2:	601a      	str	r2, [r3, #0]
     1b4:	681b      	ldr	r3, [r3, #0]
     1b6:	2b00      	cmp	r3, #0
     1b8:	d109      	bne.n	1ce <cpu_irq_leave_critical+0x22>
     1ba:	4b06      	ldr	r3, [pc, #24]	; (1d4 <cpu_irq_leave_critical+0x28>)
     1bc:	781b      	ldrb	r3, [r3, #0]
     1be:	2b00      	cmp	r3, #0
     1c0:	d005      	beq.n	1ce <cpu_irq_leave_critical+0x22>
     1c2:	2201      	movs	r2, #1
     1c4:	4b04      	ldr	r3, [pc, #16]	; (1d8 <cpu_irq_leave_critical+0x2c>)
     1c6:	701a      	strb	r2, [r3, #0]
     1c8:	f3bf 8f5f 	dmb	sy
     1cc:	b662      	cpsie	i
     1ce:	4770      	bx	lr
     1d0:	2000005c 	.word	0x2000005c
     1d4:	20000060 	.word	0x20000060
     1d8:	20000008 	.word	0x20000008

000001dc <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     1dc:	b5f0      	push	{r4, r5, r6, r7, lr}
     1de:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1e0:	ac01      	add	r4, sp, #4
     1e2:	2501      	movs	r5, #1
     1e4:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     1e6:	2700      	movs	r7, #0
     1e8:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     1ea:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     1ec:	200e      	movs	r0, #14
     1ee:	1c21      	adds	r1, r4, #0
     1f0:	4e06      	ldr	r6, [pc, #24]	; (20c <system_board_init+0x30>)
     1f2:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     1f4:	2280      	movs	r2, #128	; 0x80
     1f6:	01d2      	lsls	r2, r2, #7
     1f8:	4b05      	ldr	r3, [pc, #20]	; (210 <system_board_init+0x34>)
     1fa:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     1fc:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     1fe:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     200:	200f      	movs	r0, #15
     202:	1c21      	adds	r1, r4, #0
     204:	47b0      	blx	r6

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
	
#endif
}
     206:	b003      	add	sp, #12
     208:	bdf0      	pop	{r4, r5, r6, r7, pc}
     20a:	46c0      	nop			; (mov r8, r8)
     20c:	000009b9 	.word	0x000009b9
     210:	41004400 	.word	0x41004400

00000214 <adc_get_config_defaults>:
     214:	b510      	push	{r4, lr}
     216:	2200      	movs	r2, #0
     218:	2300      	movs	r3, #0
     21a:	7002      	strb	r2, [r0, #0]
     21c:	7042      	strb	r2, [r0, #1]
     21e:	2100      	movs	r1, #0
     220:	8042      	strh	r2, [r0, #2]
     222:	7101      	strb	r1, [r0, #4]
     224:	7603      	strb	r3, [r0, #24]
     226:	6202      	str	r2, [r0, #32]
     228:	61c2      	str	r2, [r0, #28]
     22a:	6082      	str	r2, [r0, #8]
     22c:	7303      	strb	r3, [r0, #12]
     22e:	24c0      	movs	r4, #192	; 0xc0
     230:	0164      	lsls	r4, r4, #5
     232:	81c4      	strh	r4, [r0, #14]
     234:	7403      	strb	r3, [r0, #16]
     236:	7443      	strb	r3, [r0, #17]
     238:	7483      	strb	r3, [r0, #18]
     23a:	74c3      	strb	r3, [r0, #19]
     23c:	7503      	strb	r3, [r0, #20]
     23e:	242a      	movs	r4, #42	; 0x2a
     240:	5503      	strb	r3, [r0, r4]
     242:	7543      	strb	r3, [r0, #21]
     244:	7583      	strb	r3, [r0, #22]
     246:	3c06      	subs	r4, #6
     248:	5503      	strb	r3, [r0, r4]
     24a:	84c2      	strh	r2, [r0, #38]	; 0x26
     24c:	8502      	strh	r2, [r0, #40]	; 0x28
     24e:	75c1      	strb	r1, [r0, #23]
     250:	232b      	movs	r3, #43	; 0x2b
     252:	54c1      	strb	r1, [r0, r3]
     254:	3301      	adds	r3, #1
     256:	54c1      	strb	r1, [r0, r3]
     258:	bd10      	pop	{r4, pc}
     25a:	46c0      	nop			; (mov r8, r8)

0000025c <adc_init>:
     25c:	b5f0      	push	{r4, r5, r6, r7, lr}
     25e:	465f      	mov	r7, fp
     260:	4656      	mov	r6, sl
     262:	464d      	mov	r5, r9
     264:	4644      	mov	r4, r8
     266:	b4f0      	push	{r4, r5, r6, r7}
     268:	b099      	sub	sp, #100	; 0x64
     26a:	6001      	str	r1, [r0, #0]
     26c:	4cca      	ldr	r4, [pc, #808]	; (598 <adc_init+0x33c>)
     26e:	6a23      	ldr	r3, [r4, #32]
     270:	2580      	movs	r5, #128	; 0x80
     272:	026d      	lsls	r5, r5, #9
     274:	432b      	orrs	r3, r5
     276:	6223      	str	r3, [r4, #32]
     278:	780c      	ldrb	r4, [r1, #0]
     27a:	2305      	movs	r3, #5
     27c:	07e4      	lsls	r4, r4, #31
     27e:	d500      	bpl.n	282 <adc_init+0x26>
     280:	e219      	b.n	6b6 <adc_init+0x45a>
     282:	7809      	ldrb	r1, [r1, #0]
     284:	3317      	adds	r3, #23
     286:	0789      	lsls	r1, r1, #30
     288:	d500      	bpl.n	28c <adc_init+0x30>
     28a:	e214      	b.n	6b6 <adc_init+0x45a>
     28c:	7853      	ldrb	r3, [r2, #1]
     28e:	7103      	strb	r3, [r0, #4]
     290:	2b00      	cmp	r3, #0
     292:	d000      	beq.n	296 <adc_init+0x3a>
     294:	e1ff      	b.n	696 <adc_init+0x43a>
     296:	49c1      	ldr	r1, [pc, #772]	; (59c <adc_init+0x340>)
     298:	6c0c      	ldr	r4, [r1, #64]	; 0x40
     29a:	3304      	adds	r3, #4
     29c:	4323      	orrs	r3, r4
     29e:	640b      	str	r3, [r1, #64]	; 0x40
     2a0:	e1f9      	b.n	696 <adc_init+0x43a>
     2a2:	7d13      	ldrb	r3, [r2, #20]
     2a4:	2b00      	cmp	r3, #0
     2a6:	d102      	bne.n	2ae <adc_init+0x52>
     2a8:	3301      	adds	r3, #1
     2aa:	7743      	strb	r3, [r0, #29]
     2ac:	e001      	b.n	2b2 <adc_init+0x56>
     2ae:	2300      	movs	r3, #0
     2b0:	7743      	strb	r3, [r0, #29]
     2b2:	1c16      	adds	r6, r2, #0
     2b4:	4682      	mov	sl, r0
     2b6:	4bba      	ldr	r3, [pc, #744]	; (5a0 <adc_init+0x344>)
     2b8:	681b      	ldr	r3, [r3, #0]
     2ba:	041b      	lsls	r3, r3, #16
     2bc:	0f1b      	lsrs	r3, r3, #28
     2be:	9301      	str	r3, [sp, #4]
     2c0:	6803      	ldr	r3, [r0, #0]
     2c2:	469b      	mov	fp, r3
     2c4:	7813      	ldrb	r3, [r2, #0]
     2c6:	aa02      	add	r2, sp, #8
     2c8:	7013      	strb	r3, [r2, #0]
     2ca:	2017      	movs	r0, #23
     2cc:	1c11      	adds	r1, r2, #0
     2ce:	4bb5      	ldr	r3, [pc, #724]	; (5a4 <adc_init+0x348>)
     2d0:	4798      	blx	r3
     2d2:	2017      	movs	r0, #23
     2d4:	4bb4      	ldr	r3, [pc, #720]	; (5a8 <adc_init+0x34c>)
     2d6:	4798      	blx	r3
     2d8:	232c      	movs	r3, #44	; 0x2c
     2da:	5cf3      	ldrb	r3, [r6, r3]
     2dc:	2b00      	cmp	r3, #0
     2de:	d043      	beq.n	368 <adc_init+0x10c>
     2e0:	222b      	movs	r2, #43	; 0x2b
     2e2:	5cb5      	ldrb	r5, [r6, r2]
     2e4:	7b32      	ldrb	r2, [r6, #12]
     2e6:	4691      	mov	r9, r2
     2e8:	1952      	adds	r2, r2, r5
     2ea:	b2d2      	uxtb	r2, r2
     2ec:	18d3      	adds	r3, r2, r3
     2ee:	b2db      	uxtb	r3, r3
     2f0:	4698      	mov	r8, r3
     2f2:	429a      	cmp	r2, r3
     2f4:	d222      	bcs.n	33c <adc_init+0xe0>
     2f6:	4fad      	ldr	r7, [pc, #692]	; (5ac <adc_init+0x350>)
     2f8:	1c33      	adds	r3, r6, #0
     2fa:	464e      	mov	r6, r9
     2fc:	4699      	mov	r9, r3
     2fe:	240f      	movs	r4, #15
     300:	402c      	ands	r4, r5
     302:	464b      	mov	r3, r9
     304:	7b1b      	ldrb	r3, [r3, #12]
     306:	18e4      	adds	r4, r4, r3
     308:	a804      	add	r0, sp, #16
     30a:	49a9      	ldr	r1, [pc, #676]	; (5b0 <adc_init+0x354>)
     30c:	2250      	movs	r2, #80	; 0x50
     30e:	47b8      	blx	r7
     310:	2c13      	cmp	r4, #19
     312:	d80c      	bhi.n	32e <adc_init+0xd2>
     314:	00a4      	lsls	r4, r4, #2
     316:	ab04      	add	r3, sp, #16
     318:	58e0      	ldr	r0, [r4, r3]
     31a:	a903      	add	r1, sp, #12
     31c:	2300      	movs	r3, #0
     31e:	704b      	strb	r3, [r1, #1]
     320:	70cb      	strb	r3, [r1, #3]
     322:	708b      	strb	r3, [r1, #2]
     324:	3301      	adds	r3, #1
     326:	700b      	strb	r3, [r1, #0]
     328:	b2c0      	uxtb	r0, r0
     32a:	4ba2      	ldr	r3, [pc, #648]	; (5b4 <adc_init+0x358>)
     32c:	4798      	blx	r3
     32e:	3501      	adds	r5, #1
     330:	b2ed      	uxtb	r5, r5
     332:	1973      	adds	r3, r6, r5
     334:	b2db      	uxtb	r3, r3
     336:	4543      	cmp	r3, r8
     338:	d3e1      	bcc.n	2fe <adc_init+0xa2>
     33a:	464e      	mov	r6, r9
     33c:	89f4      	ldrh	r4, [r6, #14]
     33e:	a804      	add	r0, sp, #16
     340:	499b      	ldr	r1, [pc, #620]	; (5b0 <adc_init+0x354>)
     342:	2250      	movs	r2, #80	; 0x50
     344:	4b99      	ldr	r3, [pc, #612]	; (5ac <adc_init+0x350>)
     346:	4798      	blx	r3
     348:	2c13      	cmp	r4, #19
     34a:	d837      	bhi.n	3bc <adc_init+0x160>
     34c:	00a4      	lsls	r4, r4, #2
     34e:	ab04      	add	r3, sp, #16
     350:	58e0      	ldr	r0, [r4, r3]
     352:	a903      	add	r1, sp, #12
     354:	2300      	movs	r3, #0
     356:	704b      	strb	r3, [r1, #1]
     358:	70cb      	strb	r3, [r1, #3]
     35a:	708b      	strb	r3, [r1, #2]
     35c:	3301      	adds	r3, #1
     35e:	700b      	strb	r3, [r1, #0]
     360:	b2c0      	uxtb	r0, r0
     362:	4b94      	ldr	r3, [pc, #592]	; (5b4 <adc_init+0x358>)
     364:	4798      	blx	r3
     366:	e029      	b.n	3bc <adc_init+0x160>
     368:	7b34      	ldrb	r4, [r6, #12]
     36a:	a804      	add	r0, sp, #16
     36c:	4990      	ldr	r1, [pc, #576]	; (5b0 <adc_init+0x354>)
     36e:	2250      	movs	r2, #80	; 0x50
     370:	4b8e      	ldr	r3, [pc, #568]	; (5ac <adc_init+0x350>)
     372:	4798      	blx	r3
     374:	2c13      	cmp	r4, #19
     376:	d80c      	bhi.n	392 <adc_init+0x136>
     378:	00a4      	lsls	r4, r4, #2
     37a:	ab04      	add	r3, sp, #16
     37c:	58e0      	ldr	r0, [r4, r3]
     37e:	a903      	add	r1, sp, #12
     380:	2300      	movs	r3, #0
     382:	704b      	strb	r3, [r1, #1]
     384:	70cb      	strb	r3, [r1, #3]
     386:	708b      	strb	r3, [r1, #2]
     388:	3301      	adds	r3, #1
     38a:	700b      	strb	r3, [r1, #0]
     38c:	b2c0      	uxtb	r0, r0
     38e:	4b89      	ldr	r3, [pc, #548]	; (5b4 <adc_init+0x358>)
     390:	4798      	blx	r3
     392:	89f4      	ldrh	r4, [r6, #14]
     394:	a804      	add	r0, sp, #16
     396:	4986      	ldr	r1, [pc, #536]	; (5b0 <adc_init+0x354>)
     398:	2250      	movs	r2, #80	; 0x50
     39a:	4b84      	ldr	r3, [pc, #528]	; (5ac <adc_init+0x350>)
     39c:	4798      	blx	r3
     39e:	2c13      	cmp	r4, #19
     3a0:	d80c      	bhi.n	3bc <adc_init+0x160>
     3a2:	00a4      	lsls	r4, r4, #2
     3a4:	ab04      	add	r3, sp, #16
     3a6:	58e0      	ldr	r0, [r4, r3]
     3a8:	a903      	add	r1, sp, #12
     3aa:	2300      	movs	r3, #0
     3ac:	704b      	strb	r3, [r1, #1]
     3ae:	70cb      	strb	r3, [r1, #3]
     3b0:	708b      	strb	r3, [r1, #2]
     3b2:	3301      	adds	r3, #1
     3b4:	700b      	strb	r3, [r1, #0]
     3b6:	b2c0      	uxtb	r0, r0
     3b8:	4b7e      	ldr	r3, [pc, #504]	; (5b4 <adc_init+0x358>)
     3ba:	4798      	blx	r3
     3bc:	7d73      	ldrb	r3, [r6, #21]
     3be:	009b      	lsls	r3, r3, #2
     3c0:	b2db      	uxtb	r3, r3
     3c2:	465a      	mov	r2, fp
     3c4:	7013      	strb	r3, [r2, #0]
     3c6:	7db3      	ldrb	r3, [r6, #22]
     3c8:	01db      	lsls	r3, r3, #7
     3ca:	7872      	ldrb	r2, [r6, #1]
     3cc:	4313      	orrs	r3, r2
     3ce:	b2db      	uxtb	r3, r3
     3d0:	465a      	mov	r2, fp
     3d2:	7053      	strb	r3, [r2, #1]
     3d4:	7933      	ldrb	r3, [r6, #4]
     3d6:	2b34      	cmp	r3, #52	; 0x34
     3d8:	d900      	bls.n	3dc <adc_init+0x180>
     3da:	e15a      	b.n	692 <adc_init+0x436>
     3dc:	009b      	lsls	r3, r3, #2
     3de:	4a76      	ldr	r2, [pc, #472]	; (5b8 <adc_init+0x35c>)
     3e0:	58d3      	ldr	r3, [r2, r3]
     3e2:	469f      	mov	pc, r3
     3e4:	2104      	movs	r1, #4
     3e6:	2010      	movs	r0, #16
     3e8:	2202      	movs	r2, #2
     3ea:	e028      	b.n	43e <adc_init+0x1e2>
     3ec:	7c72      	ldrb	r2, [r6, #17]
     3ee:	7c31      	ldrb	r1, [r6, #16]
     3f0:	2010      	movs	r0, #16
     3f2:	e024      	b.n	43e <adc_init+0x1e2>
     3f4:	9b01      	ldr	r3, [sp, #4]
     3f6:	2b02      	cmp	r3, #2
     3f8:	d91a      	bls.n	430 <adc_init+0x1d4>
     3fa:	2106      	movs	r1, #6
     3fc:	2010      	movs	r0, #16
     3fe:	2201      	movs	r2, #1
     400:	e01d      	b.n	43e <adc_init+0x1e2>
     402:	9b01      	ldr	r3, [sp, #4]
     404:	2b02      	cmp	r3, #2
     406:	d917      	bls.n	438 <adc_init+0x1dc>
     408:	2108      	movs	r1, #8
     40a:	2010      	movs	r0, #16
     40c:	2200      	movs	r2, #0
     40e:	e016      	b.n	43e <adc_init+0x1e2>
     410:	2100      	movs	r1, #0
     412:	2030      	movs	r0, #48	; 0x30
     414:	2200      	movs	r2, #0
     416:	e012      	b.n	43e <adc_init+0x1e2>
     418:	2100      	movs	r1, #0
     41a:	2020      	movs	r0, #32
     41c:	2200      	movs	r2, #0
     41e:	e00e      	b.n	43e <adc_init+0x1e2>
     420:	2100      	movs	r1, #0
     422:	2000      	movs	r0, #0
     424:	2200      	movs	r2, #0
     426:	e00a      	b.n	43e <adc_init+0x1e2>
     428:	2102      	movs	r1, #2
     42a:	2010      	movs	r0, #16
     42c:	2201      	movs	r2, #1
     42e:	e006      	b.n	43e <adc_init+0x1e2>
     430:	2106      	movs	r1, #6
     432:	2010      	movs	r0, #16
     434:	2203      	movs	r2, #3
     436:	e002      	b.n	43e <adc_init+0x1e2>
     438:	2108      	movs	r1, #8
     43a:	2010      	movs	r0, #16
     43c:	2204      	movs	r2, #4
     43e:	0112      	lsls	r2, r2, #4
     440:	2370      	movs	r3, #112	; 0x70
     442:	4013      	ands	r3, r2
     444:	430b      	orrs	r3, r1
     446:	465a      	mov	r2, fp
     448:	7093      	strb	r3, [r2, #2]
     44a:	7df2      	ldrb	r2, [r6, #23]
     44c:	2317      	movs	r3, #23
     44e:	2a3f      	cmp	r2, #63	; 0x3f
     450:	d900      	bls.n	454 <adc_init+0x1f8>
     452:	e130      	b.n	6b6 <adc_init+0x45a>
     454:	465b      	mov	r3, fp
     456:	70da      	strb	r2, [r3, #3]
     458:	4653      	mov	r3, sl
     45a:	681a      	ldr	r2, [r3, #0]
     45c:	7e53      	ldrb	r3, [r2, #25]
     45e:	b25b      	sxtb	r3, r3
     460:	2b00      	cmp	r3, #0
     462:	dbfb      	blt.n	45c <adc_init+0x200>
     464:	7cf2      	ldrb	r2, [r6, #19]
     466:	8873      	ldrh	r3, [r6, #2]
     468:	4313      	orrs	r3, r2
     46a:	2224      	movs	r2, #36	; 0x24
     46c:	5cb2      	ldrb	r2, [r6, r2]
     46e:	00d2      	lsls	r2, r2, #3
     470:	4313      	orrs	r3, r2
     472:	7d32      	ldrb	r2, [r6, #20]
     474:	0092      	lsls	r2, r2, #2
     476:	4313      	orrs	r3, r2
     478:	7cb2      	ldrb	r2, [r6, #18]
     47a:	0052      	lsls	r2, r2, #1
     47c:	4313      	orrs	r3, r2
     47e:	4303      	orrs	r3, r0
     480:	465a      	mov	r2, fp
     482:	8093      	strh	r3, [r2, #4]
     484:	7e32      	ldrb	r2, [r6, #24]
     486:	2a00      	cmp	r2, #0
     488:	d020      	beq.n	4cc <adc_init+0x270>
     48a:	2810      	cmp	r0, #16
     48c:	d063      	beq.n	556 <adc_init+0x2fa>
     48e:	d802      	bhi.n	496 <adc_init+0x23a>
     490:	2800      	cmp	r0, #0
     492:	d03f      	beq.n	514 <adc_init+0x2b8>
     494:	e01a      	b.n	4cc <adc_init+0x270>
     496:	2820      	cmp	r0, #32
     498:	d01b      	beq.n	4d2 <adc_init+0x276>
     49a:	2830      	cmp	r0, #48	; 0x30
     49c:	d116      	bne.n	4cc <adc_init+0x270>
     49e:	7cf3      	ldrb	r3, [r6, #19]
     4a0:	2b00      	cmp	r3, #0
     4a2:	d00a      	beq.n	4ba <adc_init+0x25e>
     4a4:	69f1      	ldr	r1, [r6, #28]
     4a6:	3180      	adds	r1, #128	; 0x80
     4a8:	2317      	movs	r3, #23
     4aa:	29ff      	cmp	r1, #255	; 0xff
     4ac:	d900      	bls.n	4b0 <adc_init+0x254>
     4ae:	e102      	b.n	6b6 <adc_init+0x45a>
     4b0:	6a31      	ldr	r1, [r6, #32]
     4b2:	3180      	adds	r1, #128	; 0x80
     4b4:	29ff      	cmp	r1, #255	; 0xff
     4b6:	d900      	bls.n	4ba <adc_init+0x25e>
     4b8:	e0fd      	b.n	6b6 <adc_init+0x45a>
     4ba:	2317      	movs	r3, #23
     4bc:	69f1      	ldr	r1, [r6, #28]
     4be:	29ff      	cmp	r1, #255	; 0xff
     4c0:	dd00      	ble.n	4c4 <adc_init+0x268>
     4c2:	e0f8      	b.n	6b6 <adc_init+0x45a>
     4c4:	6a31      	ldr	r1, [r6, #32]
     4c6:	29ff      	cmp	r1, #255	; 0xff
     4c8:	dd00      	ble.n	4cc <adc_init+0x270>
     4ca:	e0f4      	b.n	6b6 <adc_init+0x45a>
     4cc:	4653      	mov	r3, sl
     4ce:	6819      	ldr	r1, [r3, #0]
     4d0:	e07a      	b.n	5c8 <adc_init+0x36c>
     4d2:	7cf3      	ldrb	r3, [r6, #19]
     4d4:	2b00      	cmp	r3, #0
     4d6:	d012      	beq.n	4fe <adc_init+0x2a2>
     4d8:	69f3      	ldr	r3, [r6, #28]
     4da:	2080      	movs	r0, #128	; 0x80
     4dc:	0080      	lsls	r0, r0, #2
     4de:	4684      	mov	ip, r0
     4e0:	4463      	add	r3, ip
     4e2:	1c19      	adds	r1, r3, #0
     4e4:	2317      	movs	r3, #23
     4e6:	4835      	ldr	r0, [pc, #212]	; (5bc <adc_init+0x360>)
     4e8:	4281      	cmp	r1, r0
     4ea:	d900      	bls.n	4ee <adc_init+0x292>
     4ec:	e0e3      	b.n	6b6 <adc_init+0x45a>
     4ee:	6a33      	ldr	r3, [r6, #32]
     4f0:	4463      	add	r3, ip
     4f2:	1c19      	adds	r1, r3, #0
     4f4:	2317      	movs	r3, #23
     4f6:	4831      	ldr	r0, [pc, #196]	; (5bc <adc_init+0x360>)
     4f8:	4281      	cmp	r1, r0
     4fa:	d900      	bls.n	4fe <adc_init+0x2a2>
     4fc:	e0db      	b.n	6b6 <adc_init+0x45a>
     4fe:	2317      	movs	r3, #23
     500:	492e      	ldr	r1, [pc, #184]	; (5bc <adc_init+0x360>)
     502:	69f0      	ldr	r0, [r6, #28]
     504:	4288      	cmp	r0, r1
     506:	dd00      	ble.n	50a <adc_init+0x2ae>
     508:	e0d5      	b.n	6b6 <adc_init+0x45a>
     50a:	6a30      	ldr	r0, [r6, #32]
     50c:	4288      	cmp	r0, r1
     50e:	dd00      	ble.n	512 <adc_init+0x2b6>
     510:	e0d1      	b.n	6b6 <adc_init+0x45a>
     512:	e7db      	b.n	4cc <adc_init+0x270>
     514:	7cf3      	ldrb	r3, [r6, #19]
     516:	2b00      	cmp	r3, #0
     518:	d012      	beq.n	540 <adc_init+0x2e4>
     51a:	69f3      	ldr	r3, [r6, #28]
     51c:	2080      	movs	r0, #128	; 0x80
     51e:	0100      	lsls	r0, r0, #4
     520:	4684      	mov	ip, r0
     522:	4463      	add	r3, ip
     524:	1c19      	adds	r1, r3, #0
     526:	2317      	movs	r3, #23
     528:	4825      	ldr	r0, [pc, #148]	; (5c0 <adc_init+0x364>)
     52a:	4281      	cmp	r1, r0
     52c:	d900      	bls.n	530 <adc_init+0x2d4>
     52e:	e0c2      	b.n	6b6 <adc_init+0x45a>
     530:	6a33      	ldr	r3, [r6, #32]
     532:	4463      	add	r3, ip
     534:	1c19      	adds	r1, r3, #0
     536:	2317      	movs	r3, #23
     538:	4821      	ldr	r0, [pc, #132]	; (5c0 <adc_init+0x364>)
     53a:	4281      	cmp	r1, r0
     53c:	d900      	bls.n	540 <adc_init+0x2e4>
     53e:	e0ba      	b.n	6b6 <adc_init+0x45a>
     540:	2317      	movs	r3, #23
     542:	491f      	ldr	r1, [pc, #124]	; (5c0 <adc_init+0x364>)
     544:	69f0      	ldr	r0, [r6, #28]
     546:	4288      	cmp	r0, r1
     548:	dd00      	ble.n	54c <adc_init+0x2f0>
     54a:	e0b4      	b.n	6b6 <adc_init+0x45a>
     54c:	6a30      	ldr	r0, [r6, #32]
     54e:	4288      	cmp	r0, r1
     550:	dd00      	ble.n	554 <adc_init+0x2f8>
     552:	e0b0      	b.n	6b6 <adc_init+0x45a>
     554:	e7ba      	b.n	4cc <adc_init+0x270>
     556:	7cf3      	ldrb	r3, [r6, #19]
     558:	2b00      	cmp	r3, #0
     55a:	d012      	beq.n	582 <adc_init+0x326>
     55c:	69f3      	ldr	r3, [r6, #28]
     55e:	2080      	movs	r0, #128	; 0x80
     560:	0200      	lsls	r0, r0, #8
     562:	4684      	mov	ip, r0
     564:	4463      	add	r3, ip
     566:	1c19      	adds	r1, r3, #0
     568:	2317      	movs	r3, #23
     56a:	4816      	ldr	r0, [pc, #88]	; (5c4 <adc_init+0x368>)
     56c:	4281      	cmp	r1, r0
     56e:	d900      	bls.n	572 <adc_init+0x316>
     570:	e0a1      	b.n	6b6 <adc_init+0x45a>
     572:	6a33      	ldr	r3, [r6, #32]
     574:	4463      	add	r3, ip
     576:	1c19      	adds	r1, r3, #0
     578:	2317      	movs	r3, #23
     57a:	4812      	ldr	r0, [pc, #72]	; (5c4 <adc_init+0x368>)
     57c:	4281      	cmp	r1, r0
     57e:	d900      	bls.n	582 <adc_init+0x326>
     580:	e099      	b.n	6b6 <adc_init+0x45a>
     582:	2317      	movs	r3, #23
     584:	490f      	ldr	r1, [pc, #60]	; (5c4 <adc_init+0x368>)
     586:	69f0      	ldr	r0, [r6, #28]
     588:	4288      	cmp	r0, r1
     58a:	dd00      	ble.n	58e <adc_init+0x332>
     58c:	e093      	b.n	6b6 <adc_init+0x45a>
     58e:	6a30      	ldr	r0, [r6, #32]
     590:	4288      	cmp	r0, r1
     592:	dd00      	ble.n	596 <adc_init+0x33a>
     594:	e08f      	b.n	6b6 <adc_init+0x45a>
     596:	e799      	b.n	4cc <adc_init+0x270>
     598:	40000400 	.word	0x40000400
     59c:	40000800 	.word	0x40000800
     5a0:	41002018 	.word	0x41002018
     5a4:	00001c29 	.word	0x00001c29
     5a8:	00001b9d 	.word	0x00001b9d
     5ac:	000054c5 	.word	0x000054c5
     5b0:	000055f0 	.word	0x000055f0
     5b4:	00001d21 	.word	0x00001d21
     5b8:	0000551c 	.word	0x0000551c
     5bc:	000003ff 	.word	0x000003ff
     5c0:	00000fff 	.word	0x00000fff
     5c4:	0000ffff 	.word	0x0000ffff
     5c8:	7e4b      	ldrb	r3, [r1, #25]
     5ca:	b25b      	sxtb	r3, r3
     5cc:	2b00      	cmp	r3, #0
     5ce:	dbfb      	blt.n	5c8 <adc_init+0x36c>
     5d0:	465b      	mov	r3, fp
     5d2:	721a      	strb	r2, [r3, #8]
     5d4:	4653      	mov	r3, sl
     5d6:	681a      	ldr	r2, [r3, #0]
     5d8:	7e53      	ldrb	r3, [r2, #25]
     5da:	b25b      	sxtb	r3, r3
     5dc:	2b00      	cmp	r3, #0
     5de:	dbfb      	blt.n	5d8 <adc_init+0x37c>
     5e0:	8bb3      	ldrh	r3, [r6, #28]
     5e2:	465a      	mov	r2, fp
     5e4:	8393      	strh	r3, [r2, #28]
     5e6:	4653      	mov	r3, sl
     5e8:	681a      	ldr	r2, [r3, #0]
     5ea:	7e53      	ldrb	r3, [r2, #25]
     5ec:	b25b      	sxtb	r3, r3
     5ee:	2b00      	cmp	r3, #0
     5f0:	dbfb      	blt.n	5ea <adc_init+0x38e>
     5f2:	8c33      	ldrh	r3, [r6, #32]
     5f4:	465a      	mov	r2, fp
     5f6:	8413      	strh	r3, [r2, #32]
     5f8:	232c      	movs	r3, #44	; 0x2c
     5fa:	5cf2      	ldrb	r2, [r6, r3]
     5fc:	2a00      	cmp	r2, #0
     5fe:	d004      	beq.n	60a <adc_init+0x3ae>
     600:	3a01      	subs	r2, #1
     602:	b2d2      	uxtb	r2, r2
     604:	3b15      	subs	r3, #21
     606:	2a0f      	cmp	r2, #15
     608:	d855      	bhi.n	6b6 <adc_init+0x45a>
     60a:	232b      	movs	r3, #43	; 0x2b
     60c:	5cf1      	ldrb	r1, [r6, r3]
     60e:	3b14      	subs	r3, #20
     610:	290f      	cmp	r1, #15
     612:	d850      	bhi.n	6b6 <adc_init+0x45a>
     614:	4653      	mov	r3, sl
     616:	6818      	ldr	r0, [r3, #0]
     618:	7e43      	ldrb	r3, [r0, #25]
     61a:	b25b      	sxtb	r3, r3
     61c:	2b00      	cmp	r3, #0
     61e:	dbfb      	blt.n	618 <adc_init+0x3bc>
     620:	89f0      	ldrh	r0, [r6, #14]
     622:	7b33      	ldrb	r3, [r6, #12]
     624:	4303      	orrs	r3, r0
     626:	68b0      	ldr	r0, [r6, #8]
     628:	4303      	orrs	r3, r0
     62a:	0509      	lsls	r1, r1, #20
     62c:	4319      	orrs	r1, r3
     62e:	0412      	lsls	r2, r2, #16
     630:	430a      	orrs	r2, r1
     632:	465b      	mov	r3, fp
     634:	611a      	str	r2, [r3, #16]
     636:	232a      	movs	r3, #42	; 0x2a
     638:	5cf3      	ldrb	r3, [r6, r3]
     63a:	465a      	mov	r2, fp
     63c:	7513      	strb	r3, [r2, #20]
     63e:	230f      	movs	r3, #15
     640:	7593      	strb	r3, [r2, #22]
     642:	3315      	adds	r3, #21
     644:	5cf3      	ldrb	r3, [r6, r3]
     646:	2b00      	cmp	r3, #0
     648:	d011      	beq.n	66e <adc_init+0x412>
     64a:	8cf2      	ldrh	r2, [r6, #38]	; 0x26
     64c:	2317      	movs	r3, #23
     64e:	491e      	ldr	r1, [pc, #120]	; (6c8 <adc_init+0x46c>)
     650:	428a      	cmp	r2, r1
     652:	d830      	bhi.n	6b6 <adc_init+0x45a>
     654:	465b      	mov	r3, fp
     656:	849a      	strh	r2, [r3, #36]	; 0x24
     658:	8d31      	ldrh	r1, [r6, #40]	; 0x28
     65a:	2380      	movs	r3, #128	; 0x80
     65c:	011b      	lsls	r3, r3, #4
     65e:	18ca      	adds	r2, r1, r3
     660:	b292      	uxth	r2, r2
     662:	2317      	movs	r3, #23
     664:	4818      	ldr	r0, [pc, #96]	; (6c8 <adc_init+0x46c>)
     666:	4282      	cmp	r2, r0
     668:	d825      	bhi.n	6b6 <adc_init+0x45a>
     66a:	465b      	mov	r3, fp
     66c:	84d9      	strh	r1, [r3, #38]	; 0x26
     66e:	4b17      	ldr	r3, [pc, #92]	; (6cc <adc_init+0x470>)
     670:	6819      	ldr	r1, [r3, #0]
     672:	0149      	lsls	r1, r1, #5
     674:	23e0      	movs	r3, #224	; 0xe0
     676:	00db      	lsls	r3, r3, #3
     678:	4019      	ands	r1, r3
     67a:	4b15      	ldr	r3, [pc, #84]	; (6d0 <adc_init+0x474>)
     67c:	685a      	ldr	r2, [r3, #4]
     67e:	0150      	lsls	r0, r2, #5
     680:	681a      	ldr	r2, [r3, #0]
     682:	0ed3      	lsrs	r3, r2, #27
     684:	4303      	orrs	r3, r0
     686:	b2db      	uxtb	r3, r3
     688:	430b      	orrs	r3, r1
     68a:	465a      	mov	r2, fp
     68c:	8513      	strh	r3, [r2, #40]	; 0x28
     68e:	2300      	movs	r3, #0
     690:	e011      	b.n	6b6 <adc_init+0x45a>
     692:	2317      	movs	r3, #23
     694:	e00f      	b.n	6b6 <adc_init+0x45a>
     696:	2300      	movs	r3, #0
     698:	6083      	str	r3, [r0, #8]
     69a:	60c3      	str	r3, [r0, #12]
     69c:	6103      	str	r3, [r0, #16]
     69e:	7683      	strb	r3, [r0, #26]
     6a0:	76c3      	strb	r3, [r0, #27]
     6a2:	8303      	strh	r3, [r0, #24]
     6a4:	7703      	strb	r3, [r0, #28]
     6a6:	4b0b      	ldr	r3, [pc, #44]	; (6d4 <adc_init+0x478>)
     6a8:	6018      	str	r0, [r3, #0]
     6aa:	232a      	movs	r3, #42	; 0x2a
     6ac:	5cd3      	ldrb	r3, [r2, r3]
     6ae:	2b00      	cmp	r3, #0
     6b0:	d100      	bne.n	6b4 <adc_init+0x458>
     6b2:	e5f6      	b.n	2a2 <adc_init+0x46>
     6b4:	e5fb      	b.n	2ae <adc_init+0x52>
     6b6:	1c18      	adds	r0, r3, #0
     6b8:	b019      	add	sp, #100	; 0x64
     6ba:	bc3c      	pop	{r2, r3, r4, r5}
     6bc:	4690      	mov	r8, r2
     6be:	4699      	mov	r9, r3
     6c0:	46a2      	mov	sl, r4
     6c2:	46ab      	mov	fp, r5
     6c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6c6:	46c0      	nop			; (mov r8, r8)
     6c8:	00000fff 	.word	0x00000fff
     6cc:	00806024 	.word	0x00806024
     6d0:	00806020 	.word	0x00806020
     6d4:	20000174 	.word	0x20000174

000006d8 <ADC_Handler>:
     6d8:	b538      	push	{r3, r4, r5, lr}
     6da:	4b2d      	ldr	r3, [pc, #180]	; (790 <ADC_Handler+0xb8>)
     6dc:	681c      	ldr	r4, [r3, #0]
     6de:	6823      	ldr	r3, [r4, #0]
     6e0:	7e1d      	ldrb	r5, [r3, #24]
     6e2:	b2ed      	uxtb	r5, r5
     6e4:	07ea      	lsls	r2, r5, #31
     6e6:	d535      	bpl.n	754 <ADC_Handler+0x7c>
     6e8:	7ee2      	ldrb	r2, [r4, #27]
     6ea:	07d2      	lsls	r2, r2, #31
     6ec:	d532      	bpl.n	754 <ADC_Handler+0x7c>
     6ee:	7ea2      	ldrb	r2, [r4, #26]
     6f0:	07d2      	lsls	r2, r2, #31
     6f2:	d52f      	bpl.n	754 <ADC_Handler+0x7c>
     6f4:	2201      	movs	r2, #1
     6f6:	761a      	strb	r2, [r3, #24]
     6f8:	6822      	ldr	r2, [r4, #0]
     6fa:	7e53      	ldrb	r3, [r2, #25]
     6fc:	b25b      	sxtb	r3, r3
     6fe:	2b00      	cmp	r3, #0
     700:	dbfb      	blt.n	6fa <ADC_Handler+0x22>
     702:	6961      	ldr	r1, [r4, #20]
     704:	1c8b      	adds	r3, r1, #2
     706:	6163      	str	r3, [r4, #20]
     708:	8b53      	ldrh	r3, [r2, #26]
     70a:	b29b      	uxth	r3, r3
     70c:	800b      	strh	r3, [r1, #0]
     70e:	8b23      	ldrh	r3, [r4, #24]
     710:	3b01      	subs	r3, #1
     712:	b29b      	uxth	r3, r3
     714:	8323      	strh	r3, [r4, #24]
     716:	2b00      	cmp	r3, #0
     718:	d011      	beq.n	73e <ADC_Handler+0x66>
     71a:	7f63      	ldrb	r3, [r4, #29]
     71c:	2b00      	cmp	r3, #0
     71e:	d019      	beq.n	754 <ADC_Handler+0x7c>
     720:	6822      	ldr	r2, [r4, #0]
     722:	7e53      	ldrb	r3, [r2, #25]
     724:	b25b      	sxtb	r3, r3
     726:	2b00      	cmp	r3, #0
     728:	dbfb      	blt.n	722 <ADC_Handler+0x4a>
     72a:	7b11      	ldrb	r1, [r2, #12]
     72c:	2302      	movs	r3, #2
     72e:	430b      	orrs	r3, r1
     730:	7313      	strb	r3, [r2, #12]
     732:	6822      	ldr	r2, [r4, #0]
     734:	7e53      	ldrb	r3, [r2, #25]
     736:	b25b      	sxtb	r3, r3
     738:	2b00      	cmp	r3, #0
     73a:	dbfb      	blt.n	734 <ADC_Handler+0x5c>
     73c:	e00a      	b.n	754 <ADC_Handler+0x7c>
     73e:	7f23      	ldrb	r3, [r4, #28]
     740:	2b05      	cmp	r3, #5
     742:	d107      	bne.n	754 <ADC_Handler+0x7c>
     744:	2300      	movs	r3, #0
     746:	7723      	strb	r3, [r4, #28]
     748:	3301      	adds	r3, #1
     74a:	6822      	ldr	r2, [r4, #0]
     74c:	7593      	strb	r3, [r2, #22]
     74e:	1c20      	adds	r0, r4, #0
     750:	68a3      	ldr	r3, [r4, #8]
     752:	4798      	blx	r3
     754:	076b      	lsls	r3, r5, #29
     756:	d50b      	bpl.n	770 <ADC_Handler+0x98>
     758:	2304      	movs	r3, #4
     75a:	6822      	ldr	r2, [r4, #0]
     75c:	7613      	strb	r3, [r2, #24]
     75e:	7ee3      	ldrb	r3, [r4, #27]
     760:	079b      	lsls	r3, r3, #30
     762:	d505      	bpl.n	770 <ADC_Handler+0x98>
     764:	7ea3      	ldrb	r3, [r4, #26]
     766:	079b      	lsls	r3, r3, #30
     768:	d502      	bpl.n	770 <ADC_Handler+0x98>
     76a:	1c20      	adds	r0, r4, #0
     76c:	68e3      	ldr	r3, [r4, #12]
     76e:	4798      	blx	r3
     770:	07ab      	lsls	r3, r5, #30
     772:	d50b      	bpl.n	78c <ADC_Handler+0xb4>
     774:	2302      	movs	r3, #2
     776:	6822      	ldr	r2, [r4, #0]
     778:	7613      	strb	r3, [r2, #24]
     77a:	7ee3      	ldrb	r3, [r4, #27]
     77c:	075b      	lsls	r3, r3, #29
     77e:	d505      	bpl.n	78c <ADC_Handler+0xb4>
     780:	7ea3      	ldrb	r3, [r4, #26]
     782:	075b      	lsls	r3, r3, #29
     784:	d502      	bpl.n	78c <ADC_Handler+0xb4>
     786:	6923      	ldr	r3, [r4, #16]
     788:	1c20      	adds	r0, r4, #0
     78a:	4798      	blx	r3
     78c:	bd38      	pop	{r3, r4, r5, pc}
     78e:	46c0      	nop			; (mov r8, r8)
     790:	20000174 	.word	0x20000174

00000794 <adc_register_callback>:
     794:	1c93      	adds	r3, r2, #2
     796:	009b      	lsls	r3, r3, #2
     798:	5019      	str	r1, [r3, r0]
     79a:	2301      	movs	r3, #1
     79c:	4093      	lsls	r3, r2
     79e:	1c1a      	adds	r2, r3, #0
     7a0:	7e83      	ldrb	r3, [r0, #26]
     7a2:	431a      	orrs	r2, r3
     7a4:	7682      	strb	r2, [r0, #26]
     7a6:	4770      	bx	lr

000007a8 <adc_read_buffer_job>:
     7a8:	b510      	push	{r4, lr}
     7aa:	1c04      	adds	r4, r0, #0
     7ac:	8b03      	ldrh	r3, [r0, #24]
     7ae:	b29b      	uxth	r3, r3
     7b0:	2005      	movs	r0, #5
     7b2:	2b00      	cmp	r3, #0
     7b4:	d11d      	bne.n	7f2 <adc_read_buffer_job+0x4a>
     7b6:	7f23      	ldrb	r3, [r4, #28]
     7b8:	b2d8      	uxtb	r0, r3
     7ba:	2805      	cmp	r0, #5
     7bc:	d019      	beq.n	7f2 <adc_read_buffer_job+0x4a>
     7be:	2305      	movs	r3, #5
     7c0:	7723      	strb	r3, [r4, #28]
     7c2:	8322      	strh	r2, [r4, #24]
     7c4:	6161      	str	r1, [r4, #20]
     7c6:	3b04      	subs	r3, #4
     7c8:	6822      	ldr	r2, [r4, #0]
     7ca:	75d3      	strb	r3, [r2, #23]
     7cc:	7f63      	ldrb	r3, [r4, #29]
     7ce:	2000      	movs	r0, #0
     7d0:	2b00      	cmp	r3, #0
     7d2:	d00e      	beq.n	7f2 <adc_read_buffer_job+0x4a>
     7d4:	6822      	ldr	r2, [r4, #0]
     7d6:	7e53      	ldrb	r3, [r2, #25]
     7d8:	b25b      	sxtb	r3, r3
     7da:	2b00      	cmp	r3, #0
     7dc:	dbfb      	blt.n	7d6 <adc_read_buffer_job+0x2e>
     7de:	7b11      	ldrb	r1, [r2, #12]
     7e0:	2302      	movs	r3, #2
     7e2:	430b      	orrs	r3, r1
     7e4:	7313      	strb	r3, [r2, #12]
     7e6:	6822      	ldr	r2, [r4, #0]
     7e8:	7e53      	ldrb	r3, [r2, #25]
     7ea:	b25b      	sxtb	r3, r3
     7ec:	2b00      	cmp	r3, #0
     7ee:	dbfb      	blt.n	7e8 <adc_read_buffer_job+0x40>
     7f0:	2000      	movs	r0, #0
     7f2:	bd10      	pop	{r4, pc}

000007f4 <extint_register_callback>:
     7f4:	2317      	movs	r3, #23
     7f6:	2a00      	cmp	r2, #0
     7f8:	d10d      	bne.n	816 <extint_register_callback+0x22>
     7fa:	008b      	lsls	r3, r1, #2
     7fc:	4a07      	ldr	r2, [pc, #28]	; (81c <extint_register_callback+0x28>)
     7fe:	589b      	ldr	r3, [r3, r2]
     800:	2b00      	cmp	r3, #0
     802:	d103      	bne.n	80c <extint_register_callback+0x18>
     804:	0089      	lsls	r1, r1, #2
     806:	5088      	str	r0, [r1, r2]
     808:	2300      	movs	r3, #0
     80a:	e004      	b.n	816 <extint_register_callback+0x22>
     80c:	4283      	cmp	r3, r0
     80e:	d001      	beq.n	814 <extint_register_callback+0x20>
     810:	231d      	movs	r3, #29
     812:	e000      	b.n	816 <extint_register_callback+0x22>
     814:	2300      	movs	r3, #0
     816:	1c18      	adds	r0, r3, #0
     818:	4770      	bx	lr
     81a:	46c0      	nop			; (mov r8, r8)
     81c:	2000017c 	.word	0x2000017c

00000820 <extint_chan_enable_callback>:
     820:	2317      	movs	r3, #23
     822:	2900      	cmp	r1, #0
     824:	d107      	bne.n	836 <extint_chan_enable_callback+0x16>
     826:	2200      	movs	r2, #0
     828:	281f      	cmp	r0, #31
     82a:	d800      	bhi.n	82e <extint_chan_enable_callback+0xe>
     82c:	4a03      	ldr	r2, [pc, #12]	; (83c <extint_chan_enable_callback+0x1c>)
     82e:	2301      	movs	r3, #1
     830:	4083      	lsls	r3, r0
     832:	60d3      	str	r3, [r2, #12]
     834:	2300      	movs	r3, #0
     836:	1c18      	adds	r0, r3, #0
     838:	4770      	bx	lr
     83a:	46c0      	nop			; (mov r8, r8)
     83c:	40001800 	.word	0x40001800

00000840 <EIC_Handler>:
     840:	b570      	push	{r4, r5, r6, lr}
     842:	2200      	movs	r2, #0
     844:	4b15      	ldr	r3, [pc, #84]	; (89c <EIC_Handler+0x5c>)
     846:	701a      	strb	r2, [r3, #0]
     848:	2300      	movs	r3, #0
     84a:	251f      	movs	r5, #31
     84c:	4e14      	ldr	r6, [pc, #80]	; (8a0 <EIC_Handler+0x60>)
     84e:	4c13      	ldr	r4, [pc, #76]	; (89c <EIC_Handler+0x5c>)
     850:	2b1f      	cmp	r3, #31
     852:	d919      	bls.n	888 <EIC_Handler+0x48>
     854:	e00f      	b.n	876 <EIC_Handler+0x36>
     856:	2100      	movs	r1, #0
     858:	e000      	b.n	85c <EIC_Handler+0x1c>
     85a:	4912      	ldr	r1, [pc, #72]	; (8a4 <EIC_Handler+0x64>)
     85c:	610a      	str	r2, [r1, #16]
     85e:	009b      	lsls	r3, r3, #2
     860:	599b      	ldr	r3, [r3, r6]
     862:	2b00      	cmp	r3, #0
     864:	d000      	beq.n	868 <EIC_Handler+0x28>
     866:	4798      	blx	r3
     868:	7823      	ldrb	r3, [r4, #0]
     86a:	3301      	adds	r3, #1
     86c:	b2db      	uxtb	r3, r3
     86e:	7023      	strb	r3, [r4, #0]
     870:	2b0f      	cmp	r3, #15
     872:	d9ed      	bls.n	850 <EIC_Handler+0x10>
     874:	e011      	b.n	89a <EIC_Handler+0x5a>
     876:	1c29      	adds	r1, r5, #0
     878:	4019      	ands	r1, r3
     87a:	2201      	movs	r2, #1
     87c:	408a      	lsls	r2, r1
     87e:	2100      	movs	r1, #0
     880:	6909      	ldr	r1, [r1, #16]
     882:	4211      	tst	r1, r2
     884:	d1e7      	bne.n	856 <EIC_Handler+0x16>
     886:	e7ef      	b.n	868 <EIC_Handler+0x28>
     888:	1c29      	adds	r1, r5, #0
     88a:	4019      	ands	r1, r3
     88c:	2201      	movs	r2, #1
     88e:	408a      	lsls	r2, r1
     890:	4904      	ldr	r1, [pc, #16]	; (8a4 <EIC_Handler+0x64>)
     892:	6909      	ldr	r1, [r1, #16]
     894:	4211      	tst	r1, r2
     896:	d1e0      	bne.n	85a <EIC_Handler+0x1a>
     898:	e7e6      	b.n	868 <EIC_Handler+0x28>
     89a:	bd70      	pop	{r4, r5, r6, pc}
     89c:	20000178 	.word	0x20000178
     8a0:	2000017c 	.word	0x2000017c
     8a4:	40001800 	.word	0x40001800

000008a8 <_extint_enable>:
     8a8:	4a04      	ldr	r2, [pc, #16]	; (8bc <_extint_enable+0x14>)
     8aa:	7811      	ldrb	r1, [r2, #0]
     8ac:	2302      	movs	r3, #2
     8ae:	430b      	orrs	r3, r1
     8b0:	7013      	strb	r3, [r2, #0]
     8b2:	7853      	ldrb	r3, [r2, #1]
     8b4:	b25b      	sxtb	r3, r3
     8b6:	2b00      	cmp	r3, #0
     8b8:	dbfb      	blt.n	8b2 <_extint_enable+0xa>
     8ba:	4770      	bx	lr
     8bc:	40001800 	.word	0x40001800

000008c0 <_system_extint_init>:
     8c0:	b500      	push	{lr}
     8c2:	b083      	sub	sp, #12
     8c4:	4a12      	ldr	r2, [pc, #72]	; (910 <_system_extint_init+0x50>)
     8c6:	6991      	ldr	r1, [r2, #24]
     8c8:	2340      	movs	r3, #64	; 0x40
     8ca:	430b      	orrs	r3, r1
     8cc:	6193      	str	r3, [r2, #24]
     8ce:	a901      	add	r1, sp, #4
     8d0:	2300      	movs	r3, #0
     8d2:	700b      	strb	r3, [r1, #0]
     8d4:	2003      	movs	r0, #3
     8d6:	4b0f      	ldr	r3, [pc, #60]	; (914 <_system_extint_init+0x54>)
     8d8:	4798      	blx	r3
     8da:	2003      	movs	r0, #3
     8dc:	4b0e      	ldr	r3, [pc, #56]	; (918 <_system_extint_init+0x58>)
     8de:	4798      	blx	r3
     8e0:	4a0e      	ldr	r2, [pc, #56]	; (91c <_system_extint_init+0x5c>)
     8e2:	7811      	ldrb	r1, [r2, #0]
     8e4:	2301      	movs	r3, #1
     8e6:	430b      	orrs	r3, r1
     8e8:	7013      	strb	r3, [r2, #0]
     8ea:	7853      	ldrb	r3, [r2, #1]
     8ec:	b25b      	sxtb	r3, r3
     8ee:	2b00      	cmp	r3, #0
     8f0:	dbfb      	blt.n	8ea <_system_extint_init+0x2a>
     8f2:	4b0b      	ldr	r3, [pc, #44]	; (920 <_system_extint_init+0x60>)
     8f4:	1c19      	adds	r1, r3, #0
     8f6:	3140      	adds	r1, #64	; 0x40
     8f8:	2200      	movs	r2, #0
     8fa:	c304      	stmia	r3!, {r2}
     8fc:	428b      	cmp	r3, r1
     8fe:	d1fc      	bne.n	8fa <_system_extint_init+0x3a>
     900:	2210      	movs	r2, #16
     902:	4b08      	ldr	r3, [pc, #32]	; (924 <_system_extint_init+0x64>)
     904:	601a      	str	r2, [r3, #0]
     906:	4b08      	ldr	r3, [pc, #32]	; (928 <_system_extint_init+0x68>)
     908:	4798      	blx	r3
     90a:	b003      	add	sp, #12
     90c:	bd00      	pop	{pc}
     90e:	46c0      	nop			; (mov r8, r8)
     910:	40000400 	.word	0x40000400
     914:	00001c29 	.word	0x00001c29
     918:	00001b9d 	.word	0x00001b9d
     91c:	40001800 	.word	0x40001800
     920:	2000017c 	.word	0x2000017c
     924:	e000e100 	.word	0xe000e100
     928:	000008a9 	.word	0x000008a9

0000092c <extint_chan_get_config_defaults>:
     92c:	2300      	movs	r3, #0
     92e:	6003      	str	r3, [r0, #0]
     930:	6043      	str	r3, [r0, #4]
     932:	2201      	movs	r2, #1
     934:	7202      	strb	r2, [r0, #8]
     936:	7242      	strb	r2, [r0, #9]
     938:	7283      	strb	r3, [r0, #10]
     93a:	3302      	adds	r3, #2
     93c:	72c3      	strb	r3, [r0, #11]
     93e:	4770      	bx	lr

00000940 <extint_chan_set_config>:
     940:	b5f0      	push	{r4, r5, r6, r7, lr}
     942:	b083      	sub	sp, #12
     944:	1c05      	adds	r5, r0, #0
     946:	1c0c      	adds	r4, r1, #0
     948:	a901      	add	r1, sp, #4
     94a:	2300      	movs	r3, #0
     94c:	704b      	strb	r3, [r1, #1]
     94e:	70cb      	strb	r3, [r1, #3]
     950:	7923      	ldrb	r3, [r4, #4]
     952:	700b      	strb	r3, [r1, #0]
     954:	7a23      	ldrb	r3, [r4, #8]
     956:	708b      	strb	r3, [r1, #2]
     958:	7820      	ldrb	r0, [r4, #0]
     95a:	4b15      	ldr	r3, [pc, #84]	; (9b0 <extint_chan_set_config+0x70>)
     95c:	4798      	blx	r3
     95e:	2600      	movs	r6, #0
     960:	2d1f      	cmp	r5, #31
     962:	d800      	bhi.n	966 <extint_chan_set_config+0x26>
     964:	4e13      	ldr	r6, [pc, #76]	; (9b4 <extint_chan_set_config+0x74>)
     966:	2207      	movs	r2, #7
     968:	402a      	ands	r2, r5
     96a:	0092      	lsls	r2, r2, #2
     96c:	7ae0      	ldrb	r0, [r4, #11]
     96e:	7aa3      	ldrb	r3, [r4, #10]
     970:	2b00      	cmp	r3, #0
     972:	d001      	beq.n	978 <extint_chan_set_config+0x38>
     974:	2308      	movs	r3, #8
     976:	4318      	orrs	r0, r3
     978:	08eb      	lsrs	r3, r5, #3
     97a:	009b      	lsls	r3, r3, #2
     97c:	18f3      	adds	r3, r6, r3
     97e:	6999      	ldr	r1, [r3, #24]
     980:	4090      	lsls	r0, r2
     982:	270f      	movs	r7, #15
     984:	4097      	lsls	r7, r2
     986:	43b9      	bics	r1, r7
     988:	1c0a      	adds	r2, r1, #0
     98a:	4302      	orrs	r2, r0
     98c:	619a      	str	r2, [r3, #24]
     98e:	7a63      	ldrb	r3, [r4, #9]
     990:	2b00      	cmp	r3, #0
     992:	d006      	beq.n	9a2 <extint_chan_set_config+0x62>
     994:	6973      	ldr	r3, [r6, #20]
     996:	2201      	movs	r2, #1
     998:	40aa      	lsls	r2, r5
     99a:	1c15      	adds	r5, r2, #0
     99c:	431d      	orrs	r5, r3
     99e:	6175      	str	r5, [r6, #20]
     9a0:	e004      	b.n	9ac <extint_chan_set_config+0x6c>
     9a2:	6973      	ldr	r3, [r6, #20]
     9a4:	2201      	movs	r2, #1
     9a6:	40aa      	lsls	r2, r5
     9a8:	4393      	bics	r3, r2
     9aa:	6173      	str	r3, [r6, #20]
     9ac:	b003      	add	sp, #12
     9ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
     9b0:	00001d21 	.word	0x00001d21
     9b4:	40001800 	.word	0x40001800

000009b8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     9b8:	b500      	push	{lr}
     9ba:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     9bc:	ab01      	add	r3, sp, #4
     9be:	2280      	movs	r2, #128	; 0x80
     9c0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     9c2:	780a      	ldrb	r2, [r1, #0]
     9c4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     9c6:	784a      	ldrb	r2, [r1, #1]
     9c8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     9ca:	788a      	ldrb	r2, [r1, #2]
     9cc:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     9ce:	1c19      	adds	r1, r3, #0
     9d0:	4b01      	ldr	r3, [pc, #4]	; (9d8 <port_pin_set_config+0x20>)
     9d2:	4798      	blx	r3
}
     9d4:	b003      	add	sp, #12
     9d6:	bd00      	pop	{pc}
     9d8:	00001d21 	.word	0x00001d21

000009dc <_sercom_get_sync_baud_val>:
     9dc:	b510      	push	{r4, lr}
     9de:	0849      	lsrs	r1, r1, #1
     9e0:	2440      	movs	r4, #64	; 0x40
     9e2:	4281      	cmp	r1, r0
     9e4:	d30c      	bcc.n	a00 <_sercom_get_sync_baud_val+0x24>
     9e6:	2300      	movs	r3, #0
     9e8:	1a09      	subs	r1, r1, r0
     9ea:	3301      	adds	r3, #1
     9ec:	b29b      	uxth	r3, r3
     9ee:	4288      	cmp	r0, r1
     9f0:	d9fa      	bls.n	9e8 <_sercom_get_sync_baud_val+0xc>
     9f2:	3b01      	subs	r3, #1
     9f4:	b29b      	uxth	r3, r3
     9f6:	2440      	movs	r4, #64	; 0x40
     9f8:	2bff      	cmp	r3, #255	; 0xff
     9fa:	d801      	bhi.n	a00 <_sercom_get_sync_baud_val+0x24>
     9fc:	8013      	strh	r3, [r2, #0]
     9fe:	2400      	movs	r4, #0
     a00:	1c20      	adds	r0, r4, #0
     a02:	bd10      	pop	{r4, pc}

00000a04 <_sercom_get_async_baud_val>:
     a04:	b5f0      	push	{r4, r5, r6, r7, lr}
     a06:	465f      	mov	r7, fp
     a08:	4656      	mov	r6, sl
     a0a:	464d      	mov	r5, r9
     a0c:	4644      	mov	r4, r8
     a0e:	b4f0      	push	{r4, r5, r6, r7}
     a10:	b089      	sub	sp, #36	; 0x24
     a12:	1c1c      	adds	r4, r3, #0
     a14:	ab12      	add	r3, sp, #72	; 0x48
     a16:	781b      	ldrb	r3, [r3, #0]
     a18:	1c06      	adds	r6, r0, #0
     a1a:	435e      	muls	r6, r3
     a1c:	2540      	movs	r5, #64	; 0x40
     a1e:	428e      	cmp	r6, r1
     a20:	d900      	bls.n	a24 <_sercom_get_async_baud_val+0x20>
     a22:	e0c7      	b.n	bb4 <_sercom_get_async_baud_val+0x1b0>
     a24:	1c25      	adds	r5, r4, #0
     a26:	9207      	str	r2, [sp, #28]
     a28:	1c0c      	adds	r4, r1, #0
     a2a:	1c02      	adds	r2, r0, #0
     a2c:	2d00      	cmp	r5, #0
     a2e:	d151      	bne.n	ad4 <_sercom_get_async_baud_val+0xd0>
     a30:	1c18      	adds	r0, r3, #0
     a32:	2100      	movs	r1, #0
     a34:	2300      	movs	r3, #0
     a36:	4d63      	ldr	r5, [pc, #396]	; (bc4 <_sercom_get_async_baud_val+0x1c0>)
     a38:	47a8      	blx	r5
     a3a:	4683      	mov	fp, r0
     a3c:	1c26      	adds	r6, r4, #0
     a3e:	2700      	movs	r7, #0
     a40:	2300      	movs	r3, #0
     a42:	2400      	movs	r4, #0
     a44:	9302      	str	r3, [sp, #8]
     a46:	9403      	str	r4, [sp, #12]
     a48:	2200      	movs	r2, #0
     a4a:	2300      	movs	r3, #0
     a4c:	203f      	movs	r0, #63	; 0x3f
     a4e:	2120      	movs	r1, #32
     a50:	468c      	mov	ip, r1
     a52:	391f      	subs	r1, #31
     a54:	9600      	str	r6, [sp, #0]
     a56:	9701      	str	r7, [sp, #4]
     a58:	2420      	movs	r4, #32
     a5a:	4264      	negs	r4, r4
     a5c:	1904      	adds	r4, r0, r4
     a5e:	d403      	bmi.n	a68 <_sercom_get_async_baud_val+0x64>
     a60:	1c0d      	adds	r5, r1, #0
     a62:	40a5      	lsls	r5, r4
     a64:	46a8      	mov	r8, r5
     a66:	e004      	b.n	a72 <_sercom_get_async_baud_val+0x6e>
     a68:	4664      	mov	r4, ip
     a6a:	1a24      	subs	r4, r4, r0
     a6c:	1c0d      	adds	r5, r1, #0
     a6e:	40e5      	lsrs	r5, r4
     a70:	46a8      	mov	r8, r5
     a72:	1c0c      	adds	r4, r1, #0
     a74:	4084      	lsls	r4, r0
     a76:	46a1      	mov	r9, r4
     a78:	1c14      	adds	r4, r2, #0
     a7a:	1c1d      	adds	r5, r3, #0
     a7c:	18a4      	adds	r4, r4, r2
     a7e:	415d      	adcs	r5, r3
     a80:	1c22      	adds	r2, r4, #0
     a82:	1c2b      	adds	r3, r5, #0
     a84:	465e      	mov	r6, fp
     a86:	4647      	mov	r7, r8
     a88:	423e      	tst	r6, r7
     a8a:	d003      	beq.n	a94 <_sercom_get_async_baud_val+0x90>
     a8c:	1c0e      	adds	r6, r1, #0
     a8e:	4326      	orrs	r6, r4
     a90:	1c32      	adds	r2, r6, #0
     a92:	1c2b      	adds	r3, r5, #0
     a94:	9c01      	ldr	r4, [sp, #4]
     a96:	429c      	cmp	r4, r3
     a98:	d810      	bhi.n	abc <_sercom_get_async_baud_val+0xb8>
     a9a:	d102      	bne.n	aa2 <_sercom_get_async_baud_val+0x9e>
     a9c:	9c00      	ldr	r4, [sp, #0]
     a9e:	4294      	cmp	r4, r2
     aa0:	d80c      	bhi.n	abc <_sercom_get_async_baud_val+0xb8>
     aa2:	9c00      	ldr	r4, [sp, #0]
     aa4:	9d01      	ldr	r5, [sp, #4]
     aa6:	1b12      	subs	r2, r2, r4
     aa8:	41ab      	sbcs	r3, r5
     aaa:	464d      	mov	r5, r9
     aac:	9e02      	ldr	r6, [sp, #8]
     aae:	9f03      	ldr	r7, [sp, #12]
     ab0:	4335      	orrs	r5, r6
     ab2:	1c3c      	adds	r4, r7, #0
     ab4:	4646      	mov	r6, r8
     ab6:	4334      	orrs	r4, r6
     ab8:	9502      	str	r5, [sp, #8]
     aba:	9403      	str	r4, [sp, #12]
     abc:	3801      	subs	r0, #1
     abe:	d2cb      	bcs.n	a58 <_sercom_get_async_baud_val+0x54>
     ac0:	2200      	movs	r2, #0
     ac2:	2301      	movs	r3, #1
     ac4:	9802      	ldr	r0, [sp, #8]
     ac6:	9903      	ldr	r1, [sp, #12]
     ac8:	1a12      	subs	r2, r2, r0
     aca:	418b      	sbcs	r3, r1
     acc:	0c11      	lsrs	r1, r2, #16
     ace:	041b      	lsls	r3, r3, #16
     ad0:	4319      	orrs	r1, r3
     ad2:	e06c      	b.n	bae <_sercom_get_async_baud_val+0x1aa>
     ad4:	2100      	movs	r1, #0
     ad6:	2d01      	cmp	r5, #1
     ad8:	d169      	bne.n	bae <_sercom_get_async_baud_val+0x1aa>
     ada:	0f61      	lsrs	r1, r4, #29
     adc:	1c0f      	adds	r7, r1, #0
     ade:	00e1      	lsls	r1, r4, #3
     ae0:	4688      	mov	r8, r1
     ae2:	1c18      	adds	r0, r3, #0
     ae4:	2100      	movs	r1, #0
     ae6:	2300      	movs	r3, #0
     ae8:	4c36      	ldr	r4, [pc, #216]	; (bc4 <_sercom_get_async_baud_val+0x1c0>)
     aea:	47a0      	blx	r4
     aec:	1c04      	adds	r4, r0, #0
     aee:	1c0d      	adds	r5, r1, #0
     af0:	2300      	movs	r3, #0
     af2:	469c      	mov	ip, r3
     af4:	3320      	adds	r3, #32
     af6:	469b      	mov	fp, r3
     af8:	2601      	movs	r6, #1
     afa:	4663      	mov	r3, ip
     afc:	9305      	str	r3, [sp, #20]
     afe:	46b9      	mov	r9, r7
     b00:	466b      	mov	r3, sp
     b02:	7d1b      	ldrb	r3, [r3, #20]
     b04:	9306      	str	r3, [sp, #24]
     b06:	2300      	movs	r3, #0
     b08:	469c      	mov	ip, r3
     b0a:	2000      	movs	r0, #0
     b0c:	2100      	movs	r1, #0
     b0e:	223f      	movs	r2, #63	; 0x3f
     b10:	9400      	str	r4, [sp, #0]
     b12:	9501      	str	r5, [sp, #4]
     b14:	2320      	movs	r3, #32
     b16:	425b      	negs	r3, r3
     b18:	18d3      	adds	r3, r2, r3
     b1a:	d403      	bmi.n	b24 <_sercom_get_async_baud_val+0x120>
     b1c:	1c34      	adds	r4, r6, #0
     b1e:	409c      	lsls	r4, r3
     b20:	1c23      	adds	r3, r4, #0
     b22:	e004      	b.n	b2e <_sercom_get_async_baud_val+0x12a>
     b24:	465b      	mov	r3, fp
     b26:	1a9b      	subs	r3, r3, r2
     b28:	1c34      	adds	r4, r6, #0
     b2a:	40dc      	lsrs	r4, r3
     b2c:	1c23      	adds	r3, r4, #0
     b2e:	1c37      	adds	r7, r6, #0
     b30:	4097      	lsls	r7, r2
     b32:	1c04      	adds	r4, r0, #0
     b34:	1c0d      	adds	r5, r1, #0
     b36:	1824      	adds	r4, r4, r0
     b38:	414d      	adcs	r5, r1
     b3a:	1c20      	adds	r0, r4, #0
     b3c:	1c29      	adds	r1, r5, #0
     b3e:	9002      	str	r0, [sp, #8]
     b40:	9103      	str	r1, [sp, #12]
     b42:	4644      	mov	r4, r8
     b44:	403c      	ands	r4, r7
     b46:	46a2      	mov	sl, r4
     b48:	464c      	mov	r4, r9
     b4a:	4023      	ands	r3, r4
     b4c:	4654      	mov	r4, sl
     b4e:	4323      	orrs	r3, r4
     b50:	d005      	beq.n	b5e <_sercom_get_async_baud_val+0x15a>
     b52:	9b02      	ldr	r3, [sp, #8]
     b54:	9c03      	ldr	r4, [sp, #12]
     b56:	1c1d      	adds	r5, r3, #0
     b58:	4335      	orrs	r5, r6
     b5a:	1c28      	adds	r0, r5, #0
     b5c:	1c21      	adds	r1, r4, #0
     b5e:	9b01      	ldr	r3, [sp, #4]
     b60:	428b      	cmp	r3, r1
     b62:	d80a      	bhi.n	b7a <_sercom_get_async_baud_val+0x176>
     b64:	d102      	bne.n	b6c <_sercom_get_async_baud_val+0x168>
     b66:	9b00      	ldr	r3, [sp, #0]
     b68:	4283      	cmp	r3, r0
     b6a:	d806      	bhi.n	b7a <_sercom_get_async_baud_val+0x176>
     b6c:	9b00      	ldr	r3, [sp, #0]
     b6e:	9c01      	ldr	r4, [sp, #4]
     b70:	1ac0      	subs	r0, r0, r3
     b72:	41a1      	sbcs	r1, r4
     b74:	4663      	mov	r3, ip
     b76:	433b      	orrs	r3, r7
     b78:	469c      	mov	ip, r3
     b7a:	3a01      	subs	r2, #1
     b7c:	d2ca      	bcs.n	b14 <_sercom_get_async_baud_val+0x110>
     b7e:	9c00      	ldr	r4, [sp, #0]
     b80:	9d01      	ldr	r5, [sp, #4]
     b82:	4662      	mov	r2, ip
     b84:	9905      	ldr	r1, [sp, #20]
     b86:	1a53      	subs	r3, r2, r1
     b88:	08db      	lsrs	r3, r3, #3
     b8a:	4a0f      	ldr	r2, [pc, #60]	; (bc8 <_sercom_get_async_baud_val+0x1c4>)
     b8c:	4293      	cmp	r3, r2
     b8e:	d908      	bls.n	ba2 <_sercom_get_async_baud_val+0x19e>
     b90:	9a06      	ldr	r2, [sp, #24]
     b92:	3201      	adds	r2, #1
     b94:	b2d2      	uxtb	r2, r2
     b96:	9206      	str	r2, [sp, #24]
     b98:	1c0a      	adds	r2, r1, #0
     b9a:	3201      	adds	r2, #1
     b9c:	9205      	str	r2, [sp, #20]
     b9e:	2a08      	cmp	r2, #8
     ba0:	d1ae      	bne.n	b00 <_sercom_get_async_baud_val+0xfc>
     ba2:	2540      	movs	r5, #64	; 0x40
     ba4:	9a06      	ldr	r2, [sp, #24]
     ba6:	2a08      	cmp	r2, #8
     ba8:	d004      	beq.n	bb4 <_sercom_get_async_baud_val+0x1b0>
     baa:	0351      	lsls	r1, r2, #13
     bac:	4319      	orrs	r1, r3
     bae:	9b07      	ldr	r3, [sp, #28]
     bb0:	8019      	strh	r1, [r3, #0]
     bb2:	2500      	movs	r5, #0
     bb4:	1c28      	adds	r0, r5, #0
     bb6:	b009      	add	sp, #36	; 0x24
     bb8:	bc3c      	pop	{r2, r3, r4, r5}
     bba:	4690      	mov	r8, r2
     bbc:	4699      	mov	r9, r3
     bbe:	46a2      	mov	sl, r4
     bc0:	46ab      	mov	fp, r5
     bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     bc4:	000037ad 	.word	0x000037ad
     bc8:	00001fff 	.word	0x00001fff

00000bcc <sercom_set_gclk_generator>:
     bcc:	b510      	push	{r4, lr}
     bce:	b082      	sub	sp, #8
     bd0:	1c04      	adds	r4, r0, #0
     bd2:	4b0e      	ldr	r3, [pc, #56]	; (c0c <sercom_set_gclk_generator+0x40>)
     bd4:	781b      	ldrb	r3, [r3, #0]
     bd6:	2b00      	cmp	r3, #0
     bd8:	d001      	beq.n	bde <sercom_set_gclk_generator+0x12>
     bda:	2900      	cmp	r1, #0
     bdc:	d00d      	beq.n	bfa <sercom_set_gclk_generator+0x2e>
     bde:	a901      	add	r1, sp, #4
     be0:	700c      	strb	r4, [r1, #0]
     be2:	200c      	movs	r0, #12
     be4:	4b0a      	ldr	r3, [pc, #40]	; (c10 <sercom_set_gclk_generator+0x44>)
     be6:	4798      	blx	r3
     be8:	200c      	movs	r0, #12
     bea:	4b0a      	ldr	r3, [pc, #40]	; (c14 <sercom_set_gclk_generator+0x48>)
     bec:	4798      	blx	r3
     bee:	4b07      	ldr	r3, [pc, #28]	; (c0c <sercom_set_gclk_generator+0x40>)
     bf0:	705c      	strb	r4, [r3, #1]
     bf2:	2201      	movs	r2, #1
     bf4:	701a      	strb	r2, [r3, #0]
     bf6:	2000      	movs	r0, #0
     bf8:	e006      	b.n	c08 <sercom_set_gclk_generator+0x3c>
     bfa:	4b04      	ldr	r3, [pc, #16]	; (c0c <sercom_set_gclk_generator+0x40>)
     bfc:	785b      	ldrb	r3, [r3, #1]
     bfe:	4283      	cmp	r3, r0
     c00:	d001      	beq.n	c06 <sercom_set_gclk_generator+0x3a>
     c02:	201d      	movs	r0, #29
     c04:	e000      	b.n	c08 <sercom_set_gclk_generator+0x3c>
     c06:	2000      	movs	r0, #0
     c08:	b002      	add	sp, #8
     c0a:	bd10      	pop	{r4, pc}
     c0c:	20000064 	.word	0x20000064
     c10:	00001c29 	.word	0x00001c29
     c14:	00001b9d 	.word	0x00001b9d

00000c18 <_sercom_get_default_pad>:
     c18:	4b44      	ldr	r3, [pc, #272]	; (d2c <_sercom_get_default_pad+0x114>)
     c1a:	4298      	cmp	r0, r3
     c1c:	d033      	beq.n	c86 <_sercom_get_default_pad+0x6e>
     c1e:	d806      	bhi.n	c2e <_sercom_get_default_pad+0x16>
     c20:	4b43      	ldr	r3, [pc, #268]	; (d30 <_sercom_get_default_pad+0x118>)
     c22:	4298      	cmp	r0, r3
     c24:	d00d      	beq.n	c42 <_sercom_get_default_pad+0x2a>
     c26:	4b43      	ldr	r3, [pc, #268]	; (d34 <_sercom_get_default_pad+0x11c>)
     c28:	4298      	cmp	r0, r3
     c2a:	d01b      	beq.n	c64 <_sercom_get_default_pad+0x4c>
     c2c:	e06f      	b.n	d0e <_sercom_get_default_pad+0xf6>
     c2e:	4b42      	ldr	r3, [pc, #264]	; (d38 <_sercom_get_default_pad+0x120>)
     c30:	4298      	cmp	r0, r3
     c32:	d04a      	beq.n	cca <_sercom_get_default_pad+0xb2>
     c34:	4b41      	ldr	r3, [pc, #260]	; (d3c <_sercom_get_default_pad+0x124>)
     c36:	4298      	cmp	r0, r3
     c38:	d058      	beq.n	cec <_sercom_get_default_pad+0xd4>
     c3a:	4b41      	ldr	r3, [pc, #260]	; (d40 <_sercom_get_default_pad+0x128>)
     c3c:	4298      	cmp	r0, r3
     c3e:	d166      	bne.n	d0e <_sercom_get_default_pad+0xf6>
     c40:	e032      	b.n	ca8 <_sercom_get_default_pad+0x90>
     c42:	2901      	cmp	r1, #1
     c44:	d006      	beq.n	c54 <_sercom_get_default_pad+0x3c>
     c46:	2900      	cmp	r1, #0
     c48:	d063      	beq.n	d12 <_sercom_get_default_pad+0xfa>
     c4a:	2902      	cmp	r1, #2
     c4c:	d006      	beq.n	c5c <_sercom_get_default_pad+0x44>
     c4e:	2903      	cmp	r1, #3
     c50:	d006      	beq.n	c60 <_sercom_get_default_pad+0x48>
     c52:	e001      	b.n	c58 <_sercom_get_default_pad+0x40>
     c54:	483b      	ldr	r0, [pc, #236]	; (d44 <_sercom_get_default_pad+0x12c>)
     c56:	e067      	b.n	d28 <_sercom_get_default_pad+0x110>
     c58:	2000      	movs	r0, #0
     c5a:	e065      	b.n	d28 <_sercom_get_default_pad+0x110>
     c5c:	483a      	ldr	r0, [pc, #232]	; (d48 <_sercom_get_default_pad+0x130>)
     c5e:	e063      	b.n	d28 <_sercom_get_default_pad+0x110>
     c60:	483a      	ldr	r0, [pc, #232]	; (d4c <_sercom_get_default_pad+0x134>)
     c62:	e061      	b.n	d28 <_sercom_get_default_pad+0x110>
     c64:	2901      	cmp	r1, #1
     c66:	d006      	beq.n	c76 <_sercom_get_default_pad+0x5e>
     c68:	2900      	cmp	r1, #0
     c6a:	d054      	beq.n	d16 <_sercom_get_default_pad+0xfe>
     c6c:	2902      	cmp	r1, #2
     c6e:	d006      	beq.n	c7e <_sercom_get_default_pad+0x66>
     c70:	2903      	cmp	r1, #3
     c72:	d006      	beq.n	c82 <_sercom_get_default_pad+0x6a>
     c74:	e001      	b.n	c7a <_sercom_get_default_pad+0x62>
     c76:	4836      	ldr	r0, [pc, #216]	; (d50 <_sercom_get_default_pad+0x138>)
     c78:	e056      	b.n	d28 <_sercom_get_default_pad+0x110>
     c7a:	2000      	movs	r0, #0
     c7c:	e054      	b.n	d28 <_sercom_get_default_pad+0x110>
     c7e:	4835      	ldr	r0, [pc, #212]	; (d54 <_sercom_get_default_pad+0x13c>)
     c80:	e052      	b.n	d28 <_sercom_get_default_pad+0x110>
     c82:	4835      	ldr	r0, [pc, #212]	; (d58 <_sercom_get_default_pad+0x140>)
     c84:	e050      	b.n	d28 <_sercom_get_default_pad+0x110>
     c86:	2901      	cmp	r1, #1
     c88:	d006      	beq.n	c98 <_sercom_get_default_pad+0x80>
     c8a:	2900      	cmp	r1, #0
     c8c:	d045      	beq.n	d1a <_sercom_get_default_pad+0x102>
     c8e:	2902      	cmp	r1, #2
     c90:	d006      	beq.n	ca0 <_sercom_get_default_pad+0x88>
     c92:	2903      	cmp	r1, #3
     c94:	d006      	beq.n	ca4 <_sercom_get_default_pad+0x8c>
     c96:	e001      	b.n	c9c <_sercom_get_default_pad+0x84>
     c98:	4830      	ldr	r0, [pc, #192]	; (d5c <_sercom_get_default_pad+0x144>)
     c9a:	e045      	b.n	d28 <_sercom_get_default_pad+0x110>
     c9c:	2000      	movs	r0, #0
     c9e:	e043      	b.n	d28 <_sercom_get_default_pad+0x110>
     ca0:	482f      	ldr	r0, [pc, #188]	; (d60 <_sercom_get_default_pad+0x148>)
     ca2:	e041      	b.n	d28 <_sercom_get_default_pad+0x110>
     ca4:	482f      	ldr	r0, [pc, #188]	; (d64 <_sercom_get_default_pad+0x14c>)
     ca6:	e03f      	b.n	d28 <_sercom_get_default_pad+0x110>
     ca8:	2901      	cmp	r1, #1
     caa:	d006      	beq.n	cba <_sercom_get_default_pad+0xa2>
     cac:	2900      	cmp	r1, #0
     cae:	d036      	beq.n	d1e <_sercom_get_default_pad+0x106>
     cb0:	2902      	cmp	r1, #2
     cb2:	d006      	beq.n	cc2 <_sercom_get_default_pad+0xaa>
     cb4:	2903      	cmp	r1, #3
     cb6:	d006      	beq.n	cc6 <_sercom_get_default_pad+0xae>
     cb8:	e001      	b.n	cbe <_sercom_get_default_pad+0xa6>
     cba:	482b      	ldr	r0, [pc, #172]	; (d68 <_sercom_get_default_pad+0x150>)
     cbc:	e034      	b.n	d28 <_sercom_get_default_pad+0x110>
     cbe:	2000      	movs	r0, #0
     cc0:	e032      	b.n	d28 <_sercom_get_default_pad+0x110>
     cc2:	482a      	ldr	r0, [pc, #168]	; (d6c <_sercom_get_default_pad+0x154>)
     cc4:	e030      	b.n	d28 <_sercom_get_default_pad+0x110>
     cc6:	482a      	ldr	r0, [pc, #168]	; (d70 <_sercom_get_default_pad+0x158>)
     cc8:	e02e      	b.n	d28 <_sercom_get_default_pad+0x110>
     cca:	2901      	cmp	r1, #1
     ccc:	d006      	beq.n	cdc <_sercom_get_default_pad+0xc4>
     cce:	2900      	cmp	r1, #0
     cd0:	d027      	beq.n	d22 <_sercom_get_default_pad+0x10a>
     cd2:	2902      	cmp	r1, #2
     cd4:	d006      	beq.n	ce4 <_sercom_get_default_pad+0xcc>
     cd6:	2903      	cmp	r1, #3
     cd8:	d006      	beq.n	ce8 <_sercom_get_default_pad+0xd0>
     cda:	e001      	b.n	ce0 <_sercom_get_default_pad+0xc8>
     cdc:	4825      	ldr	r0, [pc, #148]	; (d74 <_sercom_get_default_pad+0x15c>)
     cde:	e023      	b.n	d28 <_sercom_get_default_pad+0x110>
     ce0:	2000      	movs	r0, #0
     ce2:	e021      	b.n	d28 <_sercom_get_default_pad+0x110>
     ce4:	4824      	ldr	r0, [pc, #144]	; (d78 <_sercom_get_default_pad+0x160>)
     ce6:	e01f      	b.n	d28 <_sercom_get_default_pad+0x110>
     ce8:	4824      	ldr	r0, [pc, #144]	; (d7c <_sercom_get_default_pad+0x164>)
     cea:	e01d      	b.n	d28 <_sercom_get_default_pad+0x110>
     cec:	2901      	cmp	r1, #1
     cee:	d006      	beq.n	cfe <_sercom_get_default_pad+0xe6>
     cf0:	2900      	cmp	r1, #0
     cf2:	d018      	beq.n	d26 <_sercom_get_default_pad+0x10e>
     cf4:	2902      	cmp	r1, #2
     cf6:	d006      	beq.n	d06 <_sercom_get_default_pad+0xee>
     cf8:	2903      	cmp	r1, #3
     cfa:	d006      	beq.n	d0a <_sercom_get_default_pad+0xf2>
     cfc:	e001      	b.n	d02 <_sercom_get_default_pad+0xea>
     cfe:	4820      	ldr	r0, [pc, #128]	; (d80 <_sercom_get_default_pad+0x168>)
     d00:	e012      	b.n	d28 <_sercom_get_default_pad+0x110>
     d02:	2000      	movs	r0, #0
     d04:	e010      	b.n	d28 <_sercom_get_default_pad+0x110>
     d06:	481f      	ldr	r0, [pc, #124]	; (d84 <_sercom_get_default_pad+0x16c>)
     d08:	e00e      	b.n	d28 <_sercom_get_default_pad+0x110>
     d0a:	481f      	ldr	r0, [pc, #124]	; (d88 <_sercom_get_default_pad+0x170>)
     d0c:	e00c      	b.n	d28 <_sercom_get_default_pad+0x110>
     d0e:	2000      	movs	r0, #0
     d10:	e00a      	b.n	d28 <_sercom_get_default_pad+0x110>
     d12:	481e      	ldr	r0, [pc, #120]	; (d8c <_sercom_get_default_pad+0x174>)
     d14:	e008      	b.n	d28 <_sercom_get_default_pad+0x110>
     d16:	2003      	movs	r0, #3
     d18:	e006      	b.n	d28 <_sercom_get_default_pad+0x110>
     d1a:	481d      	ldr	r0, [pc, #116]	; (d90 <_sercom_get_default_pad+0x178>)
     d1c:	e004      	b.n	d28 <_sercom_get_default_pad+0x110>
     d1e:	481d      	ldr	r0, [pc, #116]	; (d94 <_sercom_get_default_pad+0x17c>)
     d20:	e002      	b.n	d28 <_sercom_get_default_pad+0x110>
     d22:	481d      	ldr	r0, [pc, #116]	; (d98 <_sercom_get_default_pad+0x180>)
     d24:	e000      	b.n	d28 <_sercom_get_default_pad+0x110>
     d26:	481d      	ldr	r0, [pc, #116]	; (d9c <_sercom_get_default_pad+0x184>)
     d28:	4770      	bx	lr
     d2a:	46c0      	nop			; (mov r8, r8)
     d2c:	42001000 	.word	0x42001000
     d30:	42000800 	.word	0x42000800
     d34:	42000c00 	.word	0x42000c00
     d38:	42001800 	.word	0x42001800
     d3c:	42001c00 	.word	0x42001c00
     d40:	42001400 	.word	0x42001400
     d44:	00050003 	.word	0x00050003
     d48:	00060003 	.word	0x00060003
     d4c:	00070003 	.word	0x00070003
     d50:	00010003 	.word	0x00010003
     d54:	001e0003 	.word	0x001e0003
     d58:	001f0003 	.word	0x001f0003
     d5c:	00090003 	.word	0x00090003
     d60:	000a0003 	.word	0x000a0003
     d64:	000b0003 	.word	0x000b0003
     d68:	00110003 	.word	0x00110003
     d6c:	00120003 	.word	0x00120003
     d70:	00130003 	.word	0x00130003
     d74:	000d0003 	.word	0x000d0003
     d78:	000e0003 	.word	0x000e0003
     d7c:	000f0003 	.word	0x000f0003
     d80:	00170003 	.word	0x00170003
     d84:	00180003 	.word	0x00180003
     d88:	00190003 	.word	0x00190003
     d8c:	00040003 	.word	0x00040003
     d90:	00080003 	.word	0x00080003
     d94:	00100003 	.word	0x00100003
     d98:	000c0003 	.word	0x000c0003
     d9c:	00160003 	.word	0x00160003

00000da0 <_sercom_get_sercom_inst_index>:
     da0:	b530      	push	{r4, r5, lr}
     da2:	b087      	sub	sp, #28
     da4:	4b0c      	ldr	r3, [pc, #48]	; (dd8 <_sercom_get_sercom_inst_index+0x38>)
     da6:	466a      	mov	r2, sp
     da8:	cb32      	ldmia	r3!, {r1, r4, r5}
     daa:	c232      	stmia	r2!, {r1, r4, r5}
     dac:	cb32      	ldmia	r3!, {r1, r4, r5}
     dae:	c232      	stmia	r2!, {r1, r4, r5}
     db0:	9b00      	ldr	r3, [sp, #0]
     db2:	4283      	cmp	r3, r0
     db4:	d006      	beq.n	dc4 <_sercom_get_sercom_inst_index+0x24>
     db6:	2301      	movs	r3, #1
     db8:	009a      	lsls	r2, r3, #2
     dba:	4669      	mov	r1, sp
     dbc:	5852      	ldr	r2, [r2, r1]
     dbe:	4282      	cmp	r2, r0
     dc0:	d103      	bne.n	dca <_sercom_get_sercom_inst_index+0x2a>
     dc2:	e000      	b.n	dc6 <_sercom_get_sercom_inst_index+0x26>
     dc4:	2300      	movs	r3, #0
     dc6:	b2d8      	uxtb	r0, r3
     dc8:	e003      	b.n	dd2 <_sercom_get_sercom_inst_index+0x32>
     dca:	3301      	adds	r3, #1
     dcc:	2b06      	cmp	r3, #6
     dce:	d1f3      	bne.n	db8 <_sercom_get_sercom_inst_index+0x18>
     dd0:	2000      	movs	r0, #0
     dd2:	b007      	add	sp, #28
     dd4:	bd30      	pop	{r4, r5, pc}
     dd6:	46c0      	nop			; (mov r8, r8)
     dd8:	00005640 	.word	0x00005640

00000ddc <_sercom_default_handler>:
     ddc:	4770      	bx	lr
     dde:	46c0      	nop			; (mov r8, r8)

00000de0 <_sercom_set_handler>:
     de0:	b5f0      	push	{r4, r5, r6, r7, lr}
     de2:	4b0a      	ldr	r3, [pc, #40]	; (e0c <_sercom_set_handler+0x2c>)
     de4:	781b      	ldrb	r3, [r3, #0]
     de6:	2b00      	cmp	r3, #0
     de8:	d10c      	bne.n	e04 <_sercom_set_handler+0x24>
     dea:	4f09      	ldr	r7, [pc, #36]	; (e10 <_sercom_set_handler+0x30>)
     dec:	4e09      	ldr	r6, [pc, #36]	; (e14 <_sercom_set_handler+0x34>)
     dee:	4d0a      	ldr	r5, [pc, #40]	; (e18 <_sercom_set_handler+0x38>)
     df0:	2400      	movs	r4, #0
     df2:	51de      	str	r6, [r3, r7]
     df4:	195a      	adds	r2, r3, r5
     df6:	6014      	str	r4, [r2, #0]
     df8:	3304      	adds	r3, #4
     dfa:	2b18      	cmp	r3, #24
     dfc:	d1f9      	bne.n	df2 <_sercom_set_handler+0x12>
     dfe:	2201      	movs	r2, #1
     e00:	4b02      	ldr	r3, [pc, #8]	; (e0c <_sercom_set_handler+0x2c>)
     e02:	701a      	strb	r2, [r3, #0]
     e04:	0080      	lsls	r0, r0, #2
     e06:	4b02      	ldr	r3, [pc, #8]	; (e10 <_sercom_set_handler+0x30>)
     e08:	50c1      	str	r1, [r0, r3]
     e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e0c:	20000066 	.word	0x20000066
     e10:	20000068 	.word	0x20000068
     e14:	00000ddd 	.word	0x00000ddd
     e18:	200001bc 	.word	0x200001bc

00000e1c <_sercom_get_interrupt_vector>:
     e1c:	b510      	push	{r4, lr}
     e1e:	b082      	sub	sp, #8
     e20:	1c04      	adds	r4, r0, #0
     e22:	4668      	mov	r0, sp
     e24:	4905      	ldr	r1, [pc, #20]	; (e3c <_sercom_get_interrupt_vector+0x20>)
     e26:	2206      	movs	r2, #6
     e28:	4b05      	ldr	r3, [pc, #20]	; (e40 <_sercom_get_interrupt_vector+0x24>)
     e2a:	4798      	blx	r3
     e2c:	1c20      	adds	r0, r4, #0
     e2e:	4b05      	ldr	r3, [pc, #20]	; (e44 <_sercom_get_interrupt_vector+0x28>)
     e30:	4798      	blx	r3
     e32:	466b      	mov	r3, sp
     e34:	5618      	ldrsb	r0, [r3, r0]
     e36:	b002      	add	sp, #8
     e38:	bd10      	pop	{r4, pc}
     e3a:	46c0      	nop			; (mov r8, r8)
     e3c:	00005658 	.word	0x00005658
     e40:	000054c5 	.word	0x000054c5
     e44:	00000da1 	.word	0x00000da1

00000e48 <SERCOM0_Handler>:
     e48:	b508      	push	{r3, lr}
     e4a:	4b02      	ldr	r3, [pc, #8]	; (e54 <SERCOM0_Handler+0xc>)
     e4c:	681b      	ldr	r3, [r3, #0]
     e4e:	2000      	movs	r0, #0
     e50:	4798      	blx	r3
     e52:	bd08      	pop	{r3, pc}
     e54:	20000068 	.word	0x20000068

00000e58 <SERCOM1_Handler>:
     e58:	b508      	push	{r3, lr}
     e5a:	4b02      	ldr	r3, [pc, #8]	; (e64 <SERCOM1_Handler+0xc>)
     e5c:	685b      	ldr	r3, [r3, #4]
     e5e:	2001      	movs	r0, #1
     e60:	4798      	blx	r3
     e62:	bd08      	pop	{r3, pc}
     e64:	20000068 	.word	0x20000068

00000e68 <SERCOM2_Handler>:
     e68:	b508      	push	{r3, lr}
     e6a:	4b02      	ldr	r3, [pc, #8]	; (e74 <SERCOM2_Handler+0xc>)
     e6c:	689b      	ldr	r3, [r3, #8]
     e6e:	2002      	movs	r0, #2
     e70:	4798      	blx	r3
     e72:	bd08      	pop	{r3, pc}
     e74:	20000068 	.word	0x20000068

00000e78 <SERCOM3_Handler>:
     e78:	b508      	push	{r3, lr}
     e7a:	4b02      	ldr	r3, [pc, #8]	; (e84 <SERCOM3_Handler+0xc>)
     e7c:	68db      	ldr	r3, [r3, #12]
     e7e:	2003      	movs	r0, #3
     e80:	4798      	blx	r3
     e82:	bd08      	pop	{r3, pc}
     e84:	20000068 	.word	0x20000068

00000e88 <SERCOM4_Handler>:
     e88:	b508      	push	{r3, lr}
     e8a:	4b02      	ldr	r3, [pc, #8]	; (e94 <SERCOM4_Handler+0xc>)
     e8c:	691b      	ldr	r3, [r3, #16]
     e8e:	2004      	movs	r0, #4
     e90:	4798      	blx	r3
     e92:	bd08      	pop	{r3, pc}
     e94:	20000068 	.word	0x20000068

00000e98 <SERCOM5_Handler>:
     e98:	b508      	push	{r3, lr}
     e9a:	4b02      	ldr	r3, [pc, #8]	; (ea4 <SERCOM5_Handler+0xc>)
     e9c:	695b      	ldr	r3, [r3, #20]
     e9e:	2005      	movs	r0, #5
     ea0:	4798      	blx	r3
     ea2:	bd08      	pop	{r3, pc}
     ea4:	20000068 	.word	0x20000068

00000ea8 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
     eaa:	b08b      	sub	sp, #44	; 0x2c
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     eac:	6001      	str	r1, [r0, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     eae:	680c      	ldr	r4, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
     eb0:	231c      	movs	r3, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     eb2:	07a4      	lsls	r4, r4, #30
     eb4:	d500      	bpl.n	eb8 <spi_init+0x10>
     eb6:	e0d1      	b.n	105c <spi_init+0x1b4>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     eb8:	680c      	ldr	r4, [r1, #0]
		return STATUS_BUSY;
     eba:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     ebc:	07e4      	lsls	r4, r4, #31
     ebe:	d500      	bpl.n	ec2 <spi_init+0x1a>
     ec0:	e0cc      	b.n	105c <spi_init+0x1b4>
     ec2:	1c16      	adds	r6, r2, #0
     ec4:	1c0c      	adds	r4, r1, #0
     ec6:	1c05      	adds	r5, r0, #0
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     ec8:	1c08      	adds	r0, r1, #0
     eca:	4b66      	ldr	r3, [pc, #408]	; (1064 <spi_init+0x1bc>)
     ecc:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     ece:	4966      	ldr	r1, [pc, #408]	; (1068 <spi_init+0x1c0>)
     ed0:	6a0a      	ldr	r2, [r1, #32]
	}
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     ed2:	1c87      	adds	r7, r0, #2
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     ed4:	2301      	movs	r3, #1
     ed6:	40bb      	lsls	r3, r7
     ed8:	4313      	orrs	r3, r2
     eda:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     edc:	a909      	add	r1, sp, #36	; 0x24
     ede:	2720      	movs	r7, #32
     ee0:	5df3      	ldrb	r3, [r6, r7]
     ee2:	700b      	strb	r3, [r1, #0]
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     ee4:	300d      	adds	r0, #13

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     ee6:	b2c3      	uxtb	r3, r0
     ee8:	9301      	str	r3, [sp, #4]
     eea:	1c18      	adds	r0, r3, #0
     eec:	4b5f      	ldr	r3, [pc, #380]	; (106c <spi_init+0x1c4>)
     eee:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     ef0:	9801      	ldr	r0, [sp, #4]
     ef2:	4b5f      	ldr	r3, [pc, #380]	; (1070 <spi_init+0x1c8>)
     ef4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     ef6:	5df0      	ldrb	r0, [r6, r7]
     ef8:	2100      	movs	r1, #0
     efa:	4b5e      	ldr	r3, [pc, #376]	; (1074 <spi_init+0x1cc>)
     efc:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     efe:	7833      	ldrb	r3, [r6, #0]
     f00:	2b01      	cmp	r3, #1
     f02:	d103      	bne.n	f0c <spi_init+0x64>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     f04:	6822      	ldr	r2, [r4, #0]
     f06:	330b      	adds	r3, #11
     f08:	4313      	orrs	r3, r2
     f0a:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     f0c:	7833      	ldrb	r3, [r6, #0]
     f0e:	2b00      	cmp	r3, #0
     f10:	d179      	bne.n	1006 <spi_init+0x15e>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
     f12:	6822      	ldr	r2, [r4, #0]
     f14:	3308      	adds	r3, #8
     f16:	4313      	orrs	r3, r2
     f18:	6023      	str	r3, [r4, #0]
     f1a:	e074      	b.n	1006 <spi_init+0x15e>

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     f1c:	2200      	movs	r2, #0
     f1e:	ab04      	add	r3, sp, #16
     f20:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
     f22:	6a73      	ldr	r3, [r6, #36]	; 0x24
     f24:	9305      	str	r3, [sp, #20]
     f26:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     f28:	9306      	str	r3, [sp, #24]
     f2a:	6af3      	ldr	r3, [r6, #44]	; 0x2c
     f2c:	9307      	str	r3, [sp, #28]
     f2e:	6b33      	ldr	r3, [r6, #48]	; 0x30
     f30:	9308      	str	r3, [sp, #32]
     f32:	2400      	movs	r4, #0
     f34:	b2e1      	uxtb	r1, r4
     f36:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     f38:	aa05      	add	r2, sp, #20
     f3a:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     f3c:	2800      	cmp	r0, #0
     f3e:	d102      	bne.n	f46 <spi_init+0x9e>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     f40:	1c38      	adds	r0, r7, #0
     f42:	4b4d      	ldr	r3, [pc, #308]	; (1078 <spi_init+0x1d0>)
     f44:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
     f46:	1c43      	adds	r3, r0, #1
     f48:	d006      	beq.n	f58 <spi_init+0xb0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     f4a:	ab02      	add	r3, sp, #8
     f4c:	7218      	strb	r0, [r3, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     f4e:	0c00      	lsrs	r0, r0, #16
     f50:	b2c0      	uxtb	r0, r0
     f52:	a904      	add	r1, sp, #16
     f54:	4b49      	ldr	r3, [pc, #292]	; (107c <spi_init+0x1d4>)
     f56:	4798      	blx	r3
     f58:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     f5a:	2c04      	cmp	r4, #4
     f5c:	d1ea      	bne.n	f34 <spi_init+0x8c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     f5e:	7833      	ldrb	r3, [r6, #0]
     f60:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
     f62:	7c33      	ldrb	r3, [r6, #16]
     f64:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
     f66:	7cb3      	ldrb	r3, [r6, #18]
     f68:	71eb      	strb	r3, [r5, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     f6a:	2200      	movs	r2, #0
     f6c:	ab02      	add	r3, sp, #8
     f6e:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     f70:	7833      	ldrb	r3, [r6, #0]
     f72:	2b01      	cmp	r3, #1
     f74:	d113      	bne.n	f9e <spi_init+0xf6>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     f76:	6828      	ldr	r0, [r5, #0]
     f78:	4b3a      	ldr	r3, [pc, #232]	; (1064 <spi_init+0x1bc>)
     f7a:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     f7c:	300d      	adds	r0, #13
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     f7e:	b2c0      	uxtb	r0, r0
     f80:	4b3f      	ldr	r3, [pc, #252]	; (1080 <spi_init+0x1d8>)
     f82:	4798      	blx	r3
     f84:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     f86:	6970      	ldr	r0, [r6, #20]
     f88:	ab02      	add	r3, sp, #8
     f8a:	1d9a      	adds	r2, r3, #6
     f8c:	4b3d      	ldr	r3, [pc, #244]	; (1084 <spi_init+0x1dc>)
     f8e:	4798      	blx	r3
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     f90:	2317      	movs	r3, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     f92:	2800      	cmp	r0, #0
     f94:	d162      	bne.n	105c <spi_init+0x1b4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     f96:	ab02      	add	r3, sp, #8
     f98:	3306      	adds	r3, #6
     f9a:	781b      	ldrb	r3, [r3, #0]
     f9c:	72bb      	strb	r3, [r7, #10]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     f9e:	7833      	ldrb	r3, [r6, #0]
     fa0:	2b00      	cmp	r3, #0
     fa2:	d10e      	bne.n	fc2 <spi_init+0x11a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
     fa4:	6972      	ldr	r2, [r6, #20]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
     fa6:	8b30      	ldrh	r0, [r6, #24]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     fa8:	6979      	ldr	r1, [r7, #20]
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
     faa:	7ef3      	ldrb	r3, [r6, #27]
     fac:	041b      	lsls	r3, r3, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
     fae:	7eb4      	ldrb	r4, [r6, #26]
     fb0:	4323      	orrs	r3, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     fb2:	430b      	orrs	r3, r1
     fb4:	617b      	str	r3, [r7, #20]
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
     fb6:	7f33      	ldrb	r3, [r6, #28]
     fb8:	2b00      	cmp	r3, #0
     fba:	d004      	beq.n	fc6 <spi_init+0x11e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
     fbc:	2340      	movs	r3, #64	; 0x40
     fbe:	4318      	orrs	r0, r3
     fc0:	e001      	b.n	fc6 <spi_init+0x11e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
     fc2:	2000      	movs	r0, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
     fc4:	2200      	movs	r2, #0
     fc6:	68b3      	ldr	r3, [r6, #8]
     fc8:	6871      	ldr	r1, [r6, #4]
     fca:	430b      	orrs	r3, r1
     fcc:	68f1      	ldr	r1, [r6, #12]
     fce:	430b      	orrs	r3, r1

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     fd0:	4313      	orrs	r3, r2

	/* Set SPI character size */
	ctrlb |= config->character_size;
     fd2:	7c31      	ldrb	r1, [r6, #16]
     fd4:	1c02      	adds	r2, r0, #0
     fd6:	430a      	orrs	r2, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     fd8:	7c71      	ldrb	r1, [r6, #17]
     fda:	2900      	cmp	r1, #0
     fdc:	d103      	bne.n	fe6 <spi_init+0x13e>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     fde:	492a      	ldr	r1, [pc, #168]	; (1088 <spi_init+0x1e0>)
     fe0:	7889      	ldrb	r1, [r1, #2]
     fe2:	0789      	lsls	r1, r1, #30
     fe4:	d501      	bpl.n	fea <spi_init+0x142>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     fe6:	2180      	movs	r1, #128	; 0x80
     fe8:	430b      	orrs	r3, r1
	}

	if (config->receiver_enable) {
     fea:	7cb1      	ldrb	r1, [r6, #18]
     fec:	2900      	cmp	r1, #0
     fee:	d002      	beq.n	ff6 <spi_init+0x14e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     ff0:	2180      	movs	r1, #128	; 0x80
     ff2:	0289      	lsls	r1, r1, #10
     ff4:	430a      	orrs	r2, r1
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     ff6:	6839      	ldr	r1, [r7, #0]
     ff8:	430b      	orrs	r3, r1
     ffa:	603b      	str	r3, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     ffc:	687b      	ldr	r3, [r7, #4]
     ffe:	431a      	orrs	r2, r3
    1000:	607a      	str	r2, [r7, #4]

	return STATUS_OK;
    1002:	2300      	movs	r3, #0
    1004:	e02a      	b.n	105c <spi_init+0x1b4>
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    1006:	2300      	movs	r3, #0
    1008:	60eb      	str	r3, [r5, #12]
    100a:	612b      	str	r3, [r5, #16]
    100c:	616b      	str	r3, [r5, #20]
    100e:	61ab      	str	r3, [r5, #24]
    1010:	61eb      	str	r3, [r5, #28]
	}
	module->tx_buffer_ptr              = NULL;
    1012:	626b      	str	r3, [r5, #36]	; 0x24
	module->rx_buffer_ptr              = NULL;
    1014:	622b      	str	r3, [r5, #32]
	module->remaining_tx_buffer_length = 0x0000;
    1016:	2400      	movs	r4, #0
    1018:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->remaining_rx_buffer_length = 0x0000;
    101a:	852b      	strh	r3, [r5, #40]	; 0x28
	module->registered_callback        = 0x00;
    101c:	332e      	adds	r3, #46	; 0x2e
    101e:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    1020:	3301      	adds	r3, #1
    1022:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    1024:	3301      	adds	r3, #1
    1026:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    1028:	3b2d      	subs	r3, #45	; 0x2d
    102a:	722b      	strb	r3, [r5, #8]
	module->locked                     = false;
    102c:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    102e:	6828      	ldr	r0, [r5, #0]
    1030:	4b0c      	ldr	r3, [pc, #48]	; (1064 <spi_init+0x1bc>)
    1032:	4798      	blx	r3
    1034:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    1036:	4915      	ldr	r1, [pc, #84]	; (108c <spi_init+0x1e4>)
    1038:	4b15      	ldr	r3, [pc, #84]	; (1090 <spi_init+0x1e8>)
    103a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    103c:	00bf      	lsls	r7, r7, #2
    103e:	4b15      	ldr	r3, [pc, #84]	; (1094 <spi_init+0x1ec>)
    1040:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1042:	682f      	ldr	r7, [r5, #0]
    1044:	ab04      	add	r3, sp, #16
    1046:	2280      	movs	r2, #128	; 0x80
    1048:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    104a:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    104c:	3a7f      	subs	r2, #127	; 0x7f
    104e:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1050:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    1052:	7833      	ldrb	r3, [r6, #0]
    1054:	2b00      	cmp	r3, #0
    1056:	d100      	bne.n	105a <spi_init+0x1b2>
    1058:	e760      	b.n	f1c <spi_init+0x74>
    105a:	e762      	b.n	f22 <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    105c:	1c18      	adds	r0, r3, #0
    105e:	b00b      	add	sp, #44	; 0x2c
    1060:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1062:	46c0      	nop			; (mov r8, r8)
    1064:	00000da1 	.word	0x00000da1
    1068:	40000400 	.word	0x40000400
    106c:	00001c29 	.word	0x00001c29
    1070:	00001b9d 	.word	0x00001b9d
    1074:	00000bcd 	.word	0x00000bcd
    1078:	00000c19 	.word	0x00000c19
    107c:	00001d21 	.word	0x00001d21
    1080:	00001c45 	.word	0x00001c45
    1084:	000009dd 	.word	0x000009dd
    1088:	41002000 	.word	0x41002000
    108c:	000011e1 	.word	0x000011e1
    1090:	00000de1 	.word	0x00000de1
    1094:	200001bc 	.word	0x200001bc

00001098 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    1098:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    109a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    109c:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    109e:	2c01      	cmp	r4, #1
    10a0:	d16c      	bne.n	117c <spi_select_slave+0xe4>
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
#  endif
	{
		if (select) {
    10a2:	2a00      	cmp	r2, #0
    10a4:	d05a      	beq.n	115c <spi_select_slave+0xc4>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    10a6:	784b      	ldrb	r3, [r1, #1]
    10a8:	2b00      	cmp	r3, #0
    10aa:	d046      	beq.n	113a <spi_select_slave+0xa2>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    10ac:	6803      	ldr	r3, [r0, #0]
    10ae:	7b9b      	ldrb	r3, [r3, #14]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    10b0:	07db      	lsls	r3, r3, #31
    10b2:	d410      	bmi.n	10d6 <spi_select_slave+0x3e>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    10b4:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    10b6:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    10b8:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    10ba:	2900      	cmp	r1, #0
    10bc:	d104      	bne.n	10c8 <spi_select_slave+0x30>
		return &(ports[port_index]->Group[group_index]);
    10be:	095a      	lsrs	r2, r3, #5
    10c0:	01d2      	lsls	r2, r2, #7
    10c2:	492f      	ldr	r1, [pc, #188]	; (1180 <spi_select_slave+0xe8>)
    10c4:	468c      	mov	ip, r1
    10c6:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    10c8:	211f      	movs	r1, #31
    10ca:	400b      	ands	r3, r1
    10cc:	391e      	subs	r1, #30
    10ce:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    10d0:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    10d2:	2305      	movs	r3, #5
    10d4:	e052      	b.n	117c <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    10d6:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    10d8:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    10da:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    10dc:	2c00      	cmp	r4, #0
    10de:	d104      	bne.n	10ea <spi_select_slave+0x52>
		return &(ports[port_index]->Group[group_index]);
    10e0:	095a      	lsrs	r2, r3, #5
    10e2:	01d2      	lsls	r2, r2, #7
    10e4:	4c26      	ldr	r4, [pc, #152]	; (1180 <spi_select_slave+0xe8>)
    10e6:	46a4      	mov	ip, r4
    10e8:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    10ea:	241f      	movs	r4, #31
    10ec:	4023      	ands	r3, r4
    10ee:	3c1e      	subs	r4, #30
    10f0:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    10f2:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    10f4:	788a      	ldrb	r2, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    10f6:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    10f8:	7b99      	ldrb	r1, [r3, #14]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    10fa:	07c9      	lsls	r1, r1, #31
    10fc:	d500      	bpl.n	1100 <spi_select_slave+0x68>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    10fe:	831a      	strh	r2, [r3, #24]

				if (!(module->receiver_enabled)) {
    1100:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1102:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    1104:	2a00      	cmp	r2, #0
    1106:	d139      	bne.n	117c <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1108:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    110a:	2104      	movs	r1, #4
    110c:	7b93      	ldrb	r3, [r2, #14]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    110e:	420b      	tst	r3, r1
    1110:	d0fc      	beq.n	110c <spi_select_slave+0x74>
    1112:	7b91      	ldrb	r1, [r2, #14]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1114:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1116:	0749      	lsls	r1, r1, #29
    1118:	d530      	bpl.n	117c <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    111a:	8a13      	ldrh	r3, [r2, #16]
    111c:	075b      	lsls	r3, r3, #29
    111e:	d503      	bpl.n	1128 <spi_select_slave+0x90>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1120:	8a11      	ldrh	r1, [r2, #16]
    1122:	2304      	movs	r3, #4
    1124:	430b      	orrs	r3, r1
    1126:	8213      	strh	r3, [r2, #16]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1128:	7983      	ldrb	r3, [r0, #6]
    112a:	2b01      	cmp	r3, #1
    112c:	d102      	bne.n	1134 <spi_select_slave+0x9c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    112e:	8b13      	ldrh	r3, [r2, #24]
    1130:	2300      	movs	r3, #0
    1132:	e023      	b.n	117c <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1134:	8b13      	ldrh	r3, [r2, #24]
    1136:	2300      	movs	r3, #0
    1138:	e020      	b.n	117c <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    113a:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    113c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    113e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1140:	2900      	cmp	r1, #0
    1142:	d104      	bne.n	114e <spi_select_slave+0xb6>
		return &(ports[port_index]->Group[group_index]);
    1144:	095a      	lsrs	r2, r3, #5
    1146:	01d2      	lsls	r2, r2, #7
    1148:	490d      	ldr	r1, [pc, #52]	; (1180 <spi_select_slave+0xe8>)
    114a:	468c      	mov	ip, r1
    114c:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    114e:	211f      	movs	r1, #31
    1150:	400b      	ands	r3, r1
    1152:	391e      	subs	r1, #30
    1154:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1156:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1158:	2300      	movs	r3, #0
    115a:	e00f      	b.n	117c <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    115c:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    115e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1160:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1162:	2900      	cmp	r1, #0
    1164:	d104      	bne.n	1170 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    1166:	095a      	lsrs	r2, r3, #5
    1168:	01d2      	lsls	r2, r2, #7
    116a:	4905      	ldr	r1, [pc, #20]	; (1180 <spi_select_slave+0xe8>)
    116c:	468c      	mov	ip, r1
    116e:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1170:	211f      	movs	r1, #31
    1172:	400b      	ands	r3, r1
    1174:	391e      	subs	r1, #30
    1176:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1178:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    117a:	2300      	movs	r3, #0
}
    117c:	1c18      	adds	r0, r3, #0
    117e:	bd10      	pop	{r4, pc}
    1180:	41004400 	.word	0x41004400

00001184 <spi_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1184:	1c93      	adds	r3, r2, #2
    1186:	009b      	lsls	r3, r3, #2
    1188:	18c3      	adds	r3, r0, r3
    118a:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback |= (1 << callback_type);
    118c:	2301      	movs	r3, #1
    118e:	4093      	lsls	r3, r2
    1190:	1c1a      	adds	r2, r3, #0
    1192:	212e      	movs	r1, #46	; 0x2e
    1194:	5c43      	ldrb	r3, [r0, r1]
    1196:	431a      	orrs	r2, r3
    1198:	5442      	strb	r2, [r0, r1]
}
    119a:	4770      	bx	lr

0000119c <spi_transceive_buffer_job>:
enum status_code spi_transceive_buffer_job(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint8_t *rx_data,
		uint16_t length)
{
    119c:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    119e:	2417      	movs	r4, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    11a0:	2b00      	cmp	r3, #0
    11a2:	d01a      	beq.n	11da <spi_transceive_buffer_job+0x3e>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    11a4:	79c5      	ldrb	r5, [r0, #7]
		return STATUS_ERR_DENIED;
    11a6:	3405      	adds	r4, #5

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    11a8:	2d00      	cmp	r5, #0
    11aa:	d016      	beq.n	11da <spi_transceive_buffer_job+0x3e>
		return STATUS_ERR_DENIED;
	}

	/* Check if the SPI is busy transmitting or slave waiting for TXC*/
	if (module->status == STATUS_BUSY) {
    11ac:	3414      	adds	r4, #20
    11ae:	5d04      	ldrb	r4, [r0, r4]
    11b0:	b2e4      	uxtb	r4, r4
    11b2:	2c05      	cmp	r4, #5
    11b4:	d011      	beq.n	11da <spi_transceive_buffer_job+0x3e>
{
	Assert(module);
	Assert(tx_data);

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    11b6:	8583      	strh	r3, [r0, #44]	; 0x2c
	module->remaining_rx_buffer_length = length;
    11b8:	8503      	strh	r3, [r0, #40]	; 0x28
	module->rx_buffer_ptr = rx_data;
    11ba:	6202      	str	r2, [r0, #32]
	module->tx_buffer_ptr = tx_data;
    11bc:	6241      	str	r1, [r0, #36]	; 0x24
	module->status = STATUS_BUSY;
    11be:	2205      	movs	r2, #5
    11c0:	2330      	movs	r3, #48	; 0x30
    11c2:	54c2      	strb	r2, [r0, r3]

	module->dir = SPI_DIRECTION_BOTH;
    11c4:	3b2e      	subs	r3, #46	; 0x2e
    11c6:	7203      	strb	r3, [r0, #8]

	/* Get a pointer to the hardware module instance */
	SercomSpi *const hw = &(module->hw->SPI);
    11c8:	6803      	ldr	r3, [r0, #0]

	/* Enable the Data Register Empty and RX Complete Interrupt */
	hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
    11ca:	735a      	strb	r2, [r3, #13]
			SPI_INTERRUPT_FLAG_RX_COMPLETE);

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    11cc:	7942      	ldrb	r2, [r0, #5]
	}

	/* Issue internal transceive */
	_spi_transceive_buffer(module, tx_data, rx_data, length);

	return STATUS_OK;
    11ce:	2400      	movs	r4, #0
	/* Enable the Data Register Empty and RX Complete Interrupt */
	hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
			SPI_INTERRUPT_FLAG_RX_COMPLETE);

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    11d0:	2a00      	cmp	r2, #0
    11d2:	d102      	bne.n	11da <spi_transceive_buffer_job+0x3e>
		/* Clear TXC flag if set */
		hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    11d4:	3202      	adds	r2, #2
    11d6:	739a      	strb	r2, [r3, #14]
		/* Enable transmit complete interrupt for slave */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    11d8:	735a      	strb	r2, [r3, #13]

	/* Issue internal transceive */
	_spi_transceive_buffer(module, tx_data, rx_data, length);

	return STATUS_OK;
}
    11da:	1c20      	adds	r0, r4, #0
    11dc:	bd30      	pop	{r4, r5, pc}
    11de:	46c0      	nop			; (mov r8, r8)

000011e0 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    11e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    11e2:	0080      	lsls	r0, r0, #2
    11e4:	4b70      	ldr	r3, [pc, #448]	; (13a8 <_spi_interrupt_handler+0x1c8>)
    11e6:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    11e8:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    11ea:	232e      	movs	r3, #46	; 0x2e

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    11ec:	5ce3      	ldrb	r3, [r4, r3]
    11ee:	222f      	movs	r2, #47	; 0x2f
    11f0:	5ca7      	ldrb	r7, [r4, r2]
    11f2:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    11f4:	7bb3      	ldrb	r3, [r6, #14]
	interrupt_status &= spi_hw->INTENSET.reg;
    11f6:	7b75      	ldrb	r5, [r6, #13]
    11f8:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    11fa:	07eb      	lsls	r3, r5, #31
    11fc:	d543      	bpl.n	1286 <_spi_interrupt_handler+0xa6>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    11fe:	7963      	ldrb	r3, [r4, #5]
    1200:	2b01      	cmp	r3, #1
    1202:	d116      	bne.n	1232 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    1204:	7a23      	ldrb	r3, [r4, #8]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1206:	2b00      	cmp	r3, #0
    1208:	d10f      	bne.n	122a <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    120a:	4b68      	ldr	r3, [pc, #416]	; (13ac <_spi_interrupt_handler+0x1cc>)
    120c:	881b      	ldrh	r3, [r3, #0]
    120e:	8333      	strh	r3, [r6, #24]

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    1210:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    1212:	3b01      	subs	r3, #1
    1214:	b29b      	uxth	r3, r3
    1216:	8563      	strh	r3, [r4, #42]	; 0x2a
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    1218:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    121a:	b29b      	uxth	r3, r3
    121c:	2b00      	cmp	r3, #0
    121e:	d101      	bne.n	1224 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1220:	3301      	adds	r3, #1
    1222:	7333      	strb	r3, [r6, #12]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1224:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    1226:	2b01      	cmp	r3, #1
    1228:	d103      	bne.n	1232 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    122a:	7a23      	ldrb	r3, [r4, #8]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    122c:	2b00      	cmp	r3, #0
    122e:	d105      	bne.n	123c <_spi_interrupt_handler+0x5c>
    1230:	e029      	b.n	1286 <_spi_interrupt_handler+0xa6>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1232:	2b00      	cmp	r3, #0
    1234:	d127      	bne.n	1286 <_spi_interrupt_handler+0xa6>
			(module->dir != SPI_DIRECTION_READ))
    1236:	7a23      	ldrb	r3, [r4, #8]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1238:	2b00      	cmp	r3, #0
    123a:	d024      	beq.n	1286 <_spi_interrupt_handler+0xa6>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    123c:	6820      	ldr	r0, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    123e:	6a61      	ldr	r1, [r4, #36]	; 0x24
    1240:	780b      	ldrb	r3, [r1, #0]
    1242:	b2da      	uxtb	r2, r3
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    1244:	1c4b      	adds	r3, r1, #1
    1246:	6263      	str	r3, [r4, #36]	; 0x24

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1248:	79a3      	ldrb	r3, [r4, #6]
    124a:	2b01      	cmp	r3, #1
    124c:	d001      	beq.n	1252 <_spi_interrupt_handler+0x72>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    124e:	b293      	uxth	r3, r2
    1250:	e004      	b.n	125c <_spi_interrupt_handler+0x7c>
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    1252:	784b      	ldrb	r3, [r1, #1]
    1254:	021b      	lsls	r3, r3, #8
    1256:	4313      	orrs	r3, r2
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    1258:	3102      	adds	r1, #2
    125a:	6261      	str	r1, [r4, #36]	; 0x24
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    125c:	05db      	lsls	r3, r3, #23
    125e:	0ddb      	lsrs	r3, r3, #23
    1260:	8303      	strh	r3, [r0, #24]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    1262:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    1264:	3b01      	subs	r3, #1
    1266:	b29b      	uxth	r3, r3
    1268:	85a3      	strh	r3, [r4, #44]	; 0x2c
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    126a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    126c:	b29b      	uxth	r3, r3
    126e:	2b00      	cmp	r3, #0
    1270:	d109      	bne.n	1286 <_spi_interrupt_handler+0xa6>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1272:	3301      	adds	r3, #1
    1274:	7333      	strb	r3, [r6, #12]

				if (module->dir == SPI_DIRECTION_WRITE &&
    1276:	7a23      	ldrb	r3, [r4, #8]
    1278:	2b01      	cmp	r3, #1
    127a:	d104      	bne.n	1286 <_spi_interrupt_handler+0xa6>
    127c:	79e3      	ldrb	r3, [r4, #7]
    127e:	2b00      	cmp	r3, #0
    1280:	d101      	bne.n	1286 <_spi_interrupt_handler+0xa6>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1282:	3302      	adds	r3, #2
    1284:	7373      	strb	r3, [r6, #13]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    1286:	076b      	lsls	r3, r5, #29
    1288:	d561      	bpl.n	134e <_spi_interrupt_handler+0x16e>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    128a:	8a33      	ldrh	r3, [r6, #16]
    128c:	075b      	lsls	r3, r3, #29
    128e:	d514      	bpl.n	12ba <_spi_interrupt_handler+0xda>
			if (module->dir != SPI_DIRECTION_WRITE) {
    1290:	7a23      	ldrb	r3, [r4, #8]
    1292:	2b01      	cmp	r3, #1
    1294:	d00b      	beq.n	12ae <_spi_interrupt_handler+0xce>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    1296:	221e      	movs	r2, #30
    1298:	2330      	movs	r3, #48	; 0x30
    129a:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    129c:	3b2d      	subs	r3, #45	; 0x2d
    129e:	7223      	strb	r3, [r4, #8]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    12a0:	3302      	adds	r3, #2
    12a2:	7333      	strb	r3, [r6, #12]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    12a4:	073b      	lsls	r3, r7, #28
    12a6:	d502      	bpl.n	12ae <_spi_interrupt_handler+0xce>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    12a8:	1c20      	adds	r0, r4, #0
    12aa:	69a3      	ldr	r3, [r4, #24]
    12ac:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    12ae:	8b33      	ldrh	r3, [r6, #24]
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    12b0:	8a32      	ldrh	r2, [r6, #16]
    12b2:	2304      	movs	r3, #4
    12b4:	4313      	orrs	r3, r2
    12b6:	8233      	strh	r3, [r6, #16]
    12b8:	e049      	b.n	134e <_spi_interrupt_handler+0x16e>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    12ba:	7a23      	ldrb	r3, [r4, #8]
    12bc:	2b01      	cmp	r3, #1
    12be:	d116      	bne.n	12ee <_spi_interrupt_handler+0x10e>
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    12c0:	6823      	ldr	r3, [r4, #0]
    12c2:	8b1b      	ldrh	r3, [r3, #24]
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    12c4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    12c6:	3b01      	subs	r3, #1
    12c8:	b29b      	uxth	r3, r3
    12ca:	8563      	strh	r3, [r4, #42]	; 0x2a
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    12cc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    12ce:	b29b      	uxth	r3, r3
    12d0:	2b00      	cmp	r3, #0
    12d2:	d13c      	bne.n	134e <_spi_interrupt_handler+0x16e>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    12d4:	3304      	adds	r3, #4
    12d6:	7333      	strb	r3, [r6, #12]
					module->status = STATUS_OK;
    12d8:	2200      	movs	r2, #0
    12da:	332c      	adds	r3, #44	; 0x2c
    12dc:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    12de:	3b2d      	subs	r3, #45	; 0x2d
    12e0:	7223      	strb	r3, [r4, #8]
					/* Run callback if registered and enabled */
					if (callback_mask &
    12e2:	07fb      	lsls	r3, r7, #31
    12e4:	d533      	bpl.n	134e <_spi_interrupt_handler+0x16e>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    12e6:	1c20      	adds	r0, r4, #0
    12e8:	68e3      	ldr	r3, [r4, #12]
    12ea:	4798      	blx	r3
    12ec:	e02f      	b.n	134e <_spi_interrupt_handler+0x16e>
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    12ee:	6823      	ldr	r3, [r4, #0]
    12f0:	8b1b      	ldrh	r3, [r3, #24]
    12f2:	05db      	lsls	r3, r3, #23
    12f4:	0ddb      	lsrs	r3, r3, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    12f6:	b2da      	uxtb	r2, r3
    12f8:	6a21      	ldr	r1, [r4, #32]
    12fa:	700a      	strb	r2, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    12fc:	6a22      	ldr	r2, [r4, #32]
    12fe:	1c51      	adds	r1, r2, #1
    1300:	6221      	str	r1, [r4, #32]

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1302:	79a1      	ldrb	r1, [r4, #6]
    1304:	2901      	cmp	r1, #1
    1306:	d104      	bne.n	1312 <_spi_interrupt_handler+0x132>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    1308:	0a1b      	lsrs	r3, r3, #8
    130a:	7053      	strb	r3, [r2, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    130c:	6a23      	ldr	r3, [r4, #32]
    130e:	3301      	adds	r3, #1
    1310:	6223      	str	r3, [r4, #32]
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    1312:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1314:	3b01      	subs	r3, #1
    1316:	b29b      	uxth	r3, r3
    1318:	8523      	strh	r3, [r4, #40]	; 0x28
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    131a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    131c:	b29b      	uxth	r3, r3
    131e:	2b00      	cmp	r3, #0
    1320:	d115      	bne.n	134e <_spi_interrupt_handler+0x16e>
					module->status = STATUS_OK;
    1322:	2200      	movs	r2, #0
    1324:	3330      	adds	r3, #48	; 0x30
    1326:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    1328:	3b2c      	subs	r3, #44	; 0x2c
    132a:	7333      	strb	r3, [r6, #12]
					if(module->dir == SPI_DIRECTION_BOTH) {
    132c:	7a23      	ldrb	r3, [r4, #8]
    132e:	2b02      	cmp	r3, #2
    1330:	d105      	bne.n	133e <_spi_interrupt_handler+0x15e>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    1332:	077b      	lsls	r3, r7, #29
    1334:	d50b      	bpl.n	134e <_spi_interrupt_handler+0x16e>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    1336:	1c20      	adds	r0, r4, #0
    1338:	6963      	ldr	r3, [r4, #20]
    133a:	4798      	blx	r3
    133c:	e007      	b.n	134e <_spi_interrupt_handler+0x16e>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    133e:	7a23      	ldrb	r3, [r4, #8]
    1340:	2b00      	cmp	r3, #0
    1342:	d104      	bne.n	134e <_spi_interrupt_handler+0x16e>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    1344:	07bb      	lsls	r3, r7, #30
    1346:	d502      	bpl.n	134e <_spi_interrupt_handler+0x16e>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    1348:	1c20      	adds	r0, r4, #0
    134a:	6923      	ldr	r3, [r4, #16]
    134c:	4798      	blx	r3
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    134e:	07ab      	lsls	r3, r5, #30
    1350:	d528      	bpl.n	13a4 <_spi_interrupt_handler+0x1c4>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    1352:	7963      	ldrb	r3, [r4, #5]
    1354:	2b00      	cmp	r3, #0
    1356:	d110      	bne.n	137a <_spi_interrupt_handler+0x19a>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    1358:	3307      	adds	r3, #7
    135a:	7333      	strb	r3, [r6, #12]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    135c:	3b05      	subs	r3, #5
    135e:	73b3      	strb	r3, [r6, #14]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    1360:	3301      	adds	r3, #1
    1362:	7223      	strb	r3, [r4, #8]
			module->remaining_tx_buffer_length = 0;
    1364:	2300      	movs	r3, #0
    1366:	85a3      	strh	r3, [r4, #44]	; 0x2c
			module->remaining_rx_buffer_length = 0;
    1368:	8523      	strh	r3, [r4, #40]	; 0x28
			module->status = STATUS_OK;
    136a:	3330      	adds	r3, #48	; 0x30
    136c:	2200      	movs	r2, #0
    136e:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    1370:	06fb      	lsls	r3, r7, #27
    1372:	d502      	bpl.n	137a <_spi_interrupt_handler+0x19a>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
    1374:	1c20      	adds	r0, r4, #0
    1376:	69e3      	ldr	r3, [r4, #28]
    1378:	4798      	blx	r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    137a:	7963      	ldrb	r3, [r4, #5]
    137c:	2b01      	cmp	r3, #1
    137e:	d111      	bne.n	13a4 <_spi_interrupt_handler+0x1c4>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    1380:	7a23      	ldrb	r3, [r4, #8]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1382:	2b01      	cmp	r3, #1
    1384:	d10e      	bne.n	13a4 <_spi_interrupt_handler+0x1c4>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    1386:	79e3      	ldrb	r3, [r4, #7]
    1388:	2b00      	cmp	r3, #0
    138a:	d10b      	bne.n	13a4 <_spi_interrupt_handler+0x1c4>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    138c:	3302      	adds	r3, #2
    138e:	7333      	strb	r3, [r6, #12]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    1390:	3301      	adds	r3, #1
    1392:	7223      	strb	r3, [r4, #8]
			module->status = STATUS_OK;
    1394:	2200      	movs	r2, #0
    1396:	332d      	adds	r3, #45	; 0x2d
    1398:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    139a:	07fb      	lsls	r3, r7, #31
    139c:	d502      	bpl.n	13a4 <_spi_interrupt_handler+0x1c4>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    139e:	68e3      	ldr	r3, [r4, #12]
    13a0:	1c20      	adds	r0, r4, #0
    13a2:	4798      	blx	r3
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
	}
#  endif
}
    13a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    13a6:	46c0      	nop			; (mov r8, r8)
    13a8:	200001bc 	.word	0x200001bc
    13ac:	200001d4 	.word	0x200001d4

000013b0 <usart_init>:
    13b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    13b2:	465f      	mov	r7, fp
    13b4:	4656      	mov	r6, sl
    13b6:	464d      	mov	r5, r9
    13b8:	4644      	mov	r4, r8
    13ba:	b4f0      	push	{r4, r5, r6, r7}
    13bc:	b08d      	sub	sp, #52	; 0x34
    13be:	1c05      	adds	r5, r0, #0
    13c0:	1c0c      	adds	r4, r1, #0
    13c2:	1c16      	adds	r6, r2, #0
    13c4:	6029      	str	r1, [r5, #0]
    13c6:	1c08      	adds	r0, r1, #0
    13c8:	4b82      	ldr	r3, [pc, #520]	; (15d4 <usart_init+0x224>)
    13ca:	4798      	blx	r3
    13cc:	6822      	ldr	r2, [r4, #0]
    13ce:	2305      	movs	r3, #5
    13d0:	07d2      	lsls	r2, r2, #31
    13d2:	d500      	bpl.n	13d6 <usart_init+0x26>
    13d4:	e0f5      	b.n	15c2 <usart_init+0x212>
    13d6:	6822      	ldr	r2, [r4, #0]
    13d8:	3317      	adds	r3, #23
    13da:	0792      	lsls	r2, r2, #30
    13dc:	d500      	bpl.n	13e0 <usart_init+0x30>
    13de:	e0f0      	b.n	15c2 <usart_init+0x212>
    13e0:	497d      	ldr	r1, [pc, #500]	; (15d8 <usart_init+0x228>)
    13e2:	6a0a      	ldr	r2, [r1, #32]
    13e4:	1c87      	adds	r7, r0, #2
    13e6:	3b1b      	subs	r3, #27
    13e8:	40bb      	lsls	r3, r7
    13ea:	4313      	orrs	r3, r2
    13ec:	620b      	str	r3, [r1, #32]
    13ee:	a90b      	add	r1, sp, #44	; 0x2c
    13f0:	7f73      	ldrb	r3, [r6, #29]
    13f2:	700b      	strb	r3, [r1, #0]
    13f4:	300d      	adds	r0, #13
    13f6:	b2c7      	uxtb	r7, r0
    13f8:	1c38      	adds	r0, r7, #0
    13fa:	4b78      	ldr	r3, [pc, #480]	; (15dc <usart_init+0x22c>)
    13fc:	4798      	blx	r3
    13fe:	1c38      	adds	r0, r7, #0
    1400:	4b77      	ldr	r3, [pc, #476]	; (15e0 <usart_init+0x230>)
    1402:	4798      	blx	r3
    1404:	7f70      	ldrb	r0, [r6, #29]
    1406:	2100      	movs	r1, #0
    1408:	4b76      	ldr	r3, [pc, #472]	; (15e4 <usart_init+0x234>)
    140a:	4798      	blx	r3
    140c:	7af3      	ldrb	r3, [r6, #11]
    140e:	716b      	strb	r3, [r5, #5]
    1410:	7d33      	ldrb	r3, [r6, #20]
    1412:	71ab      	strb	r3, [r5, #6]
    1414:	7d73      	ldrb	r3, [r6, #21]
    1416:	71eb      	strb	r3, [r5, #7]
    1418:	682b      	ldr	r3, [r5, #0]
    141a:	4699      	mov	r9, r3
    141c:	1c18      	adds	r0, r3, #0
    141e:	4b6d      	ldr	r3, [pc, #436]	; (15d4 <usart_init+0x224>)
    1420:	4798      	blx	r3
    1422:	300d      	adds	r0, #13
    1424:	2200      	movs	r2, #0
    1426:	230e      	movs	r3, #14
    1428:	a902      	add	r1, sp, #8
    142a:	468c      	mov	ip, r1
    142c:	4463      	add	r3, ip
    142e:	801a      	strh	r2, [r3, #0]
    1430:	6833      	ldr	r3, [r6, #0]
    1432:	469a      	mov	sl, r3
    1434:	68f3      	ldr	r3, [r6, #12]
    1436:	469b      	mov	fp, r3
    1438:	7db3      	ldrb	r3, [r6, #22]
    143a:	9302      	str	r3, [sp, #8]
    143c:	6872      	ldr	r2, [r6, #4]
    143e:	9203      	str	r2, [sp, #12]
    1440:	2a00      	cmp	r2, #0
    1442:	d014      	beq.n	146e <usart_init+0xbe>
    1444:	2380      	movs	r3, #128	; 0x80
    1446:	055b      	lsls	r3, r3, #21
    1448:	429a      	cmp	r2, r3
    144a:	d130      	bne.n	14ae <usart_init+0xfe>
    144c:	7df3      	ldrb	r3, [r6, #23]
    144e:	2b00      	cmp	r3, #0
    1450:	d131      	bne.n	14b6 <usart_init+0x106>
    1452:	6933      	ldr	r3, [r6, #16]
    1454:	4698      	mov	r8, r3
    1456:	b2c0      	uxtb	r0, r0
    1458:	4b63      	ldr	r3, [pc, #396]	; (15e8 <usart_init+0x238>)
    145a:	4798      	blx	r3
    145c:	1c01      	adds	r1, r0, #0
    145e:	4640      	mov	r0, r8
    1460:	220e      	movs	r2, #14
    1462:	ab02      	add	r3, sp, #8
    1464:	469c      	mov	ip, r3
    1466:	4462      	add	r2, ip
    1468:	4b60      	ldr	r3, [pc, #384]	; (15ec <usart_init+0x23c>)
    146a:	4798      	blx	r3
    146c:	e020      	b.n	14b0 <usart_init+0x100>
    146e:	7df3      	ldrb	r3, [r6, #23]
    1470:	2b00      	cmp	r3, #0
    1472:	d00b      	beq.n	148c <usart_init+0xdc>
    1474:	2310      	movs	r3, #16
    1476:	9300      	str	r3, [sp, #0]
    1478:	6930      	ldr	r0, [r6, #16]
    147a:	69b1      	ldr	r1, [r6, #24]
    147c:	220e      	movs	r2, #14
    147e:	ab02      	add	r3, sp, #8
    1480:	469c      	mov	ip, r3
    1482:	4462      	add	r2, ip
    1484:	2300      	movs	r3, #0
    1486:	4f5a      	ldr	r7, [pc, #360]	; (15f0 <usart_init+0x240>)
    1488:	47b8      	blx	r7
    148a:	e011      	b.n	14b0 <usart_init+0x100>
    148c:	6933      	ldr	r3, [r6, #16]
    148e:	4698      	mov	r8, r3
    1490:	b2c0      	uxtb	r0, r0
    1492:	4b55      	ldr	r3, [pc, #340]	; (15e8 <usart_init+0x238>)
    1494:	4798      	blx	r3
    1496:	1c01      	adds	r1, r0, #0
    1498:	2310      	movs	r3, #16
    149a:	9300      	str	r3, [sp, #0]
    149c:	4640      	mov	r0, r8
    149e:	220e      	movs	r2, #14
    14a0:	ab02      	add	r3, sp, #8
    14a2:	469c      	mov	ip, r3
    14a4:	4462      	add	r2, ip
    14a6:	2300      	movs	r3, #0
    14a8:	4f51      	ldr	r7, [pc, #324]	; (15f0 <usart_init+0x240>)
    14aa:	47b8      	blx	r7
    14ac:	e000      	b.n	14b0 <usart_init+0x100>
    14ae:	2000      	movs	r0, #0
    14b0:	1e03      	subs	r3, r0, #0
    14b2:	d000      	beq.n	14b6 <usart_init+0x106>
    14b4:	e085      	b.n	15c2 <usart_init+0x212>
    14b6:	682a      	ldr	r2, [r5, #0]
    14b8:	8a13      	ldrh	r3, [r2, #16]
    14ba:	0bdb      	lsrs	r3, r3, #15
    14bc:	03db      	lsls	r3, r3, #15
    14be:	b29b      	uxth	r3, r3
    14c0:	2b00      	cmp	r3, #0
    14c2:	d1f9      	bne.n	14b8 <usart_init+0x108>
    14c4:	330e      	adds	r3, #14
    14c6:	aa02      	add	r2, sp, #8
    14c8:	4694      	mov	ip, r2
    14ca:	4463      	add	r3, ip
    14cc:	881b      	ldrh	r3, [r3, #0]
    14ce:	464a      	mov	r2, r9
    14d0:	8153      	strh	r3, [r2, #10]
    14d2:	465b      	mov	r3, fp
    14d4:	4652      	mov	r2, sl
    14d6:	4313      	orrs	r3, r2
    14d8:	9a03      	ldr	r2, [sp, #12]
    14da:	4313      	orrs	r3, r2
    14dc:	9a02      	ldr	r2, [sp, #8]
    14de:	0757      	lsls	r7, r2, #29
    14e0:	431f      	orrs	r7, r3
    14e2:	7df3      	ldrb	r3, [r6, #23]
    14e4:	2b00      	cmp	r3, #0
    14e6:	d101      	bne.n	14ec <usart_init+0x13c>
    14e8:	3304      	adds	r3, #4
    14ea:	431f      	orrs	r7, r3
    14ec:	7d73      	ldrb	r3, [r6, #21]
    14ee:	041a      	lsls	r2, r3, #16
    14f0:	7d33      	ldrb	r3, [r6, #20]
    14f2:	045b      	lsls	r3, r3, #17
    14f4:	4313      	orrs	r3, r2
    14f6:	7af1      	ldrb	r1, [r6, #11]
    14f8:	4319      	orrs	r1, r3
    14fa:	8932      	ldrh	r2, [r6, #8]
    14fc:	2aff      	cmp	r2, #255	; 0xff
    14fe:	d003      	beq.n	1508 <usart_init+0x158>
    1500:	2380      	movs	r3, #128	; 0x80
    1502:	045b      	lsls	r3, r3, #17
    1504:	431f      	orrs	r7, r3
    1506:	4311      	orrs	r1, r2
    1508:	7f33      	ldrb	r3, [r6, #28]
    150a:	2b00      	cmp	r3, #0
    150c:	d103      	bne.n	1516 <usart_init+0x166>
    150e:	4b39      	ldr	r3, [pc, #228]	; (15f4 <usart_init+0x244>)
    1510:	789b      	ldrb	r3, [r3, #2]
    1512:	079b      	lsls	r3, r3, #30
    1514:	d501      	bpl.n	151a <usart_init+0x16a>
    1516:	2380      	movs	r3, #128	; 0x80
    1518:	431f      	orrs	r7, r3
    151a:	682a      	ldr	r2, [r5, #0]
    151c:	8a13      	ldrh	r3, [r2, #16]
    151e:	0bdb      	lsrs	r3, r3, #15
    1520:	03db      	lsls	r3, r3, #15
    1522:	b29b      	uxth	r3, r3
    1524:	2b00      	cmp	r3, #0
    1526:	d1f9      	bne.n	151c <usart_init+0x16c>
    1528:	464b      	mov	r3, r9
    152a:	6059      	str	r1, [r3, #4]
    152c:	682a      	ldr	r2, [r5, #0]
    152e:	8a13      	ldrh	r3, [r2, #16]
    1530:	0bdb      	lsrs	r3, r3, #15
    1532:	03db      	lsls	r3, r3, #15
    1534:	b29b      	uxth	r3, r3
    1536:	2b00      	cmp	r3, #0
    1538:	d1f9      	bne.n	152e <usart_init+0x17e>
    153a:	464b      	mov	r3, r9
    153c:	601f      	str	r7, [r3, #0]
    153e:	ab0a      	add	r3, sp, #40	; 0x28
    1540:	2280      	movs	r2, #128	; 0x80
    1542:	701a      	strb	r2, [r3, #0]
    1544:	2200      	movs	r2, #0
    1546:	705a      	strb	r2, [r3, #1]
    1548:	70da      	strb	r2, [r3, #3]
    154a:	709a      	strb	r2, [r3, #2]
    154c:	6a33      	ldr	r3, [r6, #32]
    154e:	9306      	str	r3, [sp, #24]
    1550:	6a73      	ldr	r3, [r6, #36]	; 0x24
    1552:	9307      	str	r3, [sp, #28]
    1554:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1556:	9308      	str	r3, [sp, #32]
    1558:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    155a:	9302      	str	r3, [sp, #8]
    155c:	9309      	str	r3, [sp, #36]	; 0x24
    155e:	2700      	movs	r7, #0
    1560:	ae0a      	add	r6, sp, #40	; 0x28
    1562:	b2f9      	uxtb	r1, r7
    1564:	00bb      	lsls	r3, r7, #2
    1566:	aa06      	add	r2, sp, #24
    1568:	5898      	ldr	r0, [r3, r2]
    156a:	2800      	cmp	r0, #0
    156c:	d102      	bne.n	1574 <usart_init+0x1c4>
    156e:	1c20      	adds	r0, r4, #0
    1570:	4b21      	ldr	r3, [pc, #132]	; (15f8 <usart_init+0x248>)
    1572:	4798      	blx	r3
    1574:	1c43      	adds	r3, r0, #1
    1576:	d005      	beq.n	1584 <usart_init+0x1d4>
    1578:	7030      	strb	r0, [r6, #0]
    157a:	0c00      	lsrs	r0, r0, #16
    157c:	b2c0      	uxtb	r0, r0
    157e:	1c31      	adds	r1, r6, #0
    1580:	4b1e      	ldr	r3, [pc, #120]	; (15fc <usart_init+0x24c>)
    1582:	4798      	blx	r3
    1584:	3701      	adds	r7, #1
    1586:	2f04      	cmp	r7, #4
    1588:	d1eb      	bne.n	1562 <usart_init+0x1b2>
    158a:	2300      	movs	r3, #0
    158c:	60ab      	str	r3, [r5, #8]
    158e:	60eb      	str	r3, [r5, #12]
    1590:	612b      	str	r3, [r5, #16]
    1592:	61ab      	str	r3, [r5, #24]
    1594:	616b      	str	r3, [r5, #20]
    1596:	2200      	movs	r2, #0
    1598:	83eb      	strh	r3, [r5, #30]
    159a:	83ab      	strh	r3, [r5, #28]
    159c:	3320      	adds	r3, #32
    159e:	54ea      	strb	r2, [r5, r3]
    15a0:	3301      	adds	r3, #1
    15a2:	54ea      	strb	r2, [r5, r3]
    15a4:	3301      	adds	r3, #1
    15a6:	54ea      	strb	r2, [r5, r3]
    15a8:	3301      	adds	r3, #1
    15aa:	54ea      	strb	r2, [r5, r3]
    15ac:	6828      	ldr	r0, [r5, #0]
    15ae:	4b09      	ldr	r3, [pc, #36]	; (15d4 <usart_init+0x224>)
    15b0:	4798      	blx	r3
    15b2:	1c04      	adds	r4, r0, #0
    15b4:	4912      	ldr	r1, [pc, #72]	; (1600 <usart_init+0x250>)
    15b6:	4b13      	ldr	r3, [pc, #76]	; (1604 <usart_init+0x254>)
    15b8:	4798      	blx	r3
    15ba:	00a4      	lsls	r4, r4, #2
    15bc:	4b12      	ldr	r3, [pc, #72]	; (1608 <usart_init+0x258>)
    15be:	50e5      	str	r5, [r4, r3]
    15c0:	2300      	movs	r3, #0
    15c2:	1c18      	adds	r0, r3, #0
    15c4:	b00d      	add	sp, #52	; 0x34
    15c6:	bc3c      	pop	{r2, r3, r4, r5}
    15c8:	4690      	mov	r8, r2
    15ca:	4699      	mov	r9, r3
    15cc:	46a2      	mov	sl, r4
    15ce:	46ab      	mov	fp, r5
    15d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15d2:	46c0      	nop			; (mov r8, r8)
    15d4:	00000da1 	.word	0x00000da1
    15d8:	40000400 	.word	0x40000400
    15dc:	00001c29 	.word	0x00001c29
    15e0:	00001b9d 	.word	0x00001b9d
    15e4:	00000bcd 	.word	0x00000bcd
    15e8:	00001c45 	.word	0x00001c45
    15ec:	000009dd 	.word	0x000009dd
    15f0:	00000a05 	.word	0x00000a05
    15f4:	41002000 	.word	0x41002000
    15f8:	00000c19 	.word	0x00000c19
    15fc:	00001d21 	.word	0x00001d21
    1600:	000016dd 	.word	0x000016dd
    1604:	00000de1 	.word	0x00000de1
    1608:	200001bc 	.word	0x200001bc

0000160c <_usart_write_buffer>:
    160c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    160e:	1c06      	adds	r6, r0, #0
    1610:	1c0c      	adds	r4, r1, #0
    1612:	1c15      	adds	r5, r2, #0
    1614:	6807      	ldr	r7, [r0, #0]
    1616:	4b0a      	ldr	r3, [pc, #40]	; (1640 <_usart_write_buffer+0x34>)
    1618:	4798      	blx	r3
    161a:	8bf3      	ldrh	r3, [r6, #30]
    161c:	b29b      	uxth	r3, r3
    161e:	2b00      	cmp	r3, #0
    1620:	d003      	beq.n	162a <_usart_write_buffer+0x1e>
    1622:	4b08      	ldr	r3, [pc, #32]	; (1644 <_usart_write_buffer+0x38>)
    1624:	4798      	blx	r3
    1626:	2005      	movs	r0, #5
    1628:	e009      	b.n	163e <_usart_write_buffer+0x32>
    162a:	83f5      	strh	r5, [r6, #30]
    162c:	4b05      	ldr	r3, [pc, #20]	; (1644 <_usart_write_buffer+0x38>)
    162e:	4798      	blx	r3
    1630:	61b4      	str	r4, [r6, #24]
    1632:	2205      	movs	r2, #5
    1634:	2323      	movs	r3, #35	; 0x23
    1636:	54f2      	strb	r2, [r6, r3]
    1638:	3b22      	subs	r3, #34	; 0x22
    163a:	737b      	strb	r3, [r7, #13]
    163c:	2000      	movs	r0, #0
    163e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1640:	0000016d 	.word	0x0000016d
    1644:	000001ad 	.word	0x000001ad

00001648 <_usart_read_buffer>:
    1648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    164a:	1c06      	adds	r6, r0, #0
    164c:	1c0c      	adds	r4, r1, #0
    164e:	1c15      	adds	r5, r2, #0
    1650:	6807      	ldr	r7, [r0, #0]
    1652:	4b0a      	ldr	r3, [pc, #40]	; (167c <_usart_read_buffer+0x34>)
    1654:	4798      	blx	r3
    1656:	8bb3      	ldrh	r3, [r6, #28]
    1658:	b29b      	uxth	r3, r3
    165a:	2b00      	cmp	r3, #0
    165c:	d003      	beq.n	1666 <_usart_read_buffer+0x1e>
    165e:	4b08      	ldr	r3, [pc, #32]	; (1680 <_usart_read_buffer+0x38>)
    1660:	4798      	blx	r3
    1662:	2005      	movs	r0, #5
    1664:	e009      	b.n	167a <_usart_read_buffer+0x32>
    1666:	83b5      	strh	r5, [r6, #28]
    1668:	4b05      	ldr	r3, [pc, #20]	; (1680 <_usart_read_buffer+0x38>)
    166a:	4798      	blx	r3
    166c:	6174      	str	r4, [r6, #20]
    166e:	2205      	movs	r2, #5
    1670:	2322      	movs	r3, #34	; 0x22
    1672:	54f2      	strb	r2, [r6, r3]
    1674:	3b1e      	subs	r3, #30
    1676:	737b      	strb	r3, [r7, #13]
    1678:	2000      	movs	r0, #0
    167a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    167c:	0000016d 	.word	0x0000016d
    1680:	000001ad 	.word	0x000001ad

00001684 <usart_register_callback>:
    1684:	1c93      	adds	r3, r2, #2
    1686:	009b      	lsls	r3, r3, #2
    1688:	5019      	str	r1, [r3, r0]
    168a:	2301      	movs	r3, #1
    168c:	4093      	lsls	r3, r2
    168e:	1c1a      	adds	r2, r3, #0
    1690:	2120      	movs	r1, #32
    1692:	5c43      	ldrb	r3, [r0, r1]
    1694:	431a      	orrs	r2, r3
    1696:	5442      	strb	r2, [r0, r1]
    1698:	4770      	bx	lr
    169a:	46c0      	nop			; (mov r8, r8)

0000169c <usart_write_buffer_job>:
    169c:	b510      	push	{r4, lr}
    169e:	2317      	movs	r3, #23
    16a0:	2a00      	cmp	r2, #0
    16a2:	d006      	beq.n	16b2 <usart_write_buffer_job+0x16>
    16a4:	79c4      	ldrb	r4, [r0, #7]
    16a6:	3305      	adds	r3, #5
    16a8:	2c00      	cmp	r4, #0
    16aa:	d002      	beq.n	16b2 <usart_write_buffer_job+0x16>
    16ac:	4b02      	ldr	r3, [pc, #8]	; (16b8 <usart_write_buffer_job+0x1c>)
    16ae:	4798      	blx	r3
    16b0:	1c03      	adds	r3, r0, #0
    16b2:	1c18      	adds	r0, r3, #0
    16b4:	bd10      	pop	{r4, pc}
    16b6:	46c0      	nop			; (mov r8, r8)
    16b8:	0000160d 	.word	0x0000160d

000016bc <usart_read_buffer_job>:
    16bc:	b510      	push	{r4, lr}
    16be:	2317      	movs	r3, #23
    16c0:	2a00      	cmp	r2, #0
    16c2:	d006      	beq.n	16d2 <usart_read_buffer_job+0x16>
    16c4:	7984      	ldrb	r4, [r0, #6]
    16c6:	3305      	adds	r3, #5
    16c8:	2c00      	cmp	r4, #0
    16ca:	d002      	beq.n	16d2 <usart_read_buffer_job+0x16>
    16cc:	4b02      	ldr	r3, [pc, #8]	; (16d8 <usart_read_buffer_job+0x1c>)
    16ce:	4798      	blx	r3
    16d0:	1c03      	adds	r3, r0, #0
    16d2:	1c18      	adds	r0, r3, #0
    16d4:	bd10      	pop	{r4, pc}
    16d6:	46c0      	nop			; (mov r8, r8)
    16d8:	00001649 	.word	0x00001649

000016dc <_usart_interrupt_handler>:
    16dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    16de:	0080      	lsls	r0, r0, #2
    16e0:	4b49      	ldr	r3, [pc, #292]	; (1808 <_usart_interrupt_handler+0x12c>)
    16e2:	58c5      	ldr	r5, [r0, r3]
    16e4:	682c      	ldr	r4, [r5, #0]
    16e6:	8a23      	ldrh	r3, [r4, #16]
    16e8:	0bdb      	lsrs	r3, r3, #15
    16ea:	03db      	lsls	r3, r3, #15
    16ec:	b29b      	uxth	r3, r3
    16ee:	2b00      	cmp	r3, #0
    16f0:	d1f9      	bne.n	16e6 <_usart_interrupt_handler+0xa>
    16f2:	7ba3      	ldrb	r3, [r4, #14]
    16f4:	7b66      	ldrb	r6, [r4, #13]
    16f6:	401e      	ands	r6, r3
    16f8:	2321      	movs	r3, #33	; 0x21
    16fa:	5ceb      	ldrb	r3, [r5, r3]
    16fc:	2220      	movs	r2, #32
    16fe:	5caf      	ldrb	r7, [r5, r2]
    1700:	401f      	ands	r7, r3
    1702:	07f3      	lsls	r3, r6, #31
    1704:	d522      	bpl.n	174c <_usart_interrupt_handler+0x70>
    1706:	8beb      	ldrh	r3, [r5, #30]
    1708:	b29b      	uxth	r3, r3
    170a:	2b00      	cmp	r3, #0
    170c:	d01c      	beq.n	1748 <_usart_interrupt_handler+0x6c>
    170e:	69aa      	ldr	r2, [r5, #24]
    1710:	7813      	ldrb	r3, [r2, #0]
    1712:	b2db      	uxtb	r3, r3
    1714:	1c51      	adds	r1, r2, #1
    1716:	61a9      	str	r1, [r5, #24]
    1718:	7969      	ldrb	r1, [r5, #5]
    171a:	2901      	cmp	r1, #1
    171c:	d001      	beq.n	1722 <_usart_interrupt_handler+0x46>
    171e:	b29b      	uxth	r3, r3
    1720:	e004      	b.n	172c <_usart_interrupt_handler+0x50>
    1722:	7851      	ldrb	r1, [r2, #1]
    1724:	0209      	lsls	r1, r1, #8
    1726:	430b      	orrs	r3, r1
    1728:	3202      	adds	r2, #2
    172a:	61aa      	str	r2, [r5, #24]
    172c:	05db      	lsls	r3, r3, #23
    172e:	0ddb      	lsrs	r3, r3, #23
    1730:	8323      	strh	r3, [r4, #24]
    1732:	8beb      	ldrh	r3, [r5, #30]
    1734:	3b01      	subs	r3, #1
    1736:	b29b      	uxth	r3, r3
    1738:	83eb      	strh	r3, [r5, #30]
    173a:	2b00      	cmp	r3, #0
    173c:	d106      	bne.n	174c <_usart_interrupt_handler+0x70>
    173e:	3301      	adds	r3, #1
    1740:	7323      	strb	r3, [r4, #12]
    1742:	3301      	adds	r3, #1
    1744:	7363      	strb	r3, [r4, #13]
    1746:	e001      	b.n	174c <_usart_interrupt_handler+0x70>
    1748:	2301      	movs	r3, #1
    174a:	7323      	strb	r3, [r4, #12]
    174c:	07b3      	lsls	r3, r6, #30
    174e:	d509      	bpl.n	1764 <_usart_interrupt_handler+0x88>
    1750:	2302      	movs	r3, #2
    1752:	7323      	strb	r3, [r4, #12]
    1754:	2200      	movs	r2, #0
    1756:	3321      	adds	r3, #33	; 0x21
    1758:	54ea      	strb	r2, [r5, r3]
    175a:	07fb      	lsls	r3, r7, #31
    175c:	d502      	bpl.n	1764 <_usart_interrupt_handler+0x88>
    175e:	1c28      	adds	r0, r5, #0
    1760:	68ab      	ldr	r3, [r5, #8]
    1762:	4798      	blx	r3
    1764:	0773      	lsls	r3, r6, #29
    1766:	d54e      	bpl.n	1806 <_usart_interrupt_handler+0x12a>
    1768:	8bab      	ldrh	r3, [r5, #28]
    176a:	b29b      	uxth	r3, r3
    176c:	2b00      	cmp	r3, #0
    176e:	d048      	beq.n	1802 <_usart_interrupt_handler+0x126>
    1770:	8a23      	ldrh	r3, [r4, #16]
    1772:	b2db      	uxtb	r3, r3
    1774:	075a      	lsls	r2, r3, #29
    1776:	d022      	beq.n	17be <_usart_interrupt_handler+0xe2>
    1778:	079a      	lsls	r2, r3, #30
    177a:	d507      	bpl.n	178c <_usart_interrupt_handler+0xb0>
    177c:	221a      	movs	r2, #26
    177e:	2322      	movs	r3, #34	; 0x22
    1780:	54ea      	strb	r2, [r5, r3]
    1782:	8a22      	ldrh	r2, [r4, #16]
    1784:	3b20      	subs	r3, #32
    1786:	4313      	orrs	r3, r2
    1788:	8223      	strh	r3, [r4, #16]
    178a:	e012      	b.n	17b2 <_usart_interrupt_handler+0xd6>
    178c:	075a      	lsls	r2, r3, #29
    178e:	d507      	bpl.n	17a0 <_usart_interrupt_handler+0xc4>
    1790:	221e      	movs	r2, #30
    1792:	2322      	movs	r3, #34	; 0x22
    1794:	54ea      	strb	r2, [r5, r3]
    1796:	8a22      	ldrh	r2, [r4, #16]
    1798:	3b1e      	subs	r3, #30
    179a:	4313      	orrs	r3, r2
    179c:	8223      	strh	r3, [r4, #16]
    179e:	e008      	b.n	17b2 <_usart_interrupt_handler+0xd6>
    17a0:	07db      	lsls	r3, r3, #31
    17a2:	d506      	bpl.n	17b2 <_usart_interrupt_handler+0xd6>
    17a4:	2213      	movs	r2, #19
    17a6:	2322      	movs	r3, #34	; 0x22
    17a8:	54ea      	strb	r2, [r5, r3]
    17aa:	8a22      	ldrh	r2, [r4, #16]
    17ac:	3b21      	subs	r3, #33	; 0x21
    17ae:	4313      	orrs	r3, r2
    17b0:	8223      	strh	r3, [r4, #16]
    17b2:	077b      	lsls	r3, r7, #29
    17b4:	d527      	bpl.n	1806 <_usart_interrupt_handler+0x12a>
    17b6:	692b      	ldr	r3, [r5, #16]
    17b8:	1c28      	adds	r0, r5, #0
    17ba:	4798      	blx	r3
    17bc:	e023      	b.n	1806 <_usart_interrupt_handler+0x12a>
    17be:	8b23      	ldrh	r3, [r4, #24]
    17c0:	05db      	lsls	r3, r3, #23
    17c2:	0ddb      	lsrs	r3, r3, #23
    17c4:	b2da      	uxtb	r2, r3
    17c6:	6969      	ldr	r1, [r5, #20]
    17c8:	700a      	strb	r2, [r1, #0]
    17ca:	696a      	ldr	r2, [r5, #20]
    17cc:	1c51      	adds	r1, r2, #1
    17ce:	6169      	str	r1, [r5, #20]
    17d0:	7969      	ldrb	r1, [r5, #5]
    17d2:	2901      	cmp	r1, #1
    17d4:	d104      	bne.n	17e0 <_usart_interrupt_handler+0x104>
    17d6:	0a1b      	lsrs	r3, r3, #8
    17d8:	7053      	strb	r3, [r2, #1]
    17da:	696b      	ldr	r3, [r5, #20]
    17dc:	3301      	adds	r3, #1
    17de:	616b      	str	r3, [r5, #20]
    17e0:	8bab      	ldrh	r3, [r5, #28]
    17e2:	3b01      	subs	r3, #1
    17e4:	b29b      	uxth	r3, r3
    17e6:	83ab      	strh	r3, [r5, #28]
    17e8:	2b00      	cmp	r3, #0
    17ea:	d10c      	bne.n	1806 <_usart_interrupt_handler+0x12a>
    17ec:	3304      	adds	r3, #4
    17ee:	7323      	strb	r3, [r4, #12]
    17f0:	2200      	movs	r2, #0
    17f2:	331e      	adds	r3, #30
    17f4:	54ea      	strb	r2, [r5, r3]
    17f6:	07bb      	lsls	r3, r7, #30
    17f8:	d505      	bpl.n	1806 <_usart_interrupt_handler+0x12a>
    17fa:	68eb      	ldr	r3, [r5, #12]
    17fc:	1c28      	adds	r0, r5, #0
    17fe:	4798      	blx	r3
    1800:	e001      	b.n	1806 <_usart_interrupt_handler+0x12a>
    1802:	2304      	movs	r3, #4
    1804:	7323      	strb	r3, [r4, #12]
    1806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1808:	200001bc 	.word	0x200001bc

0000180c <system_clock_source_get_hz>:
    180c:	b508      	push	{r3, lr}
    180e:	2807      	cmp	r0, #7
    1810:	d803      	bhi.n	181a <system_clock_source_get_hz+0xe>
    1812:	0080      	lsls	r0, r0, #2
    1814:	4b17      	ldr	r3, [pc, #92]	; (1874 <system_clock_source_get_hz+0x68>)
    1816:	581b      	ldr	r3, [r3, r0]
    1818:	469f      	mov	pc, r3
    181a:	2000      	movs	r0, #0
    181c:	e028      	b.n	1870 <system_clock_source_get_hz+0x64>
    181e:	4b16      	ldr	r3, [pc, #88]	; (1878 <system_clock_source_get_hz+0x6c>)
    1820:	68d8      	ldr	r0, [r3, #12]
    1822:	e025      	b.n	1870 <system_clock_source_get_hz+0x64>
    1824:	4b15      	ldr	r3, [pc, #84]	; (187c <system_clock_source_get_hz+0x70>)
    1826:	6a18      	ldr	r0, [r3, #32]
    1828:	0580      	lsls	r0, r0, #22
    182a:	0f80      	lsrs	r0, r0, #30
    182c:	4b14      	ldr	r3, [pc, #80]	; (1880 <system_clock_source_get_hz+0x74>)
    182e:	40c3      	lsrs	r3, r0
    1830:	1c18      	adds	r0, r3, #0
    1832:	e01d      	b.n	1870 <system_clock_source_get_hz+0x64>
    1834:	4b10      	ldr	r3, [pc, #64]	; (1878 <system_clock_source_get_hz+0x6c>)
    1836:	6918      	ldr	r0, [r3, #16]
    1838:	e01a      	b.n	1870 <system_clock_source_get_hz+0x64>
    183a:	4b0f      	ldr	r3, [pc, #60]	; (1878 <system_clock_source_get_hz+0x6c>)
    183c:	681b      	ldr	r3, [r3, #0]
    183e:	2002      	movs	r0, #2
    1840:	4018      	ands	r0, r3
    1842:	d015      	beq.n	1870 <system_clock_source_get_hz+0x64>
    1844:	490d      	ldr	r1, [pc, #52]	; (187c <system_clock_source_get_hz+0x70>)
    1846:	2210      	movs	r2, #16
    1848:	68cb      	ldr	r3, [r1, #12]
    184a:	421a      	tst	r2, r3
    184c:	d0fc      	beq.n	1848 <system_clock_source_get_hz+0x3c>
    184e:	4b0a      	ldr	r3, [pc, #40]	; (1878 <system_clock_source_get_hz+0x6c>)
    1850:	681b      	ldr	r3, [r3, #0]
    1852:	075b      	lsls	r3, r3, #29
    1854:	d50b      	bpl.n	186e <system_clock_source_get_hz+0x62>
    1856:	2000      	movs	r0, #0
    1858:	4b0a      	ldr	r3, [pc, #40]	; (1884 <system_clock_source_get_hz+0x78>)
    185a:	4798      	blx	r3
    185c:	4b06      	ldr	r3, [pc, #24]	; (1878 <system_clock_source_get_hz+0x6c>)
    185e:	689b      	ldr	r3, [r3, #8]
    1860:	041b      	lsls	r3, r3, #16
    1862:	0c1b      	lsrs	r3, r3, #16
    1864:	4358      	muls	r0, r3
    1866:	e003      	b.n	1870 <system_clock_source_get_hz+0x64>
    1868:	2080      	movs	r0, #128	; 0x80
    186a:	0200      	lsls	r0, r0, #8
    186c:	e000      	b.n	1870 <system_clock_source_get_hz+0x64>
    186e:	4806      	ldr	r0, [pc, #24]	; (1888 <system_clock_source_get_hz+0x7c>)
    1870:	bd08      	pop	{r3, pc}
    1872:	46c0      	nop			; (mov r8, r8)
    1874:	00005660 	.word	0x00005660
    1878:	20000080 	.word	0x20000080
    187c:	40000800 	.word	0x40000800
    1880:	007a1200 	.word	0x007a1200
    1884:	00001c45 	.word	0x00001c45
    1888:	02dc6c00 	.word	0x02dc6c00

0000188c <system_clock_source_osc8m_set_config>:
    188c:	b570      	push	{r4, r5, r6, lr}
    188e:	4c0c      	ldr	r4, [pc, #48]	; (18c0 <system_clock_source_osc8m_set_config+0x34>)
    1890:	6a23      	ldr	r3, [r4, #32]
    1892:	7801      	ldrb	r1, [r0, #0]
    1894:	7885      	ldrb	r5, [r0, #2]
    1896:	7842      	ldrb	r2, [r0, #1]
    1898:	2001      	movs	r0, #1
    189a:	4002      	ands	r2, r0
    189c:	0192      	lsls	r2, r2, #6
    189e:	2640      	movs	r6, #64	; 0x40
    18a0:	43b3      	bics	r3, r6
    18a2:	4313      	orrs	r3, r2
    18a4:	1c02      	adds	r2, r0, #0
    18a6:	402a      	ands	r2, r5
    18a8:	01d2      	lsls	r2, r2, #7
    18aa:	307f      	adds	r0, #127	; 0x7f
    18ac:	4383      	bics	r3, r0
    18ae:	4313      	orrs	r3, r2
    18b0:	2203      	movs	r2, #3
    18b2:	400a      	ands	r2, r1
    18b4:	0212      	lsls	r2, r2, #8
    18b6:	4903      	ldr	r1, [pc, #12]	; (18c4 <system_clock_source_osc8m_set_config+0x38>)
    18b8:	400b      	ands	r3, r1
    18ba:	4313      	orrs	r3, r2
    18bc:	6223      	str	r3, [r4, #32]
    18be:	bd70      	pop	{r4, r5, r6, pc}
    18c0:	40000800 	.word	0x40000800
    18c4:	fffffcff 	.word	0xfffffcff

000018c8 <system_clock_source_enable>:
    18c8:	2807      	cmp	r0, #7
    18ca:	d803      	bhi.n	18d4 <system_clock_source_enable+0xc>
    18cc:	0080      	lsls	r0, r0, #2
    18ce:	4b1e      	ldr	r3, [pc, #120]	; (1948 <system_clock_source_enable+0x80>)
    18d0:	581b      	ldr	r3, [r3, r0]
    18d2:	469f      	mov	pc, r3
    18d4:	2017      	movs	r0, #23
    18d6:	e036      	b.n	1946 <system_clock_source_enable+0x7e>
    18d8:	4a1c      	ldr	r2, [pc, #112]	; (194c <system_clock_source_enable+0x84>)
    18da:	6a11      	ldr	r1, [r2, #32]
    18dc:	2302      	movs	r3, #2
    18de:	430b      	orrs	r3, r1
    18e0:	6213      	str	r3, [r2, #32]
    18e2:	2000      	movs	r0, #0
    18e4:	e02f      	b.n	1946 <system_clock_source_enable+0x7e>
    18e6:	4a19      	ldr	r2, [pc, #100]	; (194c <system_clock_source_enable+0x84>)
    18e8:	6991      	ldr	r1, [r2, #24]
    18ea:	2302      	movs	r3, #2
    18ec:	430b      	orrs	r3, r1
    18ee:	6193      	str	r3, [r2, #24]
    18f0:	2000      	movs	r0, #0
    18f2:	e028      	b.n	1946 <system_clock_source_enable+0x7e>
    18f4:	4a15      	ldr	r2, [pc, #84]	; (194c <system_clock_source_enable+0x84>)
    18f6:	8a11      	ldrh	r1, [r2, #16]
    18f8:	2302      	movs	r3, #2
    18fa:	430b      	orrs	r3, r1
    18fc:	8213      	strh	r3, [r2, #16]
    18fe:	2000      	movs	r0, #0
    1900:	e021      	b.n	1946 <system_clock_source_enable+0x7e>
    1902:	4a12      	ldr	r2, [pc, #72]	; (194c <system_clock_source_enable+0x84>)
    1904:	8a91      	ldrh	r1, [r2, #20]
    1906:	2302      	movs	r3, #2
    1908:	430b      	orrs	r3, r1
    190a:	8293      	strh	r3, [r2, #20]
    190c:	2000      	movs	r0, #0
    190e:	e01a      	b.n	1946 <system_clock_source_enable+0x7e>
    1910:	4b0f      	ldr	r3, [pc, #60]	; (1950 <system_clock_source_enable+0x88>)
    1912:	6819      	ldr	r1, [r3, #0]
    1914:	2202      	movs	r2, #2
    1916:	430a      	orrs	r2, r1
    1918:	601a      	str	r2, [r3, #0]
    191a:	681a      	ldr	r2, [r3, #0]
    191c:	4b0d      	ldr	r3, [pc, #52]	; (1954 <system_clock_source_enable+0x8c>)
    191e:	4013      	ands	r3, r2
    1920:	4a0a      	ldr	r2, [pc, #40]	; (194c <system_clock_source_enable+0x84>)
    1922:	8493      	strh	r3, [r2, #36]	; 0x24
    1924:	1c11      	adds	r1, r2, #0
    1926:	2210      	movs	r2, #16
    1928:	68cb      	ldr	r3, [r1, #12]
    192a:	421a      	tst	r2, r3
    192c:	d0fc      	beq.n	1928 <system_clock_source_enable+0x60>
    192e:	4a08      	ldr	r2, [pc, #32]	; (1950 <system_clock_source_enable+0x88>)
    1930:	6891      	ldr	r1, [r2, #8]
    1932:	4b06      	ldr	r3, [pc, #24]	; (194c <system_clock_source_enable+0x84>)
    1934:	62d9      	str	r1, [r3, #44]	; 0x2c
    1936:	6851      	ldr	r1, [r2, #4]
    1938:	6299      	str	r1, [r3, #40]	; 0x28
    193a:	6812      	ldr	r2, [r2, #0]
    193c:	b292      	uxth	r2, r2
    193e:	849a      	strh	r2, [r3, #36]	; 0x24
    1940:	2000      	movs	r0, #0
    1942:	e000      	b.n	1946 <system_clock_source_enable+0x7e>
    1944:	2000      	movs	r0, #0
    1946:	4770      	bx	lr
    1948:	00005680 	.word	0x00005680
    194c:	40000800 	.word	0x40000800
    1950:	20000080 	.word	0x20000080
    1954:	0000ff7f 	.word	0x0000ff7f

00001958 <system_clock_init>:
    1958:	b530      	push	{r4, r5, lr}
    195a:	b085      	sub	sp, #20
    195c:	22c2      	movs	r2, #194	; 0xc2
    195e:	00d2      	lsls	r2, r2, #3
    1960:	4b1a      	ldr	r3, [pc, #104]	; (19cc <system_clock_init+0x74>)
    1962:	609a      	str	r2, [r3, #8]
    1964:	4a1a      	ldr	r2, [pc, #104]	; (19d0 <system_clock_init+0x78>)
    1966:	6853      	ldr	r3, [r2, #4]
    1968:	211e      	movs	r1, #30
    196a:	438b      	bics	r3, r1
    196c:	6053      	str	r3, [r2, #4]
    196e:	2301      	movs	r3, #1
    1970:	466a      	mov	r2, sp
    1972:	7013      	strb	r3, [r2, #0]
    1974:	2400      	movs	r4, #0
    1976:	4d17      	ldr	r5, [pc, #92]	; (19d4 <system_clock_init+0x7c>)
    1978:	b2e0      	uxtb	r0, r4
    197a:	4669      	mov	r1, sp
    197c:	47a8      	blx	r5
    197e:	3401      	adds	r4, #1
    1980:	2c1c      	cmp	r4, #28
    1982:	d1f9      	bne.n	1978 <system_clock_init+0x20>
    1984:	a803      	add	r0, sp, #12
    1986:	2400      	movs	r4, #0
    1988:	7044      	strb	r4, [r0, #1]
    198a:	2501      	movs	r5, #1
    198c:	7085      	strb	r5, [r0, #2]
    198e:	7004      	strb	r4, [r0, #0]
    1990:	4b11      	ldr	r3, [pc, #68]	; (19d8 <system_clock_init+0x80>)
    1992:	4798      	blx	r3
    1994:	2006      	movs	r0, #6
    1996:	4b11      	ldr	r3, [pc, #68]	; (19dc <system_clock_init+0x84>)
    1998:	4798      	blx	r3
    199a:	4b11      	ldr	r3, [pc, #68]	; (19e0 <system_clock_init+0x88>)
    199c:	4798      	blx	r3
    199e:	4b11      	ldr	r3, [pc, #68]	; (19e4 <system_clock_init+0x8c>)
    19a0:	721c      	strb	r4, [r3, #8]
    19a2:	725c      	strb	r4, [r3, #9]
    19a4:	729c      	strb	r4, [r3, #10]
    19a6:	72dc      	strb	r4, [r3, #11]
    19a8:	9501      	str	r5, [sp, #4]
    19aa:	466b      	mov	r3, sp
    19ac:	705c      	strb	r4, [r3, #1]
    19ae:	2306      	movs	r3, #6
    19b0:	466a      	mov	r2, sp
    19b2:	7013      	strb	r3, [r2, #0]
    19b4:	7214      	strb	r4, [r2, #8]
    19b6:	7254      	strb	r4, [r2, #9]
    19b8:	2000      	movs	r0, #0
    19ba:	4669      	mov	r1, sp
    19bc:	4b0a      	ldr	r3, [pc, #40]	; (19e8 <system_clock_init+0x90>)
    19be:	4798      	blx	r3
    19c0:	2000      	movs	r0, #0
    19c2:	4b0a      	ldr	r3, [pc, #40]	; (19ec <system_clock_init+0x94>)
    19c4:	4798      	blx	r3
    19c6:	b005      	add	sp, #20
    19c8:	bd30      	pop	{r4, r5, pc}
    19ca:	46c0      	nop			; (mov r8, r8)
    19cc:	40000800 	.word	0x40000800
    19d0:	41004000 	.word	0x41004000
    19d4:	00001c29 	.word	0x00001c29
    19d8:	0000188d 	.word	0x0000188d
    19dc:	000018c9 	.word	0x000018c9
    19e0:	000019f1 	.word	0x000019f1
    19e4:	40000400 	.word	0x40000400
    19e8:	00001a15 	.word	0x00001a15
    19ec:	00001acd 	.word	0x00001acd

000019f0 <system_gclk_init>:
    19f0:	4a06      	ldr	r2, [pc, #24]	; (1a0c <system_gclk_init+0x1c>)
    19f2:	6991      	ldr	r1, [r2, #24]
    19f4:	2308      	movs	r3, #8
    19f6:	430b      	orrs	r3, r1
    19f8:	6193      	str	r3, [r2, #24]
    19fa:	2201      	movs	r2, #1
    19fc:	4b04      	ldr	r3, [pc, #16]	; (1a10 <system_gclk_init+0x20>)
    19fe:	701a      	strb	r2, [r3, #0]
    1a00:	1c19      	adds	r1, r3, #0
    1a02:	780b      	ldrb	r3, [r1, #0]
    1a04:	4213      	tst	r3, r2
    1a06:	d1fc      	bne.n	1a02 <system_gclk_init+0x12>
    1a08:	4770      	bx	lr
    1a0a:	46c0      	nop			; (mov r8, r8)
    1a0c:	40000400 	.word	0x40000400
    1a10:	40000c00 	.word	0x40000c00

00001a14 <system_gclk_gen_set_config>:
    1a14:	b570      	push	{r4, r5, r6, lr}
    1a16:	1c06      	adds	r6, r0, #0
    1a18:	1c04      	adds	r4, r0, #0
    1a1a:	780d      	ldrb	r5, [r1, #0]
    1a1c:	022d      	lsls	r5, r5, #8
    1a1e:	4305      	orrs	r5, r0
    1a20:	784b      	ldrb	r3, [r1, #1]
    1a22:	2b00      	cmp	r3, #0
    1a24:	d002      	beq.n	1a2c <system_gclk_gen_set_config+0x18>
    1a26:	2380      	movs	r3, #128	; 0x80
    1a28:	02db      	lsls	r3, r3, #11
    1a2a:	431d      	orrs	r5, r3
    1a2c:	7a4b      	ldrb	r3, [r1, #9]
    1a2e:	2b00      	cmp	r3, #0
    1a30:	d002      	beq.n	1a38 <system_gclk_gen_set_config+0x24>
    1a32:	2380      	movs	r3, #128	; 0x80
    1a34:	031b      	lsls	r3, r3, #12
    1a36:	431d      	orrs	r5, r3
    1a38:	6848      	ldr	r0, [r1, #4]
    1a3a:	2801      	cmp	r0, #1
    1a3c:	d918      	bls.n	1a70 <system_gclk_gen_set_config+0x5c>
    1a3e:	1e43      	subs	r3, r0, #1
    1a40:	4218      	tst	r0, r3
    1a42:	d110      	bne.n	1a66 <system_gclk_gen_set_config+0x52>
    1a44:	2802      	cmp	r0, #2
    1a46:	d906      	bls.n	1a56 <system_gclk_gen_set_config+0x42>
    1a48:	2302      	movs	r3, #2
    1a4a:	2200      	movs	r2, #0
    1a4c:	3201      	adds	r2, #1
    1a4e:	005b      	lsls	r3, r3, #1
    1a50:	4298      	cmp	r0, r3
    1a52:	d8fb      	bhi.n	1a4c <system_gclk_gen_set_config+0x38>
    1a54:	e000      	b.n	1a58 <system_gclk_gen_set_config+0x44>
    1a56:	2200      	movs	r2, #0
    1a58:	0212      	lsls	r2, r2, #8
    1a5a:	4332      	orrs	r2, r6
    1a5c:	1c14      	adds	r4, r2, #0
    1a5e:	2380      	movs	r3, #128	; 0x80
    1a60:	035b      	lsls	r3, r3, #13
    1a62:	431d      	orrs	r5, r3
    1a64:	e004      	b.n	1a70 <system_gclk_gen_set_config+0x5c>
    1a66:	0204      	lsls	r4, r0, #8
    1a68:	4334      	orrs	r4, r6
    1a6a:	2380      	movs	r3, #128	; 0x80
    1a6c:	029b      	lsls	r3, r3, #10
    1a6e:	431d      	orrs	r5, r3
    1a70:	7a0b      	ldrb	r3, [r1, #8]
    1a72:	2b00      	cmp	r3, #0
    1a74:	d002      	beq.n	1a7c <system_gclk_gen_set_config+0x68>
    1a76:	2380      	movs	r3, #128	; 0x80
    1a78:	039b      	lsls	r3, r3, #14
    1a7a:	431d      	orrs	r5, r3
    1a7c:	4a0f      	ldr	r2, [pc, #60]	; (1abc <system_gclk_gen_set_config+0xa8>)
    1a7e:	7853      	ldrb	r3, [r2, #1]
    1a80:	b25b      	sxtb	r3, r3
    1a82:	2b00      	cmp	r3, #0
    1a84:	dbfb      	blt.n	1a7e <system_gclk_gen_set_config+0x6a>
    1a86:	4b0e      	ldr	r3, [pc, #56]	; (1ac0 <system_gclk_gen_set_config+0xac>)
    1a88:	4798      	blx	r3
    1a8a:	4b0e      	ldr	r3, [pc, #56]	; (1ac4 <system_gclk_gen_set_config+0xb0>)
    1a8c:	701e      	strb	r6, [r3, #0]
    1a8e:	4a0b      	ldr	r2, [pc, #44]	; (1abc <system_gclk_gen_set_config+0xa8>)
    1a90:	7853      	ldrb	r3, [r2, #1]
    1a92:	b25b      	sxtb	r3, r3
    1a94:	2b00      	cmp	r3, #0
    1a96:	dbfb      	blt.n	1a90 <system_gclk_gen_set_config+0x7c>
    1a98:	4b08      	ldr	r3, [pc, #32]	; (1abc <system_gclk_gen_set_config+0xa8>)
    1a9a:	609c      	str	r4, [r3, #8]
    1a9c:	1c1a      	adds	r2, r3, #0
    1a9e:	7853      	ldrb	r3, [r2, #1]
    1aa0:	b25b      	sxtb	r3, r3
    1aa2:	2b00      	cmp	r3, #0
    1aa4:	dbfb      	blt.n	1a9e <system_gclk_gen_set_config+0x8a>
    1aa6:	4a05      	ldr	r2, [pc, #20]	; (1abc <system_gclk_gen_set_config+0xa8>)
    1aa8:	6851      	ldr	r1, [r2, #4]
    1aaa:	2380      	movs	r3, #128	; 0x80
    1aac:	025b      	lsls	r3, r3, #9
    1aae:	400b      	ands	r3, r1
    1ab0:	431d      	orrs	r5, r3
    1ab2:	6055      	str	r5, [r2, #4]
    1ab4:	4b04      	ldr	r3, [pc, #16]	; (1ac8 <system_gclk_gen_set_config+0xb4>)
    1ab6:	4798      	blx	r3
    1ab8:	bd70      	pop	{r4, r5, r6, pc}
    1aba:	46c0      	nop			; (mov r8, r8)
    1abc:	40000c00 	.word	0x40000c00
    1ac0:	0000016d 	.word	0x0000016d
    1ac4:	40000c08 	.word	0x40000c08
    1ac8:	000001ad 	.word	0x000001ad

00001acc <system_gclk_gen_enable>:
    1acc:	b510      	push	{r4, lr}
    1ace:	1c04      	adds	r4, r0, #0
    1ad0:	4a0b      	ldr	r2, [pc, #44]	; (1b00 <system_gclk_gen_enable+0x34>)
    1ad2:	7853      	ldrb	r3, [r2, #1]
    1ad4:	b25b      	sxtb	r3, r3
    1ad6:	2b00      	cmp	r3, #0
    1ad8:	dbfb      	blt.n	1ad2 <system_gclk_gen_enable+0x6>
    1ada:	4b0a      	ldr	r3, [pc, #40]	; (1b04 <system_gclk_gen_enable+0x38>)
    1adc:	4798      	blx	r3
    1ade:	4b0a      	ldr	r3, [pc, #40]	; (1b08 <system_gclk_gen_enable+0x3c>)
    1ae0:	701c      	strb	r4, [r3, #0]
    1ae2:	4a07      	ldr	r2, [pc, #28]	; (1b00 <system_gclk_gen_enable+0x34>)
    1ae4:	7853      	ldrb	r3, [r2, #1]
    1ae6:	b25b      	sxtb	r3, r3
    1ae8:	2b00      	cmp	r3, #0
    1aea:	dbfb      	blt.n	1ae4 <system_gclk_gen_enable+0x18>
    1aec:	4a04      	ldr	r2, [pc, #16]	; (1b00 <system_gclk_gen_enable+0x34>)
    1aee:	6853      	ldr	r3, [r2, #4]
    1af0:	2180      	movs	r1, #128	; 0x80
    1af2:	0249      	lsls	r1, r1, #9
    1af4:	430b      	orrs	r3, r1
    1af6:	6053      	str	r3, [r2, #4]
    1af8:	4b04      	ldr	r3, [pc, #16]	; (1b0c <system_gclk_gen_enable+0x40>)
    1afa:	4798      	blx	r3
    1afc:	bd10      	pop	{r4, pc}
    1afe:	46c0      	nop			; (mov r8, r8)
    1b00:	40000c00 	.word	0x40000c00
    1b04:	0000016d 	.word	0x0000016d
    1b08:	40000c04 	.word	0x40000c04
    1b0c:	000001ad 	.word	0x000001ad

00001b10 <system_gclk_gen_get_hz>:
    1b10:	b570      	push	{r4, r5, r6, lr}
    1b12:	1c04      	adds	r4, r0, #0
    1b14:	4a1a      	ldr	r2, [pc, #104]	; (1b80 <system_gclk_gen_get_hz+0x70>)
    1b16:	7853      	ldrb	r3, [r2, #1]
    1b18:	b25b      	sxtb	r3, r3
    1b1a:	2b00      	cmp	r3, #0
    1b1c:	dbfb      	blt.n	1b16 <system_gclk_gen_get_hz+0x6>
    1b1e:	4b19      	ldr	r3, [pc, #100]	; (1b84 <system_gclk_gen_get_hz+0x74>)
    1b20:	4798      	blx	r3
    1b22:	4b19      	ldr	r3, [pc, #100]	; (1b88 <system_gclk_gen_get_hz+0x78>)
    1b24:	701c      	strb	r4, [r3, #0]
    1b26:	4a16      	ldr	r2, [pc, #88]	; (1b80 <system_gclk_gen_get_hz+0x70>)
    1b28:	7853      	ldrb	r3, [r2, #1]
    1b2a:	b25b      	sxtb	r3, r3
    1b2c:	2b00      	cmp	r3, #0
    1b2e:	dbfb      	blt.n	1b28 <system_gclk_gen_get_hz+0x18>
    1b30:	4e13      	ldr	r6, [pc, #76]	; (1b80 <system_gclk_gen_get_hz+0x70>)
    1b32:	6870      	ldr	r0, [r6, #4]
    1b34:	04c0      	lsls	r0, r0, #19
    1b36:	0ec0      	lsrs	r0, r0, #27
    1b38:	4b14      	ldr	r3, [pc, #80]	; (1b8c <system_gclk_gen_get_hz+0x7c>)
    1b3a:	4798      	blx	r3
    1b3c:	1c05      	adds	r5, r0, #0
    1b3e:	4b12      	ldr	r3, [pc, #72]	; (1b88 <system_gclk_gen_get_hz+0x78>)
    1b40:	701c      	strb	r4, [r3, #0]
    1b42:	6876      	ldr	r6, [r6, #4]
    1b44:	02f6      	lsls	r6, r6, #11
    1b46:	0ff6      	lsrs	r6, r6, #31
    1b48:	4b11      	ldr	r3, [pc, #68]	; (1b90 <system_gclk_gen_get_hz+0x80>)
    1b4a:	701c      	strb	r4, [r3, #0]
    1b4c:	4a0c      	ldr	r2, [pc, #48]	; (1b80 <system_gclk_gen_get_hz+0x70>)
    1b4e:	7853      	ldrb	r3, [r2, #1]
    1b50:	b25b      	sxtb	r3, r3
    1b52:	2b00      	cmp	r3, #0
    1b54:	dbfb      	blt.n	1b4e <system_gclk_gen_get_hz+0x3e>
    1b56:	4b0a      	ldr	r3, [pc, #40]	; (1b80 <system_gclk_gen_get_hz+0x70>)
    1b58:	689c      	ldr	r4, [r3, #8]
    1b5a:	0a24      	lsrs	r4, r4, #8
    1b5c:	b2a4      	uxth	r4, r4
    1b5e:	4b0d      	ldr	r3, [pc, #52]	; (1b94 <system_gclk_gen_get_hz+0x84>)
    1b60:	4798      	blx	r3
    1b62:	2e00      	cmp	r6, #0
    1b64:	d107      	bne.n	1b76 <system_gclk_gen_get_hz+0x66>
    1b66:	2c01      	cmp	r4, #1
    1b68:	d907      	bls.n	1b7a <system_gclk_gen_get_hz+0x6a>
    1b6a:	1c28      	adds	r0, r5, #0
    1b6c:	1c21      	adds	r1, r4, #0
    1b6e:	4b0a      	ldr	r3, [pc, #40]	; (1b98 <system_gclk_gen_get_hz+0x88>)
    1b70:	4798      	blx	r3
    1b72:	1c05      	adds	r5, r0, #0
    1b74:	e001      	b.n	1b7a <system_gclk_gen_get_hz+0x6a>
    1b76:	3401      	adds	r4, #1
    1b78:	40e5      	lsrs	r5, r4
    1b7a:	1c28      	adds	r0, r5, #0
    1b7c:	bd70      	pop	{r4, r5, r6, pc}
    1b7e:	46c0      	nop			; (mov r8, r8)
    1b80:	40000c00 	.word	0x40000c00
    1b84:	0000016d 	.word	0x0000016d
    1b88:	40000c04 	.word	0x40000c04
    1b8c:	0000180d 	.word	0x0000180d
    1b90:	40000c08 	.word	0x40000c08
    1b94:	000001ad 	.word	0x000001ad
    1b98:	0000342d 	.word	0x0000342d

00001b9c <system_gclk_chan_enable>:
    1b9c:	b510      	push	{r4, lr}
    1b9e:	1c04      	adds	r4, r0, #0
    1ba0:	4b06      	ldr	r3, [pc, #24]	; (1bbc <system_gclk_chan_enable+0x20>)
    1ba2:	4798      	blx	r3
    1ba4:	4b06      	ldr	r3, [pc, #24]	; (1bc0 <system_gclk_chan_enable+0x24>)
    1ba6:	701c      	strb	r4, [r3, #0]
    1ba8:	4a06      	ldr	r2, [pc, #24]	; (1bc4 <system_gclk_chan_enable+0x28>)
    1baa:	8851      	ldrh	r1, [r2, #2]
    1bac:	2380      	movs	r3, #128	; 0x80
    1bae:	01db      	lsls	r3, r3, #7
    1bb0:	430b      	orrs	r3, r1
    1bb2:	8053      	strh	r3, [r2, #2]
    1bb4:	4b04      	ldr	r3, [pc, #16]	; (1bc8 <system_gclk_chan_enable+0x2c>)
    1bb6:	4798      	blx	r3
    1bb8:	bd10      	pop	{r4, pc}
    1bba:	46c0      	nop			; (mov r8, r8)
    1bbc:	0000016d 	.word	0x0000016d
    1bc0:	40000c02 	.word	0x40000c02
    1bc4:	40000c00 	.word	0x40000c00
    1bc8:	000001ad 	.word	0x000001ad

00001bcc <system_gclk_chan_disable>:
    1bcc:	b510      	push	{r4, lr}
    1bce:	1c04      	adds	r4, r0, #0
    1bd0:	4b0f      	ldr	r3, [pc, #60]	; (1c10 <system_gclk_chan_disable+0x44>)
    1bd2:	4798      	blx	r3
    1bd4:	4b0f      	ldr	r3, [pc, #60]	; (1c14 <system_gclk_chan_disable+0x48>)
    1bd6:	701c      	strb	r4, [r3, #0]
    1bd8:	4b0f      	ldr	r3, [pc, #60]	; (1c18 <system_gclk_chan_disable+0x4c>)
    1bda:	885a      	ldrh	r2, [r3, #2]
    1bdc:	0512      	lsls	r2, r2, #20
    1bde:	0f10      	lsrs	r0, r2, #28
    1be0:	8859      	ldrh	r1, [r3, #2]
    1be2:	4a0e      	ldr	r2, [pc, #56]	; (1c1c <system_gclk_chan_disable+0x50>)
    1be4:	400a      	ands	r2, r1
    1be6:	805a      	strh	r2, [r3, #2]
    1be8:	8859      	ldrh	r1, [r3, #2]
    1bea:	4a0d      	ldr	r2, [pc, #52]	; (1c20 <system_gclk_chan_disable+0x54>)
    1bec:	400a      	ands	r2, r1
    1bee:	805a      	strh	r2, [r3, #2]
    1bf0:	1c19      	adds	r1, r3, #0
    1bf2:	2280      	movs	r2, #128	; 0x80
    1bf4:	01d2      	lsls	r2, r2, #7
    1bf6:	884b      	ldrh	r3, [r1, #2]
    1bf8:	4213      	tst	r3, r2
    1bfa:	d1fc      	bne.n	1bf6 <system_gclk_chan_disable+0x2a>
    1bfc:	4906      	ldr	r1, [pc, #24]	; (1c18 <system_gclk_chan_disable+0x4c>)
    1bfe:	0202      	lsls	r2, r0, #8
    1c00:	8848      	ldrh	r0, [r1, #2]
    1c02:	4b06      	ldr	r3, [pc, #24]	; (1c1c <system_gclk_chan_disable+0x50>)
    1c04:	4003      	ands	r3, r0
    1c06:	4313      	orrs	r3, r2
    1c08:	804b      	strh	r3, [r1, #2]
    1c0a:	4b06      	ldr	r3, [pc, #24]	; (1c24 <system_gclk_chan_disable+0x58>)
    1c0c:	4798      	blx	r3
    1c0e:	bd10      	pop	{r4, pc}
    1c10:	0000016d 	.word	0x0000016d
    1c14:	40000c02 	.word	0x40000c02
    1c18:	40000c00 	.word	0x40000c00
    1c1c:	fffff0ff 	.word	0xfffff0ff
    1c20:	ffffbfff 	.word	0xffffbfff
    1c24:	000001ad 	.word	0x000001ad

00001c28 <system_gclk_chan_set_config>:
    1c28:	b510      	push	{r4, lr}
    1c2a:	780c      	ldrb	r4, [r1, #0]
    1c2c:	0224      	lsls	r4, r4, #8
    1c2e:	4304      	orrs	r4, r0
    1c30:	4b02      	ldr	r3, [pc, #8]	; (1c3c <system_gclk_chan_set_config+0x14>)
    1c32:	4798      	blx	r3
    1c34:	b2a4      	uxth	r4, r4
    1c36:	4b02      	ldr	r3, [pc, #8]	; (1c40 <system_gclk_chan_set_config+0x18>)
    1c38:	805c      	strh	r4, [r3, #2]
    1c3a:	bd10      	pop	{r4, pc}
    1c3c:	00001bcd 	.word	0x00001bcd
    1c40:	40000c00 	.word	0x40000c00

00001c44 <system_gclk_chan_get_hz>:
    1c44:	b510      	push	{r4, lr}
    1c46:	1c04      	adds	r4, r0, #0
    1c48:	4b06      	ldr	r3, [pc, #24]	; (1c64 <system_gclk_chan_get_hz+0x20>)
    1c4a:	4798      	blx	r3
    1c4c:	4b06      	ldr	r3, [pc, #24]	; (1c68 <system_gclk_chan_get_hz+0x24>)
    1c4e:	701c      	strb	r4, [r3, #0]
    1c50:	4b06      	ldr	r3, [pc, #24]	; (1c6c <system_gclk_chan_get_hz+0x28>)
    1c52:	885c      	ldrh	r4, [r3, #2]
    1c54:	0524      	lsls	r4, r4, #20
    1c56:	0f24      	lsrs	r4, r4, #28
    1c58:	4b05      	ldr	r3, [pc, #20]	; (1c70 <system_gclk_chan_get_hz+0x2c>)
    1c5a:	4798      	blx	r3
    1c5c:	1c20      	adds	r0, r4, #0
    1c5e:	4b05      	ldr	r3, [pc, #20]	; (1c74 <system_gclk_chan_get_hz+0x30>)
    1c60:	4798      	blx	r3
    1c62:	bd10      	pop	{r4, pc}
    1c64:	0000016d 	.word	0x0000016d
    1c68:	40000c02 	.word	0x40000c02
    1c6c:	40000c00 	.word	0x40000c00
    1c70:	000001ad 	.word	0x000001ad
    1c74:	00001b11 	.word	0x00001b11

00001c78 <_system_pinmux_config>:
    1c78:	b530      	push	{r4, r5, lr}
    1c7a:	78d3      	ldrb	r3, [r2, #3]
    1c7c:	2b00      	cmp	r3, #0
    1c7e:	d11e      	bne.n	1cbe <_system_pinmux_config+0x46>
    1c80:	7814      	ldrb	r4, [r2, #0]
    1c82:	2c80      	cmp	r4, #128	; 0x80
    1c84:	d004      	beq.n	1c90 <_system_pinmux_config+0x18>
    1c86:	0624      	lsls	r4, r4, #24
    1c88:	2380      	movs	r3, #128	; 0x80
    1c8a:	025b      	lsls	r3, r3, #9
    1c8c:	431c      	orrs	r4, r3
    1c8e:	e000      	b.n	1c92 <_system_pinmux_config+0x1a>
    1c90:	2400      	movs	r4, #0
    1c92:	7853      	ldrb	r3, [r2, #1]
    1c94:	2502      	movs	r5, #2
    1c96:	43ab      	bics	r3, r5
    1c98:	d10a      	bne.n	1cb0 <_system_pinmux_config+0x38>
    1c9a:	7893      	ldrb	r3, [r2, #2]
    1c9c:	2b00      	cmp	r3, #0
    1c9e:	d103      	bne.n	1ca8 <_system_pinmux_config+0x30>
    1ca0:	2380      	movs	r3, #128	; 0x80
    1ca2:	029b      	lsls	r3, r3, #10
    1ca4:	431c      	orrs	r4, r3
    1ca6:	e002      	b.n	1cae <_system_pinmux_config+0x36>
    1ca8:	23c0      	movs	r3, #192	; 0xc0
    1caa:	02db      	lsls	r3, r3, #11
    1cac:	431c      	orrs	r4, r3
    1cae:	6041      	str	r1, [r0, #4]
    1cb0:	7853      	ldrb	r3, [r2, #1]
    1cb2:	3b01      	subs	r3, #1
    1cb4:	2b01      	cmp	r3, #1
    1cb6:	d812      	bhi.n	1cde <_system_pinmux_config+0x66>
    1cb8:	4b18      	ldr	r3, [pc, #96]	; (1d1c <_system_pinmux_config+0xa4>)
    1cba:	401c      	ands	r4, r3
    1cbc:	e00f      	b.n	1cde <_system_pinmux_config+0x66>
    1cbe:	6041      	str	r1, [r0, #4]
    1cc0:	040b      	lsls	r3, r1, #16
    1cc2:	0c1b      	lsrs	r3, r3, #16
    1cc4:	24a0      	movs	r4, #160	; 0xa0
    1cc6:	05e4      	lsls	r4, r4, #23
    1cc8:	4323      	orrs	r3, r4
    1cca:	6283      	str	r3, [r0, #40]	; 0x28
    1ccc:	0c0b      	lsrs	r3, r1, #16
    1cce:	24d0      	movs	r4, #208	; 0xd0
    1cd0:	0624      	lsls	r4, r4, #24
    1cd2:	4323      	orrs	r3, r4
    1cd4:	6283      	str	r3, [r0, #40]	; 0x28
    1cd6:	78d3      	ldrb	r3, [r2, #3]
    1cd8:	2b00      	cmp	r3, #0
    1cda:	d018      	beq.n	1d0e <_system_pinmux_config+0x96>
    1cdc:	e01c      	b.n	1d18 <_system_pinmux_config+0xa0>
    1cde:	040b      	lsls	r3, r1, #16
    1ce0:	0c1b      	lsrs	r3, r3, #16
    1ce2:	25a0      	movs	r5, #160	; 0xa0
    1ce4:	05ed      	lsls	r5, r5, #23
    1ce6:	432b      	orrs	r3, r5
    1ce8:	4323      	orrs	r3, r4
    1cea:	6283      	str	r3, [r0, #40]	; 0x28
    1cec:	0c0b      	lsrs	r3, r1, #16
    1cee:	25d0      	movs	r5, #208	; 0xd0
    1cf0:	062d      	lsls	r5, r5, #24
    1cf2:	432b      	orrs	r3, r5
    1cf4:	4323      	orrs	r3, r4
    1cf6:	6283      	str	r3, [r0, #40]	; 0x28
    1cf8:	78d3      	ldrb	r3, [r2, #3]
    1cfa:	2b00      	cmp	r3, #0
    1cfc:	d10c      	bne.n	1d18 <_system_pinmux_config+0xa0>
    1cfe:	0363      	lsls	r3, r4, #13
    1d00:	d505      	bpl.n	1d0e <_system_pinmux_config+0x96>
    1d02:	7893      	ldrb	r3, [r2, #2]
    1d04:	2b01      	cmp	r3, #1
    1d06:	d101      	bne.n	1d0c <_system_pinmux_config+0x94>
    1d08:	6181      	str	r1, [r0, #24]
    1d0a:	e000      	b.n	1d0e <_system_pinmux_config+0x96>
    1d0c:	6141      	str	r1, [r0, #20]
    1d0e:	7853      	ldrb	r3, [r2, #1]
    1d10:	3b01      	subs	r3, #1
    1d12:	2b01      	cmp	r3, #1
    1d14:	d800      	bhi.n	1d18 <_system_pinmux_config+0xa0>
    1d16:	6081      	str	r1, [r0, #8]
    1d18:	bd30      	pop	{r4, r5, pc}
    1d1a:	46c0      	nop			; (mov r8, r8)
    1d1c:	fffbffff 	.word	0xfffbffff

00001d20 <system_pinmux_pin_set_config>:
    1d20:	b508      	push	{r3, lr}
    1d22:	1c03      	adds	r3, r0, #0
    1d24:	1c0a      	adds	r2, r1, #0
    1d26:	09c1      	lsrs	r1, r0, #7
    1d28:	2000      	movs	r0, #0
    1d2a:	2900      	cmp	r1, #0
    1d2c:	d104      	bne.n	1d38 <system_pinmux_pin_set_config+0x18>
    1d2e:	0958      	lsrs	r0, r3, #5
    1d30:	01c0      	lsls	r0, r0, #7
    1d32:	4905      	ldr	r1, [pc, #20]	; (1d48 <system_pinmux_pin_set_config+0x28>)
    1d34:	468c      	mov	ip, r1
    1d36:	4460      	add	r0, ip
    1d38:	211f      	movs	r1, #31
    1d3a:	400b      	ands	r3, r1
    1d3c:	391e      	subs	r1, #30
    1d3e:	4099      	lsls	r1, r3
    1d40:	4b02      	ldr	r3, [pc, #8]	; (1d4c <system_pinmux_pin_set_config+0x2c>)
    1d42:	4798      	blx	r3
    1d44:	bd08      	pop	{r3, pc}
    1d46:	46c0      	nop			; (mov r8, r8)
    1d48:	41004400 	.word	0x41004400
    1d4c:	00001c79 	.word	0x00001c79

00001d50 <_system_dummy_init>:
    1d50:	4770      	bx	lr
    1d52:	46c0      	nop			; (mov r8, r8)

00001d54 <system_init>:
    1d54:	b508      	push	{r3, lr}
    1d56:	4b05      	ldr	r3, [pc, #20]	; (1d6c <system_init+0x18>)
    1d58:	4798      	blx	r3
    1d5a:	4b05      	ldr	r3, [pc, #20]	; (1d70 <system_init+0x1c>)
    1d5c:	4798      	blx	r3
    1d5e:	4b05      	ldr	r3, [pc, #20]	; (1d74 <system_init+0x20>)
    1d60:	4798      	blx	r3
    1d62:	4b05      	ldr	r3, [pc, #20]	; (1d78 <system_init+0x24>)
    1d64:	4798      	blx	r3
    1d66:	4b05      	ldr	r3, [pc, #20]	; (1d7c <system_init+0x28>)
    1d68:	4798      	blx	r3
    1d6a:	bd08      	pop	{r3, pc}
    1d6c:	00001959 	.word	0x00001959
    1d70:	000001dd 	.word	0x000001dd
    1d74:	00001d51 	.word	0x00001d51
    1d78:	000008c1 	.word	0x000008c1
    1d7c:	00001d51 	.word	0x00001d51

00001d80 <tc_register_callback>:
    1d80:	1c93      	adds	r3, r2, #2
    1d82:	009b      	lsls	r3, r3, #2
    1d84:	5019      	str	r1, [r3, r0]
    1d86:	2a02      	cmp	r2, #2
    1d88:	d104      	bne.n	1d94 <tc_register_callback+0x14>
    1d8a:	7e02      	ldrb	r2, [r0, #24]
    1d8c:	2310      	movs	r3, #16
    1d8e:	4313      	orrs	r3, r2
    1d90:	7603      	strb	r3, [r0, #24]
    1d92:	e00c      	b.n	1dae <tc_register_callback+0x2e>
    1d94:	2a03      	cmp	r2, #3
    1d96:	d104      	bne.n	1da2 <tc_register_callback+0x22>
    1d98:	7e02      	ldrb	r2, [r0, #24]
    1d9a:	2320      	movs	r3, #32
    1d9c:	4313      	orrs	r3, r2
    1d9e:	7603      	strb	r3, [r0, #24]
    1da0:	e005      	b.n	1dae <tc_register_callback+0x2e>
    1da2:	2301      	movs	r3, #1
    1da4:	4093      	lsls	r3, r2
    1da6:	1c1a      	adds	r2, r3, #0
    1da8:	7e03      	ldrb	r3, [r0, #24]
    1daa:	431a      	orrs	r2, r3
    1dac:	7602      	strb	r2, [r0, #24]
    1dae:	2000      	movs	r0, #0
    1db0:	4770      	bx	lr
    1db2:	46c0      	nop			; (mov r8, r8)

00001db4 <_tc_interrupt_handler>:
    1db4:	b538      	push	{r3, r4, r5, lr}
    1db6:	0080      	lsls	r0, r0, #2
    1db8:	4b14      	ldr	r3, [pc, #80]	; (1e0c <_tc_interrupt_handler+0x58>)
    1dba:	58c5      	ldr	r5, [r0, r3]
    1dbc:	682b      	ldr	r3, [r5, #0]
    1dbe:	7b9c      	ldrb	r4, [r3, #14]
    1dc0:	7e2b      	ldrb	r3, [r5, #24]
    1dc2:	401c      	ands	r4, r3
    1dc4:	7e6b      	ldrb	r3, [r5, #25]
    1dc6:	401c      	ands	r4, r3
    1dc8:	07e3      	lsls	r3, r4, #31
    1dca:	d505      	bpl.n	1dd8 <_tc_interrupt_handler+0x24>
    1dcc:	1c28      	adds	r0, r5, #0
    1dce:	68ab      	ldr	r3, [r5, #8]
    1dd0:	4798      	blx	r3
    1dd2:	2301      	movs	r3, #1
    1dd4:	682a      	ldr	r2, [r5, #0]
    1dd6:	7393      	strb	r3, [r2, #14]
    1dd8:	07a3      	lsls	r3, r4, #30
    1dda:	d505      	bpl.n	1de8 <_tc_interrupt_handler+0x34>
    1ddc:	1c28      	adds	r0, r5, #0
    1dde:	68eb      	ldr	r3, [r5, #12]
    1de0:	4798      	blx	r3
    1de2:	2302      	movs	r3, #2
    1de4:	682a      	ldr	r2, [r5, #0]
    1de6:	7393      	strb	r3, [r2, #14]
    1de8:	06e3      	lsls	r3, r4, #27
    1dea:	d505      	bpl.n	1df8 <_tc_interrupt_handler+0x44>
    1dec:	1c28      	adds	r0, r5, #0
    1dee:	692b      	ldr	r3, [r5, #16]
    1df0:	4798      	blx	r3
    1df2:	2310      	movs	r3, #16
    1df4:	682a      	ldr	r2, [r5, #0]
    1df6:	7393      	strb	r3, [r2, #14]
    1df8:	06a3      	lsls	r3, r4, #26
    1dfa:	d505      	bpl.n	1e08 <_tc_interrupt_handler+0x54>
    1dfc:	1c28      	adds	r0, r5, #0
    1dfe:	696b      	ldr	r3, [r5, #20]
    1e00:	4798      	blx	r3
    1e02:	682b      	ldr	r3, [r5, #0]
    1e04:	2220      	movs	r2, #32
    1e06:	739a      	strb	r2, [r3, #14]
    1e08:	bd38      	pop	{r3, r4, r5, pc}
    1e0a:	46c0      	nop			; (mov r8, r8)
    1e0c:	200001d8 	.word	0x200001d8

00001e10 <TC0_Handler>:
    1e10:	b508      	push	{r3, lr}
    1e12:	2000      	movs	r0, #0
    1e14:	4b01      	ldr	r3, [pc, #4]	; (1e1c <TC0_Handler+0xc>)
    1e16:	4798      	blx	r3
    1e18:	bd08      	pop	{r3, pc}
    1e1a:	46c0      	nop			; (mov r8, r8)
    1e1c:	00001db5 	.word	0x00001db5

00001e20 <TC1_Handler>:
    1e20:	b508      	push	{r3, lr}
    1e22:	2001      	movs	r0, #1
    1e24:	4b01      	ldr	r3, [pc, #4]	; (1e2c <TC1_Handler+0xc>)
    1e26:	4798      	blx	r3
    1e28:	bd08      	pop	{r3, pc}
    1e2a:	46c0      	nop			; (mov r8, r8)
    1e2c:	00001db5 	.word	0x00001db5

00001e30 <TC2_Handler>:
    1e30:	b508      	push	{r3, lr}
    1e32:	2002      	movs	r0, #2
    1e34:	4b01      	ldr	r3, [pc, #4]	; (1e3c <TC2_Handler+0xc>)
    1e36:	4798      	blx	r3
    1e38:	bd08      	pop	{r3, pc}
    1e3a:	46c0      	nop			; (mov r8, r8)
    1e3c:	00001db5 	.word	0x00001db5

00001e40 <TC3_Handler>:
    1e40:	b508      	push	{r3, lr}
    1e42:	2003      	movs	r0, #3
    1e44:	4b01      	ldr	r3, [pc, #4]	; (1e4c <TC3_Handler+0xc>)
    1e46:	4798      	blx	r3
    1e48:	bd08      	pop	{r3, pc}
    1e4a:	46c0      	nop			; (mov r8, r8)
    1e4c:	00001db5 	.word	0x00001db5

00001e50 <TC4_Handler>:
    1e50:	b508      	push	{r3, lr}
    1e52:	2004      	movs	r0, #4
    1e54:	4b01      	ldr	r3, [pc, #4]	; (1e5c <TC4_Handler+0xc>)
    1e56:	4798      	blx	r3
    1e58:	bd08      	pop	{r3, pc}
    1e5a:	46c0      	nop			; (mov r8, r8)
    1e5c:	00001db5 	.word	0x00001db5

00001e60 <TC5_Handler>:
    1e60:	b508      	push	{r3, lr}
    1e62:	2005      	movs	r0, #5
    1e64:	4b01      	ldr	r3, [pc, #4]	; (1e6c <TC5_Handler+0xc>)
    1e66:	4798      	blx	r3
    1e68:	bd08      	pop	{r3, pc}
    1e6a:	46c0      	nop			; (mov r8, r8)
    1e6c:	00001db5 	.word	0x00001db5

00001e70 <TC6_Handler>:
    1e70:	b508      	push	{r3, lr}
    1e72:	2006      	movs	r0, #6
    1e74:	4b01      	ldr	r3, [pc, #4]	; (1e7c <TC6_Handler+0xc>)
    1e76:	4798      	blx	r3
    1e78:	bd08      	pop	{r3, pc}
    1e7a:	46c0      	nop			; (mov r8, r8)
    1e7c:	00001db5 	.word	0x00001db5

00001e80 <TC7_Handler>:
    1e80:	b508      	push	{r3, lr}
    1e82:	2007      	movs	r0, #7
    1e84:	4b01      	ldr	r3, [pc, #4]	; (1e8c <TC7_Handler+0xc>)
    1e86:	4798      	blx	r3
    1e88:	bd08      	pop	{r3, pc}
    1e8a:	46c0      	nop			; (mov r8, r8)
    1e8c:	00001db5 	.word	0x00001db5

00001e90 <_tc_get_inst_index>:
    1e90:	b530      	push	{r4, r5, lr}
    1e92:	b089      	sub	sp, #36	; 0x24
    1e94:	4b0d      	ldr	r3, [pc, #52]	; (1ecc <_tc_get_inst_index+0x3c>)
    1e96:	466a      	mov	r2, sp
    1e98:	cb32      	ldmia	r3!, {r1, r4, r5}
    1e9a:	c232      	stmia	r2!, {r1, r4, r5}
    1e9c:	cb32      	ldmia	r3!, {r1, r4, r5}
    1e9e:	c232      	stmia	r2!, {r1, r4, r5}
    1ea0:	cb12      	ldmia	r3!, {r1, r4}
    1ea2:	c212      	stmia	r2!, {r1, r4}
    1ea4:	9b00      	ldr	r3, [sp, #0]
    1ea6:	4283      	cmp	r3, r0
    1ea8:	d006      	beq.n	1eb8 <_tc_get_inst_index+0x28>
    1eaa:	2301      	movs	r3, #1
    1eac:	009a      	lsls	r2, r3, #2
    1eae:	4669      	mov	r1, sp
    1eb0:	5852      	ldr	r2, [r2, r1]
    1eb2:	4282      	cmp	r2, r0
    1eb4:	d103      	bne.n	1ebe <_tc_get_inst_index+0x2e>
    1eb6:	e000      	b.n	1eba <_tc_get_inst_index+0x2a>
    1eb8:	2300      	movs	r3, #0
    1eba:	b2d8      	uxtb	r0, r3
    1ebc:	e003      	b.n	1ec6 <_tc_get_inst_index+0x36>
    1ebe:	3301      	adds	r3, #1
    1ec0:	2b08      	cmp	r3, #8
    1ec2:	d1f3      	bne.n	1eac <_tc_get_inst_index+0x1c>
    1ec4:	2000      	movs	r0, #0
    1ec6:	b009      	add	sp, #36	; 0x24
    1ec8:	bd30      	pop	{r4, r5, pc}
    1eca:	46c0      	nop			; (mov r8, r8)
    1ecc:	000056a0 	.word	0x000056a0

00001ed0 <tc_init>:
    1ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ed2:	464f      	mov	r7, r9
    1ed4:	4646      	mov	r6, r8
    1ed6:	b4c0      	push	{r6, r7}
    1ed8:	b089      	sub	sp, #36	; 0x24
    1eda:	1c04      	adds	r4, r0, #0
    1edc:	1c0e      	adds	r6, r1, #0
    1ede:	4690      	mov	r8, r2
    1ee0:	1c08      	adds	r0, r1, #0
    1ee2:	4b92      	ldr	r3, [pc, #584]	; (212c <STACK_SIZE+0x12c>)
    1ee4:	4798      	blx	r3
    1ee6:	4681      	mov	r9, r0
    1ee8:	4d91      	ldr	r5, [pc, #580]	; (2130 <STACK_SIZE+0x130>)
    1eea:	1c29      	adds	r1, r5, #0
    1eec:	3120      	adds	r1, #32
    1eee:	a806      	add	r0, sp, #24
    1ef0:	2208      	movs	r2, #8
    1ef2:	4f90      	ldr	r7, [pc, #576]	; (2134 <STACK_SIZE+0x134>)
    1ef4:	47b8      	blx	r7
    1ef6:	1c29      	adds	r1, r5, #0
    1ef8:	3128      	adds	r1, #40	; 0x28
    1efa:	a802      	add	r0, sp, #8
    1efc:	2210      	movs	r2, #16
    1efe:	47b8      	blx	r7
    1f00:	2300      	movs	r3, #0
    1f02:	60a3      	str	r3, [r4, #8]
    1f04:	60e3      	str	r3, [r4, #12]
    1f06:	6123      	str	r3, [r4, #16]
    1f08:	6163      	str	r3, [r4, #20]
    1f0a:	7623      	strb	r3, [r4, #24]
    1f0c:	7663      	strb	r3, [r4, #25]
    1f0e:	464b      	mov	r3, r9
    1f10:	009a      	lsls	r2, r3, #2
    1f12:	4b89      	ldr	r3, [pc, #548]	; (2138 <STACK_SIZE+0x138>)
    1f14:	50d4      	str	r4, [r2, r3]
    1f16:	6026      	str	r6, [r4, #0]
    1f18:	4643      	mov	r3, r8
    1f1a:	789b      	ldrb	r3, [r3, #2]
    1f1c:	2b08      	cmp	r3, #8
    1f1e:	d104      	bne.n	1f2a <tc_init+0x5a>
    1f20:	2017      	movs	r0, #23
    1f22:	464a      	mov	r2, r9
    1f24:	07d2      	lsls	r2, r2, #31
    1f26:	d500      	bpl.n	1f2a <tc_init+0x5a>
    1f28:	e0fa      	b.n	2120 <STACK_SIZE+0x120>
    1f2a:	7123      	strb	r3, [r4, #4]
    1f2c:	8833      	ldrh	r3, [r6, #0]
    1f2e:	2005      	movs	r0, #5
    1f30:	07db      	lsls	r3, r3, #31
    1f32:	d500      	bpl.n	1f36 <tc_init+0x66>
    1f34:	e0f4      	b.n	2120 <STACK_SIZE+0x120>
    1f36:	7bf3      	ldrb	r3, [r6, #15]
    1f38:	3017      	adds	r0, #23
    1f3a:	06db      	lsls	r3, r3, #27
    1f3c:	d500      	bpl.n	1f40 <tc_init+0x70>
    1f3e:	e0ef      	b.n	2120 <STACK_SIZE+0x120>
    1f40:	8833      	ldrh	r3, [r6, #0]
    1f42:	079b      	lsls	r3, r3, #30
    1f44:	d500      	bpl.n	1f48 <tc_init+0x78>
    1f46:	e0eb      	b.n	2120 <STACK_SIZE+0x120>
    1f48:	4643      	mov	r3, r8
    1f4a:	7c1b      	ldrb	r3, [r3, #16]
    1f4c:	2b00      	cmp	r3, #0
    1f4e:	d00c      	beq.n	1f6a <tc_init+0x9a>
    1f50:	a901      	add	r1, sp, #4
    1f52:	2301      	movs	r3, #1
    1f54:	708b      	strb	r3, [r1, #2]
    1f56:	2200      	movs	r2, #0
    1f58:	70ca      	strb	r2, [r1, #3]
    1f5a:	4642      	mov	r2, r8
    1f5c:	7e12      	ldrb	r2, [r2, #24]
    1f5e:	700a      	strb	r2, [r1, #0]
    1f60:	704b      	strb	r3, [r1, #1]
    1f62:	4643      	mov	r3, r8
    1f64:	7d18      	ldrb	r0, [r3, #20]
    1f66:	4b75      	ldr	r3, [pc, #468]	; (213c <STACK_SIZE+0x13c>)
    1f68:	4798      	blx	r3
    1f6a:	4643      	mov	r3, r8
    1f6c:	7f1b      	ldrb	r3, [r3, #28]
    1f6e:	2b00      	cmp	r3, #0
    1f70:	d00d      	beq.n	1f8e <tc_init+0xbe>
    1f72:	a901      	add	r1, sp, #4
    1f74:	2301      	movs	r3, #1
    1f76:	708b      	strb	r3, [r1, #2]
    1f78:	2200      	movs	r2, #0
    1f7a:	70ca      	strb	r2, [r1, #3]
    1f7c:	4642      	mov	r2, r8
    1f7e:	6a52      	ldr	r2, [r2, #36]	; 0x24
    1f80:	700a      	strb	r2, [r1, #0]
    1f82:	704b      	strb	r3, [r1, #1]
    1f84:	4643      	mov	r3, r8
    1f86:	6a1b      	ldr	r3, [r3, #32]
    1f88:	b2d8      	uxtb	r0, r3
    1f8a:	4b6c      	ldr	r3, [pc, #432]	; (213c <STACK_SIZE+0x13c>)
    1f8c:	4798      	blx	r3
    1f8e:	496c      	ldr	r1, [pc, #432]	; (2140 <STACK_SIZE+0x140>)
    1f90:	6a0b      	ldr	r3, [r1, #32]
    1f92:	464a      	mov	r2, r9
    1f94:	0052      	lsls	r2, r2, #1
    1f96:	a802      	add	r0, sp, #8
    1f98:	5a12      	ldrh	r2, [r2, r0]
    1f9a:	4313      	orrs	r3, r2
    1f9c:	620b      	str	r3, [r1, #32]
    1f9e:	4643      	mov	r3, r8
    1fa0:	789b      	ldrb	r3, [r3, #2]
    1fa2:	2b08      	cmp	r3, #8
    1fa4:	d106      	bne.n	1fb4 <tc_init+0xe4>
    1fa6:	6a0b      	ldr	r3, [r1, #32]
    1fa8:	464a      	mov	r2, r9
    1faa:	3201      	adds	r2, #1
    1fac:	0052      	lsls	r2, r2, #1
    1fae:	5a12      	ldrh	r2, [r2, r0]
    1fb0:	4313      	orrs	r3, r2
    1fb2:	620b      	str	r3, [r1, #32]
    1fb4:	4643      	mov	r3, r8
    1fb6:	781b      	ldrb	r3, [r3, #0]
    1fb8:	466a      	mov	r2, sp
    1fba:	7013      	strb	r3, [r2, #0]
    1fbc:	ab06      	add	r3, sp, #24
    1fbe:	464a      	mov	r2, r9
    1fc0:	5c9d      	ldrb	r5, [r3, r2]
    1fc2:	1c28      	adds	r0, r5, #0
    1fc4:	4669      	mov	r1, sp
    1fc6:	4b5f      	ldr	r3, [pc, #380]	; (2144 <STACK_SIZE+0x144>)
    1fc8:	4798      	blx	r3
    1fca:	1c28      	adds	r0, r5, #0
    1fcc:	4b5e      	ldr	r3, [pc, #376]	; (2148 <STACK_SIZE+0x148>)
    1fce:	4798      	blx	r3
    1fd0:	4643      	mov	r3, r8
    1fd2:	8898      	ldrh	r0, [r3, #4]
    1fd4:	891b      	ldrh	r3, [r3, #8]
    1fd6:	4303      	orrs	r3, r0
    1fd8:	4642      	mov	r2, r8
    1fda:	7990      	ldrb	r0, [r2, #6]
    1fdc:	7892      	ldrb	r2, [r2, #2]
    1fde:	4310      	orrs	r0, r2
    1fe0:	4318      	orrs	r0, r3
    1fe2:	4643      	mov	r3, r8
    1fe4:	785b      	ldrb	r3, [r3, #1]
    1fe6:	2b00      	cmp	r3, #0
    1fe8:	d002      	beq.n	1ff0 <tc_init+0x120>
    1fea:	2380      	movs	r3, #128	; 0x80
    1fec:	011b      	lsls	r3, r3, #4
    1fee:	4318      	orrs	r0, r3
    1ff0:	6821      	ldr	r1, [r4, #0]
    1ff2:	227f      	movs	r2, #127	; 0x7f
    1ff4:	7bcb      	ldrb	r3, [r1, #15]
    1ff6:	4393      	bics	r3, r2
    1ff8:	d1fc      	bne.n	1ff4 <tc_init+0x124>
    1ffa:	8030      	strh	r0, [r6, #0]
    1ffc:	4643      	mov	r3, r8
    1ffe:	7b58      	ldrb	r0, [r3, #13]
    2000:	1e43      	subs	r3, r0, #1
    2002:	4198      	sbcs	r0, r3
    2004:	0080      	lsls	r0, r0, #2
    2006:	4643      	mov	r3, r8
    2008:	7b9b      	ldrb	r3, [r3, #14]
    200a:	2b00      	cmp	r3, #0
    200c:	d001      	beq.n	2012 <STACK_SIZE+0x12>
    200e:	2301      	movs	r3, #1
    2010:	4318      	orrs	r0, r3
    2012:	6821      	ldr	r1, [r4, #0]
    2014:	227f      	movs	r2, #127	; 0x7f
    2016:	7bcb      	ldrb	r3, [r1, #15]
    2018:	4393      	bics	r3, r2
    201a:	d1fc      	bne.n	2016 <STACK_SIZE+0x16>
    201c:	33ff      	adds	r3, #255	; 0xff
    201e:	7133      	strb	r3, [r6, #4]
    2020:	2800      	cmp	r0, #0
    2022:	d005      	beq.n	2030 <STACK_SIZE+0x30>
    2024:	6821      	ldr	r1, [r4, #0]
    2026:	227f      	movs	r2, #127	; 0x7f
    2028:	7bcb      	ldrb	r3, [r1, #15]
    202a:	4393      	bics	r3, r2
    202c:	d1fc      	bne.n	2028 <STACK_SIZE+0x28>
    202e:	7170      	strb	r0, [r6, #5]
    2030:	4643      	mov	r3, r8
    2032:	7a98      	ldrb	r0, [r3, #10]
    2034:	7adb      	ldrb	r3, [r3, #11]
    2036:	2b00      	cmp	r3, #0
    2038:	d001      	beq.n	203e <STACK_SIZE+0x3e>
    203a:	2310      	movs	r3, #16
    203c:	4318      	orrs	r0, r3
    203e:	4643      	mov	r3, r8
    2040:	7b1b      	ldrb	r3, [r3, #12]
    2042:	2b00      	cmp	r3, #0
    2044:	d001      	beq.n	204a <STACK_SIZE+0x4a>
    2046:	2320      	movs	r3, #32
    2048:	4318      	orrs	r0, r3
    204a:	6821      	ldr	r1, [r4, #0]
    204c:	227f      	movs	r2, #127	; 0x7f
    204e:	7bcb      	ldrb	r3, [r1, #15]
    2050:	4393      	bics	r3, r2
    2052:	d1fc      	bne.n	204e <STACK_SIZE+0x4e>
    2054:	71b0      	strb	r0, [r6, #6]
    2056:	6822      	ldr	r2, [r4, #0]
    2058:	217f      	movs	r1, #127	; 0x7f
    205a:	7bd3      	ldrb	r3, [r2, #15]
    205c:	438b      	bics	r3, r1
    205e:	d1fc      	bne.n	205a <STACK_SIZE+0x5a>
    2060:	7923      	ldrb	r3, [r4, #4]
    2062:	2b04      	cmp	r3, #4
    2064:	d005      	beq.n	2072 <STACK_SIZE+0x72>
    2066:	2b08      	cmp	r3, #8
    2068:	d041      	beq.n	20ee <STACK_SIZE+0xee>
    206a:	2017      	movs	r0, #23
    206c:	2b00      	cmp	r3, #0
    206e:	d157      	bne.n	2120 <STACK_SIZE+0x120>
    2070:	e024      	b.n	20bc <STACK_SIZE+0xbc>
    2072:	217f      	movs	r1, #127	; 0x7f
    2074:	7bd3      	ldrb	r3, [r2, #15]
    2076:	438b      	bics	r3, r1
    2078:	d1fc      	bne.n	2074 <STACK_SIZE+0x74>
    207a:	3328      	adds	r3, #40	; 0x28
    207c:	4642      	mov	r2, r8
    207e:	5cd3      	ldrb	r3, [r2, r3]
    2080:	7433      	strb	r3, [r6, #16]
    2082:	6821      	ldr	r1, [r4, #0]
    2084:	227f      	movs	r2, #127	; 0x7f
    2086:	7bcb      	ldrb	r3, [r1, #15]
    2088:	4393      	bics	r3, r2
    208a:	d1fc      	bne.n	2086 <STACK_SIZE+0x86>
    208c:	3329      	adds	r3, #41	; 0x29
    208e:	4642      	mov	r2, r8
    2090:	5cd3      	ldrb	r3, [r2, r3]
    2092:	7533      	strb	r3, [r6, #20]
    2094:	6821      	ldr	r1, [r4, #0]
    2096:	227f      	movs	r2, #127	; 0x7f
    2098:	7bcb      	ldrb	r3, [r1, #15]
    209a:	4393      	bics	r3, r2
    209c:	d1fc      	bne.n	2098 <STACK_SIZE+0x98>
    209e:	332a      	adds	r3, #42	; 0x2a
    20a0:	4642      	mov	r2, r8
    20a2:	5cd3      	ldrb	r3, [r2, r3]
    20a4:	7633      	strb	r3, [r6, #24]
    20a6:	6821      	ldr	r1, [r4, #0]
    20a8:	227f      	movs	r2, #127	; 0x7f
    20aa:	7bcb      	ldrb	r3, [r1, #15]
    20ac:	4393      	bics	r3, r2
    20ae:	d1fc      	bne.n	20aa <STACK_SIZE+0xaa>
    20b0:	332b      	adds	r3, #43	; 0x2b
    20b2:	4642      	mov	r2, r8
    20b4:	5cd3      	ldrb	r3, [r2, r3]
    20b6:	7673      	strb	r3, [r6, #25]
    20b8:	2000      	movs	r0, #0
    20ba:	e031      	b.n	2120 <STACK_SIZE+0x120>
    20bc:	217f      	movs	r1, #127	; 0x7f
    20be:	7bd3      	ldrb	r3, [r2, #15]
    20c0:	438b      	bics	r3, r1
    20c2:	d1fc      	bne.n	20be <STACK_SIZE+0xbe>
    20c4:	4643      	mov	r3, r8
    20c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    20c8:	8233      	strh	r3, [r6, #16]
    20ca:	6821      	ldr	r1, [r4, #0]
    20cc:	227f      	movs	r2, #127	; 0x7f
    20ce:	7bcb      	ldrb	r3, [r1, #15]
    20d0:	4393      	bics	r3, r2
    20d2:	d1fc      	bne.n	20ce <STACK_SIZE+0xce>
    20d4:	4643      	mov	r3, r8
    20d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    20d8:	8333      	strh	r3, [r6, #24]
    20da:	6821      	ldr	r1, [r4, #0]
    20dc:	227f      	movs	r2, #127	; 0x7f
    20de:	7bcb      	ldrb	r3, [r1, #15]
    20e0:	4393      	bics	r3, r2
    20e2:	d1fc      	bne.n	20de <STACK_SIZE+0xde>
    20e4:	4643      	mov	r3, r8
    20e6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    20e8:	8373      	strh	r3, [r6, #26]
    20ea:	2000      	movs	r0, #0
    20ec:	e018      	b.n	2120 <STACK_SIZE+0x120>
    20ee:	217f      	movs	r1, #127	; 0x7f
    20f0:	7bd3      	ldrb	r3, [r2, #15]
    20f2:	438b      	bics	r3, r1
    20f4:	d1fc      	bne.n	20f0 <STACK_SIZE+0xf0>
    20f6:	4643      	mov	r3, r8
    20f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    20fa:	6133      	str	r3, [r6, #16]
    20fc:	6821      	ldr	r1, [r4, #0]
    20fe:	227f      	movs	r2, #127	; 0x7f
    2100:	7bcb      	ldrb	r3, [r1, #15]
    2102:	4393      	bics	r3, r2
    2104:	d1fc      	bne.n	2100 <STACK_SIZE+0x100>
    2106:	4643      	mov	r3, r8
    2108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    210a:	61b3      	str	r3, [r6, #24]
    210c:	6821      	ldr	r1, [r4, #0]
    210e:	227f      	movs	r2, #127	; 0x7f
    2110:	7bcb      	ldrb	r3, [r1, #15]
    2112:	4393      	bics	r3, r2
    2114:	d1fc      	bne.n	2110 <STACK_SIZE+0x110>
    2116:	4643      	mov	r3, r8
    2118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    211a:	61f3      	str	r3, [r6, #28]
    211c:	2000      	movs	r0, #0
    211e:	e7ff      	b.n	2120 <STACK_SIZE+0x120>
    2120:	b009      	add	sp, #36	; 0x24
    2122:	bc0c      	pop	{r2, r3}
    2124:	4690      	mov	r8, r2
    2126:	4699      	mov	r9, r3
    2128:	bdf0      	pop	{r4, r5, r6, r7, pc}
    212a:	46c0      	nop			; (mov r8, r8)
    212c:	00001e91 	.word	0x00001e91
    2130:	000056a0 	.word	0x000056a0
    2134:	000054c5 	.word	0x000054c5
    2138:	200001d8 	.word	0x200001d8
    213c:	00001d21 	.word	0x00001d21
    2140:	40000400 	.word	0x40000400
    2144:	00001c29 	.word	0x00001c29
    2148:	00001b9d 	.word	0x00001b9d

0000214c <tc_set_compare_value>:
    214c:	b530      	push	{r4, r5, lr}
    214e:	6804      	ldr	r4, [r0, #0]
    2150:	257f      	movs	r5, #127	; 0x7f
    2152:	7be3      	ldrb	r3, [r4, #15]
    2154:	43ab      	bics	r3, r5
    2156:	d1fc      	bne.n	2152 <tc_set_compare_value+0x6>
    2158:	7903      	ldrb	r3, [r0, #4]
    215a:	2b04      	cmp	r3, #4
    215c:	d005      	beq.n	216a <tc_set_compare_value+0x1e>
    215e:	2b08      	cmp	r3, #8
    2160:	d014      	beq.n	218c <tc_set_compare_value+0x40>
    2162:	2017      	movs	r0, #23
    2164:	2b00      	cmp	r3, #0
    2166:	d119      	bne.n	219c <tc_set_compare_value+0x50>
    2168:	e007      	b.n	217a <tc_set_compare_value+0x2e>
    216a:	2017      	movs	r0, #23
    216c:	2901      	cmp	r1, #1
    216e:	d815      	bhi.n	219c <tc_set_compare_value+0x50>
    2170:	b2d2      	uxtb	r2, r2
    2172:	1861      	adds	r1, r4, r1
    2174:	760a      	strb	r2, [r1, #24]
    2176:	2000      	movs	r0, #0
    2178:	e010      	b.n	219c <tc_set_compare_value+0x50>
    217a:	2017      	movs	r0, #23
    217c:	2901      	cmp	r1, #1
    217e:	d80d      	bhi.n	219c <tc_set_compare_value+0x50>
    2180:	b292      	uxth	r2, r2
    2182:	310c      	adds	r1, #12
    2184:	0049      	lsls	r1, r1, #1
    2186:	530a      	strh	r2, [r1, r4]
    2188:	2000      	movs	r0, #0
    218a:	e007      	b.n	219c <tc_set_compare_value+0x50>
    218c:	2017      	movs	r0, #23
    218e:	2901      	cmp	r1, #1
    2190:	d804      	bhi.n	219c <tc_set_compare_value+0x50>
    2192:	3106      	adds	r1, #6
    2194:	0089      	lsls	r1, r1, #2
    2196:	510a      	str	r2, [r1, r4]
    2198:	2000      	movs	r0, #0
    219a:	e7ff      	b.n	219c <tc_set_compare_value+0x50>
    219c:	bd30      	pop	{r4, r5, pc}
    219e:	46c0      	nop			; (mov r8, r8)

000021a0 <Dummy_Handler>:
    21a0:	e7fe      	b.n	21a0 <Dummy_Handler>
    21a2:	46c0      	nop			; (mov r8, r8)

000021a4 <Reset_Handler>:
    21a4:	b510      	push	{r4, lr}
    21a6:	4b1d      	ldr	r3, [pc, #116]	; (221c <Reset_Handler+0x78>)
    21a8:	4a1d      	ldr	r2, [pc, #116]	; (2220 <Reset_Handler+0x7c>)
    21aa:	429a      	cmp	r2, r3
    21ac:	d003      	beq.n	21b6 <Reset_Handler+0x12>
    21ae:	4b1d      	ldr	r3, [pc, #116]	; (2224 <Reset_Handler+0x80>)
    21b0:	4a1a      	ldr	r2, [pc, #104]	; (221c <Reset_Handler+0x78>)
    21b2:	429a      	cmp	r2, r3
    21b4:	d304      	bcc.n	21c0 <Reset_Handler+0x1c>
    21b6:	4b1c      	ldr	r3, [pc, #112]	; (2228 <Reset_Handler+0x84>)
    21b8:	4a1c      	ldr	r2, [pc, #112]	; (222c <Reset_Handler+0x88>)
    21ba:	429a      	cmp	r2, r3
    21bc:	d310      	bcc.n	21e0 <Reset_Handler+0x3c>
    21be:	e01e      	b.n	21fe <Reset_Handler+0x5a>
    21c0:	4a1b      	ldr	r2, [pc, #108]	; (2230 <Reset_Handler+0x8c>)
    21c2:	4b18      	ldr	r3, [pc, #96]	; (2224 <Reset_Handler+0x80>)
    21c4:	3303      	adds	r3, #3
    21c6:	1a9b      	subs	r3, r3, r2
    21c8:	089b      	lsrs	r3, r3, #2
    21ca:	3301      	adds	r3, #1
    21cc:	009b      	lsls	r3, r3, #2
    21ce:	2200      	movs	r2, #0
    21d0:	4812      	ldr	r0, [pc, #72]	; (221c <Reset_Handler+0x78>)
    21d2:	4913      	ldr	r1, [pc, #76]	; (2220 <Reset_Handler+0x7c>)
    21d4:	588c      	ldr	r4, [r1, r2]
    21d6:	5084      	str	r4, [r0, r2]
    21d8:	3204      	adds	r2, #4
    21da:	429a      	cmp	r2, r3
    21dc:	d1fa      	bne.n	21d4 <Reset_Handler+0x30>
    21de:	e7ea      	b.n	21b6 <Reset_Handler+0x12>
    21e0:	4a14      	ldr	r2, [pc, #80]	; (2234 <Reset_Handler+0x90>)
    21e2:	4b11      	ldr	r3, [pc, #68]	; (2228 <Reset_Handler+0x84>)
    21e4:	3303      	adds	r3, #3
    21e6:	1a9b      	subs	r3, r3, r2
    21e8:	089b      	lsrs	r3, r3, #2
    21ea:	3301      	adds	r3, #1
    21ec:	009b      	lsls	r3, r3, #2
    21ee:	2200      	movs	r2, #0
    21f0:	480e      	ldr	r0, [pc, #56]	; (222c <Reset_Handler+0x88>)
    21f2:	2100      	movs	r1, #0
    21f4:	1814      	adds	r4, r2, r0
    21f6:	6021      	str	r1, [r4, #0]
    21f8:	3204      	adds	r2, #4
    21fa:	429a      	cmp	r2, r3
    21fc:	d1fa      	bne.n	21f4 <Reset_Handler+0x50>
    21fe:	4a0e      	ldr	r2, [pc, #56]	; (2238 <Reset_Handler+0x94>)
    2200:	21ff      	movs	r1, #255	; 0xff
    2202:	4b0e      	ldr	r3, [pc, #56]	; (223c <Reset_Handler+0x98>)
    2204:	438b      	bics	r3, r1
    2206:	6093      	str	r3, [r2, #8]
    2208:	4a0d      	ldr	r2, [pc, #52]	; (2240 <Reset_Handler+0x9c>)
    220a:	6851      	ldr	r1, [r2, #4]
    220c:	2380      	movs	r3, #128	; 0x80
    220e:	430b      	orrs	r3, r1
    2210:	6053      	str	r3, [r2, #4]
    2212:	4b0c      	ldr	r3, [pc, #48]	; (2244 <Reset_Handler+0xa0>)
    2214:	4798      	blx	r3
    2216:	4b0c      	ldr	r3, [pc, #48]	; (2248 <Reset_Handler+0xa4>)
    2218:	4798      	blx	r3
    221a:	e7fe      	b.n	221a <Reset_Handler+0x76>
    221c:	20000000 	.word	0x20000000
    2220:	000057c8 	.word	0x000057c8
    2224:	2000003c 	.word	0x2000003c
    2228:	20000438 	.word	0x20000438
    222c:	20000040 	.word	0x20000040
    2230:	20000004 	.word	0x20000004
    2234:	20000044 	.word	0x20000044
    2238:	e000ed00 	.word	0xe000ed00
    223c:	00000000 	.word	0x00000000
    2240:	41004000 	.word	0x41004000
    2244:	00005479 	.word	0x00005479
    2248:	000033dd 	.word	0x000033dd

0000224c <reverse>:
    224c:	b510      	push	{r4, lr}
    224e:	1c04      	adds	r4, r0, #0
    2250:	4b07      	ldr	r3, [pc, #28]	; (2270 <reverse+0x24>)
    2252:	4798      	blx	r3
    2254:	3801      	subs	r0, #1
    2256:	2800      	cmp	r0, #0
    2258:	dd08      	ble.n	226c <reverse+0x20>
    225a:	2300      	movs	r3, #0
    225c:	5ce2      	ldrb	r2, [r4, r3]
    225e:	5c21      	ldrb	r1, [r4, r0]
    2260:	54e1      	strb	r1, [r4, r3]
    2262:	5422      	strb	r2, [r4, r0]
    2264:	3301      	adds	r3, #1
    2266:	3801      	subs	r0, #1
    2268:	4283      	cmp	r3, r0
    226a:	dbf7      	blt.n	225c <reverse+0x10>
    226c:	bd10      	pop	{r4, pc}
    226e:	46c0      	nop			; (mov r8, r8)
    2270:	0000550f 	.word	0x0000550f

00002274 <itoaEigen>:
    2274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2276:	465f      	mov	r7, fp
    2278:	4656      	mov	r6, sl
    227a:	464d      	mov	r5, r9
    227c:	4644      	mov	r4, r8
    227e:	b4f0      	push	{r4, r5, r6, r7}
    2280:	4683      	mov	fp, r0
    2282:	468a      	mov	sl, r1
    2284:	17c2      	asrs	r2, r0, #31
    2286:	1885      	adds	r5, r0, r2
    2288:	4055      	eors	r5, r2
    228a:	1c0c      	adds	r4, r1, #0
    228c:	2601      	movs	r6, #1
    228e:	1a76      	subs	r6, r6, r1
    2290:	4b12      	ldr	r3, [pc, #72]	; (22dc <itoaEigen+0x68>)
    2292:	4699      	mov	r9, r3
    2294:	4b12      	ldr	r3, [pc, #72]	; (22e0 <itoaEigen+0x6c>)
    2296:	4698      	mov	r8, r3
    2298:	1937      	adds	r7, r6, r4
    229a:	1c28      	adds	r0, r5, #0
    229c:	210a      	movs	r1, #10
    229e:	47c8      	blx	r9
    22a0:	3130      	adds	r1, #48	; 0x30
    22a2:	7021      	strb	r1, [r4, #0]
    22a4:	1c28      	adds	r0, r5, #0
    22a6:	210a      	movs	r1, #10
    22a8:	47c0      	blx	r8
    22aa:	1c05      	adds	r5, r0, #0
    22ac:	3401      	adds	r4, #1
    22ae:	2800      	cmp	r0, #0
    22b0:	dcf2      	bgt.n	2298 <itoaEigen+0x24>
    22b2:	1c3b      	adds	r3, r7, #0
    22b4:	465a      	mov	r2, fp
    22b6:	2a00      	cmp	r2, #0
    22b8:	da03      	bge.n	22c2 <itoaEigen+0x4e>
    22ba:	3701      	adds	r7, #1
    22bc:	222d      	movs	r2, #45	; 0x2d
    22be:	4651      	mov	r1, sl
    22c0:	54ca      	strb	r2, [r1, r3]
    22c2:	2300      	movs	r3, #0
    22c4:	4652      	mov	r2, sl
    22c6:	55d3      	strb	r3, [r2, r7]
    22c8:	4650      	mov	r0, sl
    22ca:	4b06      	ldr	r3, [pc, #24]	; (22e4 <itoaEigen+0x70>)
    22cc:	4798      	blx	r3
    22ce:	bc3c      	pop	{r2, r3, r4, r5}
    22d0:	4690      	mov	r8, r2
    22d2:	4699      	mov	r9, r3
    22d4:	46a2      	mov	sl, r4
    22d6:	46ab      	mov	fp, r5
    22d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    22da:	46c0      	nop			; (mov r8, r8)
    22dc:	00003719 	.word	0x00003719
    22e0:	0000354d 	.word	0x0000354d
    22e4:	0000224d 	.word	0x0000224d

000022e8 <usart_write_callback>:
*
* is called when, the uC is done with sending to the PLC
*/
void usart_write_callback(const struct usart_module *const usart_module)
{
	globalSendStatus = false;
    22e8:	2200      	movs	r2, #0
    22ea:	4b01      	ldr	r3, [pc, #4]	; (22f0 <usart_write_callback+0x8>)
    22ec:	701a      	strb	r2, [r3, #0]
}
    22ee:	4770      	bx	lr
    22f0:	200000b0 	.word	0x200000b0

000022f4 <callback_spi_master>:
*
* is called, when the SPI finished the transmission
*/
static void callback_spi_master( struct spi_module *const module)
{
	transrev_complete_spi_master = true;
    22f4:	2201      	movs	r2, #1
    22f6:	4b01      	ldr	r3, [pc, #4]	; (22fc <callback_spi_master+0x8>)
    22f8:	701a      	strb	r2, [r3, #0]
}
    22fa:	4770      	bx	lr
    22fc:	200000a5 	.word	0x200000a5

00002300 <adc_complete_callback>:
*
* is called, when the ADC finished the conversion
*/
void adc_complete_callback(struct adc_module *const module)
{
	adc_read_done = true;
    2300:	2201      	movs	r2, #1
    2302:	4b01      	ldr	r3, [pc, #4]	; (2308 <adc_complete_callback+0x8>)
    2304:	701a      	strb	r2, [r3, #0]
}
    2306:	4770      	bx	lr
    2308:	200000a6 	.word	0x200000a6

0000230c <extint_detection_callback>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    230c:	2280      	movs	r2, #128	; 0x80
    230e:	01d2      	lsls	r2, r2, #7
    2310:	4b0d      	ldr	r3, [pc, #52]	; (2348 <extint_detection_callback+0x3c>)
    2312:	61da      	str	r2, [r3, #28]
*/
void extint_detection_callback(void)
{
	port_pin_toggle_output_level(LED_0_PIN);
	//globalLimitSwitchPressed = true; /*!globalLimitSwitchPressed;*/
	if ((positionOfEachOrder[0].order == 1) | (positionOfEachOrder[0].order == 3)) // if motor drive up and hit the limit switch, we calibrate new.
    2314:	4b0d      	ldr	r3, [pc, #52]	; (234c <extint_detection_callback+0x40>)
    2316:	689b      	ldr	r3, [r3, #8]
    2318:	2202      	movs	r2, #2
    231a:	4393      	bics	r3, r2
    231c:	2b01      	cmp	r3, #1
    231e:	d112      	bne.n	2346 <extint_detection_callback+0x3a>
	{
		globalStepPositionAxis = targetH;
    2320:	4a0b      	ldr	r2, [pc, #44]	; (2350 <extint_detection_callback+0x44>)
    2322:	4b0c      	ldr	r3, [pc, #48]	; (2354 <extint_detection_callback+0x48>)
    2324:	601a      	str	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2326:	4b0c      	ldr	r3, [pc, #48]	; (2358 <extint_detection_callback+0x4c>)
    2328:	681a      	ldr	r2, [r3, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    232a:	217f      	movs	r1, #127	; 0x7f
    232c:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    232e:	438b      	bics	r3, r1
    2330:	d1fc      	bne.n	232c <extint_detection_callback+0x20>
		/* Wait for sync */
	}

	/* Disable TC module */
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    2332:	8813      	ldrh	r3, [r2, #0]
    2334:	2102      	movs	r1, #2
    2336:	438b      	bics	r3, r1
    2338:	8013      	strh	r3, [r2, #0]
	}
	if(((positionOfEachOrder[0].order == 1) | (positionOfEachOrder[0].order == 3))){
		tc_disable(&tc_instance); // pwm aus
		globalDrive = 2;
    233a:	4b08      	ldr	r3, [pc, #32]	; (235c <extint_detection_callback+0x50>)
    233c:	7019      	strb	r1, [r3, #0]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    233e:	2280      	movs	r2, #128	; 0x80
    2340:	0352      	lsls	r2, r2, #13
    2342:	4b01      	ldr	r3, [pc, #4]	; (2348 <extint_detection_callback+0x3c>)
    2344:	615a      	str	r2, [r3, #20]
		port_pin_set_output_level(EXT2_PIN_5,false); //sleep on
	}

}
    2346:	4770      	bx	lr
    2348:	41004400 	.word	0x41004400
    234c:	2000024c 	.word	0x2000024c
    2350:	0000044c 	.word	0x0000044c
    2354:	2000000c 	.word	0x2000000c
    2358:	200003fc 	.word	0x200003fc
    235c:	20000170 	.word	0x20000170

00002360 <extint_detection_callback_emergency>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    2360:	2280      	movs	r2, #128	; 0x80
    2362:	01d2      	lsls	r2, r2, #7
    2364:	4b0b      	ldr	r3, [pc, #44]	; (2394 <extint_detection_callback_emergency+0x34>)
    2366:	61da      	str	r2, [r3, #28]
* stop all moving
*/
void extint_detection_callback_emergency(void)
{
	port_pin_toggle_output_level(LED_0_PIN);
	globalEmergencyPressed = true;
    2368:	2201      	movs	r2, #1
    236a:	4b0b      	ldr	r3, [pc, #44]	; (2398 <extint_detection_callback_emergency+0x38>)
    236c:	701a      	strb	r2, [r3, #0]
	globalDrive = 2;
    236e:	3201      	adds	r2, #1
    2370:	4b0a      	ldr	r3, [pc, #40]	; (239c <extint_detection_callback_emergency+0x3c>)
    2372:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2374:	4b0a      	ldr	r3, [pc, #40]	; (23a0 <extint_detection_callback_emergency+0x40>)
    2376:	681a      	ldr	r2, [r3, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2378:	217f      	movs	r1, #127	; 0x7f
    237a:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    237c:	438b      	bics	r3, r1
    237e:	d1fc      	bne.n	237a <extint_detection_callback_emergency+0x1a>
		/* Wait for sync */
	}

	/* Disable TC module */
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    2380:	8813      	ldrh	r3, [r2, #0]
    2382:	2102      	movs	r1, #2
    2384:	438b      	bics	r3, r1
    2386:	8013      	strh	r3, [r2, #0]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2388:	2280      	movs	r2, #128	; 0x80
    238a:	0352      	lsls	r2, r2, #13
    238c:	4b01      	ldr	r3, [pc, #4]	; (2394 <extint_detection_callback_emergency+0x34>)
    238e:	615a      	str	r2, [r3, #20]
	tc_disable(&tc_instance);
	port_pin_set_output_level(EXT2_PIN_5,false); //sleep on
}
    2390:	4770      	bx	lr
    2392:	46c0      	nop			; (mov r8, r8)
    2394:	41004400 	.word	0x41004400
    2398:	200000e3 	.word	0x200000e3
    239c:	20000170 	.word	0x20000170
    23a0:	200003fc 	.word	0x200003fc

000023a4 <tc_callback_to_change_duty_cycle>:
*
* changes the frequency and manages the positioning
*
*/
void tc_callback_to_change_duty_cycle(struct tc_module *const module_inst)
{
    23a4:	b570      	push	{r4, r5, r6, lr}
    23a6:	b082      	sub	sp, #8
	static uint16_t i = treshholdAccelerateUp;
	static bool accelerateUp = true;
	static bool accelerateDown = false;
	static int distanceToTarget = 0;
	static bool newOrder = true;
	volatile bool stop = false;
    23a8:	2200      	movs	r2, #0
    23aa:	466b      	mov	r3, sp
    23ac:	71da      	strb	r2, [r3, #7]
	if (!newOrder)
    23ae:	4b5f      	ldr	r3, [pc, #380]	; (252c <tc_callback_to_change_duty_cycle+0x188>)
    23b0:	781b      	ldrb	r3, [r3, #0]
    23b2:	2b00      	cmp	r3, #0
    23b4:	d10a      	bne.n	23cc <tc_callback_to_change_duty_cycle+0x28>
	{
		i = treshholdAccelerateUp; // reset if new order arrived
    23b6:	4a5e      	ldr	r2, [pc, #376]	; (2530 <tc_callback_to_change_duty_cycle+0x18c>)
    23b8:	4b5e      	ldr	r3, [pc, #376]	; (2534 <tc_callback_to_change_duty_cycle+0x190>)
    23ba:	801a      	strh	r2, [r3, #0]
		accelerateUp = true;
    23bc:	2301      	movs	r3, #1
    23be:	4a5e      	ldr	r2, [pc, #376]	; (2538 <tc_callback_to_change_duty_cycle+0x194>)
    23c0:	7013      	strb	r3, [r2, #0]
		accelerateDown = false;
    23c2:	2100      	movs	r1, #0
    23c4:	4a5d      	ldr	r2, [pc, #372]	; (253c <tc_callback_to_change_duty_cycle+0x198>)
    23c6:	7011      	strb	r1, [r2, #0]
		newOrder = true;
    23c8:	4a58      	ldr	r2, [pc, #352]	; (252c <tc_callback_to_change_duty_cycle+0x188>)
    23ca:	7013      	strb	r3, [r2, #0]
	}
	
	if (( i < treshholdAccelerateDown ) && accelerateUp)
    23cc:	4b59      	ldr	r3, [pc, #356]	; (2534 <tc_callback_to_change_duty_cycle+0x190>)
    23ce:	881b      	ldrh	r3, [r3, #0]
    23d0:	4a5b      	ldr	r2, [pc, #364]	; (2540 <tc_callback_to_change_duty_cycle+0x19c>)
    23d2:	4293      	cmp	r3, r2
    23d4:	d806      	bhi.n	23e4 <tc_callback_to_change_duty_cycle+0x40>
    23d6:	4a58      	ldr	r2, [pc, #352]	; (2538 <tc_callback_to_change_duty_cycle+0x194>)
    23d8:	7812      	ldrb	r2, [r2, #0]
    23da:	2a00      	cmp	r2, #0
    23dc:	d002      	beq.n	23e4 <tc_callback_to_change_duty_cycle+0x40>
	{
		accelerateUp = false;
    23de:	2100      	movs	r1, #0
    23e0:	4a55      	ldr	r2, [pc, #340]	; (2538 <tc_callback_to_change_duty_cycle+0x194>)
    23e2:	7011      	strb	r1, [r2, #0]

	}
	if (( i > treshholdAccelerateUp ) && accelerateDown)
    23e4:	4a52      	ldr	r2, [pc, #328]	; (2530 <tc_callback_to_change_duty_cycle+0x18c>)
    23e6:	4293      	cmp	r3, r2
    23e8:	d90a      	bls.n	2400 <tc_callback_to_change_duty_cycle+0x5c>
    23ea:	4b54      	ldr	r3, [pc, #336]	; (253c <tc_callback_to_change_duty_cycle+0x198>)
    23ec:	781b      	ldrb	r3, [r3, #0]
    23ee:	2b00      	cmp	r3, #0
    23f0:	d011      	beq.n	2416 <tc_callback_to_change_duty_cycle+0x72>
	{
		accelerateUp = true;
    23f2:	2201      	movs	r2, #1
    23f4:	4b50      	ldr	r3, [pc, #320]	; (2538 <tc_callback_to_change_duty_cycle+0x194>)
    23f6:	701a      	strb	r2, [r3, #0]
		accelerateDown = false;
    23f8:	2200      	movs	r2, #0
    23fa:	4b50      	ldr	r3, [pc, #320]	; (253c <tc_callback_to_change_duty_cycle+0x198>)
    23fc:	701a      	strb	r2, [r3, #0]
    23fe:	e00a      	b.n	2416 <tc_callback_to_change_duty_cycle+0x72>
	}
	
	if (accelerateDown && (positionOfEachOrder[0].order != 1))
    2400:	4a4e      	ldr	r2, [pc, #312]	; (253c <tc_callback_to_change_duty_cycle+0x198>)
    2402:	7812      	ldrb	r2, [r2, #0]
    2404:	2a00      	cmp	r2, #0
    2406:	d006      	beq.n	2416 <tc_callback_to_change_duty_cycle+0x72>
    2408:	4a4e      	ldr	r2, [pc, #312]	; (2544 <tc_callback_to_change_duty_cycle+0x1a0>)
    240a:	6892      	ldr	r2, [r2, #8]
    240c:	2a01      	cmp	r2, #1
    240e:	d00e      	beq.n	242e <tc_callback_to_change_duty_cycle+0x8a>
	{
		i = i + accelerationRate;
    2410:	3301      	adds	r3, #1
    2412:	4a48      	ldr	r2, [pc, #288]	; (2534 <tc_callback_to_change_duty_cycle+0x190>)
    2414:	8013      	strh	r3, [r2, #0]
	}
	if(accelerateUp && (positionOfEachOrder[0].order != 1))
    2416:	4b48      	ldr	r3, [pc, #288]	; (2538 <tc_callback_to_change_duty_cycle+0x194>)
    2418:	781b      	ldrb	r3, [r3, #0]
    241a:	2b00      	cmp	r3, #0
    241c:	d007      	beq.n	242e <tc_callback_to_change_duty_cycle+0x8a>
    241e:	4b49      	ldr	r3, [pc, #292]	; (2544 <tc_callback_to_change_duty_cycle+0x1a0>)
    2420:	689b      	ldr	r3, [r3, #8]
    2422:	2b01      	cmp	r3, #1
    2424:	d003      	beq.n	242e <tc_callback_to_change_duty_cycle+0x8a>
	{
		i = i - accelerationRate;
    2426:	4a43      	ldr	r2, [pc, #268]	; (2534 <tc_callback_to_change_duty_cycle+0x190>)
    2428:	8813      	ldrh	r3, [r2, #0]
    242a:	3b01      	subs	r3, #1
    242c:	8013      	strh	r3, [r2, #0]
	}
	distanceToTarget = globalStepPositionAxis - positionOfEachOrder[0].targetPosition;
    242e:	4b46      	ldr	r3, [pc, #280]	; (2548 <tc_callback_to_change_duty_cycle+0x1a4>)
    2430:	681b      	ldr	r3, [r3, #0]
    2432:	4a44      	ldr	r2, [pc, #272]	; (2544 <tc_callback_to_change_duty_cycle+0x1a0>)
    2434:	6812      	ldr	r2, [r2, #0]
    2436:	1a9b      	subs	r3, r3, r2
	distanceToTarget = abs (distanceToTarget);
    2438:	17da      	asrs	r2, r3, #31
    243a:	189b      	adds	r3, r3, r2
    243c:	4053      	eors	r3, r2
    243e:	4a43      	ldr	r2, [pc, #268]	; (254c <tc_callback_to_change_duty_cycle+0x1a8>)
    2440:	6013      	str	r3, [r2, #0]
	
	if(differenceTreshhold > distanceToTarget && (positionOfEachOrder[0].order != 1))
    2442:	4a43      	ldr	r2, [pc, #268]	; (2550 <tc_callback_to_change_duty_cycle+0x1ac>)
    2444:	4293      	cmp	r3, r2
    2446:	dc09      	bgt.n	245c <tc_callback_to_change_duty_cycle+0xb8>
    2448:	4b3e      	ldr	r3, [pc, #248]	; (2544 <tc_callback_to_change_duty_cycle+0x1a0>)
    244a:	689b      	ldr	r3, [r3, #8]
    244c:	2b01      	cmp	r3, #1
    244e:	d005      	beq.n	245c <tc_callback_to_change_duty_cycle+0xb8>
	{
		accelerateDown = true;
    2450:	2201      	movs	r2, #1
    2452:	4b3a      	ldr	r3, [pc, #232]	; (253c <tc_callback_to_change_duty_cycle+0x198>)
    2454:	701a      	strb	r2, [r3, #0]
		accelerateUp = false;
    2456:	2200      	movs	r2, #0
    2458:	4b37      	ldr	r3, [pc, #220]	; (2538 <tc_callback_to_change_duty_cycle+0x194>)
    245a:	701a      	strb	r2, [r3, #0]
	}
	tc_set_compare_value(module_inst, TC_COMPARE_CAPTURE_CHANNEL_0, i);
    245c:	4b35      	ldr	r3, [pc, #212]	; (2534 <tc_callback_to_change_duty_cycle+0x190>)
    245e:	881a      	ldrh	r2, [r3, #0]
    2460:	2100      	movs	r1, #0
    2462:	4b3c      	ldr	r3, [pc, #240]	; (2554 <tc_callback_to_change_duty_cycle+0x1b0>)
    2464:	4798      	blx	r3
	/* count the virtual measurement of distance */
	if (globalActualDirection)
    2466:	4b3c      	ldr	r3, [pc, #240]	; (2558 <tc_callback_to_change_duty_cycle+0x1b4>)
    2468:	781b      	ldrb	r3, [r3, #0]
    246a:	2b00      	cmp	r3, #0
    246c:	d004      	beq.n	2478 <tc_callback_to_change_duty_cycle+0xd4>
	{
		globalStepPositionAxis ++; /* down */
    246e:	4a36      	ldr	r2, [pc, #216]	; (2548 <tc_callback_to_change_duty_cycle+0x1a4>)
    2470:	6813      	ldr	r3, [r2, #0]
    2472:	3301      	adds	r3, #1
    2474:	6013      	str	r3, [r2, #0]
    2476:	e003      	b.n	2480 <tc_callback_to_change_duty_cycle+0xdc>
	}
	else
	{
		globalStepPositionAxis --;  /* up */
    2478:	4a33      	ldr	r2, [pc, #204]	; (2548 <tc_callback_to_change_duty_cycle+0x1a4>)
    247a:	6813      	ldr	r3, [r2, #0]
    247c:	3b01      	subs	r3, #1
    247e:	6013      	str	r3, [r2, #0]
	}
	
	if((distanceToTarget <= 0 && positionOfEachOrder[0].order != 1))
    2480:	4b32      	ldr	r3, [pc, #200]	; (254c <tc_callback_to_change_duty_cycle+0x1a8>)
    2482:	681b      	ldr	r3, [r3, #0]
    2484:	2b00      	cmp	r3, #0
    2486:	dc06      	bgt.n	2496 <tc_callback_to_change_duty_cycle+0xf2>
    2488:	4b2e      	ldr	r3, [pc, #184]	; (2544 <tc_callback_to_change_duty_cycle+0x1a0>)
    248a:	689b      	ldr	r3, [r3, #8]
    248c:	2b01      	cmp	r3, #1
    248e:	d002      	beq.n	2496 <tc_callback_to_change_duty_cycle+0xf2>
	{
		stop = true;
    2490:	2201      	movs	r2, #1
    2492:	466b      	mov	r3, sp
    2494:	71da      	strb	r2, [r3, #7]
	}

	if ((globalResult > 15000.0) | (globalResult < -15000.0))
    2496:	4b31      	ldr	r3, [pc, #196]	; (255c <tc_callback_to_change_duty_cycle+0x1b8>)
    2498:	681c      	ldr	r4, [r3, #0]
    249a:	685d      	ldr	r5, [r3, #4]
    249c:	1c20      	adds	r0, r4, #0
    249e:	1c29      	adds	r1, r5, #0
    24a0:	2200      	movs	r2, #0
    24a2:	4b2f      	ldr	r3, [pc, #188]	; (2560 <tc_callback_to_change_duty_cycle+0x1bc>)
    24a4:	4e2f      	ldr	r6, [pc, #188]	; (2564 <tc_callback_to_change_duty_cycle+0x1c0>)
    24a6:	47b0      	blx	r6
    24a8:	2800      	cmp	r0, #0
    24aa:	d107      	bne.n	24bc <tc_callback_to_change_duty_cycle+0x118>
    24ac:	1c20      	adds	r0, r4, #0
    24ae:	1c29      	adds	r1, r5, #0
    24b0:	2200      	movs	r2, #0
    24b2:	4b2d      	ldr	r3, [pc, #180]	; (2568 <tc_callback_to_change_duty_cycle+0x1c4>)
    24b4:	4c2d      	ldr	r4, [pc, #180]	; (256c <tc_callback_to_change_duty_cycle+0x1c8>)
    24b6:	47a0      	blx	r4
    24b8:	2800      	cmp	r0, #0
    24ba:	d002      	beq.n	24c2 <tc_callback_to_change_duty_cycle+0x11e>
	{
		globalEmergencyPressed = true;
    24bc:	2201      	movs	r2, #1
    24be:	4b2c      	ldr	r3, [pc, #176]	; (2570 <tc_callback_to_change_duty_cycle+0x1cc>)
    24c0:	701a      	strb	r2, [r3, #0]
	}

	if(stop | globalEmergencyPressed) // stop the PWM when Z Axis is down or up
    24c2:	466b      	mov	r3, sp
    24c4:	3307      	adds	r3, #7
    24c6:	781b      	ldrb	r3, [r3, #0]
    24c8:	b2db      	uxtb	r3, r3
    24ca:	4a29      	ldr	r2, [pc, #164]	; (2570 <tc_callback_to_change_duty_cycle+0x1cc>)
    24cc:	7812      	ldrb	r2, [r2, #0]
    24ce:	2a00      	cmp	r2, #0
    24d0:	d101      	bne.n	24d6 <tc_callback_to_change_duty_cycle+0x132>
    24d2:	2b00      	cmp	r3, #0
    24d4:	d027      	beq.n	2526 <tc_callback_to_change_duty_cycle+0x182>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    24d6:	4b27      	ldr	r3, [pc, #156]	; (2574 <tc_callback_to_change_duty_cycle+0x1d0>)
    24d8:	681a      	ldr	r2, [r3, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    24da:	217f      	movs	r1, #127	; 0x7f
    24dc:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    24de:	438b      	bics	r3, r1
    24e0:	d1fc      	bne.n	24dc <tc_callback_to_change_duty_cycle+0x138>
		/* Wait for sync */
	}

	/* Disable TC module */
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    24e2:	8813      	ldrh	r3, [r2, #0]
    24e4:	2102      	movs	r1, #2
    24e6:	438b      	bics	r3, r1
    24e8:	8013      	strh	r3, [r2, #0]
    24ea:	2280      	movs	r2, #128	; 0x80
    24ec:	0352      	lsls	r2, r2, #13
    24ee:	4b22      	ldr	r3, [pc, #136]	; (2578 <tc_callback_to_change_duty_cycle+0x1d4>)
    24f0:	615a      	str	r2, [r3, #20]
	{
		tc_disable(&tc_instance); // pwm aus
		port_pin_set_output_level(EXT2_PIN_5,false); //sleep on
		globalDrive = 2; //-> send respond
    24f2:	4b22      	ldr	r3, [pc, #136]	; (257c <tc_callback_to_change_duty_cycle+0x1d8>)
    24f4:	7019      	strb	r1, [r3, #0]
		i = treshholdAccelerateUp;
    24f6:	4a0e      	ldr	r2, [pc, #56]	; (2530 <tc_callback_to_change_duty_cycle+0x18c>)
    24f8:	4b0e      	ldr	r3, [pc, #56]	; (2534 <tc_callback_to_change_duty_cycle+0x190>)
    24fa:	801a      	strh	r2, [r3, #0]
		accelerateUp = true;
    24fc:	2201      	movs	r2, #1
    24fe:	4b0e      	ldr	r3, [pc, #56]	; (2538 <tc_callback_to_change_duty_cycle+0x194>)
    2500:	701a      	strb	r2, [r3, #0]
		accelerateDown = false;
    2502:	2300      	movs	r3, #0
    2504:	4a0d      	ldr	r2, [pc, #52]	; (253c <tc_callback_to_change_duty_cycle+0x198>)
    2506:	7013      	strb	r3, [r2, #0]
		newOrder = false;
    2508:	4a08      	ldr	r2, [pc, #32]	; (252c <tc_callback_to_change_duty_cycle+0x188>)
    250a:	7013      	strb	r3, [r2, #0]
		stop = false;
    250c:	466a      	mov	r2, sp
    250e:	71d3      	strb	r3, [r2, #7]
		if (positionOfEachOrder[0].order == 2 && !globalEmergencyPressed) //if order was down
    2510:	4b0c      	ldr	r3, [pc, #48]	; (2544 <tc_callback_to_change_duty_cycle+0x1a0>)
    2512:	689b      	ldr	r3, [r3, #8]
    2514:	2b02      	cmp	r3, #2
    2516:	d106      	bne.n	2526 <tc_callback_to_change_duty_cycle+0x182>
    2518:	4b15      	ldr	r3, [pc, #84]	; (2570 <tc_callback_to_change_duty_cycle+0x1cc>)
    251a:	781b      	ldrb	r3, [r3, #0]
    251c:	2b00      	cmp	r3, #0
    251e:	d102      	bne.n	2526 <tc_callback_to_change_duty_cycle+0x182>
		{
			globalOrderWasDown = true;
    2520:	2201      	movs	r2, #1
    2522:	4b17      	ldr	r3, [pc, #92]	; (2580 <tc_callback_to_change_duty_cycle+0x1dc>)
    2524:	701a      	strb	r2, [r3, #0]
		}
	}
}
    2526:	b002      	add	sp, #8
    2528:	bd70      	pop	{r4, r5, r6, pc}
    252a:	46c0      	nop			; (mov r8, r8)
    252c:	20000014 	.word	0x20000014
    2530:	0000251c 	.word	0x0000251c
    2534:	20000016 	.word	0x20000016
    2538:	20000013 	.word	0x20000013
    253c:	20000171 	.word	0x20000171
    2540:	00001daf 	.word	0x00001daf
    2544:	2000024c 	.word	0x2000024c
    2548:	2000000c 	.word	0x2000000c
    254c:	200000ac 	.word	0x200000ac
    2550:	0000076b 	.word	0x0000076b
    2554:	0000214d 	.word	0x0000214d
    2558:	200000c8 	.word	0x200000c8
    255c:	20000168 	.word	0x20000168
    2560:	c0cd4c00 	.word	0xc0cd4c00
    2564:	0000375d 	.word	0x0000375d
    2568:	40cd4c00 	.word	0x40cd4c00
    256c:	00003785 	.word	0x00003785
    2570:	200000e3 	.word	0x200000e3
    2574:	200003fc 	.word	0x200003fc
    2578:	41004400 	.word	0x41004400
    257c:	20000170 	.word	0x20000170
    2580:	2000014c 	.word	0x2000014c

00002584 <insertValuesIntoStruct>:
*
* this is an array of struct indes, and carry all necessary values for the order, etc.
*
*/
void insertValuesIntoStruct(void)
{
    2584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t j = 1;
	positionOfEachOrder[j].targetPosition=1;
    2586:	4c26      	ldr	r4, [pc, #152]	; (2620 <insertValuesIntoStruct+0x9c>)
    2588:	2601      	movs	r6, #1
    258a:	6126      	str	r6, [r4, #16]
	positionOfEachOrder[j].direction=richtung;
    258c:	2500      	movs	r5, #0
    258e:	7525      	strb	r5, [r4, #20]
	positionOfEachOrder[j].order = 1;
    2590:	61a6      	str	r6, [r4, #24]
	positionOfEachOrder[j].repos = 0;
    2592:	7565      	strb	r5, [r4, #21]
	strcpy(&positionOfEachOrder[j].receive, "I");
    2594:	2349      	movs	r3, #73	; 0x49
    2596:	83a3      	strh	r3, [r4, #28]
	strcpy(&positionOfEachOrder[j].respond, respond_I);
    2598:	1c20      	adds	r0, r4, #0
    259a:	301d      	adds	r0, #29
    259c:	4921      	ldr	r1, [pc, #132]	; (2624 <insertValuesIntoStruct+0xa0>)
    259e:	2202      	movs	r2, #2
    25a0:	4f21      	ldr	r7, [pc, #132]	; (2628 <insertValuesIntoStruct+0xa4>)
    25a2:	47b8      	blx	r7
	
	positionOfEachOrder[++j].targetPosition=targetD;
    25a4:	4b21      	ldr	r3, [pc, #132]	; (262c <insertValuesIntoStruct+0xa8>)
    25a6:	6223      	str	r3, [r4, #32]
	positionOfEachOrder[j].direction=!richtung;
    25a8:	2324      	movs	r3, #36	; 0x24
    25aa:	54e6      	strb	r6, [r4, r3]
	positionOfEachOrder[j].order = 2;
    25ac:	3b22      	subs	r3, #34	; 0x22
    25ae:	62a3      	str	r3, [r4, #40]	; 0x28
	positionOfEachOrder[j].repos = 1;
    25b0:	3323      	adds	r3, #35	; 0x23
    25b2:	54e6      	strb	r6, [r4, r3]
	strcpy(&positionOfEachOrder[j].receive, "D");
    25b4:	3643      	adds	r6, #67	; 0x43
    25b6:	85a6      	strh	r6, [r4, #44]	; 0x2c
	strcpy(&positionOfEachOrder[j].respond, respond_D);
    25b8:	1c20      	adds	r0, r4, #0
    25ba:	302d      	adds	r0, #45	; 0x2d
    25bc:	491c      	ldr	r1, [pc, #112]	; (2630 <insertValuesIntoStruct+0xac>)
    25be:	2202      	movs	r2, #2
    25c0:	47b8      	blx	r7
	
	positionOfEachOrder[++j].targetPosition=targetH;
    25c2:	4b1c      	ldr	r3, [pc, #112]	; (2634 <insertValuesIntoStruct+0xb0>)
    25c4:	6323      	str	r3, [r4, #48]	; 0x30
	positionOfEachOrder[j].direction=richtung;
    25c6:	2334      	movs	r3, #52	; 0x34
    25c8:	54e5      	strb	r5, [r4, r3]
	positionOfEachOrder[j].order = 3;
    25ca:	3b31      	subs	r3, #49	; 0x31
    25cc:	63a3      	str	r3, [r4, #56]	; 0x38
	positionOfEachOrder[j].repos = 0;
    25ce:	3332      	adds	r3, #50	; 0x32
    25d0:	54e5      	strb	r5, [r4, r3]
	strcpy(&positionOfEachOrder[j].receive, "H");
    25d2:	3313      	adds	r3, #19
    25d4:	87a3      	strh	r3, [r4, #60]	; 0x3c
	strcpy(&positionOfEachOrder[j].respond, respond_H);
    25d6:	1c20      	adds	r0, r4, #0
    25d8:	303d      	adds	r0, #61	; 0x3d
    25da:	4917      	ldr	r1, [pc, #92]	; (2638 <insertValuesIntoStruct+0xb4>)
    25dc:	2202      	movs	r2, #2
    25de:	47b8      	blx	r7
	
	positionOfEachOrder[++j].targetPosition=targetP;
    25e0:	4b16      	ldr	r3, [pc, #88]	; (263c <insertValuesIntoStruct+0xb8>)
    25e2:	6423      	str	r3, [r4, #64]	; 0x40
	positionOfEachOrder[j].direction=richtung;
    25e4:	55a5      	strb	r5, [r4, r6]
	positionOfEachOrder[j].order = 4;
    25e6:	2304      	movs	r3, #4
    25e8:	64a3      	str	r3, [r4, #72]	; 0x48
	positionOfEachOrder[j].repos = 0;
    25ea:	3341      	adds	r3, #65	; 0x41
    25ec:	54e5      	strb	r5, [r4, r3]
	strcpy(&positionOfEachOrder[j].receive, "P");
    25ee:	1c23      	adds	r3, r4, #0
    25f0:	334c      	adds	r3, #76	; 0x4c
    25f2:	2250      	movs	r2, #80	; 0x50
    25f4:	801a      	strh	r2, [r3, #0]
	strcpy(&positionOfEachOrder[j].respond, respond_P);
    25f6:	1c20      	adds	r0, r4, #0
    25f8:	304d      	adds	r0, #77	; 0x4d
    25fa:	4911      	ldr	r1, [pc, #68]	; (2640 <insertValuesIntoStruct+0xbc>)
    25fc:	3a4e      	subs	r2, #78	; 0x4e
    25fe:	47b8      	blx	r7
	
	positionOfEachOrder[++j].targetPosition=targetRepositioningAfterDown; /* for repos*/
    2600:	4b10      	ldr	r3, [pc, #64]	; (2644 <insertValuesIntoStruct+0xc0>)
    2602:	6523      	str	r3, [r4, #80]	; 0x50
	positionOfEachOrder[j].direction=richtung;
    2604:	2354      	movs	r3, #84	; 0x54
    2606:	54e5      	strb	r5, [r4, r3]
	positionOfEachOrder[j].order = 5;
    2608:	3b4f      	subs	r3, #79	; 0x4f
    260a:	65a3      	str	r3, [r4, #88]	; 0x58
	positionOfEachOrder[j].repos = 0;
    260c:	3350      	adds	r3, #80	; 0x50
    260e:	54e5      	strb	r5, [r4, r3]
	strcpy(&positionOfEachOrder[j].receive, "");
    2610:	3307      	adds	r3, #7
    2612:	54e5      	strb	r5, [r4, r3]
	strcpy(&positionOfEachOrder[j].respond, respond_D);
    2614:	1c20      	adds	r0, r4, #0
    2616:	305d      	adds	r0, #93	; 0x5d
    2618:	4905      	ldr	r1, [pc, #20]	; (2630 <insertValuesIntoStruct+0xac>)
    261a:	2202      	movs	r2, #2
    261c:	47b8      	blx	r7
	
}
    261e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2620:	2000024c 	.word	0x2000024c
    2624:	000056d8 	.word	0x000056d8
    2628:	000054c5 	.word	0x000054c5
    262c:	00004a16 	.word	0x00004a16
    2630:	000056dc 	.word	0x000056dc
    2634:	0000044c 	.word	0x0000044c
    2638:	000056e0 	.word	0x000056e0
    263c:	000028c1 	.word	0x000028c1
    2640:	000056e4 	.word	0x000056e4
    2644:	00004801 	.word	0x00004801

00002648 <calculateOrder>:
* \brief calculateOrder
*
* searches from the received command the belonging order struct
*
*/
void calculateOrder(char receivedOrder){
    2648:	b530      	push	{r4, r5, lr}
    264a:	b083      	sub	sp, #12
	int localFound;
	volatile int i = 0;
    264c:	2300      	movs	r3, #0
    264e:	9301      	str	r3, [sp, #4]
	for (i = 1; i < lengt ; i++) {
    2650:	3301      	adds	r3, #1
    2652:	9301      	str	r3, [sp, #4]
    2654:	9b01      	ldr	r3, [sp, #4]
    2656:	2b05      	cmp	r3, #5
    2658:	dc45      	bgt.n	26e6 <calculateOrder+0x9e>
		if (positionOfEachOrder[i].receive == receivedOrder) { //matched
    265a:	9b01      	ldr	r3, [sp, #4]
    265c:	011b      	lsls	r3, r3, #4
    265e:	4a26      	ldr	r2, [pc, #152]	; (26f8 <calculateOrder+0xb0>)
    2660:	18d3      	adds	r3, r2, r3
    2662:	7b1b      	ldrb	r3, [r3, #12]
    2664:	4283      	cmp	r3, r0
    2666:	d006      	beq.n	2676 <calculateOrder+0x2e>
    2668:	e037      	b.n	26da <calculateOrder+0x92>
    266a:	9b01      	ldr	r3, [sp, #4]
    266c:	011b      	lsls	r3, r3, #4
    266e:	18d3      	adds	r3, r2, r3
    2670:	7b1b      	ldrb	r3, [r3, #12]
    2672:	4283      	cmp	r3, r0
    2674:	d131      	bne.n	26da <calculateOrder+0x92>
			/*init command immer ausfhren, auch wenn schon ein order da ist*/
			localFound = strncmp(&positionOfEachOrder[i].receive, "I", sizeof(positionOfEachOrder[i].receive));
    2676:	9b01      	ldr	r3, [sp, #4]
    2678:	011b      	lsls	r3, r3, #4
    267a:	4a1f      	ldr	r2, [pc, #124]	; (26f8 <calculateOrder+0xb0>)
    267c:	18d3      	adds	r3, r2, r3
			if(!localFound == 0 && positionOfEachOrder[0].order != 0){
    267e:	7b1b      	ldrb	r3, [r3, #12]
    2680:	2b49      	cmp	r3, #73	; 0x49
    2682:	d006      	beq.n	2692 <calculateOrder+0x4a>
    2684:	6893      	ldr	r3, [r2, #8]
    2686:	2b00      	cmp	r3, #0
    2688:	d003      	beq.n	2692 <calculateOrder+0x4a>
				globalBusy = true;
    268a:	2201      	movs	r2, #1
    268c:	4b1b      	ldr	r3, [pc, #108]	; (26fc <calculateOrder+0xb4>)
    268e:	701a      	strb	r2, [r3, #0]
				break;
    2690:	e029      	b.n	26e6 <calculateOrder+0x9e>
			}
			else /*sonst ausfhren*/
			{
				//globalOrder = positionOfEachOrder[i].order;
				/* save the order in array number 0*/
				positionOfEachOrder[0].targetPosition = positionOfEachOrder[i].targetPosition;
    2692:	9b01      	ldr	r3, [sp, #4]
    2694:	4c18      	ldr	r4, [pc, #96]	; (26f8 <calculateOrder+0xb0>)
    2696:	011b      	lsls	r3, r3, #4
    2698:	591b      	ldr	r3, [r3, r4]
    269a:	6023      	str	r3, [r4, #0]
				positionOfEachOrder[0].direction = positionOfEachOrder[i].direction;
    269c:	9b01      	ldr	r3, [sp, #4]
    269e:	011b      	lsls	r3, r3, #4
    26a0:	18e3      	adds	r3, r4, r3
    26a2:	791b      	ldrb	r3, [r3, #4]
    26a4:	7123      	strb	r3, [r4, #4]
				positionOfEachOrder[0].order = positionOfEachOrder[i].order;
    26a6:	9b01      	ldr	r3, [sp, #4]
    26a8:	011b      	lsls	r3, r3, #4
    26aa:	18e3      	adds	r3, r4, r3
    26ac:	689b      	ldr	r3, [r3, #8]
    26ae:	60a3      	str	r3, [r4, #8]
				positionOfEachOrder[0].repos = positionOfEachOrder[i].repos;
    26b0:	9b01      	ldr	r3, [sp, #4]
    26b2:	011b      	lsls	r3, r3, #4
    26b4:	18e3      	adds	r3, r4, r3
    26b6:	795b      	ldrb	r3, [r3, #5]
    26b8:	7163      	strb	r3, [r4, #5]
				strcpy(&positionOfEachOrder[0].receive, &positionOfEachOrder[i].receive);
    26ba:	9901      	ldr	r1, [sp, #4]
    26bc:	1c20      	adds	r0, r4, #0
    26be:	300c      	adds	r0, #12
    26c0:	0109      	lsls	r1, r1, #4
    26c2:	1861      	adds	r1, r4, r1
    26c4:	310c      	adds	r1, #12
    26c6:	4d0e      	ldr	r5, [pc, #56]	; (2700 <calculateOrder+0xb8>)
    26c8:	47a8      	blx	r5
				strcpy(&positionOfEachOrder[0].respond, &positionOfEachOrder[i].respond);
    26ca:	9901      	ldr	r1, [sp, #4]
    26cc:	1c20      	adds	r0, r4, #0
    26ce:	300d      	adds	r0, #13
    26d0:	0109      	lsls	r1, r1, #4
    26d2:	1861      	adds	r1, r4, r1
    26d4:	310d      	adds	r1, #13
    26d6:	47a8      	blx	r5
				break;
    26d8:	e005      	b.n	26e6 <calculateOrder+0x9e>
*
*/
void calculateOrder(char receivedOrder){
	int localFound;
	volatile int i = 0;
	for (i = 1; i < lengt ; i++) {
    26da:	9b01      	ldr	r3, [sp, #4]
    26dc:	3301      	adds	r3, #1
    26de:	9301      	str	r3, [sp, #4]
    26e0:	9b01      	ldr	r3, [sp, #4]
    26e2:	2b05      	cmp	r3, #5
    26e4:	ddc1      	ble.n	266a <calculateOrder+0x22>
				strcpy(&positionOfEachOrder[0].respond, &positionOfEachOrder[i].respond);
				break;
			}
		}
	}
	if(i > lengt)
    26e6:	9b01      	ldr	r3, [sp, #4]
    26e8:	2b06      	cmp	r3, #6
    26ea:	dd02      	ble.n	26f2 <calculateOrder+0xaa>
	{
		globalInvalidTelegram = true; //UNKOWN
    26ec:	2201      	movs	r2, #1
    26ee:	4b05      	ldr	r3, [pc, #20]	; (2704 <calculateOrder+0xbc>)
    26f0:	701a      	strb	r2, [r3, #0]
	}

}
    26f2:	b003      	add	sp, #12
    26f4:	bd30      	pop	{r4, r5, pc}
    26f6:	46c0      	nop			; (mov r8, r8)
    26f8:	2000024c 	.word	0x2000024c
    26fc:	200000a4 	.word	0x200000a4
    2700:	000054ff 	.word	0x000054ff
    2704:	200000e2 	.word	0x200000e2

00002708 <usart_read_callback>:
*
* is called when the PLC sends a command to the uC
* it translates the order into a value stored in globalOrder
*/
void usart_read_callback(const struct usart_module *const usart_module)
{
    2708:	b508      	push	{r3, lr}
	//	usart_write_buffer_job(&usart_instance, (uint8_t *) rx_buffer, MAX_RX_BUFFER_LENGTH);
	rx_string [0] = rx_buffer [0];	
    270a:	4a05      	ldr	r2, [pc, #20]	; (2720 <usart_read_callback+0x18>)
    270c:	7813      	ldrb	r3, [r2, #0]
    270e:	b2db      	uxtb	r3, r3
    2710:	4904      	ldr	r1, [pc, #16]	; (2724 <usart_read_callback+0x1c>)
    2712:	700b      	strb	r3, [r1, #0]
	calculateOrder(rx_buffer [0]);
    2714:	7810      	ldrb	r0, [r2, #0]
    2716:	b2c0      	uxtb	r0, r0
    2718:	4b03      	ldr	r3, [pc, #12]	; (2728 <usart_read_callback+0x20>)
    271a:	4798      	blx	r3
}
    271c:	bd08      	pop	{r3, pc}
    271e:	46c0      	nop			; (mov r8, r8)
    2720:	200002ac 	.word	0x200002ac
    2724:	200000a8 	.word	0x200000a8
    2728:	00002649 	.word	0x00002649

0000272c <configure_tc>:
*
* configure the TC as frequency match mode
*
*/
void configure_tc(void)
{
    272c:	b500      	push	{lr}
    272e:	b08f      	sub	sp, #60	; 0x3c
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    2730:	aa01      	add	r2, sp, #4
    2732:	2300      	movs	r3, #0
    2734:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    2736:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    2738:	2100      	movs	r1, #0
    273a:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    273c:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    273e:	7051      	strb	r1, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    2740:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    2742:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    2744:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    2746:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    2748:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    274a:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    274c:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    274e:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    2750:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    2752:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.clock_source = GCLK_GENERATOR_0;
	config_tc.counter_size = TC_COUNTER_SIZE_16BIT;
	config_tc.counter_16_bit.compare_capture_channel[TC_COMPARE_CAPTURE_CHANNEL_0]  = treshholdAccelerateUp; //650
    2754:	4b07      	ldr	r3, [pc, #28]	; (2774 <configure_tc+0x48>)
    2756:	8553      	strh	r3, [r2, #42]	; 0x2a
	config_tc.wave_generation = TC_WAVE_GENERATION_MATCH_FREQ_MODE;
    2758:	2320      	movs	r3, #32
    275a:	7193      	strb	r3, [r2, #6]
	config_tc.pwm_channel[0].enabled = true;
    275c:	3b1f      	subs	r3, #31
    275e:	7413      	strb	r3, [r2, #16]
	config_tc.pwm_channel[0].pin_out = PWM_OUT_PIN;
    2760:	3315      	adds	r3, #21
    2762:	6153      	str	r3, [r2, #20]
	config_tc.pwm_channel[0].pin_mux = PWM_OUT_MUX;
    2764:	3b11      	subs	r3, #17
    2766:	6193      	str	r3, [r2, #24]
	tc_init(&tc_instance, PWM_MODULE, &config_tc);
    2768:	4803      	ldr	r0, [pc, #12]	; (2778 <configure_tc+0x4c>)
    276a:	4904      	ldr	r1, [pc, #16]	; (277c <configure_tc+0x50>)
    276c:	4b04      	ldr	r3, [pc, #16]	; (2780 <configure_tc+0x54>)
    276e:	4798      	blx	r3
	//tc_enable(&tc_instance);
}
    2770:	b00f      	add	sp, #60	; 0x3c
    2772:	bd00      	pop	{pc}
    2774:	0000251c 	.word	0x0000251c
    2778:	200003fc 	.word	0x200003fc
    277c:	42003000 	.word	0x42003000
    2780:	00001ed1 	.word	0x00001ed1

00002784 <configure_tc_callbacks>:
*
* the TC callbacks are attached to the interrupt controller
*
*/
void configure_tc_callbacks(void)
{
    2784:	b510      	push	{r4, lr}
	tc_register_callback(&tc_instance,tc_callback_to_change_duty_cycle,TC_CALLBACK_CC_CHANNEL0);
    2786:	4c0d      	ldr	r4, [pc, #52]	; (27bc <configure_tc_callbacks+0x38>)
    2788:	1c20      	adds	r0, r4, #0
    278a:	490d      	ldr	r1, [pc, #52]	; (27c0 <configure_tc_callbacks+0x3c>)
    278c:	2202      	movs	r2, #2
    278e:	4b0d      	ldr	r3, [pc, #52]	; (27c4 <configure_tc_callbacks+0x40>)
    2790:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    2792:	6820      	ldr	r0, [r4, #0]
    2794:	4b0c      	ldr	r3, [pc, #48]	; (27c8 <configure_tc_callbacks+0x44>)
    2796:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    2798:	4b0c      	ldr	r3, [pc, #48]	; (27cc <configure_tc_callbacks+0x48>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    279a:	5c1b      	ldrb	r3, [r3, r0]
    279c:	221f      	movs	r2, #31
    279e:	4013      	ands	r3, r2
    27a0:	3a1e      	subs	r2, #30
    27a2:	409a      	lsls	r2, r3
    27a4:	1c13      	adds	r3, r2, #0
    27a6:	4a0a      	ldr	r2, [pc, #40]	; (27d0 <configure_tc_callbacks+0x4c>)
    27a8:	6013      	str	r3, [r2, #0]
	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    27aa:	7e62      	ldrb	r2, [r4, #25]
    27ac:	2310      	movs	r3, #16
    27ae:	4313      	orrs	r3, r2
    27b0:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    27b2:	6823      	ldr	r3, [r4, #0]
    27b4:	2210      	movs	r2, #16
    27b6:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&tc_instance, TC_CALLBACK_CC_CHANNEL0);
}
    27b8:	bd10      	pop	{r4, pc}
    27ba:	46c0      	nop			; (mov r8, r8)
    27bc:	200003fc 	.word	0x200003fc
    27c0:	000023a5 	.word	0x000023a5
    27c4:	00001d81 	.word	0x00001d81
    27c8:	00001e91 	.word	0x00001e91
    27cc:	00005720 	.word	0x00005720
    27d0:	e000e100 	.word	0xe000e100

000027d4 <configure_usart>:
* \brief configure RS232
*
* RS232 is configured as standard
*/
void configure_usart(void)
{
    27d4:	b570      	push	{r4, r5, r6, lr}
    27d6:	b08c      	sub	sp, #48	; 0x30
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    27d8:	2380      	movs	r3, #128	; 0x80
    27da:	05db      	lsls	r3, r3, #23
    27dc:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    27de:	2300      	movs	r3, #0
    27e0:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    27e2:	22ff      	movs	r2, #255	; 0xff
    27e4:	4669      	mov	r1, sp
    27e6:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    27e8:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    27ea:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    27ec:	2201      	movs	r2, #1
    27ee:	750a      	strb	r2, [r1, #20]
	config->transmitter_enable = true;
    27f0:	754a      	strb	r2, [r1, #21]
	config->clock_polarity_inverted = false;
    27f2:	758b      	strb	r3, [r1, #22]
	config->use_external_clock = false;
    27f4:	75cb      	strb	r3, [r1, #23]
	config->ext_clock_freq   = 0;
    27f6:	9306      	str	r3, [sp, #24]
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    27f8:	770b      	strb	r3, [r1, #28]
	config->generator_source = GCLK_GENERATOR_0;
    27fa:	774b      	strb	r3, [r1, #29]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
	//config_usart.baudrate    = 9600;
	config_usart.baudrate    = 115200;
    27fc:	23e1      	movs	r3, #225	; 0xe1
    27fe:	025b      	lsls	r3, r3, #9
    2800:	9304      	str	r3, [sp, #16]
	config_usart.mux_setting = EXT1_UART_SERCOM_MUX_SETTING;
    2802:	2380      	movs	r3, #128	; 0x80
    2804:	035b      	lsls	r3, r3, #13
    2806:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = EXT1_UART_SERCOM_PINMUX_PAD0;
    2808:	4b14      	ldr	r3, [pc, #80]	; (285c <configure_usart+0x88>)
    280a:	9308      	str	r3, [sp, #32]
	config_usart.pinmux_pad1 = EXT1_UART_SERCOM_PINMUX_PAD1;
    280c:	4b14      	ldr	r3, [pc, #80]	; (2860 <configure_usart+0x8c>)
    280e:	9309      	str	r3, [sp, #36]	; 0x24
	config_usart.pinmux_pad2 = EXT1_UART_SERCOM_PINMUX_PAD2;
    2810:	2301      	movs	r3, #1
    2812:	425b      	negs	r3, r3
    2814:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.pinmux_pad3 = EXT1_UART_SERCOM_PINMUX_PAD3;
    2816:	930b      	str	r3, [sp, #44]	; 0x2c
	
	while (usart_init(&usart_instance,EXT1_UART_MODULE, &config_usart) != STATUS_OK) {
    2818:	4e12      	ldr	r6, [pc, #72]	; (2864 <configure_usart+0x90>)
    281a:	4d13      	ldr	r5, [pc, #76]	; (2868 <configure_usart+0x94>)
    281c:	4c13      	ldr	r4, [pc, #76]	; (286c <configure_usart+0x98>)
    281e:	1c30      	adds	r0, r6, #0
    2820:	1c29      	adds	r1, r5, #0
    2822:	466a      	mov	r2, sp
    2824:	47a0      	blx	r4
    2826:	2800      	cmp	r0, #0
    2828:	d1f9      	bne.n	281e <configure_usart+0x4a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    282a:	4d0e      	ldr	r5, [pc, #56]	; (2864 <configure_usart+0x90>)
    282c:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    282e:	1c20      	adds	r0, r4, #0
    2830:	4b0f      	ldr	r3, [pc, #60]	; (2870 <configure_usart+0x9c>)
    2832:	4798      	blx	r3
    2834:	231f      	movs	r3, #31
    2836:	4018      	ands	r0, r3
    2838:	3b1e      	subs	r3, #30
    283a:	4083      	lsls	r3, r0
    283c:	1c18      	adds	r0, r3, #0
    283e:	4b0d      	ldr	r3, [pc, #52]	; (2874 <configure_usart+0xa0>)
    2840:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2842:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    2844:	8a13      	ldrh	r3, [r2, #16]
    2846:	0bdb      	lsrs	r3, r3, #15
    2848:	03db      	lsls	r3, r3, #15
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    284a:	b29b      	uxth	r3, r3
    284c:	2b00      	cmp	r3, #0
    284e:	d1f9      	bne.n	2844 <configure_usart+0x70>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2850:	6822      	ldr	r2, [r4, #0]
    2852:	3302      	adds	r3, #2
    2854:	4313      	orrs	r3, r2
    2856:	6023      	str	r3, [r4, #0]
	}
	usart_enable(&usart_instance);
}
    2858:	b00c      	add	sp, #48	; 0x30
    285a:	bd70      	pop	{r4, r5, r6, pc}
    285c:	00280003 	.word	0x00280003
    2860:	00290003 	.word	0x00290003
    2864:	200001f8 	.word	0x200001f8
    2868:	42001800 	.word	0x42001800
    286c:	000013b1 	.word	0x000013b1
    2870:	00000e1d 	.word	0x00000e1d
    2874:	e000e100 	.word	0xe000e100

00002878 <configure_usart_callbacks>:
* \brief configure RS232 callbacks
*
* the RS232 callbacks are attached to the interrupt controller
*/
void configure_usart_callbacks(void)
{
    2878:	b538      	push	{r3, r4, r5, lr}
	usart_register_callback(&usart_instance, (void*) usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    287a:	4c08      	ldr	r4, [pc, #32]	; (289c <configure_usart_callbacks+0x24>)
    287c:	1c20      	adds	r0, r4, #0
    287e:	4908      	ldr	r1, [pc, #32]	; (28a0 <configure_usart_callbacks+0x28>)
    2880:	2200      	movs	r2, #0
    2882:	4d08      	ldr	r5, [pc, #32]	; (28a4 <configure_usart_callbacks+0x2c>)
    2884:	47a8      	blx	r5
	usart_register_callback(&usart_instance, (void*) usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    2886:	1c20      	adds	r0, r4, #0
    2888:	4907      	ldr	r1, [pc, #28]	; (28a8 <configure_usart_callbacks+0x30>)
    288a:	2201      	movs	r2, #1
    288c:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    288e:	2221      	movs	r2, #33	; 0x21
    2890:	5ca1      	ldrb	r1, [r4, r2]
    2892:	2303      	movs	r3, #3
    2894:	430b      	orrs	r3, r1
    2896:	54a3      	strb	r3, [r4, r2]

	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
}
    2898:	bd38      	pop	{r3, r4, r5, pc}
    289a:	46c0      	nop			; (mov r8, r8)
    289c:	200001f8 	.word	0x200001f8
    28a0:	000022e9 	.word	0x000022e9
    28a4:	00001685 	.word	0x00001685
    28a8:	00002709 	.word	0x00002709

000028ac <configure_spi_master_callbacks>:
* \brief configure SPI callbacks
*
* the SPI callbacks are attached to the interrupt controller
*/
void configure_spi_master_callbacks(void)
{
    28ac:	b510      	push	{r4, lr}
	spi_register_callback(&spi_master_instance, callback_spi_master,SPI_CALLBACK_BUFFER_TRANSCEIVED);
    28ae:	4c06      	ldr	r4, [pc, #24]	; (28c8 <configure_spi_master_callbacks+0x1c>)
    28b0:	1c20      	adds	r0, r4, #0
    28b2:	4906      	ldr	r1, [pc, #24]	; (28cc <configure_spi_master_callbacks+0x20>)
    28b4:	2202      	movs	r2, #2
    28b6:	4b06      	ldr	r3, [pc, #24]	; (28d0 <configure_spi_master_callbacks+0x24>)
    28b8:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback |= (1 << callback_type);
    28ba:	222f      	movs	r2, #47	; 0x2f
    28bc:	5ca1      	ldrb	r1, [r4, r2]
    28be:	2304      	movs	r3, #4
    28c0:	430b      	orrs	r3, r1
    28c2:	54a3      	strb	r3, [r4, r2]
	spi_enable_callback(&spi_master_instance, SPI_CALLBACK_BUFFER_TRANSCEIVED);
}
    28c4:	bd10      	pop	{r4, pc}
    28c6:	46c0      	nop			; (mov r8, r8)
    28c8:	200003c4 	.word	0x200003c4
    28cc:	000022f5 	.word	0x000022f5
    28d0:	00001185 	.word	0x00001185

000028d4 <configure_spi_master>:
* \brief configure SPI
*
* SPI is configured as standard, but with on EXT2
*/
void configure_spi_master(void)
{
    28d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    28d6:	b08f      	sub	sp, #60	; 0x3c
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    28d8:	4c28      	ldr	r4, [pc, #160]	; (297c <configure_spi_master+0xa8>)
    28da:	2311      	movs	r3, #17
    28dc:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    28de:	2300      	movs	r3, #0
    28e0:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    28e2:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    28e4:	2201      	movs	r2, #1
    28e6:	4669      	mov	r1, sp
    28e8:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    28ea:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    28ec:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    28ee:	2011      	movs	r0, #17
    28f0:	4b23      	ldr	r3, [pc, #140]	; (2980 <configure_spi_master+0xac>)
    28f2:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    28f4:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    28f6:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    28f8:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    28fa:	2900      	cmp	r1, #0
    28fc:	d104      	bne.n	2908 <configure_spi_master+0x34>
		return &(ports[port_index]->Group[group_index]);
    28fe:	095a      	lsrs	r2, r3, #5
    2900:	01d2      	lsls	r2, r2, #7
    2902:	4920      	ldr	r1, [pc, #128]	; (2984 <configure_spi_master+0xb0>)
    2904:	468c      	mov	ip, r1
    2906:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2908:	261f      	movs	r6, #31
    290a:	4033      	ands	r3, r6
    290c:	2401      	movs	r4, #1
    290e:	1c21      	adds	r1, r4, #0
    2910:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2912:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    2914:	aa01      	add	r2, sp, #4
    2916:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    2918:	2300      	movs	r3, #0
    291a:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    291c:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    291e:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
    2920:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
    2922:	7494      	strb	r4, [r2, #18]
	config->select_slave_low_detect_enable= true;
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    2924:	2120      	movs	r1, #32
    2926:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    2928:	9307      	str	r3, [sp, #28]
    292a:	9308      	str	r3, [sp, #32]

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    292c:	4b16      	ldr	r3, [pc, #88]	; (2988 <configure_spi_master+0xb4>)
    292e:	6153      	str	r3, [r2, #20]
	struct spi_slave_inst_config slave_dev_config;
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = SLAVE_SELECT_PIN;
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.mux_setting = EXT2_SPI_SERCOM_MUX_SETTING;
    2930:	2380      	movs	r3, #128	; 0x80
    2932:	025b      	lsls	r3, r3, #9
    2934:	60d3      	str	r3, [r2, #12]
	config_spi_master.pinmux_pad0 = EXT2_SPI_SERCOM_PINMUX_PAD0;
    2936:	4b15      	ldr	r3, [pc, #84]	; (298c <configure_spi_master+0xb8>)
    2938:	6253      	str	r3, [r2, #36]	; 0x24
	config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    293a:	2301      	movs	r3, #1
    293c:	425b      	negs	r3, r3
    293e:	6293      	str	r3, [r2, #40]	; 0x28
	config_spi_master.pinmux_pad2 = EXT2_SPI_SERCOM_PINMUX_PAD2;
    2940:	4b13      	ldr	r3, [pc, #76]	; (2990 <configure_spi_master+0xbc>)
    2942:	62d3      	str	r3, [r2, #44]	; 0x2c
	config_spi_master.pinmux_pad3 = EXT2_SPI_SERCOM_PINMUX_PAD3;
    2944:	4b13      	ldr	r3, [pc, #76]	; (2994 <configure_spi_master+0xc0>)
    2946:	6313      	str	r3, [r2, #48]	; 0x30
	config_spi_master.mode_specific.master.baudrate = 100000;
	spi_init(&spi_master_instance, EXT2_SPI_MODULE, &config_spi_master);
    2948:	4f13      	ldr	r7, [pc, #76]	; (2998 <configure_spi_master+0xc4>)
    294a:	1c38      	adds	r0, r7, #0
    294c:	4913      	ldr	r1, [pc, #76]	; (299c <configure_spi_master+0xc8>)
    294e:	4b14      	ldr	r3, [pc, #80]	; (29a0 <configure_spi_master+0xcc>)
    2950:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2952:	683d      	ldr	r5, [r7, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2954:	1c28      	adds	r0, r5, #0
    2956:	4b13      	ldr	r3, [pc, #76]	; (29a4 <configure_spi_master+0xd0>)
    2958:	4798      	blx	r3
    295a:	4006      	ands	r6, r0
    295c:	40b4      	lsls	r4, r6
    295e:	4b12      	ldr	r3, [pc, #72]	; (29a8 <configure_spi_master+0xd4>)
    2960:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2962:	683a      	ldr	r2, [r7, #0]
#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
    2964:	8a13      	ldrh	r3, [r2, #16]
    2966:	0bdb      	lsrs	r3, r3, #15
    2968:	03db      	lsls	r3, r3, #15

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    296a:	b29b      	uxth	r3, r3
    296c:	2b00      	cmp	r3, #0
    296e:	d1f9      	bne.n	2964 <configure_spi_master+0x90>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    2970:	682a      	ldr	r2, [r5, #0]
    2972:	3302      	adds	r3, #2
    2974:	4313      	orrs	r3, r2
    2976:	602b      	str	r3, [r5, #0]
	spi_enable(&spi_master_instance);
}
    2978:	b00f      	add	sp, #60	; 0x3c
    297a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    297c:	200003f8 	.word	0x200003f8
    2980:	000009b9 	.word	0x000009b9
    2984:	41004400 	.word	0x41004400
    2988:	000186a0 	.word	0x000186a0
    298c:	00100002 	.word	0x00100002
    2990:	00120002 	.word	0x00120002
    2994:	00130002 	.word	0x00130002
    2998:	200003c4 	.word	0x200003c4
    299c:	42000c00 	.word	0x42000c00
    29a0:	00000ea9 	.word	0x00000ea9
    29a4:	00000e1d 	.word	0x00000e1d
    29a8:	e000e100 	.word	0xe000e100

000029ac <configure_adc>:
* ADC_CLOCK_PRESCALER_DIV4
* ADC_REFERENCE_AREFB
* ADC_RESOLUTION_10BIT
*/
void configure_adc(void)
{
    29ac:	b538      	push	{r3, r4, r5, lr}
	//struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    29ae:	4c18      	ldr	r4, [pc, #96]	; (2a10 <configure_adc+0x64>)
    29b0:	1c20      	adds	r0, r4, #0
    29b2:	4b18      	ldr	r3, [pc, #96]	; (2a14 <configure_adc+0x68>)
    29b4:	4798      	blx	r3

	config_adc.clock_source	=  GCLK_GENERATOR_0;
    29b6:	2300      	movs	r3, #0
    29b8:	7023      	strb	r3, [r4, #0]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV256;
    29ba:	23c0      	movs	r3, #192	; 0xc0
    29bc:	00db      	lsls	r3, r3, #3
    29be:	8063      	strh	r3, [r4, #2]
	//	config_adc.reference       = ADC_REFERENCE_INTVCC1;
	config_adc.reference       = ADC_REFERENCE_AREFB;
    29c0:	2304      	movs	r3, #4
    29c2:	7063      	strb	r3, [r4, #1]
	// PIN setzen bzw auswhlen!!
	config_adc.positive_input  = ADC_POSITIVE_INPUT_PIN8;
    29c4:	3304      	adds	r3, #4
    29c6:	7323      	strb	r3, [r4, #12]
	config_adc.resolution      = ADC_RESOLUTION_10BIT;
    29c8:	3318      	adds	r3, #24
    29ca:	7123      	strb	r3, [r4, #4]
	adc_init(&adc_instance, ADC, &config_adc);
    29cc:	4d12      	ldr	r5, [pc, #72]	; (2a18 <configure_adc+0x6c>)
    29ce:	1c28      	adds	r0, r5, #0
    29d0:	4912      	ldr	r1, [pc, #72]	; (2a1c <configure_adc+0x70>)
    29d2:	1c22      	adds	r2, r4, #0
    29d4:	4b12      	ldr	r3, [pc, #72]	; (2a20 <configure_adc+0x74>)
    29d6:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    29d8:	682b      	ldr	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    29da:	7e5a      	ldrb	r2, [r3, #25]
			start_offset > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    29dc:	b252      	sxtb	r2, r2
    29de:	2a00      	cmp	r2, #0
    29e0:	dbfb      	blt.n	29da <configure_adc+0x2e>
		/* Wait for synchronization */
	}

	/* Set pin scan mode */
	adc_module->INPUTCTRL.reg =
			(adc_module->INPUTCTRL.reg &
    29e2:	6919      	ldr	r1, [r3, #16]
    29e4:	4a0f      	ldr	r2, [pc, #60]	; (2a24 <configure_adc+0x78>)
    29e6:	400a      	ands	r2, r1
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Set pin scan mode */
	adc_module->INPUTCTRL.reg =
    29e8:	611a      	str	r2, [r3, #16]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    29ea:	7e5a      	ldrb	r2, [r3, #25]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	while (adc_is_syncing(module_inst)) {
    29ec:	b252      	sxtb	r2, r2
    29ee:	2a00      	cmp	r2, #0
    29f0:	dbfb      	blt.n	29ea <configure_adc+0x3e>
    29f2:	2180      	movs	r1, #128	; 0x80
    29f4:	0389      	lsls	r1, r1, #14
    29f6:	4a0c      	ldr	r2, [pc, #48]	; (2a28 <configure_adc+0x7c>)
    29f8:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    29fa:	7819      	ldrb	r1, [r3, #0]
    29fc:	2202      	movs	r2, #2
    29fe:	430a      	orrs	r2, r1
    2a00:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2a02:	4b05      	ldr	r3, [pc, #20]	; (2a18 <configure_adc+0x6c>)
    2a04:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    2a06:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    2a08:	b25b      	sxtb	r3, r3
    2a0a:	2b00      	cmp	r3, #0
    2a0c:	dbfb      	blt.n	2a06 <configure_adc+0x5a>
	adc_disable_pin_scan_mode(&adc_instance);
	adc_enable(&adc_instance);
}
    2a0e:	bd38      	pop	{r3, r4, r5, pc}
    2a10:	2000021c 	.word	0x2000021c
    2a14:	00000215 	.word	0x00000215
    2a18:	20000418 	.word	0x20000418
    2a1c:	42004000 	.word	0x42004000
    2a20:	0000025d 	.word	0x0000025d
    2a24:	ff00ffff 	.word	0xff00ffff
    2a28:	e000e100 	.word	0xe000e100

00002a2c <configure_adc_callbacks>:
* \brief configure ADC callbacks
*
* the ADC callbacks are attached to the interrupt controller
*/
void configure_adc_callbacks(void)
{
    2a2c:	b510      	push	{r4, lr}
	adc_register_callback(&adc_instance,adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
    2a2e:	4c05      	ldr	r4, [pc, #20]	; (2a44 <configure_adc_callbacks+0x18>)
    2a30:	1c20      	adds	r0, r4, #0
    2a32:	4905      	ldr	r1, [pc, #20]	; (2a48 <configure_adc_callbacks+0x1c>)
    2a34:	2200      	movs	r2, #0
    2a36:	4b05      	ldr	r3, [pc, #20]	; (2a4c <configure_adc_callbacks+0x20>)
    2a38:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
    2a3a:	7ee2      	ldrb	r2, [r4, #27]
    2a3c:	2301      	movs	r3, #1
    2a3e:	4313      	orrs	r3, r2
    2a40:	76e3      	strb	r3, [r4, #27]
	adc_enable_callback(&adc_instance, ADC_CALLBACK_READ_BUFFER);
}
    2a42:	bd10      	pop	{r4, pc}
    2a44:	20000418 	.word	0x20000418
    2a48:	00002301 	.word	0x00002301
    2a4c:	00000795 	.word	0x00000795

00002a50 <configure_port_pins>:
* \brief configure Ports
*
* the used I/O's are configured here
*/
void configure_port_pins(void)
{
    2a50:	b530      	push	{r4, r5, lr}
    2a52:	b083      	sub	sp, #12
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    2a54:	ac01      	add	r4, sp, #4
    2a56:	2300      	movs	r3, #0
    2a58:	70a3      	strb	r3, [r4, #2]
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
    2a5a:	3302      	adds	r3, #2
    2a5c:	7063      	strb	r3, [r4, #1]
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    2a5e:	3b01      	subs	r3, #1
    2a60:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(EXT2_PIN_5, &config_port_pin);
    2a62:	2014      	movs	r0, #20
    2a64:	1c21      	adds	r1, r4, #0
    2a66:	4d05      	ldr	r5, [pc, #20]	; (2a7c <configure_port_pins+0x2c>)
    2a68:	47a8      	blx	r5
	port_pin_set_config(EXT2_PIN_6, &config_port_pin);
    2a6a:	2015      	movs	r0, #21
    2a6c:	1c21      	adds	r1, r4, #0
    2a6e:	47a8      	blx	r5
	port_pin_set_config(EXT2_PIN_9, &config_port_pin);
    2a70:	202e      	movs	r0, #46	; 0x2e
    2a72:	1c21      	adds	r1, r4, #0
    2a74:	47a8      	blx	r5
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
	//port_pin_set_config(EXT1_IRQ_INPUT, &config_port_pin);
}
    2a76:	b003      	add	sp, #12
    2a78:	bd30      	pop	{r4, r5, pc}
    2a7a:	46c0      	nop			; (mov r8, r8)
    2a7c:	000009b9 	.word	0x000009b9

00002a80 <configure_extint_channel>:
* \brief limit switch callbacks
*
* the EXT3_PIN_IRQ is configured as emergency stop
*/
void configure_extint_channel(void)
{
    2a80:	b510      	push	{r4, lr}
    2a82:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    2a84:	ac01      	add	r4, sp, #4
    2a86:	1c20      	adds	r0, r4, #0
    2a88:	4b08      	ldr	r3, [pc, #32]	; (2aac <configure_extint_channel+0x2c>)
    2a8a:	4798      	blx	r3
	config_extint_chan.gpio_pin           = EXT3_PIN_IRQ;
    2a8c:	231c      	movs	r3, #28
    2a8e:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux       = EXT3_IRQ_MUX;
    2a90:	2300      	movs	r3, #0
    2a92:	6063      	str	r3, [r4, #4]
	config_extint_chan.filter_input_signal = true;
    2a94:	3301      	adds	r3, #1
    2a96:	72a3      	strb	r3, [r4, #10]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_DOWN;
    2a98:	3301      	adds	r3, #1
    2a9a:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
    2a9c:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(EXT3_IRQ_INPUT, &config_extint_chan);
    2a9e:	2008      	movs	r0, #8
    2aa0:	1c21      	adds	r1, r4, #0
    2aa2:	4b03      	ldr	r3, [pc, #12]	; (2ab0 <configure_extint_channel+0x30>)
    2aa4:	4798      	blx	r3
}
    2aa6:	b004      	add	sp, #16
    2aa8:	bd10      	pop	{r4, pc}
    2aaa:	46c0      	nop			; (mov r8, r8)
    2aac:	0000092d 	.word	0x0000092d
    2ab0:	00000941 	.word	0x00000941

00002ab4 <configure_extint_channel_emergency>:
* \brief configure Emergency Stop callbacks
*
* the EXT1_PIN_IRQ is configured as emergency stop
*/
void configure_extint_channel_emergency(void)
{
    2ab4:	b510      	push	{r4, lr}
    2ab6:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    2ab8:	ac01      	add	r4, sp, #4
    2aba:	1c20      	adds	r0, r4, #0
    2abc:	4b08      	ldr	r3, [pc, #32]	; (2ae0 <configure_extint_channel_emergency+0x2c>)
    2abe:	4798      	blx	r3
	config_extint_chan.gpio_pin           = EXT1_PIN_IRQ;
    2ac0:	2324      	movs	r3, #36	; 0x24
    2ac2:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux       = EXT1_IRQ_MUX;
    2ac4:	2300      	movs	r3, #0
    2ac6:	6063      	str	r3, [r4, #4]
	config_extint_chan.filter_input_signal = true;
    2ac8:	3301      	adds	r3, #1
    2aca:	72a3      	strb	r3, [r4, #10]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_DOWN;
    2acc:	3301      	adds	r3, #1
    2ace:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
    2ad0:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(EXT1_IRQ_INPUT, &config_extint_chan);
    2ad2:	2004      	movs	r0, #4
    2ad4:	1c21      	adds	r1, r4, #0
    2ad6:	4b03      	ldr	r3, [pc, #12]	; (2ae4 <configure_extint_channel_emergency+0x30>)
    2ad8:	4798      	blx	r3
}
    2ada:	b004      	add	sp, #16
    2adc:	bd10      	pop	{r4, pc}
    2ade:	46c0      	nop			; (mov r8, r8)
    2ae0:	0000092d 	.word	0x0000092d
    2ae4:	00000941 	.word	0x00000941

00002ae8 <configure_extint_callbacks>:
* \brief configure extint callbacks
*
* the Emergency Stop and  limit switch callbacks are attached to the interrupt controller
*/
void configure_extint_callbacks(void)
{
    2ae8:	b538      	push	{r3, r4, r5, lr}
	extint_register_callback(extint_detection_callback,EXT3_IRQ_INPUT,EXTINT_CALLBACK_TYPE_DETECT);
    2aea:	4808      	ldr	r0, [pc, #32]	; (2b0c <configure_extint_callbacks+0x24>)
    2aec:	2108      	movs	r1, #8
    2aee:	2200      	movs	r2, #0
    2af0:	4d07      	ldr	r5, [pc, #28]	; (2b10 <configure_extint_callbacks+0x28>)
    2af2:	47a8      	blx	r5
	extint_chan_enable_callback(EXT3_IRQ_INPUT,EXTINT_CALLBACK_TYPE_DETECT);
    2af4:	2008      	movs	r0, #8
    2af6:	2100      	movs	r1, #0
    2af8:	4c06      	ldr	r4, [pc, #24]	; (2b14 <configure_extint_callbacks+0x2c>)
    2afa:	47a0      	blx	r4
	
	extint_register_callback(extint_detection_callback_emergency,EXT1_IRQ_INPUT,EXTINT_CALLBACK_TYPE_DETECT);
    2afc:	4806      	ldr	r0, [pc, #24]	; (2b18 <configure_extint_callbacks+0x30>)
    2afe:	2104      	movs	r1, #4
    2b00:	2200      	movs	r2, #0
    2b02:	47a8      	blx	r5
	extint_chan_enable_callback(EXT1_IRQ_INPUT,EXTINT_CALLBACK_TYPE_DETECT);
    2b04:	2004      	movs	r0, #4
    2b06:	2100      	movs	r1, #0
    2b08:	47a0      	blx	r4
}
    2b0a:	bd38      	pop	{r3, r4, r5, pc}
    2b0c:	0000230d 	.word	0x0000230d
    2b10:	000007f5 	.word	0x000007f5
    2b14:	00000821 	.word	0x00000821
    2b18:	00002361 	.word	0x00002361

00002b1c <writeToDRV>:
* \param[in] wr_config   Pointer to data buffer to send
* \param[out] rd_config  Pointer to data buffer to receive
* \param[in]  length   Data buffer length
*
*/
void writeToDRV(volatile uint8_t *wr_config, volatile uint8_t *rd_config, uint16_t length){
    2b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2b1e:	465f      	mov	r7, fp
    2b20:	4656      	mov	r6, sl
    2b22:	464d      	mov	r5, r9
    2b24:	4644      	mov	r4, r8
    2b26:	b4f0      	push	{r4, r5, r6, r7}
	for (uint16_t j = 0; j < length; j = j +2){
    2b28:	2a00      	cmp	r2, #0
    2b2a:	d032      	beq.n	2b92 <writeToDRV+0x76>
    2b2c:	4693      	mov	fp, r2
    2b2e:	468a      	mov	sl, r1
    2b30:	4681      	mov	r9, r0
    2b32:	2400      	movs	r4, #0
		wr_buffer [0] = wr_config[j];
    2b34:	4b1a      	ldr	r3, [pc, #104]	; (2ba0 <writeToDRV+0x84>)
    2b36:	4698      	mov	r8, r3
    2b38:	1c26      	adds	r6, r4, #0
    2b3a:	464b      	mov	r3, r9
    2b3c:	191b      	adds	r3, r3, r4
    2b3e:	781b      	ldrb	r3, [r3, #0]
    2b40:	4642      	mov	r2, r8
    2b42:	7013      	strb	r3, [r2, #0]
		wr_buffer [1] = wr_config[j+1];
    2b44:	1c65      	adds	r5, r4, #1
    2b46:	464b      	mov	r3, r9
    2b48:	195b      	adds	r3, r3, r5
    2b4a:	781b      	ldrb	r3, [r3, #0]
    2b4c:	7053      	strb	r3, [r2, #1]
		spi_select_slave(&spi_master_instance, &slave, false);			// register schreiben
    2b4e:	4815      	ldr	r0, [pc, #84]	; (2ba4 <writeToDRV+0x88>)
    2b50:	4915      	ldr	r1, [pc, #84]	; (2ba8 <writeToDRV+0x8c>)
    2b52:	2200      	movs	r2, #0
    2b54:	4b15      	ldr	r3, [pc, #84]	; (2bac <writeToDRV+0x90>)
    2b56:	4798      	blx	r3
		spi_transceive_buffer_job(&spi_master_instance, wr_buffer, rd_buffer,sizeof(wr_buffer));
    2b58:	4812      	ldr	r0, [pc, #72]	; (2ba4 <writeToDRV+0x88>)
    2b5a:	4641      	mov	r1, r8
    2b5c:	4a14      	ldr	r2, [pc, #80]	; (2bb0 <writeToDRV+0x94>)
    2b5e:	2302      	movs	r3, #2
    2b60:	4f14      	ldr	r7, [pc, #80]	; (2bb4 <writeToDRV+0x98>)
    2b62:	47b8      	blx	r7
		while (!transrev_complete_spi_master) {
    2b64:	4a14      	ldr	r2, [pc, #80]	; (2bb8 <writeToDRV+0x9c>)
    2b66:	7813      	ldrb	r3, [r2, #0]
    2b68:	2b00      	cmp	r3, #0
    2b6a:	d0fc      	beq.n	2b66 <writeToDRV+0x4a>
		}
		transrev_complete_spi_master = false;
    2b6c:	2200      	movs	r2, #0
    2b6e:	4b12      	ldr	r3, [pc, #72]	; (2bb8 <writeToDRV+0x9c>)
    2b70:	701a      	strb	r2, [r3, #0]
		spi_select_slave(&spi_master_instance, &slave, true);
    2b72:	480c      	ldr	r0, [pc, #48]	; (2ba4 <writeToDRV+0x88>)
    2b74:	490c      	ldr	r1, [pc, #48]	; (2ba8 <writeToDRV+0x8c>)
    2b76:	3201      	adds	r2, #1
    2b78:	4b0c      	ldr	r3, [pc, #48]	; (2bac <writeToDRV+0x90>)
    2b7a:	4798      	blx	r3
		rd_config[j] = rd_buffer[0];
    2b7c:	4456      	add	r6, sl
    2b7e:	4b0c      	ldr	r3, [pc, #48]	; (2bb0 <writeToDRV+0x94>)
    2b80:	781a      	ldrb	r2, [r3, #0]
    2b82:	7032      	strb	r2, [r6, #0]
		rd_config[j+1] = rd_buffer[1];
    2b84:	4455      	add	r5, sl
    2b86:	785b      	ldrb	r3, [r3, #1]
    2b88:	702b      	strb	r3, [r5, #0]
* \param[out] rd_config  Pointer to data buffer to receive
* \param[in]  length   Data buffer length
*
*/
void writeToDRV(volatile uint8_t *wr_config, volatile uint8_t *rd_config, uint16_t length){
	for (uint16_t j = 0; j < length; j = j +2){
    2b8a:	3402      	adds	r4, #2
    2b8c:	b2a4      	uxth	r4, r4
    2b8e:	45a3      	cmp	fp, r4
    2b90:	d8d2      	bhi.n	2b38 <writeToDRV+0x1c>
		spi_select_slave(&spi_master_instance, &slave, true);
		rd_config[j] = rd_buffer[0];
		rd_config[j+1] = rd_buffer[1];
		//delay_ms(1);
	}
}
    2b92:	bc3c      	pop	{r2, r3, r4, r5}
    2b94:	4690      	mov	r8, r2
    2b96:	4699      	mov	r9, r3
    2b98:	46a2      	mov	sl, r4
    2b9a:	46ab      	mov	fp, r5
    2b9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2b9e:	46c0      	nop			; (mov r8, r8)
    2ba0:	20000010 	.word	0x20000010
    2ba4:	200003c4 	.word	0x200003c4
    2ba8:	200003f8 	.word	0x200003f8
    2bac:	00001099 	.word	0x00001099
    2bb0:	200000e0 	.word	0x200000e0
    2bb4:	0000119d 	.word	0x0000119d
    2bb8:	200000a5 	.word	0x200000a5

00002bbc <drv8711enable>:
* Writes all necessary registert to DRV7811
*
* \param[in]  reference		bool if to enable the frequency
* \param[in]  direction		bool in which direction should DRV8711 turn
*/
void drv8711enable (bool reference, bool direction){
    2bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2bbe:	4647      	mov	r7, r8
    2bc0:	b480      	push	{r7}
    2bc2:	4680      	mov	r8, r0
    2bc4:	1c0f      	adds	r7, r1, #0

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2bc6:	4d22      	ldr	r5, [pc, #136]	; (2c50 <drv8711enable+0x94>)
    2bc8:	2680      	movs	r6, #128	; 0x80
    2bca:	0376      	lsls	r6, r6, #13
    2bcc:	616e      	str	r6, [r5, #20]

	port_pin_set_output_level(EXT2_PIN_5,false); //sleep on
	delay_ms(10);
    2bce:	200a      	movs	r0, #10
    2bd0:	4c20      	ldr	r4, [pc, #128]	; (2c54 <drv8711enable+0x98>)
    2bd2:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2bd4:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(EXT2_PIN_5,true); //sleep off
	delay_ms(10);
    2bd6:	200a      	movs	r0, #10
    2bd8:	47a0      	blx	r4
    2bda:	2680      	movs	r6, #128	; 0x80
    2bdc:	03b6      	lsls	r6, r6, #14
    2bde:	61ae      	str	r6, [r5, #24]
	
	port_pin_set_output_level(EXT2_PIN_6,true); //reset on
	delay_ms(10);
    2be0:	200a      	movs	r0, #10
    2be2:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2be4:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(EXT2_PIN_6,false); //reset off
	delay_ms(10);
    2be6:	200a      	movs	r0, #10
    2be8:	47a0      	blx	r4
	
	globalActualDirection = direction;
    2bea:	4b1b      	ldr	r3, [pc, #108]	; (2c58 <drv8711enable+0x9c>)
    2bec:	701f      	strb	r7, [r3, #0]
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    2bee:	2f00      	cmp	r7, #0
    2bf0:	d004      	beq.n	2bfc <drv8711enable+0x40>
		port_base->OUTSET.reg = pin_mask;
    2bf2:	2280      	movs	r2, #128	; 0x80
    2bf4:	01d2      	lsls	r2, r2, #7
    2bf6:	4b19      	ldr	r3, [pc, #100]	; (2c5c <drv8711enable+0xa0>)
    2bf8:	619a      	str	r2, [r3, #24]
    2bfa:	e003      	b.n	2c04 <drv8711enable+0x48>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2bfc:	2280      	movs	r2, #128	; 0x80
    2bfe:	01d2      	lsls	r2, r2, #7
    2c00:	4b16      	ldr	r3, [pc, #88]	; (2c5c <drv8711enable+0xa0>)
    2c02:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(EXT2_PIN_9, direction); // nach oben fahren vorbereiten
	delay_ms(40);
    2c04:	2028      	movs	r0, #40	; 0x28
    2c06:	4b13      	ldr	r3, [pc, #76]	; (2c54 <drv8711enable+0x98>)
    2c08:	4798      	blx	r3
	
	writeToDRV(wr_drv8711Defaults, rd_drv8711Defaults, sizeof(wr_drv8711Defaults)); //-> write the DRV8711 Default
    2c0a:	4c15      	ldr	r4, [pc, #84]	; (2c60 <drv8711enable+0xa4>)
    2c0c:	1c20      	adds	r0, r4, #0
    2c0e:	4915      	ldr	r1, [pc, #84]	; (2c64 <drv8711enable+0xa8>)
    2c10:	2210      	movs	r2, #16
    2c12:	4d15      	ldr	r5, [pc, #84]	; (2c68 <drv8711enable+0xac>)
    2c14:	47a8      	blx	r5
	
	wr_buffer [0] = wr_drv8711Defaults[0];
    2c16:	7823      	ldrb	r3, [r4, #0]
    2c18:	4814      	ldr	r0, [pc, #80]	; (2c6c <drv8711enable+0xb0>)
    2c1a:	7003      	strb	r3, [r0, #0]
	wr_buffer [1] = wr_drv8711Defaults[1] | (uint8_t) 0b00000001; //enable drv8711
    2c1c:	7862      	ldrb	r2, [r4, #1]
    2c1e:	2301      	movs	r3, #1
    2c20:	4313      	orrs	r3, r2
    2c22:	7043      	strb	r3, [r0, #1]
	writeToDRV(wr_buffer, rd_drv8711Read, sizeof(wr_buffer)); //-> write the enable command to DRV8711
    2c24:	4912      	ldr	r1, [pc, #72]	; (2c70 <drv8711enable+0xb4>)
    2c26:	2202      	movs	r2, #2
    2c28:	47a8      	blx	r5

	if (reference)
    2c2a:	4643      	mov	r3, r8
    2c2c:	2b00      	cmp	r3, #0
    2c2e:	d009      	beq.n	2c44 <drv8711enable+0x88>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2c30:	4b10      	ldr	r3, [pc, #64]	; (2c74 <drv8711enable+0xb8>)
    2c32:	681a      	ldr	r2, [r3, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2c34:	217f      	movs	r1, #127	; 0x7f
    2c36:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    2c38:	438b      	bics	r3, r1
    2c3a:	d1fc      	bne.n	2c36 <drv8711enable+0x7a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    2c3c:	8811      	ldrh	r1, [r2, #0]
    2c3e:	3302      	adds	r3, #2
    2c40:	430b      	orrs	r3, r1
    2c42:	8013      	strh	r3, [r2, #0]
	{
		tc_enable(&tc_instance);
	}
	delay_ms(10);
    2c44:	200a      	movs	r0, #10
    2c46:	4b03      	ldr	r3, [pc, #12]	; (2c54 <drv8711enable+0x98>)
    2c48:	4798      	blx	r3
}
    2c4a:	bc04      	pop	{r2}
    2c4c:	4690      	mov	r8, r2
    2c4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c50:	41004400 	.word	0x41004400
    2c54:	00000141 	.word	0x00000141
    2c58:	200000c8 	.word	0x200000c8
    2c5c:	41004480 	.word	0x41004480
    2c60:	2000002c 	.word	0x2000002c
    2c64:	20000158 	.word	0x20000158
    2c68:	00002b1d 	.word	0x00002b1d
    2c6c:	20000010 	.word	0x20000010
    2c70:	20000094 	.word	0x20000094
    2c74:	200003fc 	.word	0x200003fc

00002c78 <DRV8711disable>:

/**
* \brief disables the DRV8711
*/
void DRV8711disable()
{
    2c78:	b508      	push	{r3, lr}
	wr_buffer [0] = wr_drv8711Defaults[0];
    2c7a:	4b07      	ldr	r3, [pc, #28]	; (2c98 <DRV8711disable+0x20>)
    2c7c:	781a      	ldrb	r2, [r3, #0]
    2c7e:	4807      	ldr	r0, [pc, #28]	; (2c9c <DRV8711disable+0x24>)
    2c80:	7002      	strb	r2, [r0, #0]
	wr_buffer [1] = wr_drv8711Defaults[1] | (uint8_t) 0b00000000; //disable drv8711
    2c82:	785b      	ldrb	r3, [r3, #1]
    2c84:	7043      	strb	r3, [r0, #1]
	writeToDRV( wr_buffer, rd_drv8711Read, sizeof(wr_buffer)); //-> write the enable command to DRV8711
    2c86:	4906      	ldr	r1, [pc, #24]	; (2ca0 <DRV8711disable+0x28>)
    2c88:	2202      	movs	r2, #2
    2c8a:	4b06      	ldr	r3, [pc, #24]	; (2ca4 <DRV8711disable+0x2c>)
    2c8c:	4798      	blx	r3
    2c8e:	2280      	movs	r2, #128	; 0x80
    2c90:	0352      	lsls	r2, r2, #13
    2c92:	4b05      	ldr	r3, [pc, #20]	; (2ca8 <DRV8711disable+0x30>)
    2c94:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(EXT2_PIN_5,false); //sleep on
}
    2c96:	bd08      	pop	{r3, pc}
    2c98:	2000002c 	.word	0x2000002c
    2c9c:	20000010 	.word	0x20000010
    2ca0:	20000094 	.word	0x20000094
    2ca4:	00002b1d 	.word	0x00002b1d
    2ca8:	41004400 	.word	0x41004400

00002cac <addToWriteBuffer>:
* \param[in] arrayInput   Pointer to write buffer
* \param[out] arrayCopy  Pointer to data to copy
*
*/
void addToWriteBuffer(char *arrayInput, const char *arrayCopy)
{
    2cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2cae:	1c06      	adds	r6, r0, #0
    2cb0:	1c0d      	adds	r5, r1, #0
	uint8_t returnValueInput = strcspn(arrayInput, "\0");
    2cb2:	4f07      	ldr	r7, [pc, #28]	; (2cd0 <addToWriteBuffer+0x24>)
    2cb4:	47b8      	blx	r7
    2cb6:	1c04      	adds	r4, r0, #0
	uint8_t returnValueCopy = strcspn(arrayCopy, "\0");
    2cb8:	1c28      	adds	r0, r5, #0
    2cba:	47b8      	blx	r7
	memmove(arrayInput + returnValueInput, arrayCopy, returnValueCopy);
    2cbc:	22ff      	movs	r2, #255	; 0xff
    2cbe:	4014      	ands	r4, r2
    2cc0:	1934      	adds	r4, r6, r4
    2cc2:	4002      	ands	r2, r0
    2cc4:	1c20      	adds	r0, r4, #0
    2cc6:	1c29      	adds	r1, r5, #0
    2cc8:	4b02      	ldr	r3, [pc, #8]	; (2cd4 <addToWriteBuffer+0x28>)
    2cca:	4798      	blx	r3
}
    2ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2cce:	46c0      	nop			; (mov r8, r8)
    2cd0:	0000550f 	.word	0x0000550f
    2cd4:	000054d7 	.word	0x000054d7

00002cd8 <deleteBuffer>:
* \param[in] arrayBuffer   Pointer to the array
* \param[in]  length   Data buffer length
*
*/
void deleteBuffer(char *arrayBuffer, uint16_t length){
	for (uint16_t j = 0; j < length; j++)
    2cd8:	2900      	cmp	r1, #0
    2cda:	d009      	beq.n	2cf0 <deleteBuffer+0x18>
    2cdc:	1c03      	adds	r3, r0, #0
    2cde:	3901      	subs	r1, #1
    2ce0:	b289      	uxth	r1, r1
    2ce2:	3101      	adds	r1, #1
    2ce4:	1840      	adds	r0, r0, r1
	{
		arrayBuffer[j]='\0';
    2ce6:	2200      	movs	r2, #0
    2ce8:	701a      	strb	r2, [r3, #0]
    2cea:	3301      	adds	r3, #1
* \param[in] arrayBuffer   Pointer to the array
* \param[in]  length   Data buffer length
*
*/
void deleteBuffer(char *arrayBuffer, uint16_t length){
	for (uint16_t j = 0; j < length; j++)
    2cec:	4283      	cmp	r3, r0
    2cee:	d1fb      	bne.n	2ce8 <deleteBuffer+0x10>
	{
		arrayBuffer[j]='\0';
	}
}
    2cf0:	4770      	bx	lr
    2cf2:	46c0      	nop			; (mov r8, r8)

00002cf4 <calculateMedian>:
* \param[in out] valueBuffer   Pointer to buffer to store the result
* \param[in]  length			Data buffer length
*
*/
double calculateMedian(volatile uint16_t *valueBuffer, uint16_t length)
{
    2cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2cf6:	4657      	mov	r7, sl
    2cf8:	b480      	push	{r7}
    2cfa:	b082      	sub	sp, #8
	double  maxDigit = pow (2.0, 10.0) - 1.0; // 2^10
	uint16_t i = 0;
	double result = 0.0;
	for (i = 0; i < length / 2; i ++)
    2cfc:	084b      	lsrs	r3, r1, #1
    2cfe:	469a      	mov	sl, r3
    2d00:	d019      	beq.n	2d36 <calculateMedian+0x42>
    2d02:	1c04      	adds	r4, r0, #0
    2d04:	1e5d      	subs	r5, r3, #1
    2d06:	b2ad      	uxth	r5, r5
    2d08:	3501      	adds	r5, #1
    2d0a:	006d      	lsls	r5, r5, #1
    2d0c:	1945      	adds	r5, r0, r5
    2d0e:	2200      	movs	r2, #0
    2d10:	2300      	movs	r3, #0
    2d12:	9200      	str	r2, [sp, #0]
    2d14:	9301      	str	r3, [sp, #4]
	{
		result = result + valueBuffer[i];
    2d16:	4f14      	ldr	r7, [pc, #80]	; (2d68 <calculateMedian+0x74>)
    2d18:	4e14      	ldr	r6, [pc, #80]	; (2d6c <calculateMedian+0x78>)
    2d1a:	8820      	ldrh	r0, [r4, #0]
    2d1c:	b280      	uxth	r0, r0
    2d1e:	47b8      	blx	r7
    2d20:	1c02      	adds	r2, r0, #0
    2d22:	1c0b      	adds	r3, r1, #0
    2d24:	9800      	ldr	r0, [sp, #0]
    2d26:	9901      	ldr	r1, [sp, #4]
    2d28:	47b0      	blx	r6
    2d2a:	9000      	str	r0, [sp, #0]
    2d2c:	9101      	str	r1, [sp, #4]
    2d2e:	3402      	adds	r4, #2
double calculateMedian(volatile uint16_t *valueBuffer, uint16_t length)
{
	double  maxDigit = pow (2.0, 10.0) - 1.0; // 2^10
	uint16_t i = 0;
	double result = 0.0;
	for (i = 0; i < length / 2; i ++)
    2d30:	42ac      	cmp	r4, r5
    2d32:	d1f2      	bne.n	2d1a <calculateMedian+0x26>
    2d34:	e003      	b.n	2d3e <calculateMedian+0x4a>
*/
double calculateMedian(volatile uint16_t *valueBuffer, uint16_t length)
{
	double  maxDigit = pow (2.0, 10.0) - 1.0; // 2^10
	uint16_t i = 0;
	double result = 0.0;
    2d36:	2300      	movs	r3, #0
    2d38:	2400      	movs	r4, #0
    2d3a:	9300      	str	r3, [sp, #0]
    2d3c:	9401      	str	r4, [sp, #4]
	for (i = 0; i < length / 2; i ++)
	{
		result = result + valueBuffer[i];
	}
	result = result / ((double) i);
    2d3e:	4650      	mov	r0, sl
    2d40:	4b0b      	ldr	r3, [pc, #44]	; (2d70 <calculateMedian+0x7c>)
    2d42:	4798      	blx	r3
    2d44:	1c02      	adds	r2, r0, #0
    2d46:	1c0b      	adds	r3, r1, #0
    2d48:	9800      	ldr	r0, [sp, #0]
    2d4a:	9901      	ldr	r1, [sp, #4]
    2d4c:	4c09      	ldr	r4, [pc, #36]	; (2d74 <calculateMedian+0x80>)
    2d4e:	47a0      	blx	r4
	result = maxN / maxDigit * (double) result;
    2d50:	4a09      	ldr	r2, [pc, #36]	; (2d78 <calculateMedian+0x84>)
    2d52:	4b0a      	ldr	r3, [pc, #40]	; (2d7c <calculateMedian+0x88>)
    2d54:	4c0a      	ldr	r4, [pc, #40]	; (2d80 <calculateMedian+0x8c>)
    2d56:	47a0      	blx	r4
	result = result - maxN / 2.0;
    2d58:	2200      	movs	r2, #0
    2d5a:	4b0a      	ldr	r3, [pc, #40]	; (2d84 <calculateMedian+0x90>)
    2d5c:	4c0a      	ldr	r4, [pc, #40]	; (2d88 <calculateMedian+0x94>)
    2d5e:	47a0      	blx	r4
	return (result);
}
    2d60:	b002      	add	sp, #8
    2d62:	bc04      	pop	{r2}
    2d64:	4692      	mov	sl, r2
    2d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d68:	00005361 	.word	0x00005361
    2d6c:	00003801 	.word	0x00003801
    2d70:	000053d9 	.word	0x000053d9
    2d74:	00003e51 	.word	0x00003e51
    2d78:	38ce338d 	.word	0x38ce338d
    2d7c:	40338ce3 	.word	0x40338ce3
    2d80:	000046cd 	.word	0x000046cd
    2d84:	40c38800 	.word	0x40c38800
    2d88:	00004c01 	.word	0x00004c01

00002d8c <executeOrder>:
*
* if the RS232 receives an order, this function will start the command
*
*/
double abgleich = 0.0;
void executeOrder(void){
    2d8c:	b538      	push	{r3, r4, r5, lr}
	if ((globalDrive == 0) & (positionOfEachOrder[0].order !=0)) /* if we did not start a command */
    2d8e:	4b25      	ldr	r3, [pc, #148]	; (2e24 <executeOrder+0x98>)
    2d90:	781b      	ldrb	r3, [r3, #0]
    2d92:	b2db      	uxtb	r3, r3
    2d94:	4a24      	ldr	r2, [pc, #144]	; (2e28 <executeOrder+0x9c>)
    2d96:	6894      	ldr	r4, [r2, #8]
    2d98:	2c00      	cmp	r4, #0
    2d9a:	d042      	beq.n	2e22 <executeOrder+0x96>
    2d9c:	2b00      	cmp	r3, #0
    2d9e:	d140      	bne.n	2e22 <executeOrder+0x96>
	{
		globalDrive = 1; //->motor is moving
    2da0:	2201      	movs	r2, #1
    2da2:	4b20      	ldr	r3, [pc, #128]	; (2e24 <executeOrder+0x98>)
    2da4:	701a      	strb	r2, [r3, #0]
		if (abgleich==0)
    2da6:	4b21      	ldr	r3, [pc, #132]	; (2e2c <executeOrder+0xa0>)
    2da8:	6818      	ldr	r0, [r3, #0]
    2daa:	6859      	ldr	r1, [r3, #4]
    2dac:	2200      	movs	r2, #0
    2dae:	2300      	movs	r3, #0
    2db0:	4d1f      	ldr	r5, [pc, #124]	; (2e30 <executeOrder+0xa4>)
    2db2:	47a8      	blx	r5
    2db4:	2800      	cmp	r0, #0
    2db6:	d005      	beq.n	2dc4 <executeOrder+0x38>
		{
			abgleich = globalResult;
    2db8:	4b1e      	ldr	r3, [pc, #120]	; (2e34 <executeOrder+0xa8>)
    2dba:	6818      	ldr	r0, [r3, #0]
    2dbc:	6859      	ldr	r1, [r3, #4]
    2dbe:	4b1b      	ldr	r3, [pc, #108]	; (2e2c <executeOrder+0xa0>)
    2dc0:	6018      	str	r0, [r3, #0]
    2dc2:	6059      	str	r1, [r3, #4]
		}
		
		if (positionOfEachOrder[0].order != 1) /* all other commands */
    2dc4:	2c01      	cmp	r4, #1
    2dc6:	d00b      	beq.n	2de0 <executeOrder+0x54>
		{
			globalActualDirection = targetDirection(globalStepPositionAxis, positionOfEachOrder[0].targetPosition);
    2dc8:	4b1b      	ldr	r3, [pc, #108]	; (2e38 <executeOrder+0xac>)
    2dca:	681a      	ldr	r2, [r3, #0]
    2dcc:	4b16      	ldr	r3, [pc, #88]	; (2e28 <executeOrder+0x9c>)
	else
	{
		temp = false;
	}
	
	if ((iActualPos > iTargetPos) & !richtung)
    2dce:	6819      	ldr	r1, [r3, #0]
    2dd0:	0fd0      	lsrs	r0, r2, #31
    2dd2:	17cb      	asrs	r3, r1, #31
    2dd4:	4291      	cmp	r1, r2
    2dd6:	4143      	adcs	r3, r0
    2dd8:	b2db      	uxtb	r3, r3
			abgleich = globalResult;
		}
		
		if (positionOfEachOrder[0].order != 1) /* all other commands */
		{
			globalActualDirection = targetDirection(globalStepPositionAxis, positionOfEachOrder[0].targetPosition);
    2dda:	4a18      	ldr	r2, [pc, #96]	; (2e3c <executeOrder+0xb0>)
    2ddc:	7013      	strb	r3, [r2, #0]
    2dde:	e010      	b.n	2e02 <executeOrder+0x76>
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    2de0:	4b17      	ldr	r3, [pc, #92]	; (2e40 <executeOrder+0xb4>)
    2de2:	6a1b      	ldr	r3, [r3, #32]
		}
		else
		{
			globalActualDirection = !port_pin_get_input_level(EXT3_PIN_IRQ); /* if init command */
    2de4:	0f1b      	lsrs	r3, r3, #28
    2de6:	2201      	movs	r2, #1
    2de8:	4053      	eors	r3, r2
    2dea:	4013      	ands	r3, r2
    2dec:	4a13      	ldr	r2, [pc, #76]	; (2e3c <executeOrder+0xb0>)
    2dee:	7013      	strb	r3, [r2, #0]
			if (globalActualDirection)
    2df0:	7813      	ldrb	r3, [r2, #0]
    2df2:	2b00      	cmp	r3, #0
    2df4:	d002      	beq.n	2dfc <executeOrder+0x70>
			{
				globalMovingFreeAxis = 1;
    2df6:	2201      	movs	r2, #1
    2df8:	4b12      	ldr	r3, [pc, #72]	; (2e44 <executeOrder+0xb8>)
    2dfa:	701a      	strb	r2, [r3, #0]
			}
			globalEmergencyPressed = false;
    2dfc:	2200      	movs	r2, #0
    2dfe:	4b12      	ldr	r3, [pc, #72]	; (2e48 <executeOrder+0xbc>)
    2e00:	701a      	strb	r2, [r3, #0]
		}
		if(positionOfEachOrder[0].repos)
    2e02:	4b09      	ldr	r3, [pc, #36]	; (2e28 <executeOrder+0x9c>)
    2e04:	795b      	ldrb	r3, [r3, #5]
    2e06:	2b00      	cmp	r3, #0
    2e08:	d002      	beq.n	2e10 <executeOrder+0x84>
		{
			globalOrderWasDown = false;
    2e0a:	2200      	movs	r2, #0
    2e0c:	4b0f      	ldr	r3, [pc, #60]	; (2e4c <executeOrder+0xc0>)
    2e0e:	701a      	strb	r2, [r3, #0]
		}
		drv8711enable(true, globalActualDirection);
    2e10:	4b0a      	ldr	r3, [pc, #40]	; (2e3c <executeOrder+0xb0>)
    2e12:	7819      	ldrb	r1, [r3, #0]
    2e14:	b2c9      	uxtb	r1, r1
    2e16:	2001      	movs	r0, #1
    2e18:	4b0d      	ldr	r3, [pc, #52]	; (2e50 <executeOrder+0xc4>)
    2e1a:	4798      	blx	r3
		delay_ms(1);
    2e1c:	2001      	movs	r0, #1
    2e1e:	4b0d      	ldr	r3, [pc, #52]	; (2e54 <executeOrder+0xc8>)
    2e20:	4798      	blx	r3
	}
}
    2e22:	bd38      	pop	{r3, r4, r5, pc}
    2e24:	20000170 	.word	0x20000170
    2e28:	2000024c 	.word	0x2000024c
    2e2c:	20000150 	.word	0x20000150
    2e30:	00003751 	.word	0x00003751
    2e34:	20000168 	.word	0x20000168
    2e38:	2000000c 	.word	0x2000000c
    2e3c:	200000c8 	.word	0x200000c8
    2e40:	41004400 	.word	0x41004400
    2e44:	20000172 	.word	0x20000172
    2e48:	200000e3 	.word	0x200000e3
    2e4c:	2000014c 	.word	0x2000014c
    2e50:	00002bbd 	.word	0x00002bbd
    2e54:	00000141 	.word	0x00000141

00002e58 <reposIfInLimitSwitch>:
void reposIfInLimitSwitch(void){
    2e58:	b508      	push	{r3, lr}
	if (globalDrive == 1 && positionOfEachOrder[0].order == 1 && globalStepPositionAxis > targetFreifahren && globalMovingFreeAxis  == 1)
    2e5a:	4b0f      	ldr	r3, [pc, #60]	; (2e98 <reposIfInLimitSwitch+0x40>)
    2e5c:	781b      	ldrb	r3, [r3, #0]
    2e5e:	2b01      	cmp	r3, #1
    2e60:	d118      	bne.n	2e94 <reposIfInLimitSwitch+0x3c>
    2e62:	4b0e      	ldr	r3, [pc, #56]	; (2e9c <reposIfInLimitSwitch+0x44>)
    2e64:	689b      	ldr	r3, [r3, #8]
    2e66:	2b01      	cmp	r3, #1
    2e68:	d114      	bne.n	2e94 <reposIfInLimitSwitch+0x3c>
    2e6a:	4b0d      	ldr	r3, [pc, #52]	; (2ea0 <reposIfInLimitSwitch+0x48>)
    2e6c:	681a      	ldr	r2, [r3, #0]
    2e6e:	4b0d      	ldr	r3, [pc, #52]	; (2ea4 <reposIfInLimitSwitch+0x4c>)
    2e70:	429a      	cmp	r2, r3
    2e72:	dd0f      	ble.n	2e94 <reposIfInLimitSwitch+0x3c>
    2e74:	4b0c      	ldr	r3, [pc, #48]	; (2ea8 <reposIfInLimitSwitch+0x50>)
    2e76:	781b      	ldrb	r3, [r3, #0]
    2e78:	2b01      	cmp	r3, #1
    2e7a:	d10b      	bne.n	2e94 <reposIfInLimitSwitch+0x3c>
	{
		globalActualDirection = richtung;
    2e7c:	2300      	movs	r3, #0
    2e7e:	4a0b      	ldr	r2, [pc, #44]	; (2eac <reposIfInLimitSwitch+0x54>)
    2e80:	7013      	strb	r3, [r2, #0]
		globalLimitSwitchPressed = false;
    2e82:	4a0b      	ldr	r2, [pc, #44]	; (2eb0 <reposIfInLimitSwitch+0x58>)
    2e84:	7013      	strb	r3, [r2, #0]
		drv8711enable(true, richtung); //freifahren
    2e86:	2001      	movs	r0, #1
    2e88:	2100      	movs	r1, #0
    2e8a:	4b0a      	ldr	r3, [pc, #40]	; (2eb4 <reposIfInLimitSwitch+0x5c>)
    2e8c:	4798      	blx	r3
		globalMovingFreeAxis = 2;
    2e8e:	2202      	movs	r2, #2
    2e90:	4b05      	ldr	r3, [pc, #20]	; (2ea8 <reposIfInLimitSwitch+0x50>)
    2e92:	701a      	strb	r2, [r3, #0]
	}
}
    2e94:	bd08      	pop	{r3, pc}
    2e96:	46c0      	nop			; (mov r8, r8)
    2e98:	20000170 	.word	0x20000170
    2e9c:	2000024c 	.word	0x2000024c
    2ea0:	2000000c 	.word	0x2000000c
    2ea4:	00000ca1 	.word	0x00000ca1
    2ea8:	20000172 	.word	0x20000172
    2eac:	200000c8 	.word	0x200000c8
    2eb0:	20000018 	.word	0x20000018
    2eb4:	00002bbd 	.word	0x00002bbd

00002eb8 <finishTheOrder>:
* \brief finish the order
*
* finish the order prepares the sending of the respond telegram and stops the movement
*
*/
void finishTheOrder(void){
    2eb8:	b510      	push	{r4, lr}
	if ((globalDrive == 2)&!globalOrderWasDown){
    2eba:	4b17      	ldr	r3, [pc, #92]	; (2f18 <finishTheOrder+0x60>)
    2ebc:	781b      	ldrb	r3, [r3, #0]
    2ebe:	4a17      	ldr	r2, [pc, #92]	; (2f1c <finishTheOrder+0x64>)
    2ec0:	7812      	ldrb	r2, [r2, #0]
    2ec2:	3b02      	subs	r3, #2
    2ec4:	4259      	negs	r1, r3
    2ec6:	414b      	adcs	r3, r1
    2ec8:	b2d2      	uxtb	r2, r2
    2eca:	429a      	cmp	r2, r3
    2ecc:	d223      	bcs.n	2f16 <finishTheOrder+0x5e>
		if (positionOfEachOrder[0].order != 1) /* if there was the Init command */
    2ece:	4b14      	ldr	r3, [pc, #80]	; (2f20 <finishTheOrder+0x68>)
    2ed0:	689b      	ldr	r3, [r3, #8]
    2ed2:	2b01      	cmp	r3, #1
    2ed4:	d002      	beq.n	2edc <finishTheOrder+0x24>
		{
			globalMovingFreeAxis = 0;
    2ed6:	2200      	movs	r2, #0
    2ed8:	4b12      	ldr	r3, [pc, #72]	; (2f24 <finishTheOrder+0x6c>)
    2eda:	701a      	strb	r2, [r3, #0]
		}
		if(positionOfEachOrder[0].repos)
    2edc:	4b10      	ldr	r3, [pc, #64]	; (2f20 <finishTheOrder+0x68>)
    2ede:	795b      	ldrb	r3, [r3, #5]
    2ee0:	2b00      	cmp	r3, #0
    2ee2:	d002      	beq.n	2eea <finishTheOrder+0x32>
		{
			globalOrderWasDown = false;
    2ee4:	2200      	movs	r2, #0
    2ee6:	4b0d      	ldr	r3, [pc, #52]	; (2f1c <finishTheOrder+0x64>)
    2ee8:	701a      	strb	r2, [r3, #0]
		}
		strcpy(globalRespondTelegram, &positionOfEachOrder[0].respond);
    2eea:	4c0f      	ldr	r4, [pc, #60]	; (2f28 <finishTheOrder+0x70>)
    2eec:	480f      	ldr	r0, [pc, #60]	; (2f2c <finishTheOrder+0x74>)
    2eee:	1c21      	adds	r1, r4, #0
    2ef0:	4b0f      	ldr	r3, [pc, #60]	; (2f30 <finishTheOrder+0x78>)
    2ef2:	4798      	blx	r3
		/* ready for new orders */
		globalDrive = 0;
    2ef4:	2300      	movs	r3, #0
    2ef6:	4a08      	ldr	r2, [pc, #32]	; (2f18 <finishTheOrder+0x60>)
    2ef8:	7013      	strb	r3, [r2, #0]
		positionOfEachOrder[0].order = 0;
    2efa:	3c0d      	subs	r4, #13
    2efc:	60a3      	str	r3, [r4, #8]
		globalSendRespond = true;
    2efe:	2201      	movs	r2, #1
    2f00:	4b0c      	ldr	r3, [pc, #48]	; (2f34 <finishTheOrder+0x7c>)
    2f02:	701a      	strb	r2, [r3, #0]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2f04:	2280      	movs	r2, #128	; 0x80
    2f06:	0352      	lsls	r2, r2, #13
    2f08:	4b0b      	ldr	r3, [pc, #44]	; (2f38 <finishTheOrder+0x80>)
    2f0a:	615a      	str	r2, [r3, #20]
		port_pin_set_output_level(EXT2_PIN_5,false); //sleep on
		DRV8711disable();
    2f0c:	4b0b      	ldr	r3, [pc, #44]	; (2f3c <finishTheOrder+0x84>)
    2f0e:	4798      	blx	r3
		delay_ms(10);
    2f10:	200a      	movs	r0, #10
    2f12:	4b0b      	ldr	r3, [pc, #44]	; (2f40 <finishTheOrder+0x88>)
    2f14:	4798      	blx	r3
	}
}
    2f16:	bd10      	pop	{r4, pc}
    2f18:	20000170 	.word	0x20000170
    2f1c:	2000014c 	.word	0x2000014c
    2f20:	2000024c 	.word	0x2000024c
    2f24:	20000172 	.word	0x20000172
    2f28:	20000259 	.word	0x20000259
    2f2c:	200002b0 	.word	0x200002b0
    2f30:	000054ff 	.word	0x000054ff
    2f34:	200000e5 	.word	0x200000e5
    2f38:	41004400 	.word	0x41004400
    2f3c:	00002c79 	.word	0x00002c79
    2f40:	00000141 	.word	0x00000141

00002f44 <errorHandling>:
* \brief error handling
*
* reading the status from the DRV8711 and prepare the globalErrorForTelegram buffer with the error status in ASCII
*
*/
void errorHandling(void){
    2f44:	b510      	push	{r4, lr}

	writeToDRV(wr_drv8711Read, rd_drv8711Read, sizeof(wr_drv8711Read));
    2f46:	4c19      	ldr	r4, [pc, #100]	; (2fac <errorHandling+0x68>)
    2f48:	4819      	ldr	r0, [pc, #100]	; (2fb0 <errorHandling+0x6c>)
    2f4a:	1c21      	adds	r1, r4, #0
    2f4c:	2210      	movs	r2, #16
    2f4e:	4b19      	ldr	r3, [pc, #100]	; (2fb4 <errorHandling+0x70>)
    2f50:	4798      	blx	r3

	if (((rd_drv8711Read[3] == 255) | (rd_drv8711Read[15] != 0))){  /* if a failure happened, the PLC wants to know it*/
    2f52:	78e3      	ldrb	r3, [r4, #3]
    2f54:	b2db      	uxtb	r3, r3
    2f56:	7be2      	ldrb	r2, [r4, #15]
    2f58:	2a00      	cmp	r2, #0
    2f5a:	d101      	bne.n	2f60 <errorHandling+0x1c>
    2f5c:	2bff      	cmp	r3, #255	; 0xff
    2f5e:	d10b      	bne.n	2f78 <errorHandling+0x34>
		itoaEigen(rd_drv8711Read[15], globalErrorForTelegram); /* the drv8711 resets itself sometimes, then the torque register is 255, so we get it*/
    2f60:	4b12      	ldr	r3, [pc, #72]	; (2fac <errorHandling+0x68>)
    2f62:	7bd8      	ldrb	r0, [r3, #15]
    2f64:	b2c0      	uxtb	r0, r0
    2f66:	4c14      	ldr	r4, [pc, #80]	; (2fb8 <errorHandling+0x74>)
    2f68:	1c21      	adds	r1, r4, #0
    2f6a:	4b14      	ldr	r3, [pc, #80]	; (2fbc <errorHandling+0x78>)
    2f6c:	4798      	blx	r3
		addToWriteBuffer(globalErrorForTelegram, "E");
    2f6e:	1c20      	adds	r0, r4, #0
    2f70:	4913      	ldr	r1, [pc, #76]	; (2fc0 <errorHandling+0x7c>)
    2f72:	4b14      	ldr	r3, [pc, #80]	; (2fc4 <errorHandling+0x80>)
    2f74:	4798      	blx	r3
    2f76:	e003      	b.n	2f80 <errorHandling+0x3c>
	}
	else
	{
		addToWriteBuffer(globalErrorForTelegram, "0E");
    2f78:	480f      	ldr	r0, [pc, #60]	; (2fb8 <errorHandling+0x74>)
    2f7a:	4913      	ldr	r1, [pc, #76]	; (2fc8 <errorHandling+0x84>)
    2f7c:	4b11      	ldr	r3, [pc, #68]	; (2fc4 <errorHandling+0x80>)
    2f7e:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    2f80:	4b12      	ldr	r3, [pc, #72]	; (2fcc <errorHandling+0x88>)
    2f82:	6a1b      	ldr	r3, [r3, #32]
	}
	if(!port_pin_get_input_level(EXT1_PIN_IRQ))
    2f84:	06db      	lsls	r3, r3, #27
    2f86:	d40f      	bmi.n	2fa8 <errorHandling+0x64>
	{
		DRV8711disable();
    2f88:	4b11      	ldr	r3, [pc, #68]	; (2fd0 <errorHandling+0x8c>)
    2f8a:	4798      	blx	r3
		deleteBuffer(globalErrorForTelegram, sizeof(globalErrorForTelegram));
    2f8c:	4c0a      	ldr	r4, [pc, #40]	; (2fb8 <errorHandling+0x74>)
    2f8e:	1c20      	adds	r0, r4, #0
    2f90:	2114      	movs	r1, #20
    2f92:	4b10      	ldr	r3, [pc, #64]	; (2fd4 <errorHandling+0x90>)
    2f94:	4798      	blx	r3
		addToWriteBuffer(globalErrorForTelegram, "1E");
    2f96:	1c20      	adds	r0, r4, #0
    2f98:	490f      	ldr	r1, [pc, #60]	; (2fd8 <errorHandling+0x94>)
    2f9a:	4b0a      	ldr	r3, [pc, #40]	; (2fc4 <errorHandling+0x80>)
    2f9c:	4798      	blx	r3
		globalMovingFreeAxis = 0;
    2f9e:	2300      	movs	r3, #0
    2fa0:	4a0e      	ldr	r2, [pc, #56]	; (2fdc <errorHandling+0x98>)
    2fa2:	7013      	strb	r3, [r2, #0]
		globalOrderWasDown = false;
    2fa4:	4a0e      	ldr	r2, [pc, #56]	; (2fe0 <errorHandling+0x9c>)
    2fa6:	7013      	strb	r3, [r2, #0]
//	{
//		deleteBuffer(globalErrorForTelegram, sizeof(globalErrorForTelegram));
//		addToWriteBuffer(globalErrorForTelegram, "2E");
//	}
	
}
    2fa8:	bd10      	pop	{r4, pc}
    2faa:	46c0      	nop			; (mov r8, r8)
    2fac:	20000094 	.word	0x20000094
    2fb0:	2000001c 	.word	0x2000001c
    2fb4:	00002b1d 	.word	0x00002b1d
    2fb8:	200000b4 	.word	0x200000b4
    2fbc:	00002275 	.word	0x00002275
    2fc0:	000056e8 	.word	0x000056e8
    2fc4:	00002cad 	.word	0x00002cad
    2fc8:	000056ec 	.word	0x000056ec
    2fcc:	41004480 	.word	0x41004480
    2fd0:	00002c79 	.word	0x00002c79
    2fd4:	00002cd9 	.word	0x00002cd9
    2fd8:	000056f0 	.word	0x000056f0
    2fdc:	20000172 	.word	0x20000172
    2fe0:	2000014c 	.word	0x2000014c

00002fe4 <calculatePosZaxis>:
*
* reading the position from the motor and prepare the globalPositionAxisForTelegram buffer with the position in ASCII status
*
*/
void calculatePosZaxis(void)
{
    2fe4:	b510      	push	{r4, lr}
	int posZ = (double) globalStepPositionAxis / (double) oneSpin * (double) trapezSteigung;
    2fe6:	4b09      	ldr	r3, [pc, #36]	; (300c <calculatePosZaxis+0x28>)
    2fe8:	6818      	ldr	r0, [r3, #0]
    2fea:	4b09      	ldr	r3, [pc, #36]	; (3010 <calculatePosZaxis+0x2c>)
    2fec:	4798      	blx	r3
    2fee:	2200      	movs	r2, #0
    2ff0:	4b08      	ldr	r3, [pc, #32]	; (3014 <calculatePosZaxis+0x30>)
    2ff2:	4c09      	ldr	r4, [pc, #36]	; (3018 <calculatePosZaxis+0x34>)
    2ff4:	47a0      	blx	r4
    2ff6:	2200      	movs	r2, #0
    2ff8:	4b08      	ldr	r3, [pc, #32]	; (301c <calculatePosZaxis+0x38>)
    2ffa:	4c09      	ldr	r4, [pc, #36]	; (3020 <calculatePosZaxis+0x3c>)
    2ffc:	47a0      	blx	r4
    2ffe:	4b09      	ldr	r3, [pc, #36]	; (3024 <calculatePosZaxis+0x40>)
    3000:	4798      	blx	r3
	itoaEigen(posZ , globalPositionAxisForTelegram);
    3002:	4909      	ldr	r1, [pc, #36]	; (3028 <calculatePosZaxis+0x44>)
    3004:	4b09      	ldr	r3, [pc, #36]	; (302c <calculatePosZaxis+0x48>)
    3006:	4798      	blx	r3
}
    3008:	bd10      	pop	{r4, pc}
    300a:	46c0      	nop			; (mov r8, r8)
    300c:	2000000c 	.word	0x2000000c
    3010:	00005361 	.word	0x00005361
    3014:	40790000 	.word	0x40790000
    3018:	00003e51 	.word	0x00003e51
    301c:	3ff80000 	.word	0x3ff80000
    3020:	000046cd 	.word	0x000046cd
    3024:	000052f5 	.word	0x000052f5
    3028:	200000cc 	.word	0x200000cc
    302c:	00002275 	.word	0x00002275

00003030 <startRepositioningWhenDown>:
*the disk will scratch on the repository and at the next cycle the
* possibility is high, that there is a crash
*
*/
void startRepositioningWhenDown(void)
{
    3030:	b538      	push	{r3, r4, r5, lr}
	if ((globalDrive == 2)& globalOrderWasDown) //lets start repositioning
    3032:	4b0f      	ldr	r3, [pc, #60]	; (3070 <startRepositioningWhenDown+0x40>)
    3034:	781a      	ldrb	r2, [r3, #0]
    3036:	4b0f      	ldr	r3, [pc, #60]	; (3074 <startRepositioningWhenDown+0x44>)
    3038:	781b      	ldrb	r3, [r3, #0]
    303a:	b2db      	uxtb	r3, r3
    303c:	2a02      	cmp	r2, #2
    303e:	d116      	bne.n	306e <startRepositioningWhenDown+0x3e>
    3040:	2b00      	cmp	r3, #0
    3042:	d014      	beq.n	306e <startRepositioningWhenDown+0x3e>
	{
		positionOfEachOrder[0].order = 5;
    3044:	4c0c      	ldr	r4, [pc, #48]	; (3078 <startRepositioningWhenDown+0x48>)
    3046:	2305      	movs	r3, #5
    3048:	60a3      	str	r3, [r4, #8]
		positionOfEachOrder[0].targetPosition = positionOfEachOrder[5].targetPosition=targetRepositioningAfterDown; /* for repos*/
    304a:	4a0c      	ldr	r2, [pc, #48]	; (307c <startRepositioningWhenDown+0x4c>)
    304c:	6522      	str	r2, [r4, #80]	; 0x50
    304e:	6022      	str	r2, [r4, #0]
		positionOfEachOrder[0].order = positionOfEachOrder[5].order = 5;
    3050:	65a3      	str	r3, [r4, #88]	; 0x58
		strcpy(&positionOfEachOrder[0].receive, &positionOfEachOrder[5].receive);
    3052:	1c20      	adds	r0, r4, #0
    3054:	300c      	adds	r0, #12
    3056:	1c21      	adds	r1, r4, #0
    3058:	315c      	adds	r1, #92	; 0x5c
    305a:	4d09      	ldr	r5, [pc, #36]	; (3080 <startRepositioningWhenDown+0x50>)
    305c:	47a8      	blx	r5
		strcpy(&positionOfEachOrder[0].respond, &positionOfEachOrder[5].respond);
    305e:	1c20      	adds	r0, r4, #0
    3060:	300d      	adds	r0, #13
    3062:	1c21      	adds	r1, r4, #0
    3064:	315d      	adds	r1, #93	; 0x5d
    3066:	47a8      	blx	r5
		globalDrive = 0;
    3068:	2200      	movs	r2, #0
    306a:	4b01      	ldr	r3, [pc, #4]	; (3070 <startRepositioningWhenDown+0x40>)
    306c:	701a      	strb	r2, [r3, #0]
	}
}
    306e:	bd38      	pop	{r3, r4, r5, pc}
    3070:	20000170 	.word	0x20000170
    3074:	2000014c 	.word	0x2000014c
    3078:	2000024c 	.word	0x2000024c
    307c:	00004801 	.word	0x00004801
    3080:	000054ff 	.word	0x000054ff

00003084 <sendRestartTelegram>:
* \brief send restart telegram
*
* prepare the globalRespondTelegram buffer with the restart message in ASCII
*
*/
void sendRestartTelegram(void){
    3084:	b508      	push	{r3, lr}
	
	if (globalSendRestartTelegram & !globalSendRespond)
    3086:	4b09      	ldr	r3, [pc, #36]	; (30ac <sendRestartTelegram+0x28>)
    3088:	781a      	ldrb	r2, [r3, #0]
    308a:	4b09      	ldr	r3, [pc, #36]	; (30b0 <sendRestartTelegram+0x2c>)
    308c:	781b      	ldrb	r3, [r3, #0]
    308e:	429a      	cmp	r2, r3
    3090:	d90a      	bls.n	30a8 <sendRestartTelegram+0x24>
	{
		memmove(globalRespondTelegram,  respondStartetUp, sizeof(respondStartetUp));
    3092:	4808      	ldr	r0, [pc, #32]	; (30b4 <sendRestartTelegram+0x30>)
    3094:	4908      	ldr	r1, [pc, #32]	; (30b8 <sendRestartTelegram+0x34>)
    3096:	220b      	movs	r2, #11
    3098:	4b08      	ldr	r3, [pc, #32]	; (30bc <sendRestartTelegram+0x38>)
    309a:	4798      	blx	r3
		globalSendRestartTelegram = false;
    309c:	2200      	movs	r2, #0
    309e:	4b03      	ldr	r3, [pc, #12]	; (30ac <sendRestartTelegram+0x28>)
    30a0:	701a      	strb	r2, [r3, #0]
		globalSendRespond = true;
    30a2:	3201      	adds	r2, #1
    30a4:	4b02      	ldr	r3, [pc, #8]	; (30b0 <sendRestartTelegram+0x2c>)
    30a6:	701a      	strb	r2, [r3, #0]
	}
}
    30a8:	bd08      	pop	{r3, pc}
    30aa:	46c0      	nop			; (mov r8, r8)
    30ac:	20000012 	.word	0x20000012
    30b0:	200000e5 	.word	0x200000e5
    30b4:	200002b0 	.word	0x200002b0
    30b8:	000056f4 	.word	0x000056f4
    30bc:	000054c5 	.word	0x000054c5

000030c0 <deleteRespondBuffer>:
*
* deletes the respond buffer afterwards a respond is send
*
*/
void deleteRespondBuffer(void)
{
    30c0:	b510      	push	{r4, lr}
	if (!globalSendRespond)
    30c2:	4b07      	ldr	r3, [pc, #28]	; (30e0 <deleteRespondBuffer+0x20>)
    30c4:	781b      	ldrb	r3, [r3, #0]
    30c6:	2b00      	cmp	r3, #0
    30c8:	d108      	bne.n	30dc <deleteRespondBuffer+0x1c>
	{
		deleteBuffer(globalRespondTelegram, sizeof(globalRespondTelegram));
    30ca:	4c06      	ldr	r4, [pc, #24]	; (30e4 <deleteRespondBuffer+0x24>)
    30cc:	1c20      	adds	r0, r4, #0
    30ce:	2114      	movs	r1, #20
    30d0:	4b05      	ldr	r3, [pc, #20]	; (30e8 <deleteRespondBuffer+0x28>)
    30d2:	4798      	blx	r3
		addToWriteBuffer(globalRespondTelegram, "00");
    30d4:	1c20      	adds	r0, r4, #0
    30d6:	4905      	ldr	r1, [pc, #20]	; (30ec <deleteRespondBuffer+0x2c>)
    30d8:	4b05      	ldr	r3, [pc, #20]	; (30f0 <deleteRespondBuffer+0x30>)
    30da:	4798      	blx	r3
	}
}
    30dc:	bd10      	pop	{r4, pc}
    30de:	46c0      	nop			; (mov r8, r8)
    30e0:	200000e5 	.word	0x200000e5
    30e4:	200002b0 	.word	0x200002b0
    30e8:	00002cd9 	.word	0x00002cd9
    30ec:	00005700 	.word	0x00005700
    30f0:	00002cad 	.word	0x00002cad

000030f4 <sendBusy>:
*
* prepare the globalRespondTelegram buffer with the busy message in ASCII
*
*/
void sendBusy(void)
{
    30f4:	b508      	push	{r3, lr}
	
	if (globalBusy & !globalSendRespond) {// bussy
    30f6:	4b09      	ldr	r3, [pc, #36]	; (311c <sendBusy+0x28>)
    30f8:	781b      	ldrb	r3, [r3, #0]
    30fa:	b2db      	uxtb	r3, r3
    30fc:	4a08      	ldr	r2, [pc, #32]	; (3120 <sendBusy+0x2c>)
    30fe:	7812      	ldrb	r2, [r2, #0]
    3100:	429a      	cmp	r2, r3
    3102:	d20a      	bcs.n	311a <sendBusy+0x26>
		memmove(globalRespondTelegram,  respondBussy, sizeof(respondBussy));
    3104:	4807      	ldr	r0, [pc, #28]	; (3124 <sendBusy+0x30>)
    3106:	4908      	ldr	r1, [pc, #32]	; (3128 <sendBusy+0x34>)
    3108:	2206      	movs	r2, #6
    310a:	4b08      	ldr	r3, [pc, #32]	; (312c <sendBusy+0x38>)
    310c:	4798      	blx	r3
		globalSendRespond = true;
    310e:	2201      	movs	r2, #1
    3110:	4b03      	ldr	r3, [pc, #12]	; (3120 <sendBusy+0x2c>)
    3112:	701a      	strb	r2, [r3, #0]
		globalBusy = false;
    3114:	2200      	movs	r2, #0
    3116:	4b01      	ldr	r3, [pc, #4]	; (311c <sendBusy+0x28>)
    3118:	701a      	strb	r2, [r3, #0]
	}
}
    311a:	bd08      	pop	{r3, pc}
    311c:	200000a4 	.word	0x200000a4
    3120:	200000e5 	.word	0x200000e5
    3124:	200002b0 	.word	0x200002b0
    3128:	00005704 	.word	0x00005704
    312c:	000054c5 	.word	0x000054c5

00003130 <sendInvalidTelegram>:
*
* prepare the globalRespondTelegram buffer with the invalid message in ASCII
*
*/
void sendInvalidTelegram(void)
{
    3130:	b508      	push	{r3, lr}
	if (globalInvalidTelegram & !globalSendRespond)
    3132:	4b09      	ldr	r3, [pc, #36]	; (3158 <sendInvalidTelegram+0x28>)
    3134:	781b      	ldrb	r3, [r3, #0]
    3136:	b2db      	uxtb	r3, r3
    3138:	4a08      	ldr	r2, [pc, #32]	; (315c <sendInvalidTelegram+0x2c>)
    313a:	7812      	ldrb	r2, [r2, #0]
    313c:	429a      	cmp	r2, r3
    313e:	d20a      	bcs.n	3156 <sendInvalidTelegram+0x26>
	{
		memmove(globalRespondTelegram,  respondUnkown, sizeof(respondUnkown));
    3140:	4807      	ldr	r0, [pc, #28]	; (3160 <sendInvalidTelegram+0x30>)
    3142:	4908      	ldr	r1, [pc, #32]	; (3164 <sendInvalidTelegram+0x34>)
    3144:	2207      	movs	r2, #7
    3146:	4b08      	ldr	r3, [pc, #32]	; (3168 <sendInvalidTelegram+0x38>)
    3148:	4798      	blx	r3
		globalSendRespond = true;
    314a:	2201      	movs	r2, #1
    314c:	4b03      	ldr	r3, [pc, #12]	; (315c <sendInvalidTelegram+0x2c>)
    314e:	701a      	strb	r2, [r3, #0]
		globalInvalidTelegram = false;
    3150:	2200      	movs	r2, #0
    3152:	4b01      	ldr	r3, [pc, #4]	; (3158 <sendInvalidTelegram+0x28>)
    3154:	701a      	strb	r2, [r3, #0]
	}
}
    3156:	bd08      	pop	{r3, pc}
    3158:	200000e2 	.word	0x200000e2
    315c:	200000e5 	.word	0x200000e5
    3160:	200002b0 	.word	0x200002b0
    3164:	0000570c 	.word	0x0000570c
    3168:	000054c5 	.word	0x000054c5

0000316c <sendOK>:
*
* prepare the globalRespondTelegram buffer with the OK message in ASCII
*
*/
void sendOK(void)
{
    316c:	b508      	push	{r3, lr}
	if ((globalSendOK == 1) & !globalSendRespond){
    316e:	4b0b      	ldr	r3, [pc, #44]	; (319c <sendOK+0x30>)
    3170:	781b      	ldrb	r3, [r3, #0]
    3172:	3b01      	subs	r3, #1
    3174:	425a      	negs	r2, r3
    3176:	4153      	adcs	r3, r2
    3178:	b2db      	uxtb	r3, r3
    317a:	4a09      	ldr	r2, [pc, #36]	; (31a0 <sendOK+0x34>)
    317c:	7812      	ldrb	r2, [r2, #0]
    317e:	4293      	cmp	r3, r2
    3180:	d90a      	bls.n	3198 <sendOK+0x2c>
		memmove(globalRespondTelegram,  respondOK, sizeof(respondOK));
    3182:	4808      	ldr	r0, [pc, #32]	; (31a4 <sendOK+0x38>)
    3184:	4908      	ldr	r1, [pc, #32]	; (31a8 <sendOK+0x3c>)
    3186:	2203      	movs	r2, #3
    3188:	4b08      	ldr	r3, [pc, #32]	; (31ac <sendOK+0x40>)
    318a:	4798      	blx	r3
		globalSendRespond = true;
    318c:	2201      	movs	r2, #1
    318e:	4b04      	ldr	r3, [pc, #16]	; (31a0 <sendOK+0x34>)
    3190:	701a      	strb	r2, [r3, #0]
		globalSendOK = 0;
    3192:	2200      	movs	r2, #0
    3194:	4b01      	ldr	r3, [pc, #4]	; (319c <sendOK+0x30>)
    3196:	701a      	strb	r2, [r3, #0]
	}
}
    3198:	bd08      	pop	{r3, pc}
    319a:	46c0      	nop			; (mov r8, r8)
    319c:	200000e4 	.word	0x200000e4
    31a0:	200000e5 	.word	0x200000e5
    31a4:	200002b0 	.word	0x200002b0
    31a8:	00005714 	.word	0x00005714
    31ac:	000054c5 	.word	0x000054c5

000031b0 <telegramPreparation>:
*
* prepare the globalRespondTelegram buffer with the necessary message in ASCII
*
*/
void telegramPreparation(void)
{
    31b0:	b508      	push	{r3, lr}
	deleteRespondBuffer();
    31b2:	4b05      	ldr	r3, [pc, #20]	; (31c8 <telegramPreparation+0x18>)
    31b4:	4798      	blx	r3
	sendBusy();
    31b6:	4b05      	ldr	r3, [pc, #20]	; (31cc <telegramPreparation+0x1c>)
    31b8:	4798      	blx	r3
	sendInvalidTelegram();
    31ba:	4b05      	ldr	r3, [pc, #20]	; (31d0 <telegramPreparation+0x20>)
    31bc:	4798      	blx	r3
	sendOK();
    31be:	4b05      	ldr	r3, [pc, #20]	; (31d4 <telegramPreparation+0x24>)
    31c0:	4798      	blx	r3
	sendRestartTelegram();
    31c2:	4b05      	ldr	r3, [pc, #20]	; (31d8 <telegramPreparation+0x28>)
    31c4:	4798      	blx	r3
}
    31c6:	bd08      	pop	{r3, pc}
    31c8:	000030c1 	.word	0x000030c1
    31cc:	000030f5 	.word	0x000030f5
    31d0:	00003131 	.word	0x00003131
    31d4:	0000316d 	.word	0x0000316d
    31d8:	00003085 	.word	0x00003085

000031dc <sendTheTelegram>:
* if the ADC is finished with the conversion, a new telegram is sent
* with the before prepared position, error and status massage
*
*/
void sendTheTelegram(void)
{
    31dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    31de:	b087      	sub	sp, #28
	if (adc_read_done & !globalSendStatus){
    31e0:	4b3d      	ldr	r3, [pc, #244]	; (32d8 <sendTheTelegram+0xfc>)
    31e2:	781b      	ldrb	r3, [r3, #0]
    31e4:	4a3d      	ldr	r2, [pc, #244]	; (32dc <sendTheTelegram+0x100>)
    31e6:	7812      	ldrb	r2, [r2, #0]
    31e8:	b2db      	uxtb	r3, r3
    31ea:	4293      	cmp	r3, r2
    31ec:	d969      	bls.n	32c2 <sendTheTelegram+0xe6>
		uint16_t returnValue = 0;
		
		static char writeBufferToPLC [100] = {0};
		char actualForceValue [18] = {0};
    31ee:	ac01      	add	r4, sp, #4
    31f0:	2300      	movs	r3, #0
    31f2:	9301      	str	r3, [sp, #4]
    31f4:	9302      	str	r3, [sp, #8]
    31f6:	9303      	str	r3, [sp, #12]
    31f8:	9304      	str	r3, [sp, #16]
    31fa:	8223      	strh	r3, [r4, #16]
		
		errorHandling(); /*status and error code*/
    31fc:	4b38      	ldr	r3, [pc, #224]	; (32e0 <sendTheTelegram+0x104>)
    31fe:	4798      	blx	r3
		
		telegramPreparation(); /* prepare the different telegrams */
    3200:	4b38      	ldr	r3, [pc, #224]	; (32e4 <sendTheTelegram+0x108>)
    3202:	4798      	blx	r3
		
		calculatePosZaxis(); /* calculate the z axis postion in mm*/
    3204:	4b38      	ldr	r3, [pc, #224]	; (32e8 <sendTheTelegram+0x10c>)
    3206:	4798      	blx	r3
		
		deleteBuffer(actualForceValue, sizeof(actualForceValue));
    3208:	1c20      	adds	r0, r4, #0
    320a:	2112      	movs	r1, #18
    320c:	4b37      	ldr	r3, [pc, #220]	; (32ec <sendTheTelegram+0x110>)
    320e:	4798      	blx	r3
		
		globalResult =  calculateMedian(adc_result_buffer, sizeof(adc_result_buffer));
    3210:	4837      	ldr	r0, [pc, #220]	; (32f0 <sendTheTelegram+0x114>)
    3212:	2180      	movs	r1, #128	; 0x80
    3214:	0049      	lsls	r1, r1, #1
    3216:	4b37      	ldr	r3, [pc, #220]	; (32f4 <sendTheTelegram+0x118>)
    3218:	4798      	blx	r3
    321a:	4b37      	ldr	r3, [pc, #220]	; (32f8 <sendTheTelegram+0x11c>)
    321c:	6018      	str	r0, [r3, #0]
    321e:	6059      	str	r1, [r3, #4]
		
		if (globalDrive == 1)
    3220:	4b36      	ldr	r3, [pc, #216]	; (32fc <sendTheTelegram+0x120>)
    3222:	781b      	ldrb	r3, [r3, #0]
    3224:	2b01      	cmp	r3, #1
    3226:	d106      	bne.n	3236 <sendTheTelegram+0x5a>
		{
			globalResult = globalResult + offsetIfDRVon;
    3228:	2200      	movs	r2, #0
    322a:	2300      	movs	r3, #0
    322c:	4c34      	ldr	r4, [pc, #208]	; (3300 <sendTheTelegram+0x124>)
    322e:	47a0      	blx	r4
    3230:	4b31      	ldr	r3, [pc, #196]	; (32f8 <sendTheTelegram+0x11c>)
    3232:	6018      	str	r0, [r3, #0]
    3234:	6059      	str	r1, [r3, #4]
		}
		globalResult = globalResult * scalingFactorForce;
    3236:	4c30      	ldr	r4, [pc, #192]	; (32f8 <sendTheTelegram+0x11c>)
    3238:	6820      	ldr	r0, [r4, #0]
    323a:	6861      	ldr	r1, [r4, #4]
    323c:	4a31      	ldr	r2, [pc, #196]	; (3304 <sendTheTelegram+0x128>)
    323e:	4b32      	ldr	r3, [pc, #200]	; (3308 <sendTheTelegram+0x12c>)
    3240:	4d32      	ldr	r5, [pc, #200]	; (330c <sendTheTelegram+0x130>)
    3242:	47a8      	blx	r5
    3244:	6020      	str	r0, [r4, #0]
    3246:	6061      	str	r1, [r4, #4]

		itoaEigen((int)globalResult, actualForceValue);
    3248:	4b31      	ldr	r3, [pc, #196]	; (3310 <sendTheTelegram+0x134>)
    324a:	4798      	blx	r3
    324c:	ae01      	add	r6, sp, #4
    324e:	1c31      	adds	r1, r6, #0
    3250:	4b30      	ldr	r3, [pc, #192]	; (3314 <sendTheTelegram+0x138>)
    3252:	4798      	blx	r3
		
		/*do the positiong rigth in the Buffer*/
		memmove( actualForceValue + 1,  actualForceValue, sizeof(actualForceValue) - 1);
    3254:	466b      	mov	r3, sp
    3256:	1d58      	adds	r0, r3, #5
    3258:	1c31      	adds	r1, r6, #0
    325a:	2211      	movs	r2, #17
    325c:	4b2e      	ldr	r3, [pc, #184]	; (3318 <sendTheTelegram+0x13c>)
    325e:	4798      	blx	r3
		actualForceValue[0] = 35; //35 for #
    3260:	2323      	movs	r3, #35	; 0x23
    3262:	7033      	strb	r3, [r6, #0]
		/*delete buffer*/
		deleteBuffer(writeBufferToPLC, sizeof(writeBufferToPLC));
    3264:	4c2d      	ldr	r4, [pc, #180]	; (331c <sendTheTelegram+0x140>)
    3266:	1c20      	adds	r0, r4, #0
    3268:	2164      	movs	r1, #100	; 0x64
    326a:	4b20      	ldr	r3, [pc, #128]	; (32ec <sendTheTelegram+0x110>)
    326c:	4798      	blx	r3
		/*write the respond in the buffer*/
		addToWriteBuffer(writeBufferToPLC, globalRespondTelegram);
    326e:	1c20      	adds	r0, r4, #0
    3270:	492b      	ldr	r1, [pc, #172]	; (3320 <sendTheTelegram+0x144>)
    3272:	4d2c      	ldr	r5, [pc, #176]	; (3324 <sendTheTelegram+0x148>)
    3274:	47a8      	blx	r5
		/*add delimiter in the buffer*/
		addToWriteBuffer(writeBufferToPLC, "/");
    3276:	4f2c      	ldr	r7, [pc, #176]	; (3328 <sendTheTelegram+0x14c>)
    3278:	1c20      	adds	r0, r4, #0
    327a:	1c39      	adds	r1, r7, #0
    327c:	47a8      	blx	r5
		/*write the force value in the buffer*/
		addToWriteBuffer(writeBufferToPLC, actualForceValue);
    327e:	1c20      	adds	r0, r4, #0
    3280:	1c31      	adds	r1, r6, #0
    3282:	47a8      	blx	r5
		/*add delimiter in the buffer*/
		addToWriteBuffer(writeBufferToPLC, "/"); //add delimiter
    3284:	1c20      	adds	r0, r4, #0
    3286:	1c39      	adds	r1, r7, #0
    3288:	47a8      	blx	r5
		/*add the positon from the z axis in the buffer*/
		addToWriteBuffer(writeBufferToPLC,  globalPositionAxisForTelegram );
    328a:	1c20      	adds	r0, r4, #0
    328c:	4927      	ldr	r1, [pc, #156]	; (332c <sendTheTelegram+0x150>)
    328e:	47a8      	blx	r5
		/*add delimiter in the buffer*/
		addToWriteBuffer(writeBufferToPLC, "/");
    3290:	1c20      	adds	r0, r4, #0
    3292:	1c39      	adds	r1, r7, #0
    3294:	47a8      	blx	r5
		/*add the error from the drv8711 in the buffer*/
		addToWriteBuffer(writeBufferToPLC, globalErrorForTelegram);
    3296:	1c20      	adds	r0, r4, #0
    3298:	4925      	ldr	r1, [pc, #148]	; (3330 <sendTheTelegram+0x154>)
    329a:	47a8      	blx	r5
		/* line break and so shit...*/
		addToWriteBuffer(writeBufferToPLC, "\r\n");
    329c:	1c20      	adds	r0, r4, #0
    329e:	4925      	ldr	r1, [pc, #148]	; (3334 <sendTheTelegram+0x158>)
    32a0:	47a8      	blx	r5
		returnValue = strcspn(writeBufferToPLC, "\0");
    32a2:	1c20      	adds	r0, r4, #0
    32a4:	4b24      	ldr	r3, [pc, #144]	; (3338 <sendTheTelegram+0x15c>)
    32a6:	4798      	blx	r3
		globalSendStatus = true;
    32a8:	2201      	movs	r2, #1
    32aa:	4b0c      	ldr	r3, [pc, #48]	; (32dc <sendTheTelegram+0x100>)
    32ac:	701a      	strb	r2, [r3, #0]
		usart_write_buffer_job(&usart_instance, (uint8_t *) writeBufferToPLC, returnValue);
    32ae:	b282      	uxth	r2, r0
    32b0:	4822      	ldr	r0, [pc, #136]	; (333c <sendTheTelegram+0x160>)
    32b2:	1c21      	adds	r1, r4, #0
    32b4:	4b22      	ldr	r3, [pc, #136]	; (3340 <sendTheTelegram+0x164>)
    32b6:	4798      	blx	r3
		adc_read_done = false;
    32b8:	2300      	movs	r3, #0
    32ba:	4a07      	ldr	r2, [pc, #28]	; (32d8 <sendTheTelegram+0xfc>)
    32bc:	7013      	strb	r3, [r2, #0]
		globalSendRespond = false;
    32be:	4a21      	ldr	r2, [pc, #132]	; (3344 <sendTheTelegram+0x168>)
    32c0:	7013      	strb	r3, [r2, #0]
	}
	if (!adc_read_done)
    32c2:	4b05      	ldr	r3, [pc, #20]	; (32d8 <sendTheTelegram+0xfc>)
    32c4:	781b      	ldrb	r3, [r3, #0]
    32c6:	2b00      	cmp	r3, #0
    32c8:	d104      	bne.n	32d4 <sendTheTelegram+0xf8>
	{
		adc_read_buffer_job(&adc_instance, (uint16_t *) adc_result_buffer, ADC_SAMPLES);
    32ca:	481f      	ldr	r0, [pc, #124]	; (3348 <sendTheTelegram+0x16c>)
    32cc:	4908      	ldr	r1, [pc, #32]	; (32f0 <sendTheTelegram+0x114>)
    32ce:	2280      	movs	r2, #128	; 0x80
    32d0:	4b1e      	ldr	r3, [pc, #120]	; (334c <sendTheTelegram+0x170>)
    32d2:	4798      	blx	r3
	}
}
    32d4:	b007      	add	sp, #28
    32d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    32d8:	200000a6 	.word	0x200000a6
    32dc:	200000b0 	.word	0x200000b0
    32e0:	00002f45 	.word	0x00002f45
    32e4:	000031b1 	.word	0x000031b1
    32e8:	00002fe5 	.word	0x00002fe5
    32ec:	00002cd9 	.word	0x00002cd9
    32f0:	200002c4 	.word	0x200002c4
    32f4:	00002cf5 	.word	0x00002cf5
    32f8:	20000168 	.word	0x20000168
    32fc:	20000170 	.word	0x20000170
    3300:	00003801 	.word	0x00003801
    3304:	33333333 	.word	0x33333333
    3308:	40013333 	.word	0x40013333
    330c:	000046cd 	.word	0x000046cd
    3310:	000052f5 	.word	0x000052f5
    3314:	00002275 	.word	0x00002275
    3318:	000054d7 	.word	0x000054d7
    331c:	200000e8 	.word	0x200000e8
    3320:	200002b0 	.word	0x200002b0
    3324:	00002cad 	.word	0x00002cad
    3328:	00005718 	.word	0x00005718
    332c:	200000cc 	.word	0x200000cc
    3330:	200000b4 	.word	0x200000b4
    3334:	0000571c 	.word	0x0000571c
    3338:	0000550f 	.word	0x0000550f
    333c:	200001f8 	.word	0x200001f8
    3340:	0000169d 	.word	0x0000169d
    3344:	200000e5 	.word	0x200000e5
    3348:	20000418 	.word	0x20000418
    334c:	000007a9 	.word	0x000007a9

00003350 <initGrabtastic>:
	sendInvalidTelegram();
	sendOK();
	sendRestartTelegram();
}
void initGrabtastic(void)
{
    3350:	b508      	push	{r3, lr}
	insertValuesIntoStruct();
    3352:	4b12      	ldr	r3, [pc, #72]	; (339c <initGrabtastic+0x4c>)
    3354:	4798      	blx	r3
	system_init();
    3356:	4b12      	ldr	r3, [pc, #72]	; (33a0 <initGrabtastic+0x50>)
    3358:	4798      	blx	r3
	delay_init();
    335a:	4b12      	ldr	r3, [pc, #72]	; (33a4 <initGrabtastic+0x54>)
    335c:	4798      	blx	r3
	
	configure_extint_channel();
    335e:	4b12      	ldr	r3, [pc, #72]	; (33a8 <initGrabtastic+0x58>)
    3360:	4798      	blx	r3
	configure_extint_channel_emergency();
    3362:	4b12      	ldr	r3, [pc, #72]	; (33ac <initGrabtastic+0x5c>)
    3364:	4798      	blx	r3
	configure_extint_callbacks();
    3366:	4b12      	ldr	r3, [pc, #72]	; (33b0 <initGrabtastic+0x60>)
    3368:	4798      	blx	r3
	
	configure_adc();
    336a:	4b12      	ldr	r3, [pc, #72]	; (33b4 <initGrabtastic+0x64>)
    336c:	4798      	blx	r3
	configure_adc_callbacks();
    336e:	4b12      	ldr	r3, [pc, #72]	; (33b8 <initGrabtastic+0x68>)
    3370:	4798      	blx	r3
	
	configure_usart();
    3372:	4b12      	ldr	r3, [pc, #72]	; (33bc <initGrabtastic+0x6c>)
    3374:	4798      	blx	r3
	configure_usart_callbacks();
    3376:	4b12      	ldr	r3, [pc, #72]	; (33c0 <initGrabtastic+0x70>)
    3378:	4798      	blx	r3
	
	configure_tc();
    337a:	4b12      	ldr	r3, [pc, #72]	; (33c4 <initGrabtastic+0x74>)
    337c:	4798      	blx	r3
	configure_tc_callbacks();
    337e:	4b12      	ldr	r3, [pc, #72]	; (33c8 <initGrabtastic+0x78>)
    3380:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    3382:	2201      	movs	r2, #1
    3384:	4b11      	ldr	r3, [pc, #68]	; (33cc <initGrabtastic+0x7c>)
    3386:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    3388:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    338c:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	configure_spi_master();
    338e:	4b10      	ldr	r3, [pc, #64]	; (33d0 <initGrabtastic+0x80>)
    3390:	4798      	blx	r3
	configure_spi_master_callbacks();
    3392:	4b10      	ldr	r3, [pc, #64]	; (33d4 <initGrabtastic+0x84>)
    3394:	4798      	blx	r3
	configure_port_pins();
    3396:	4b10      	ldr	r3, [pc, #64]	; (33d8 <initGrabtastic+0x88>)
    3398:	4798      	blx	r3
}
    339a:	bd08      	pop	{r3, pc}
    339c:	00002585 	.word	0x00002585
    33a0:	00001d55 	.word	0x00001d55
    33a4:	00000105 	.word	0x00000105
    33a8:	00002a81 	.word	0x00002a81
    33ac:	00002ab5 	.word	0x00002ab5
    33b0:	00002ae9 	.word	0x00002ae9
    33b4:	000029ad 	.word	0x000029ad
    33b8:	00002a2d 	.word	0x00002a2d
    33bc:	000027d5 	.word	0x000027d5
    33c0:	00002879 	.word	0x00002879
    33c4:	0000272d 	.word	0x0000272d
    33c8:	00002785 	.word	0x00002785
    33cc:	20000008 	.word	0x20000008
    33d0:	000028d5 	.word	0x000028d5
    33d4:	000028ad 	.word	0x000028ad
    33d8:	00002a51 	.word	0x00002a51

000033dc <main>:
 * this program is driving an DRV8711
 * It gets the order from a Beckhoff PLC over RS232
 *
 */
int main(void)
{
    33dc:	b570      	push	{r4, r5, r6, lr}
	//
	//system_interrupt_enable_global();
	//configure_spi_master();
	//configure_spi_master_callbacks();
	//configure_port_pins();
	 initGrabtastic();
    33de:	4b0a      	ldr	r3, [pc, #40]	; (3408 <main+0x2c>)
    33e0:	4798      	blx	r3

	while (true) {
		
		usart_read_buffer_job(&usart_instance, (uint8_t *) rx_buffer, sizeof(rx_buffer)); /* lets read the RS232 */
    33e2:	4d0a      	ldr	r5, [pc, #40]	; (340c <main+0x30>)
    33e4:	4c0a      	ldr	r4, [pc, #40]	; (3410 <main+0x34>)
    33e6:	4e0b      	ldr	r6, [pc, #44]	; (3414 <main+0x38>)
    33e8:	1c28      	adds	r0, r5, #0
    33ea:	1c21      	adds	r1, r4, #0
    33ec:	2201      	movs	r2, #1
    33ee:	47b0      	blx	r6

		executeOrder(); /* execute the order we get from PLC*/
    33f0:	4b09      	ldr	r3, [pc, #36]	; (3418 <main+0x3c>)
    33f2:	4798      	blx	r3
		
		reposIfInLimitSwitch(); /* if we should init and the limit switch is pressed, repos and drive every time from the same direction to reference*/
    33f4:	4b09      	ldr	r3, [pc, #36]	; (341c <main+0x40>)
    33f6:	4798      	blx	r3
		
		finishTheOrder(); /* finish the order on prepare the send status*/
    33f8:	4b09      	ldr	r3, [pc, #36]	; (3420 <main+0x44>)
    33fa:	4798      	blx	r3

		startRepositioningWhenDown(); /*if z axis reaches down position, it is necesary to move 2mm up, because it scratches on the repository*/
    33fc:	4b09      	ldr	r3, [pc, #36]	; (3424 <main+0x48>)
    33fe:	4798      	blx	r3
		
		sendTheTelegram(); /* send the telegram */
    3400:	4b09      	ldr	r3, [pc, #36]	; (3428 <main+0x4c>)
    3402:	4798      	blx	r3

	}
    3404:	e7f0      	b.n	33e8 <main+0xc>
    3406:	46c0      	nop			; (mov r8, r8)
    3408:	00003351 	.word	0x00003351
    340c:	200001f8 	.word	0x200001f8
    3410:	200002ac 	.word	0x200002ac
    3414:	000016bd 	.word	0x000016bd
    3418:	00002d8d 	.word	0x00002d8d
    341c:	00002e59 	.word	0x00002e59
    3420:	00002eb9 	.word	0x00002eb9
    3424:	00003031 	.word	0x00003031
    3428:	000031dd 	.word	0x000031dd

0000342c <__aeabi_uidiv>:
    342c:	2200      	movs	r2, #0
    342e:	0843      	lsrs	r3, r0, #1
    3430:	428b      	cmp	r3, r1
    3432:	d374      	bcc.n	351e <__aeabi_uidiv+0xf2>
    3434:	0903      	lsrs	r3, r0, #4
    3436:	428b      	cmp	r3, r1
    3438:	d35f      	bcc.n	34fa <__aeabi_uidiv+0xce>
    343a:	0a03      	lsrs	r3, r0, #8
    343c:	428b      	cmp	r3, r1
    343e:	d344      	bcc.n	34ca <__aeabi_uidiv+0x9e>
    3440:	0b03      	lsrs	r3, r0, #12
    3442:	428b      	cmp	r3, r1
    3444:	d328      	bcc.n	3498 <__aeabi_uidiv+0x6c>
    3446:	0c03      	lsrs	r3, r0, #16
    3448:	428b      	cmp	r3, r1
    344a:	d30d      	bcc.n	3468 <__aeabi_uidiv+0x3c>
    344c:	22ff      	movs	r2, #255	; 0xff
    344e:	0209      	lsls	r1, r1, #8
    3450:	ba12      	rev	r2, r2
    3452:	0c03      	lsrs	r3, r0, #16
    3454:	428b      	cmp	r3, r1
    3456:	d302      	bcc.n	345e <__aeabi_uidiv+0x32>
    3458:	1212      	asrs	r2, r2, #8
    345a:	0209      	lsls	r1, r1, #8
    345c:	d065      	beq.n	352a <__aeabi_uidiv+0xfe>
    345e:	0b03      	lsrs	r3, r0, #12
    3460:	428b      	cmp	r3, r1
    3462:	d319      	bcc.n	3498 <__aeabi_uidiv+0x6c>
    3464:	e000      	b.n	3468 <__aeabi_uidiv+0x3c>
    3466:	0a09      	lsrs	r1, r1, #8
    3468:	0bc3      	lsrs	r3, r0, #15
    346a:	428b      	cmp	r3, r1
    346c:	d301      	bcc.n	3472 <__aeabi_uidiv+0x46>
    346e:	03cb      	lsls	r3, r1, #15
    3470:	1ac0      	subs	r0, r0, r3
    3472:	4152      	adcs	r2, r2
    3474:	0b83      	lsrs	r3, r0, #14
    3476:	428b      	cmp	r3, r1
    3478:	d301      	bcc.n	347e <__aeabi_uidiv+0x52>
    347a:	038b      	lsls	r3, r1, #14
    347c:	1ac0      	subs	r0, r0, r3
    347e:	4152      	adcs	r2, r2
    3480:	0b43      	lsrs	r3, r0, #13
    3482:	428b      	cmp	r3, r1
    3484:	d301      	bcc.n	348a <__aeabi_uidiv+0x5e>
    3486:	034b      	lsls	r3, r1, #13
    3488:	1ac0      	subs	r0, r0, r3
    348a:	4152      	adcs	r2, r2
    348c:	0b03      	lsrs	r3, r0, #12
    348e:	428b      	cmp	r3, r1
    3490:	d301      	bcc.n	3496 <__aeabi_uidiv+0x6a>
    3492:	030b      	lsls	r3, r1, #12
    3494:	1ac0      	subs	r0, r0, r3
    3496:	4152      	adcs	r2, r2
    3498:	0ac3      	lsrs	r3, r0, #11
    349a:	428b      	cmp	r3, r1
    349c:	d301      	bcc.n	34a2 <__aeabi_uidiv+0x76>
    349e:	02cb      	lsls	r3, r1, #11
    34a0:	1ac0      	subs	r0, r0, r3
    34a2:	4152      	adcs	r2, r2
    34a4:	0a83      	lsrs	r3, r0, #10
    34a6:	428b      	cmp	r3, r1
    34a8:	d301      	bcc.n	34ae <__aeabi_uidiv+0x82>
    34aa:	028b      	lsls	r3, r1, #10
    34ac:	1ac0      	subs	r0, r0, r3
    34ae:	4152      	adcs	r2, r2
    34b0:	0a43      	lsrs	r3, r0, #9
    34b2:	428b      	cmp	r3, r1
    34b4:	d301      	bcc.n	34ba <__aeabi_uidiv+0x8e>
    34b6:	024b      	lsls	r3, r1, #9
    34b8:	1ac0      	subs	r0, r0, r3
    34ba:	4152      	adcs	r2, r2
    34bc:	0a03      	lsrs	r3, r0, #8
    34be:	428b      	cmp	r3, r1
    34c0:	d301      	bcc.n	34c6 <__aeabi_uidiv+0x9a>
    34c2:	020b      	lsls	r3, r1, #8
    34c4:	1ac0      	subs	r0, r0, r3
    34c6:	4152      	adcs	r2, r2
    34c8:	d2cd      	bcs.n	3466 <__aeabi_uidiv+0x3a>
    34ca:	09c3      	lsrs	r3, r0, #7
    34cc:	428b      	cmp	r3, r1
    34ce:	d301      	bcc.n	34d4 <__aeabi_uidiv+0xa8>
    34d0:	01cb      	lsls	r3, r1, #7
    34d2:	1ac0      	subs	r0, r0, r3
    34d4:	4152      	adcs	r2, r2
    34d6:	0983      	lsrs	r3, r0, #6
    34d8:	428b      	cmp	r3, r1
    34da:	d301      	bcc.n	34e0 <__aeabi_uidiv+0xb4>
    34dc:	018b      	lsls	r3, r1, #6
    34de:	1ac0      	subs	r0, r0, r3
    34e0:	4152      	adcs	r2, r2
    34e2:	0943      	lsrs	r3, r0, #5
    34e4:	428b      	cmp	r3, r1
    34e6:	d301      	bcc.n	34ec <__aeabi_uidiv+0xc0>
    34e8:	014b      	lsls	r3, r1, #5
    34ea:	1ac0      	subs	r0, r0, r3
    34ec:	4152      	adcs	r2, r2
    34ee:	0903      	lsrs	r3, r0, #4
    34f0:	428b      	cmp	r3, r1
    34f2:	d301      	bcc.n	34f8 <__aeabi_uidiv+0xcc>
    34f4:	010b      	lsls	r3, r1, #4
    34f6:	1ac0      	subs	r0, r0, r3
    34f8:	4152      	adcs	r2, r2
    34fa:	08c3      	lsrs	r3, r0, #3
    34fc:	428b      	cmp	r3, r1
    34fe:	d301      	bcc.n	3504 <__aeabi_uidiv+0xd8>
    3500:	00cb      	lsls	r3, r1, #3
    3502:	1ac0      	subs	r0, r0, r3
    3504:	4152      	adcs	r2, r2
    3506:	0883      	lsrs	r3, r0, #2
    3508:	428b      	cmp	r3, r1
    350a:	d301      	bcc.n	3510 <__aeabi_uidiv+0xe4>
    350c:	008b      	lsls	r3, r1, #2
    350e:	1ac0      	subs	r0, r0, r3
    3510:	4152      	adcs	r2, r2
    3512:	0843      	lsrs	r3, r0, #1
    3514:	428b      	cmp	r3, r1
    3516:	d301      	bcc.n	351c <__aeabi_uidiv+0xf0>
    3518:	004b      	lsls	r3, r1, #1
    351a:	1ac0      	subs	r0, r0, r3
    351c:	4152      	adcs	r2, r2
    351e:	1a41      	subs	r1, r0, r1
    3520:	d200      	bcs.n	3524 <__aeabi_uidiv+0xf8>
    3522:	4601      	mov	r1, r0
    3524:	4152      	adcs	r2, r2
    3526:	4610      	mov	r0, r2
    3528:	4770      	bx	lr
    352a:	e7ff      	b.n	352c <__aeabi_uidiv+0x100>
    352c:	b501      	push	{r0, lr}
    352e:	2000      	movs	r0, #0
    3530:	f000 f8fc 	bl	372c <__aeabi_idiv0>
    3534:	bd02      	pop	{r1, pc}
    3536:	46c0      	nop			; (mov r8, r8)

00003538 <__aeabi_uidivmod>:
    3538:	2900      	cmp	r1, #0
    353a:	d0f7      	beq.n	352c <__aeabi_uidiv+0x100>
    353c:	b503      	push	{r0, r1, lr}
    353e:	f7ff ff75 	bl	342c <__aeabi_uidiv>
    3542:	bc0e      	pop	{r1, r2, r3}
    3544:	4342      	muls	r2, r0
    3546:	1a89      	subs	r1, r1, r2
    3548:	4718      	bx	r3
    354a:	46c0      	nop			; (mov r8, r8)

0000354c <__aeabi_idiv>:
    354c:	4603      	mov	r3, r0
    354e:	430b      	orrs	r3, r1
    3550:	d47f      	bmi.n	3652 <__aeabi_idiv+0x106>
    3552:	2200      	movs	r2, #0
    3554:	0843      	lsrs	r3, r0, #1
    3556:	428b      	cmp	r3, r1
    3558:	d374      	bcc.n	3644 <__aeabi_idiv+0xf8>
    355a:	0903      	lsrs	r3, r0, #4
    355c:	428b      	cmp	r3, r1
    355e:	d35f      	bcc.n	3620 <__aeabi_idiv+0xd4>
    3560:	0a03      	lsrs	r3, r0, #8
    3562:	428b      	cmp	r3, r1
    3564:	d344      	bcc.n	35f0 <__aeabi_idiv+0xa4>
    3566:	0b03      	lsrs	r3, r0, #12
    3568:	428b      	cmp	r3, r1
    356a:	d328      	bcc.n	35be <__aeabi_idiv+0x72>
    356c:	0c03      	lsrs	r3, r0, #16
    356e:	428b      	cmp	r3, r1
    3570:	d30d      	bcc.n	358e <__aeabi_idiv+0x42>
    3572:	22ff      	movs	r2, #255	; 0xff
    3574:	0209      	lsls	r1, r1, #8
    3576:	ba12      	rev	r2, r2
    3578:	0c03      	lsrs	r3, r0, #16
    357a:	428b      	cmp	r3, r1
    357c:	d302      	bcc.n	3584 <__aeabi_idiv+0x38>
    357e:	1212      	asrs	r2, r2, #8
    3580:	0209      	lsls	r1, r1, #8
    3582:	d065      	beq.n	3650 <__aeabi_idiv+0x104>
    3584:	0b03      	lsrs	r3, r0, #12
    3586:	428b      	cmp	r3, r1
    3588:	d319      	bcc.n	35be <__aeabi_idiv+0x72>
    358a:	e000      	b.n	358e <__aeabi_idiv+0x42>
    358c:	0a09      	lsrs	r1, r1, #8
    358e:	0bc3      	lsrs	r3, r0, #15
    3590:	428b      	cmp	r3, r1
    3592:	d301      	bcc.n	3598 <__aeabi_idiv+0x4c>
    3594:	03cb      	lsls	r3, r1, #15
    3596:	1ac0      	subs	r0, r0, r3
    3598:	4152      	adcs	r2, r2
    359a:	0b83      	lsrs	r3, r0, #14
    359c:	428b      	cmp	r3, r1
    359e:	d301      	bcc.n	35a4 <__aeabi_idiv+0x58>
    35a0:	038b      	lsls	r3, r1, #14
    35a2:	1ac0      	subs	r0, r0, r3
    35a4:	4152      	adcs	r2, r2
    35a6:	0b43      	lsrs	r3, r0, #13
    35a8:	428b      	cmp	r3, r1
    35aa:	d301      	bcc.n	35b0 <__aeabi_idiv+0x64>
    35ac:	034b      	lsls	r3, r1, #13
    35ae:	1ac0      	subs	r0, r0, r3
    35b0:	4152      	adcs	r2, r2
    35b2:	0b03      	lsrs	r3, r0, #12
    35b4:	428b      	cmp	r3, r1
    35b6:	d301      	bcc.n	35bc <__aeabi_idiv+0x70>
    35b8:	030b      	lsls	r3, r1, #12
    35ba:	1ac0      	subs	r0, r0, r3
    35bc:	4152      	adcs	r2, r2
    35be:	0ac3      	lsrs	r3, r0, #11
    35c0:	428b      	cmp	r3, r1
    35c2:	d301      	bcc.n	35c8 <__aeabi_idiv+0x7c>
    35c4:	02cb      	lsls	r3, r1, #11
    35c6:	1ac0      	subs	r0, r0, r3
    35c8:	4152      	adcs	r2, r2
    35ca:	0a83      	lsrs	r3, r0, #10
    35cc:	428b      	cmp	r3, r1
    35ce:	d301      	bcc.n	35d4 <__aeabi_idiv+0x88>
    35d0:	028b      	lsls	r3, r1, #10
    35d2:	1ac0      	subs	r0, r0, r3
    35d4:	4152      	adcs	r2, r2
    35d6:	0a43      	lsrs	r3, r0, #9
    35d8:	428b      	cmp	r3, r1
    35da:	d301      	bcc.n	35e0 <__aeabi_idiv+0x94>
    35dc:	024b      	lsls	r3, r1, #9
    35de:	1ac0      	subs	r0, r0, r3
    35e0:	4152      	adcs	r2, r2
    35e2:	0a03      	lsrs	r3, r0, #8
    35e4:	428b      	cmp	r3, r1
    35e6:	d301      	bcc.n	35ec <__aeabi_idiv+0xa0>
    35e8:	020b      	lsls	r3, r1, #8
    35ea:	1ac0      	subs	r0, r0, r3
    35ec:	4152      	adcs	r2, r2
    35ee:	d2cd      	bcs.n	358c <__aeabi_idiv+0x40>
    35f0:	09c3      	lsrs	r3, r0, #7
    35f2:	428b      	cmp	r3, r1
    35f4:	d301      	bcc.n	35fa <__aeabi_idiv+0xae>
    35f6:	01cb      	lsls	r3, r1, #7
    35f8:	1ac0      	subs	r0, r0, r3
    35fa:	4152      	adcs	r2, r2
    35fc:	0983      	lsrs	r3, r0, #6
    35fe:	428b      	cmp	r3, r1
    3600:	d301      	bcc.n	3606 <__aeabi_idiv+0xba>
    3602:	018b      	lsls	r3, r1, #6
    3604:	1ac0      	subs	r0, r0, r3
    3606:	4152      	adcs	r2, r2
    3608:	0943      	lsrs	r3, r0, #5
    360a:	428b      	cmp	r3, r1
    360c:	d301      	bcc.n	3612 <__aeabi_idiv+0xc6>
    360e:	014b      	lsls	r3, r1, #5
    3610:	1ac0      	subs	r0, r0, r3
    3612:	4152      	adcs	r2, r2
    3614:	0903      	lsrs	r3, r0, #4
    3616:	428b      	cmp	r3, r1
    3618:	d301      	bcc.n	361e <__aeabi_idiv+0xd2>
    361a:	010b      	lsls	r3, r1, #4
    361c:	1ac0      	subs	r0, r0, r3
    361e:	4152      	adcs	r2, r2
    3620:	08c3      	lsrs	r3, r0, #3
    3622:	428b      	cmp	r3, r1
    3624:	d301      	bcc.n	362a <__aeabi_idiv+0xde>
    3626:	00cb      	lsls	r3, r1, #3
    3628:	1ac0      	subs	r0, r0, r3
    362a:	4152      	adcs	r2, r2
    362c:	0883      	lsrs	r3, r0, #2
    362e:	428b      	cmp	r3, r1
    3630:	d301      	bcc.n	3636 <__aeabi_idiv+0xea>
    3632:	008b      	lsls	r3, r1, #2
    3634:	1ac0      	subs	r0, r0, r3
    3636:	4152      	adcs	r2, r2
    3638:	0843      	lsrs	r3, r0, #1
    363a:	428b      	cmp	r3, r1
    363c:	d301      	bcc.n	3642 <__aeabi_idiv+0xf6>
    363e:	004b      	lsls	r3, r1, #1
    3640:	1ac0      	subs	r0, r0, r3
    3642:	4152      	adcs	r2, r2
    3644:	1a41      	subs	r1, r0, r1
    3646:	d200      	bcs.n	364a <__aeabi_idiv+0xfe>
    3648:	4601      	mov	r1, r0
    364a:	4152      	adcs	r2, r2
    364c:	4610      	mov	r0, r2
    364e:	4770      	bx	lr
    3650:	e05d      	b.n	370e <__aeabi_idiv+0x1c2>
    3652:	0fca      	lsrs	r2, r1, #31
    3654:	d000      	beq.n	3658 <__aeabi_idiv+0x10c>
    3656:	4249      	negs	r1, r1
    3658:	1003      	asrs	r3, r0, #32
    365a:	d300      	bcc.n	365e <__aeabi_idiv+0x112>
    365c:	4240      	negs	r0, r0
    365e:	4053      	eors	r3, r2
    3660:	2200      	movs	r2, #0
    3662:	469c      	mov	ip, r3
    3664:	0903      	lsrs	r3, r0, #4
    3666:	428b      	cmp	r3, r1
    3668:	d32d      	bcc.n	36c6 <__aeabi_idiv+0x17a>
    366a:	0a03      	lsrs	r3, r0, #8
    366c:	428b      	cmp	r3, r1
    366e:	d312      	bcc.n	3696 <__aeabi_idiv+0x14a>
    3670:	22fc      	movs	r2, #252	; 0xfc
    3672:	0189      	lsls	r1, r1, #6
    3674:	ba12      	rev	r2, r2
    3676:	0a03      	lsrs	r3, r0, #8
    3678:	428b      	cmp	r3, r1
    367a:	d30c      	bcc.n	3696 <__aeabi_idiv+0x14a>
    367c:	0189      	lsls	r1, r1, #6
    367e:	1192      	asrs	r2, r2, #6
    3680:	428b      	cmp	r3, r1
    3682:	d308      	bcc.n	3696 <__aeabi_idiv+0x14a>
    3684:	0189      	lsls	r1, r1, #6
    3686:	1192      	asrs	r2, r2, #6
    3688:	428b      	cmp	r3, r1
    368a:	d304      	bcc.n	3696 <__aeabi_idiv+0x14a>
    368c:	0189      	lsls	r1, r1, #6
    368e:	d03a      	beq.n	3706 <__aeabi_idiv+0x1ba>
    3690:	1192      	asrs	r2, r2, #6
    3692:	e000      	b.n	3696 <__aeabi_idiv+0x14a>
    3694:	0989      	lsrs	r1, r1, #6
    3696:	09c3      	lsrs	r3, r0, #7
    3698:	428b      	cmp	r3, r1
    369a:	d301      	bcc.n	36a0 <__aeabi_idiv+0x154>
    369c:	01cb      	lsls	r3, r1, #7
    369e:	1ac0      	subs	r0, r0, r3
    36a0:	4152      	adcs	r2, r2
    36a2:	0983      	lsrs	r3, r0, #6
    36a4:	428b      	cmp	r3, r1
    36a6:	d301      	bcc.n	36ac <__aeabi_idiv+0x160>
    36a8:	018b      	lsls	r3, r1, #6
    36aa:	1ac0      	subs	r0, r0, r3
    36ac:	4152      	adcs	r2, r2
    36ae:	0943      	lsrs	r3, r0, #5
    36b0:	428b      	cmp	r3, r1
    36b2:	d301      	bcc.n	36b8 <__aeabi_idiv+0x16c>
    36b4:	014b      	lsls	r3, r1, #5
    36b6:	1ac0      	subs	r0, r0, r3
    36b8:	4152      	adcs	r2, r2
    36ba:	0903      	lsrs	r3, r0, #4
    36bc:	428b      	cmp	r3, r1
    36be:	d301      	bcc.n	36c4 <__aeabi_idiv+0x178>
    36c0:	010b      	lsls	r3, r1, #4
    36c2:	1ac0      	subs	r0, r0, r3
    36c4:	4152      	adcs	r2, r2
    36c6:	08c3      	lsrs	r3, r0, #3
    36c8:	428b      	cmp	r3, r1
    36ca:	d301      	bcc.n	36d0 <__aeabi_idiv+0x184>
    36cc:	00cb      	lsls	r3, r1, #3
    36ce:	1ac0      	subs	r0, r0, r3
    36d0:	4152      	adcs	r2, r2
    36d2:	0883      	lsrs	r3, r0, #2
    36d4:	428b      	cmp	r3, r1
    36d6:	d301      	bcc.n	36dc <__aeabi_idiv+0x190>
    36d8:	008b      	lsls	r3, r1, #2
    36da:	1ac0      	subs	r0, r0, r3
    36dc:	4152      	adcs	r2, r2
    36de:	d2d9      	bcs.n	3694 <__aeabi_idiv+0x148>
    36e0:	0843      	lsrs	r3, r0, #1
    36e2:	428b      	cmp	r3, r1
    36e4:	d301      	bcc.n	36ea <__aeabi_idiv+0x19e>
    36e6:	004b      	lsls	r3, r1, #1
    36e8:	1ac0      	subs	r0, r0, r3
    36ea:	4152      	adcs	r2, r2
    36ec:	1a41      	subs	r1, r0, r1
    36ee:	d200      	bcs.n	36f2 <__aeabi_idiv+0x1a6>
    36f0:	4601      	mov	r1, r0
    36f2:	4663      	mov	r3, ip
    36f4:	4152      	adcs	r2, r2
    36f6:	105b      	asrs	r3, r3, #1
    36f8:	4610      	mov	r0, r2
    36fa:	d301      	bcc.n	3700 <__aeabi_idiv+0x1b4>
    36fc:	4240      	negs	r0, r0
    36fe:	2b00      	cmp	r3, #0
    3700:	d500      	bpl.n	3704 <__aeabi_idiv+0x1b8>
    3702:	4249      	negs	r1, r1
    3704:	4770      	bx	lr
    3706:	4663      	mov	r3, ip
    3708:	105b      	asrs	r3, r3, #1
    370a:	d300      	bcc.n	370e <__aeabi_idiv+0x1c2>
    370c:	4240      	negs	r0, r0
    370e:	b501      	push	{r0, lr}
    3710:	2000      	movs	r0, #0
    3712:	f000 f80b 	bl	372c <__aeabi_idiv0>
    3716:	bd02      	pop	{r1, pc}

00003718 <__aeabi_idivmod>:
    3718:	2900      	cmp	r1, #0
    371a:	d0f8      	beq.n	370e <__aeabi_idiv+0x1c2>
    371c:	b503      	push	{r0, r1, lr}
    371e:	f7ff ff15 	bl	354c <__aeabi_idiv>
    3722:	bc0e      	pop	{r1, r2, r3}
    3724:	4342      	muls	r2, r0
    3726:	1a89      	subs	r1, r1, r2
    3728:	4718      	bx	r3
    372a:	46c0      	nop			; (mov r8, r8)

0000372c <__aeabi_idiv0>:
    372c:	4770      	bx	lr
    372e:	46c0      	nop			; (mov r8, r8)

00003730 <__aeabi_cdrcmple>:
    3730:	4684      	mov	ip, r0
    3732:	1c10      	adds	r0, r2, #0
    3734:	4662      	mov	r2, ip
    3736:	468c      	mov	ip, r1
    3738:	1c19      	adds	r1, r3, #0
    373a:	4663      	mov	r3, ip
    373c:	e000      	b.n	3740 <__aeabi_cdcmpeq>
    373e:	46c0      	nop			; (mov r8, r8)

00003740 <__aeabi_cdcmpeq>:
    3740:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    3742:	f000 ff5d 	bl	4600 <__ledf2>
    3746:	2800      	cmp	r0, #0
    3748:	d401      	bmi.n	374e <__aeabi_cdcmpeq+0xe>
    374a:	2100      	movs	r1, #0
    374c:	42c8      	cmn	r0, r1
    374e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00003750 <__aeabi_dcmpeq>:
    3750:	b510      	push	{r4, lr}
    3752:	f000 fea1 	bl	4498 <__eqdf2>
    3756:	4240      	negs	r0, r0
    3758:	3001      	adds	r0, #1
    375a:	bd10      	pop	{r4, pc}

0000375c <__aeabi_dcmplt>:
    375c:	b510      	push	{r4, lr}
    375e:	f000 ff4f 	bl	4600 <__ledf2>
    3762:	2800      	cmp	r0, #0
    3764:	db01      	blt.n	376a <__aeabi_dcmplt+0xe>
    3766:	2000      	movs	r0, #0
    3768:	bd10      	pop	{r4, pc}
    376a:	2001      	movs	r0, #1
    376c:	bd10      	pop	{r4, pc}
    376e:	46c0      	nop			; (mov r8, r8)

00003770 <__aeabi_dcmple>:
    3770:	b510      	push	{r4, lr}
    3772:	f000 ff45 	bl	4600 <__ledf2>
    3776:	2800      	cmp	r0, #0
    3778:	dd01      	ble.n	377e <__aeabi_dcmple+0xe>
    377a:	2000      	movs	r0, #0
    377c:	bd10      	pop	{r4, pc}
    377e:	2001      	movs	r0, #1
    3780:	bd10      	pop	{r4, pc}
    3782:	46c0      	nop			; (mov r8, r8)

00003784 <__aeabi_dcmpgt>:
    3784:	b510      	push	{r4, lr}
    3786:	f000 fecb 	bl	4520 <__gedf2>
    378a:	2800      	cmp	r0, #0
    378c:	dc01      	bgt.n	3792 <__aeabi_dcmpgt+0xe>
    378e:	2000      	movs	r0, #0
    3790:	bd10      	pop	{r4, pc}
    3792:	2001      	movs	r0, #1
    3794:	bd10      	pop	{r4, pc}
    3796:	46c0      	nop			; (mov r8, r8)

00003798 <__aeabi_dcmpge>:
    3798:	b510      	push	{r4, lr}
    379a:	f000 fec1 	bl	4520 <__gedf2>
    379e:	2800      	cmp	r0, #0
    37a0:	da01      	bge.n	37a6 <__aeabi_dcmpge+0xe>
    37a2:	2000      	movs	r0, #0
    37a4:	bd10      	pop	{r4, pc}
    37a6:	2001      	movs	r0, #1
    37a8:	bd10      	pop	{r4, pc}
    37aa:	46c0      	nop			; (mov r8, r8)

000037ac <__aeabi_lmul>:
    37ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    37ae:	464f      	mov	r7, r9
    37b0:	4646      	mov	r6, r8
    37b2:	0405      	lsls	r5, r0, #16
    37b4:	0c2d      	lsrs	r5, r5, #16
    37b6:	1c2c      	adds	r4, r5, #0
    37b8:	b4c0      	push	{r6, r7}
    37ba:	0417      	lsls	r7, r2, #16
    37bc:	0c16      	lsrs	r6, r2, #16
    37be:	0c3f      	lsrs	r7, r7, #16
    37c0:	4699      	mov	r9, r3
    37c2:	0c03      	lsrs	r3, r0, #16
    37c4:	437c      	muls	r4, r7
    37c6:	4375      	muls	r5, r6
    37c8:	435f      	muls	r7, r3
    37ca:	4373      	muls	r3, r6
    37cc:	197d      	adds	r5, r7, r5
    37ce:	0c26      	lsrs	r6, r4, #16
    37d0:	19ad      	adds	r5, r5, r6
    37d2:	469c      	mov	ip, r3
    37d4:	42af      	cmp	r7, r5
    37d6:	d903      	bls.n	37e0 <__aeabi_lmul+0x34>
    37d8:	2380      	movs	r3, #128	; 0x80
    37da:	025b      	lsls	r3, r3, #9
    37dc:	4698      	mov	r8, r3
    37de:	44c4      	add	ip, r8
    37e0:	464b      	mov	r3, r9
    37e2:	4351      	muls	r1, r2
    37e4:	4343      	muls	r3, r0
    37e6:	0424      	lsls	r4, r4, #16
    37e8:	0c2e      	lsrs	r6, r5, #16
    37ea:	0c24      	lsrs	r4, r4, #16
    37ec:	042d      	lsls	r5, r5, #16
    37ee:	4466      	add	r6, ip
    37f0:	192c      	adds	r4, r5, r4
    37f2:	1859      	adds	r1, r3, r1
    37f4:	1989      	adds	r1, r1, r6
    37f6:	1c20      	adds	r0, r4, #0
    37f8:	bc0c      	pop	{r2, r3}
    37fa:	4690      	mov	r8, r2
    37fc:	4699      	mov	r9, r3
    37fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003800 <__aeabi_dadd>:
    3800:	b5f0      	push	{r4, r5, r6, r7, lr}
    3802:	4645      	mov	r5, r8
    3804:	4657      	mov	r7, sl
    3806:	464e      	mov	r6, r9
    3808:	4694      	mov	ip, r2
    380a:	004c      	lsls	r4, r1, #1
    380c:	030a      	lsls	r2, r1, #12
    380e:	0fc9      	lsrs	r1, r1, #31
    3810:	b4e0      	push	{r5, r6, r7}
    3812:	4688      	mov	r8, r1
    3814:	1c0e      	adds	r6, r1, #0
    3816:	0319      	lsls	r1, r3, #12
    3818:	0f47      	lsrs	r7, r0, #29
    381a:	00c5      	lsls	r5, r0, #3
    381c:	0a48      	lsrs	r0, r1, #9
    381e:	4661      	mov	r1, ip
    3820:	0f49      	lsrs	r1, r1, #29
    3822:	4301      	orrs	r1, r0
    3824:	4660      	mov	r0, ip
    3826:	0a52      	lsrs	r2, r2, #9
    3828:	4317      	orrs	r7, r2
    382a:	00c0      	lsls	r0, r0, #3
    382c:	005a      	lsls	r2, r3, #1
    382e:	0d64      	lsrs	r4, r4, #21
    3830:	0d52      	lsrs	r2, r2, #21
    3832:	0fdb      	lsrs	r3, r3, #31
    3834:	4684      	mov	ip, r0
    3836:	4598      	cmp	r8, r3
    3838:	d100      	bne.n	383c <__aeabi_dadd+0x3c>
    383a:	e0a7      	b.n	398c <__aeabi_dadd+0x18c>
    383c:	1aa0      	subs	r0, r4, r2
    383e:	2800      	cmp	r0, #0
    3840:	dc00      	bgt.n	3844 <__aeabi_dadd+0x44>
    3842:	e101      	b.n	3a48 <__aeabi_dadd+0x248>
    3844:	2a00      	cmp	r2, #0
    3846:	d13d      	bne.n	38c4 <__aeabi_dadd+0xc4>
    3848:	4663      	mov	r3, ip
    384a:	430b      	orrs	r3, r1
    384c:	d000      	beq.n	3850 <__aeabi_dadd+0x50>
    384e:	e0d4      	b.n	39fa <__aeabi_dadd+0x1fa>
    3850:	076b      	lsls	r3, r5, #29
    3852:	d100      	bne.n	3856 <__aeabi_dadd+0x56>
    3854:	e088      	b.n	3968 <__aeabi_dadd+0x168>
    3856:	230f      	movs	r3, #15
    3858:	402b      	ands	r3, r5
    385a:	2b04      	cmp	r3, #4
    385c:	d100      	bne.n	3860 <__aeabi_dadd+0x60>
    385e:	e083      	b.n	3968 <__aeabi_dadd+0x168>
    3860:	1d2a      	adds	r2, r5, #4
    3862:	42aa      	cmp	r2, r5
    3864:	41ad      	sbcs	r5, r5
    3866:	2380      	movs	r3, #128	; 0x80
    3868:	426d      	negs	r5, r5
    386a:	197f      	adds	r7, r7, r5
    386c:	041b      	lsls	r3, r3, #16
    386e:	403b      	ands	r3, r7
    3870:	4646      	mov	r6, r8
    3872:	1c15      	adds	r5, r2, #0
    3874:	2b00      	cmp	r3, #0
    3876:	d100      	bne.n	387a <__aeabi_dadd+0x7a>
    3878:	e07c      	b.n	3974 <__aeabi_dadd+0x174>
    387a:	4bcc      	ldr	r3, [pc, #816]	; (3bac <__aeabi_dadd+0x3ac>)
    387c:	3401      	adds	r4, #1
    387e:	429c      	cmp	r4, r3
    3880:	d100      	bne.n	3884 <__aeabi_dadd+0x84>
    3882:	e0fd      	b.n	3a80 <__aeabi_dadd+0x280>
    3884:	1c3a      	adds	r2, r7, #0
    3886:	4bca      	ldr	r3, [pc, #808]	; (3bb0 <__aeabi_dadd+0x3b0>)
    3888:	08ed      	lsrs	r5, r5, #3
    388a:	401a      	ands	r2, r3
    388c:	0750      	lsls	r0, r2, #29
    388e:	0564      	lsls	r4, r4, #21
    3890:	0252      	lsls	r2, r2, #9
    3892:	4305      	orrs	r5, r0
    3894:	0b12      	lsrs	r2, r2, #12
    3896:	0d64      	lsrs	r4, r4, #21
    3898:	2100      	movs	r1, #0
    389a:	0312      	lsls	r2, r2, #12
    389c:	0d0b      	lsrs	r3, r1, #20
    389e:	051b      	lsls	r3, r3, #20
    38a0:	0564      	lsls	r4, r4, #21
    38a2:	0b12      	lsrs	r2, r2, #12
    38a4:	431a      	orrs	r2, r3
    38a6:	0863      	lsrs	r3, r4, #1
    38a8:	4cc2      	ldr	r4, [pc, #776]	; (3bb4 <__aeabi_dadd+0x3b4>)
    38aa:	07f6      	lsls	r6, r6, #31
    38ac:	4014      	ands	r4, r2
    38ae:	431c      	orrs	r4, r3
    38b0:	0064      	lsls	r4, r4, #1
    38b2:	0864      	lsrs	r4, r4, #1
    38b4:	4334      	orrs	r4, r6
    38b6:	1c28      	adds	r0, r5, #0
    38b8:	1c21      	adds	r1, r4, #0
    38ba:	bc1c      	pop	{r2, r3, r4}
    38bc:	4690      	mov	r8, r2
    38be:	4699      	mov	r9, r3
    38c0:	46a2      	mov	sl, r4
    38c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    38c4:	4bb9      	ldr	r3, [pc, #740]	; (3bac <__aeabi_dadd+0x3ac>)
    38c6:	429c      	cmp	r4, r3
    38c8:	d0c2      	beq.n	3850 <__aeabi_dadd+0x50>
    38ca:	2380      	movs	r3, #128	; 0x80
    38cc:	041b      	lsls	r3, r3, #16
    38ce:	4319      	orrs	r1, r3
    38d0:	2838      	cmp	r0, #56	; 0x38
    38d2:	dd00      	ble.n	38d6 <__aeabi_dadd+0xd6>
    38d4:	e0ec      	b.n	3ab0 <__aeabi_dadd+0x2b0>
    38d6:	281f      	cmp	r0, #31
    38d8:	dd00      	ble.n	38dc <__aeabi_dadd+0xdc>
    38da:	e121      	b.n	3b20 <__aeabi_dadd+0x320>
    38dc:	2220      	movs	r2, #32
    38de:	1c0e      	adds	r6, r1, #0
    38e0:	4663      	mov	r3, ip
    38e2:	1a12      	subs	r2, r2, r0
    38e4:	4096      	lsls	r6, r2
    38e6:	40c3      	lsrs	r3, r0
    38e8:	4333      	orrs	r3, r6
    38ea:	4666      	mov	r6, ip
    38ec:	4096      	lsls	r6, r2
    38ee:	1c32      	adds	r2, r6, #0
    38f0:	1e56      	subs	r6, r2, #1
    38f2:	41b2      	sbcs	r2, r6
    38f4:	4313      	orrs	r3, r2
    38f6:	1c0a      	adds	r2, r1, #0
    38f8:	40c2      	lsrs	r2, r0
    38fa:	1aeb      	subs	r3, r5, r3
    38fc:	429d      	cmp	r5, r3
    38fe:	41b6      	sbcs	r6, r6
    3900:	1c1d      	adds	r5, r3, #0
    3902:	1aba      	subs	r2, r7, r2
    3904:	4276      	negs	r6, r6
    3906:	1b97      	subs	r7, r2, r6
    3908:	023b      	lsls	r3, r7, #8
    390a:	d400      	bmi.n	390e <__aeabi_dadd+0x10e>
    390c:	e097      	b.n	3a3e <__aeabi_dadd+0x23e>
    390e:	027a      	lsls	r2, r7, #9
    3910:	0a56      	lsrs	r6, r2, #9
    3912:	2e00      	cmp	r6, #0
    3914:	d100      	bne.n	3918 <__aeabi_dadd+0x118>
    3916:	e0b6      	b.n	3a86 <__aeabi_dadd+0x286>
    3918:	1c30      	adds	r0, r6, #0
    391a:	f001 fd8f 	bl	543c <__clzsi2>
    391e:	1c03      	adds	r3, r0, #0
    3920:	3b08      	subs	r3, #8
    3922:	2b1f      	cmp	r3, #31
    3924:	dd00      	ble.n	3928 <__aeabi_dadd+0x128>
    3926:	e0b7      	b.n	3a98 <__aeabi_dadd+0x298>
    3928:	409e      	lsls	r6, r3
    392a:	1c37      	adds	r7, r6, #0
    392c:	2628      	movs	r6, #40	; 0x28
    392e:	1c2a      	adds	r2, r5, #0
    3930:	1a36      	subs	r6, r6, r0
    3932:	40f2      	lsrs	r2, r6
    3934:	1c16      	adds	r6, r2, #0
    3936:	409d      	lsls	r5, r3
    3938:	433e      	orrs	r6, r7
    393a:	429c      	cmp	r4, r3
    393c:	dd00      	ble.n	3940 <__aeabi_dadd+0x140>
    393e:	e0b2      	b.n	3aa6 <__aeabi_dadd+0x2a6>
    3940:	1b1c      	subs	r4, r3, r4
    3942:	1c62      	adds	r2, r4, #1
    3944:	2a1f      	cmp	r2, #31
    3946:	dd00      	ble.n	394a <__aeabi_dadd+0x14a>
    3948:	e0d8      	b.n	3afc <__aeabi_dadd+0x2fc>
    394a:	231f      	movs	r3, #31
    394c:	1c29      	adds	r1, r5, #0
    394e:	1b1c      	subs	r4, r3, r4
    3950:	1c33      	adds	r3, r6, #0
    3952:	40a5      	lsls	r5, r4
    3954:	40a3      	lsls	r3, r4
    3956:	40d1      	lsrs	r1, r2
    3958:	1e6c      	subs	r4, r5, #1
    395a:	41a5      	sbcs	r5, r4
    395c:	40d6      	lsrs	r6, r2
    395e:	4319      	orrs	r1, r3
    3960:	430d      	orrs	r5, r1
    3962:	1c37      	adds	r7, r6, #0
    3964:	2400      	movs	r4, #0
    3966:	e773      	b.n	3850 <__aeabi_dadd+0x50>
    3968:	2380      	movs	r3, #128	; 0x80
    396a:	041b      	lsls	r3, r3, #16
    396c:	403b      	ands	r3, r7
    396e:	4646      	mov	r6, r8
    3970:	d000      	beq.n	3974 <__aeabi_dadd+0x174>
    3972:	e782      	b.n	387a <__aeabi_dadd+0x7a>
    3974:	4b8d      	ldr	r3, [pc, #564]	; (3bac <__aeabi_dadd+0x3ac>)
    3976:	08ed      	lsrs	r5, r5, #3
    3978:	0778      	lsls	r0, r7, #29
    397a:	4305      	orrs	r5, r0
    397c:	08fa      	lsrs	r2, r7, #3
    397e:	429c      	cmp	r4, r3
    3980:	d032      	beq.n	39e8 <__aeabi_dadd+0x1e8>
    3982:	0312      	lsls	r2, r2, #12
    3984:	0564      	lsls	r4, r4, #21
    3986:	0b12      	lsrs	r2, r2, #12
    3988:	0d64      	lsrs	r4, r4, #21
    398a:	e785      	b.n	3898 <__aeabi_dadd+0x98>
    398c:	1aa3      	subs	r3, r4, r2
    398e:	2b00      	cmp	r3, #0
    3990:	dc00      	bgt.n	3994 <__aeabi_dadd+0x194>
    3992:	e094      	b.n	3abe <__aeabi_dadd+0x2be>
    3994:	2a00      	cmp	r2, #0
    3996:	d03c      	beq.n	3a12 <__aeabi_dadd+0x212>
    3998:	4a84      	ldr	r2, [pc, #528]	; (3bac <__aeabi_dadd+0x3ac>)
    399a:	4294      	cmp	r4, r2
    399c:	d100      	bne.n	39a0 <__aeabi_dadd+0x1a0>
    399e:	e757      	b.n	3850 <__aeabi_dadd+0x50>
    39a0:	2280      	movs	r2, #128	; 0x80
    39a2:	0412      	lsls	r2, r2, #16
    39a4:	4311      	orrs	r1, r2
    39a6:	2b38      	cmp	r3, #56	; 0x38
    39a8:	dc00      	bgt.n	39ac <__aeabi_dadd+0x1ac>
    39aa:	e105      	b.n	3bb8 <__aeabi_dadd+0x3b8>
    39ac:	4663      	mov	r3, ip
    39ae:	4319      	orrs	r1, r3
    39b0:	1e48      	subs	r0, r1, #1
    39b2:	4181      	sbcs	r1, r0
    39b4:	2200      	movs	r2, #0
    39b6:	b2c8      	uxtb	r0, r1
    39b8:	1940      	adds	r0, r0, r5
    39ba:	42a8      	cmp	r0, r5
    39bc:	419b      	sbcs	r3, r3
    39be:	1c05      	adds	r5, r0, #0
    39c0:	19d2      	adds	r2, r2, r7
    39c2:	425b      	negs	r3, r3
    39c4:	18d7      	adds	r7, r2, r3
    39c6:	023b      	lsls	r3, r7, #8
    39c8:	d539      	bpl.n	3a3e <__aeabi_dadd+0x23e>
    39ca:	4b78      	ldr	r3, [pc, #480]	; (3bac <__aeabi_dadd+0x3ac>)
    39cc:	3401      	adds	r4, #1
    39ce:	429c      	cmp	r4, r3
    39d0:	d100      	bne.n	39d4 <__aeabi_dadd+0x1d4>
    39d2:	e14c      	b.n	3c6e <__aeabi_dadd+0x46e>
    39d4:	2001      	movs	r0, #1
    39d6:	4a76      	ldr	r2, [pc, #472]	; (3bb0 <__aeabi_dadd+0x3b0>)
    39d8:	086b      	lsrs	r3, r5, #1
    39da:	403a      	ands	r2, r7
    39dc:	4028      	ands	r0, r5
    39de:	4318      	orrs	r0, r3
    39e0:	07d5      	lsls	r5, r2, #31
    39e2:	4305      	orrs	r5, r0
    39e4:	0857      	lsrs	r7, r2, #1
    39e6:	e733      	b.n	3850 <__aeabi_dadd+0x50>
    39e8:	1c2b      	adds	r3, r5, #0
    39ea:	4313      	orrs	r3, r2
    39ec:	d048      	beq.n	3a80 <__aeabi_dadd+0x280>
    39ee:	2380      	movs	r3, #128	; 0x80
    39f0:	031b      	lsls	r3, r3, #12
    39f2:	431a      	orrs	r2, r3
    39f4:	0312      	lsls	r2, r2, #12
    39f6:	0b12      	lsrs	r2, r2, #12
    39f8:	e74e      	b.n	3898 <__aeabi_dadd+0x98>
    39fa:	3801      	subs	r0, #1
    39fc:	2800      	cmp	r0, #0
    39fe:	d178      	bne.n	3af2 <__aeabi_dadd+0x2f2>
    3a00:	4663      	mov	r3, ip
    3a02:	1aee      	subs	r6, r5, r3
    3a04:	42b5      	cmp	r5, r6
    3a06:	419b      	sbcs	r3, r3
    3a08:	1a7a      	subs	r2, r7, r1
    3a0a:	425b      	negs	r3, r3
    3a0c:	1ad7      	subs	r7, r2, r3
    3a0e:	1c35      	adds	r5, r6, #0
    3a10:	e77a      	b.n	3908 <__aeabi_dadd+0x108>
    3a12:	1c02      	adds	r2, r0, #0
    3a14:	430a      	orrs	r2, r1
    3a16:	d100      	bne.n	3a1a <__aeabi_dadd+0x21a>
    3a18:	e71a      	b.n	3850 <__aeabi_dadd+0x50>
    3a1a:	3b01      	subs	r3, #1
    3a1c:	2b00      	cmp	r3, #0
    3a1e:	d000      	beq.n	3a22 <__aeabi_dadd+0x222>
    3a20:	e0f2      	b.n	3c08 <__aeabi_dadd+0x408>
    3a22:	1940      	adds	r0, r0, r5
    3a24:	42a8      	cmp	r0, r5
    3a26:	419b      	sbcs	r3, r3
    3a28:	19ca      	adds	r2, r1, r7
    3a2a:	425b      	negs	r3, r3
    3a2c:	18d7      	adds	r7, r2, r3
    3a2e:	1c05      	adds	r5, r0, #0
    3a30:	e7c9      	b.n	39c6 <__aeabi_dadd+0x1c6>
    3a32:	1c13      	adds	r3, r2, #0
    3a34:	4333      	orrs	r3, r6
    3a36:	d100      	bne.n	3a3a <__aeabi_dadd+0x23a>
    3a38:	e118      	b.n	3c6c <__aeabi_dadd+0x46c>
    3a3a:	1c17      	adds	r7, r2, #0
    3a3c:	1c35      	adds	r5, r6, #0
    3a3e:	4646      	mov	r6, r8
    3a40:	076b      	lsls	r3, r5, #29
    3a42:	d000      	beq.n	3a46 <__aeabi_dadd+0x246>
    3a44:	e707      	b.n	3856 <__aeabi_dadd+0x56>
    3a46:	e795      	b.n	3974 <__aeabi_dadd+0x174>
    3a48:	2800      	cmp	r0, #0
    3a4a:	d17a      	bne.n	3b42 <__aeabi_dadd+0x342>
    3a4c:	1c62      	adds	r2, r4, #1
    3a4e:	0552      	lsls	r2, r2, #21
    3a50:	0d52      	lsrs	r2, r2, #21
    3a52:	2a01      	cmp	r2, #1
    3a54:	dc00      	bgt.n	3a58 <__aeabi_dadd+0x258>
    3a56:	e0fb      	b.n	3c50 <__aeabi_dadd+0x450>
    3a58:	4662      	mov	r2, ip
    3a5a:	1aaa      	subs	r2, r5, r2
    3a5c:	4295      	cmp	r5, r2
    3a5e:	41b6      	sbcs	r6, r6
    3a60:	4691      	mov	r9, r2
    3a62:	1a78      	subs	r0, r7, r1
    3a64:	4272      	negs	r2, r6
    3a66:	1a86      	subs	r6, r0, r2
    3a68:	0232      	lsls	r2, r6, #8
    3a6a:	d400      	bmi.n	3a6e <__aeabi_dadd+0x26e>
    3a6c:	e093      	b.n	3b96 <__aeabi_dadd+0x396>
    3a6e:	4662      	mov	r2, ip
    3a70:	1b55      	subs	r5, r2, r5
    3a72:	45ac      	cmp	ip, r5
    3a74:	4180      	sbcs	r0, r0
    3a76:	1bcf      	subs	r7, r1, r7
    3a78:	4240      	negs	r0, r0
    3a7a:	1a3e      	subs	r6, r7, r0
    3a7c:	4698      	mov	r8, r3
    3a7e:	e748      	b.n	3912 <__aeabi_dadd+0x112>
    3a80:	2200      	movs	r2, #0
    3a82:	2500      	movs	r5, #0
    3a84:	e708      	b.n	3898 <__aeabi_dadd+0x98>
    3a86:	1c28      	adds	r0, r5, #0
    3a88:	f001 fcd8 	bl	543c <__clzsi2>
    3a8c:	3020      	adds	r0, #32
    3a8e:	1c03      	adds	r3, r0, #0
    3a90:	3b08      	subs	r3, #8
    3a92:	2b1f      	cmp	r3, #31
    3a94:	dc00      	bgt.n	3a98 <__aeabi_dadd+0x298>
    3a96:	e747      	b.n	3928 <__aeabi_dadd+0x128>
    3a98:	3828      	subs	r0, #40	; 0x28
    3a9a:	4085      	lsls	r5, r0
    3a9c:	1c2e      	adds	r6, r5, #0
    3a9e:	2500      	movs	r5, #0
    3aa0:	429c      	cmp	r4, r3
    3aa2:	dc00      	bgt.n	3aa6 <__aeabi_dadd+0x2a6>
    3aa4:	e74c      	b.n	3940 <__aeabi_dadd+0x140>
    3aa6:	4a42      	ldr	r2, [pc, #264]	; (3bb0 <__aeabi_dadd+0x3b0>)
    3aa8:	1ae4      	subs	r4, r4, r3
    3aaa:	4016      	ands	r6, r2
    3aac:	1c37      	adds	r7, r6, #0
    3aae:	e6cf      	b.n	3850 <__aeabi_dadd+0x50>
    3ab0:	4663      	mov	r3, ip
    3ab2:	4319      	orrs	r1, r3
    3ab4:	1e4b      	subs	r3, r1, #1
    3ab6:	4199      	sbcs	r1, r3
    3ab8:	2200      	movs	r2, #0
    3aba:	b2cb      	uxtb	r3, r1
    3abc:	e71d      	b.n	38fa <__aeabi_dadd+0xfa>
    3abe:	2b00      	cmp	r3, #0
    3ac0:	d000      	beq.n	3ac4 <__aeabi_dadd+0x2c4>
    3ac2:	e0f2      	b.n	3caa <__aeabi_dadd+0x4aa>
    3ac4:	1c60      	adds	r0, r4, #1
    3ac6:	0543      	lsls	r3, r0, #21
    3ac8:	0d5b      	lsrs	r3, r3, #21
    3aca:	2b01      	cmp	r3, #1
    3acc:	dc00      	bgt.n	3ad0 <__aeabi_dadd+0x2d0>
    3ace:	e0a4      	b.n	3c1a <__aeabi_dadd+0x41a>
    3ad0:	4b36      	ldr	r3, [pc, #216]	; (3bac <__aeabi_dadd+0x3ac>)
    3ad2:	4298      	cmp	r0, r3
    3ad4:	d100      	bne.n	3ad8 <__aeabi_dadd+0x2d8>
    3ad6:	e121      	b.n	3d1c <__aeabi_dadd+0x51c>
    3ad8:	4663      	mov	r3, ip
    3ada:	195c      	adds	r4, r3, r5
    3adc:	42ac      	cmp	r4, r5
    3ade:	419b      	sbcs	r3, r3
    3ae0:	19cf      	adds	r7, r1, r7
    3ae2:	425b      	negs	r3, r3
    3ae4:	18fa      	adds	r2, r7, r3
    3ae6:	0864      	lsrs	r4, r4, #1
    3ae8:	07d5      	lsls	r5, r2, #31
    3aea:	4325      	orrs	r5, r4
    3aec:	0857      	lsrs	r7, r2, #1
    3aee:	1c04      	adds	r4, r0, #0
    3af0:	e6ae      	b.n	3850 <__aeabi_dadd+0x50>
    3af2:	4b2e      	ldr	r3, [pc, #184]	; (3bac <__aeabi_dadd+0x3ac>)
    3af4:	429c      	cmp	r4, r3
    3af6:	d000      	beq.n	3afa <__aeabi_dadd+0x2fa>
    3af8:	e6ea      	b.n	38d0 <__aeabi_dadd+0xd0>
    3afa:	e6a9      	b.n	3850 <__aeabi_dadd+0x50>
    3afc:	1c21      	adds	r1, r4, #0
    3afe:	1c33      	adds	r3, r6, #0
    3b00:	391f      	subs	r1, #31
    3b02:	40cb      	lsrs	r3, r1
    3b04:	1c19      	adds	r1, r3, #0
    3b06:	2a20      	cmp	r2, #32
    3b08:	d100      	bne.n	3b0c <__aeabi_dadd+0x30c>
    3b0a:	e082      	b.n	3c12 <__aeabi_dadd+0x412>
    3b0c:	233f      	movs	r3, #63	; 0x3f
    3b0e:	1b1c      	subs	r4, r3, r4
    3b10:	40a6      	lsls	r6, r4
    3b12:	4335      	orrs	r5, r6
    3b14:	1e6e      	subs	r6, r5, #1
    3b16:	41b5      	sbcs	r5, r6
    3b18:	2700      	movs	r7, #0
    3b1a:	430d      	orrs	r5, r1
    3b1c:	2400      	movs	r4, #0
    3b1e:	e78e      	b.n	3a3e <__aeabi_dadd+0x23e>
    3b20:	1c03      	adds	r3, r0, #0
    3b22:	1c0e      	adds	r6, r1, #0
    3b24:	3b20      	subs	r3, #32
    3b26:	40de      	lsrs	r6, r3
    3b28:	2820      	cmp	r0, #32
    3b2a:	d074      	beq.n	3c16 <__aeabi_dadd+0x416>
    3b2c:	2340      	movs	r3, #64	; 0x40
    3b2e:	1a1b      	subs	r3, r3, r0
    3b30:	4099      	lsls	r1, r3
    3b32:	1c0b      	adds	r3, r1, #0
    3b34:	4662      	mov	r2, ip
    3b36:	4313      	orrs	r3, r2
    3b38:	1e59      	subs	r1, r3, #1
    3b3a:	418b      	sbcs	r3, r1
    3b3c:	2200      	movs	r2, #0
    3b3e:	4333      	orrs	r3, r6
    3b40:	e6db      	b.n	38fa <__aeabi_dadd+0xfa>
    3b42:	2c00      	cmp	r4, #0
    3b44:	d050      	beq.n	3be8 <__aeabi_dadd+0x3e8>
    3b46:	4c19      	ldr	r4, [pc, #100]	; (3bac <__aeabi_dadd+0x3ac>)
    3b48:	42a2      	cmp	r2, r4
    3b4a:	d100      	bne.n	3b4e <__aeabi_dadd+0x34e>
    3b4c:	e0a8      	b.n	3ca0 <__aeabi_dadd+0x4a0>
    3b4e:	2480      	movs	r4, #128	; 0x80
    3b50:	0424      	lsls	r4, r4, #16
    3b52:	4240      	negs	r0, r0
    3b54:	4327      	orrs	r7, r4
    3b56:	2838      	cmp	r0, #56	; 0x38
    3b58:	dd00      	ble.n	3b5c <__aeabi_dadd+0x35c>
    3b5a:	e0d9      	b.n	3d10 <__aeabi_dadd+0x510>
    3b5c:	281f      	cmp	r0, #31
    3b5e:	dd00      	ble.n	3b62 <__aeabi_dadd+0x362>
    3b60:	e139      	b.n	3dd6 <__aeabi_dadd+0x5d6>
    3b62:	2420      	movs	r4, #32
    3b64:	1c3e      	adds	r6, r7, #0
    3b66:	1a24      	subs	r4, r4, r0
    3b68:	40a6      	lsls	r6, r4
    3b6a:	46b0      	mov	r8, r6
    3b6c:	1c2e      	adds	r6, r5, #0
    3b6e:	46a1      	mov	r9, r4
    3b70:	40c6      	lsrs	r6, r0
    3b72:	4644      	mov	r4, r8
    3b74:	4326      	orrs	r6, r4
    3b76:	464c      	mov	r4, r9
    3b78:	40a5      	lsls	r5, r4
    3b7a:	1e6c      	subs	r4, r5, #1
    3b7c:	41a5      	sbcs	r5, r4
    3b7e:	40c7      	lsrs	r7, r0
    3b80:	4335      	orrs	r5, r6
    3b82:	4660      	mov	r0, ip
    3b84:	1b45      	subs	r5, r0, r5
    3b86:	1bcf      	subs	r7, r1, r7
    3b88:	45ac      	cmp	ip, r5
    3b8a:	4189      	sbcs	r1, r1
    3b8c:	4249      	negs	r1, r1
    3b8e:	1a7f      	subs	r7, r7, r1
    3b90:	1c14      	adds	r4, r2, #0
    3b92:	4698      	mov	r8, r3
    3b94:	e6b8      	b.n	3908 <__aeabi_dadd+0x108>
    3b96:	464b      	mov	r3, r9
    3b98:	464d      	mov	r5, r9
    3b9a:	4333      	orrs	r3, r6
    3b9c:	d000      	beq.n	3ba0 <__aeabi_dadd+0x3a0>
    3b9e:	e6b8      	b.n	3912 <__aeabi_dadd+0x112>
    3ba0:	2600      	movs	r6, #0
    3ba2:	2700      	movs	r7, #0
    3ba4:	2400      	movs	r4, #0
    3ba6:	2500      	movs	r5, #0
    3ba8:	e6e4      	b.n	3974 <__aeabi_dadd+0x174>
    3baa:	46c0      	nop			; (mov r8, r8)
    3bac:	000007ff 	.word	0x000007ff
    3bb0:	ff7fffff 	.word	0xff7fffff
    3bb4:	800fffff 	.word	0x800fffff
    3bb8:	2b1f      	cmp	r3, #31
    3bba:	dc5b      	bgt.n	3c74 <__aeabi_dadd+0x474>
    3bbc:	2220      	movs	r2, #32
    3bbe:	1c08      	adds	r0, r1, #0
    3bc0:	1ad2      	subs	r2, r2, r3
    3bc2:	4090      	lsls	r0, r2
    3bc4:	4681      	mov	r9, r0
    3bc6:	4660      	mov	r0, ip
    3bc8:	4692      	mov	sl, r2
    3bca:	40d8      	lsrs	r0, r3
    3bcc:	464a      	mov	r2, r9
    3bce:	4310      	orrs	r0, r2
    3bd0:	4681      	mov	r9, r0
    3bd2:	4652      	mov	r2, sl
    3bd4:	4660      	mov	r0, ip
    3bd6:	4090      	lsls	r0, r2
    3bd8:	1c02      	adds	r2, r0, #0
    3bda:	1e50      	subs	r0, r2, #1
    3bdc:	4182      	sbcs	r2, r0
    3bde:	4648      	mov	r0, r9
    3be0:	4310      	orrs	r0, r2
    3be2:	1c0a      	adds	r2, r1, #0
    3be4:	40da      	lsrs	r2, r3
    3be6:	e6e7      	b.n	39b8 <__aeabi_dadd+0x1b8>
    3be8:	1c3c      	adds	r4, r7, #0
    3bea:	432c      	orrs	r4, r5
    3bec:	d058      	beq.n	3ca0 <__aeabi_dadd+0x4a0>
    3bee:	43c0      	mvns	r0, r0
    3bf0:	2800      	cmp	r0, #0
    3bf2:	d151      	bne.n	3c98 <__aeabi_dadd+0x498>
    3bf4:	4660      	mov	r0, ip
    3bf6:	1b45      	subs	r5, r0, r5
    3bf8:	45ac      	cmp	ip, r5
    3bfa:	4180      	sbcs	r0, r0
    3bfc:	1bcf      	subs	r7, r1, r7
    3bfe:	4240      	negs	r0, r0
    3c00:	1a3f      	subs	r7, r7, r0
    3c02:	1c14      	adds	r4, r2, #0
    3c04:	4698      	mov	r8, r3
    3c06:	e67f      	b.n	3908 <__aeabi_dadd+0x108>
    3c08:	4a8f      	ldr	r2, [pc, #572]	; (3e48 <__aeabi_dadd+0x648>)
    3c0a:	4294      	cmp	r4, r2
    3c0c:	d000      	beq.n	3c10 <__aeabi_dadd+0x410>
    3c0e:	e6ca      	b.n	39a6 <__aeabi_dadd+0x1a6>
    3c10:	e61e      	b.n	3850 <__aeabi_dadd+0x50>
    3c12:	2600      	movs	r6, #0
    3c14:	e77d      	b.n	3b12 <__aeabi_dadd+0x312>
    3c16:	2300      	movs	r3, #0
    3c18:	e78c      	b.n	3b34 <__aeabi_dadd+0x334>
    3c1a:	1c3b      	adds	r3, r7, #0
    3c1c:	432b      	orrs	r3, r5
    3c1e:	2c00      	cmp	r4, #0
    3c20:	d000      	beq.n	3c24 <__aeabi_dadd+0x424>
    3c22:	e0bd      	b.n	3da0 <__aeabi_dadd+0x5a0>
    3c24:	2b00      	cmp	r3, #0
    3c26:	d100      	bne.n	3c2a <__aeabi_dadd+0x42a>
    3c28:	e0f5      	b.n	3e16 <__aeabi_dadd+0x616>
    3c2a:	4663      	mov	r3, ip
    3c2c:	430b      	orrs	r3, r1
    3c2e:	d100      	bne.n	3c32 <__aeabi_dadd+0x432>
    3c30:	e60e      	b.n	3850 <__aeabi_dadd+0x50>
    3c32:	4663      	mov	r3, ip
    3c34:	195b      	adds	r3, r3, r5
    3c36:	42ab      	cmp	r3, r5
    3c38:	4180      	sbcs	r0, r0
    3c3a:	19ca      	adds	r2, r1, r7
    3c3c:	4240      	negs	r0, r0
    3c3e:	1817      	adds	r7, r2, r0
    3c40:	023a      	lsls	r2, r7, #8
    3c42:	d400      	bmi.n	3c46 <__aeabi_dadd+0x446>
    3c44:	e0fc      	b.n	3e40 <__aeabi_dadd+0x640>
    3c46:	4a81      	ldr	r2, [pc, #516]	; (3e4c <__aeabi_dadd+0x64c>)
    3c48:	1c1d      	adds	r5, r3, #0
    3c4a:	4017      	ands	r7, r2
    3c4c:	3401      	adds	r4, #1
    3c4e:	e5ff      	b.n	3850 <__aeabi_dadd+0x50>
    3c50:	1c3a      	adds	r2, r7, #0
    3c52:	432a      	orrs	r2, r5
    3c54:	2c00      	cmp	r4, #0
    3c56:	d151      	bne.n	3cfc <__aeabi_dadd+0x4fc>
    3c58:	2a00      	cmp	r2, #0
    3c5a:	d000      	beq.n	3c5e <__aeabi_dadd+0x45e>
    3c5c:	e085      	b.n	3d6a <__aeabi_dadd+0x56a>
    3c5e:	4662      	mov	r2, ip
    3c60:	430a      	orrs	r2, r1
    3c62:	d003      	beq.n	3c6c <__aeabi_dadd+0x46c>
    3c64:	1c0f      	adds	r7, r1, #0
    3c66:	4665      	mov	r5, ip
    3c68:	4698      	mov	r8, r3
    3c6a:	e5f1      	b.n	3850 <__aeabi_dadd+0x50>
    3c6c:	2600      	movs	r6, #0
    3c6e:	2700      	movs	r7, #0
    3c70:	2500      	movs	r5, #0
    3c72:	e67f      	b.n	3974 <__aeabi_dadd+0x174>
    3c74:	1c18      	adds	r0, r3, #0
    3c76:	1c0a      	adds	r2, r1, #0
    3c78:	3820      	subs	r0, #32
    3c7a:	40c2      	lsrs	r2, r0
    3c7c:	2b20      	cmp	r3, #32
    3c7e:	d100      	bne.n	3c82 <__aeabi_dadd+0x482>
    3c80:	e0a7      	b.n	3dd2 <__aeabi_dadd+0x5d2>
    3c82:	2040      	movs	r0, #64	; 0x40
    3c84:	1ac0      	subs	r0, r0, r3
    3c86:	4081      	lsls	r1, r0
    3c88:	1c08      	adds	r0, r1, #0
    3c8a:	4663      	mov	r3, ip
    3c8c:	4318      	orrs	r0, r3
    3c8e:	1e41      	subs	r1, r0, #1
    3c90:	4188      	sbcs	r0, r1
    3c92:	4310      	orrs	r0, r2
    3c94:	2200      	movs	r2, #0
    3c96:	e68f      	b.n	39b8 <__aeabi_dadd+0x1b8>
    3c98:	4c6b      	ldr	r4, [pc, #428]	; (3e48 <__aeabi_dadd+0x648>)
    3c9a:	42a2      	cmp	r2, r4
    3c9c:	d000      	beq.n	3ca0 <__aeabi_dadd+0x4a0>
    3c9e:	e75a      	b.n	3b56 <__aeabi_dadd+0x356>
    3ca0:	1c0f      	adds	r7, r1, #0
    3ca2:	4665      	mov	r5, ip
    3ca4:	1c14      	adds	r4, r2, #0
    3ca6:	4698      	mov	r8, r3
    3ca8:	e5d2      	b.n	3850 <__aeabi_dadd+0x50>
    3caa:	2c00      	cmp	r4, #0
    3cac:	d13a      	bne.n	3d24 <__aeabi_dadd+0x524>
    3cae:	1c38      	adds	r0, r7, #0
    3cb0:	4328      	orrs	r0, r5
    3cb2:	d071      	beq.n	3d98 <__aeabi_dadd+0x598>
    3cb4:	43db      	mvns	r3, r3
    3cb6:	2b00      	cmp	r3, #0
    3cb8:	d018      	beq.n	3cec <__aeabi_dadd+0x4ec>
    3cba:	4863      	ldr	r0, [pc, #396]	; (3e48 <__aeabi_dadd+0x648>)
    3cbc:	4282      	cmp	r2, r0
    3cbe:	d06b      	beq.n	3d98 <__aeabi_dadd+0x598>
    3cc0:	2b38      	cmp	r3, #56	; 0x38
    3cc2:	dd00      	ble.n	3cc6 <__aeabi_dadd+0x4c6>
    3cc4:	e09d      	b.n	3e02 <__aeabi_dadd+0x602>
    3cc6:	2b1f      	cmp	r3, #31
    3cc8:	dd00      	ble.n	3ccc <__aeabi_dadd+0x4cc>
    3cca:	e0a7      	b.n	3e1c <__aeabi_dadd+0x61c>
    3ccc:	2020      	movs	r0, #32
    3cce:	1c3c      	adds	r4, r7, #0
    3cd0:	1ac0      	subs	r0, r0, r3
    3cd2:	4084      	lsls	r4, r0
    3cd4:	46a1      	mov	r9, r4
    3cd6:	1c2c      	adds	r4, r5, #0
    3cd8:	4682      	mov	sl, r0
    3cda:	40dc      	lsrs	r4, r3
    3cdc:	4648      	mov	r0, r9
    3cde:	4304      	orrs	r4, r0
    3ce0:	4650      	mov	r0, sl
    3ce2:	4085      	lsls	r5, r0
    3ce4:	1e68      	subs	r0, r5, #1
    3ce6:	4185      	sbcs	r5, r0
    3ce8:	40df      	lsrs	r7, r3
    3cea:	4325      	orrs	r5, r4
    3cec:	4465      	add	r5, ip
    3cee:	4565      	cmp	r5, ip
    3cf0:	419b      	sbcs	r3, r3
    3cf2:	187f      	adds	r7, r7, r1
    3cf4:	425b      	negs	r3, r3
    3cf6:	18ff      	adds	r7, r7, r3
    3cf8:	1c14      	adds	r4, r2, #0
    3cfa:	e664      	b.n	39c6 <__aeabi_dadd+0x1c6>
    3cfc:	2a00      	cmp	r2, #0
    3cfe:	d119      	bne.n	3d34 <__aeabi_dadd+0x534>
    3d00:	4662      	mov	r2, ip
    3d02:	430a      	orrs	r2, r1
    3d04:	d077      	beq.n	3df6 <__aeabi_dadd+0x5f6>
    3d06:	1c0f      	adds	r7, r1, #0
    3d08:	4665      	mov	r5, ip
    3d0a:	4698      	mov	r8, r3
    3d0c:	4c4e      	ldr	r4, [pc, #312]	; (3e48 <__aeabi_dadd+0x648>)
    3d0e:	e59f      	b.n	3850 <__aeabi_dadd+0x50>
    3d10:	433d      	orrs	r5, r7
    3d12:	1e6f      	subs	r7, r5, #1
    3d14:	41bd      	sbcs	r5, r7
    3d16:	2700      	movs	r7, #0
    3d18:	b2ed      	uxtb	r5, r5
    3d1a:	e732      	b.n	3b82 <__aeabi_dadd+0x382>
    3d1c:	1c04      	adds	r4, r0, #0
    3d1e:	2700      	movs	r7, #0
    3d20:	2500      	movs	r5, #0
    3d22:	e627      	b.n	3974 <__aeabi_dadd+0x174>
    3d24:	4848      	ldr	r0, [pc, #288]	; (3e48 <__aeabi_dadd+0x648>)
    3d26:	4282      	cmp	r2, r0
    3d28:	d036      	beq.n	3d98 <__aeabi_dadd+0x598>
    3d2a:	2080      	movs	r0, #128	; 0x80
    3d2c:	0400      	lsls	r0, r0, #16
    3d2e:	425b      	negs	r3, r3
    3d30:	4307      	orrs	r7, r0
    3d32:	e7c5      	b.n	3cc0 <__aeabi_dadd+0x4c0>
    3d34:	4662      	mov	r2, ip
    3d36:	430a      	orrs	r2, r1
    3d38:	d049      	beq.n	3dce <__aeabi_dadd+0x5ce>
    3d3a:	2480      	movs	r4, #128	; 0x80
    3d3c:	08ed      	lsrs	r5, r5, #3
    3d3e:	0778      	lsls	r0, r7, #29
    3d40:	08fa      	lsrs	r2, r7, #3
    3d42:	0324      	lsls	r4, r4, #12
    3d44:	4328      	orrs	r0, r5
    3d46:	4222      	tst	r2, r4
    3d48:	d009      	beq.n	3d5e <__aeabi_dadd+0x55e>
    3d4a:	08ce      	lsrs	r6, r1, #3
    3d4c:	4226      	tst	r6, r4
    3d4e:	d106      	bne.n	3d5e <__aeabi_dadd+0x55e>
    3d50:	4662      	mov	r2, ip
    3d52:	074f      	lsls	r7, r1, #29
    3d54:	1c38      	adds	r0, r7, #0
    3d56:	08d2      	lsrs	r2, r2, #3
    3d58:	4310      	orrs	r0, r2
    3d5a:	4698      	mov	r8, r3
    3d5c:	1c32      	adds	r2, r6, #0
    3d5e:	00d2      	lsls	r2, r2, #3
    3d60:	0f47      	lsrs	r7, r0, #29
    3d62:	4317      	orrs	r7, r2
    3d64:	00c5      	lsls	r5, r0, #3
    3d66:	4c38      	ldr	r4, [pc, #224]	; (3e48 <__aeabi_dadd+0x648>)
    3d68:	e572      	b.n	3850 <__aeabi_dadd+0x50>
    3d6a:	4662      	mov	r2, ip
    3d6c:	430a      	orrs	r2, r1
    3d6e:	d100      	bne.n	3d72 <__aeabi_dadd+0x572>
    3d70:	e56e      	b.n	3850 <__aeabi_dadd+0x50>
    3d72:	4662      	mov	r2, ip
    3d74:	1aae      	subs	r6, r5, r2
    3d76:	42b5      	cmp	r5, r6
    3d78:	4192      	sbcs	r2, r2
    3d7a:	1a78      	subs	r0, r7, r1
    3d7c:	4252      	negs	r2, r2
    3d7e:	1a82      	subs	r2, r0, r2
    3d80:	0210      	lsls	r0, r2, #8
    3d82:	d400      	bmi.n	3d86 <__aeabi_dadd+0x586>
    3d84:	e655      	b.n	3a32 <__aeabi_dadd+0x232>
    3d86:	4662      	mov	r2, ip
    3d88:	1b55      	subs	r5, r2, r5
    3d8a:	45ac      	cmp	ip, r5
    3d8c:	4180      	sbcs	r0, r0
    3d8e:	1bca      	subs	r2, r1, r7
    3d90:	4240      	negs	r0, r0
    3d92:	1a17      	subs	r7, r2, r0
    3d94:	4698      	mov	r8, r3
    3d96:	e55b      	b.n	3850 <__aeabi_dadd+0x50>
    3d98:	1c0f      	adds	r7, r1, #0
    3d9a:	4665      	mov	r5, ip
    3d9c:	1c14      	adds	r4, r2, #0
    3d9e:	e557      	b.n	3850 <__aeabi_dadd+0x50>
    3da0:	2b00      	cmp	r3, #0
    3da2:	d034      	beq.n	3e0e <__aeabi_dadd+0x60e>
    3da4:	4663      	mov	r3, ip
    3da6:	430b      	orrs	r3, r1
    3da8:	d011      	beq.n	3dce <__aeabi_dadd+0x5ce>
    3daa:	2480      	movs	r4, #128	; 0x80
    3dac:	08ed      	lsrs	r5, r5, #3
    3dae:	0778      	lsls	r0, r7, #29
    3db0:	08fa      	lsrs	r2, r7, #3
    3db2:	0324      	lsls	r4, r4, #12
    3db4:	4328      	orrs	r0, r5
    3db6:	4222      	tst	r2, r4
    3db8:	d0d1      	beq.n	3d5e <__aeabi_dadd+0x55e>
    3dba:	08cb      	lsrs	r3, r1, #3
    3dbc:	4223      	tst	r3, r4
    3dbe:	d1ce      	bne.n	3d5e <__aeabi_dadd+0x55e>
    3dc0:	4662      	mov	r2, ip
    3dc2:	074f      	lsls	r7, r1, #29
    3dc4:	1c38      	adds	r0, r7, #0
    3dc6:	08d2      	lsrs	r2, r2, #3
    3dc8:	4310      	orrs	r0, r2
    3dca:	1c1a      	adds	r2, r3, #0
    3dcc:	e7c7      	b.n	3d5e <__aeabi_dadd+0x55e>
    3dce:	4c1e      	ldr	r4, [pc, #120]	; (3e48 <__aeabi_dadd+0x648>)
    3dd0:	e53e      	b.n	3850 <__aeabi_dadd+0x50>
    3dd2:	2000      	movs	r0, #0
    3dd4:	e759      	b.n	3c8a <__aeabi_dadd+0x48a>
    3dd6:	1c04      	adds	r4, r0, #0
    3dd8:	1c3e      	adds	r6, r7, #0
    3dda:	3c20      	subs	r4, #32
    3ddc:	40e6      	lsrs	r6, r4
    3dde:	1c34      	adds	r4, r6, #0
    3de0:	2820      	cmp	r0, #32
    3de2:	d02b      	beq.n	3e3c <__aeabi_dadd+0x63c>
    3de4:	2640      	movs	r6, #64	; 0x40
    3de6:	1a30      	subs	r0, r6, r0
    3de8:	4087      	lsls	r7, r0
    3dea:	433d      	orrs	r5, r7
    3dec:	1e6f      	subs	r7, r5, #1
    3dee:	41bd      	sbcs	r5, r7
    3df0:	2700      	movs	r7, #0
    3df2:	4325      	orrs	r5, r4
    3df4:	e6c5      	b.n	3b82 <__aeabi_dadd+0x382>
    3df6:	2780      	movs	r7, #128	; 0x80
    3df8:	2600      	movs	r6, #0
    3dfa:	03ff      	lsls	r7, r7, #15
    3dfc:	4c12      	ldr	r4, [pc, #72]	; (3e48 <__aeabi_dadd+0x648>)
    3dfe:	2500      	movs	r5, #0
    3e00:	e5b8      	b.n	3974 <__aeabi_dadd+0x174>
    3e02:	433d      	orrs	r5, r7
    3e04:	1e6f      	subs	r7, r5, #1
    3e06:	41bd      	sbcs	r5, r7
    3e08:	2700      	movs	r7, #0
    3e0a:	b2ed      	uxtb	r5, r5
    3e0c:	e76e      	b.n	3cec <__aeabi_dadd+0x4ec>
    3e0e:	1c0f      	adds	r7, r1, #0
    3e10:	4665      	mov	r5, ip
    3e12:	4c0d      	ldr	r4, [pc, #52]	; (3e48 <__aeabi_dadd+0x648>)
    3e14:	e51c      	b.n	3850 <__aeabi_dadd+0x50>
    3e16:	1c0f      	adds	r7, r1, #0
    3e18:	4665      	mov	r5, ip
    3e1a:	e519      	b.n	3850 <__aeabi_dadd+0x50>
    3e1c:	1c1c      	adds	r4, r3, #0
    3e1e:	1c38      	adds	r0, r7, #0
    3e20:	3c20      	subs	r4, #32
    3e22:	40e0      	lsrs	r0, r4
    3e24:	1c04      	adds	r4, r0, #0
    3e26:	2b20      	cmp	r3, #32
    3e28:	d00c      	beq.n	3e44 <__aeabi_dadd+0x644>
    3e2a:	2040      	movs	r0, #64	; 0x40
    3e2c:	1ac3      	subs	r3, r0, r3
    3e2e:	409f      	lsls	r7, r3
    3e30:	433d      	orrs	r5, r7
    3e32:	1e6f      	subs	r7, r5, #1
    3e34:	41bd      	sbcs	r5, r7
    3e36:	2700      	movs	r7, #0
    3e38:	4325      	orrs	r5, r4
    3e3a:	e757      	b.n	3cec <__aeabi_dadd+0x4ec>
    3e3c:	2700      	movs	r7, #0
    3e3e:	e7d4      	b.n	3dea <__aeabi_dadd+0x5ea>
    3e40:	1c1d      	adds	r5, r3, #0
    3e42:	e5fc      	b.n	3a3e <__aeabi_dadd+0x23e>
    3e44:	2700      	movs	r7, #0
    3e46:	e7f3      	b.n	3e30 <__aeabi_dadd+0x630>
    3e48:	000007ff 	.word	0x000007ff
    3e4c:	ff7fffff 	.word	0xff7fffff

00003e50 <__aeabi_ddiv>:
    3e50:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e52:	465f      	mov	r7, fp
    3e54:	4656      	mov	r6, sl
    3e56:	464d      	mov	r5, r9
    3e58:	4644      	mov	r4, r8
    3e5a:	b4f0      	push	{r4, r5, r6, r7}
    3e5c:	030f      	lsls	r7, r1, #12
    3e5e:	b087      	sub	sp, #28
    3e60:	4698      	mov	r8, r3
    3e62:	004d      	lsls	r5, r1, #1
    3e64:	0b3b      	lsrs	r3, r7, #12
    3e66:	0fcc      	lsrs	r4, r1, #31
    3e68:	1c06      	adds	r6, r0, #0
    3e6a:	4692      	mov	sl, r2
    3e6c:	4681      	mov	r9, r0
    3e6e:	469b      	mov	fp, r3
    3e70:	0d6d      	lsrs	r5, r5, #21
    3e72:	9401      	str	r4, [sp, #4]
    3e74:	d06b      	beq.n	3f4e <__aeabi_ddiv+0xfe>
    3e76:	4b66      	ldr	r3, [pc, #408]	; (4010 <__aeabi_ddiv+0x1c0>)
    3e78:	429d      	cmp	r5, r3
    3e7a:	d035      	beq.n	3ee8 <__aeabi_ddiv+0x98>
    3e7c:	2780      	movs	r7, #128	; 0x80
    3e7e:	465b      	mov	r3, fp
    3e80:	037f      	lsls	r7, r7, #13
    3e82:	431f      	orrs	r7, r3
    3e84:	00f3      	lsls	r3, r6, #3
    3e86:	4699      	mov	r9, r3
    3e88:	4b62      	ldr	r3, [pc, #392]	; (4014 <__aeabi_ddiv+0x1c4>)
    3e8a:	00ff      	lsls	r7, r7, #3
    3e8c:	0f40      	lsrs	r0, r0, #29
    3e8e:	469c      	mov	ip, r3
    3e90:	4307      	orrs	r7, r0
    3e92:	2300      	movs	r3, #0
    3e94:	46bb      	mov	fp, r7
    3e96:	2600      	movs	r6, #0
    3e98:	4465      	add	r5, ip
    3e9a:	9300      	str	r3, [sp, #0]
    3e9c:	4642      	mov	r2, r8
    3e9e:	0317      	lsls	r7, r2, #12
    3ea0:	0050      	lsls	r0, r2, #1
    3ea2:	0fd2      	lsrs	r2, r2, #31
    3ea4:	4653      	mov	r3, sl
    3ea6:	0b3f      	lsrs	r7, r7, #12
    3ea8:	0d40      	lsrs	r0, r0, #21
    3eaa:	4690      	mov	r8, r2
    3eac:	d100      	bne.n	3eb0 <__aeabi_ddiv+0x60>
    3eae:	e072      	b.n	3f96 <__aeabi_ddiv+0x146>
    3eb0:	4a57      	ldr	r2, [pc, #348]	; (4010 <__aeabi_ddiv+0x1c0>)
    3eb2:	4290      	cmp	r0, r2
    3eb4:	d067      	beq.n	3f86 <__aeabi_ddiv+0x136>
    3eb6:	2380      	movs	r3, #128	; 0x80
    3eb8:	035b      	lsls	r3, r3, #13
    3eba:	431f      	orrs	r7, r3
    3ebc:	4653      	mov	r3, sl
    3ebe:	4a55      	ldr	r2, [pc, #340]	; (4014 <__aeabi_ddiv+0x1c4>)
    3ec0:	0f5b      	lsrs	r3, r3, #29
    3ec2:	00ff      	lsls	r7, r7, #3
    3ec4:	431f      	orrs	r7, r3
    3ec6:	4694      	mov	ip, r2
    3ec8:	4653      	mov	r3, sl
    3eca:	2100      	movs	r1, #0
    3ecc:	00db      	lsls	r3, r3, #3
    3ece:	4460      	add	r0, ip
    3ed0:	4642      	mov	r2, r8
    3ed2:	4062      	eors	r2, r4
    3ed4:	4692      	mov	sl, r2
    3ed6:	1a2d      	subs	r5, r5, r0
    3ed8:	430e      	orrs	r6, r1
    3eda:	2e0f      	cmp	r6, #15
    3edc:	d900      	bls.n	3ee0 <__aeabi_ddiv+0x90>
    3ede:	e0a1      	b.n	4024 <__aeabi_ddiv+0x1d4>
    3ee0:	484d      	ldr	r0, [pc, #308]	; (4018 <__aeabi_ddiv+0x1c8>)
    3ee2:	00b6      	lsls	r6, r6, #2
    3ee4:	5980      	ldr	r0, [r0, r6]
    3ee6:	4687      	mov	pc, r0
    3ee8:	465b      	mov	r3, fp
    3eea:	431e      	orrs	r6, r3
    3eec:	d000      	beq.n	3ef0 <__aeabi_ddiv+0xa0>
    3eee:	e076      	b.n	3fde <__aeabi_ddiv+0x18e>
    3ef0:	2300      	movs	r3, #0
    3ef2:	469b      	mov	fp, r3
    3ef4:	4699      	mov	r9, r3
    3ef6:	3302      	adds	r3, #2
    3ef8:	2608      	movs	r6, #8
    3efa:	9300      	str	r3, [sp, #0]
    3efc:	e7ce      	b.n	3e9c <__aeabi_ddiv+0x4c>
    3efe:	4699      	mov	r9, r3
    3f00:	4643      	mov	r3, r8
    3f02:	46bb      	mov	fp, r7
    3f04:	9301      	str	r3, [sp, #4]
    3f06:	9100      	str	r1, [sp, #0]
    3f08:	9b00      	ldr	r3, [sp, #0]
    3f0a:	2b02      	cmp	r3, #2
    3f0c:	d16b      	bne.n	3fe6 <__aeabi_ddiv+0x196>
    3f0e:	9b01      	ldr	r3, [sp, #4]
    3f10:	469a      	mov	sl, r3
    3f12:	2100      	movs	r1, #0
    3f14:	4653      	mov	r3, sl
    3f16:	2201      	movs	r2, #1
    3f18:	2700      	movs	r7, #0
    3f1a:	4689      	mov	r9, r1
    3f1c:	401a      	ands	r2, r3
    3f1e:	4b3c      	ldr	r3, [pc, #240]	; (4010 <__aeabi_ddiv+0x1c0>)
    3f20:	2100      	movs	r1, #0
    3f22:	033f      	lsls	r7, r7, #12
    3f24:	0d0c      	lsrs	r4, r1, #20
    3f26:	0524      	lsls	r4, r4, #20
    3f28:	0b3f      	lsrs	r7, r7, #12
    3f2a:	4327      	orrs	r7, r4
    3f2c:	4c3b      	ldr	r4, [pc, #236]	; (401c <__aeabi_ddiv+0x1cc>)
    3f2e:	051b      	lsls	r3, r3, #20
    3f30:	4027      	ands	r7, r4
    3f32:	431f      	orrs	r7, r3
    3f34:	007f      	lsls	r7, r7, #1
    3f36:	07d2      	lsls	r2, r2, #31
    3f38:	087f      	lsrs	r7, r7, #1
    3f3a:	4317      	orrs	r7, r2
    3f3c:	4648      	mov	r0, r9
    3f3e:	1c39      	adds	r1, r7, #0
    3f40:	b007      	add	sp, #28
    3f42:	bc3c      	pop	{r2, r3, r4, r5}
    3f44:	4690      	mov	r8, r2
    3f46:	4699      	mov	r9, r3
    3f48:	46a2      	mov	sl, r4
    3f4a:	46ab      	mov	fp, r5
    3f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3f4e:	4303      	orrs	r3, r0
    3f50:	d03e      	beq.n	3fd0 <__aeabi_ddiv+0x180>
    3f52:	465b      	mov	r3, fp
    3f54:	2b00      	cmp	r3, #0
    3f56:	d100      	bne.n	3f5a <__aeabi_ddiv+0x10a>
    3f58:	e19c      	b.n	4294 <__aeabi_ddiv+0x444>
    3f5a:	4658      	mov	r0, fp
    3f5c:	f001 fa6e 	bl	543c <__clzsi2>
    3f60:	2328      	movs	r3, #40	; 0x28
    3f62:	1c31      	adds	r1, r6, #0
    3f64:	1a1b      	subs	r3, r3, r0
    3f66:	1c02      	adds	r2, r0, #0
    3f68:	465f      	mov	r7, fp
    3f6a:	40d9      	lsrs	r1, r3
    3f6c:	3a08      	subs	r2, #8
    3f6e:	4097      	lsls	r7, r2
    3f70:	1c0b      	adds	r3, r1, #0
    3f72:	4096      	lsls	r6, r2
    3f74:	433b      	orrs	r3, r7
    3f76:	469b      	mov	fp, r3
    3f78:	46b1      	mov	r9, r6
    3f7a:	2300      	movs	r3, #0
    3f7c:	4d28      	ldr	r5, [pc, #160]	; (4020 <__aeabi_ddiv+0x1d0>)
    3f7e:	2600      	movs	r6, #0
    3f80:	1a2d      	subs	r5, r5, r0
    3f82:	9300      	str	r3, [sp, #0]
    3f84:	e78a      	b.n	3e9c <__aeabi_ddiv+0x4c>
    3f86:	4652      	mov	r2, sl
    3f88:	2103      	movs	r1, #3
    3f8a:	433a      	orrs	r2, r7
    3f8c:	d1a0      	bne.n	3ed0 <__aeabi_ddiv+0x80>
    3f8e:	2700      	movs	r7, #0
    3f90:	2300      	movs	r3, #0
    3f92:	2102      	movs	r1, #2
    3f94:	e79c      	b.n	3ed0 <__aeabi_ddiv+0x80>
    3f96:	4652      	mov	r2, sl
    3f98:	433a      	orrs	r2, r7
    3f9a:	d015      	beq.n	3fc8 <__aeabi_ddiv+0x178>
    3f9c:	2f00      	cmp	r7, #0
    3f9e:	d100      	bne.n	3fa2 <__aeabi_ddiv+0x152>
    3fa0:	e185      	b.n	42ae <__aeabi_ddiv+0x45e>
    3fa2:	1c38      	adds	r0, r7, #0
    3fa4:	f001 fa4a 	bl	543c <__clzsi2>
    3fa8:	1c02      	adds	r2, r0, #0
    3faa:	2128      	movs	r1, #40	; 0x28
    3fac:	4650      	mov	r0, sl
    3fae:	1a89      	subs	r1, r1, r2
    3fb0:	1c13      	adds	r3, r2, #0
    3fb2:	40c8      	lsrs	r0, r1
    3fb4:	4651      	mov	r1, sl
    3fb6:	3b08      	subs	r3, #8
    3fb8:	4099      	lsls	r1, r3
    3fba:	409f      	lsls	r7, r3
    3fbc:	1c0b      	adds	r3, r1, #0
    3fbe:	4307      	orrs	r7, r0
    3fc0:	4817      	ldr	r0, [pc, #92]	; (4020 <__aeabi_ddiv+0x1d0>)
    3fc2:	2100      	movs	r1, #0
    3fc4:	1a80      	subs	r0, r0, r2
    3fc6:	e783      	b.n	3ed0 <__aeabi_ddiv+0x80>
    3fc8:	2700      	movs	r7, #0
    3fca:	2300      	movs	r3, #0
    3fcc:	2101      	movs	r1, #1
    3fce:	e77f      	b.n	3ed0 <__aeabi_ddiv+0x80>
    3fd0:	2300      	movs	r3, #0
    3fd2:	469b      	mov	fp, r3
    3fd4:	4699      	mov	r9, r3
    3fd6:	3301      	adds	r3, #1
    3fd8:	2604      	movs	r6, #4
    3fda:	9300      	str	r3, [sp, #0]
    3fdc:	e75e      	b.n	3e9c <__aeabi_ddiv+0x4c>
    3fde:	2303      	movs	r3, #3
    3fe0:	260c      	movs	r6, #12
    3fe2:	9300      	str	r3, [sp, #0]
    3fe4:	e75a      	b.n	3e9c <__aeabi_ddiv+0x4c>
    3fe6:	2b03      	cmp	r3, #3
    3fe8:	d100      	bne.n	3fec <__aeabi_ddiv+0x19c>
    3fea:	e23c      	b.n	4466 <__aeabi_ddiv+0x616>
    3fec:	2b01      	cmp	r3, #1
    3fee:	d000      	beq.n	3ff2 <__aeabi_ddiv+0x1a2>
    3ff0:	e1bf      	b.n	4372 <__aeabi_ddiv+0x522>
    3ff2:	1c1a      	adds	r2, r3, #0
    3ff4:	9b01      	ldr	r3, [sp, #4]
    3ff6:	401a      	ands	r2, r3
    3ff8:	2100      	movs	r1, #0
    3ffa:	2300      	movs	r3, #0
    3ffc:	2700      	movs	r7, #0
    3ffe:	4689      	mov	r9, r1
    4000:	e78e      	b.n	3f20 <__aeabi_ddiv+0xd0>
    4002:	2300      	movs	r3, #0
    4004:	2780      	movs	r7, #128	; 0x80
    4006:	4699      	mov	r9, r3
    4008:	2200      	movs	r2, #0
    400a:	033f      	lsls	r7, r7, #12
    400c:	4b00      	ldr	r3, [pc, #0]	; (4010 <__aeabi_ddiv+0x1c0>)
    400e:	e787      	b.n	3f20 <__aeabi_ddiv+0xd0>
    4010:	000007ff 	.word	0x000007ff
    4014:	fffffc01 	.word	0xfffffc01
    4018:	00005728 	.word	0x00005728
    401c:	800fffff 	.word	0x800fffff
    4020:	fffffc0d 	.word	0xfffffc0d
    4024:	45bb      	cmp	fp, r7
    4026:	d900      	bls.n	402a <__aeabi_ddiv+0x1da>
    4028:	e151      	b.n	42ce <__aeabi_ddiv+0x47e>
    402a:	d100      	bne.n	402e <__aeabi_ddiv+0x1de>
    402c:	e14c      	b.n	42c8 <__aeabi_ddiv+0x478>
    402e:	464a      	mov	r2, r9
    4030:	9203      	str	r2, [sp, #12]
    4032:	2200      	movs	r2, #0
    4034:	465c      	mov	r4, fp
    4036:	4690      	mov	r8, r2
    4038:	3d01      	subs	r5, #1
    403a:	0e18      	lsrs	r0, r3, #24
    403c:	023f      	lsls	r7, r7, #8
    403e:	4338      	orrs	r0, r7
    4040:	021b      	lsls	r3, r3, #8
    4042:	9301      	str	r3, [sp, #4]
    4044:	0c03      	lsrs	r3, r0, #16
    4046:	4699      	mov	r9, r3
    4048:	0403      	lsls	r3, r0, #16
    404a:	0c1b      	lsrs	r3, r3, #16
    404c:	4649      	mov	r1, r9
    404e:	1c06      	adds	r6, r0, #0
    4050:	1c20      	adds	r0, r4, #0
    4052:	1c1f      	adds	r7, r3, #0
    4054:	9300      	str	r3, [sp, #0]
    4056:	f7ff f9e9 	bl	342c <__aeabi_uidiv>
    405a:	1c02      	adds	r2, r0, #0
    405c:	437a      	muls	r2, r7
    405e:	9002      	str	r0, [sp, #8]
    4060:	4649      	mov	r1, r9
    4062:	1c20      	adds	r0, r4, #0
    4064:	1c17      	adds	r7, r2, #0
    4066:	f7ff fa67 	bl	3538 <__aeabi_uidivmod>
    406a:	9b03      	ldr	r3, [sp, #12]
    406c:	0409      	lsls	r1, r1, #16
    406e:	0c1b      	lsrs	r3, r3, #16
    4070:	4319      	orrs	r1, r3
    4072:	428f      	cmp	r7, r1
    4074:	d90c      	bls.n	4090 <__aeabi_ddiv+0x240>
    4076:	9b02      	ldr	r3, [sp, #8]
    4078:	1989      	adds	r1, r1, r6
    407a:	3b01      	subs	r3, #1
    407c:	428e      	cmp	r6, r1
    407e:	d900      	bls.n	4082 <__aeabi_ddiv+0x232>
    4080:	e152      	b.n	4328 <__aeabi_ddiv+0x4d8>
    4082:	428f      	cmp	r7, r1
    4084:	d800      	bhi.n	4088 <__aeabi_ddiv+0x238>
    4086:	e14f      	b.n	4328 <__aeabi_ddiv+0x4d8>
    4088:	9b02      	ldr	r3, [sp, #8]
    408a:	1989      	adds	r1, r1, r6
    408c:	3b02      	subs	r3, #2
    408e:	9302      	str	r3, [sp, #8]
    4090:	1bcc      	subs	r4, r1, r7
    4092:	1c20      	adds	r0, r4, #0
    4094:	4649      	mov	r1, r9
    4096:	f7ff f9c9 	bl	342c <__aeabi_uidiv>
    409a:	9f00      	ldr	r7, [sp, #0]
    409c:	4683      	mov	fp, r0
    409e:	4347      	muls	r7, r0
    40a0:	4649      	mov	r1, r9
    40a2:	1c20      	adds	r0, r4, #0
    40a4:	f7ff fa48 	bl	3538 <__aeabi_uidivmod>
    40a8:	9a03      	ldr	r2, [sp, #12]
    40aa:	040b      	lsls	r3, r1, #16
    40ac:	0414      	lsls	r4, r2, #16
    40ae:	0c24      	lsrs	r4, r4, #16
    40b0:	4323      	orrs	r3, r4
    40b2:	429f      	cmp	r7, r3
    40b4:	d90d      	bls.n	40d2 <__aeabi_ddiv+0x282>
    40b6:	465a      	mov	r2, fp
    40b8:	199b      	adds	r3, r3, r6
    40ba:	3a01      	subs	r2, #1
    40bc:	429e      	cmp	r6, r3
    40be:	d900      	bls.n	40c2 <__aeabi_ddiv+0x272>
    40c0:	e130      	b.n	4324 <__aeabi_ddiv+0x4d4>
    40c2:	429f      	cmp	r7, r3
    40c4:	d800      	bhi.n	40c8 <__aeabi_ddiv+0x278>
    40c6:	e12d      	b.n	4324 <__aeabi_ddiv+0x4d4>
    40c8:	2202      	movs	r2, #2
    40ca:	4252      	negs	r2, r2
    40cc:	4694      	mov	ip, r2
    40ce:	199b      	adds	r3, r3, r6
    40d0:	44e3      	add	fp, ip
    40d2:	9a02      	ldr	r2, [sp, #8]
    40d4:	1bdb      	subs	r3, r3, r7
    40d6:	0417      	lsls	r7, r2, #16
    40d8:	465a      	mov	r2, fp
    40da:	433a      	orrs	r2, r7
    40dc:	4693      	mov	fp, r2
    40de:	9c01      	ldr	r4, [sp, #4]
    40e0:	0c17      	lsrs	r7, r2, #16
    40e2:	0c22      	lsrs	r2, r4, #16
    40e4:	1c10      	adds	r0, r2, #0
    40e6:	9204      	str	r2, [sp, #16]
    40e8:	465a      	mov	r2, fp
    40ea:	0411      	lsls	r1, r2, #16
    40ec:	0422      	lsls	r2, r4, #16
    40ee:	0c12      	lsrs	r2, r2, #16
    40f0:	1c14      	adds	r4, r2, #0
    40f2:	0c09      	lsrs	r1, r1, #16
    40f4:	437c      	muls	r4, r7
    40f6:	9205      	str	r2, [sp, #20]
    40f8:	434a      	muls	r2, r1
    40fa:	4341      	muls	r1, r0
    40fc:	4347      	muls	r7, r0
    40fe:	1861      	adds	r1, r4, r1
    4100:	0c10      	lsrs	r0, r2, #16
    4102:	1809      	adds	r1, r1, r0
    4104:	428c      	cmp	r4, r1
    4106:	d903      	bls.n	4110 <__aeabi_ddiv+0x2c0>
    4108:	2080      	movs	r0, #128	; 0x80
    410a:	0240      	lsls	r0, r0, #9
    410c:	4684      	mov	ip, r0
    410e:	4467      	add	r7, ip
    4110:	0c0c      	lsrs	r4, r1, #16
    4112:	0412      	lsls	r2, r2, #16
    4114:	0408      	lsls	r0, r1, #16
    4116:	0c12      	lsrs	r2, r2, #16
    4118:	193c      	adds	r4, r7, r4
    411a:	1881      	adds	r1, r0, r2
    411c:	42a3      	cmp	r3, r4
    411e:	d200      	bcs.n	4122 <__aeabi_ddiv+0x2d2>
    4120:	e0e5      	b.n	42ee <__aeabi_ddiv+0x49e>
    4122:	d100      	bne.n	4126 <__aeabi_ddiv+0x2d6>
    4124:	e0df      	b.n	42e6 <__aeabi_ddiv+0x496>
    4126:	1b1f      	subs	r7, r3, r4
    4128:	4643      	mov	r3, r8
    412a:	1a5c      	subs	r4, r3, r1
    412c:	45a0      	cmp	r8, r4
    412e:	4192      	sbcs	r2, r2
    4130:	4252      	negs	r2, r2
    4132:	1abf      	subs	r7, r7, r2
    4134:	42b7      	cmp	r7, r6
    4136:	d100      	bne.n	413a <__aeabi_ddiv+0x2ea>
    4138:	e10e      	b.n	4358 <__aeabi_ddiv+0x508>
    413a:	1c38      	adds	r0, r7, #0
    413c:	4649      	mov	r1, r9
    413e:	f7ff f975 	bl	342c <__aeabi_uidiv>
    4142:	9b00      	ldr	r3, [sp, #0]
    4144:	9002      	str	r0, [sp, #8]
    4146:	4343      	muls	r3, r0
    4148:	4649      	mov	r1, r9
    414a:	1c38      	adds	r0, r7, #0
    414c:	4698      	mov	r8, r3
    414e:	f7ff f9f3 	bl	3538 <__aeabi_uidivmod>
    4152:	0c23      	lsrs	r3, r4, #16
    4154:	040f      	lsls	r7, r1, #16
    4156:	431f      	orrs	r7, r3
    4158:	45b8      	cmp	r8, r7
    415a:	d90c      	bls.n	4176 <__aeabi_ddiv+0x326>
    415c:	9b02      	ldr	r3, [sp, #8]
    415e:	19bf      	adds	r7, r7, r6
    4160:	3b01      	subs	r3, #1
    4162:	42be      	cmp	r6, r7
    4164:	d900      	bls.n	4168 <__aeabi_ddiv+0x318>
    4166:	e0fb      	b.n	4360 <__aeabi_ddiv+0x510>
    4168:	45b8      	cmp	r8, r7
    416a:	d800      	bhi.n	416e <__aeabi_ddiv+0x31e>
    416c:	e0f8      	b.n	4360 <__aeabi_ddiv+0x510>
    416e:	9b02      	ldr	r3, [sp, #8]
    4170:	19bf      	adds	r7, r7, r6
    4172:	3b02      	subs	r3, #2
    4174:	9302      	str	r3, [sp, #8]
    4176:	4643      	mov	r3, r8
    4178:	1aff      	subs	r7, r7, r3
    417a:	4649      	mov	r1, r9
    417c:	1c38      	adds	r0, r7, #0
    417e:	f7ff f955 	bl	342c <__aeabi_uidiv>
    4182:	9b00      	ldr	r3, [sp, #0]
    4184:	9003      	str	r0, [sp, #12]
    4186:	4343      	muls	r3, r0
    4188:	4649      	mov	r1, r9
    418a:	1c38      	adds	r0, r7, #0
    418c:	4698      	mov	r8, r3
    418e:	f7ff f9d3 	bl	3538 <__aeabi_uidivmod>
    4192:	0424      	lsls	r4, r4, #16
    4194:	0409      	lsls	r1, r1, #16
    4196:	0c24      	lsrs	r4, r4, #16
    4198:	4321      	orrs	r1, r4
    419a:	4588      	cmp	r8, r1
    419c:	d90c      	bls.n	41b8 <__aeabi_ddiv+0x368>
    419e:	9b03      	ldr	r3, [sp, #12]
    41a0:	1989      	adds	r1, r1, r6
    41a2:	3b01      	subs	r3, #1
    41a4:	428e      	cmp	r6, r1
    41a6:	d900      	bls.n	41aa <__aeabi_ddiv+0x35a>
    41a8:	e0dc      	b.n	4364 <__aeabi_ddiv+0x514>
    41aa:	4588      	cmp	r8, r1
    41ac:	d800      	bhi.n	41b0 <__aeabi_ddiv+0x360>
    41ae:	e0d9      	b.n	4364 <__aeabi_ddiv+0x514>
    41b0:	9b03      	ldr	r3, [sp, #12]
    41b2:	1989      	adds	r1, r1, r6
    41b4:	3b02      	subs	r3, #2
    41b6:	9303      	str	r3, [sp, #12]
    41b8:	4643      	mov	r3, r8
    41ba:	1ac9      	subs	r1, r1, r3
    41bc:	9b02      	ldr	r3, [sp, #8]
    41be:	9a03      	ldr	r2, [sp, #12]
    41c0:	041b      	lsls	r3, r3, #16
    41c2:	9c05      	ldr	r4, [sp, #20]
    41c4:	431a      	orrs	r2, r3
    41c6:	0c10      	lsrs	r0, r2, #16
    41c8:	0413      	lsls	r3, r2, #16
    41ca:	4691      	mov	r9, r2
    41cc:	1c22      	adds	r2, r4, #0
    41ce:	9f04      	ldr	r7, [sp, #16]
    41d0:	0c1b      	lsrs	r3, r3, #16
    41d2:	435a      	muls	r2, r3
    41d4:	4344      	muls	r4, r0
    41d6:	437b      	muls	r3, r7
    41d8:	4378      	muls	r0, r7
    41da:	18e3      	adds	r3, r4, r3
    41dc:	0c17      	lsrs	r7, r2, #16
    41de:	19db      	adds	r3, r3, r7
    41e0:	429c      	cmp	r4, r3
    41e2:	d903      	bls.n	41ec <__aeabi_ddiv+0x39c>
    41e4:	2480      	movs	r4, #128	; 0x80
    41e6:	0264      	lsls	r4, r4, #9
    41e8:	46a4      	mov	ip, r4
    41ea:	4460      	add	r0, ip
    41ec:	0c1c      	lsrs	r4, r3, #16
    41ee:	0412      	lsls	r2, r2, #16
    41f0:	041b      	lsls	r3, r3, #16
    41f2:	0c12      	lsrs	r2, r2, #16
    41f4:	1900      	adds	r0, r0, r4
    41f6:	189b      	adds	r3, r3, r2
    41f8:	4281      	cmp	r1, r0
    41fa:	d200      	bcs.n	41fe <__aeabi_ddiv+0x3ae>
    41fc:	e096      	b.n	432c <__aeabi_ddiv+0x4dc>
    41fe:	d100      	bne.n	4202 <__aeabi_ddiv+0x3b2>
    4200:	e0fc      	b.n	43fc <__aeabi_ddiv+0x5ac>
    4202:	464a      	mov	r2, r9
    4204:	2301      	movs	r3, #1
    4206:	431a      	orrs	r2, r3
    4208:	4691      	mov	r9, r2
    420a:	4b9b      	ldr	r3, [pc, #620]	; (4478 <__aeabi_ddiv+0x628>)
    420c:	18eb      	adds	r3, r5, r3
    420e:	2b00      	cmp	r3, #0
    4210:	dc00      	bgt.n	4214 <__aeabi_ddiv+0x3c4>
    4212:	e099      	b.n	4348 <__aeabi_ddiv+0x4f8>
    4214:	464a      	mov	r2, r9
    4216:	0752      	lsls	r2, r2, #29
    4218:	d00a      	beq.n	4230 <__aeabi_ddiv+0x3e0>
    421a:	220f      	movs	r2, #15
    421c:	4649      	mov	r1, r9
    421e:	400a      	ands	r2, r1
    4220:	2a04      	cmp	r2, #4
    4222:	d005      	beq.n	4230 <__aeabi_ddiv+0x3e0>
    4224:	3104      	adds	r1, #4
    4226:	4549      	cmp	r1, r9
    4228:	4192      	sbcs	r2, r2
    422a:	4689      	mov	r9, r1
    422c:	4252      	negs	r2, r2
    422e:	4493      	add	fp, r2
    4230:	465a      	mov	r2, fp
    4232:	01d2      	lsls	r2, r2, #7
    4234:	d506      	bpl.n	4244 <__aeabi_ddiv+0x3f4>
    4236:	465a      	mov	r2, fp
    4238:	4b90      	ldr	r3, [pc, #576]	; (447c <__aeabi_ddiv+0x62c>)
    423a:	401a      	ands	r2, r3
    423c:	2380      	movs	r3, #128	; 0x80
    423e:	4693      	mov	fp, r2
    4240:	00db      	lsls	r3, r3, #3
    4242:	18eb      	adds	r3, r5, r3
    4244:	4a8e      	ldr	r2, [pc, #568]	; (4480 <__aeabi_ddiv+0x630>)
    4246:	4293      	cmp	r3, r2
    4248:	dd00      	ble.n	424c <__aeabi_ddiv+0x3fc>
    424a:	e662      	b.n	3f12 <__aeabi_ddiv+0xc2>
    424c:	464a      	mov	r2, r9
    424e:	4659      	mov	r1, fp
    4250:	08d2      	lsrs	r2, r2, #3
    4252:	0749      	lsls	r1, r1, #29
    4254:	4311      	orrs	r1, r2
    4256:	465a      	mov	r2, fp
    4258:	4689      	mov	r9, r1
    425a:	0257      	lsls	r7, r2, #9
    425c:	4651      	mov	r1, sl
    425e:	2201      	movs	r2, #1
    4260:	055b      	lsls	r3, r3, #21
    4262:	0b3f      	lsrs	r7, r7, #12
    4264:	0d5b      	lsrs	r3, r3, #21
    4266:	400a      	ands	r2, r1
    4268:	e65a      	b.n	3f20 <__aeabi_ddiv+0xd0>
    426a:	2080      	movs	r0, #128	; 0x80
    426c:	465a      	mov	r2, fp
    426e:	0300      	lsls	r0, r0, #12
    4270:	4202      	tst	r2, r0
    4272:	d008      	beq.n	4286 <__aeabi_ddiv+0x436>
    4274:	4207      	tst	r7, r0
    4276:	d106      	bne.n	4286 <__aeabi_ddiv+0x436>
    4278:	4307      	orrs	r7, r0
    427a:	033f      	lsls	r7, r7, #12
    427c:	4699      	mov	r9, r3
    427e:	0b3f      	lsrs	r7, r7, #12
    4280:	4642      	mov	r2, r8
    4282:	4b80      	ldr	r3, [pc, #512]	; (4484 <__aeabi_ddiv+0x634>)
    4284:	e64c      	b.n	3f20 <__aeabi_ddiv+0xd0>
    4286:	465f      	mov	r7, fp
    4288:	4307      	orrs	r7, r0
    428a:	033f      	lsls	r7, r7, #12
    428c:	0b3f      	lsrs	r7, r7, #12
    428e:	1c22      	adds	r2, r4, #0
    4290:	4b7c      	ldr	r3, [pc, #496]	; (4484 <__aeabi_ddiv+0x634>)
    4292:	e645      	b.n	3f20 <__aeabi_ddiv+0xd0>
    4294:	f001 f8d2 	bl	543c <__clzsi2>
    4298:	1c03      	adds	r3, r0, #0
    429a:	3020      	adds	r0, #32
    429c:	2827      	cmp	r0, #39	; 0x27
    429e:	dc00      	bgt.n	42a2 <__aeabi_ddiv+0x452>
    42a0:	e65e      	b.n	3f60 <__aeabi_ddiv+0x110>
    42a2:	3b08      	subs	r3, #8
    42a4:	409e      	lsls	r6, r3
    42a6:	2300      	movs	r3, #0
    42a8:	46b3      	mov	fp, r6
    42aa:	4699      	mov	r9, r3
    42ac:	e665      	b.n	3f7a <__aeabi_ddiv+0x12a>
    42ae:	4650      	mov	r0, sl
    42b0:	f001 f8c4 	bl	543c <__clzsi2>
    42b4:	1c02      	adds	r2, r0, #0
    42b6:	3220      	adds	r2, #32
    42b8:	2a27      	cmp	r2, #39	; 0x27
    42ba:	dc00      	bgt.n	42be <__aeabi_ddiv+0x46e>
    42bc:	e675      	b.n	3faa <__aeabi_ddiv+0x15a>
    42be:	4657      	mov	r7, sl
    42c0:	3808      	subs	r0, #8
    42c2:	4087      	lsls	r7, r0
    42c4:	2300      	movs	r3, #0
    42c6:	e67b      	b.n	3fc0 <__aeabi_ddiv+0x170>
    42c8:	4599      	cmp	r9, r3
    42ca:	d200      	bcs.n	42ce <__aeabi_ddiv+0x47e>
    42cc:	e6af      	b.n	402e <__aeabi_ddiv+0x1de>
    42ce:	465a      	mov	r2, fp
    42d0:	4659      	mov	r1, fp
    42d2:	0854      	lsrs	r4, r2, #1
    42d4:	464a      	mov	r2, r9
    42d6:	07c8      	lsls	r0, r1, #31
    42d8:	0852      	lsrs	r2, r2, #1
    42da:	4302      	orrs	r2, r0
    42dc:	9203      	str	r2, [sp, #12]
    42de:	464a      	mov	r2, r9
    42e0:	07d2      	lsls	r2, r2, #31
    42e2:	4690      	mov	r8, r2
    42e4:	e6a9      	b.n	403a <__aeabi_ddiv+0x1ea>
    42e6:	2700      	movs	r7, #0
    42e8:	4588      	cmp	r8, r1
    42ea:	d300      	bcc.n	42ee <__aeabi_ddiv+0x49e>
    42ec:	e71c      	b.n	4128 <__aeabi_ddiv+0x2d8>
    42ee:	9f01      	ldr	r7, [sp, #4]
    42f0:	465a      	mov	r2, fp
    42f2:	46bc      	mov	ip, r7
    42f4:	44e0      	add	r8, ip
    42f6:	45b8      	cmp	r8, r7
    42f8:	41bf      	sbcs	r7, r7
    42fa:	427f      	negs	r7, r7
    42fc:	19bf      	adds	r7, r7, r6
    42fe:	18ff      	adds	r7, r7, r3
    4300:	3a01      	subs	r2, #1
    4302:	42be      	cmp	r6, r7
    4304:	d206      	bcs.n	4314 <__aeabi_ddiv+0x4c4>
    4306:	42bc      	cmp	r4, r7
    4308:	d85f      	bhi.n	43ca <__aeabi_ddiv+0x57a>
    430a:	d100      	bne.n	430e <__aeabi_ddiv+0x4be>
    430c:	e09f      	b.n	444e <__aeabi_ddiv+0x5fe>
    430e:	1b3f      	subs	r7, r7, r4
    4310:	4693      	mov	fp, r2
    4312:	e709      	b.n	4128 <__aeabi_ddiv+0x2d8>
    4314:	42b7      	cmp	r7, r6
    4316:	d1fa      	bne.n	430e <__aeabi_ddiv+0x4be>
    4318:	9b01      	ldr	r3, [sp, #4]
    431a:	4543      	cmp	r3, r8
    431c:	d9f3      	bls.n	4306 <__aeabi_ddiv+0x4b6>
    431e:	1b37      	subs	r7, r6, r4
    4320:	4693      	mov	fp, r2
    4322:	e701      	b.n	4128 <__aeabi_ddiv+0x2d8>
    4324:	4693      	mov	fp, r2
    4326:	e6d4      	b.n	40d2 <__aeabi_ddiv+0x282>
    4328:	9302      	str	r3, [sp, #8]
    432a:	e6b1      	b.n	4090 <__aeabi_ddiv+0x240>
    432c:	464a      	mov	r2, r9
    432e:	1989      	adds	r1, r1, r6
    4330:	3a01      	subs	r2, #1
    4332:	428e      	cmp	r6, r1
    4334:	d918      	bls.n	4368 <__aeabi_ddiv+0x518>
    4336:	4691      	mov	r9, r2
    4338:	4281      	cmp	r1, r0
    433a:	d000      	beq.n	433e <__aeabi_ddiv+0x4ee>
    433c:	e761      	b.n	4202 <__aeabi_ddiv+0x3b2>
    433e:	9a01      	ldr	r2, [sp, #4]
    4340:	429a      	cmp	r2, r3
    4342:	d000      	beq.n	4346 <__aeabi_ddiv+0x4f6>
    4344:	e75d      	b.n	4202 <__aeabi_ddiv+0x3b2>
    4346:	e760      	b.n	420a <__aeabi_ddiv+0x3ba>
    4348:	4f4f      	ldr	r7, [pc, #316]	; (4488 <__aeabi_ddiv+0x638>)
    434a:	1b7f      	subs	r7, r7, r5
    434c:	2f38      	cmp	r7, #56	; 0x38
    434e:	dd13      	ble.n	4378 <__aeabi_ddiv+0x528>
    4350:	2201      	movs	r2, #1
    4352:	4653      	mov	r3, sl
    4354:	401a      	ands	r2, r3
    4356:	e64f      	b.n	3ff8 <__aeabi_ddiv+0x1a8>
    4358:	2301      	movs	r3, #1
    435a:	425b      	negs	r3, r3
    435c:	4699      	mov	r9, r3
    435e:	e754      	b.n	420a <__aeabi_ddiv+0x3ba>
    4360:	9302      	str	r3, [sp, #8]
    4362:	e708      	b.n	4176 <__aeabi_ddiv+0x326>
    4364:	9303      	str	r3, [sp, #12]
    4366:	e727      	b.n	41b8 <__aeabi_ddiv+0x368>
    4368:	4288      	cmp	r0, r1
    436a:	d83c      	bhi.n	43e6 <__aeabi_ddiv+0x596>
    436c:	d074      	beq.n	4458 <__aeabi_ddiv+0x608>
    436e:	4691      	mov	r9, r2
    4370:	e747      	b.n	4202 <__aeabi_ddiv+0x3b2>
    4372:	9b01      	ldr	r3, [sp, #4]
    4374:	469a      	mov	sl, r3
    4376:	e748      	b.n	420a <__aeabi_ddiv+0x3ba>
    4378:	2f1f      	cmp	r7, #31
    437a:	dc44      	bgt.n	4406 <__aeabi_ddiv+0x5b6>
    437c:	4b43      	ldr	r3, [pc, #268]	; (448c <__aeabi_ddiv+0x63c>)
    437e:	464a      	mov	r2, r9
    4380:	469c      	mov	ip, r3
    4382:	465b      	mov	r3, fp
    4384:	4465      	add	r5, ip
    4386:	40fa      	lsrs	r2, r7
    4388:	40ab      	lsls	r3, r5
    438a:	4313      	orrs	r3, r2
    438c:	464a      	mov	r2, r9
    438e:	40aa      	lsls	r2, r5
    4390:	1c15      	adds	r5, r2, #0
    4392:	1e6a      	subs	r2, r5, #1
    4394:	4195      	sbcs	r5, r2
    4396:	465a      	mov	r2, fp
    4398:	40fa      	lsrs	r2, r7
    439a:	432b      	orrs	r3, r5
    439c:	1c17      	adds	r7, r2, #0
    439e:	075a      	lsls	r2, r3, #29
    43a0:	d009      	beq.n	43b6 <__aeabi_ddiv+0x566>
    43a2:	220f      	movs	r2, #15
    43a4:	401a      	ands	r2, r3
    43a6:	2a04      	cmp	r2, #4
    43a8:	d005      	beq.n	43b6 <__aeabi_ddiv+0x566>
    43aa:	1d1a      	adds	r2, r3, #4
    43ac:	429a      	cmp	r2, r3
    43ae:	419b      	sbcs	r3, r3
    43b0:	425b      	negs	r3, r3
    43b2:	18ff      	adds	r7, r7, r3
    43b4:	1c13      	adds	r3, r2, #0
    43b6:	023a      	lsls	r2, r7, #8
    43b8:	d53e      	bpl.n	4438 <__aeabi_ddiv+0x5e8>
    43ba:	4653      	mov	r3, sl
    43bc:	2201      	movs	r2, #1
    43be:	2100      	movs	r1, #0
    43c0:	401a      	ands	r2, r3
    43c2:	2700      	movs	r7, #0
    43c4:	2301      	movs	r3, #1
    43c6:	4689      	mov	r9, r1
    43c8:	e5aa      	b.n	3f20 <__aeabi_ddiv+0xd0>
    43ca:	2302      	movs	r3, #2
    43cc:	425b      	negs	r3, r3
    43ce:	469c      	mov	ip, r3
    43d0:	9a01      	ldr	r2, [sp, #4]
    43d2:	44e3      	add	fp, ip
    43d4:	4694      	mov	ip, r2
    43d6:	44e0      	add	r8, ip
    43d8:	4590      	cmp	r8, r2
    43da:	419b      	sbcs	r3, r3
    43dc:	425b      	negs	r3, r3
    43de:	199b      	adds	r3, r3, r6
    43e0:	19df      	adds	r7, r3, r7
    43e2:	1b3f      	subs	r7, r7, r4
    43e4:	e6a0      	b.n	4128 <__aeabi_ddiv+0x2d8>
    43e6:	9f01      	ldr	r7, [sp, #4]
    43e8:	464a      	mov	r2, r9
    43ea:	007c      	lsls	r4, r7, #1
    43ec:	42bc      	cmp	r4, r7
    43ee:	41bf      	sbcs	r7, r7
    43f0:	427f      	negs	r7, r7
    43f2:	19bf      	adds	r7, r7, r6
    43f4:	3a02      	subs	r2, #2
    43f6:	19c9      	adds	r1, r1, r7
    43f8:	9401      	str	r4, [sp, #4]
    43fa:	e79c      	b.n	4336 <__aeabi_ddiv+0x4e6>
    43fc:	2b00      	cmp	r3, #0
    43fe:	d195      	bne.n	432c <__aeabi_ddiv+0x4dc>
    4400:	2200      	movs	r2, #0
    4402:	9201      	str	r2, [sp, #4]
    4404:	e79b      	b.n	433e <__aeabi_ddiv+0x4ee>
    4406:	465a      	mov	r2, fp
    4408:	4b21      	ldr	r3, [pc, #132]	; (4490 <__aeabi_ddiv+0x640>)
    440a:	1b5b      	subs	r3, r3, r5
    440c:	40da      	lsrs	r2, r3
    440e:	2f20      	cmp	r7, #32
    4410:	d027      	beq.n	4462 <__aeabi_ddiv+0x612>
    4412:	4b20      	ldr	r3, [pc, #128]	; (4494 <__aeabi_ddiv+0x644>)
    4414:	469c      	mov	ip, r3
    4416:	465b      	mov	r3, fp
    4418:	4465      	add	r5, ip
    441a:	40ab      	lsls	r3, r5
    441c:	4649      	mov	r1, r9
    441e:	430b      	orrs	r3, r1
    4420:	1e59      	subs	r1, r3, #1
    4422:	418b      	sbcs	r3, r1
    4424:	4313      	orrs	r3, r2
    4426:	2207      	movs	r2, #7
    4428:	2700      	movs	r7, #0
    442a:	401a      	ands	r2, r3
    442c:	d007      	beq.n	443e <__aeabi_ddiv+0x5ee>
    442e:	220f      	movs	r2, #15
    4430:	2700      	movs	r7, #0
    4432:	401a      	ands	r2, r3
    4434:	2a04      	cmp	r2, #4
    4436:	d1b8      	bne.n	43aa <__aeabi_ddiv+0x55a>
    4438:	077a      	lsls	r2, r7, #29
    443a:	027f      	lsls	r7, r7, #9
    443c:	0b3f      	lsrs	r7, r7, #12
    443e:	08db      	lsrs	r3, r3, #3
    4440:	4313      	orrs	r3, r2
    4442:	4699      	mov	r9, r3
    4444:	2201      	movs	r2, #1
    4446:	4653      	mov	r3, sl
    4448:	401a      	ands	r2, r3
    444a:	2300      	movs	r3, #0
    444c:	e568      	b.n	3f20 <__aeabi_ddiv+0xd0>
    444e:	4541      	cmp	r1, r8
    4450:	d8bb      	bhi.n	43ca <__aeabi_ddiv+0x57a>
    4452:	4693      	mov	fp, r2
    4454:	2700      	movs	r7, #0
    4456:	e667      	b.n	4128 <__aeabi_ddiv+0x2d8>
    4458:	9c01      	ldr	r4, [sp, #4]
    445a:	429c      	cmp	r4, r3
    445c:	d3c3      	bcc.n	43e6 <__aeabi_ddiv+0x596>
    445e:	4691      	mov	r9, r2
    4460:	e76d      	b.n	433e <__aeabi_ddiv+0x4ee>
    4462:	2300      	movs	r3, #0
    4464:	e7da      	b.n	441c <__aeabi_ddiv+0x5cc>
    4466:	2780      	movs	r7, #128	; 0x80
    4468:	465b      	mov	r3, fp
    446a:	033f      	lsls	r7, r7, #12
    446c:	431f      	orrs	r7, r3
    446e:	033f      	lsls	r7, r7, #12
    4470:	0b3f      	lsrs	r7, r7, #12
    4472:	9a01      	ldr	r2, [sp, #4]
    4474:	4b03      	ldr	r3, [pc, #12]	; (4484 <__aeabi_ddiv+0x634>)
    4476:	e553      	b.n	3f20 <__aeabi_ddiv+0xd0>
    4478:	000003ff 	.word	0x000003ff
    447c:	feffffff 	.word	0xfeffffff
    4480:	000007fe 	.word	0x000007fe
    4484:	000007ff 	.word	0x000007ff
    4488:	fffffc02 	.word	0xfffffc02
    448c:	0000041e 	.word	0x0000041e
    4490:	fffffbe2 	.word	0xfffffbe2
    4494:	0000043e 	.word	0x0000043e

00004498 <__eqdf2>:
    4498:	b5f0      	push	{r4, r5, r6, r7, lr}
    449a:	465f      	mov	r7, fp
    449c:	464d      	mov	r5, r9
    449e:	4644      	mov	r4, r8
    44a0:	4656      	mov	r6, sl
    44a2:	b4f0      	push	{r4, r5, r6, r7}
    44a4:	031f      	lsls	r7, r3, #12
    44a6:	005c      	lsls	r4, r3, #1
    44a8:	0fdb      	lsrs	r3, r3, #31
    44aa:	4699      	mov	r9, r3
    44ac:	4b1b      	ldr	r3, [pc, #108]	; (451c <__eqdf2+0x84>)
    44ae:	030e      	lsls	r6, r1, #12
    44b0:	004d      	lsls	r5, r1, #1
    44b2:	0fc9      	lsrs	r1, r1, #31
    44b4:	4684      	mov	ip, r0
    44b6:	0b36      	lsrs	r6, r6, #12
    44b8:	0d6d      	lsrs	r5, r5, #21
    44ba:	468b      	mov	fp, r1
    44bc:	4690      	mov	r8, r2
    44be:	0b3f      	lsrs	r7, r7, #12
    44c0:	0d64      	lsrs	r4, r4, #21
    44c2:	429d      	cmp	r5, r3
    44c4:	d00c      	beq.n	44e0 <__eqdf2+0x48>
    44c6:	4b15      	ldr	r3, [pc, #84]	; (451c <__eqdf2+0x84>)
    44c8:	429c      	cmp	r4, r3
    44ca:	d010      	beq.n	44ee <__eqdf2+0x56>
    44cc:	2301      	movs	r3, #1
    44ce:	42a5      	cmp	r5, r4
    44d0:	d014      	beq.n	44fc <__eqdf2+0x64>
    44d2:	1c18      	adds	r0, r3, #0
    44d4:	bc3c      	pop	{r2, r3, r4, r5}
    44d6:	4690      	mov	r8, r2
    44d8:	4699      	mov	r9, r3
    44da:	46a2      	mov	sl, r4
    44dc:	46ab      	mov	fp, r5
    44de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    44e0:	1c31      	adds	r1, r6, #0
    44e2:	2301      	movs	r3, #1
    44e4:	4301      	orrs	r1, r0
    44e6:	d1f4      	bne.n	44d2 <__eqdf2+0x3a>
    44e8:	4b0c      	ldr	r3, [pc, #48]	; (451c <__eqdf2+0x84>)
    44ea:	429c      	cmp	r4, r3
    44ec:	d1ee      	bne.n	44cc <__eqdf2+0x34>
    44ee:	433a      	orrs	r2, r7
    44f0:	2301      	movs	r3, #1
    44f2:	2a00      	cmp	r2, #0
    44f4:	d1ed      	bne.n	44d2 <__eqdf2+0x3a>
    44f6:	2301      	movs	r3, #1
    44f8:	42a5      	cmp	r5, r4
    44fa:	d1ea      	bne.n	44d2 <__eqdf2+0x3a>
    44fc:	42be      	cmp	r6, r7
    44fe:	d1e8      	bne.n	44d2 <__eqdf2+0x3a>
    4500:	45c4      	cmp	ip, r8
    4502:	d1e6      	bne.n	44d2 <__eqdf2+0x3a>
    4504:	45cb      	cmp	fp, r9
    4506:	d006      	beq.n	4516 <__eqdf2+0x7e>
    4508:	2d00      	cmp	r5, #0
    450a:	d1e2      	bne.n	44d2 <__eqdf2+0x3a>
    450c:	4330      	orrs	r0, r6
    450e:	1c03      	adds	r3, r0, #0
    4510:	1e58      	subs	r0, r3, #1
    4512:	4183      	sbcs	r3, r0
    4514:	e7dd      	b.n	44d2 <__eqdf2+0x3a>
    4516:	2300      	movs	r3, #0
    4518:	e7db      	b.n	44d2 <__eqdf2+0x3a>
    451a:	46c0      	nop			; (mov r8, r8)
    451c:	000007ff 	.word	0x000007ff

00004520 <__gedf2>:
    4520:	b5f0      	push	{r4, r5, r6, r7, lr}
    4522:	4657      	mov	r7, sl
    4524:	4645      	mov	r5, r8
    4526:	464e      	mov	r6, r9
    4528:	b4e0      	push	{r5, r6, r7}
    452a:	030f      	lsls	r7, r1, #12
    452c:	004e      	lsls	r6, r1, #1
    452e:	0fc9      	lsrs	r1, r1, #31
    4530:	468a      	mov	sl, r1
    4532:	4932      	ldr	r1, [pc, #200]	; (45fc <__gedf2+0xdc>)
    4534:	031d      	lsls	r5, r3, #12
    4536:	005c      	lsls	r4, r3, #1
    4538:	4684      	mov	ip, r0
    453a:	0b3f      	lsrs	r7, r7, #12
    453c:	0d76      	lsrs	r6, r6, #21
    453e:	4690      	mov	r8, r2
    4540:	0b2d      	lsrs	r5, r5, #12
    4542:	0d64      	lsrs	r4, r4, #21
    4544:	0fdb      	lsrs	r3, r3, #31
    4546:	428e      	cmp	r6, r1
    4548:	d00f      	beq.n	456a <__gedf2+0x4a>
    454a:	428c      	cmp	r4, r1
    454c:	d039      	beq.n	45c2 <__gedf2+0xa2>
    454e:	2e00      	cmp	r6, #0
    4550:	d110      	bne.n	4574 <__gedf2+0x54>
    4552:	4338      	orrs	r0, r7
    4554:	4241      	negs	r1, r0
    4556:	4141      	adcs	r1, r0
    4558:	4689      	mov	r9, r1
    455a:	2c00      	cmp	r4, #0
    455c:	d127      	bne.n	45ae <__gedf2+0x8e>
    455e:	432a      	orrs	r2, r5
    4560:	d125      	bne.n	45ae <__gedf2+0x8e>
    4562:	2000      	movs	r0, #0
    4564:	2900      	cmp	r1, #0
    4566:	d10e      	bne.n	4586 <__gedf2+0x66>
    4568:	e008      	b.n	457c <__gedf2+0x5c>
    456a:	1c39      	adds	r1, r7, #0
    456c:	4301      	orrs	r1, r0
    456e:	d12e      	bne.n	45ce <__gedf2+0xae>
    4570:	42b4      	cmp	r4, r6
    4572:	d026      	beq.n	45c2 <__gedf2+0xa2>
    4574:	2c00      	cmp	r4, #0
    4576:	d00b      	beq.n	4590 <__gedf2+0x70>
    4578:	459a      	cmp	sl, r3
    457a:	d00d      	beq.n	4598 <__gedf2+0x78>
    457c:	4653      	mov	r3, sl
    457e:	4259      	negs	r1, r3
    4580:	2301      	movs	r3, #1
    4582:	4319      	orrs	r1, r3
    4584:	1c08      	adds	r0, r1, #0
    4586:	bc1c      	pop	{r2, r3, r4}
    4588:	4690      	mov	r8, r2
    458a:	4699      	mov	r9, r3
    458c:	46a2      	mov	sl, r4
    458e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4590:	432a      	orrs	r2, r5
    4592:	d0f3      	beq.n	457c <__gedf2+0x5c>
    4594:	459a      	cmp	sl, r3
    4596:	d1f1      	bne.n	457c <__gedf2+0x5c>
    4598:	42a6      	cmp	r6, r4
    459a:	dcef      	bgt.n	457c <__gedf2+0x5c>
    459c:	da1a      	bge.n	45d4 <__gedf2+0xb4>
    459e:	4650      	mov	r0, sl
    45a0:	4241      	negs	r1, r0
    45a2:	4148      	adcs	r0, r1
    45a4:	2301      	movs	r3, #1
    45a6:	4241      	negs	r1, r0
    45a8:	4319      	orrs	r1, r3
    45aa:	1c08      	adds	r0, r1, #0
    45ac:	e7eb      	b.n	4586 <__gedf2+0x66>
    45ae:	464a      	mov	r2, r9
    45b0:	2a00      	cmp	r2, #0
    45b2:	d0e1      	beq.n	4578 <__gedf2+0x58>
    45b4:	4258      	negs	r0, r3
    45b6:	4158      	adcs	r0, r3
    45b8:	2201      	movs	r2, #1
    45ba:	4241      	negs	r1, r0
    45bc:	4311      	orrs	r1, r2
    45be:	1c08      	adds	r0, r1, #0
    45c0:	e7e1      	b.n	4586 <__gedf2+0x66>
    45c2:	1c29      	adds	r1, r5, #0
    45c4:	4311      	orrs	r1, r2
    45c6:	d102      	bne.n	45ce <__gedf2+0xae>
    45c8:	2e00      	cmp	r6, #0
    45ca:	d0c2      	beq.n	4552 <__gedf2+0x32>
    45cc:	e7d4      	b.n	4578 <__gedf2+0x58>
    45ce:	2002      	movs	r0, #2
    45d0:	4240      	negs	r0, r0
    45d2:	e7d8      	b.n	4586 <__gedf2+0x66>
    45d4:	42af      	cmp	r7, r5
    45d6:	d8d1      	bhi.n	457c <__gedf2+0x5c>
    45d8:	d009      	beq.n	45ee <__gedf2+0xce>
    45da:	2000      	movs	r0, #0
    45dc:	42af      	cmp	r7, r5
    45de:	d2d2      	bcs.n	4586 <__gedf2+0x66>
    45e0:	4650      	mov	r0, sl
    45e2:	4241      	negs	r1, r0
    45e4:	4148      	adcs	r0, r1
    45e6:	2301      	movs	r3, #1
    45e8:	4240      	negs	r0, r0
    45ea:	4318      	orrs	r0, r3
    45ec:	e7cb      	b.n	4586 <__gedf2+0x66>
    45ee:	45c4      	cmp	ip, r8
    45f0:	d8c4      	bhi.n	457c <__gedf2+0x5c>
    45f2:	2000      	movs	r0, #0
    45f4:	45c4      	cmp	ip, r8
    45f6:	d3f3      	bcc.n	45e0 <__gedf2+0xc0>
    45f8:	e7c5      	b.n	4586 <__gedf2+0x66>
    45fa:	46c0      	nop			; (mov r8, r8)
    45fc:	000007ff 	.word	0x000007ff

00004600 <__ledf2>:
    4600:	b5f0      	push	{r4, r5, r6, r7, lr}
    4602:	465f      	mov	r7, fp
    4604:	464d      	mov	r5, r9
    4606:	4644      	mov	r4, r8
    4608:	4656      	mov	r6, sl
    460a:	4680      	mov	r8, r0
    460c:	b4f0      	push	{r4, r5, r6, r7}
    460e:	1c06      	adds	r6, r0, #0
    4610:	0308      	lsls	r0, r1, #12
    4612:	0b00      	lsrs	r0, r0, #12
    4614:	4684      	mov	ip, r0
    4616:	482c      	ldr	r0, [pc, #176]	; (46c8 <__ledf2+0xc8>)
    4618:	004c      	lsls	r4, r1, #1
    461a:	031f      	lsls	r7, r3, #12
    461c:	005d      	lsls	r5, r3, #1
    461e:	0fc9      	lsrs	r1, r1, #31
    4620:	0d64      	lsrs	r4, r4, #21
    4622:	468b      	mov	fp, r1
    4624:	4691      	mov	r9, r2
    4626:	0b3f      	lsrs	r7, r7, #12
    4628:	0d6d      	lsrs	r5, r5, #21
    462a:	0fdb      	lsrs	r3, r3, #31
    462c:	4284      	cmp	r4, r0
    462e:	d012      	beq.n	4656 <__ledf2+0x56>
    4630:	4285      	cmp	r5, r0
    4632:	d025      	beq.n	4680 <__ledf2+0x80>
    4634:	2c00      	cmp	r4, #0
    4636:	d114      	bne.n	4662 <__ledf2+0x62>
    4638:	4661      	mov	r1, ip
    463a:	430e      	orrs	r6, r1
    463c:	4270      	negs	r0, r6
    463e:	4146      	adcs	r6, r0
    4640:	2d00      	cmp	r5, #0
    4642:	d035      	beq.n	46b0 <__ledf2+0xb0>
    4644:	2e00      	cmp	r6, #0
    4646:	d021      	beq.n	468c <__ledf2+0x8c>
    4648:	4258      	negs	r0, r3
    464a:	4158      	adcs	r0, r3
    464c:	2101      	movs	r1, #1
    464e:	4243      	negs	r3, r0
    4650:	430b      	orrs	r3, r1
    4652:	1c18      	adds	r0, r3, #0
    4654:	e00e      	b.n	4674 <__ledf2+0x74>
    4656:	4661      	mov	r1, ip
    4658:	2002      	movs	r0, #2
    465a:	4331      	orrs	r1, r6
    465c:	d10a      	bne.n	4674 <__ledf2+0x74>
    465e:	42a5      	cmp	r5, r4
    4660:	d00e      	beq.n	4680 <__ledf2+0x80>
    4662:	2d00      	cmp	r5, #0
    4664:	d112      	bne.n	468c <__ledf2+0x8c>
    4666:	433a      	orrs	r2, r7
    4668:	d110      	bne.n	468c <__ledf2+0x8c>
    466a:	465b      	mov	r3, fp
    466c:	4259      	negs	r1, r3
    466e:	2301      	movs	r3, #1
    4670:	4319      	orrs	r1, r3
    4672:	1c08      	adds	r0, r1, #0
    4674:	bc3c      	pop	{r2, r3, r4, r5}
    4676:	4690      	mov	r8, r2
    4678:	4699      	mov	r9, r3
    467a:	46a2      	mov	sl, r4
    467c:	46ab      	mov	fp, r5
    467e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4680:	1c39      	adds	r1, r7, #0
    4682:	2002      	movs	r0, #2
    4684:	4311      	orrs	r1, r2
    4686:	d1f5      	bne.n	4674 <__ledf2+0x74>
    4688:	2c00      	cmp	r4, #0
    468a:	d0d5      	beq.n	4638 <__ledf2+0x38>
    468c:	459b      	cmp	fp, r3
    468e:	d1ec      	bne.n	466a <__ledf2+0x6a>
    4690:	42ac      	cmp	r4, r5
    4692:	dcea      	bgt.n	466a <__ledf2+0x6a>
    4694:	db05      	blt.n	46a2 <__ledf2+0xa2>
    4696:	45bc      	cmp	ip, r7
    4698:	d8e7      	bhi.n	466a <__ledf2+0x6a>
    469a:	d00f      	beq.n	46bc <__ledf2+0xbc>
    469c:	2000      	movs	r0, #0
    469e:	45bc      	cmp	ip, r7
    46a0:	d2e8      	bcs.n	4674 <__ledf2+0x74>
    46a2:	4658      	mov	r0, fp
    46a4:	4241      	negs	r1, r0
    46a6:	4148      	adcs	r0, r1
    46a8:	4241      	negs	r1, r0
    46aa:	2001      	movs	r0, #1
    46ac:	4308      	orrs	r0, r1
    46ae:	e7e1      	b.n	4674 <__ledf2+0x74>
    46b0:	433a      	orrs	r2, r7
    46b2:	d1c7      	bne.n	4644 <__ledf2+0x44>
    46b4:	2000      	movs	r0, #0
    46b6:	2e00      	cmp	r6, #0
    46b8:	d1dc      	bne.n	4674 <__ledf2+0x74>
    46ba:	e7d6      	b.n	466a <__ledf2+0x6a>
    46bc:	45c8      	cmp	r8, r9
    46be:	d8d4      	bhi.n	466a <__ledf2+0x6a>
    46c0:	2000      	movs	r0, #0
    46c2:	45c8      	cmp	r8, r9
    46c4:	d3ed      	bcc.n	46a2 <__ledf2+0xa2>
    46c6:	e7d5      	b.n	4674 <__ledf2+0x74>
    46c8:	000007ff 	.word	0x000007ff

000046cc <__aeabi_dmul>:
    46cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    46ce:	465f      	mov	r7, fp
    46d0:	4656      	mov	r6, sl
    46d2:	464d      	mov	r5, r9
    46d4:	4644      	mov	r4, r8
    46d6:	b4f0      	push	{r4, r5, r6, r7}
    46d8:	1c05      	adds	r5, r0, #0
    46da:	1c06      	adds	r6, r0, #0
    46dc:	0308      	lsls	r0, r1, #12
    46de:	b087      	sub	sp, #28
    46e0:	4699      	mov	r9, r3
    46e2:	004f      	lsls	r7, r1, #1
    46e4:	0b03      	lsrs	r3, r0, #12
    46e6:	0fcc      	lsrs	r4, r1, #31
    46e8:	4692      	mov	sl, r2
    46ea:	469b      	mov	fp, r3
    46ec:	0d7f      	lsrs	r7, r7, #21
    46ee:	9401      	str	r4, [sp, #4]
    46f0:	d067      	beq.n	47c2 <__aeabi_dmul+0xf6>
    46f2:	4b6c      	ldr	r3, [pc, #432]	; (48a4 <__aeabi_dmul+0x1d8>)
    46f4:	429f      	cmp	r7, r3
    46f6:	d036      	beq.n	4766 <__aeabi_dmul+0x9a>
    46f8:	2080      	movs	r0, #128	; 0x80
    46fa:	465b      	mov	r3, fp
    46fc:	0340      	lsls	r0, r0, #13
    46fe:	4318      	orrs	r0, r3
    4700:	00c0      	lsls	r0, r0, #3
    4702:	0f6b      	lsrs	r3, r5, #29
    4704:	4318      	orrs	r0, r3
    4706:	4b68      	ldr	r3, [pc, #416]	; (48a8 <__aeabi_dmul+0x1dc>)
    4708:	4683      	mov	fp, r0
    470a:	469c      	mov	ip, r3
    470c:	2300      	movs	r3, #0
    470e:	4698      	mov	r8, r3
    4710:	00ee      	lsls	r6, r5, #3
    4712:	4467      	add	r7, ip
    4714:	9300      	str	r3, [sp, #0]
    4716:	464b      	mov	r3, r9
    4718:	4649      	mov	r1, r9
    471a:	031d      	lsls	r5, r3, #12
    471c:	0fc9      	lsrs	r1, r1, #31
    471e:	005b      	lsls	r3, r3, #1
    4720:	4652      	mov	r2, sl
    4722:	0b2d      	lsrs	r5, r5, #12
    4724:	0d5b      	lsrs	r3, r3, #21
    4726:	4689      	mov	r9, r1
    4728:	d100      	bne.n	472c <__aeabi_dmul+0x60>
    472a:	e06e      	b.n	480a <__aeabi_dmul+0x13e>
    472c:	495d      	ldr	r1, [pc, #372]	; (48a4 <__aeabi_dmul+0x1d8>)
    472e:	428b      	cmp	r3, r1
    4730:	d064      	beq.n	47fc <__aeabi_dmul+0x130>
    4732:	2080      	movs	r0, #128	; 0x80
    4734:	495c      	ldr	r1, [pc, #368]	; (48a8 <__aeabi_dmul+0x1dc>)
    4736:	0340      	lsls	r0, r0, #13
    4738:	468c      	mov	ip, r1
    473a:	2100      	movs	r1, #0
    473c:	4305      	orrs	r5, r0
    473e:	00ed      	lsls	r5, r5, #3
    4740:	0f50      	lsrs	r0, r2, #29
    4742:	4305      	orrs	r5, r0
    4744:	00d2      	lsls	r2, r2, #3
    4746:	4463      	add	r3, ip
    4748:	4648      	mov	r0, r9
    474a:	18ff      	adds	r7, r7, r3
    474c:	1c7b      	adds	r3, r7, #1
    474e:	469a      	mov	sl, r3
    4750:	9b00      	ldr	r3, [sp, #0]
    4752:	4060      	eors	r0, r4
    4754:	9002      	str	r0, [sp, #8]
    4756:	430b      	orrs	r3, r1
    4758:	2b0f      	cmp	r3, #15
    475a:	d900      	bls.n	475e <__aeabi_dmul+0x92>
    475c:	e0ac      	b.n	48b8 <__aeabi_dmul+0x1ec>
    475e:	4853      	ldr	r0, [pc, #332]	; (48ac <__aeabi_dmul+0x1e0>)
    4760:	009b      	lsls	r3, r3, #2
    4762:	58c3      	ldr	r3, [r0, r3]
    4764:	469f      	mov	pc, r3
    4766:	465b      	mov	r3, fp
    4768:	431d      	orrs	r5, r3
    476a:	d000      	beq.n	476e <__aeabi_dmul+0xa2>
    476c:	e082      	b.n	4874 <__aeabi_dmul+0x1a8>
    476e:	2308      	movs	r3, #8
    4770:	9300      	str	r3, [sp, #0]
    4772:	2300      	movs	r3, #0
    4774:	469b      	mov	fp, r3
    4776:	3302      	adds	r3, #2
    4778:	2600      	movs	r6, #0
    477a:	4698      	mov	r8, r3
    477c:	e7cb      	b.n	4716 <__aeabi_dmul+0x4a>
    477e:	9b02      	ldr	r3, [sp, #8]
    4780:	9301      	str	r3, [sp, #4]
    4782:	4643      	mov	r3, r8
    4784:	2b02      	cmp	r3, #2
    4786:	d159      	bne.n	483c <__aeabi_dmul+0x170>
    4788:	2401      	movs	r4, #1
    478a:	2500      	movs	r5, #0
    478c:	2600      	movs	r6, #0
    478e:	9b01      	ldr	r3, [sp, #4]
    4790:	401c      	ands	r4, r3
    4792:	4b44      	ldr	r3, [pc, #272]	; (48a4 <__aeabi_dmul+0x1d8>)
    4794:	2100      	movs	r1, #0
    4796:	032d      	lsls	r5, r5, #12
    4798:	0d0a      	lsrs	r2, r1, #20
    479a:	0512      	lsls	r2, r2, #20
    479c:	0b2d      	lsrs	r5, r5, #12
    479e:	4315      	orrs	r5, r2
    47a0:	4a43      	ldr	r2, [pc, #268]	; (48b0 <__aeabi_dmul+0x1e4>)
    47a2:	051b      	lsls	r3, r3, #20
    47a4:	4015      	ands	r5, r2
    47a6:	431d      	orrs	r5, r3
    47a8:	006d      	lsls	r5, r5, #1
    47aa:	07e4      	lsls	r4, r4, #31
    47ac:	086d      	lsrs	r5, r5, #1
    47ae:	4325      	orrs	r5, r4
    47b0:	1c30      	adds	r0, r6, #0
    47b2:	1c29      	adds	r1, r5, #0
    47b4:	b007      	add	sp, #28
    47b6:	bc3c      	pop	{r2, r3, r4, r5}
    47b8:	4690      	mov	r8, r2
    47ba:	4699      	mov	r9, r3
    47bc:	46a2      	mov	sl, r4
    47be:	46ab      	mov	fp, r5
    47c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    47c2:	432b      	orrs	r3, r5
    47c4:	d04e      	beq.n	4864 <__aeabi_dmul+0x198>
    47c6:	465b      	mov	r3, fp
    47c8:	2b00      	cmp	r3, #0
    47ca:	d100      	bne.n	47ce <__aeabi_dmul+0x102>
    47cc:	e185      	b.n	4ada <__aeabi_dmul+0x40e>
    47ce:	4658      	mov	r0, fp
    47d0:	f000 fe34 	bl	543c <__clzsi2>
    47d4:	1c02      	adds	r2, r0, #0
    47d6:	2328      	movs	r3, #40	; 0x28
    47d8:	1c29      	adds	r1, r5, #0
    47da:	1a9b      	subs	r3, r3, r2
    47dc:	1c16      	adds	r6, r2, #0
    47de:	4658      	mov	r0, fp
    47e0:	40d9      	lsrs	r1, r3
    47e2:	3e08      	subs	r6, #8
    47e4:	40b0      	lsls	r0, r6
    47e6:	1c0b      	adds	r3, r1, #0
    47e8:	40b5      	lsls	r5, r6
    47ea:	4303      	orrs	r3, r0
    47ec:	469b      	mov	fp, r3
    47ee:	1c2e      	adds	r6, r5, #0
    47f0:	2300      	movs	r3, #0
    47f2:	4f30      	ldr	r7, [pc, #192]	; (48b4 <__aeabi_dmul+0x1e8>)
    47f4:	9300      	str	r3, [sp, #0]
    47f6:	1abf      	subs	r7, r7, r2
    47f8:	4698      	mov	r8, r3
    47fa:	e78c      	b.n	4716 <__aeabi_dmul+0x4a>
    47fc:	4651      	mov	r1, sl
    47fe:	4329      	orrs	r1, r5
    4800:	d12e      	bne.n	4860 <__aeabi_dmul+0x194>
    4802:	2500      	movs	r5, #0
    4804:	2200      	movs	r2, #0
    4806:	2102      	movs	r1, #2
    4808:	e79e      	b.n	4748 <__aeabi_dmul+0x7c>
    480a:	4651      	mov	r1, sl
    480c:	4329      	orrs	r1, r5
    480e:	d023      	beq.n	4858 <__aeabi_dmul+0x18c>
    4810:	2d00      	cmp	r5, #0
    4812:	d100      	bne.n	4816 <__aeabi_dmul+0x14a>
    4814:	e154      	b.n	4ac0 <__aeabi_dmul+0x3f4>
    4816:	1c28      	adds	r0, r5, #0
    4818:	f000 fe10 	bl	543c <__clzsi2>
    481c:	1c03      	adds	r3, r0, #0
    481e:	2128      	movs	r1, #40	; 0x28
    4820:	4650      	mov	r0, sl
    4822:	1ac9      	subs	r1, r1, r3
    4824:	1c1a      	adds	r2, r3, #0
    4826:	40c8      	lsrs	r0, r1
    4828:	4651      	mov	r1, sl
    482a:	3a08      	subs	r2, #8
    482c:	4091      	lsls	r1, r2
    482e:	4095      	lsls	r5, r2
    4830:	1c0a      	adds	r2, r1, #0
    4832:	4305      	orrs	r5, r0
    4834:	481f      	ldr	r0, [pc, #124]	; (48b4 <__aeabi_dmul+0x1e8>)
    4836:	2100      	movs	r1, #0
    4838:	1ac3      	subs	r3, r0, r3
    483a:	e785      	b.n	4748 <__aeabi_dmul+0x7c>
    483c:	2b03      	cmp	r3, #3
    483e:	d100      	bne.n	4842 <__aeabi_dmul+0x176>
    4840:	e1c2      	b.n	4bc8 <__aeabi_dmul+0x4fc>
    4842:	2b01      	cmp	r3, #1
    4844:	d000      	beq.n	4848 <__aeabi_dmul+0x17c>
    4846:	e16d      	b.n	4b24 <__aeabi_dmul+0x458>
    4848:	4644      	mov	r4, r8
    484a:	9b01      	ldr	r3, [sp, #4]
    484c:	2500      	movs	r5, #0
    484e:	401c      	ands	r4, r3
    4850:	b2e4      	uxtb	r4, r4
    4852:	2300      	movs	r3, #0
    4854:	2600      	movs	r6, #0
    4856:	e79d      	b.n	4794 <__aeabi_dmul+0xc8>
    4858:	2500      	movs	r5, #0
    485a:	2200      	movs	r2, #0
    485c:	2101      	movs	r1, #1
    485e:	e773      	b.n	4748 <__aeabi_dmul+0x7c>
    4860:	2103      	movs	r1, #3
    4862:	e771      	b.n	4748 <__aeabi_dmul+0x7c>
    4864:	2304      	movs	r3, #4
    4866:	9300      	str	r3, [sp, #0]
    4868:	2300      	movs	r3, #0
    486a:	469b      	mov	fp, r3
    486c:	3301      	adds	r3, #1
    486e:	2600      	movs	r6, #0
    4870:	4698      	mov	r8, r3
    4872:	e750      	b.n	4716 <__aeabi_dmul+0x4a>
    4874:	230c      	movs	r3, #12
    4876:	9300      	str	r3, [sp, #0]
    4878:	3b09      	subs	r3, #9
    487a:	4698      	mov	r8, r3
    487c:	e74b      	b.n	4716 <__aeabi_dmul+0x4a>
    487e:	2580      	movs	r5, #128	; 0x80
    4880:	2400      	movs	r4, #0
    4882:	032d      	lsls	r5, r5, #12
    4884:	2600      	movs	r6, #0
    4886:	4b07      	ldr	r3, [pc, #28]	; (48a4 <__aeabi_dmul+0x1d8>)
    4888:	e784      	b.n	4794 <__aeabi_dmul+0xc8>
    488a:	464b      	mov	r3, r9
    488c:	46ab      	mov	fp, r5
    488e:	1c16      	adds	r6, r2, #0
    4890:	9301      	str	r3, [sp, #4]
    4892:	4688      	mov	r8, r1
    4894:	e775      	b.n	4782 <__aeabi_dmul+0xb6>
    4896:	9b02      	ldr	r3, [sp, #8]
    4898:	46ab      	mov	fp, r5
    489a:	1c16      	adds	r6, r2, #0
    489c:	9301      	str	r3, [sp, #4]
    489e:	4688      	mov	r8, r1
    48a0:	e76f      	b.n	4782 <__aeabi_dmul+0xb6>
    48a2:	46c0      	nop			; (mov r8, r8)
    48a4:	000007ff 	.word	0x000007ff
    48a8:	fffffc01 	.word	0xfffffc01
    48ac:	00005768 	.word	0x00005768
    48b0:	800fffff 	.word	0x800fffff
    48b4:	fffffc0d 	.word	0xfffffc0d
    48b8:	0c33      	lsrs	r3, r6, #16
    48ba:	0436      	lsls	r6, r6, #16
    48bc:	0c36      	lsrs	r6, r6, #16
    48be:	469c      	mov	ip, r3
    48c0:	1c33      	adds	r3, r6, #0
    48c2:	0c14      	lsrs	r4, r2, #16
    48c4:	0412      	lsls	r2, r2, #16
    48c6:	0c12      	lsrs	r2, r2, #16
    48c8:	4353      	muls	r3, r2
    48ca:	4698      	mov	r8, r3
    48cc:	4663      	mov	r3, ip
    48ce:	4353      	muls	r3, r2
    48d0:	4699      	mov	r9, r3
    48d2:	4663      	mov	r3, ip
    48d4:	4363      	muls	r3, r4
    48d6:	9301      	str	r3, [sp, #4]
    48d8:	1c33      	adds	r3, r6, #0
    48da:	4641      	mov	r1, r8
    48dc:	4363      	muls	r3, r4
    48de:	0c09      	lsrs	r1, r1, #16
    48e0:	444b      	add	r3, r9
    48e2:	185b      	adds	r3, r3, r1
    48e4:	4599      	cmp	r9, r3
    48e6:	d905      	bls.n	48f4 <__aeabi_dmul+0x228>
    48e8:	2080      	movs	r0, #128	; 0x80
    48ea:	0240      	lsls	r0, r0, #9
    48ec:	4681      	mov	r9, r0
    48ee:	9901      	ldr	r1, [sp, #4]
    48f0:	4449      	add	r1, r9
    48f2:	9101      	str	r1, [sp, #4]
    48f4:	0c19      	lsrs	r1, r3, #16
    48f6:	9103      	str	r1, [sp, #12]
    48f8:	4641      	mov	r1, r8
    48fa:	0409      	lsls	r1, r1, #16
    48fc:	0c09      	lsrs	r1, r1, #16
    48fe:	041b      	lsls	r3, r3, #16
    4900:	185b      	adds	r3, r3, r1
    4902:	9304      	str	r3, [sp, #16]
    4904:	0c2b      	lsrs	r3, r5, #16
    4906:	4698      	mov	r8, r3
    4908:	1c33      	adds	r3, r6, #0
    490a:	042d      	lsls	r5, r5, #16
    490c:	0c29      	lsrs	r1, r5, #16
    490e:	434b      	muls	r3, r1
    4910:	4660      	mov	r0, ip
    4912:	9300      	str	r3, [sp, #0]
    4914:	4643      	mov	r3, r8
    4916:	4665      	mov	r5, ip
    4918:	4358      	muls	r0, r3
    491a:	435e      	muls	r6, r3
    491c:	9b00      	ldr	r3, [sp, #0]
    491e:	434d      	muls	r5, r1
    4920:	0c1b      	lsrs	r3, r3, #16
    4922:	4699      	mov	r9, r3
    4924:	19ae      	adds	r6, r5, r6
    4926:	444e      	add	r6, r9
    4928:	4684      	mov	ip, r0
    492a:	42b5      	cmp	r5, r6
    492c:	d903      	bls.n	4936 <__aeabi_dmul+0x26a>
    492e:	2380      	movs	r3, #128	; 0x80
    4930:	025b      	lsls	r3, r3, #9
    4932:	4699      	mov	r9, r3
    4934:	44cc      	add	ip, r9
    4936:	0c35      	lsrs	r5, r6, #16
    4938:	1c2b      	adds	r3, r5, #0
    493a:	9803      	ldr	r0, [sp, #12]
    493c:	4463      	add	r3, ip
    493e:	4684      	mov	ip, r0
    4940:	9305      	str	r3, [sp, #20]
    4942:	9b00      	ldr	r3, [sp, #0]
    4944:	0436      	lsls	r6, r6, #16
    4946:	041b      	lsls	r3, r3, #16
    4948:	0c1b      	lsrs	r3, r3, #16
    494a:	18f3      	adds	r3, r6, r3
    494c:	449c      	add	ip, r3
    494e:	4660      	mov	r0, ip
    4950:	9003      	str	r0, [sp, #12]
    4952:	4658      	mov	r0, fp
    4954:	0405      	lsls	r5, r0, #16
    4956:	0c06      	lsrs	r6, r0, #16
    4958:	0c28      	lsrs	r0, r5, #16
    495a:	4684      	mov	ip, r0
    495c:	4350      	muls	r0, r2
    495e:	1c35      	adds	r5, r6, #0
    4960:	4681      	mov	r9, r0
    4962:	4660      	mov	r0, ip
    4964:	4365      	muls	r5, r4
    4966:	4344      	muls	r4, r0
    4968:	4648      	mov	r0, r9
    496a:	0c00      	lsrs	r0, r0, #16
    496c:	4683      	mov	fp, r0
    496e:	4372      	muls	r2, r6
    4970:	1914      	adds	r4, r2, r4
    4972:	445c      	add	r4, fp
    4974:	42a2      	cmp	r2, r4
    4976:	d903      	bls.n	4980 <__aeabi_dmul+0x2b4>
    4978:	2280      	movs	r2, #128	; 0x80
    497a:	0252      	lsls	r2, r2, #9
    497c:	4693      	mov	fp, r2
    497e:	445d      	add	r5, fp
    4980:	0c22      	lsrs	r2, r4, #16
    4982:	18ad      	adds	r5, r5, r2
    4984:	464a      	mov	r2, r9
    4986:	0412      	lsls	r2, r2, #16
    4988:	0c12      	lsrs	r2, r2, #16
    498a:	0424      	lsls	r4, r4, #16
    498c:	4640      	mov	r0, r8
    498e:	18a4      	adds	r4, r4, r2
    4990:	4662      	mov	r2, ip
    4992:	434a      	muls	r2, r1
    4994:	4371      	muls	r1, r6
    4996:	4346      	muls	r6, r0
    4998:	4660      	mov	r0, ip
    499a:	9600      	str	r6, [sp, #0]
    499c:	4646      	mov	r6, r8
    499e:	4370      	muls	r0, r6
    49a0:	4680      	mov	r8, r0
    49a2:	0c10      	lsrs	r0, r2, #16
    49a4:	4684      	mov	ip, r0
    49a6:	4488      	add	r8, r1
    49a8:	44e0      	add	r8, ip
    49aa:	4541      	cmp	r1, r8
    49ac:	d905      	bls.n	49ba <__aeabi_dmul+0x2ee>
    49ae:	2180      	movs	r1, #128	; 0x80
    49b0:	0249      	lsls	r1, r1, #9
    49b2:	468c      	mov	ip, r1
    49b4:	9900      	ldr	r1, [sp, #0]
    49b6:	4461      	add	r1, ip
    49b8:	9100      	str	r1, [sp, #0]
    49ba:	9801      	ldr	r0, [sp, #4]
    49bc:	9903      	ldr	r1, [sp, #12]
    49be:	4684      	mov	ip, r0
    49c0:	4461      	add	r1, ip
    49c2:	4299      	cmp	r1, r3
    49c4:	419b      	sbcs	r3, r3
    49c6:	425b      	negs	r3, r3
    49c8:	4699      	mov	r9, r3
    49ca:	9805      	ldr	r0, [sp, #20]
    49cc:	4643      	mov	r3, r8
    49ce:	4684      	mov	ip, r0
    49d0:	0412      	lsls	r2, r2, #16
    49d2:	0c12      	lsrs	r2, r2, #16
    49d4:	041b      	lsls	r3, r3, #16
    49d6:	189b      	adds	r3, r3, r2
    49d8:	4463      	add	r3, ip
    49da:	469c      	mov	ip, r3
    49dc:	46ab      	mov	fp, r5
    49de:	4283      	cmp	r3, r0
    49e0:	419b      	sbcs	r3, r3
    49e2:	4640      	mov	r0, r8
    49e4:	190a      	adds	r2, r1, r4
    49e6:	44cc      	add	ip, r9
    49e8:	42a2      	cmp	r2, r4
    49ea:	4189      	sbcs	r1, r1
    49ec:	44e3      	add	fp, ip
    49ee:	45cc      	cmp	ip, r9
    49f0:	41b6      	sbcs	r6, r6
    49f2:	465c      	mov	r4, fp
    49f4:	0c00      	lsrs	r0, r0, #16
    49f6:	4680      	mov	r8, r0
    49f8:	4249      	negs	r1, r1
    49fa:	4276      	negs	r6, r6
    49fc:	425b      	negs	r3, r3
    49fe:	1864      	adds	r4, r4, r1
    4a00:	4333      	orrs	r3, r6
    4a02:	4498      	add	r8, r3
    4a04:	428c      	cmp	r4, r1
    4a06:	4189      	sbcs	r1, r1
    4a08:	45ab      	cmp	fp, r5
    4a0a:	419b      	sbcs	r3, r3
    4a0c:	4249      	negs	r1, r1
    4a0e:	425b      	negs	r3, r3
    4a10:	4319      	orrs	r1, r3
    4a12:	1c0d      	adds	r5, r1, #0
    4a14:	9b00      	ldr	r3, [sp, #0]
    4a16:	4445      	add	r5, r8
    4a18:	18ee      	adds	r6, r5, r3
    4a1a:	0276      	lsls	r6, r6, #9
    4a1c:	0de5      	lsrs	r5, r4, #23
    4a1e:	432e      	orrs	r6, r5
    4a20:	46b3      	mov	fp, r6
    4a22:	9b04      	ldr	r3, [sp, #16]
    4a24:	0256      	lsls	r6, r2, #9
    4a26:	431e      	orrs	r6, r3
    4a28:	1e73      	subs	r3, r6, #1
    4a2a:	419e      	sbcs	r6, r3
    4a2c:	465b      	mov	r3, fp
    4a2e:	0dd2      	lsrs	r2, r2, #23
    4a30:	4332      	orrs	r2, r6
    4a32:	0266      	lsls	r6, r4, #9
    4a34:	4316      	orrs	r6, r2
    4a36:	01db      	lsls	r3, r3, #7
    4a38:	d50a      	bpl.n	4a50 <__aeabi_dmul+0x384>
    4a3a:	2301      	movs	r3, #1
    4a3c:	4033      	ands	r3, r6
    4a3e:	0876      	lsrs	r6, r6, #1
    4a40:	431e      	orrs	r6, r3
    4a42:	465b      	mov	r3, fp
    4a44:	07db      	lsls	r3, r3, #31
    4a46:	431e      	orrs	r6, r3
    4a48:	465b      	mov	r3, fp
    4a4a:	085b      	lsrs	r3, r3, #1
    4a4c:	469b      	mov	fp, r3
    4a4e:	4657      	mov	r7, sl
    4a50:	4b63      	ldr	r3, [pc, #396]	; (4be0 <__aeabi_dmul+0x514>)
    4a52:	18fb      	adds	r3, r7, r3
    4a54:	2b00      	cmp	r3, #0
    4a56:	dd5a      	ble.n	4b0e <__aeabi_dmul+0x442>
    4a58:	0772      	lsls	r2, r6, #29
    4a5a:	d009      	beq.n	4a70 <__aeabi_dmul+0x3a4>
    4a5c:	220f      	movs	r2, #15
    4a5e:	4032      	ands	r2, r6
    4a60:	2a04      	cmp	r2, #4
    4a62:	d005      	beq.n	4a70 <__aeabi_dmul+0x3a4>
    4a64:	1d32      	adds	r2, r6, #4
    4a66:	42b2      	cmp	r2, r6
    4a68:	41b6      	sbcs	r6, r6
    4a6a:	4276      	negs	r6, r6
    4a6c:	44b3      	add	fp, r6
    4a6e:	1c16      	adds	r6, r2, #0
    4a70:	465a      	mov	r2, fp
    4a72:	01d2      	lsls	r2, r2, #7
    4a74:	d506      	bpl.n	4a84 <__aeabi_dmul+0x3b8>
    4a76:	465a      	mov	r2, fp
    4a78:	4b5a      	ldr	r3, [pc, #360]	; (4be4 <__aeabi_dmul+0x518>)
    4a7a:	401a      	ands	r2, r3
    4a7c:	2380      	movs	r3, #128	; 0x80
    4a7e:	4693      	mov	fp, r2
    4a80:	00db      	lsls	r3, r3, #3
    4a82:	18fb      	adds	r3, r7, r3
    4a84:	4a58      	ldr	r2, [pc, #352]	; (4be8 <__aeabi_dmul+0x51c>)
    4a86:	4293      	cmp	r3, r2
    4a88:	dd34      	ble.n	4af4 <__aeabi_dmul+0x428>
    4a8a:	2401      	movs	r4, #1
    4a8c:	9b02      	ldr	r3, [sp, #8]
    4a8e:	2500      	movs	r5, #0
    4a90:	401c      	ands	r4, r3
    4a92:	2600      	movs	r6, #0
    4a94:	4b55      	ldr	r3, [pc, #340]	; (4bec <__aeabi_dmul+0x520>)
    4a96:	e67d      	b.n	4794 <__aeabi_dmul+0xc8>
    4a98:	2080      	movs	r0, #128	; 0x80
    4a9a:	465b      	mov	r3, fp
    4a9c:	0300      	lsls	r0, r0, #12
    4a9e:	4203      	tst	r3, r0
    4aa0:	d008      	beq.n	4ab4 <__aeabi_dmul+0x3e8>
    4aa2:	4205      	tst	r5, r0
    4aa4:	d106      	bne.n	4ab4 <__aeabi_dmul+0x3e8>
    4aa6:	4305      	orrs	r5, r0
    4aa8:	032d      	lsls	r5, r5, #12
    4aaa:	0b2d      	lsrs	r5, r5, #12
    4aac:	464c      	mov	r4, r9
    4aae:	1c16      	adds	r6, r2, #0
    4ab0:	4b4e      	ldr	r3, [pc, #312]	; (4bec <__aeabi_dmul+0x520>)
    4ab2:	e66f      	b.n	4794 <__aeabi_dmul+0xc8>
    4ab4:	465d      	mov	r5, fp
    4ab6:	4305      	orrs	r5, r0
    4ab8:	032d      	lsls	r5, r5, #12
    4aba:	0b2d      	lsrs	r5, r5, #12
    4abc:	4b4b      	ldr	r3, [pc, #300]	; (4bec <__aeabi_dmul+0x520>)
    4abe:	e669      	b.n	4794 <__aeabi_dmul+0xc8>
    4ac0:	4650      	mov	r0, sl
    4ac2:	f000 fcbb 	bl	543c <__clzsi2>
    4ac6:	1c03      	adds	r3, r0, #0
    4ac8:	3320      	adds	r3, #32
    4aca:	2b27      	cmp	r3, #39	; 0x27
    4acc:	dc00      	bgt.n	4ad0 <__aeabi_dmul+0x404>
    4ace:	e6a6      	b.n	481e <__aeabi_dmul+0x152>
    4ad0:	4655      	mov	r5, sl
    4ad2:	3808      	subs	r0, #8
    4ad4:	4085      	lsls	r5, r0
    4ad6:	2200      	movs	r2, #0
    4ad8:	e6ac      	b.n	4834 <__aeabi_dmul+0x168>
    4ada:	1c28      	adds	r0, r5, #0
    4adc:	f000 fcae 	bl	543c <__clzsi2>
    4ae0:	1c02      	adds	r2, r0, #0
    4ae2:	3220      	adds	r2, #32
    4ae4:	2a27      	cmp	r2, #39	; 0x27
    4ae6:	dc00      	bgt.n	4aea <__aeabi_dmul+0x41e>
    4ae8:	e675      	b.n	47d6 <__aeabi_dmul+0x10a>
    4aea:	3808      	subs	r0, #8
    4aec:	4085      	lsls	r5, r0
    4aee:	2600      	movs	r6, #0
    4af0:	46ab      	mov	fp, r5
    4af2:	e67d      	b.n	47f0 <__aeabi_dmul+0x124>
    4af4:	465a      	mov	r2, fp
    4af6:	08f6      	lsrs	r6, r6, #3
    4af8:	0752      	lsls	r2, r2, #29
    4afa:	4316      	orrs	r6, r2
    4afc:	465a      	mov	r2, fp
    4afe:	2401      	movs	r4, #1
    4b00:	0255      	lsls	r5, r2, #9
    4b02:	9a02      	ldr	r2, [sp, #8]
    4b04:	055b      	lsls	r3, r3, #21
    4b06:	0b2d      	lsrs	r5, r5, #12
    4b08:	0d5b      	lsrs	r3, r3, #21
    4b0a:	4014      	ands	r4, r2
    4b0c:	e642      	b.n	4794 <__aeabi_dmul+0xc8>
    4b0e:	4d38      	ldr	r5, [pc, #224]	; (4bf0 <__aeabi_dmul+0x524>)
    4b10:	1bed      	subs	r5, r5, r7
    4b12:	2d38      	cmp	r5, #56	; 0x38
    4b14:	dd0a      	ble.n	4b2c <__aeabi_dmul+0x460>
    4b16:	2401      	movs	r4, #1
    4b18:	9b02      	ldr	r3, [sp, #8]
    4b1a:	2500      	movs	r5, #0
    4b1c:	401c      	ands	r4, r3
    4b1e:	2600      	movs	r6, #0
    4b20:	2300      	movs	r3, #0
    4b22:	e637      	b.n	4794 <__aeabi_dmul+0xc8>
    4b24:	9b01      	ldr	r3, [sp, #4]
    4b26:	4657      	mov	r7, sl
    4b28:	9302      	str	r3, [sp, #8]
    4b2a:	e791      	b.n	4a50 <__aeabi_dmul+0x384>
    4b2c:	2d1f      	cmp	r5, #31
    4b2e:	dc25      	bgt.n	4b7c <__aeabi_dmul+0x4b0>
    4b30:	4b30      	ldr	r3, [pc, #192]	; (4bf4 <__aeabi_dmul+0x528>)
    4b32:	1c32      	adds	r2, r6, #0
    4b34:	469c      	mov	ip, r3
    4b36:	4467      	add	r7, ip
    4b38:	40be      	lsls	r6, r7
    4b3a:	465b      	mov	r3, fp
    4b3c:	40bb      	lsls	r3, r7
    4b3e:	1c37      	adds	r7, r6, #0
    4b40:	40ea      	lsrs	r2, r5
    4b42:	1e7e      	subs	r6, r7, #1
    4b44:	41b7      	sbcs	r7, r6
    4b46:	4313      	orrs	r3, r2
    4b48:	433b      	orrs	r3, r7
    4b4a:	1c1e      	adds	r6, r3, #0
    4b4c:	465b      	mov	r3, fp
    4b4e:	40eb      	lsrs	r3, r5
    4b50:	1c1d      	adds	r5, r3, #0
    4b52:	0773      	lsls	r3, r6, #29
    4b54:	d009      	beq.n	4b6a <__aeabi_dmul+0x49e>
    4b56:	230f      	movs	r3, #15
    4b58:	4033      	ands	r3, r6
    4b5a:	2b04      	cmp	r3, #4
    4b5c:	d005      	beq.n	4b6a <__aeabi_dmul+0x49e>
    4b5e:	1d33      	adds	r3, r6, #4
    4b60:	42b3      	cmp	r3, r6
    4b62:	41b6      	sbcs	r6, r6
    4b64:	4276      	negs	r6, r6
    4b66:	19ad      	adds	r5, r5, r6
    4b68:	1c1e      	adds	r6, r3, #0
    4b6a:	022b      	lsls	r3, r5, #8
    4b6c:	d520      	bpl.n	4bb0 <__aeabi_dmul+0x4e4>
    4b6e:	2401      	movs	r4, #1
    4b70:	9b02      	ldr	r3, [sp, #8]
    4b72:	2500      	movs	r5, #0
    4b74:	401c      	ands	r4, r3
    4b76:	2600      	movs	r6, #0
    4b78:	2301      	movs	r3, #1
    4b7a:	e60b      	b.n	4794 <__aeabi_dmul+0xc8>
    4b7c:	465a      	mov	r2, fp
    4b7e:	4b1e      	ldr	r3, [pc, #120]	; (4bf8 <__aeabi_dmul+0x52c>)
    4b80:	1bdb      	subs	r3, r3, r7
    4b82:	40da      	lsrs	r2, r3
    4b84:	1c13      	adds	r3, r2, #0
    4b86:	2d20      	cmp	r5, #32
    4b88:	d01c      	beq.n	4bc4 <__aeabi_dmul+0x4f8>
    4b8a:	4a1c      	ldr	r2, [pc, #112]	; (4bfc <__aeabi_dmul+0x530>)
    4b8c:	4694      	mov	ip, r2
    4b8e:	465a      	mov	r2, fp
    4b90:	4467      	add	r7, ip
    4b92:	40ba      	lsls	r2, r7
    4b94:	1c17      	adds	r7, r2, #0
    4b96:	433e      	orrs	r6, r7
    4b98:	1e72      	subs	r2, r6, #1
    4b9a:	4196      	sbcs	r6, r2
    4b9c:	431e      	orrs	r6, r3
    4b9e:	2307      	movs	r3, #7
    4ba0:	2500      	movs	r5, #0
    4ba2:	4033      	ands	r3, r6
    4ba4:	d007      	beq.n	4bb6 <__aeabi_dmul+0x4ea>
    4ba6:	230f      	movs	r3, #15
    4ba8:	2500      	movs	r5, #0
    4baa:	4033      	ands	r3, r6
    4bac:	2b04      	cmp	r3, #4
    4bae:	d1d6      	bne.n	4b5e <__aeabi_dmul+0x492>
    4bb0:	076b      	lsls	r3, r5, #29
    4bb2:	026d      	lsls	r5, r5, #9
    4bb4:	0b2d      	lsrs	r5, r5, #12
    4bb6:	2401      	movs	r4, #1
    4bb8:	08f6      	lsrs	r6, r6, #3
    4bba:	431e      	orrs	r6, r3
    4bbc:	9b02      	ldr	r3, [sp, #8]
    4bbe:	401c      	ands	r4, r3
    4bc0:	2300      	movs	r3, #0
    4bc2:	e5e7      	b.n	4794 <__aeabi_dmul+0xc8>
    4bc4:	2700      	movs	r7, #0
    4bc6:	e7e6      	b.n	4b96 <__aeabi_dmul+0x4ca>
    4bc8:	2580      	movs	r5, #128	; 0x80
    4bca:	465b      	mov	r3, fp
    4bcc:	2401      	movs	r4, #1
    4bce:	032d      	lsls	r5, r5, #12
    4bd0:	431d      	orrs	r5, r3
    4bd2:	9b01      	ldr	r3, [sp, #4]
    4bd4:	032d      	lsls	r5, r5, #12
    4bd6:	4023      	ands	r3, r4
    4bd8:	1c1c      	adds	r4, r3, #0
    4bda:	0b2d      	lsrs	r5, r5, #12
    4bdc:	4b03      	ldr	r3, [pc, #12]	; (4bec <__aeabi_dmul+0x520>)
    4bde:	e5d9      	b.n	4794 <__aeabi_dmul+0xc8>
    4be0:	000003ff 	.word	0x000003ff
    4be4:	feffffff 	.word	0xfeffffff
    4be8:	000007fe 	.word	0x000007fe
    4bec:	000007ff 	.word	0x000007ff
    4bf0:	fffffc02 	.word	0xfffffc02
    4bf4:	0000041e 	.word	0x0000041e
    4bf8:	fffffbe2 	.word	0xfffffbe2
    4bfc:	0000043e 	.word	0x0000043e

00004c00 <__aeabi_dsub>:
    4c00:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c02:	464d      	mov	r5, r9
    4c04:	4644      	mov	r4, r8
    4c06:	465f      	mov	r7, fp
    4c08:	4656      	mov	r6, sl
    4c0a:	b4f0      	push	{r4, r5, r6, r7}
    4c0c:	1c0e      	adds	r6, r1, #0
    4c0e:	1c11      	adds	r1, r2, #0
    4c10:	0332      	lsls	r2, r6, #12
    4c12:	0a52      	lsrs	r2, r2, #9
    4c14:	0f47      	lsrs	r7, r0, #29
    4c16:	4317      	orrs	r7, r2
    4c18:	00c5      	lsls	r5, r0, #3
    4c1a:	031a      	lsls	r2, r3, #12
    4c1c:	0058      	lsls	r0, r3, #1
    4c1e:	0fdb      	lsrs	r3, r3, #31
    4c20:	4699      	mov	r9, r3
    4c22:	0a52      	lsrs	r2, r2, #9
    4c24:	0f4b      	lsrs	r3, r1, #29
    4c26:	b083      	sub	sp, #12
    4c28:	431a      	orrs	r2, r3
    4c2a:	00cb      	lsls	r3, r1, #3
    4c2c:	9301      	str	r3, [sp, #4]
    4c2e:	4bcf      	ldr	r3, [pc, #828]	; (4f6c <__aeabi_dsub+0x36c>)
    4c30:	0074      	lsls	r4, r6, #1
    4c32:	0ff6      	lsrs	r6, r6, #31
    4c34:	0d64      	lsrs	r4, r4, #21
    4c36:	46b0      	mov	r8, r6
    4c38:	0d40      	lsrs	r0, r0, #21
    4c3a:	4298      	cmp	r0, r3
    4c3c:	d100      	bne.n	4c40 <__aeabi_dsub+0x40>
    4c3e:	e0e8      	b.n	4e12 <__aeabi_dsub+0x212>
    4c40:	2301      	movs	r3, #1
    4c42:	4649      	mov	r1, r9
    4c44:	4059      	eors	r1, r3
    4c46:	1c0b      	adds	r3, r1, #0
    4c48:	429e      	cmp	r6, r3
    4c4a:	d100      	bne.n	4c4e <__aeabi_dsub+0x4e>
    4c4c:	e0b1      	b.n	4db2 <__aeabi_dsub+0x1b2>
    4c4e:	1a26      	subs	r6, r4, r0
    4c50:	2e00      	cmp	r6, #0
    4c52:	dc00      	bgt.n	4c56 <__aeabi_dsub+0x56>
    4c54:	e11c      	b.n	4e90 <__aeabi_dsub+0x290>
    4c56:	2800      	cmp	r0, #0
    4c58:	d142      	bne.n	4ce0 <__aeabi_dsub+0xe0>
    4c5a:	1c13      	adds	r3, r2, #0
    4c5c:	9901      	ldr	r1, [sp, #4]
    4c5e:	430b      	orrs	r3, r1
    4c60:	d000      	beq.n	4c64 <__aeabi_dsub+0x64>
    4c62:	e0e6      	b.n	4e32 <__aeabi_dsub+0x232>
    4c64:	076b      	lsls	r3, r5, #29
    4c66:	d100      	bne.n	4c6a <__aeabi_dsub+0x6a>
    4c68:	e08e      	b.n	4d88 <__aeabi_dsub+0x188>
    4c6a:	230f      	movs	r3, #15
    4c6c:	402b      	ands	r3, r5
    4c6e:	2b04      	cmp	r3, #4
    4c70:	d100      	bne.n	4c74 <__aeabi_dsub+0x74>
    4c72:	e089      	b.n	4d88 <__aeabi_dsub+0x188>
    4c74:	1d2a      	adds	r2, r5, #4
    4c76:	42aa      	cmp	r2, r5
    4c78:	41ad      	sbcs	r5, r5
    4c7a:	2380      	movs	r3, #128	; 0x80
    4c7c:	2601      	movs	r6, #1
    4c7e:	4641      	mov	r1, r8
    4c80:	426d      	negs	r5, r5
    4c82:	197f      	adds	r7, r7, r5
    4c84:	041b      	lsls	r3, r3, #16
    4c86:	403b      	ands	r3, r7
    4c88:	400e      	ands	r6, r1
    4c8a:	1c15      	adds	r5, r2, #0
    4c8c:	2b00      	cmp	r3, #0
    4c8e:	d100      	bne.n	4c92 <__aeabi_dsub+0x92>
    4c90:	e083      	b.n	4d9a <__aeabi_dsub+0x19a>
    4c92:	4bb6      	ldr	r3, [pc, #728]	; (4f6c <__aeabi_dsub+0x36c>)
    4c94:	3401      	adds	r4, #1
    4c96:	429c      	cmp	r4, r3
    4c98:	d100      	bne.n	4c9c <__aeabi_dsub+0x9c>
    4c9a:	e116      	b.n	4eca <__aeabi_dsub+0x2ca>
    4c9c:	1c3a      	adds	r2, r7, #0
    4c9e:	4bb4      	ldr	r3, [pc, #720]	; (4f70 <__aeabi_dsub+0x370>)
    4ca0:	08ed      	lsrs	r5, r5, #3
    4ca2:	401a      	ands	r2, r3
    4ca4:	0750      	lsls	r0, r2, #29
    4ca6:	0564      	lsls	r4, r4, #21
    4ca8:	0252      	lsls	r2, r2, #9
    4caa:	4305      	orrs	r5, r0
    4cac:	0b12      	lsrs	r2, r2, #12
    4cae:	0d64      	lsrs	r4, r4, #21
    4cb0:	2100      	movs	r1, #0
    4cb2:	0312      	lsls	r2, r2, #12
    4cb4:	0d0b      	lsrs	r3, r1, #20
    4cb6:	051b      	lsls	r3, r3, #20
    4cb8:	0564      	lsls	r4, r4, #21
    4cba:	0b12      	lsrs	r2, r2, #12
    4cbc:	431a      	orrs	r2, r3
    4cbe:	0863      	lsrs	r3, r4, #1
    4cc0:	4cac      	ldr	r4, [pc, #688]	; (4f74 <__aeabi_dsub+0x374>)
    4cc2:	07f6      	lsls	r6, r6, #31
    4cc4:	4014      	ands	r4, r2
    4cc6:	431c      	orrs	r4, r3
    4cc8:	0064      	lsls	r4, r4, #1
    4cca:	0864      	lsrs	r4, r4, #1
    4ccc:	4334      	orrs	r4, r6
    4cce:	1c28      	adds	r0, r5, #0
    4cd0:	1c21      	adds	r1, r4, #0
    4cd2:	b003      	add	sp, #12
    4cd4:	bc3c      	pop	{r2, r3, r4, r5}
    4cd6:	4690      	mov	r8, r2
    4cd8:	4699      	mov	r9, r3
    4cda:	46a2      	mov	sl, r4
    4cdc:	46ab      	mov	fp, r5
    4cde:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ce0:	4ba2      	ldr	r3, [pc, #648]	; (4f6c <__aeabi_dsub+0x36c>)
    4ce2:	429c      	cmp	r4, r3
    4ce4:	d0be      	beq.n	4c64 <__aeabi_dsub+0x64>
    4ce6:	2380      	movs	r3, #128	; 0x80
    4ce8:	041b      	lsls	r3, r3, #16
    4cea:	431a      	orrs	r2, r3
    4cec:	2e38      	cmp	r6, #56	; 0x38
    4cee:	dd00      	ble.n	4cf2 <__aeabi_dsub+0xf2>
    4cf0:	e103      	b.n	4efa <__aeabi_dsub+0x2fa>
    4cf2:	2e1f      	cmp	r6, #31
    4cf4:	dd00      	ble.n	4cf8 <__aeabi_dsub+0xf8>
    4cf6:	e13f      	b.n	4f78 <__aeabi_dsub+0x378>
    4cf8:	2020      	movs	r0, #32
    4cfa:	1b83      	subs	r3, r0, r6
    4cfc:	4699      	mov	r9, r3
    4cfe:	1c13      	adds	r3, r2, #0
    4d00:	4649      	mov	r1, r9
    4d02:	408b      	lsls	r3, r1
    4d04:	469c      	mov	ip, r3
    4d06:	9b01      	ldr	r3, [sp, #4]
    4d08:	4660      	mov	r0, ip
    4d0a:	40f3      	lsrs	r3, r6
    4d0c:	4303      	orrs	r3, r0
    4d0e:	9801      	ldr	r0, [sp, #4]
    4d10:	40f2      	lsrs	r2, r6
    4d12:	4088      	lsls	r0, r1
    4d14:	1c01      	adds	r1, r0, #0
    4d16:	1e48      	subs	r0, r1, #1
    4d18:	4181      	sbcs	r1, r0
    4d1a:	430b      	orrs	r3, r1
    4d1c:	1aeb      	subs	r3, r5, r3
    4d1e:	429d      	cmp	r5, r3
    4d20:	4180      	sbcs	r0, r0
    4d22:	1c1d      	adds	r5, r3, #0
    4d24:	1aba      	subs	r2, r7, r2
    4d26:	4240      	negs	r0, r0
    4d28:	1a17      	subs	r7, r2, r0
    4d2a:	023b      	lsls	r3, r7, #8
    4d2c:	d400      	bmi.n	4d30 <__aeabi_dsub+0x130>
    4d2e:	e0a8      	b.n	4e82 <__aeabi_dsub+0x282>
    4d30:	027a      	lsls	r2, r7, #9
    4d32:	0a56      	lsrs	r6, r2, #9
    4d34:	2e00      	cmp	r6, #0
    4d36:	d100      	bne.n	4d3a <__aeabi_dsub+0x13a>
    4d38:	e0ca      	b.n	4ed0 <__aeabi_dsub+0x2d0>
    4d3a:	1c30      	adds	r0, r6, #0
    4d3c:	f000 fb7e 	bl	543c <__clzsi2>
    4d40:	1c03      	adds	r3, r0, #0
    4d42:	3b08      	subs	r3, #8
    4d44:	2b1f      	cmp	r3, #31
    4d46:	dd00      	ble.n	4d4a <__aeabi_dsub+0x14a>
    4d48:	e0cb      	b.n	4ee2 <__aeabi_dsub+0x2e2>
    4d4a:	2228      	movs	r2, #40	; 0x28
    4d4c:	1c29      	adds	r1, r5, #0
    4d4e:	1a12      	subs	r2, r2, r0
    4d50:	40d1      	lsrs	r1, r2
    4d52:	409e      	lsls	r6, r3
    4d54:	1c0a      	adds	r2, r1, #0
    4d56:	409d      	lsls	r5, r3
    4d58:	4332      	orrs	r2, r6
    4d5a:	429c      	cmp	r4, r3
    4d5c:	dd00      	ble.n	4d60 <__aeabi_dsub+0x160>
    4d5e:	e0c8      	b.n	4ef2 <__aeabi_dsub+0x2f2>
    4d60:	1b1c      	subs	r4, r3, r4
    4d62:	1c67      	adds	r7, r4, #1
    4d64:	2f1f      	cmp	r7, #31
    4d66:	dd00      	ble.n	4d6a <__aeabi_dsub+0x16a>
    4d68:	e0ed      	b.n	4f46 <__aeabi_dsub+0x346>
    4d6a:	231f      	movs	r3, #31
    4d6c:	1c29      	adds	r1, r5, #0
    4d6e:	1b1c      	subs	r4, r3, r4
    4d70:	1c13      	adds	r3, r2, #0
    4d72:	40a5      	lsls	r5, r4
    4d74:	40a3      	lsls	r3, r4
    4d76:	40f9      	lsrs	r1, r7
    4d78:	1e6c      	subs	r4, r5, #1
    4d7a:	41a5      	sbcs	r5, r4
    4d7c:	40fa      	lsrs	r2, r7
    4d7e:	4319      	orrs	r1, r3
    4d80:	430d      	orrs	r5, r1
    4d82:	1c17      	adds	r7, r2, #0
    4d84:	2400      	movs	r4, #0
    4d86:	e76d      	b.n	4c64 <__aeabi_dsub+0x64>
    4d88:	2380      	movs	r3, #128	; 0x80
    4d8a:	2601      	movs	r6, #1
    4d8c:	4642      	mov	r2, r8
    4d8e:	041b      	lsls	r3, r3, #16
    4d90:	403b      	ands	r3, r7
    4d92:	4016      	ands	r6, r2
    4d94:	2b00      	cmp	r3, #0
    4d96:	d000      	beq.n	4d9a <__aeabi_dsub+0x19a>
    4d98:	e77b      	b.n	4c92 <__aeabi_dsub+0x92>
    4d9a:	4b74      	ldr	r3, [pc, #464]	; (4f6c <__aeabi_dsub+0x36c>)
    4d9c:	08ed      	lsrs	r5, r5, #3
    4d9e:	0778      	lsls	r0, r7, #29
    4da0:	4305      	orrs	r5, r0
    4da2:	08fa      	lsrs	r2, r7, #3
    4da4:	429c      	cmp	r4, r3
    4da6:	d03b      	beq.n	4e20 <__aeabi_dsub+0x220>
    4da8:	0312      	lsls	r2, r2, #12
    4daa:	0564      	lsls	r4, r4, #21
    4dac:	0b12      	lsrs	r2, r2, #12
    4dae:	0d64      	lsrs	r4, r4, #21
    4db0:	e77e      	b.n	4cb0 <__aeabi_dsub+0xb0>
    4db2:	1a23      	subs	r3, r4, r0
    4db4:	469a      	mov	sl, r3
    4db6:	2b00      	cmp	r3, #0
    4db8:	dc00      	bgt.n	4dbc <__aeabi_dsub+0x1bc>
    4dba:	e0a5      	b.n	4f08 <__aeabi_dsub+0x308>
    4dbc:	2800      	cmp	r0, #0
    4dbe:	d044      	beq.n	4e4a <__aeabi_dsub+0x24a>
    4dc0:	486a      	ldr	r0, [pc, #424]	; (4f6c <__aeabi_dsub+0x36c>)
    4dc2:	4284      	cmp	r4, r0
    4dc4:	d100      	bne.n	4dc8 <__aeabi_dsub+0x1c8>
    4dc6:	e74d      	b.n	4c64 <__aeabi_dsub+0x64>
    4dc8:	2080      	movs	r0, #128	; 0x80
    4dca:	0400      	lsls	r0, r0, #16
    4dcc:	4302      	orrs	r2, r0
    4dce:	4653      	mov	r3, sl
    4dd0:	2b38      	cmp	r3, #56	; 0x38
    4dd2:	dc00      	bgt.n	4dd6 <__aeabi_dsub+0x1d6>
    4dd4:	e11c      	b.n	5010 <__aeabi_dsub+0x410>
    4dd6:	9b01      	ldr	r3, [sp, #4]
    4dd8:	431a      	orrs	r2, r3
    4dda:	1e51      	subs	r1, r2, #1
    4ddc:	418a      	sbcs	r2, r1
    4dde:	b2d1      	uxtb	r1, r2
    4de0:	2200      	movs	r2, #0
    4de2:	1949      	adds	r1, r1, r5
    4de4:	42a9      	cmp	r1, r5
    4de6:	4180      	sbcs	r0, r0
    4de8:	1c0d      	adds	r5, r1, #0
    4dea:	19d2      	adds	r2, r2, r7
    4dec:	4240      	negs	r0, r0
    4dee:	1817      	adds	r7, r2, r0
    4df0:	023b      	lsls	r3, r7, #8
    4df2:	d546      	bpl.n	4e82 <__aeabi_dsub+0x282>
    4df4:	4b5d      	ldr	r3, [pc, #372]	; (4f6c <__aeabi_dsub+0x36c>)
    4df6:	3401      	adds	r4, #1
    4df8:	429c      	cmp	r4, r3
    4dfa:	d100      	bne.n	4dfe <__aeabi_dsub+0x1fe>
    4dfc:	e169      	b.n	50d2 <__aeabi_dsub+0x4d2>
    4dfe:	2001      	movs	r0, #1
    4e00:	4a5b      	ldr	r2, [pc, #364]	; (4f70 <__aeabi_dsub+0x370>)
    4e02:	086b      	lsrs	r3, r5, #1
    4e04:	403a      	ands	r2, r7
    4e06:	4028      	ands	r0, r5
    4e08:	4318      	orrs	r0, r3
    4e0a:	07d5      	lsls	r5, r2, #31
    4e0c:	4305      	orrs	r5, r0
    4e0e:	0857      	lsrs	r7, r2, #1
    4e10:	e728      	b.n	4c64 <__aeabi_dsub+0x64>
    4e12:	1c13      	adds	r3, r2, #0
    4e14:	9901      	ldr	r1, [sp, #4]
    4e16:	430b      	orrs	r3, r1
    4e18:	d100      	bne.n	4e1c <__aeabi_dsub+0x21c>
    4e1a:	e711      	b.n	4c40 <__aeabi_dsub+0x40>
    4e1c:	464b      	mov	r3, r9
    4e1e:	e713      	b.n	4c48 <__aeabi_dsub+0x48>
    4e20:	1c2b      	adds	r3, r5, #0
    4e22:	4313      	orrs	r3, r2
    4e24:	d051      	beq.n	4eca <__aeabi_dsub+0x2ca>
    4e26:	2380      	movs	r3, #128	; 0x80
    4e28:	031b      	lsls	r3, r3, #12
    4e2a:	431a      	orrs	r2, r3
    4e2c:	0312      	lsls	r2, r2, #12
    4e2e:	0b12      	lsrs	r2, r2, #12
    4e30:	e73e      	b.n	4cb0 <__aeabi_dsub+0xb0>
    4e32:	3e01      	subs	r6, #1
    4e34:	2e00      	cmp	r6, #0
    4e36:	d000      	beq.n	4e3a <__aeabi_dsub+0x23a>
    4e38:	e080      	b.n	4f3c <__aeabi_dsub+0x33c>
    4e3a:	1a69      	subs	r1, r5, r1
    4e3c:	428d      	cmp	r5, r1
    4e3e:	419b      	sbcs	r3, r3
    4e40:	1aba      	subs	r2, r7, r2
    4e42:	425b      	negs	r3, r3
    4e44:	1ad7      	subs	r7, r2, r3
    4e46:	1c0d      	adds	r5, r1, #0
    4e48:	e76f      	b.n	4d2a <__aeabi_dsub+0x12a>
    4e4a:	1c10      	adds	r0, r2, #0
    4e4c:	9b01      	ldr	r3, [sp, #4]
    4e4e:	4318      	orrs	r0, r3
    4e50:	d100      	bne.n	4e54 <__aeabi_dsub+0x254>
    4e52:	e707      	b.n	4c64 <__aeabi_dsub+0x64>
    4e54:	2301      	movs	r3, #1
    4e56:	425b      	negs	r3, r3
    4e58:	469c      	mov	ip, r3
    4e5a:	44e2      	add	sl, ip
    4e5c:	4653      	mov	r3, sl
    4e5e:	2b00      	cmp	r3, #0
    4e60:	d000      	beq.n	4e64 <__aeabi_dsub+0x264>
    4e62:	e102      	b.n	506a <__aeabi_dsub+0x46a>
    4e64:	9b01      	ldr	r3, [sp, #4]
    4e66:	19d2      	adds	r2, r2, r7
    4e68:	1959      	adds	r1, r3, r5
    4e6a:	42a9      	cmp	r1, r5
    4e6c:	419b      	sbcs	r3, r3
    4e6e:	425b      	negs	r3, r3
    4e70:	18d7      	adds	r7, r2, r3
    4e72:	1c0d      	adds	r5, r1, #0
    4e74:	e7bc      	b.n	4df0 <__aeabi_dsub+0x1f0>
    4e76:	4663      	mov	r3, ip
    4e78:	4303      	orrs	r3, r0
    4e7a:	d100      	bne.n	4e7e <__aeabi_dsub+0x27e>
    4e7c:	e128      	b.n	50d0 <__aeabi_dsub+0x4d0>
    4e7e:	1c07      	adds	r7, r0, #0
    4e80:	4665      	mov	r5, ip
    4e82:	076b      	lsls	r3, r5, #29
    4e84:	d000      	beq.n	4e88 <__aeabi_dsub+0x288>
    4e86:	e6f0      	b.n	4c6a <__aeabi_dsub+0x6a>
    4e88:	2601      	movs	r6, #1
    4e8a:	4643      	mov	r3, r8
    4e8c:	401e      	ands	r6, r3
    4e8e:	e784      	b.n	4d9a <__aeabi_dsub+0x19a>
    4e90:	2e00      	cmp	r6, #0
    4e92:	d000      	beq.n	4e96 <__aeabi_dsub+0x296>
    4e94:	e081      	b.n	4f9a <__aeabi_dsub+0x39a>
    4e96:	1c60      	adds	r0, r4, #1
    4e98:	0540      	lsls	r0, r0, #21
    4e9a:	0d40      	lsrs	r0, r0, #21
    4e9c:	2801      	cmp	r0, #1
    4e9e:	dc00      	bgt.n	4ea2 <__aeabi_dsub+0x2a2>
    4ea0:	e107      	b.n	50b2 <__aeabi_dsub+0x4b2>
    4ea2:	9901      	ldr	r1, [sp, #4]
    4ea4:	1a68      	subs	r0, r5, r1
    4ea6:	4684      	mov	ip, r0
    4ea8:	4565      	cmp	r5, ip
    4eaa:	41b6      	sbcs	r6, r6
    4eac:	1ab8      	subs	r0, r7, r2
    4eae:	4276      	negs	r6, r6
    4eb0:	1b86      	subs	r6, r0, r6
    4eb2:	0230      	lsls	r0, r6, #8
    4eb4:	d400      	bmi.n	4eb8 <__aeabi_dsub+0x2b8>
    4eb6:	e0a1      	b.n	4ffc <__aeabi_dsub+0x3fc>
    4eb8:	468c      	mov	ip, r1
    4eba:	1b4d      	subs	r5, r1, r5
    4ebc:	45ac      	cmp	ip, r5
    4ebe:	4189      	sbcs	r1, r1
    4ec0:	1bd2      	subs	r2, r2, r7
    4ec2:	4249      	negs	r1, r1
    4ec4:	1a56      	subs	r6, r2, r1
    4ec6:	4698      	mov	r8, r3
    4ec8:	e734      	b.n	4d34 <__aeabi_dsub+0x134>
    4eca:	2200      	movs	r2, #0
    4ecc:	2500      	movs	r5, #0
    4ece:	e6ef      	b.n	4cb0 <__aeabi_dsub+0xb0>
    4ed0:	1c28      	adds	r0, r5, #0
    4ed2:	f000 fab3 	bl	543c <__clzsi2>
    4ed6:	3020      	adds	r0, #32
    4ed8:	1c03      	adds	r3, r0, #0
    4eda:	3b08      	subs	r3, #8
    4edc:	2b1f      	cmp	r3, #31
    4ede:	dc00      	bgt.n	4ee2 <__aeabi_dsub+0x2e2>
    4ee0:	e733      	b.n	4d4a <__aeabi_dsub+0x14a>
    4ee2:	1c02      	adds	r2, r0, #0
    4ee4:	3a28      	subs	r2, #40	; 0x28
    4ee6:	4095      	lsls	r5, r2
    4ee8:	1c2a      	adds	r2, r5, #0
    4eea:	2500      	movs	r5, #0
    4eec:	429c      	cmp	r4, r3
    4eee:	dc00      	bgt.n	4ef2 <__aeabi_dsub+0x2f2>
    4ef0:	e736      	b.n	4d60 <__aeabi_dsub+0x160>
    4ef2:	4f1f      	ldr	r7, [pc, #124]	; (4f70 <__aeabi_dsub+0x370>)
    4ef4:	1ae4      	subs	r4, r4, r3
    4ef6:	4017      	ands	r7, r2
    4ef8:	e6b4      	b.n	4c64 <__aeabi_dsub+0x64>
    4efa:	9b01      	ldr	r3, [sp, #4]
    4efc:	431a      	orrs	r2, r3
    4efe:	1e51      	subs	r1, r2, #1
    4f00:	418a      	sbcs	r2, r1
    4f02:	b2d3      	uxtb	r3, r2
    4f04:	2200      	movs	r2, #0
    4f06:	e709      	b.n	4d1c <__aeabi_dsub+0x11c>
    4f08:	2b00      	cmp	r3, #0
    4f0a:	d000      	beq.n	4f0e <__aeabi_dsub+0x30e>
    4f0c:	e101      	b.n	5112 <__aeabi_dsub+0x512>
    4f0e:	1c60      	adds	r0, r4, #1
    4f10:	0543      	lsls	r3, r0, #21
    4f12:	0d5b      	lsrs	r3, r3, #21
    4f14:	2b01      	cmp	r3, #1
    4f16:	dc00      	bgt.n	4f1a <__aeabi_dsub+0x31a>
    4f18:	e0b0      	b.n	507c <__aeabi_dsub+0x47c>
    4f1a:	4b14      	ldr	r3, [pc, #80]	; (4f6c <__aeabi_dsub+0x36c>)
    4f1c:	4298      	cmp	r0, r3
    4f1e:	d100      	bne.n	4f22 <__aeabi_dsub+0x322>
    4f20:	e11e      	b.n	5160 <__aeabi_dsub+0x560>
    4f22:	9b01      	ldr	r3, [sp, #4]
    4f24:	19d2      	adds	r2, r2, r7
    4f26:	1959      	adds	r1, r3, r5
    4f28:	42a9      	cmp	r1, r5
    4f2a:	419b      	sbcs	r3, r3
    4f2c:	425b      	negs	r3, r3
    4f2e:	18d2      	adds	r2, r2, r3
    4f30:	0849      	lsrs	r1, r1, #1
    4f32:	07d5      	lsls	r5, r2, #31
    4f34:	430d      	orrs	r5, r1
    4f36:	0857      	lsrs	r7, r2, #1
    4f38:	1c04      	adds	r4, r0, #0
    4f3a:	e693      	b.n	4c64 <__aeabi_dsub+0x64>
    4f3c:	4b0b      	ldr	r3, [pc, #44]	; (4f6c <__aeabi_dsub+0x36c>)
    4f3e:	429c      	cmp	r4, r3
    4f40:	d000      	beq.n	4f44 <__aeabi_dsub+0x344>
    4f42:	e6d3      	b.n	4cec <__aeabi_dsub+0xec>
    4f44:	e68e      	b.n	4c64 <__aeabi_dsub+0x64>
    4f46:	1c21      	adds	r1, r4, #0
    4f48:	1c13      	adds	r3, r2, #0
    4f4a:	391f      	subs	r1, #31
    4f4c:	40cb      	lsrs	r3, r1
    4f4e:	1c19      	adds	r1, r3, #0
    4f50:	2f20      	cmp	r7, #32
    4f52:	d100      	bne.n	4f56 <__aeabi_dsub+0x356>
    4f54:	e08e      	b.n	5074 <__aeabi_dsub+0x474>
    4f56:	233f      	movs	r3, #63	; 0x3f
    4f58:	1b1c      	subs	r4, r3, r4
    4f5a:	40a2      	lsls	r2, r4
    4f5c:	4315      	orrs	r5, r2
    4f5e:	1e6a      	subs	r2, r5, #1
    4f60:	4195      	sbcs	r5, r2
    4f62:	2700      	movs	r7, #0
    4f64:	430d      	orrs	r5, r1
    4f66:	2400      	movs	r4, #0
    4f68:	e78b      	b.n	4e82 <__aeabi_dsub+0x282>
    4f6a:	46c0      	nop			; (mov r8, r8)
    4f6c:	000007ff 	.word	0x000007ff
    4f70:	ff7fffff 	.word	0xff7fffff
    4f74:	800fffff 	.word	0x800fffff
    4f78:	1c33      	adds	r3, r6, #0
    4f7a:	1c10      	adds	r0, r2, #0
    4f7c:	3b20      	subs	r3, #32
    4f7e:	40d8      	lsrs	r0, r3
    4f80:	2e20      	cmp	r6, #32
    4f82:	d079      	beq.n	5078 <__aeabi_dsub+0x478>
    4f84:	2340      	movs	r3, #64	; 0x40
    4f86:	1b9b      	subs	r3, r3, r6
    4f88:	409a      	lsls	r2, r3
    4f8a:	1c13      	adds	r3, r2, #0
    4f8c:	9a01      	ldr	r2, [sp, #4]
    4f8e:	4313      	orrs	r3, r2
    4f90:	1e59      	subs	r1, r3, #1
    4f92:	418b      	sbcs	r3, r1
    4f94:	2200      	movs	r2, #0
    4f96:	4303      	orrs	r3, r0
    4f98:	e6c0      	b.n	4d1c <__aeabi_dsub+0x11c>
    4f9a:	2c00      	cmp	r4, #0
    4f9c:	d053      	beq.n	5046 <__aeabi_dsub+0x446>
    4f9e:	4cc7      	ldr	r4, [pc, #796]	; (52bc <__aeabi_dsub+0x6bc>)
    4fa0:	42a0      	cmp	r0, r4
    4fa2:	d100      	bne.n	4fa6 <__aeabi_dsub+0x3a6>
    4fa4:	e0b0      	b.n	5108 <__aeabi_dsub+0x508>
    4fa6:	2480      	movs	r4, #128	; 0x80
    4fa8:	4271      	negs	r1, r6
    4faa:	4689      	mov	r9, r1
    4fac:	0424      	lsls	r4, r4, #16
    4fae:	4327      	orrs	r7, r4
    4fb0:	4649      	mov	r1, r9
    4fb2:	2938      	cmp	r1, #56	; 0x38
    4fb4:	dd00      	ble.n	4fb8 <__aeabi_dsub+0x3b8>
    4fb6:	e0cd      	b.n	5154 <__aeabi_dsub+0x554>
    4fb8:	291f      	cmp	r1, #31
    4fba:	dd00      	ble.n	4fbe <__aeabi_dsub+0x3be>
    4fbc:	e159      	b.n	5272 <__aeabi_dsub+0x672>
    4fbe:	2420      	movs	r4, #32
    4fc0:	1c3e      	adds	r6, r7, #0
    4fc2:	1a61      	subs	r1, r4, r1
    4fc4:	408e      	lsls	r6, r1
    4fc6:	468a      	mov	sl, r1
    4fc8:	46b0      	mov	r8, r6
    4fca:	4649      	mov	r1, r9
    4fcc:	1c2e      	adds	r6, r5, #0
    4fce:	40ce      	lsrs	r6, r1
    4fd0:	4651      	mov	r1, sl
    4fd2:	46b4      	mov	ip, r6
    4fd4:	408d      	lsls	r5, r1
    4fd6:	4664      	mov	r4, ip
    4fd8:	4646      	mov	r6, r8
    4fda:	4649      	mov	r1, r9
    4fdc:	4326      	orrs	r6, r4
    4fde:	1e6c      	subs	r4, r5, #1
    4fe0:	41a5      	sbcs	r5, r4
    4fe2:	40cf      	lsrs	r7, r1
    4fe4:	4335      	orrs	r5, r6
    4fe6:	9901      	ldr	r1, [sp, #4]
    4fe8:	1bd7      	subs	r7, r2, r7
    4fea:	468c      	mov	ip, r1
    4fec:	1b4d      	subs	r5, r1, r5
    4fee:	45ac      	cmp	ip, r5
    4ff0:	4192      	sbcs	r2, r2
    4ff2:	4252      	negs	r2, r2
    4ff4:	1abf      	subs	r7, r7, r2
    4ff6:	1c04      	adds	r4, r0, #0
    4ff8:	4698      	mov	r8, r3
    4ffa:	e696      	b.n	4d2a <__aeabi_dsub+0x12a>
    4ffc:	4663      	mov	r3, ip
    4ffe:	4665      	mov	r5, ip
    5000:	4333      	orrs	r3, r6
    5002:	d000      	beq.n	5006 <__aeabi_dsub+0x406>
    5004:	e696      	b.n	4d34 <__aeabi_dsub+0x134>
    5006:	2600      	movs	r6, #0
    5008:	2700      	movs	r7, #0
    500a:	2400      	movs	r4, #0
    500c:	2500      	movs	r5, #0
    500e:	e6c4      	b.n	4d9a <__aeabi_dsub+0x19a>
    5010:	2b1f      	cmp	r3, #31
    5012:	dc61      	bgt.n	50d8 <__aeabi_dsub+0x4d8>
    5014:	2020      	movs	r0, #32
    5016:	1ac3      	subs	r3, r0, r3
    5018:	469b      	mov	fp, r3
    501a:	1c13      	adds	r3, r2, #0
    501c:	4659      	mov	r1, fp
    501e:	408b      	lsls	r3, r1
    5020:	4651      	mov	r1, sl
    5022:	4699      	mov	r9, r3
    5024:	9b01      	ldr	r3, [sp, #4]
    5026:	40cb      	lsrs	r3, r1
    5028:	469c      	mov	ip, r3
    502a:	464b      	mov	r3, r9
    502c:	4660      	mov	r0, ip
    502e:	4303      	orrs	r3, r0
    5030:	469c      	mov	ip, r3
    5032:	465b      	mov	r3, fp
    5034:	9901      	ldr	r1, [sp, #4]
    5036:	4099      	lsls	r1, r3
    5038:	4663      	mov	r3, ip
    503a:	1e48      	subs	r0, r1, #1
    503c:	4181      	sbcs	r1, r0
    503e:	4319      	orrs	r1, r3
    5040:	4653      	mov	r3, sl
    5042:	40da      	lsrs	r2, r3
    5044:	e6cd      	b.n	4de2 <__aeabi_dsub+0x1e2>
    5046:	1c3c      	adds	r4, r7, #0
    5048:	432c      	orrs	r4, r5
    504a:	d05d      	beq.n	5108 <__aeabi_dsub+0x508>
    504c:	43f1      	mvns	r1, r6
    504e:	4689      	mov	r9, r1
    5050:	2900      	cmp	r1, #0
    5052:	d155      	bne.n	5100 <__aeabi_dsub+0x500>
    5054:	9901      	ldr	r1, [sp, #4]
    5056:	1bd2      	subs	r2, r2, r7
    5058:	468c      	mov	ip, r1
    505a:	1b4d      	subs	r5, r1, r5
    505c:	45ac      	cmp	ip, r5
    505e:	4189      	sbcs	r1, r1
    5060:	4249      	negs	r1, r1
    5062:	1a57      	subs	r7, r2, r1
    5064:	1c04      	adds	r4, r0, #0
    5066:	4698      	mov	r8, r3
    5068:	e65f      	b.n	4d2a <__aeabi_dsub+0x12a>
    506a:	4894      	ldr	r0, [pc, #592]	; (52bc <__aeabi_dsub+0x6bc>)
    506c:	4284      	cmp	r4, r0
    506e:	d000      	beq.n	5072 <__aeabi_dsub+0x472>
    5070:	e6ad      	b.n	4dce <__aeabi_dsub+0x1ce>
    5072:	e5f7      	b.n	4c64 <__aeabi_dsub+0x64>
    5074:	2200      	movs	r2, #0
    5076:	e771      	b.n	4f5c <__aeabi_dsub+0x35c>
    5078:	2300      	movs	r3, #0
    507a:	e787      	b.n	4f8c <__aeabi_dsub+0x38c>
    507c:	1c3b      	adds	r3, r7, #0
    507e:	432b      	orrs	r3, r5
    5080:	2c00      	cmp	r4, #0
    5082:	d000      	beq.n	5086 <__aeabi_dsub+0x486>
    5084:	e0da      	b.n	523c <__aeabi_dsub+0x63c>
    5086:	2b00      	cmp	r3, #0
    5088:	d100      	bne.n	508c <__aeabi_dsub+0x48c>
    508a:	e113      	b.n	52b4 <__aeabi_dsub+0x6b4>
    508c:	1c13      	adds	r3, r2, #0
    508e:	9901      	ldr	r1, [sp, #4]
    5090:	430b      	orrs	r3, r1
    5092:	d100      	bne.n	5096 <__aeabi_dsub+0x496>
    5094:	e5e6      	b.n	4c64 <__aeabi_dsub+0x64>
    5096:	1949      	adds	r1, r1, r5
    5098:	42a9      	cmp	r1, r5
    509a:	419b      	sbcs	r3, r3
    509c:	19d2      	adds	r2, r2, r7
    509e:	425b      	negs	r3, r3
    50a0:	18d7      	adds	r7, r2, r3
    50a2:	023b      	lsls	r3, r7, #8
    50a4:	d400      	bmi.n	50a8 <__aeabi_dsub+0x4a8>
    50a6:	e121      	b.n	52ec <__aeabi_dsub+0x6ec>
    50a8:	4b85      	ldr	r3, [pc, #532]	; (52c0 <__aeabi_dsub+0x6c0>)
    50aa:	1c0d      	adds	r5, r1, #0
    50ac:	401f      	ands	r7, r3
    50ae:	1c04      	adds	r4, r0, #0
    50b0:	e5d8      	b.n	4c64 <__aeabi_dsub+0x64>
    50b2:	1c38      	adds	r0, r7, #0
    50b4:	4328      	orrs	r0, r5
    50b6:	2c00      	cmp	r4, #0
    50b8:	d140      	bne.n	513c <__aeabi_dsub+0x53c>
    50ba:	2800      	cmp	r0, #0
    50bc:	d000      	beq.n	50c0 <__aeabi_dsub+0x4c0>
    50be:	e083      	b.n	51c8 <__aeabi_dsub+0x5c8>
    50c0:	1c10      	adds	r0, r2, #0
    50c2:	9901      	ldr	r1, [sp, #4]
    50c4:	4308      	orrs	r0, r1
    50c6:	d003      	beq.n	50d0 <__aeabi_dsub+0x4d0>
    50c8:	1c17      	adds	r7, r2, #0
    50ca:	1c0d      	adds	r5, r1, #0
    50cc:	4698      	mov	r8, r3
    50ce:	e5c9      	b.n	4c64 <__aeabi_dsub+0x64>
    50d0:	2600      	movs	r6, #0
    50d2:	2700      	movs	r7, #0
    50d4:	2500      	movs	r5, #0
    50d6:	e660      	b.n	4d9a <__aeabi_dsub+0x19a>
    50d8:	4650      	mov	r0, sl
    50da:	1c13      	adds	r3, r2, #0
    50dc:	3820      	subs	r0, #32
    50de:	40c3      	lsrs	r3, r0
    50e0:	1c18      	adds	r0, r3, #0
    50e2:	4653      	mov	r3, sl
    50e4:	2b20      	cmp	r3, #32
    50e6:	d100      	bne.n	50ea <__aeabi_dsub+0x4ea>
    50e8:	e0c1      	b.n	526e <__aeabi_dsub+0x66e>
    50ea:	2340      	movs	r3, #64	; 0x40
    50ec:	4651      	mov	r1, sl
    50ee:	1a5b      	subs	r3, r3, r1
    50f0:	409a      	lsls	r2, r3
    50f2:	9901      	ldr	r1, [sp, #4]
    50f4:	4311      	orrs	r1, r2
    50f6:	1e4a      	subs	r2, r1, #1
    50f8:	4191      	sbcs	r1, r2
    50fa:	2200      	movs	r2, #0
    50fc:	4301      	orrs	r1, r0
    50fe:	e670      	b.n	4de2 <__aeabi_dsub+0x1e2>
    5100:	4c6e      	ldr	r4, [pc, #440]	; (52bc <__aeabi_dsub+0x6bc>)
    5102:	42a0      	cmp	r0, r4
    5104:	d000      	beq.n	5108 <__aeabi_dsub+0x508>
    5106:	e753      	b.n	4fb0 <__aeabi_dsub+0x3b0>
    5108:	1c17      	adds	r7, r2, #0
    510a:	9d01      	ldr	r5, [sp, #4]
    510c:	1c04      	adds	r4, r0, #0
    510e:	4698      	mov	r8, r3
    5110:	e5a8      	b.n	4c64 <__aeabi_dsub+0x64>
    5112:	2c00      	cmp	r4, #0
    5114:	d128      	bne.n	5168 <__aeabi_dsub+0x568>
    5116:	1c3c      	adds	r4, r7, #0
    5118:	432c      	orrs	r4, r5
    511a:	d100      	bne.n	511e <__aeabi_dsub+0x51e>
    511c:	e08a      	b.n	5234 <__aeabi_dsub+0x634>
    511e:	43db      	mvns	r3, r3
    5120:	469a      	mov	sl, r3
    5122:	2b00      	cmp	r3, #0
    5124:	d000      	beq.n	5128 <__aeabi_dsub+0x528>
    5126:	e082      	b.n	522e <__aeabi_dsub+0x62e>
    5128:	9b01      	ldr	r3, [sp, #4]
    512a:	19d2      	adds	r2, r2, r7
    512c:	469c      	mov	ip, r3
    512e:	4465      	add	r5, ip
    5130:	429d      	cmp	r5, r3
    5132:	4189      	sbcs	r1, r1
    5134:	4249      	negs	r1, r1
    5136:	1857      	adds	r7, r2, r1
    5138:	1c04      	adds	r4, r0, #0
    513a:	e659      	b.n	4df0 <__aeabi_dsub+0x1f0>
    513c:	2800      	cmp	r0, #0
    513e:	d15b      	bne.n	51f8 <__aeabi_dsub+0x5f8>
    5140:	1c10      	adds	r0, r2, #0
    5142:	9901      	ldr	r1, [sp, #4]
    5144:	4308      	orrs	r0, r1
    5146:	d100      	bne.n	514a <__aeabi_dsub+0x54a>
    5148:	e0a4      	b.n	5294 <__aeabi_dsub+0x694>
    514a:	1c17      	adds	r7, r2, #0
    514c:	1c0d      	adds	r5, r1, #0
    514e:	4698      	mov	r8, r3
    5150:	4c5a      	ldr	r4, [pc, #360]	; (52bc <__aeabi_dsub+0x6bc>)
    5152:	e587      	b.n	4c64 <__aeabi_dsub+0x64>
    5154:	433d      	orrs	r5, r7
    5156:	1e6f      	subs	r7, r5, #1
    5158:	41bd      	sbcs	r5, r7
    515a:	2700      	movs	r7, #0
    515c:	b2ed      	uxtb	r5, r5
    515e:	e742      	b.n	4fe6 <__aeabi_dsub+0x3e6>
    5160:	1c04      	adds	r4, r0, #0
    5162:	2700      	movs	r7, #0
    5164:	2500      	movs	r5, #0
    5166:	e618      	b.n	4d9a <__aeabi_dsub+0x19a>
    5168:	4c54      	ldr	r4, [pc, #336]	; (52bc <__aeabi_dsub+0x6bc>)
    516a:	42a0      	cmp	r0, r4
    516c:	d062      	beq.n	5234 <__aeabi_dsub+0x634>
    516e:	4653      	mov	r3, sl
    5170:	2480      	movs	r4, #128	; 0x80
    5172:	425b      	negs	r3, r3
    5174:	469a      	mov	sl, r3
    5176:	0424      	lsls	r4, r4, #16
    5178:	4327      	orrs	r7, r4
    517a:	4653      	mov	r3, sl
    517c:	2b38      	cmp	r3, #56	; 0x38
    517e:	dd00      	ble.n	5182 <__aeabi_dsub+0x582>
    5180:	e08e      	b.n	52a0 <__aeabi_dsub+0x6a0>
    5182:	2b1f      	cmp	r3, #31
    5184:	dd00      	ble.n	5188 <__aeabi_dsub+0x588>
    5186:	e09d      	b.n	52c4 <__aeabi_dsub+0x6c4>
    5188:	2420      	movs	r4, #32
    518a:	1ae3      	subs	r3, r4, r3
    518c:	469b      	mov	fp, r3
    518e:	1c3b      	adds	r3, r7, #0
    5190:	4659      	mov	r1, fp
    5192:	408b      	lsls	r3, r1
    5194:	4651      	mov	r1, sl
    5196:	4699      	mov	r9, r3
    5198:	1c2b      	adds	r3, r5, #0
    519a:	40cb      	lsrs	r3, r1
    519c:	469c      	mov	ip, r3
    519e:	464b      	mov	r3, r9
    51a0:	4664      	mov	r4, ip
    51a2:	4323      	orrs	r3, r4
    51a4:	469c      	mov	ip, r3
    51a6:	465b      	mov	r3, fp
    51a8:	409d      	lsls	r5, r3
    51aa:	4663      	mov	r3, ip
    51ac:	1e6c      	subs	r4, r5, #1
    51ae:	41a5      	sbcs	r5, r4
    51b0:	40cf      	lsrs	r7, r1
    51b2:	431d      	orrs	r5, r3
    51b4:	9b01      	ldr	r3, [sp, #4]
    51b6:	18bf      	adds	r7, r7, r2
    51b8:	469c      	mov	ip, r3
    51ba:	4465      	add	r5, ip
    51bc:	429d      	cmp	r5, r3
    51be:	4192      	sbcs	r2, r2
    51c0:	4252      	negs	r2, r2
    51c2:	18bf      	adds	r7, r7, r2
    51c4:	1c04      	adds	r4, r0, #0
    51c6:	e613      	b.n	4df0 <__aeabi_dsub+0x1f0>
    51c8:	1c10      	adds	r0, r2, #0
    51ca:	9901      	ldr	r1, [sp, #4]
    51cc:	4308      	orrs	r0, r1
    51ce:	d100      	bne.n	51d2 <__aeabi_dsub+0x5d2>
    51d0:	e548      	b.n	4c64 <__aeabi_dsub+0x64>
    51d2:	1a68      	subs	r0, r5, r1
    51d4:	4684      	mov	ip, r0
    51d6:	4285      	cmp	r5, r0
    51d8:	4180      	sbcs	r0, r0
    51da:	1abe      	subs	r6, r7, r2
    51dc:	4240      	negs	r0, r0
    51de:	1a30      	subs	r0, r6, r0
    51e0:	0206      	lsls	r6, r0, #8
    51e2:	d400      	bmi.n	51e6 <__aeabi_dsub+0x5e6>
    51e4:	e647      	b.n	4e76 <__aeabi_dsub+0x276>
    51e6:	468c      	mov	ip, r1
    51e8:	1b4d      	subs	r5, r1, r5
    51ea:	45ac      	cmp	ip, r5
    51ec:	4189      	sbcs	r1, r1
    51ee:	1bd2      	subs	r2, r2, r7
    51f0:	4249      	negs	r1, r1
    51f2:	1a57      	subs	r7, r2, r1
    51f4:	4698      	mov	r8, r3
    51f6:	e535      	b.n	4c64 <__aeabi_dsub+0x64>
    51f8:	1c10      	adds	r0, r2, #0
    51fa:	9901      	ldr	r1, [sp, #4]
    51fc:	4308      	orrs	r0, r1
    51fe:	d034      	beq.n	526a <__aeabi_dsub+0x66a>
    5200:	2480      	movs	r4, #128	; 0x80
    5202:	0778      	lsls	r0, r7, #29
    5204:	08ed      	lsrs	r5, r5, #3
    5206:	08ff      	lsrs	r7, r7, #3
    5208:	0324      	lsls	r4, r4, #12
    520a:	4328      	orrs	r0, r5
    520c:	4227      	tst	r7, r4
    520e:	d008      	beq.n	5222 <__aeabi_dsub+0x622>
    5210:	08d6      	lsrs	r6, r2, #3
    5212:	4226      	tst	r6, r4
    5214:	d105      	bne.n	5222 <__aeabi_dsub+0x622>
    5216:	08c9      	lsrs	r1, r1, #3
    5218:	0752      	lsls	r2, r2, #29
    521a:	430a      	orrs	r2, r1
    521c:	1c10      	adds	r0, r2, #0
    521e:	1c37      	adds	r7, r6, #0
    5220:	4698      	mov	r8, r3
    5222:	00ff      	lsls	r7, r7, #3
    5224:	0f42      	lsrs	r2, r0, #29
    5226:	4317      	orrs	r7, r2
    5228:	00c5      	lsls	r5, r0, #3
    522a:	4c24      	ldr	r4, [pc, #144]	; (52bc <__aeabi_dsub+0x6bc>)
    522c:	e51a      	b.n	4c64 <__aeabi_dsub+0x64>
    522e:	4c23      	ldr	r4, [pc, #140]	; (52bc <__aeabi_dsub+0x6bc>)
    5230:	42a0      	cmp	r0, r4
    5232:	d1a2      	bne.n	517a <__aeabi_dsub+0x57a>
    5234:	1c17      	adds	r7, r2, #0
    5236:	9d01      	ldr	r5, [sp, #4]
    5238:	1c04      	adds	r4, r0, #0
    523a:	e513      	b.n	4c64 <__aeabi_dsub+0x64>
    523c:	2b00      	cmp	r3, #0
    523e:	d035      	beq.n	52ac <__aeabi_dsub+0x6ac>
    5240:	1c13      	adds	r3, r2, #0
    5242:	9901      	ldr	r1, [sp, #4]
    5244:	430b      	orrs	r3, r1
    5246:	d010      	beq.n	526a <__aeabi_dsub+0x66a>
    5248:	2480      	movs	r4, #128	; 0x80
    524a:	0778      	lsls	r0, r7, #29
    524c:	08ed      	lsrs	r5, r5, #3
    524e:	08ff      	lsrs	r7, r7, #3
    5250:	0324      	lsls	r4, r4, #12
    5252:	4328      	orrs	r0, r5
    5254:	4227      	tst	r7, r4
    5256:	d0e4      	beq.n	5222 <__aeabi_dsub+0x622>
    5258:	08d3      	lsrs	r3, r2, #3
    525a:	4223      	tst	r3, r4
    525c:	d1e1      	bne.n	5222 <__aeabi_dsub+0x622>
    525e:	08c9      	lsrs	r1, r1, #3
    5260:	0752      	lsls	r2, r2, #29
    5262:	430a      	orrs	r2, r1
    5264:	1c10      	adds	r0, r2, #0
    5266:	1c1f      	adds	r7, r3, #0
    5268:	e7db      	b.n	5222 <__aeabi_dsub+0x622>
    526a:	4c14      	ldr	r4, [pc, #80]	; (52bc <__aeabi_dsub+0x6bc>)
    526c:	e4fa      	b.n	4c64 <__aeabi_dsub+0x64>
    526e:	2200      	movs	r2, #0
    5270:	e73f      	b.n	50f2 <__aeabi_dsub+0x4f2>
    5272:	464c      	mov	r4, r9
    5274:	1c3e      	adds	r6, r7, #0
    5276:	3c20      	subs	r4, #32
    5278:	40e6      	lsrs	r6, r4
    527a:	4649      	mov	r1, r9
    527c:	1c34      	adds	r4, r6, #0
    527e:	2920      	cmp	r1, #32
    5280:	d032      	beq.n	52e8 <__aeabi_dsub+0x6e8>
    5282:	2640      	movs	r6, #64	; 0x40
    5284:	1a76      	subs	r6, r6, r1
    5286:	40b7      	lsls	r7, r6
    5288:	433d      	orrs	r5, r7
    528a:	1e6f      	subs	r7, r5, #1
    528c:	41bd      	sbcs	r5, r7
    528e:	2700      	movs	r7, #0
    5290:	4325      	orrs	r5, r4
    5292:	e6a8      	b.n	4fe6 <__aeabi_dsub+0x3e6>
    5294:	2780      	movs	r7, #128	; 0x80
    5296:	2600      	movs	r6, #0
    5298:	03ff      	lsls	r7, r7, #15
    529a:	4c08      	ldr	r4, [pc, #32]	; (52bc <__aeabi_dsub+0x6bc>)
    529c:	2500      	movs	r5, #0
    529e:	e57c      	b.n	4d9a <__aeabi_dsub+0x19a>
    52a0:	433d      	orrs	r5, r7
    52a2:	1e6f      	subs	r7, r5, #1
    52a4:	41bd      	sbcs	r5, r7
    52a6:	2700      	movs	r7, #0
    52a8:	b2ed      	uxtb	r5, r5
    52aa:	e783      	b.n	51b4 <__aeabi_dsub+0x5b4>
    52ac:	1c17      	adds	r7, r2, #0
    52ae:	9d01      	ldr	r5, [sp, #4]
    52b0:	4c02      	ldr	r4, [pc, #8]	; (52bc <__aeabi_dsub+0x6bc>)
    52b2:	e4d7      	b.n	4c64 <__aeabi_dsub+0x64>
    52b4:	1c17      	adds	r7, r2, #0
    52b6:	9d01      	ldr	r5, [sp, #4]
    52b8:	e4d4      	b.n	4c64 <__aeabi_dsub+0x64>
    52ba:	46c0      	nop			; (mov r8, r8)
    52bc:	000007ff 	.word	0x000007ff
    52c0:	ff7fffff 	.word	0xff7fffff
    52c4:	4654      	mov	r4, sl
    52c6:	1c3b      	adds	r3, r7, #0
    52c8:	3c20      	subs	r4, #32
    52ca:	40e3      	lsrs	r3, r4
    52cc:	1c1c      	adds	r4, r3, #0
    52ce:	4653      	mov	r3, sl
    52d0:	2b20      	cmp	r3, #32
    52d2:	d00d      	beq.n	52f0 <__aeabi_dsub+0x6f0>
    52d4:	2340      	movs	r3, #64	; 0x40
    52d6:	4651      	mov	r1, sl
    52d8:	1a5b      	subs	r3, r3, r1
    52da:	409f      	lsls	r7, r3
    52dc:	433d      	orrs	r5, r7
    52de:	1e6f      	subs	r7, r5, #1
    52e0:	41bd      	sbcs	r5, r7
    52e2:	2700      	movs	r7, #0
    52e4:	4325      	orrs	r5, r4
    52e6:	e765      	b.n	51b4 <__aeabi_dsub+0x5b4>
    52e8:	2700      	movs	r7, #0
    52ea:	e7cd      	b.n	5288 <__aeabi_dsub+0x688>
    52ec:	1c0d      	adds	r5, r1, #0
    52ee:	e5c8      	b.n	4e82 <__aeabi_dsub+0x282>
    52f0:	2700      	movs	r7, #0
    52f2:	e7f3      	b.n	52dc <__aeabi_dsub+0x6dc>

000052f4 <__aeabi_d2iz>:
    52f4:	030b      	lsls	r3, r1, #12
    52f6:	b530      	push	{r4, r5, lr}
    52f8:	4c13      	ldr	r4, [pc, #76]	; (5348 <__aeabi_d2iz+0x54>)
    52fa:	0b1a      	lsrs	r2, r3, #12
    52fc:	004b      	lsls	r3, r1, #1
    52fe:	1c05      	adds	r5, r0, #0
    5300:	0d5b      	lsrs	r3, r3, #21
    5302:	0fc9      	lsrs	r1, r1, #31
    5304:	2000      	movs	r0, #0
    5306:	42a3      	cmp	r3, r4
    5308:	dd10      	ble.n	532c <__aeabi_d2iz+0x38>
    530a:	4810      	ldr	r0, [pc, #64]	; (534c <__aeabi_d2iz+0x58>)
    530c:	4283      	cmp	r3, r0
    530e:	dc0e      	bgt.n	532e <__aeabi_d2iz+0x3a>
    5310:	2080      	movs	r0, #128	; 0x80
    5312:	4c0f      	ldr	r4, [pc, #60]	; (5350 <__aeabi_d2iz+0x5c>)
    5314:	0340      	lsls	r0, r0, #13
    5316:	4302      	orrs	r2, r0
    5318:	1ae4      	subs	r4, r4, r3
    531a:	2c1f      	cmp	r4, #31
    531c:	dd0a      	ble.n	5334 <__aeabi_d2iz+0x40>
    531e:	480d      	ldr	r0, [pc, #52]	; (5354 <__aeabi_d2iz+0x60>)
    5320:	1ac3      	subs	r3, r0, r3
    5322:	40da      	lsrs	r2, r3
    5324:	1c13      	adds	r3, r2, #0
    5326:	4248      	negs	r0, r1
    5328:	4043      	eors	r3, r0
    532a:	1858      	adds	r0, r3, r1
    532c:	bd30      	pop	{r4, r5, pc}
    532e:	4b0a      	ldr	r3, [pc, #40]	; (5358 <__aeabi_d2iz+0x64>)
    5330:	18c8      	adds	r0, r1, r3
    5332:	e7fb      	b.n	532c <__aeabi_d2iz+0x38>
    5334:	1c28      	adds	r0, r5, #0
    5336:	40e0      	lsrs	r0, r4
    5338:	4c08      	ldr	r4, [pc, #32]	; (535c <__aeabi_d2iz+0x68>)
    533a:	46a4      	mov	ip, r4
    533c:	4463      	add	r3, ip
    533e:	409a      	lsls	r2, r3
    5340:	1c13      	adds	r3, r2, #0
    5342:	4303      	orrs	r3, r0
    5344:	e7ef      	b.n	5326 <__aeabi_d2iz+0x32>
    5346:	46c0      	nop			; (mov r8, r8)
    5348:	000003fe 	.word	0x000003fe
    534c:	0000041d 	.word	0x0000041d
    5350:	00000433 	.word	0x00000433
    5354:	00000413 	.word	0x00000413
    5358:	7fffffff 	.word	0x7fffffff
    535c:	fffffbed 	.word	0xfffffbed

00005360 <__aeabi_i2d>:
    5360:	b538      	push	{r3, r4, r5, lr}
    5362:	1e04      	subs	r4, r0, #0
    5364:	d016      	beq.n	5394 <__aeabi_i2d+0x34>
    5366:	0fc5      	lsrs	r5, r0, #31
    5368:	d000      	beq.n	536c <__aeabi_i2d+0xc>
    536a:	4244      	negs	r4, r0
    536c:	1c20      	adds	r0, r4, #0
    536e:	f000 f865 	bl	543c <__clzsi2>
    5372:	4b17      	ldr	r3, [pc, #92]	; (53d0 <__aeabi_i2d+0x70>)
    5374:	1a1b      	subs	r3, r3, r0
    5376:	280a      	cmp	r0, #10
    5378:	dc21      	bgt.n	53be <__aeabi_i2d+0x5e>
    537a:	1c02      	adds	r2, r0, #0
    537c:	1c21      	adds	r1, r4, #0
    537e:	3215      	adds	r2, #21
    5380:	4091      	lsls	r1, r2
    5382:	1c0a      	adds	r2, r1, #0
    5384:	210b      	movs	r1, #11
    5386:	1a08      	subs	r0, r1, r0
    5388:	40c4      	lsrs	r4, r0
    538a:	055b      	lsls	r3, r3, #21
    538c:	0324      	lsls	r4, r4, #12
    538e:	0b24      	lsrs	r4, r4, #12
    5390:	0d5b      	lsrs	r3, r3, #21
    5392:	e003      	b.n	539c <__aeabi_i2d+0x3c>
    5394:	2500      	movs	r5, #0
    5396:	2300      	movs	r3, #0
    5398:	2400      	movs	r4, #0
    539a:	2200      	movs	r2, #0
    539c:	2100      	movs	r1, #0
    539e:	1c10      	adds	r0, r2, #0
    53a0:	0324      	lsls	r4, r4, #12
    53a2:	0d0a      	lsrs	r2, r1, #20
    53a4:	0512      	lsls	r2, r2, #20
    53a6:	0b24      	lsrs	r4, r4, #12
    53a8:	4314      	orrs	r4, r2
    53aa:	4a0a      	ldr	r2, [pc, #40]	; (53d4 <__aeabi_i2d+0x74>)
    53ac:	051b      	lsls	r3, r3, #20
    53ae:	4014      	ands	r4, r2
    53b0:	431c      	orrs	r4, r3
    53b2:	0064      	lsls	r4, r4, #1
    53b4:	07ed      	lsls	r5, r5, #31
    53b6:	0864      	lsrs	r4, r4, #1
    53b8:	432c      	orrs	r4, r5
    53ba:	1c21      	adds	r1, r4, #0
    53bc:	bd38      	pop	{r3, r4, r5, pc}
    53be:	380b      	subs	r0, #11
    53c0:	4084      	lsls	r4, r0
    53c2:	055b      	lsls	r3, r3, #21
    53c4:	0324      	lsls	r4, r4, #12
    53c6:	0b24      	lsrs	r4, r4, #12
    53c8:	0d5b      	lsrs	r3, r3, #21
    53ca:	2200      	movs	r2, #0
    53cc:	e7e6      	b.n	539c <__aeabi_i2d+0x3c>
    53ce:	46c0      	nop			; (mov r8, r8)
    53d0:	0000041e 	.word	0x0000041e
    53d4:	800fffff 	.word	0x800fffff

000053d8 <__aeabi_ui2d>:
    53d8:	b510      	push	{r4, lr}
    53da:	1e04      	subs	r4, r0, #0
    53dc:	d010      	beq.n	5400 <__aeabi_ui2d+0x28>
    53de:	f000 f82d 	bl	543c <__clzsi2>
    53e2:	4a14      	ldr	r2, [pc, #80]	; (5434 <__aeabi_ui2d+0x5c>)
    53e4:	1a12      	subs	r2, r2, r0
    53e6:	280a      	cmp	r0, #10
    53e8:	dc1a      	bgt.n	5420 <__aeabi_ui2d+0x48>
    53ea:	230b      	movs	r3, #11
    53ec:	1c21      	adds	r1, r4, #0
    53ee:	1a1b      	subs	r3, r3, r0
    53f0:	40d9      	lsrs	r1, r3
    53f2:	3015      	adds	r0, #21
    53f4:	030b      	lsls	r3, r1, #12
    53f6:	0552      	lsls	r2, r2, #21
    53f8:	4084      	lsls	r4, r0
    53fa:	0b1b      	lsrs	r3, r3, #12
    53fc:	0d52      	lsrs	r2, r2, #21
    53fe:	e001      	b.n	5404 <__aeabi_ui2d+0x2c>
    5400:	2200      	movs	r2, #0
    5402:	2300      	movs	r3, #0
    5404:	2100      	movs	r1, #0
    5406:	031b      	lsls	r3, r3, #12
    5408:	1c20      	adds	r0, r4, #0
    540a:	0b1c      	lsrs	r4, r3, #12
    540c:	0d0b      	lsrs	r3, r1, #20
    540e:	051b      	lsls	r3, r3, #20
    5410:	4323      	orrs	r3, r4
    5412:	4c09      	ldr	r4, [pc, #36]	; (5438 <__aeabi_ui2d+0x60>)
    5414:	0512      	lsls	r2, r2, #20
    5416:	4023      	ands	r3, r4
    5418:	4313      	orrs	r3, r2
    541a:	005b      	lsls	r3, r3, #1
    541c:	0859      	lsrs	r1, r3, #1
    541e:	bd10      	pop	{r4, pc}
    5420:	1c03      	adds	r3, r0, #0
    5422:	3b0b      	subs	r3, #11
    5424:	409c      	lsls	r4, r3
    5426:	0552      	lsls	r2, r2, #21
    5428:	0323      	lsls	r3, r4, #12
    542a:	0b1b      	lsrs	r3, r3, #12
    542c:	0d52      	lsrs	r2, r2, #21
    542e:	2400      	movs	r4, #0
    5430:	e7e8      	b.n	5404 <__aeabi_ui2d+0x2c>
    5432:	46c0      	nop			; (mov r8, r8)
    5434:	0000041e 	.word	0x0000041e
    5438:	800fffff 	.word	0x800fffff

0000543c <__clzsi2>:
    543c:	211c      	movs	r1, #28
    543e:	2301      	movs	r3, #1
    5440:	041b      	lsls	r3, r3, #16
    5442:	4298      	cmp	r0, r3
    5444:	d301      	bcc.n	544a <__clzsi2+0xe>
    5446:	0c00      	lsrs	r0, r0, #16
    5448:	3910      	subs	r1, #16
    544a:	0a1b      	lsrs	r3, r3, #8
    544c:	4298      	cmp	r0, r3
    544e:	d301      	bcc.n	5454 <__clzsi2+0x18>
    5450:	0a00      	lsrs	r0, r0, #8
    5452:	3908      	subs	r1, #8
    5454:	091b      	lsrs	r3, r3, #4
    5456:	4298      	cmp	r0, r3
    5458:	d301      	bcc.n	545e <__clzsi2+0x22>
    545a:	0900      	lsrs	r0, r0, #4
    545c:	3904      	subs	r1, #4
    545e:	a202      	add	r2, pc, #8	; (adr r2, 5468 <__clzsi2+0x2c>)
    5460:	5c10      	ldrb	r0, [r2, r0]
    5462:	1840      	adds	r0, r0, r1
    5464:	4770      	bx	lr
    5466:	46c0      	nop			; (mov r8, r8)
    5468:	02020304 	.word	0x02020304
    546c:	01010101 	.word	0x01010101
	...

00005478 <__libc_init_array>:
    5478:	4b0e      	ldr	r3, [pc, #56]	; (54b4 <__libc_init_array+0x3c>)
    547a:	b570      	push	{r4, r5, r6, lr}
    547c:	2500      	movs	r5, #0
    547e:	1c1e      	adds	r6, r3, #0
    5480:	4c0d      	ldr	r4, [pc, #52]	; (54b8 <__libc_init_array+0x40>)
    5482:	1ae4      	subs	r4, r4, r3
    5484:	10a4      	asrs	r4, r4, #2
    5486:	42a5      	cmp	r5, r4
    5488:	d004      	beq.n	5494 <__libc_init_array+0x1c>
    548a:	00ab      	lsls	r3, r5, #2
    548c:	58f3      	ldr	r3, [r6, r3]
    548e:	4798      	blx	r3
    5490:	3501      	adds	r5, #1
    5492:	e7f8      	b.n	5486 <__libc_init_array+0xe>
    5494:	f000 f988 	bl	57a8 <_init>
    5498:	4b08      	ldr	r3, [pc, #32]	; (54bc <__libc_init_array+0x44>)
    549a:	2500      	movs	r5, #0
    549c:	1c1e      	adds	r6, r3, #0
    549e:	4c08      	ldr	r4, [pc, #32]	; (54c0 <__libc_init_array+0x48>)
    54a0:	1ae4      	subs	r4, r4, r3
    54a2:	10a4      	asrs	r4, r4, #2
    54a4:	42a5      	cmp	r5, r4
    54a6:	d004      	beq.n	54b2 <__libc_init_array+0x3a>
    54a8:	00ab      	lsls	r3, r5, #2
    54aa:	58f3      	ldr	r3, [r6, r3]
    54ac:	4798      	blx	r3
    54ae:	3501      	adds	r5, #1
    54b0:	e7f8      	b.n	54a4 <__libc_init_array+0x2c>
    54b2:	bd70      	pop	{r4, r5, r6, pc}
    54b4:	000057b4 	.word	0x000057b4
    54b8:	000057b4 	.word	0x000057b4
    54bc:	000057b4 	.word	0x000057b4
    54c0:	000057b8 	.word	0x000057b8

000054c4 <memcpy>:
    54c4:	2300      	movs	r3, #0
    54c6:	b510      	push	{r4, lr}
    54c8:	4293      	cmp	r3, r2
    54ca:	d003      	beq.n	54d4 <memcpy+0x10>
    54cc:	5ccc      	ldrb	r4, [r1, r3]
    54ce:	54c4      	strb	r4, [r0, r3]
    54d0:	3301      	adds	r3, #1
    54d2:	e7f9      	b.n	54c8 <memcpy+0x4>
    54d4:	bd10      	pop	{r4, pc}

000054d6 <memmove>:
    54d6:	b510      	push	{r4, lr}
    54d8:	4281      	cmp	r1, r0
    54da:	d208      	bcs.n	54ee <memmove+0x18>
    54dc:	188b      	adds	r3, r1, r2
    54de:	4298      	cmp	r0, r3
    54e0:	d205      	bcs.n	54ee <memmove+0x18>
    54e2:	1a9b      	subs	r3, r3, r2
    54e4:	3a01      	subs	r2, #1
    54e6:	d309      	bcc.n	54fc <memmove+0x26>
    54e8:	5c99      	ldrb	r1, [r3, r2]
    54ea:	5481      	strb	r1, [r0, r2]
    54ec:	e7fa      	b.n	54e4 <memmove+0xe>
    54ee:	2300      	movs	r3, #0
    54f0:	4293      	cmp	r3, r2
    54f2:	d003      	beq.n	54fc <memmove+0x26>
    54f4:	5ccc      	ldrb	r4, [r1, r3]
    54f6:	54c4      	strb	r4, [r0, r3]
    54f8:	3301      	adds	r3, #1
    54fa:	e7f9      	b.n	54f0 <memmove+0x1a>
    54fc:	bd10      	pop	{r4, pc}

000054fe <strcpy>:
    54fe:	1c03      	adds	r3, r0, #0
    5500:	780a      	ldrb	r2, [r1, #0]
    5502:	3101      	adds	r1, #1
    5504:	701a      	strb	r2, [r3, #0]
    5506:	3301      	adds	r3, #1
    5508:	2a00      	cmp	r2, #0
    550a:	d1f9      	bne.n	5500 <strcpy+0x2>
    550c:	4770      	bx	lr

0000550e <strlen>:
    550e:	2300      	movs	r3, #0
    5510:	5cc2      	ldrb	r2, [r0, r3]
    5512:	3301      	adds	r3, #1
    5514:	2a00      	cmp	r2, #0
    5516:	d1fb      	bne.n	5510 <strlen+0x2>
    5518:	1e58      	subs	r0, r3, #1
    551a:	4770      	bx	lr
    551c:	00000420 	.word	0x00000420
    5520:	00000692 	.word	0x00000692
    5524:	00000692 	.word	0x00000692
    5528:	00000692 	.word	0x00000692
    552c:	00000692 	.word	0x00000692
    5530:	00000692 	.word	0x00000692
    5534:	00000692 	.word	0x00000692
    5538:	00000692 	.word	0x00000692
    553c:	00000692 	.word	0x00000692
    5540:	00000692 	.word	0x00000692
    5544:	00000692 	.word	0x00000692
    5548:	00000692 	.word	0x00000692
    554c:	00000692 	.word	0x00000692
    5550:	00000692 	.word	0x00000692
    5554:	00000692 	.word	0x00000692
    5558:	00000692 	.word	0x00000692
    555c:	00000402 	.word	0x00000402
    5560:	00000692 	.word	0x00000692
    5564:	00000692 	.word	0x00000692
    5568:	00000692 	.word	0x00000692
    556c:	00000692 	.word	0x00000692
    5570:	00000692 	.word	0x00000692
    5574:	00000692 	.word	0x00000692
    5578:	00000692 	.word	0x00000692
    557c:	00000692 	.word	0x00000692
    5580:	00000692 	.word	0x00000692
    5584:	00000692 	.word	0x00000692
    5588:	00000692 	.word	0x00000692
    558c:	00000692 	.word	0x00000692
    5590:	00000692 	.word	0x00000692
    5594:	00000692 	.word	0x00000692
    5598:	00000692 	.word	0x00000692
    559c:	00000418 	.word	0x00000418
    55a0:	00000692 	.word	0x00000692
    55a4:	00000692 	.word	0x00000692
    55a8:	00000692 	.word	0x00000692
    55ac:	00000692 	.word	0x00000692
    55b0:	00000692 	.word	0x00000692
    55b4:	00000692 	.word	0x00000692
    55b8:	00000692 	.word	0x00000692
    55bc:	00000692 	.word	0x00000692
    55c0:	00000692 	.word	0x00000692
    55c4:	00000692 	.word	0x00000692
    55c8:	00000692 	.word	0x00000692
    55cc:	00000692 	.word	0x00000692
    55d0:	00000692 	.word	0x00000692
    55d4:	00000692 	.word	0x00000692
    55d8:	00000692 	.word	0x00000692
    55dc:	00000410 	.word	0x00000410
    55e0:	00000428 	.word	0x00000428
    55e4:	000003e4 	.word	0x000003e4
    55e8:	000003f4 	.word	0x000003f4
    55ec:	000003ec 	.word	0x000003ec
    55f0:	00000002 	.word	0x00000002
    55f4:	00000003 	.word	0x00000003
    55f8:	00000028 	.word	0x00000028
    55fc:	00000029 	.word	0x00000029
    5600:	00000004 	.word	0x00000004
    5604:	00000005 	.word	0x00000005
    5608:	00000006 	.word	0x00000006
    560c:	00000007 	.word	0x00000007
    5610:	00000020 	.word	0x00000020
    5614:	00000021 	.word	0x00000021
    5618:	00000022 	.word	0x00000022
    561c:	00000023 	.word	0x00000023
    5620:	00000024 	.word	0x00000024
    5624:	00000025 	.word	0x00000025
    5628:	00000026 	.word	0x00000026
    562c:	00000027 	.word	0x00000027
    5630:	00000008 	.word	0x00000008
    5634:	00000009 	.word	0x00000009
    5638:	0000000a 	.word	0x0000000a
    563c:	0000000b 	.word	0x0000000b
    5640:	42000800 	.word	0x42000800
    5644:	42000c00 	.word	0x42000c00
    5648:	42001000 	.word	0x42001000
    564c:	42001400 	.word	0x42001400
    5650:	42001800 	.word	0x42001800
    5654:	42001c00 	.word	0x42001c00
    5658:	0a090807 	.word	0x0a090807
    565c:	00000c0b 	.word	0x00000c0b
    5660:	0000181e 	.word	0x0000181e
    5664:	0000181a 	.word	0x0000181a
    5668:	0000181a 	.word	0x0000181a
    566c:	00001868 	.word	0x00001868
    5670:	00001868 	.word	0x00001868
    5674:	00001834 	.word	0x00001834
    5678:	00001824 	.word	0x00001824
    567c:	0000183a 	.word	0x0000183a
    5680:	000018f4 	.word	0x000018f4
    5684:	000018d4 	.word	0x000018d4
    5688:	000018d4 	.word	0x000018d4
    568c:	00001944 	.word	0x00001944
    5690:	000018e6 	.word	0x000018e6
    5694:	00001902 	.word	0x00001902
    5698:	000018d8 	.word	0x000018d8
    569c:	00001910 	.word	0x00001910
    56a0:	42002000 	.word	0x42002000
    56a4:	42002400 	.word	0x42002400
    56a8:	42002800 	.word	0x42002800
    56ac:	42002c00 	.word	0x42002c00
    56b0:	42003000 	.word	0x42003000
    56b4:	42003400 	.word	0x42003400
    56b8:	42003800 	.word	0x42003800
    56bc:	42003c00 	.word	0x42003c00
    56c0:	14141313 	.word	0x14141313
    56c4:	16161515 	.word	0x16161515
    56c8:	02000100 	.word	0x02000100
    56cc:	08000400 	.word	0x08000400
    56d0:	20001000 	.word	0x20001000
    56d4:	80004000 	.word	0x80004000
    56d8:	00000069 	.word	0x00000069
    56dc:	00000064 	.word	0x00000064
    56e0:	00000068 	.word	0x00000068
    56e4:	00000070 	.word	0x00000070
    56e8:	00000045 	.word	0x00000045
    56ec:	00004530 	.word	0x00004530
    56f0:	00004531 	.word	0x00004531
    56f4:	72617453 	.word	0x72617453
    56f8:	20646574 	.word	0x20646574
    56fc:	00007075 	.word	0x00007075
    5700:	00003030 	.word	0x00003030
    5704:	73737562 	.word	0x73737562
    5708:	00000079 	.word	0x00000079
    570c:	4f4b4e55 	.word	0x4f4b4e55
    5710:	00004e57 	.word	0x00004e57
    5714:	00006b6f 	.word	0x00006b6f
    5718:	0000002f 	.word	0x0000002f
    571c:	00000a0d 	.word	0x00000a0d

00005720 <tc_interrupt_vectors.11166>:
    5720:	100f0e0d 14131211 00004024 00003f12     ........$@...?..
    5730:	00003ff8 00003efe 00003ff8 00004002     .?...>...?...@..
    5740:	00003ff8 00003efe 00003f12 00003f12     .?...>...?...?..
    5750:	00004002 00003efe 00003f08 00003f08     .@...>...?...?..
    5760:	00003f08 0000426a 000048b8 00004896     .?..jB...H...H..
    5770:	00004896 0000488a 0000477e 0000477e     .H...H..~G..~G..
    5780:	0000487e 0000488a 0000477e 0000487e     ~H...H..~G..~H..
    5790:	0000477e 0000488a 00004782 00004782     ~G...H...G...G..
    57a0:	00004782 00004a98                       .G...J..

000057a8 <_init>:
    57a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    57aa:	46c0      	nop			; (mov r8, r8)
    57ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
    57ae:	bc08      	pop	{r3}
    57b0:	469e      	mov	lr, r3
    57b2:	4770      	bx	lr

000057b4 <__init_array_start>:
    57b4:	000000cd 	.word	0x000000cd

000057b8 <_fini>:
    57b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    57ba:	46c0      	nop			; (mov r8, r8)
    57bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    57be:	bc08      	pop	{r3}
    57c0:	469e      	mov	lr, r3
    57c2:	4770      	bx	lr

000057c4 <__fini_array_start>:
    57c4:	000000a5 	.word	0x000000a5
