set SynModuleInfo {
  {SRCNAME {dense_latency<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>} MODELNAME dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s RTLNAME myproject_dense_latency_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s
    SUBMODULES {
      {MODELNAME myproject_mul_32s_15s_47_1_1 RTLNAME myproject_mul_32s_15s_47_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_12s_44_1_1 RTLNAME myproject_mul_32s_12s_44_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_15ns_47_1_1 RTLNAME myproject_mul_32s_15ns_47_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_13s_45_1_1 RTLNAME myproject_mul_32s_13s_45_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_14s_46_1_1 RTLNAME myproject_mul_32s_14s_46_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_11ns_43_1_1 RTLNAME myproject_mul_32s_11ns_43_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_16s_48_1_1 RTLNAME myproject_mul_32s_16s_48_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_13ns_45_1_1 RTLNAME myproject_mul_32s_13ns_45_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_14ns_46_1_1 RTLNAME myproject_mul_32s_14ns_46_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_11s_43_1_1 RTLNAME myproject_mul_32s_11s_43_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_12ns_44_1_1 RTLNAME myproject_mul_32s_12ns_44_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_16ns_48_1_1 RTLNAME myproject_mul_32s_16ns_48_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_17s_48_1_1 RTLNAME myproject_mul_32s_17s_48_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_9s_41_1_1 RTLNAME myproject_mul_32s_9s_41_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_5ns_37_1_1 RTLNAME myproject_mul_32s_5ns_37_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_10s_42_1_1 RTLNAME myproject_mul_32s_10s_42_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_7s_39_1_1 RTLNAME myproject_mul_32s_7s_39_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_8ns_40_1_1 RTLNAME myproject_mul_32s_8ns_40_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_17ns_48_1_1 RTLNAME myproject_mul_32s_17ns_48_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_10ns_42_1_1 RTLNAME myproject_mul_32s_10ns_42_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_9ns_41_1_1 RTLNAME myproject_mul_32s_9ns_41_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_8s_40_1_1 RTLNAME myproject_mul_32s_8s_40_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_18ns_48_1_1 RTLNAME myproject_mul_32s_18ns_48_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_7ns_39_1_1 RTLNAME myproject_mul_32s_7ns_39_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_18s_48_1_1 RTLNAME myproject_mul_32s_18s_48_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_6s_38_1_1 RTLNAME myproject_mul_32s_6s_38_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_32s_6ns_38_1_1 RTLNAME myproject_mul_32s_6ns_38_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} MODELNAME relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s RTLNAME myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s}
  {SRCNAME {dense_latency<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5>} MODELNAME dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s RTLNAME myproject_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s}
  {SRCNAME {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} MODELNAME relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s RTLNAME myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s}
  {SRCNAME {dense_latency<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>} MODELNAME dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s RTLNAME myproject_dense_latency_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s}
  {SRCNAME myproject MODELNAME myproject RTLNAME myproject IS_TOP 1}
}
