Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 27 21:00:48 2023
| Host         : LAURPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3562)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11119)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3562)
---------------------------
 There are 3562 register/latch pins with no clock driven by root clock pin: clk_board (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11119)
----------------------------------------------------
 There are 11119 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                11134          inf        0.000                      0                11134           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         11134 Endpoints
Min Delay         11134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read_address_reg[8]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[2]_rep__183/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.790ns  (logic 0.828ns (2.605%)  route 30.962ns (97.395%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  read_address_reg[8]_rep/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[8]_rep/Q
                         net (fo=30, routed)          2.936     3.392    vc/read_address[0]_i_6_6
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.516 f  vc/read_address[0]_i_12/O
                         net (fo=1, routed)           0.264     3.780    vc/read_address[0]_i_12_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.904 r  vc/read_address[0]_i_6/O
                         net (fo=1, routed)           2.158     6.062    vc/read_address[0]_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124     6.186 r  vc/read_address[0]_i_1/O
                         net (fo=3445, routed)       25.604    31.790    vc_n_4
    SLICE_X39Y140        FDRE                                         r  read_address_reg[2]_rep__183/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[3]_rep__183/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.790ns  (logic 0.828ns (2.605%)  route 30.962ns (97.395%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  read_address_reg[8]_rep/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[8]_rep/Q
                         net (fo=30, routed)          2.936     3.392    vc/read_address[0]_i_6_6
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.516 f  vc/read_address[0]_i_12/O
                         net (fo=1, routed)           0.264     3.780    vc/read_address[0]_i_12_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.904 r  vc/read_address[0]_i_6/O
                         net (fo=1, routed)           2.158     6.062    vc/read_address[0]_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124     6.186 r  vc/read_address[0]_i_1/O
                         net (fo=3445, routed)       25.604    31.790    vc_n_4
    SLICE_X38Y140        FDRE                                         r  read_address_reg[3]_rep__183/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[4]_rep__183/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.790ns  (logic 0.828ns (2.605%)  route 30.962ns (97.395%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  read_address_reg[8]_rep/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[8]_rep/Q
                         net (fo=30, routed)          2.936     3.392    vc/read_address[0]_i_6_6
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.516 f  vc/read_address[0]_i_12/O
                         net (fo=1, routed)           0.264     3.780    vc/read_address[0]_i_12_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.904 r  vc/read_address[0]_i_6/O
                         net (fo=1, routed)           2.158     6.062    vc/read_address[0]_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124     6.186 r  vc/read_address[0]_i_1/O
                         net (fo=3445, routed)       25.604    31.790    vc_n_4
    SLICE_X38Y140        FDRE                                         r  read_address_reg[4]_rep__183/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[4]_rep__184/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.790ns  (logic 0.828ns (2.605%)  route 30.962ns (97.395%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  read_address_reg[8]_rep/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[8]_rep/Q
                         net (fo=30, routed)          2.936     3.392    vc/read_address[0]_i_6_6
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.516 f  vc/read_address[0]_i_12/O
                         net (fo=1, routed)           0.264     3.780    vc/read_address[0]_i_12_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.904 r  vc/read_address[0]_i_6/O
                         net (fo=1, routed)           2.158     6.062    vc/read_address[0]_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124     6.186 r  vc/read_address[0]_i_1/O
                         net (fo=3445, routed)       25.604    31.790    vc_n_4
    SLICE_X38Y140        FDRE                                         r  read_address_reg[4]_rep__184/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[5]_rep__313/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.790ns  (logic 0.828ns (2.605%)  route 30.962ns (97.395%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  read_address_reg[8]_rep/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[8]_rep/Q
                         net (fo=30, routed)          2.936     3.392    vc/read_address[0]_i_6_6
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.516 f  vc/read_address[0]_i_12/O
                         net (fo=1, routed)           0.264     3.780    vc/read_address[0]_i_12_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.904 r  vc/read_address[0]_i_6/O
                         net (fo=1, routed)           2.158     6.062    vc/read_address[0]_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124     6.186 r  vc/read_address[0]_i_1/O
                         net (fo=3445, routed)       25.604    31.790    vc_n_4
    SLICE_X38Y140        FDRE                                         r  read_address_reg[5]_rep__313/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[3]_rep__174/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.675ns  (logic 0.828ns (2.614%)  route 30.847ns (97.386%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  read_address_reg[8]_rep/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[8]_rep/Q
                         net (fo=30, routed)          2.936     3.392    vc/read_address[0]_i_6_6
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.516 f  vc/read_address[0]_i_12/O
                         net (fo=1, routed)           0.264     3.780    vc/read_address[0]_i_12_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.904 r  vc/read_address[0]_i_6/O
                         net (fo=1, routed)           2.158     6.062    vc/read_address[0]_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124     6.186 r  vc/read_address[0]_i_1/O
                         net (fo=3445, routed)       25.489    31.675    vc_n_4
    SLICE_X48Y142        FDRE                                         r  read_address_reg[3]_rep__174/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[5]_rep__322/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.675ns  (logic 0.828ns (2.614%)  route 30.847ns (97.386%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  read_address_reg[8]_rep/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[8]_rep/Q
                         net (fo=30, routed)          2.936     3.392    vc/read_address[0]_i_6_6
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.516 f  vc/read_address[0]_i_12/O
                         net (fo=1, routed)           0.264     3.780    vc/read_address[0]_i_12_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.904 r  vc/read_address[0]_i_6/O
                         net (fo=1, routed)           2.158     6.062    vc/read_address[0]_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124     6.186 r  vc/read_address[0]_i_1/O
                         net (fo=3445, routed)       25.489    31.675    vc_n_4
    SLICE_X48Y142        FDRE                                         r  read_address_reg[5]_rep__322/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[2]_rep__181/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.649ns  (logic 0.828ns (2.616%)  route 30.821ns (97.384%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  read_address_reg[8]_rep/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[8]_rep/Q
                         net (fo=30, routed)          2.936     3.392    vc/read_address[0]_i_6_6
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.516 f  vc/read_address[0]_i_12/O
                         net (fo=1, routed)           0.264     3.780    vc/read_address[0]_i_12_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.904 r  vc/read_address[0]_i_6/O
                         net (fo=1, routed)           2.158     6.062    vc/read_address[0]_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124     6.186 r  vc/read_address[0]_i_1/O
                         net (fo=3445, routed)       25.463    31.649    vc_n_4
    SLICE_X43Y139        FDRE                                         r  read_address_reg[2]_rep__181/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[1]_rep__180/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.507ns  (logic 0.828ns (2.628%)  route 30.679ns (97.372%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  read_address_reg[8]_rep/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[8]_rep/Q
                         net (fo=30, routed)          2.936     3.392    vc/read_address[0]_i_6_6
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.516 f  vc/read_address[0]_i_12/O
                         net (fo=1, routed)           0.264     3.780    vc/read_address[0]_i_12_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.904 r  vc/read_address[0]_i_6/O
                         net (fo=1, routed)           2.158     6.062    vc/read_address[0]_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124     6.186 r  vc/read_address[0]_i_1/O
                         net (fo=3445, routed)       25.321    31.507    vc_n_4
    SLICE_X44Y141        FDRE                                         r  read_address_reg[1]_rep__180/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_address_reg[2]_rep__180/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.507ns  (logic 0.828ns (2.628%)  route 30.679ns (97.372%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  read_address_reg[8]_rep/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  read_address_reg[8]_rep/Q
                         net (fo=30, routed)          2.936     3.392    vc/read_address[0]_i_6_6
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.516 f  vc/read_address[0]_i_12/O
                         net (fo=1, routed)           0.264     3.780    vc/read_address[0]_i_12_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.904 r  vc/read_address[0]_i_6/O
                         net (fo=1, routed)           2.158     6.062    vc/read_address[0]_i_6_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124     6.186 r  vc/read_address[0]_i_1/O
                         net (fo=3445, routed)       25.321    31.507    vc_n_4
    SLICE_X44Y141        FDRE                                         r  read_address_reg[2]_rep__180/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_board
                            (input port)
  Destination:            clk_gen/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -1.538ns  (logic -5.738ns (373.095%)  route 4.200ns (-273.095%))
  Logic Levels:           3  (BUFG=1 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    clk_gen/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_gen/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_gen/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_gen/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_gen/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_gen/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[6]_rep__63/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/read_data_reg_0_9/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.128ns (44.516%)  route 0.160ns (55.484%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE                         0.000     0.000 r  read_address_reg[6]_rep__63/C
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  read_address_reg[6]_rep__63/Q
                         net (fo=1, routed)           0.160     0.288    ram/read_data_reg_0_9_0[6]
    RAMB36_X1Y10         RAMB36E1                                     r  ram/read_data_reg_0_9/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[2]_rep__507/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/read_data_reg_0_6/ADDRARDADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE                         0.000     0.000 r  read_address_reg[2]_rep__507/C
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[2]_rep__507/Q
                         net (fo=1, routed)           0.156     0.297    ram/read_data_reg_0_6_0[2]
    RAMB36_X2Y5          RAMB36E1                                     r  ram/read_data_reg_0_6/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[0]_rep__478/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/read_data_reg_1_0/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE                         0.000     0.000 r  read_address_reg[0]_rep__478/C
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[0]_rep__478/Q
                         net (fo=2, routed)           0.156     0.297    ram/read_data_reg_1_0_0[0]
    RAMB36_X0Y12         RAMB36E1                                     r  ram/read_data_reg_1_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[4]_rep__511/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/read_data_reg_0_6/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.294%)  route 0.157ns (52.706%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE                         0.000     0.000 r  read_address_reg[4]_rep__511/C
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[4]_rep__511/Q
                         net (fo=1, routed)           0.157     0.298    ram/read_data_reg_0_6_0[4]
    RAMB36_X2Y5          RAMB36E1                                     r  ram/read_data_reg_0_6/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[6]_rep__57/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/read_data_reg_0_6/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE                         0.000     0.000 r  read_address_reg[6]_rep__57/C
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[6]_rep__57/Q
                         net (fo=1, routed)           0.159     0.300    ram/read_data_reg_0_6_0[6]
    RAMB36_X2Y5          RAMB36E1                                     r  ram/read_data_reg_0_6/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[6]_rep__55/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/read_data_reg_0_5/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.006%)  route 0.159ns (52.994%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE                         0.000     0.000 r  read_address_reg[6]_rep__55/C
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[6]_rep__55/Q
                         net (fo=1, routed)           0.159     0.300    ram/read_data_reg_0_5_0[6]
    RAMB36_X1Y1          RAMB36E1                                     r  ram/read_data_reg_0_5/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[13]_rep__2/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/read_data_reg_1_0/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.148ns (48.115%)  route 0.160ns (51.885%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE                         0.000     0.000 r  read_address_reg[13]_rep__2/C
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  read_address_reg[13]_rep__2/Q
                         net (fo=2, routed)           0.160     0.308    ram/read_data_reg_1_0_0[12]
    RAMB36_X0Y12         RAMB36E1                                     r  ram/read_data_reg_1_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[8]_rep__56/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/read_data_reg_1_6/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.494%)  route 0.180ns (58.506%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE                         0.000     0.000 r  read_address_reg[8]_rep__56/C
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  read_address_reg[8]_rep__56/Q
                         net (fo=2, routed)           0.180     0.308    ram/read_data_reg_1_6_0[7]
    RAMB36_X2Y6          RAMB36E1                                     r  ram/read_data_reg_1_6/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_address_reg[0]_rep__490/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/read_data_reg_1_6/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.692%)  route 0.168ns (54.308%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE                         0.000     0.000 r  read_address_reg[0]_rep__490/C
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_address_reg[0]_rep__490/Q
                         net (fo=2, routed)           0.168     0.309    ram/read_data_reg_1_6_0[0]
    RAMB36_X2Y6          RAMB36E1                                     r  ram/read_data_reg_1_6/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------





