<mxGraphModel dx="666" dy="398" grid="0" gridSize="10" guides="1" tooltips="1" connect="1" arrows="1" fold="1" page="0" pageScale="1" pageWidth="827" pageHeight="1169" math="0" shadow="0"><root><mxCell id="0"/><mxCell id="1" parent="0"/><mxCell id="2" value="Introduction" style="swimlane;startSize=20;" parent="1" vertex="1"><mxGeometry x="50" y="50" width="200" height="100" as="geometry"/></mxCell><mxCell id="3" value="Development status of electronic technology" style="" parent="2" vertex="1"><mxGeometry y="20" width="180" height="20" as="geometry"/></mxCell><mxCell id="4" value="Research status and deficiencies" style="" parent="2" vertex="1"><mxGeometry y="40" width="180" height="20" as="geometry"/></mxCell><mxCell id="5" value="Research results of this paper" style="" parent="2" vertex="1"><mxGeometry y="60" width="180" height="20" as="geometry"/></mxCell><mxCell id="6" value="Circuit Design" style="swimlane;startSize=20;" parent="1" vertex="1"><mxGeometry x="300" y="50" width="229" height="180" as="geometry"/></mxCell><mxCell id="7" value="Controller circuit module" style="swimlane;startSize=20;" parent="6" vertex="1"><mxGeometry y="20" width="229" height="80" as="geometry"/></mxCell><mxCell id="8" value="Overall structure of controller" style="" parent="7" vertex="1"><mxGeometry y="20" width="180" height="20" as="geometry"/></mxCell><mxCell id="9" value="Faulty circuit module" style="" parent="7" vertex="1"><mxGeometry y="40" width="180" height="20" as="geometry"/></mxCell><mxCell id="10" value="Soft reference circuit module" style="" parent="7" vertex="1"><mxGeometry y="60" width="180" height="20" as="geometry"/></mxCell><mxCell id="11" value="Output control algorithm" style="" parent="7" vertex="1"><mxGeometry y="80" width="180" height="20" as="geometry"/></mxCell><mxCell id="XjvJIjNFK3Yjv2Im-hKZ-23" value="Text" style="text;html=1;align=center;verticalAlign=middle;resizable=0;points=[];autosize=1;" vertex="1" parent="7"><mxGeometry x="193" y="49" width="32" height="18" as="geometry"/></mxCell><mxCell id="12" value="Related work" style="swimlane;startSize=20;" parent="6" vertex="1"><mxGeometry y="100" width="200" height="60" as="geometry"/></mxCell><mxCell id="13" value="Fault logic circuit principle" style="" parent="12" vertex="1"><mxGeometry y="20" width="180" height="20" as="geometry"/></mxCell><mxCell id="14" value="Principle of fault-free logic circuit" style="" parent="12" vertex="1"><mxGeometry y="40" width="180" height="20" as="geometry"/></mxCell><mxCell id="15" value="Experiment" style="swimlane;startSize=20;" parent="1" vertex="1"><mxGeometry x="50" y="200" width="200" height="120" as="geometry"/></mxCell><mxCell id="16" value="Circuit simulation parameters" style="" parent="15" vertex="1"><mxGeometry y="20" width="180" height="20" as="geometry"/></mxCell><mxCell id="17" value="Zero-crossing detection simulation" style="" parent="15" vertex="1"><mxGeometry y="40" width="180" height="20" as="geometry"/></mxCell><mxCell id="18" value="Control logic circuit simulation" style="" parent="15" vertex="1"><mxGeometry y="60" width="180" height="20" as="geometry"/></mxCell><mxCell id="19" value="Conclusion" style="swimlane;startSize=20;" parent="1" vertex="1"><mxGeometry x="300" y="250" width="220" height="120" as="geometry"/></mxCell><mxCell id="20" value="Research findings" style="" parent="19" vertex="1"><mxGeometry y="20" width="200" height="20" as="geometry"/></mxCell><mxCell id="21" value="Main work" style="" parent="19" vertex="1"><mxGeometry y="40" width="200" height="20" as="geometry"/></mxCell><mxCell id="22" value="Future work outlook" style="" parent="19" vertex="1"><mxGeometry y="60" width="200" height="20" as="geometry"/></mxCell><mxCell id="23" value="Experimental verification" style="" parent="19" vertex="1"><mxGeometry y="80" width="200" height="20" as="geometry"/></mxCell></root></mxGraphModel>