Time resolution is 1 ps
Block Memory Generator module test.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test.design_1_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File Uart0.input referenced on /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv at line 118 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Block Memory Generator module test.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module test.design_1_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File Uart0.input referenced on /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv at line 118 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance test.design_1_i.clk_wiz_1.inst.mmcme3_adv_inst 
WARNING: File Uart0.input referenced on /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv at line 118 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Uart0.input referenced on /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv at line 118 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Uart0.input referenced on /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv at line 118 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Uart0.input referenced on /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv at line 118 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Uart0.input referenced on /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv at line 118 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Uart0.input referenced on /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv at line 118 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Uart0.input referenced on /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv at line 118 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Uart0.input referenced on /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv at line 118 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: 3908000ns : none of the conditions were true for unique case from File:/home/dimitriosa/Downloads/Project/project_1/project_1.ip_user_files/bd/design_1/ipshared/5030/sources_1/imports/Project/ALUdesign.sv:128
WARNING: File Uart0.input referenced on /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv at line 118 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Uart0.input referenced on /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv at line 118 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Uart0.input referenced on /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv at line 118 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File Uart0.input referenced on /home/dimitriosa/Downloads/Project/project_1/project_1.srcs/sim_1/imports/new/uart_rcvr_wrapper.sv at line 118 cannot be opened for reading. Please ensure that this file is available in the current working directory.
