Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Jan 14 17:37:53 2017
| Host         : sunlex-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           39 |
| No           | No                    | Yes                    |              66 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1024 |          504 |
| Yes          | No                    | Yes                    |              44 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+--------------------------------------------------+------------------+------------------+----------------+
|                   Clock Signal                   |                   Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------------------+--------------------------------------------------+------------------+------------------+----------------+
|  design_1_i/CPU_0/inst/U4_ALU/jr_tag_reg_i_2_n_1 |                                                  |                  |                1 |              1 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/counter_timer_0/inst/num              | rst_IBUF         |                3 |             12 |
|  design_1_i/CPU_0/inst/U4_ALU/n_0_162_BUFG       |                                                  |                  |               24 |             32 |
|  design_1_i/fre_div_0/inst/clk                   |                                                  |                  |               14 |             32 |
|  clk_in_IBUF_BUFG                                |                                                  | rst_IBUF         |               12 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[0][31]_i_1_n_1  |                  |               20 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[10][31]_i_1_n_1 |                  |               20 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[11][31]_i_1_n_1 |                  |               13 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[12][31]_i_1_n_1 |                  |               17 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[13][31]_i_1_n_1 |                  |               17 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[14][31]_i_1_n_1 |                  |               15 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[17][31]_i_1_n_1 |                  |               22 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[15][31]_i_1_n_1 |                  |               15 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[16][31]_i_1_n_1 |                  |               10 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[18][31]_i_1_n_1 |                  |               17 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[19][31]_i_1_n_1 |                  |               15 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[1][31]_i_1_n_1  |                  |               15 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[20][31]_i_1_n_1 |                  |                8 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[21][31]_i_1_n_1 |                  |               10 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[22][31]_i_1_n_1 |                  |               12 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[23][31]_i_1_n_1 |                  |               17 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[24][31]_i_1_n_1 |                  |               22 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[25][31]_i_1_n_1 |                  |               18 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[26][31]_i_1_n_1 |                  |               16 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[27][31]_i_1_n_1 |                  |               19 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[28][31]_i_1_n_1 |                  |               17 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[29][31]_i_1_n_1 |                  |               17 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[2][31]_i_1_n_1  |                  |               15 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[30][31]_i_1_n_1 |                  |               16 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[31][31]_i_1_n_1 |                  |               18 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[3][31]_i_1_n_1  |                  |               16 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[4][31]_i_1_n_1  |                  |               13 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[5][31]_i_1_n_1  |                  |               12 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[6][31]_i_1_n_1  |                  |               13 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[7][31]_i_1_n_1  |                  |               18 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[8][31]_i_1_n_1  |                  |               16 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U3_RF/regs[9][31]_i_1_n_1  |                  |               15 |             32 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/pc[31]_i_1_n_1             | rst_IBUF         |               18 |             32 |
|  design_1_i/fre_div_0/inst/clk                   |                                                  | rst_IBUF         |               12 |             34 |
|  design_1_i/fre_div_0/inst/clk                   | design_1_i/CPU_0/inst/U2_CU/control_o[6]         |                  |               16 |             64 |
+--------------------------------------------------+--------------------------------------------------+------------------+------------------+----------------+


