

================================================================
== Vitis HLS Report for 'histogram_map3'
================================================================
* Date:           Thu Jun  9 19:58:56 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Prefix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.727 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1066|     1066|  10.660 us|  10.660 us|  1066|  1066|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%old_1_loc = alloca i64 1"   --->   Operation 6 'alloca' 'old_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc_loc = alloca i64 1"   --->   Operation 7 'alloca' 'acc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_map3_Pipeline_VITIS_LOOP_4_1, i32 %hist"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%inputA_addr = getelementptr i32 %inputA, i64 0, i64 0" [histogram_parallel.cpp:8]   --->   Operation 9 'getelementptr' 'inputA_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (3.25ns)   --->   "%old = load i9 %inputA_addr" [histogram_parallel.cpp:8]   --->   Operation 10 'load' 'old' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln0 = call void @histogram_map3_Pipeline_VITIS_LOOP_4_1, i32 %hist"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/2] (3.25ns)   --->   "%old = load i9 %inputA_addr" [histogram_parallel.cpp:8]   --->   Operation 12 'load' 'old' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 13 [2/2] (1.58ns)   --->   "%call_ln8 = call void @histogram_map3_Pipeline_VITIS_LOOP_10_2, i32 %old, i32 %inputA, i32 %hist, i32 %acc_loc, i10 %old_1_loc" [histogram_parallel.cpp:8]   --->   Operation 13 'call' 'call_ln8' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln8 = call void @histogram_map3_Pipeline_VITIS_LOOP_10_2, i32 %old, i32 %inputA, i32 %hist, i32 %acc_loc, i10 %old_1_loc" [histogram_parallel.cpp:8]   --->   Operation 14 'call' 'call_ln8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputA, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%acc_loc_load = load i32 %acc_loc"   --->   Operation 16 'load' 'acc_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%old_1_loc_load = load i10 %old_1_loc"   --->   Operation 17 'load' 'old_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i10 %old_1_loc_load" [histogram_parallel.cpp:21]   --->   Operation 18 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%hist_addr_1 = getelementptr i32 %hist, i64 0, i64 %zext_ln21" [histogram_parallel.cpp:21]   --->   Operation 19 'getelementptr' 'hist_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (3.25ns)   --->   "%store_ln21 = store i32 %acc_loc_load, i10 %hist_addr_1" [histogram_parallel.cpp:21]   --->   Operation 20 'store' 'store_ln21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [histogram_parallel.cpp:22]   --->   Operation 21 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('inputA_addr', histogram_parallel.cpp:8) [7]  (0 ns)
	'load' operation ('old', histogram_parallel.cpp:8) on array 'inputA' [8]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('old', histogram_parallel.cpp:8) on array 'inputA' [8]  (3.25 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln8', histogram_parallel.cpp:8) to 'histogram_map3_Pipeline_VITIS_LOOP_10_2' [9]  (1.59 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('acc_loc_load') on local variable 'acc_loc' [10]  (0 ns)
	'store' operation ('store_ln21', histogram_parallel.cpp:21) of variable 'acc_loc_load' on array 'hist' [14]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
