[WARNING]: DELITE_NUM_THREADS undefined, defaulting to 1
Executing with 1 thread(s)
FPGA PID is 123933
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09-SP2-7_Full64; Runtime version K-2015.09-SP2-7_Full64;  May 26 12:50 2021
[SIM] Sim process started!
[SIM] VPD Waveforms DISABLED
[SIM] VCD Waveforms DISABLED
Sent cmd id 1 payload 1. Echoed cmd id 1 payload 1
Connection successful!
== Loading device model file '/home/philpfef/spatial/gen/SHA_PREPROCESSING/verilog/DRAMSim2/ini/DDR3_micron_32M_8B_x4_sg125.ini' == 
== Loading system model file '/home/philpfef/spatial/gen/SHA_PREPROCESSING/verilog/DRAMSim2/spatial.dram.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
===== MemorySystem 2 =====
CH. 2 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
===== MemorySystem 3 =====
CH. 3 TOTAL_STORAGE : 4096MB | 2 Ranks | 16 Devices per rank
[SIM] MALLOC(1024), returning 1000 - 1400 (0x7f93eafb7000 - 0x7f93eafb7400)
[SIM] MALLOC(32), returning 2000 - 2020 (0x7f93eafb6000 - 0x7f93eafb6020)
Total bytes written: 636
[SIM] Received memcpy request to 0x1000 (0x7f93eafb7000), size 636
Total bytes read: 636
writing vis file to /home/philpfef/spatial/gen/SHA_PREPROCESSING/verilog/DRAMSim2/results/dramSimVCS/DDR3_micron_32M_8B_x4_sg125/4GB.4Ch.2R.scheme7.open_page.4096TQ.4096CQ.RtB.pRank.vis
DRAMSim2 Clock Frequency =800000000Hz, CPU Clock Frequency=1000000000Hz
	10000 cycles elapsed
Design ran for 10980 cycles, status = 1
 ******* Non-debug regs *******
	R0: 00000001 (00000001)
	R1: 00000001 (00000001)
	R2: 00001000 (00004096)
	R3: 00002000 (00008192)
	R4: 0000027c (00000636)
	R5: 00002ae1 (00010977)
	R6: 00000001 (00000001)
	R7: 00001ad1 (00006865)
	R8: 00000001 (00000001)
	R9: 00001acc (00006860)
	R10: 00000001 (00000001)
	R11: 0000000a (00000010)
	R12: 00000002 (00000002)
	R13: 000003c1 (00000961)
	R14: 00000002 (00000002)
	R15: 000003b7 (00000951)
	R16: 00000002 (00000002)
	R17: 0000000e (00000014)
	R18: 00000002 (00000002)
	R19: 00000000 (00000000)
	R20: 00000000 (00000000)
	R21: 000003af (00000943)
	R22: 00000002 (00000002)
	R23: 00000012 (00000018)
	R24: 00000002 (00000002)
	R25: 00000000 (00000000)
	R26: 0000000e (00000014)
	R27: 00000393 (00000915)
	R28: 00000002 (00000002)
	R29: 00000000 (00000000)
	R30: 00000151 (00000337)
	R31: 00000008 (00000008)
	R32: 00000002 (00000002)
	R33: 00000632 (00001586)
	R34: 00000002 (00000002)
	R35: 00000628 (00001576)
	R36: 00000002 (00000002)
	R37: 0000061e (00001566)
	R38: 00000002 (00000002)
	R39: 0000030f (00000783)
	R40: 00000001 (00000001)
	R41: 0000030f (00000783)
	R42: 00000001 (00000001)
	R43: 0000030f (00000783)
	R44: 00000001 (00000001)
	R45: 0000030f (00000783)
	R46: 00000001 (00000001)
	R47: 0000030f (00000783)
	R48: 00000001 (00000001)
	R49: 0000030f (00000783)
	R50: 00000001 (00000001)
	R51: 0000030f (00000783)
	R52: 00000001 (00000001)
	R53: 000010c1 (00004289)
	R54: 00000002 (00000002)
	R55: 00000050 (00000080)
	R56: 00000010 (00000016)
	R57: 0000102d (00004141)
	R58: 00000010 (00000016)
	R59: 00000fdb (00004059)
	R60: 0000000a (00000010)
	R61: 0000003c (00000060)
	R62: 0000000a (00000010)
	R63: 00000f6d (00003949)
	R64: 0000000a (00000010)
	R65: 00000f42 (00003906)
	R66: 00000009 (00000009)
	R67: 00000036 (00000054)
	R68: 00000009 (00000009)
	R69: 00000dd1 (00003537)
	R70: 00000009 (00000009)
	R71: 0000006c (00000108)
	R72: 00000009 (00000009)
	R73: 0000003f (00000063)
	R74: 00000009 (00000009)
	R75: 00000036 (00000054)
	R76: 00000009 (00000009)
	R77: 00000048 (00000072)
	R78: 00000009 (00000009)
	R79: 00000000 (00000000)
	R80: 00000000 (00000000)
	R81: 00000048 (00000072)
	R82: 00000009 (00000009)
	R83: 0000003f (00000063)
	R84: 00000009 (00000009)
	R85: 00000003 (00000003)
	R86: 00000001 (00000001)
	R87: 00000012 (00000018)
	R88: 00000006 (00000006)
	R89: 00000004 (00000004)
	R90: 00000001 (00000001)
	R91: 00000005 (00000005)
	R92: 00000001 (00000001)
	R93: 000000fe (00000254)
	R94: 00000001 (00000001)
	R95: 000000f9 (00000249)
	R96: 00000001 (00000001)
	R97: 00000007 (00000007)
	R98: 00000001 (00000001)
	R99: 00000000 (00000000)
	R100: 00000000 (00000000)
	R101: 000000f5 (00000245)
	R102: 00000001 (00000001)
	R103: 00000009 (00000009)
	R104: 00000001 (00000001)
	R105: 00000000 (00000000)
	R106: 00000007 (00000007)
	R107: 000000e7 (00000231)
	R108: 00000001 (00000001)
	R109: 00000000 (00000000)
	R110: 000000a6 (00000166)
	R111: 00000004 (00000004)
	R112: 00000001 (00000001)
	R113: 0000000e (00000014)
	R114: 00000001 (00000001)
	R115: 00000009 (00000009)
	R116: 00000001 (00000001)
	R117: 00000004 (00000004)
	R118: 00000001 (00000001)
	R119: 0000052e (00001326)
	R120: 00000001 (00000001)
	R121: 00000529 (00001321)
	R122: 00000001 (00000001)
	R123: 00000525 (00001317)
	R124: 00000001 (00000001)
	R125: 00000355 (00000853)
	R126: 00000001 (00000001)
	R127: 00000350 (00000848)
	R128: 00000001 (00000001)
	R129: 00000006 (00000006)
	R130: 00000001 (00000001)
	R131: 00000189 (00000393)
	R132: 00000001 (00000001)
	R133: 00000041 (00000065)
	R134: 00000001 (00000001)
	R135: 00000007 (00000007)
	R136: 00000001 (00000001)
	R137: 0000003c (00000060)
	R138: 00000001 (00000001)
	R139: 00000000 (00000000)
	R140: 00000000 (00000000)
	R141: 00000006 (00000006)
	R142: 00000001 (00000001)
	R143: 00000008 (00000008)
	R144: 00000001 (00000001)
	R145: 00000000 (00000000)
	R146: 00000000 (00000000)
	R147: 00000008 (00000008)
	R148: 00000001 (00000001)
	R149: 00000005 (00000005)
	R150: 00000001 (00000001)
	R151: 00000006 (00000006)
	R152: 00000001 (00000001)
	R153: 00000006 (00000006)
	R154: 00000001 (00000001)
	R155: 00000006 (00000006)
	R156: 00000001 (00000001)
	R157: 00000006 (00000006)
	R158: 00000001 (00000001)
	R159: 00000006 (00000006)
	R160: 00000001 (00000001)
	R161: 00000006 (00000006)
	R162: 00000001 (00000001)
	R163: 00000006 (00000006)
	R164: 00000001 (00000001)
	R165: 00000006 (00000006)
	R166: 00000001 (00000001)
	R167: 00000355 (00000853)
	R168: 00000001 (00000001)
	R169: 00000350 (00000848)
	R170: 00000001 (00000001)
	R171: 00000006 (00000006)
	R172: 00000001 (00000001)
	R173: 00000189 (00000393)
	R174: 00000001 (00000001)
	R175: 00000007 (00000007)
	R176: 00000001 (00000001)
	R177: 000003a6 (00000934)
	R178: 00000001 (00000001)
	R179: 00000018 (00000024)
	R180: 00000004 (00000004)
	R181: 00000010 (00000016)
	R182: 00000004 (00000004)
	R183: 0000003c (00000060)
	R184: 00000003 (00000003)
	R185: 00000018 (00000024)
	R186: 00000004 (00000004)
	R187: 00000010 (00000016)
	R188: 00000004 (00000004)
	R189: 0000003c (00000060)
	R190: 00000003 (00000003)
	R191: 00000018 (00000024)
	R192: 00000004 (00000004)
	R193: 00000010 (00000016)
	R194: 00000004 (00000004)
	R195: 0000003c (00000060)
	R196: 00000003 (00000003)
	R197: 00000018 (00000024)
	R198: 00000004 (00000004)
	R199: 00000010 (00000016)
	R200: 00000004 (00000004)
	R201: 0000003c (00000060)
	R202: 00000003 (00000003)
	R203: 00000018 (00000024)
	R204: 00000004 (00000004)
	R205: 00000010 (00000016)
	R206: 00000004 (00000004)
	R207: 0000003c (00000060)
	R208: 00000003 (00000003)
	R209: 00000018 (00000024)
	R210: 00000004 (00000004)
	R211: 00000010 (00000016)
	R212: 00000004 (00000004)
	R213: 0000003c (00000060)
	R214: 00000003 (00000003)
	R215: 00000018 (00000024)
	R216: 00000004 (00000004)
	R217: 00000010 (00000016)
	R218: 00000004 (00000004)
	R219: 0000003c (00000060)
	R220: 00000003 (00000003)
	R221: 00000018 (00000024)
	R222: 00000004 (00000004)
	R223: 00000010 (00000016)
	R224: 00000004 (00000004)
	R225: 0000003c (00000060)
	R226: 00000003 (00000003)
	R227: 00000010 (00000016)
	R228: 00000004 (00000004)
	R229: 000000f2 (00000242)
	R230: 00000001 (00000001)
	R231: 000000ee (00000238)
	R232: 00000001 (00000001)
	R233: 0000004f (00000079)
	R234: 00000001 (00000001)
	R235: 00000004 (00000004)
	R236: 00000001 (00000001)
	R237: 00000000 (00000000)
	R238: 00000000 (00000000)
	R239: 00000046 (00000070)
	R240: 00000001 (00000001)
	R241: 00000001 (00000001)
	R242: 00000000 (00000000)
	R243: 0000009a (00000154)
	R244: 00000001 (00000001)
	R245: 00000000 (00000000)
	R246: 00000098 (00000152)
Allocate mem of size 1024 at 0x1000
Allocate mem of size 32 at 0x2000
Hashing: 0100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a146950100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a146950100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a146950100000081cd02ab7e569e8bcd9317e2fe99f2de44d49ab2b8851ba4a308000000000000e320b6c2fffc8d750423db8b1eb942ae710e951ed797f7affc8892b0f1fc122bc7f5d74df2b9441a42a1 (len: 636)
Kernel done, test run time = 2 ms
ArgIns: , ArgIOs:636
  x5222 - 10977 (10977 / 1) [1 iters/parent execution]
    x5214 - 6865 (6865 / 1) [1 iters/parent execution]
      x5213 - 6860 (6860 / 1) [1 iters/parent execution]
        x2088 - 5 (10 / 2) [2 iters/parent execution]
        x5210 - 480 (961 / 2) [2 iters/parent execution]
          x2172 - 475 (951 / 2) [1 iters/parent execution]
            x2108 - 7 (14 / 2) [1 iters/parent execution] <# stalled: 0, #idle: 0>
            x2171 - 471 (943 / 2) [1 iters/parent execution]
              x2121 - 9 (18 / 2) [1 iters/parent execution] <# stalled: 0, #idle: 14>
              x2170 - 457 (915 / 2) [1 iters/parent execution] <# stalled: 0, #idle: 337>
          x2177 - 4 (8 / 2) [1 iters/parent execution]
        x3550 - 793 (1586 / 2) [2 iters/parent execution]
          x3549 - 788 (1576 / 2) [1 iters/parent execution]
            x2379 - 783 (1566 / 2) [1 iters/parent execution]
            x2546 - 783 (783 / 1) [0 iters/parent execution]
            x2713 - 783 (783 / 1) [0 iters/parent execution]
            x2880 - 783 (783 / 1) [0 iters/parent execution]
            x3047 - 783 (783 / 1) [0 iters/parent execution]
            x3214 - 783 (783 / 1) [0 iters/parent execution]
            x3381 - 783 (783 / 1) [0 iters/parent execution]
            x3548 - 783 (783 / 1) [0 iters/parent execution]
        x3840 - 2144 (4289 / 2) [2 iters/parent execution]
          x3567 - 5 (80 / 16) [8 iters/parent execution]
          x3839 - 258 (4141 / 16) [8 iters/parent execution]
            x3837 - 405 (4059 / 10) [0 iters/parent execution]
              x3589 - 6 (60 / 10) [1 iters/parent execution]
              x3835 - 394 (3949 / 10) [1 iters/parent execution]
                x5212 - 434 (3906 / 9) [0 iters/parent execution]
                  x3626 - 6 (54 / 9) [1 iters/parent execution]
                  x3698 - 393 (3537 / 9) [1 iters/parent execution]
                  x5211 - 12 (108 / 9) [1 iters/parent execution]
                    x3801 - 7 (63 / 9) [1 iters/parent execution]
                    x3812 - 6 (54 / 9) [1 iters/parent execution]
                  x3824 - 8 (72 / 9) [1 iters/parent execution]
                    x3822 - 0 (0 / 0) [0 iters/parent execution]
                    x3823 - 8 (72 / 9) [1 iters/parent execution]
                  x3831 - 7 (63 / 9) [1 iters/parent execution]
                x3834 - 3 (3 / 1) [0 iters/parent execution]
            x3838 - 3 (18 / 6) [0 iters/parent execution]
      x3847 - 4 (4 / 1) [1 iters/parent execution]
    x3854 - 5 (5 / 1) [1 iters/parent execution]
    x5215 - 254 (254 / 1) [1 iters/parent execution]
      x3909 - 249 (249 / 1) [1 iters/parent execution]
        x3875 - 7 (7 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 0>
        x3908 - 245 (245 / 1) [1 iters/parent execution]
          x3888 - 9 (9 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 7>
          x3907 - 231 (231 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 166>
      x3915 - 4 (4 / 1) [1 iters/parent execution]
    x5216 - 14 (14 / 1) [1 iters/parent execution]
      x3931 - 9 (9 / 1) [1 iters/parent execution]
      x3941 - 4 (4 / 1) [1 iters/parent execution]
    x5220 - 1326 (1326 / 1) [1 iters/parent execution]
      x4269 - 1321 (1321 / 1) [1 iters/parent execution]
        x5219 - 1317 (1317 / 1) [1 iters/parent execution]
          x5217 - 853 (853 / 1) [1 iters/parent execution]
            x4057 - 848 (848 / 1) [1 iters/parent execution]
            x4091 - 6 (6 / 1) [1 iters/parent execution]
          x4161 - 393 (393 / 1) [1 iters/parent execution]
          x5218 - 65 (65 / 1) [1 iters/parent execution]
            x4255 - 7 (7 / 1) [1 iters/parent execution]
            x4265 - 60 (60 / 1) [1 iters/parent execution]
        x4268 - 0 (0 / 0) [0 iters/parent execution]
      x4286 - 6 (6 / 1) [1 iters/parent execution]
    x4296 - 8 (8 / 1) [1 iters/parent execution]
      x4294 - 0 (0 / 0) [0 iters/parent execution]
      x4295 - 8 (8 / 1) [1 iters/parent execution]
    x4301 - 5 (5 / 1) [1 iters/parent execution]
    x4311 - 6 (6 / 1) [1 iters/parent execution]
    x4322 - 6 (6 / 1) [1 iters/parent execution]
    x4333 - 6 (6 / 1) [1 iters/parent execution]
    x4344 - 6 (6 / 1) [1 iters/parent execution]
    x4354 - 6 (6 / 1) [1 iters/parent execution]
    x4365 - 6 (6 / 1) [1 iters/parent execution]
    x4376 - 6 (6 / 1) [1 iters/parent execution]
    x4387 - 6 (6 / 1) [1 iters/parent execution]
    x5221 - 853 (853 / 1) [1 iters/parent execution]
      x4490 - 848 (848 / 1) [1 iters/parent execution]
      x4523 - 6 (6 / 1) [1 iters/parent execution]
    x4591 - 393 (393 / 1) [1 iters/parent execution]
    x4676 - 7 (7 / 1) [1 iters/parent execution]
    x5034 - 934 (934 / 1) [1 iters/parent execution]
      x4689 - 6 (24 / 4) [4 iters/parent execution]
      x4693 - 4 (16 / 4) [4 iters/parent execution]
      x4702 - 20 (60 / 3) [3 iters/parent execution]
      x4732 - 6 (24 / 4) [4 iters/parent execution]
      x4736 - 4 (16 / 4) [4 iters/parent execution]
      x4745 - 20 (60 / 3) [3 iters/parent execution]
      x4776 - 6 (24 / 4) [4 iters/parent execution]
      x4780 - 4 (16 / 4) [4 iters/parent execution]
      x4789 - 20 (60 / 3) [3 iters/parent execution]
      x4820 - 6 (24 / 4) [4 iters/parent execution]
      x4824 - 4 (16 / 4) [4 iters/parent execution]
      x4833 - 20 (60 / 3) [3 iters/parent execution]
      x4864 - 6 (24 / 4) [4 iters/parent execution]
      x4868 - 4 (16 / 4) [4 iters/parent execution]
      x4877 - 20 (60 / 3) [3 iters/parent execution]
      x4908 - 6 (24 / 4) [4 iters/parent execution]
      x4912 - 4 (16 / 4) [4 iters/parent execution]
      x4921 - 20 (60 / 3) [3 iters/parent execution]
      x4952 - 6 (24 / 4) [4 iters/parent execution]
      x4956 - 4 (16 / 4) [4 iters/parent execution]
      x4965 - 20 (60 / 3) [3 iters/parent execution]
      x4996 - 6 (24 / 4) [4 iters/parent execution]
      x5000 - 4 (16 / 4) [4 iters/parent execution]
      x5009 - 20 (60 / 3) [3 iters/parent execution]
      x5033 - 4 (16 / 4) [4 iters/parent execution]
    x5067 - 242 (242 / 1) [1 iters/parent execution]
      x5066 - 238 (238 / 1) [1 iters/parent execution]
        x5061 - 79 (79 / 1) [1 iters/parent execution]
          x5046 - 4 (4 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 0>
          x5060 - 70 (70 / 1) [1 iters/parent execution] <# stalled: 1, #idle: 0>
        x5065 - 154 (154 / 1) [1 iters/parent execution] <# stalled: 0, #idle: 152>
Total bytes written: 32
Total bytes read: 32
[SIM] FIN received, terminating
Expected: 
148 93 186 114 177 232 120 47 124 31 183 235 146 229 123 17 101 125 120 255 103 220 141 14 89 46 1 145 99 181 252 84 
Got: 
148 93 186 114 177 232 120 47 124 31 183 235 146 229 123 17 101 125 120 255 103 220 141 14 89 46 1 145 99 181 252 84 
PASS: true (SHA PREPROCESS)
$finish called from file "Top-harness.sv", line 964.
$finish at simulation time             23960000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 23960000 ps
CPU Time:      1.830 seconds;       Data structure size:   4.9Mb
Wed May 26 12:50:16 2021
Received SIGHUP (signal 1), exiting.
Realistic DRAM Simulation
