INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:07:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.490ns period=6.980ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.490ns period=6.980ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.980ns  (clk rise@6.980ns - clk rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 2.395ns (35.876%)  route 4.281ns (64.124%))
  Logic Levels:           25  (CARRY4=11 LUT2=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.463 - 6.980 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2110, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X38Y77         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.416     1.156    mulf1/operator/sigProdExt_c2[23]
    SLICE_X40Y76         LUT6 (Prop_lut6_I1_O)        0.119     1.275 r  mulf1/operator/level5_c1[6]_i_10__0/O
                         net (fo=1, routed)           0.166     1.442    mulf1/operator/level5_c1[6]_i_10__0_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I3_O)        0.043     1.485 r  mulf1/operator/level5_c1[6]_i_6__0/O
                         net (fo=1, routed)           0.246     1.731    mulf1/operator/level5_c1[6]_i_6__0_n_0
    SLICE_X39Y76         LUT5 (Prop_lut5_I1_O)        0.043     1.774 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.774    mulf1/operator/RoundingAdder/S[0]
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.025 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.025    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.074 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.074    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.123 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     2.123    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.172 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.172    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.221 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.221    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.270 r  mulf1/operator/RoundingAdder/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.270    mulf1/operator/RoundingAdder/i__carry_i_9__0_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.319 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.319    mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.423 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_13__0/O[0]
                         net (fo=5, routed)           0.400     2.823    mulf1/operator/RoundingAdder/ip_result__0[28]
    SLICE_X41Y82         LUT4 (Prop_lut4_I0_O)        0.120     2.943 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_10__0/O
                         net (fo=1, routed)           0.137     3.080    mulf1/operator/RoundingAdder/level4_c1[9]_i_10__0_n_0
    SLICE_X41Y82         LUT5 (Prop_lut5_I4_O)        0.043     3.123 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0/O
                         net (fo=34, routed)          0.302     3.425    mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.043     3.468 r  mulf1/operator/RoundingAdder/level5_c1[3]_i_4/O
                         net (fo=3, routed)           0.342     3.811    mulf1/operator/RoundingAdder/mulf1_result[0]
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.043     3.854 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_36/O
                         net (fo=1, routed)           0.089     3.943    mulf1/operator/RoundingAdder/ltOp_carry__2_i_36_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.043     3.986 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_29/O
                         net (fo=1, routed)           0.165     4.151    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp__21
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.043     4.194 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_12__0/O
                         net (fo=9, routed)           0.312     4.506    mem_controller3/read_arbiter/data/excExpFracY_c0[23]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.043     4.549 r  mem_controller3/read_arbiter/data/ltOp_carry__2_i_23/O
                         net (fo=1, routed)           0.177     4.726    mulf1/operator/RoundingAdder/ltOp_carry__2
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.043     4.769 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     4.769    addf1/operator/ltOp_carry__3_1[3]
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.956 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.956    addf1/operator/ltOp_carry__2_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.083 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=93, routed)          0.340     5.424    mem_controller3/read_arbiter/data/CO[0]
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.130     5.554 r  mem_controller3/read_arbiter/data/i__carry_i_3__0/O
                         net (fo=1, routed)           0.262     5.815    addf1/operator/p_1_in[1]
    SLICE_X36Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.281     6.096 r  addf1/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.430     6.526    addf1/operator/RightShifterComponent/O[3]
    SLICE_X36Y86         LUT6 (Prop_lut6_I0_O)        0.120     6.646 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2__0/O
                         net (fo=7, routed)           0.109     6.756    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X36Y86         LUT4 (Prop_lut4_I0_O)        0.043     6.799 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.385     7.184    addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0_n_0
    SLICE_X36Y87         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.980     6.980 r  
                                                      0.000     6.980 r  clk (IN)
                         net (fo=2110, unset)         0.483     7.463    addf1/operator/RightShifterComponent/clk
    SLICE_X36Y87         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.463    
                         clock uncertainty           -0.035     7.427    
    SLICE_X36Y87         FDRE (Setup_fdre_C_R)       -0.295     7.132    addf1/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                 -0.052    




