# Reading pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:32 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 09:33:32 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:32 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 09:33:32 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:32 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 09:33:32 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:32 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 09:33:32 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:32 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 09:33:33 on Nov 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:33 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 09:33:33 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:33 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:33:33 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:33 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 09:33:33 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:33 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 09:33:33 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:33 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 09:33:33 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:33 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 09:33:33 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:33 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 09:33:33 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/regfileF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:33 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/regfileF.sv 
# -- Compiling module regfileF
# 
# Top level modules:
# 	regfileF
# End time: 09:33:33 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/regfileD.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:33 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/regfileD.sv 
# -- Compiling module regfileD
# 
# Top level modules:
# 	regfileD
# End time: 09:33:33 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/regfileEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:33 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/regfileEM.sv 
# -- Compiling module regfileEM
# 
# Top level modules:
# 	regfileEM
# End time: 09:33:33 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/regfileCF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:33 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/regfileCF.sv 
# -- Compiling module regfileCF
# 
# Top level modules:
# 	regfileCF
# End time: 09:33:33 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/regfileCMW.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:34 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/regfileCMW.sv 
# -- Compiling module regfileCMW
# 
# Top level modules:
# 	regfileCMW
# End time: 09:33:34 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/hazardsmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:34 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/hazardsmux.sv 
# -- Compiling module hazardsmux
# 
# Top level modules:
# 	hazardsmux
# End time: 09:33:34 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/HazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:34 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 09:33:34 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:34 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined" U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv 
# -- Compiling module datapath
# ** Error: U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(28): (vlog-2730) Undefined variable: 'InstrD'.
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(34): (vlog-2388) 'clkn' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(25).
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(34): (vlog-2388) 'StallFn' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(26).
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(34): (vlog-2388) 'StallDn' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(27).
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(37): (vlog-2388) 'InstrD' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(28).
# End time: 09:33:34 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_run_msim_rtl_verilog.do line 27
# C:/intelFPGA_lite/22.1std/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined {U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv}"
vlog -reportprogress 300 -work work U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:54 on Nov 21,2023
# vlog -reportprogress 300 -work work U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv 
# -- Compiling module datapath
# ** Error: U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(28): (vlog-2730) Undefined variable: 'InstrD'.
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(34): (vlog-2388) 'clkn' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(25).
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(34): (vlog-2388) 'StallFn' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(26).
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(34): (vlog-2388) 'StallDn' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(27).
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(37): (vlog-2388) 'InstrD' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(28).
# End time: 09:33:54 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vlog -reportprogress 300 -work work U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:34:03 on Nov 21,2023
# vlog -reportprogress 300 -work work U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv 
# -- Compiling module datapath
# ** Error: U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(28): (vlog-2730) Undefined variable: 'InstrD'.
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(34): (vlog-2388) 'clkn' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(25).
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(34): (vlog-2388) 'StallFn' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(26).
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(34): (vlog-2388) 'StallDn' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(27).
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(37): (vlog-2388) 'InstrD' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(28).
# End time: 09:34:03 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vlog -reportprogress 300 -work work U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:34:06 on Nov 21,2023
# vlog -reportprogress 300 -work work U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv 
# -- Compiling module datapath
# ** Error: U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(28): (vlog-2730) Undefined variable: 'InstrD'.
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(34): (vlog-2388) 'clkn' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(25).
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(34): (vlog-2388) 'StallFn' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(26).
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(34): (vlog-2388) 'StallDn' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(27).
# ** Error (suppressible): U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(37): (vlog-2388) 'InstrD' already declared in this scope (datapath) at U:/ED2/Laboratorio/Practica_VII/ARM-Simple_Pipelined/datapath.sv(28).
# End time: 09:34:06 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
