
RTOS-OLED-Xplained-Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006c00  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406c00  00406c00  00016c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  00406c08  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000484  204009d0  004075d8  000209d0  2**2
                  ALLOC
  4 .stack        00002004  20400e54  00407a5c  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402e58  00409a60  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   000291ae  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000059e1  00000000  00000000  00049c05  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000c4cc  00000000  00000000  0004f5e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001250  00000000  00000000  0005bab2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001398  00000000  00000000  0005cd02  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00027706  00000000  00000000  0005e09a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000195bd  00000000  00000000  000857a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00096b0b  00000000  00000000  0009ed5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003884  00000000  00000000  00135868  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	58 2e 40 20 05 13 40 00 03 13 40 00 03 13 40 00     X.@ ..@...@...@.
  400010:	03 13 40 00 03 13 40 00 03 13 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	dd 16 40 00 03 13 40 00 00 00 00 00 7d 17 40 00     ..@...@.....}.@.
  40003c:	e5 17 40 00 03 13 40 00 03 13 40 00 b9 33 40 00     ..@...@...@..3@.
  40004c:	c1 36 40 00 03 13 40 00 03 13 40 00 03 13 40 00     .6@...@...@...@.
  40005c:	03 13 40 00 03 13 40 00 00 00 00 00 f5 0f 40 00     ..@...@.......@.
  40006c:	09 10 40 00 1d 10 40 00 03 13 40 00 03 13 40 00     ..@...@...@...@.
  40007c:	03 13 40 00 31 10 40 00 45 10 40 00 03 13 40 00     ..@.1.@.E.@...@.
  40008c:	03 13 40 00 03 13 40 00 03 13 40 00 03 13 40 00     ..@...@...@...@.
  40009c:	8d 33 40 00 5d 33 40 00 03 13 40 00 03 13 40 00     .3@.]3@...@...@.
  4000ac:	03 13 40 00 03 13 40 00 03 13 40 00 03 13 40 00     ..@...@...@...@.
  4000bc:	03 13 40 00 03 13 40 00 03 13 40 00 03 13 40 00     ..@...@...@...@.
  4000cc:	03 13 40 00 00 00 00 00 03 13 40 00 00 00 00 00     ..@.......@.....
  4000dc:	03 13 40 00 03 13 40 00 03 13 40 00 03 13 40 00     ..@...@...@...@.
  4000ec:	03 13 40 00 03 13 40 00 03 13 40 00 03 13 40 00     ..@...@...@...@.
  4000fc:	03 13 40 00 03 13 40 00 03 13 40 00 03 13 40 00     ..@...@...@...@.
  40010c:	03 13 40 00 03 13 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 03 13 40 00 03 13 40 00 03 13 40 00     ......@...@...@.
  40012c:	03 13 40 00 03 13 40 00 00 00 00 00 03 13 40 00     ..@...@.......@.
  40013c:	03 13 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	00406c08 	.word	0x00406c08

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406c08 	.word	0x00406c08
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	00406c08 	.word	0x00406c08
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4001ac:	b921      	cbnz	r1, 4001b8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001ae:	6843      	ldr	r3, [r0, #4]
  4001b0:	f023 0301 	bic.w	r3, r3, #1
  4001b4:	6043      	str	r3, [r0, #4]
  4001b6:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001b8:	6843      	ldr	r3, [r0, #4]
  4001ba:	f043 0301 	orr.w	r3, r3, #1
  4001be:	6043      	str	r3, [r0, #4]
  4001c0:	4770      	bx	lr

004001c2 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  4001c2:	6201      	str	r1, [r0, #32]
  4001c4:	4770      	bx	lr
	...

004001c8 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4001c8:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4001ca:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  4001cc:	f014 0f01 	tst.w	r4, #1
  4001d0:	d005      	beq.n	4001de <rtc_set_time+0x16>
  4001d2:	290c      	cmp	r1, #12
  4001d4:	d903      	bls.n	4001de <rtc_set_time+0x16>
			ul_hour -= 12;
  4001d6:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  4001d8:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  4001dc:	e000      	b.n	4001e0 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  4001de:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4001e0:	4c1c      	ldr	r4, [pc, #112]	; (400254 <rtc_set_time+0x8c>)
  4001e2:	fba4 5603 	umull	r5, r6, r4, r3
  4001e6:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4001e8:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  4001ec:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  4001f0:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4001f4:	fba4 6502 	umull	r6, r5, r4, r2
  4001f8:	08ed      	lsrs	r5, r5, #3
  4001fa:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4001fe:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  400202:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  400206:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  40020a:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40020c:	fba4 4201 	umull	r4, r2, r4, r1
  400210:	08d2      	lsrs	r2, r2, #3
  400212:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400216:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40021a:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40021e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400222:	6983      	ldr	r3, [r0, #24]
  400224:	f013 0f04 	tst.w	r3, #4
  400228:	d0fb      	beq.n	400222 <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  40022a:	6803      	ldr	r3, [r0, #0]
  40022c:	f043 0301 	orr.w	r3, r3, #1
  400230:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400232:	6983      	ldr	r3, [r0, #24]
  400234:	f013 0f01 	tst.w	r3, #1
  400238:	d0fb      	beq.n	400232 <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40023a:	2301      	movs	r3, #1
  40023c:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  40023e:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400240:	6803      	ldr	r3, [r0, #0]
  400242:	f023 0301 	bic.w	r3, r3, #1
  400246:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  400248:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  40024a:	f000 0001 	and.w	r0, r0, #1
  40024e:	bcf0      	pop	{r4, r5, r6, r7}
  400250:	4770      	bx	lr
  400252:	bf00      	nop
  400254:	cccccccd 	.word	0xcccccccd

00400258 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  400258:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40025a:	4d2a      	ldr	r5, [pc, #168]	; (400304 <rtc_set_date+0xac>)
  40025c:	fba5 4603 	umull	r4, r6, r5, r3
  400260:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  400262:	9c03      	ldr	r4, [sp, #12]
  400264:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400266:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  40026a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40026e:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400272:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400276:	fba5 6402 	umull	r6, r4, r5, r2
  40027a:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40027c:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400280:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400284:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400288:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  40028c:	4b1e      	ldr	r3, [pc, #120]	; (400308 <rtc_set_date+0xb0>)
  40028e:	fba3 4301 	umull	r4, r3, r3, r1
  400292:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400294:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  400298:	4b1c      	ldr	r3, [pc, #112]	; (40030c <rtc_set_date+0xb4>)
  40029a:	fba3 4301 	umull	r4, r3, r3, r1
  40029e:	095b      	lsrs	r3, r3, #5
  4002a0:	fba5 6403 	umull	r6, r4, r5, r3
  4002a4:	08e4      	lsrs	r4, r4, #3
  4002a6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4002aa:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002ae:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  4002b0:	fba5 4301 	umull	r4, r3, r5, r1
  4002b4:	08db      	lsrs	r3, r3, #3
  4002b6:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  4002ba:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002be:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  4002c2:	fba5 1503 	umull	r1, r5, r5, r3
  4002c6:	08ed      	lsrs	r5, r5, #3
  4002c8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4002cc:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4002d0:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  4002d4:	6983      	ldr	r3, [r0, #24]
  4002d6:	f013 0f04 	tst.w	r3, #4
  4002da:	d0fb      	beq.n	4002d4 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4002dc:	6803      	ldr	r3, [r0, #0]
  4002de:	f043 0302 	orr.w	r3, r3, #2
  4002e2:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4002e4:	6983      	ldr	r3, [r0, #24]
  4002e6:	f013 0f01 	tst.w	r3, #1
  4002ea:	d0fb      	beq.n	4002e4 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4002ec:	2301      	movs	r3, #1
  4002ee:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  4002f0:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4002f2:	6803      	ldr	r3, [r0, #0]
  4002f4:	f023 0302 	bic.w	r3, r3, #2
  4002f8:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4002fa:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4002fc:	f000 0002 	and.w	r0, r0, #2
  400300:	bc70      	pop	{r4, r5, r6}
  400302:	4770      	bx	lr
  400304:	cccccccd 	.word	0xcccccccd
  400308:	10624dd3 	.word	0x10624dd3
  40030c:	51eb851f 	.word	0x51eb851f

00400310 <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  400310:	6980      	ldr	r0, [r0, #24]
}
  400312:	4770      	bx	lr

00400314 <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  400314:	4b03      	ldr	r3, [pc, #12]	; (400324 <rtt_init+0x10>)
  400316:	681b      	ldr	r3, [r3, #0]
  400318:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  40031c:	4319      	orrs	r1, r3
  40031e:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  400320:	2000      	movs	r0, #0
  400322:	4770      	bx	lr
  400324:	204009ec 	.word	0x204009ec

00400328 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  400328:	b941      	cbnz	r1, 40033c <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  40032a:	4a09      	ldr	r2, [pc, #36]	; (400350 <rtt_sel_source+0x28>)
  40032c:	6813      	ldr	r3, [r2, #0]
  40032e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  400332:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400334:	6802      	ldr	r2, [r0, #0]
  400336:	4313      	orrs	r3, r2
  400338:	6003      	str	r3, [r0, #0]
  40033a:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  40033c:	4a04      	ldr	r2, [pc, #16]	; (400350 <rtt_sel_source+0x28>)
  40033e:	6813      	ldr	r3, [r2, #0]
  400340:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400344:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400346:	6802      	ldr	r2, [r0, #0]
  400348:	4313      	orrs	r3, r2
  40034a:	6003      	str	r3, [r0, #0]
  40034c:	4770      	bx	lr
  40034e:	bf00      	nop
  400350:	204009ec 	.word	0x204009ec

00400354 <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  400354:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400356:	4b03      	ldr	r3, [pc, #12]	; (400364 <rtt_enable_interrupt+0x10>)
  400358:	681b      	ldr	r3, [r3, #0]
  40035a:	4319      	orrs	r1, r3
  40035c:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  40035e:	6001      	str	r1, [r0, #0]
  400360:	4770      	bx	lr
  400362:	bf00      	nop
  400364:	204009ec 	.word	0x204009ec

00400368 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  400368:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  40036a:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  40036e:	4b02      	ldr	r3, [pc, #8]	; (400378 <rtt_disable_interrupt+0x10>)
  400370:	681b      	ldr	r3, [r3, #0]
  400372:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  400374:	6001      	str	r1, [r0, #0]
  400376:	4770      	bx	lr
  400378:	204009ec 	.word	0x204009ec

0040037c <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  40037c:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  40037e:	6883      	ldr	r3, [r0, #8]
  400380:	429a      	cmp	r2, r3
  400382:	d003      	beq.n	40038c <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  400384:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  400386:	6883      	ldr	r3, [r0, #8]
  400388:	4293      	cmp	r3, r2
  40038a:	d1fb      	bne.n	400384 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  40038c:	4618      	mov	r0, r3
  40038e:	4770      	bx	lr

00400390 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400390:	68c0      	ldr	r0, [r0, #12]
}
  400392:	4770      	bx	lr

00400394 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  400394:	b570      	push	{r4, r5, r6, lr}
  400396:	4606      	mov	r6, r0
  400398:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  40039a:	6804      	ldr	r4, [r0, #0]
  40039c:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  4003a0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4003a4:	4809      	ldr	r0, [pc, #36]	; (4003cc <rtt_write_alarm_time+0x38>)
  4003a6:	4b0a      	ldr	r3, [pc, #40]	; (4003d0 <rtt_write_alarm_time+0x3c>)
  4003a8:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  4003aa:	b92d      	cbnz	r5, 4003b8 <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  4003ac:	f04f 33ff 	mov.w	r3, #4294967295
  4003b0:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  4003b2:	b924      	cbnz	r4, 4003be <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  4003b4:	2000      	movs	r0, #0
  4003b6:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  4003b8:	3d01      	subs	r5, #1
  4003ba:	6075      	str	r5, [r6, #4]
  4003bc:	e7f9      	b.n	4003b2 <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  4003be:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4003c2:	4802      	ldr	r0, [pc, #8]	; (4003cc <rtt_write_alarm_time+0x38>)
  4003c4:	4b03      	ldr	r3, [pc, #12]	; (4003d4 <rtt_write_alarm_time+0x40>)
  4003c6:	4798      	blx	r3
  4003c8:	e7f4      	b.n	4003b4 <rtt_write_alarm_time+0x20>
  4003ca:	bf00      	nop
  4003cc:	400e1830 	.word	0x400e1830
  4003d0:	00400369 	.word	0x00400369
  4003d4:	00400355 	.word	0x00400355

004003d8 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4003d8:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4003da:	4b07      	ldr	r3, [pc, #28]	; (4003f8 <spi_enable_clock+0x20>)
  4003dc:	4298      	cmp	r0, r3
  4003de:	d003      	beq.n	4003e8 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4003e0:	4b06      	ldr	r3, [pc, #24]	; (4003fc <spi_enable_clock+0x24>)
  4003e2:	4298      	cmp	r0, r3
  4003e4:	d004      	beq.n	4003f0 <spi_enable_clock+0x18>
  4003e6:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4003e8:	2015      	movs	r0, #21
  4003ea:	4b05      	ldr	r3, [pc, #20]	; (400400 <spi_enable_clock+0x28>)
  4003ec:	4798      	blx	r3
  4003ee:	bd08      	pop	{r3, pc}
  4003f0:	202a      	movs	r0, #42	; 0x2a
  4003f2:	4b03      	ldr	r3, [pc, #12]	; (400400 <spi_enable_clock+0x28>)
  4003f4:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4003f6:	e7f6      	b.n	4003e6 <spi_enable_clock+0xe>
  4003f8:	40008000 	.word	0x40008000
  4003fc:	40058000 	.word	0x40058000
  400400:	00401179 	.word	0x00401179

00400404 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400404:	6843      	ldr	r3, [r0, #4]
  400406:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40040a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40040c:	6843      	ldr	r3, [r0, #4]
  40040e:	0409      	lsls	r1, r1, #16
  400410:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400414:	4319      	orrs	r1, r3
  400416:	6041      	str	r1, [r0, #4]
  400418:	4770      	bx	lr

0040041a <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40041a:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40041c:	f643 2499 	movw	r4, #15001	; 0x3a99
  400420:	6905      	ldr	r5, [r0, #16]
  400422:	f015 0f02 	tst.w	r5, #2
  400426:	d103      	bne.n	400430 <spi_write+0x16>
		if (!timeout--) {
  400428:	3c01      	subs	r4, #1
  40042a:	d1f9      	bne.n	400420 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  40042c:	2001      	movs	r0, #1
  40042e:	e00c      	b.n	40044a <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400430:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400432:	f014 0f02 	tst.w	r4, #2
  400436:	d006      	beq.n	400446 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400438:	0412      	lsls	r2, r2, #16
  40043a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40043e:	4311      	orrs	r1, r2
		if (uc_last) {
  400440:	b10b      	cbz	r3, 400446 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400442:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400446:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400448:	2000      	movs	r0, #0
}
  40044a:	bc30      	pop	{r4, r5}
  40044c:	4770      	bx	lr

0040044e <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40044e:	b932      	cbnz	r2, 40045e <spi_set_clock_polarity+0x10>
  400450:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400454:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400456:	f023 0301 	bic.w	r3, r3, #1
  40045a:	6303      	str	r3, [r0, #48]	; 0x30
  40045c:	4770      	bx	lr
  40045e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400462:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400464:	f043 0301 	orr.w	r3, r3, #1
  400468:	6303      	str	r3, [r0, #48]	; 0x30
  40046a:	4770      	bx	lr

0040046c <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  40046c:	b932      	cbnz	r2, 40047c <spi_set_clock_phase+0x10>
  40046e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400472:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400474:	f023 0302 	bic.w	r3, r3, #2
  400478:	6303      	str	r3, [r0, #48]	; 0x30
  40047a:	4770      	bx	lr
  40047c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400480:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400482:	f043 0302 	orr.w	r3, r3, #2
  400486:	6303      	str	r3, [r0, #48]	; 0x30
  400488:	4770      	bx	lr

0040048a <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40048a:	2a04      	cmp	r2, #4
  40048c:	d003      	beq.n	400496 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  40048e:	b16a      	cbz	r2, 4004ac <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400490:	2a08      	cmp	r2, #8
  400492:	d016      	beq.n	4004c2 <spi_configure_cs_behavior+0x38>
  400494:	4770      	bx	lr
  400496:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40049a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40049c:	f023 0308 	bic.w	r3, r3, #8
  4004a0:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4004a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4004a4:	f043 0304 	orr.w	r3, r3, #4
  4004a8:	6303      	str	r3, [r0, #48]	; 0x30
  4004aa:	4770      	bx	lr
  4004ac:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4004b0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4004b2:	f023 0308 	bic.w	r3, r3, #8
  4004b6:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4004b8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4004ba:	f023 0304 	bic.w	r3, r3, #4
  4004be:	6303      	str	r3, [r0, #48]	; 0x30
  4004c0:	4770      	bx	lr
  4004c2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4004c6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4004c8:	f043 0308 	orr.w	r3, r3, #8
  4004cc:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4004ce:	e7e1      	b.n	400494 <spi_configure_cs_behavior+0xa>

004004d0 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4004d0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4004d4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4004d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4004da:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4004dc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4004de:	431a      	orrs	r2, r3
  4004e0:	630a      	str	r2, [r1, #48]	; 0x30
  4004e2:	4770      	bx	lr

004004e4 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4004e4:	1e43      	subs	r3, r0, #1
  4004e6:	4419      	add	r1, r3
  4004e8:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4004ec:	1e43      	subs	r3, r0, #1
  4004ee:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4004f0:	bf94      	ite	ls
  4004f2:	b200      	sxthls	r0, r0
		return -1;
  4004f4:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4004f8:	4770      	bx	lr

004004fa <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  4004fa:	b17a      	cbz	r2, 40051c <spi_set_baudrate_div+0x22>
{
  4004fc:	b410      	push	{r4}
  4004fe:	4614      	mov	r4, r2
  400500:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400504:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400506:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40050a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40050c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40050e:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  400512:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400514:	2000      	movs	r0, #0
}
  400516:	f85d 4b04 	ldr.w	r4, [sp], #4
  40051a:	4770      	bx	lr
        return -1;
  40051c:	f04f 30ff 	mov.w	r0, #4294967295
  400520:	4770      	bx	lr

00400522 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400522:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400524:	0189      	lsls	r1, r1, #6
  400526:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400528:	2402      	movs	r4, #2
  40052a:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40052c:	f04f 31ff 	mov.w	r1, #4294967295
  400530:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400532:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400534:	605a      	str	r2, [r3, #4]
}
  400536:	f85d 4b04 	ldr.w	r4, [sp], #4
  40053a:	4770      	bx	lr

0040053c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40053c:	0189      	lsls	r1, r1, #6
  40053e:	2305      	movs	r3, #5
  400540:	5043      	str	r3, [r0, r1]
  400542:	4770      	bx	lr

00400544 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400544:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400548:	61ca      	str	r2, [r1, #28]
  40054a:	4770      	bx	lr

0040054c <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40054c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400550:	624a      	str	r2, [r1, #36]	; 0x24
  400552:	4770      	bx	lr

00400554 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400554:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400558:	6a08      	ldr	r0, [r1, #32]
}
  40055a:	4770      	bx	lr

0040055c <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  40055c:	b4f0      	push	{r4, r5, r6, r7}
  40055e:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400560:	2402      	movs	r4, #2
  400562:	9401      	str	r4, [sp, #4]
  400564:	2408      	movs	r4, #8
  400566:	9402      	str	r4, [sp, #8]
  400568:	2420      	movs	r4, #32
  40056a:	9403      	str	r4, [sp, #12]
  40056c:	2480      	movs	r4, #128	; 0x80
  40056e:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400570:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400572:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400574:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400576:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40057a:	d814      	bhi.n	4005a6 <tc_find_mck_divisor+0x4a>
  40057c:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  40057e:	42a0      	cmp	r0, r4
  400580:	d217      	bcs.n	4005b2 <tc_find_mck_divisor+0x56>
  400582:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400584:	af01      	add	r7, sp, #4
  400586:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  40058a:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  40058e:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400590:	4284      	cmp	r4, r0
  400592:	d30a      	bcc.n	4005aa <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400594:	4286      	cmp	r6, r0
  400596:	d90d      	bls.n	4005b4 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400598:	3501      	adds	r5, #1
	for (ul_index = 0;
  40059a:	2d05      	cmp	r5, #5
  40059c:	d1f3      	bne.n	400586 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  40059e:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4005a0:	b006      	add	sp, #24
  4005a2:	bcf0      	pop	{r4, r5, r6, r7}
  4005a4:	4770      	bx	lr
			return 0;
  4005a6:	2000      	movs	r0, #0
  4005a8:	e7fa      	b.n	4005a0 <tc_find_mck_divisor+0x44>
  4005aa:	2000      	movs	r0, #0
  4005ac:	e7f8      	b.n	4005a0 <tc_find_mck_divisor+0x44>
	return 1;
  4005ae:	2001      	movs	r0, #1
  4005b0:	e7f6      	b.n	4005a0 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4005b2:	2500      	movs	r5, #0
	if (p_uldiv) {
  4005b4:	b12a      	cbz	r2, 4005c2 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4005b6:	a906      	add	r1, sp, #24
  4005b8:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4005bc:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4005c0:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  4005c2:	2b00      	cmp	r3, #0
  4005c4:	d0f3      	beq.n	4005ae <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  4005c6:	601d      	str	r5, [r3, #0]
	return 1;
  4005c8:	2001      	movs	r0, #1
  4005ca:	e7e9      	b.n	4005a0 <tc_find_mck_divisor+0x44>

004005cc <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4005cc:	4b01      	ldr	r3, [pc, #4]	; (4005d4 <gfx_mono_set_framebuffer+0x8>)
  4005ce:	6018      	str	r0, [r3, #0]
  4005d0:	4770      	bx	lr
  4005d2:	bf00      	nop
  4005d4:	204009f0 	.word	0x204009f0

004005d8 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4005d8:	4b02      	ldr	r3, [pc, #8]	; (4005e4 <gfx_mono_framebuffer_put_byte+0xc>)
  4005da:	681b      	ldr	r3, [r3, #0]
  4005dc:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4005e0:	5442      	strb	r2, [r0, r1]
  4005e2:	4770      	bx	lr
  4005e4:	204009f0 	.word	0x204009f0

004005e8 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4005e8:	4b02      	ldr	r3, [pc, #8]	; (4005f4 <gfx_mono_framebuffer_get_byte+0xc>)
  4005ea:	681b      	ldr	r3, [r3, #0]
  4005ec:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  4005f0:	5c40      	ldrb	r0, [r0, r1]
  4005f2:	4770      	bx	lr
  4005f4:	204009f0 	.word	0x204009f0

004005f8 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4005f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4005fc:	1884      	adds	r4, r0, r2
  4005fe:	2c80      	cmp	r4, #128	; 0x80
  400600:	dd02      	ble.n	400608 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  400602:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  400606:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400608:	b322      	cbz	r2, 400654 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  40060a:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  40060c:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400610:	2601      	movs	r6, #1
  400612:	fa06 f101 	lsl.w	r1, r6, r1
  400616:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400618:	2b01      	cmp	r3, #1
  40061a:	d01d      	beq.n	400658 <gfx_mono_generic_draw_horizontal_line+0x60>
  40061c:	2b00      	cmp	r3, #0
  40061e:	d035      	beq.n	40068c <gfx_mono_generic_draw_horizontal_line+0x94>
  400620:	2b02      	cmp	r3, #2
  400622:	d117      	bne.n	400654 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400624:	3801      	subs	r0, #1
  400626:	b2c7      	uxtb	r7, r0
  400628:	19d4      	adds	r4, r2, r7
  40062a:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  40062c:	f8df a090 	ldr.w	sl, [pc, #144]	; 4006c0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400630:	f04f 0900 	mov.w	r9, #0
  400634:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4006c4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400638:	4621      	mov	r1, r4
  40063a:	4628      	mov	r0, r5
  40063c:	47d0      	blx	sl
			temp ^= pixelmask;
  40063e:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400642:	464b      	mov	r3, r9
  400644:	b2d2      	uxtb	r2, r2
  400646:	4621      	mov	r1, r4
  400648:	4628      	mov	r0, r5
  40064a:	47c0      	blx	r8
  40064c:	3c01      	subs	r4, #1
  40064e:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400650:	42bc      	cmp	r4, r7
  400652:	d1f1      	bne.n	400638 <gfx_mono_generic_draw_horizontal_line+0x40>
  400654:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400658:	3801      	subs	r0, #1
  40065a:	b2c7      	uxtb	r7, r0
  40065c:	19d4      	adds	r4, r2, r7
  40065e:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400660:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4006c0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400664:	f04f 0900 	mov.w	r9, #0
  400668:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4006c4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40066c:	4621      	mov	r1, r4
  40066e:	4628      	mov	r0, r5
  400670:	47d0      	blx	sl
			temp |= pixelmask;
  400672:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400676:	464b      	mov	r3, r9
  400678:	b2d2      	uxtb	r2, r2
  40067a:	4621      	mov	r1, r4
  40067c:	4628      	mov	r0, r5
  40067e:	47c0      	blx	r8
  400680:	3c01      	subs	r4, #1
  400682:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400684:	42bc      	cmp	r4, r7
  400686:	d1f1      	bne.n	40066c <gfx_mono_generic_draw_horizontal_line+0x74>
  400688:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40068c:	3801      	subs	r0, #1
  40068e:	b2c7      	uxtb	r7, r0
  400690:	19d4      	adds	r4, r2, r7
  400692:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400694:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4006c0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400698:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  40069a:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4006c4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40069e:	4621      	mov	r1, r4
  4006a0:	4628      	mov	r0, r5
  4006a2:	47c0      	blx	r8
			temp &= ~pixelmask;
  4006a4:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4006a8:	2300      	movs	r3, #0
  4006aa:	b2d2      	uxtb	r2, r2
  4006ac:	4621      	mov	r1, r4
  4006ae:	4628      	mov	r0, r5
  4006b0:	47c8      	blx	r9
  4006b2:	3c01      	subs	r4, #1
  4006b4:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4006b6:	42bc      	cmp	r4, r7
  4006b8:	d1f1      	bne.n	40069e <gfx_mono_generic_draw_horizontal_line+0xa6>
  4006ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4006be:	bf00      	nop
  4006c0:	004008f9 	.word	0x004008f9
  4006c4:	004007f5 	.word	0x004007f5

004006c8 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4006c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4006cc:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  4006d0:	b18b      	cbz	r3, 4006f6 <gfx_mono_generic_draw_filled_rect+0x2e>
  4006d2:	461c      	mov	r4, r3
  4006d4:	4690      	mov	r8, r2
  4006d6:	4606      	mov	r6, r0
  4006d8:	1e4d      	subs	r5, r1, #1
  4006da:	b2ed      	uxtb	r5, r5
  4006dc:	442c      	add	r4, r5
  4006de:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4006e0:	f8df 9018 	ldr.w	r9, [pc, #24]	; 4006fc <gfx_mono_generic_draw_filled_rect+0x34>
  4006e4:	463b      	mov	r3, r7
  4006e6:	4642      	mov	r2, r8
  4006e8:	4621      	mov	r1, r4
  4006ea:	4630      	mov	r0, r6
  4006ec:	47c8      	blx	r9
  4006ee:	3c01      	subs	r4, #1
  4006f0:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  4006f2:	42ac      	cmp	r4, r5
  4006f4:	d1f6      	bne.n	4006e4 <gfx_mono_generic_draw_filled_rect+0x1c>
  4006f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4006fa:	bf00      	nop
  4006fc:	004005f9 	.word	0x004005f9

00400700 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400704:	b083      	sub	sp, #12
  400706:	4604      	mov	r4, r0
  400708:	4688      	mov	r8, r1
  40070a:	4691      	mov	r9, r2
  40070c:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40070e:	7a5b      	ldrb	r3, [r3, #9]
  400710:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400714:	2100      	movs	r1, #0
  400716:	9100      	str	r1, [sp, #0]
  400718:	4649      	mov	r1, r9
  40071a:	4640      	mov	r0, r8
  40071c:	4d21      	ldr	r5, [pc, #132]	; (4007a4 <gfx_mono_draw_char+0xa4>)
  40071e:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400720:	f89b 3000 	ldrb.w	r3, [fp]
  400724:	b113      	cbz	r3, 40072c <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  400726:	b003      	add	sp, #12
  400728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  40072c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400730:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400732:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  400736:	bf18      	it	ne
  400738:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  40073a:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40073e:	f89b 700a 	ldrb.w	r7, [fp, #10]
  400742:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400744:	fb17 f70a 	smulbb	r7, r7, sl
  400748:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  40074c:	f8db 3004 	ldr.w	r3, [fp, #4]
  400750:	fa13 f787 	uxtah	r7, r3, r7
  400754:	e01f      	b.n	400796 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  400756:	0064      	lsls	r4, r4, #1
  400758:	b2e4      	uxtb	r4, r4
  40075a:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  40075c:	b2eb      	uxtb	r3, r5
  40075e:	429e      	cmp	r6, r3
  400760:	d910      	bls.n	400784 <gfx_mono_draw_char+0x84>
  400762:	b2eb      	uxtb	r3, r5
  400764:	eb08 0003 	add.w	r0, r8, r3
  400768:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  40076a:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40076e:	bf08      	it	eq
  400770:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400774:	f014 0f80 	tst.w	r4, #128	; 0x80
  400778:	d0ed      	beq.n	400756 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  40077a:	2201      	movs	r2, #1
  40077c:	4649      	mov	r1, r9
  40077e:	4b0a      	ldr	r3, [pc, #40]	; (4007a8 <gfx_mono_draw_char+0xa8>)
  400780:	4798      	blx	r3
  400782:	e7e8      	b.n	400756 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400784:	f109 0901 	add.w	r9, r9, #1
  400788:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  40078c:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400790:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400794:	d0c7      	beq.n	400726 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  400796:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  40079a:	2e00      	cmp	r6, #0
  40079c:	d0f2      	beq.n	400784 <gfx_mono_draw_char+0x84>
  40079e:	2500      	movs	r5, #0
  4007a0:	462c      	mov	r4, r5
  4007a2:	e7de      	b.n	400762 <gfx_mono_draw_char+0x62>
  4007a4:	004006c9 	.word	0x004006c9
  4007a8:	00400895 	.word	0x00400895

004007ac <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  4007ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4007b0:	4604      	mov	r4, r0
  4007b2:	4690      	mov	r8, r2
  4007b4:	461d      	mov	r5, r3
  4007b6:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  4007b8:	4f0d      	ldr	r7, [pc, #52]	; (4007f0 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  4007ba:	460e      	mov	r6, r1
  4007bc:	e008      	b.n	4007d0 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  4007be:	7a6a      	ldrb	r2, [r5, #9]
  4007c0:	3201      	adds	r2, #1
  4007c2:	4442      	add	r2, r8
  4007c4:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  4007c8:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  4007ca:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4007ce:	b16b      	cbz	r3, 4007ec <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  4007d0:	7820      	ldrb	r0, [r4, #0]
  4007d2:	280a      	cmp	r0, #10
  4007d4:	d0f3      	beq.n	4007be <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  4007d6:	280d      	cmp	r0, #13
  4007d8:	d0f7      	beq.n	4007ca <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  4007da:	462b      	mov	r3, r5
  4007dc:	4642      	mov	r2, r8
  4007de:	4649      	mov	r1, r9
  4007e0:	47b8      	blx	r7
			x += font->width;
  4007e2:	7a2b      	ldrb	r3, [r5, #8]
  4007e4:	4499      	add	r9, r3
  4007e6:	fa5f f989 	uxtb.w	r9, r9
  4007ea:	e7ee      	b.n	4007ca <gfx_mono_draw_string+0x1e>
}
  4007ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4007f0:	00400701 	.word	0x00400701

004007f4 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  4007f4:	b570      	push	{r4, r5, r6, lr}
  4007f6:	4604      	mov	r4, r0
  4007f8:	460d      	mov	r5, r1
  4007fa:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  4007fc:	b91b      	cbnz	r3, 400806 <gfx_mono_ssd1306_put_byte+0x12>
  4007fe:	4b0d      	ldr	r3, [pc, #52]	; (400834 <gfx_mono_ssd1306_put_byte+0x40>)
  400800:	4798      	blx	r3
  400802:	42b0      	cmp	r0, r6
  400804:	d015      	beq.n	400832 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400806:	4632      	mov	r2, r6
  400808:	4629      	mov	r1, r5
  40080a:	4620      	mov	r0, r4
  40080c:	4b0a      	ldr	r3, [pc, #40]	; (400838 <gfx_mono_ssd1306_put_byte+0x44>)
  40080e:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400810:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400814:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400818:	4c08      	ldr	r4, [pc, #32]	; (40083c <gfx_mono_ssd1306_put_byte+0x48>)
  40081a:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  40081c:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400820:	f040 0010 	orr.w	r0, r0, #16
  400824:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400826:	f005 000f 	and.w	r0, r5, #15
  40082a:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  40082c:	4630      	mov	r0, r6
  40082e:	4b04      	ldr	r3, [pc, #16]	; (400840 <gfx_mono_ssd1306_put_byte+0x4c>)
  400830:	4798      	blx	r3
  400832:	bd70      	pop	{r4, r5, r6, pc}
  400834:	004005e9 	.word	0x004005e9
  400838:	004005d9 	.word	0x004005d9
  40083c:	00400905 	.word	0x00400905
  400840:	00400b25 	.word	0x00400b25

00400844 <gfx_mono_ssd1306_init>:
{
  400844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400848:	480d      	ldr	r0, [pc, #52]	; (400880 <gfx_mono_ssd1306_init+0x3c>)
  40084a:	4b0e      	ldr	r3, [pc, #56]	; (400884 <gfx_mono_ssd1306_init+0x40>)
  40084c:	4798      	blx	r3
	ssd1306_init();
  40084e:	4b0e      	ldr	r3, [pc, #56]	; (400888 <gfx_mono_ssd1306_init+0x44>)
  400850:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400852:	2040      	movs	r0, #64	; 0x40
  400854:	4b0d      	ldr	r3, [pc, #52]	; (40088c <gfx_mono_ssd1306_init+0x48>)
  400856:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400858:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40085a:	f04f 0801 	mov.w	r8, #1
  40085e:	462f      	mov	r7, r5
  400860:	4e0b      	ldr	r6, [pc, #44]	; (400890 <gfx_mono_ssd1306_init+0x4c>)
{
  400862:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400864:	4643      	mov	r3, r8
  400866:	463a      	mov	r2, r7
  400868:	b2e1      	uxtb	r1, r4
  40086a:	4628      	mov	r0, r5
  40086c:	47b0      	blx	r6
  40086e:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400870:	2c80      	cmp	r4, #128	; 0x80
  400872:	d1f7      	bne.n	400864 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400874:	3501      	adds	r5, #1
  400876:	b2ed      	uxtb	r5, r5
  400878:	2d04      	cmp	r5, #4
  40087a:	d1f2      	bne.n	400862 <gfx_mono_ssd1306_init+0x1e>
  40087c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400880:	204009f4 	.word	0x204009f4
  400884:	004005cd 	.word	0x004005cd
  400888:	00400945 	.word	0x00400945
  40088c:	00400905 	.word	0x00400905
  400890:	004007f5 	.word	0x004007f5

00400894 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400894:	09c3      	lsrs	r3, r0, #7
  400896:	d12a      	bne.n	4008ee <gfx_mono_ssd1306_draw_pixel+0x5a>
  400898:	291f      	cmp	r1, #31
  40089a:	d828      	bhi.n	4008ee <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  40089c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4008a0:	4614      	mov	r4, r2
  4008a2:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4008a4:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  4008a6:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  4008aa:	2201      	movs	r2, #1
  4008ac:	fa02 f701 	lsl.w	r7, r2, r1
  4008b0:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  4008b4:	4601      	mov	r1, r0
  4008b6:	4630      	mov	r0, r6
  4008b8:	4b0d      	ldr	r3, [pc, #52]	; (4008f0 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  4008ba:	4798      	blx	r3
  4008bc:	4602      	mov	r2, r0
	switch (color) {
  4008be:	2c01      	cmp	r4, #1
  4008c0:	d009      	beq.n	4008d6 <gfx_mono_ssd1306_draw_pixel+0x42>
  4008c2:	b164      	cbz	r4, 4008de <gfx_mono_ssd1306_draw_pixel+0x4a>
  4008c4:	2c02      	cmp	r4, #2
  4008c6:	d00e      	beq.n	4008e6 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  4008c8:	2300      	movs	r3, #0
  4008ca:	4629      	mov	r1, r5
  4008cc:	4630      	mov	r0, r6
  4008ce:	4c09      	ldr	r4, [pc, #36]	; (4008f4 <gfx_mono_ssd1306_draw_pixel+0x60>)
  4008d0:	47a0      	blx	r4
  4008d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  4008d6:	ea48 0200 	orr.w	r2, r8, r0
  4008da:	b2d2      	uxtb	r2, r2
		break;
  4008dc:	e7f4      	b.n	4008c8 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  4008de:	ea20 0207 	bic.w	r2, r0, r7
  4008e2:	b2d2      	uxtb	r2, r2
		break;
  4008e4:	e7f0      	b.n	4008c8 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  4008e6:	ea88 0200 	eor.w	r2, r8, r0
  4008ea:	b2d2      	uxtb	r2, r2
		break;
  4008ec:	e7ec      	b.n	4008c8 <gfx_mono_ssd1306_draw_pixel+0x34>
  4008ee:	4770      	bx	lr
  4008f0:	004005e9 	.word	0x004005e9
  4008f4:	004007f5 	.word	0x004007f5

004008f8 <gfx_mono_ssd1306_get_byte>:
{
  4008f8:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  4008fa:	4b01      	ldr	r3, [pc, #4]	; (400900 <gfx_mono_ssd1306_get_byte+0x8>)
  4008fc:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  4008fe:	bd08      	pop	{r3, pc}
  400900:	004005e9 	.word	0x004005e9

00400904 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400904:	b538      	push	{r3, r4, r5, lr}
  400906:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400908:	2208      	movs	r2, #8
  40090a:	4b09      	ldr	r3, [pc, #36]	; (400930 <ssd1306_write_command+0x2c>)
  40090c:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40090e:	4c09      	ldr	r4, [pc, #36]	; (400934 <ssd1306_write_command+0x30>)
  400910:	2101      	movs	r1, #1
  400912:	4620      	mov	r0, r4
  400914:	4b08      	ldr	r3, [pc, #32]	; (400938 <ssd1306_write_command+0x34>)
  400916:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400918:	2301      	movs	r3, #1
  40091a:	461a      	mov	r2, r3
  40091c:	4629      	mov	r1, r5
  40091e:	4620      	mov	r0, r4
  400920:	4c06      	ldr	r4, [pc, #24]	; (40093c <ssd1306_write_command+0x38>)
  400922:	47a0      	blx	r4
	delay_us(10);
  400924:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400928:	4b05      	ldr	r3, [pc, #20]	; (400940 <ssd1306_write_command+0x3c>)
  40092a:	4798      	blx	r3
  40092c:	bd38      	pop	{r3, r4, r5, pc}
  40092e:	bf00      	nop
  400930:	400e1000 	.word	0x400e1000
  400934:	40008000 	.word	0x40008000
  400938:	00400405 	.word	0x00400405
  40093c:	0040041b 	.word	0x0040041b
  400940:	20400001 	.word	0x20400001

00400944 <ssd1306_init>:
{
  400944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400948:	4d66      	ldr	r5, [pc, #408]	; (400ae4 <ssd1306_init+0x1a0>)
  40094a:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40094e:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400950:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400954:	4b64      	ldr	r3, [pc, #400]	; (400ae8 <ssd1306_init+0x1a4>)
  400956:	2708      	movs	r7, #8
  400958:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40095a:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40095e:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400960:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400964:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400966:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400968:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40096c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  40096e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400972:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400974:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400976:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40097a:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  40097c:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40097e:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400982:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400984:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400986:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40098a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40098c:	f022 0208 	bic.w	r2, r2, #8
  400990:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400992:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400994:	f022 0208 	bic.w	r2, r2, #8
  400998:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40099a:	601f      	str	r7, [r3, #0]
  40099c:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40099e:	631f      	str	r7, [r3, #48]	; 0x30
  4009a0:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4009a2:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400b20 <ssd1306_init+0x1dc>
  4009a6:	2300      	movs	r3, #0
  4009a8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4009ac:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009b0:	4640      	mov	r0, r8
  4009b2:	4c4e      	ldr	r4, [pc, #312]	; (400aec <ssd1306_init+0x1a8>)
  4009b4:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4009b6:	2300      	movs	r3, #0
  4009b8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4009bc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009c0:	4640      	mov	r0, r8
  4009c2:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4009c4:	2300      	movs	r3, #0
  4009c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4009ca:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009ce:	4640      	mov	r0, r8
  4009d0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4009d2:	2300      	movs	r3, #0
  4009d4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4009d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009dc:	4640      	mov	r0, r8
  4009de:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4009e0:	2300      	movs	r3, #0
  4009e2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4009e6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009ea:	4640      	mov	r0, r8
  4009ec:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4009ee:	2300      	movs	r3, #0
  4009f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4009f4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009f8:	4640      	mov	r0, r8
  4009fa:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4009fc:	4c3c      	ldr	r4, [pc, #240]	; (400af0 <ssd1306_init+0x1ac>)
  4009fe:	f04f 0902 	mov.w	r9, #2
  400a02:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400a06:	f04f 0880 	mov.w	r8, #128	; 0x80
  400a0a:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400a0e:	6863      	ldr	r3, [r4, #4]
  400a10:	f043 0301 	orr.w	r3, r3, #1
  400a14:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400a16:	463a      	mov	r2, r7
  400a18:	2101      	movs	r1, #1
  400a1a:	4620      	mov	r0, r4
  400a1c:	4b35      	ldr	r3, [pc, #212]	; (400af4 <ssd1306_init+0x1b0>)
  400a1e:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400a20:	2200      	movs	r2, #0
  400a22:	2101      	movs	r1, #1
  400a24:	4620      	mov	r0, r4
  400a26:	4b34      	ldr	r3, [pc, #208]	; (400af8 <ssd1306_init+0x1b4>)
  400a28:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400a2a:	2200      	movs	r2, #0
  400a2c:	2101      	movs	r1, #1
  400a2e:	4620      	mov	r0, r4
  400a30:	4b32      	ldr	r3, [pc, #200]	; (400afc <ssd1306_init+0x1b8>)
  400a32:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400a34:	6863      	ldr	r3, [r4, #4]
  400a36:	f023 0302 	bic.w	r3, r3, #2
  400a3a:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400a3c:	2200      	movs	r2, #0
  400a3e:	2101      	movs	r1, #1
  400a40:	4620      	mov	r0, r4
  400a42:	4b2f      	ldr	r3, [pc, #188]	; (400b00 <ssd1306_init+0x1bc>)
  400a44:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400a46:	6863      	ldr	r3, [r4, #4]
  400a48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400a4c:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400a4e:	6863      	ldr	r3, [r4, #4]
  400a50:	f043 0310 	orr.w	r3, r3, #16
  400a54:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  400a56:	492b      	ldr	r1, [pc, #172]	; (400b04 <ssd1306_init+0x1c0>)
  400a58:	482b      	ldr	r0, [pc, #172]	; (400b08 <ssd1306_init+0x1c4>)
  400a5a:	4b2c      	ldr	r3, [pc, #176]	; (400b0c <ssd1306_init+0x1c8>)
  400a5c:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400a5e:	b2c2      	uxtb	r2, r0
  400a60:	2101      	movs	r1, #1
  400a62:	4620      	mov	r0, r4
  400a64:	4b2a      	ldr	r3, [pc, #168]	; (400b10 <ssd1306_init+0x1cc>)
  400a66:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400a68:	4620      	mov	r0, r4
  400a6a:	4b2a      	ldr	r3, [pc, #168]	; (400b14 <ssd1306_init+0x1d0>)
  400a6c:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400a6e:	2301      	movs	r3, #1
  400a70:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400a72:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400a74:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400a78:	4c27      	ldr	r4, [pc, #156]	; (400b18 <ssd1306_init+0x1d4>)
  400a7a:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a7c:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400a7e:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400a82:	47a0      	blx	r4
  400a84:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400a86:	20a8      	movs	r0, #168	; 0xa8
  400a88:	4c24      	ldr	r4, [pc, #144]	; (400b1c <ssd1306_init+0x1d8>)
  400a8a:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400a8c:	201f      	movs	r0, #31
  400a8e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400a90:	20d3      	movs	r0, #211	; 0xd3
  400a92:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400a94:	2000      	movs	r0, #0
  400a96:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400a98:	2040      	movs	r0, #64	; 0x40
  400a9a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400a9c:	20a1      	movs	r0, #161	; 0xa1
  400a9e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400aa0:	20c8      	movs	r0, #200	; 0xc8
  400aa2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400aa4:	20da      	movs	r0, #218	; 0xda
  400aa6:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400aa8:	4648      	mov	r0, r9
  400aaa:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400aac:	2081      	movs	r0, #129	; 0x81
  400aae:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400ab0:	208f      	movs	r0, #143	; 0x8f
  400ab2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400ab4:	20a4      	movs	r0, #164	; 0xa4
  400ab6:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400ab8:	20a6      	movs	r0, #166	; 0xa6
  400aba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400abc:	20d5      	movs	r0, #213	; 0xd5
  400abe:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400ac0:	4640      	mov	r0, r8
  400ac2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400ac4:	208d      	movs	r0, #141	; 0x8d
  400ac6:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400ac8:	2014      	movs	r0, #20
  400aca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400acc:	20db      	movs	r0, #219	; 0xdb
  400ace:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400ad0:	2040      	movs	r0, #64	; 0x40
  400ad2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400ad4:	20d9      	movs	r0, #217	; 0xd9
  400ad6:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400ad8:	20f1      	movs	r0, #241	; 0xf1
  400ada:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400adc:	20af      	movs	r0, #175	; 0xaf
  400ade:	47a0      	blx	r4
  400ae0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400ae4:	400e1200 	.word	0x400e1200
  400ae8:	400e1000 	.word	0x400e1000
  400aec:	00400ef1 	.word	0x00400ef1
  400af0:	40008000 	.word	0x40008000
  400af4:	0040048b 	.word	0x0040048b
  400af8:	0040044f 	.word	0x0040044f
  400afc:	0040046d 	.word	0x0040046d
  400b00:	004004d1 	.word	0x004004d1
  400b04:	08f0d180 	.word	0x08f0d180
  400b08:	001e8480 	.word	0x001e8480
  400b0c:	004004e5 	.word	0x004004e5
  400b10:	004004fb 	.word	0x004004fb
  400b14:	004003d9 	.word	0x004003d9
  400b18:	20400001 	.word	0x20400001
  400b1c:	00400905 	.word	0x00400905
  400b20:	400e1400 	.word	0x400e1400

00400b24 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400b24:	b538      	push	{r3, r4, r5, lr}
  400b26:	4605      	mov	r5, r0
  400b28:	2208      	movs	r2, #8
  400b2a:	4b09      	ldr	r3, [pc, #36]	; (400b50 <ssd1306_write_data+0x2c>)
  400b2c:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400b2e:	4c09      	ldr	r4, [pc, #36]	; (400b54 <ssd1306_write_data+0x30>)
  400b30:	2101      	movs	r1, #1
  400b32:	4620      	mov	r0, r4
  400b34:	4b08      	ldr	r3, [pc, #32]	; (400b58 <ssd1306_write_data+0x34>)
  400b36:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400b38:	2301      	movs	r3, #1
  400b3a:	461a      	mov	r2, r3
  400b3c:	4629      	mov	r1, r5
  400b3e:	4620      	mov	r0, r4
  400b40:	4c06      	ldr	r4, [pc, #24]	; (400b5c <ssd1306_write_data+0x38>)
  400b42:	47a0      	blx	r4
	delay_us(10);
  400b44:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400b48:	4b05      	ldr	r3, [pc, #20]	; (400b60 <ssd1306_write_data+0x3c>)
  400b4a:	4798      	blx	r3
  400b4c:	bd38      	pop	{r3, r4, r5, pc}
  400b4e:	bf00      	nop
  400b50:	400e1000 	.word	0x400e1000
  400b54:	40008000 	.word	0x40008000
  400b58:	00400405 	.word	0x00400405
  400b5c:	0040041b 	.word	0x0040041b
  400b60:	20400001 	.word	0x20400001

00400b64 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400b64:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400b66:	4810      	ldr	r0, [pc, #64]	; (400ba8 <sysclk_init+0x44>)
  400b68:	4b10      	ldr	r3, [pc, #64]	; (400bac <sysclk_init+0x48>)
  400b6a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400b6c:	213e      	movs	r1, #62	; 0x3e
  400b6e:	2000      	movs	r0, #0
  400b70:	4b0f      	ldr	r3, [pc, #60]	; (400bb0 <sysclk_init+0x4c>)
  400b72:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400b74:	4c0f      	ldr	r4, [pc, #60]	; (400bb4 <sysclk_init+0x50>)
  400b76:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400b78:	2800      	cmp	r0, #0
  400b7a:	d0fc      	beq.n	400b76 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400b7c:	4b0e      	ldr	r3, [pc, #56]	; (400bb8 <sysclk_init+0x54>)
  400b7e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400b80:	4a0e      	ldr	r2, [pc, #56]	; (400bbc <sysclk_init+0x58>)
  400b82:	4b0f      	ldr	r3, [pc, #60]	; (400bc0 <sysclk_init+0x5c>)
  400b84:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400b86:	4c0f      	ldr	r4, [pc, #60]	; (400bc4 <sysclk_init+0x60>)
  400b88:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400b8a:	2800      	cmp	r0, #0
  400b8c:	d0fc      	beq.n	400b88 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400b8e:	2002      	movs	r0, #2
  400b90:	4b0d      	ldr	r3, [pc, #52]	; (400bc8 <sysclk_init+0x64>)
  400b92:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400b94:	2000      	movs	r0, #0
  400b96:	4b0d      	ldr	r3, [pc, #52]	; (400bcc <sysclk_init+0x68>)
  400b98:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400b9a:	4b0d      	ldr	r3, [pc, #52]	; (400bd0 <sysclk_init+0x6c>)
  400b9c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400b9e:	4802      	ldr	r0, [pc, #8]	; (400ba8 <sysclk_init+0x44>)
  400ba0:	4b02      	ldr	r3, [pc, #8]	; (400bac <sysclk_init+0x48>)
  400ba2:	4798      	blx	r3
  400ba4:	bd10      	pop	{r4, pc}
  400ba6:	bf00      	nop
  400ba8:	11e1a300 	.word	0x11e1a300
  400bac:	004014d9 	.word	0x004014d9
  400bb0:	004010f5 	.word	0x004010f5
  400bb4:	00401149 	.word	0x00401149
  400bb8:	00401159 	.word	0x00401159
  400bbc:	20183f01 	.word	0x20183f01
  400bc0:	400e0600 	.word	0x400e0600
  400bc4:	00401169 	.word	0x00401169
  400bc8:	00401059 	.word	0x00401059
  400bcc:	00401091 	.word	0x00401091
  400bd0:	004013cd 	.word	0x004013cd

00400bd4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400bd8:	b980      	cbnz	r0, 400bfc <_read+0x28>
  400bda:	460c      	mov	r4, r1
  400bdc:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400bde:	2a00      	cmp	r2, #0
  400be0:	dd0f      	ble.n	400c02 <_read+0x2e>
  400be2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400be4:	4e08      	ldr	r6, [pc, #32]	; (400c08 <_read+0x34>)
  400be6:	4d09      	ldr	r5, [pc, #36]	; (400c0c <_read+0x38>)
  400be8:	6830      	ldr	r0, [r6, #0]
  400bea:	4621      	mov	r1, r4
  400bec:	682b      	ldr	r3, [r5, #0]
  400bee:	4798      	blx	r3
		ptr++;
  400bf0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400bf2:	42bc      	cmp	r4, r7
  400bf4:	d1f8      	bne.n	400be8 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400bf6:	4640      	mov	r0, r8
  400bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400bfc:	f04f 38ff 	mov.w	r8, #4294967295
  400c00:	e7f9      	b.n	400bf6 <_read+0x22>
	for (; len > 0; --len) {
  400c02:	4680      	mov	r8, r0
  400c04:	e7f7      	b.n	400bf6 <_read+0x22>
  400c06:	bf00      	nop
  400c08:	20400de8 	.word	0x20400de8
  400c0c:	20400de0 	.word	0x20400de0

00400c10 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400c10:	3801      	subs	r0, #1
  400c12:	2802      	cmp	r0, #2
  400c14:	d815      	bhi.n	400c42 <_write+0x32>
{
  400c16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c1a:	460e      	mov	r6, r1
  400c1c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400c1e:	b19a      	cbz	r2, 400c48 <_write+0x38>
  400c20:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400c22:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400c5c <_write+0x4c>
  400c26:	4f0c      	ldr	r7, [pc, #48]	; (400c58 <_write+0x48>)
  400c28:	f8d8 0000 	ldr.w	r0, [r8]
  400c2c:	f815 1b01 	ldrb.w	r1, [r5], #1
  400c30:	683b      	ldr	r3, [r7, #0]
  400c32:	4798      	blx	r3
  400c34:	2800      	cmp	r0, #0
  400c36:	db0a      	blt.n	400c4e <_write+0x3e>
  400c38:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400c3a:	3c01      	subs	r4, #1
  400c3c:	d1f4      	bne.n	400c28 <_write+0x18>
  400c3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400c42:	f04f 30ff 	mov.w	r0, #4294967295
  400c46:	4770      	bx	lr
	for (; len != 0; --len) {
  400c48:	4610      	mov	r0, r2
  400c4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400c4e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400c52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c56:	bf00      	nop
  400c58:	20400de4 	.word	0x20400de4
  400c5c:	20400de8 	.word	0x20400de8

00400c60 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400c62:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c66:	4b5c      	ldr	r3, [pc, #368]	; (400dd8 <board_init+0x178>)
  400c68:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400c6a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c6e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400c72:	4b5a      	ldr	r3, [pc, #360]	; (400ddc <board_init+0x17c>)
  400c74:	2200      	movs	r2, #0
  400c76:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400c7a:	695a      	ldr	r2, [r3, #20]
  400c7c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400c80:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400c82:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c86:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400c8a:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400c8e:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400c92:	f007 0007 	and.w	r0, r7, #7
  400c96:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400c98:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400c9c:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400ca0:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400ca4:	f3bf 8f4f 	dsb	sy
  400ca8:	f04f 34ff 	mov.w	r4, #4294967295
  400cac:	fa04 fc00 	lsl.w	ip, r4, r0
  400cb0:	fa06 f000 	lsl.w	r0, r6, r0
  400cb4:	fa04 f40e 	lsl.w	r4, r4, lr
  400cb8:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400cbc:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400cbe:	463a      	mov	r2, r7
  400cc0:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400cc2:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400cc6:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400cca:	3a01      	subs	r2, #1
  400ccc:	4423      	add	r3, r4
  400cce:	f1b2 3fff 	cmp.w	r2, #4294967295
  400cd2:	d1f6      	bne.n	400cc2 <board_init+0x62>
        } while(sets--);
  400cd4:	3e01      	subs	r6, #1
  400cd6:	4460      	add	r0, ip
  400cd8:	f1b6 3fff 	cmp.w	r6, #4294967295
  400cdc:	d1ef      	bne.n	400cbe <board_init+0x5e>
  400cde:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400ce2:	4b3e      	ldr	r3, [pc, #248]	; (400ddc <board_init+0x17c>)
  400ce4:	695a      	ldr	r2, [r3, #20]
  400ce6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400cea:	615a      	str	r2, [r3, #20]
  400cec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400cf0:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400cf4:	4a3a      	ldr	r2, [pc, #232]	; (400de0 <board_init+0x180>)
  400cf6:	493b      	ldr	r1, [pc, #236]	; (400de4 <board_init+0x184>)
  400cf8:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400cfa:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400cfe:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400d00:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400d04:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400d08:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400d0c:	f022 0201 	bic.w	r2, r2, #1
  400d10:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400d14:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400d18:	f022 0201 	bic.w	r2, r2, #1
  400d1c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400d20:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400d24:	f3bf 8f6f 	isb	sy
  400d28:	200a      	movs	r0, #10
  400d2a:	4c2f      	ldr	r4, [pc, #188]	; (400de8 <board_init+0x188>)
  400d2c:	47a0      	blx	r4
  400d2e:	200b      	movs	r0, #11
  400d30:	47a0      	blx	r4
  400d32:	200c      	movs	r0, #12
  400d34:	47a0      	blx	r4
  400d36:	2010      	movs	r0, #16
  400d38:	47a0      	blx	r4
  400d3a:	2011      	movs	r0, #17
  400d3c:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400d3e:	4b2b      	ldr	r3, [pc, #172]	; (400dec <board_init+0x18c>)
  400d40:	f44f 7280 	mov.w	r2, #256	; 0x100
  400d44:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d46:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400d4a:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d4c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400d50:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400d54:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d56:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400d5a:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400d5c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400d60:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400d62:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400d64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400d68:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400d6a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400d6e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400d70:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400d72:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400d76:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400d78:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400d7c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400d80:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400d84:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400d88:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400d8a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400d8e:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400d90:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400d92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400d96:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400d98:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400d9c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400d9e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400da0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400da4:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400da6:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400da8:	4a11      	ldr	r2, [pc, #68]	; (400df0 <board_init+0x190>)
  400daa:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400dae:	f043 0310 	orr.w	r3, r3, #16
  400db2:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400db6:	4b0f      	ldr	r3, [pc, #60]	; (400df4 <board_init+0x194>)
  400db8:	2210      	movs	r2, #16
  400dba:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400dbc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400dc0:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400dc2:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400dc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400dc8:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400dca:	4311      	orrs	r1, r2
  400dcc:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400dce:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400dd0:	4311      	orrs	r1, r2
  400dd2:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400dd4:	605a      	str	r2, [r3, #4]
  400dd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400dd8:	400e1850 	.word	0x400e1850
  400ddc:	e000ed00 	.word	0xe000ed00
  400de0:	400e0c00 	.word	0x400e0c00
  400de4:	5a00080c 	.word	0x5a00080c
  400de8:	00401179 	.word	0x00401179
  400dec:	400e1200 	.word	0x400e1200
  400df0:	40088000 	.word	0x40088000
  400df4:	400e1000 	.word	0x400e1000

00400df8 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400df8:	6301      	str	r1, [r0, #48]	; 0x30
  400dfa:	4770      	bx	lr

00400dfc <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400dfc:	6341      	str	r1, [r0, #52]	; 0x34
  400dfe:	4770      	bx	lr

00400e00 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400e00:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400e02:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400e06:	d03a      	beq.n	400e7e <pio_set_peripheral+0x7e>
  400e08:	d813      	bhi.n	400e32 <pio_set_peripheral+0x32>
  400e0a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400e0e:	d025      	beq.n	400e5c <pio_set_peripheral+0x5c>
  400e10:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400e14:	d10a      	bne.n	400e2c <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e16:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400e18:	4313      	orrs	r3, r2
  400e1a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400e1c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400e1e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400e20:	400b      	ands	r3, r1
  400e22:	ea23 0302 	bic.w	r3, r3, r2
  400e26:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400e28:	6042      	str	r2, [r0, #4]
  400e2a:	4770      	bx	lr
	switch (ul_type) {
  400e2c:	2900      	cmp	r1, #0
  400e2e:	d1fb      	bne.n	400e28 <pio_set_peripheral+0x28>
  400e30:	4770      	bx	lr
  400e32:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400e36:	d021      	beq.n	400e7c <pio_set_peripheral+0x7c>
  400e38:	d809      	bhi.n	400e4e <pio_set_peripheral+0x4e>
  400e3a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400e3e:	d1f3      	bne.n	400e28 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e40:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400e42:	4313      	orrs	r3, r2
  400e44:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e46:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e48:	4313      	orrs	r3, r2
  400e4a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e4c:	e7ec      	b.n	400e28 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400e4e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400e52:	d013      	beq.n	400e7c <pio_set_peripheral+0x7c>
  400e54:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e58:	d010      	beq.n	400e7c <pio_set_peripheral+0x7c>
  400e5a:	e7e5      	b.n	400e28 <pio_set_peripheral+0x28>
{
  400e5c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e5e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e60:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400e62:	43d3      	mvns	r3, r2
  400e64:	4021      	ands	r1, r4
  400e66:	461c      	mov	r4, r3
  400e68:	4019      	ands	r1, r3
  400e6a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e6c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400e6e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400e70:	400b      	ands	r3, r1
  400e72:	4023      	ands	r3, r4
  400e74:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400e76:	6042      	str	r2, [r0, #4]
}
  400e78:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e7c:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e7e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e80:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400e82:	400b      	ands	r3, r1
  400e84:	ea23 0302 	bic.w	r3, r3, r2
  400e88:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e8a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e8c:	4313      	orrs	r3, r2
  400e8e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e90:	e7ca      	b.n	400e28 <pio_set_peripheral+0x28>

00400e92 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e92:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e94:	f012 0f01 	tst.w	r2, #1
  400e98:	d10d      	bne.n	400eb6 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400e9a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400e9c:	f012 0f0a 	tst.w	r2, #10
  400ea0:	d00b      	beq.n	400eba <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400ea2:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400ea4:	f012 0f02 	tst.w	r2, #2
  400ea8:	d109      	bne.n	400ebe <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400eaa:	f012 0f08 	tst.w	r2, #8
  400eae:	d008      	beq.n	400ec2 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400eb0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400eb4:	e005      	b.n	400ec2 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400eb6:	6641      	str	r1, [r0, #100]	; 0x64
  400eb8:	e7f0      	b.n	400e9c <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400eba:	6241      	str	r1, [r0, #36]	; 0x24
  400ebc:	e7f2      	b.n	400ea4 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400ebe:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400ec2:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400ec4:	6001      	str	r1, [r0, #0]
  400ec6:	4770      	bx	lr

00400ec8 <pio_set_output>:
{
  400ec8:	b410      	push	{r4}
  400eca:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400ecc:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400ece:	b94c      	cbnz	r4, 400ee4 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400ed0:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400ed2:	b14b      	cbz	r3, 400ee8 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400ed4:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400ed6:	b94a      	cbnz	r2, 400eec <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400ed8:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400eda:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400edc:	6001      	str	r1, [r0, #0]
}
  400ede:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ee2:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400ee4:	6641      	str	r1, [r0, #100]	; 0x64
  400ee6:	e7f4      	b.n	400ed2 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400ee8:	6541      	str	r1, [r0, #84]	; 0x54
  400eea:	e7f4      	b.n	400ed6 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400eec:	6301      	str	r1, [r0, #48]	; 0x30
  400eee:	e7f4      	b.n	400eda <pio_set_output+0x12>

00400ef0 <pio_configure>:
{
  400ef0:	b570      	push	{r4, r5, r6, lr}
  400ef2:	b082      	sub	sp, #8
  400ef4:	4605      	mov	r5, r0
  400ef6:	4616      	mov	r6, r2
  400ef8:	461c      	mov	r4, r3
	switch (ul_type) {
  400efa:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400efe:	d014      	beq.n	400f2a <pio_configure+0x3a>
  400f00:	d90a      	bls.n	400f18 <pio_configure+0x28>
  400f02:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400f06:	d024      	beq.n	400f52 <pio_configure+0x62>
  400f08:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400f0c:	d021      	beq.n	400f52 <pio_configure+0x62>
  400f0e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400f12:	d017      	beq.n	400f44 <pio_configure+0x54>
		return 0;
  400f14:	2000      	movs	r0, #0
  400f16:	e01a      	b.n	400f4e <pio_configure+0x5e>
	switch (ul_type) {
  400f18:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400f1c:	d005      	beq.n	400f2a <pio_configure+0x3a>
  400f1e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400f22:	d002      	beq.n	400f2a <pio_configure+0x3a>
  400f24:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400f28:	d1f4      	bne.n	400f14 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400f2a:	4632      	mov	r2, r6
  400f2c:	4628      	mov	r0, r5
  400f2e:	4b11      	ldr	r3, [pc, #68]	; (400f74 <pio_configure+0x84>)
  400f30:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f32:	f014 0f01 	tst.w	r4, #1
  400f36:	d102      	bne.n	400f3e <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400f38:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400f3a:	2001      	movs	r0, #1
  400f3c:	e007      	b.n	400f4e <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400f3e:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400f40:	2001      	movs	r0, #1
  400f42:	e004      	b.n	400f4e <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400f44:	461a      	mov	r2, r3
  400f46:	4631      	mov	r1, r6
  400f48:	4b0b      	ldr	r3, [pc, #44]	; (400f78 <pio_configure+0x88>)
  400f4a:	4798      	blx	r3
	return 1;
  400f4c:	2001      	movs	r0, #1
}
  400f4e:	b002      	add	sp, #8
  400f50:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400f52:	f004 0301 	and.w	r3, r4, #1
  400f56:	9300      	str	r3, [sp, #0]
  400f58:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400f5c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400f60:	bf14      	ite	ne
  400f62:	2200      	movne	r2, #0
  400f64:	2201      	moveq	r2, #1
  400f66:	4631      	mov	r1, r6
  400f68:	4628      	mov	r0, r5
  400f6a:	4c04      	ldr	r4, [pc, #16]	; (400f7c <pio_configure+0x8c>)
  400f6c:	47a0      	blx	r4
	return 1;
  400f6e:	2001      	movs	r0, #1
		break;
  400f70:	e7ed      	b.n	400f4e <pio_configure+0x5e>
  400f72:	bf00      	nop
  400f74:	00400e01 	.word	0x00400e01
  400f78:	00400e93 	.word	0x00400e93
  400f7c:	00400ec9 	.word	0x00400ec9

00400f80 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400f80:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400f82:	420b      	tst	r3, r1
}
  400f84:	bf14      	ite	ne
  400f86:	2001      	movne	r0, #1
  400f88:	2000      	moveq	r0, #0
  400f8a:	4770      	bx	lr

00400f8c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400f8c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400f8e:	4770      	bx	lr

00400f90 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400f90:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400f92:	4770      	bx	lr

00400f94 <pio_toggle_pin_group>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_toggle_pin_group(Pio *p_pio, uint32_t ul_mask)
{
	if (p_pio->PIO_ODSR & ul_mask) {
  400f94:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400f96:	420b      	tst	r3, r1
  400f98:	d101      	bne.n	400f9e <pio_toggle_pin_group+0xa>
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = ul_mask;
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = ul_mask;
  400f9a:	6301      	str	r1, [r0, #48]	; 0x30
  400f9c:	4770      	bx	lr
		p_pio->PIO_CODR = ul_mask;
  400f9e:	6341      	str	r1, [r0, #52]	; 0x34
  400fa0:	4770      	bx	lr
	...

00400fa4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400fa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400fa8:	4604      	mov	r4, r0
  400faa:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400fac:	4b0e      	ldr	r3, [pc, #56]	; (400fe8 <pio_handler_process+0x44>)
  400fae:	4798      	blx	r3
  400fb0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400fb2:	4620      	mov	r0, r4
  400fb4:	4b0d      	ldr	r3, [pc, #52]	; (400fec <pio_handler_process+0x48>)
  400fb6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400fb8:	4005      	ands	r5, r0
  400fba:	d013      	beq.n	400fe4 <pio_handler_process+0x40>
  400fbc:	4c0c      	ldr	r4, [pc, #48]	; (400ff0 <pio_handler_process+0x4c>)
  400fbe:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400fc2:	e003      	b.n	400fcc <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400fc4:	42b4      	cmp	r4, r6
  400fc6:	d00d      	beq.n	400fe4 <pio_handler_process+0x40>
  400fc8:	3410      	adds	r4, #16
		while (status != 0) {
  400fca:	b15d      	cbz	r5, 400fe4 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400fcc:	6820      	ldr	r0, [r4, #0]
  400fce:	4540      	cmp	r0, r8
  400fd0:	d1f8      	bne.n	400fc4 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400fd2:	6861      	ldr	r1, [r4, #4]
  400fd4:	4229      	tst	r1, r5
  400fd6:	d0f5      	beq.n	400fc4 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400fd8:	68e3      	ldr	r3, [r4, #12]
  400fda:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400fdc:	6863      	ldr	r3, [r4, #4]
  400fde:	ea25 0503 	bic.w	r5, r5, r3
  400fe2:	e7ef      	b.n	400fc4 <pio_handler_process+0x20>
  400fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400fe8:	00400f8d 	.word	0x00400f8d
  400fec:	00400f91 	.word	0x00400f91
  400ff0:	20400bf4 	.word	0x20400bf4

00400ff4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400ff4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400ff6:	210a      	movs	r1, #10
  400ff8:	4801      	ldr	r0, [pc, #4]	; (401000 <PIOA_Handler+0xc>)
  400ffa:	4b02      	ldr	r3, [pc, #8]	; (401004 <PIOA_Handler+0x10>)
  400ffc:	4798      	blx	r3
  400ffe:	bd08      	pop	{r3, pc}
  401000:	400e0e00 	.word	0x400e0e00
  401004:	00400fa5 	.word	0x00400fa5

00401008 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401008:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40100a:	210b      	movs	r1, #11
  40100c:	4801      	ldr	r0, [pc, #4]	; (401014 <PIOB_Handler+0xc>)
  40100e:	4b02      	ldr	r3, [pc, #8]	; (401018 <PIOB_Handler+0x10>)
  401010:	4798      	blx	r3
  401012:	bd08      	pop	{r3, pc}
  401014:	400e1000 	.word	0x400e1000
  401018:	00400fa5 	.word	0x00400fa5

0040101c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40101c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40101e:	210c      	movs	r1, #12
  401020:	4801      	ldr	r0, [pc, #4]	; (401028 <PIOC_Handler+0xc>)
  401022:	4b02      	ldr	r3, [pc, #8]	; (40102c <PIOC_Handler+0x10>)
  401024:	4798      	blx	r3
  401026:	bd08      	pop	{r3, pc}
  401028:	400e1200 	.word	0x400e1200
  40102c:	00400fa5 	.word	0x00400fa5

00401030 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401030:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  401032:	2110      	movs	r1, #16
  401034:	4801      	ldr	r0, [pc, #4]	; (40103c <PIOD_Handler+0xc>)
  401036:	4b02      	ldr	r3, [pc, #8]	; (401040 <PIOD_Handler+0x10>)
  401038:	4798      	blx	r3
  40103a:	bd08      	pop	{r3, pc}
  40103c:	400e1400 	.word	0x400e1400
  401040:	00400fa5 	.word	0x00400fa5

00401044 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401044:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401046:	2111      	movs	r1, #17
  401048:	4801      	ldr	r0, [pc, #4]	; (401050 <PIOE_Handler+0xc>)
  40104a:	4b02      	ldr	r3, [pc, #8]	; (401054 <PIOE_Handler+0x10>)
  40104c:	4798      	blx	r3
  40104e:	bd08      	pop	{r3, pc}
  401050:	400e1600 	.word	0x400e1600
  401054:	00400fa5 	.word	0x00400fa5

00401058 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401058:	2803      	cmp	r0, #3
  40105a:	d011      	beq.n	401080 <pmc_mck_set_division+0x28>
  40105c:	2804      	cmp	r0, #4
  40105e:	d012      	beq.n	401086 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401060:	2802      	cmp	r0, #2
  401062:	bf0c      	ite	eq
  401064:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401068:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40106a:	4a08      	ldr	r2, [pc, #32]	; (40108c <pmc_mck_set_division+0x34>)
  40106c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40106e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  401072:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401074:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401076:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401078:	f013 0f08 	tst.w	r3, #8
  40107c:	d0fb      	beq.n	401076 <pmc_mck_set_division+0x1e>
}
  40107e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401080:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401084:	e7f1      	b.n	40106a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401086:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  40108a:	e7ee      	b.n	40106a <pmc_mck_set_division+0x12>
  40108c:	400e0600 	.word	0x400e0600

00401090 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401090:	4a17      	ldr	r2, [pc, #92]	; (4010f0 <pmc_switch_mck_to_pllack+0x60>)
  401092:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401094:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401098:	4318      	orrs	r0, r3
  40109a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40109c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40109e:	f013 0f08 	tst.w	r3, #8
  4010a2:	d10a      	bne.n	4010ba <pmc_switch_mck_to_pllack+0x2a>
  4010a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4010a8:	4911      	ldr	r1, [pc, #68]	; (4010f0 <pmc_switch_mck_to_pllack+0x60>)
  4010aa:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4010ac:	f012 0f08 	tst.w	r2, #8
  4010b0:	d103      	bne.n	4010ba <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4010b2:	3b01      	subs	r3, #1
  4010b4:	d1f9      	bne.n	4010aa <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4010b6:	2001      	movs	r0, #1
  4010b8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4010ba:	4a0d      	ldr	r2, [pc, #52]	; (4010f0 <pmc_switch_mck_to_pllack+0x60>)
  4010bc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4010be:	f023 0303 	bic.w	r3, r3, #3
  4010c2:	f043 0302 	orr.w	r3, r3, #2
  4010c6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010ca:	f013 0f08 	tst.w	r3, #8
  4010ce:	d10a      	bne.n	4010e6 <pmc_switch_mck_to_pllack+0x56>
  4010d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4010d4:	4906      	ldr	r1, [pc, #24]	; (4010f0 <pmc_switch_mck_to_pllack+0x60>)
  4010d6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4010d8:	f012 0f08 	tst.w	r2, #8
  4010dc:	d105      	bne.n	4010ea <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4010de:	3b01      	subs	r3, #1
  4010e0:	d1f9      	bne.n	4010d6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4010e2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4010e4:	4770      	bx	lr
	return 0;
  4010e6:	2000      	movs	r0, #0
  4010e8:	4770      	bx	lr
  4010ea:	2000      	movs	r0, #0
  4010ec:	4770      	bx	lr
  4010ee:	bf00      	nop
  4010f0:	400e0600 	.word	0x400e0600

004010f4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4010f4:	b9a0      	cbnz	r0, 401120 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010f6:	480e      	ldr	r0, [pc, #56]	; (401130 <pmc_switch_mainck_to_xtal+0x3c>)
  4010f8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4010fa:	0209      	lsls	r1, r1, #8
  4010fc:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4010fe:	4a0d      	ldr	r2, [pc, #52]	; (401134 <pmc_switch_mainck_to_xtal+0x40>)
  401100:	401a      	ands	r2, r3
  401102:	4b0d      	ldr	r3, [pc, #52]	; (401138 <pmc_switch_mainck_to_xtal+0x44>)
  401104:	4313      	orrs	r3, r2
  401106:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401108:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40110a:	4602      	mov	r2, r0
  40110c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40110e:	f013 0f01 	tst.w	r3, #1
  401112:	d0fb      	beq.n	40110c <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401114:	4a06      	ldr	r2, [pc, #24]	; (401130 <pmc_switch_mainck_to_xtal+0x3c>)
  401116:	6a11      	ldr	r1, [r2, #32]
  401118:	4b08      	ldr	r3, [pc, #32]	; (40113c <pmc_switch_mainck_to_xtal+0x48>)
  40111a:	430b      	orrs	r3, r1
  40111c:	6213      	str	r3, [r2, #32]
  40111e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401120:	4903      	ldr	r1, [pc, #12]	; (401130 <pmc_switch_mainck_to_xtal+0x3c>)
  401122:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401124:	4a06      	ldr	r2, [pc, #24]	; (401140 <pmc_switch_mainck_to_xtal+0x4c>)
  401126:	401a      	ands	r2, r3
  401128:	4b06      	ldr	r3, [pc, #24]	; (401144 <pmc_switch_mainck_to_xtal+0x50>)
  40112a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40112c:	620b      	str	r3, [r1, #32]
  40112e:	4770      	bx	lr
  401130:	400e0600 	.word	0x400e0600
  401134:	ffc8fffc 	.word	0xffc8fffc
  401138:	00370001 	.word	0x00370001
  40113c:	01370000 	.word	0x01370000
  401140:	fec8fffc 	.word	0xfec8fffc
  401144:	01370002 	.word	0x01370002

00401148 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401148:	4b02      	ldr	r3, [pc, #8]	; (401154 <pmc_osc_is_ready_mainck+0xc>)
  40114a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40114c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401150:	4770      	bx	lr
  401152:	bf00      	nop
  401154:	400e0600 	.word	0x400e0600

00401158 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401158:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40115c:	4b01      	ldr	r3, [pc, #4]	; (401164 <pmc_disable_pllack+0xc>)
  40115e:	629a      	str	r2, [r3, #40]	; 0x28
  401160:	4770      	bx	lr
  401162:	bf00      	nop
  401164:	400e0600 	.word	0x400e0600

00401168 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401168:	4b02      	ldr	r3, [pc, #8]	; (401174 <pmc_is_locked_pllack+0xc>)
  40116a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40116c:	f000 0002 	and.w	r0, r0, #2
  401170:	4770      	bx	lr
  401172:	bf00      	nop
  401174:	400e0600 	.word	0x400e0600

00401178 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401178:	283f      	cmp	r0, #63	; 0x3f
  40117a:	d81e      	bhi.n	4011ba <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40117c:	281f      	cmp	r0, #31
  40117e:	d80c      	bhi.n	40119a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401180:	4b11      	ldr	r3, [pc, #68]	; (4011c8 <pmc_enable_periph_clk+0x50>)
  401182:	699a      	ldr	r2, [r3, #24]
  401184:	2301      	movs	r3, #1
  401186:	4083      	lsls	r3, r0
  401188:	4393      	bics	r3, r2
  40118a:	d018      	beq.n	4011be <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40118c:	2301      	movs	r3, #1
  40118e:	fa03 f000 	lsl.w	r0, r3, r0
  401192:	4b0d      	ldr	r3, [pc, #52]	; (4011c8 <pmc_enable_periph_clk+0x50>)
  401194:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401196:	2000      	movs	r0, #0
  401198:	4770      	bx	lr
		ul_id -= 32;
  40119a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40119c:	4b0a      	ldr	r3, [pc, #40]	; (4011c8 <pmc_enable_periph_clk+0x50>)
  40119e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4011a2:	2301      	movs	r3, #1
  4011a4:	4083      	lsls	r3, r0
  4011a6:	4393      	bics	r3, r2
  4011a8:	d00b      	beq.n	4011c2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4011aa:	2301      	movs	r3, #1
  4011ac:	fa03 f000 	lsl.w	r0, r3, r0
  4011b0:	4b05      	ldr	r3, [pc, #20]	; (4011c8 <pmc_enable_periph_clk+0x50>)
  4011b2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4011b6:	2000      	movs	r0, #0
  4011b8:	4770      	bx	lr
		return 1;
  4011ba:	2001      	movs	r0, #1
  4011bc:	4770      	bx	lr
	return 0;
  4011be:	2000      	movs	r0, #0
  4011c0:	4770      	bx	lr
  4011c2:	2000      	movs	r0, #0
}
  4011c4:	4770      	bx	lr
  4011c6:	bf00      	nop
  4011c8:	400e0600 	.word	0x400e0600

004011cc <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4011cc:	6943      	ldr	r3, [r0, #20]
  4011ce:	f013 0f02 	tst.w	r3, #2
  4011d2:	d002      	beq.n	4011da <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4011d4:	61c1      	str	r1, [r0, #28]
	return 0;
  4011d6:	2000      	movs	r0, #0
  4011d8:	4770      	bx	lr
		return 1;
  4011da:	2001      	movs	r0, #1
}
  4011dc:	4770      	bx	lr

004011de <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4011de:	6943      	ldr	r3, [r0, #20]
  4011e0:	f013 0f01 	tst.w	r3, #1
  4011e4:	d003      	beq.n	4011ee <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4011e6:	6983      	ldr	r3, [r0, #24]
  4011e8:	700b      	strb	r3, [r1, #0]
	return 0;
  4011ea:	2000      	movs	r0, #0
  4011ec:	4770      	bx	lr
		return 1;
  4011ee:	2001      	movs	r0, #1
}
  4011f0:	4770      	bx	lr

004011f2 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4011f2:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4011f4:	010b      	lsls	r3, r1, #4
  4011f6:	4293      	cmp	r3, r2
  4011f8:	d914      	bls.n	401224 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4011fa:	00c9      	lsls	r1, r1, #3
  4011fc:	084b      	lsrs	r3, r1, #1
  4011fe:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401202:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401206:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401208:	1e5c      	subs	r4, r3, #1
  40120a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40120e:	428c      	cmp	r4, r1
  401210:	d901      	bls.n	401216 <usart_set_async_baudrate+0x24>
		return 1;
  401212:	2001      	movs	r0, #1
  401214:	e017      	b.n	401246 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401216:	6841      	ldr	r1, [r0, #4]
  401218:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  40121c:	6041      	str	r1, [r0, #4]
  40121e:	e00c      	b.n	40123a <usart_set_async_baudrate+0x48>
		return 1;
  401220:	2001      	movs	r0, #1
  401222:	e010      	b.n	401246 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401224:	0859      	lsrs	r1, r3, #1
  401226:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40122a:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  40122e:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401230:	1e5c      	subs	r4, r3, #1
  401232:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401236:	428c      	cmp	r4, r1
  401238:	d8f2      	bhi.n	401220 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40123a:	0412      	lsls	r2, r2, #16
  40123c:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401240:	431a      	orrs	r2, r3
  401242:	6202      	str	r2, [r0, #32]

	return 0;
  401244:	2000      	movs	r0, #0
}
  401246:	f85d 4b04 	ldr.w	r4, [sp], #4
  40124a:	4770      	bx	lr

0040124c <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40124c:	4b08      	ldr	r3, [pc, #32]	; (401270 <usart_reset+0x24>)
  40124e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401252:	2300      	movs	r3, #0
  401254:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401256:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401258:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40125a:	2388      	movs	r3, #136	; 0x88
  40125c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40125e:	2324      	movs	r3, #36	; 0x24
  401260:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  401262:	f44f 7380 	mov.w	r3, #256	; 0x100
  401266:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401268:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  40126c:	6003      	str	r3, [r0, #0]
  40126e:	4770      	bx	lr
  401270:	55534100 	.word	0x55534100

00401274 <usart_init_rs232>:
{
  401274:	b570      	push	{r4, r5, r6, lr}
  401276:	4605      	mov	r5, r0
  401278:	460c      	mov	r4, r1
  40127a:	4616      	mov	r6, r2
	usart_reset(p_usart);
  40127c:	4b0f      	ldr	r3, [pc, #60]	; (4012bc <usart_init_rs232+0x48>)
  40127e:	4798      	blx	r3
	ul_reg_val = 0;
  401280:	2200      	movs	r2, #0
  401282:	4b0f      	ldr	r3, [pc, #60]	; (4012c0 <usart_init_rs232+0x4c>)
  401284:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401286:	b1a4      	cbz	r4, 4012b2 <usart_init_rs232+0x3e>
  401288:	4632      	mov	r2, r6
  40128a:	6821      	ldr	r1, [r4, #0]
  40128c:	4628      	mov	r0, r5
  40128e:	4b0d      	ldr	r3, [pc, #52]	; (4012c4 <usart_init_rs232+0x50>)
  401290:	4798      	blx	r3
  401292:	4602      	mov	r2, r0
  401294:	b978      	cbnz	r0, 4012b6 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401296:	6863      	ldr	r3, [r4, #4]
  401298:	68a1      	ldr	r1, [r4, #8]
  40129a:	430b      	orrs	r3, r1
  40129c:	6921      	ldr	r1, [r4, #16]
  40129e:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4012a0:	68e1      	ldr	r1, [r4, #12]
  4012a2:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4012a4:	4906      	ldr	r1, [pc, #24]	; (4012c0 <usart_init_rs232+0x4c>)
  4012a6:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4012a8:	6869      	ldr	r1, [r5, #4]
  4012aa:	430b      	orrs	r3, r1
  4012ac:	606b      	str	r3, [r5, #4]
}
  4012ae:	4610      	mov	r0, r2
  4012b0:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4012b2:	2201      	movs	r2, #1
  4012b4:	e7fb      	b.n	4012ae <usart_init_rs232+0x3a>
  4012b6:	2201      	movs	r2, #1
  4012b8:	e7f9      	b.n	4012ae <usart_init_rs232+0x3a>
  4012ba:	bf00      	nop
  4012bc:	0040124d 	.word	0x0040124d
  4012c0:	20400c64 	.word	0x20400c64
  4012c4:	004011f3 	.word	0x004011f3

004012c8 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4012c8:	2340      	movs	r3, #64	; 0x40
  4012ca:	6003      	str	r3, [r0, #0]
  4012cc:	4770      	bx	lr

004012ce <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4012ce:	2310      	movs	r3, #16
  4012d0:	6003      	str	r3, [r0, #0]
  4012d2:	4770      	bx	lr

004012d4 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4012d4:	6943      	ldr	r3, [r0, #20]
  4012d6:	f013 0f02 	tst.w	r3, #2
  4012da:	d004      	beq.n	4012e6 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4012dc:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4012e0:	61c1      	str	r1, [r0, #28]
	return 0;
  4012e2:	2000      	movs	r0, #0
  4012e4:	4770      	bx	lr
		return 1;
  4012e6:	2001      	movs	r0, #1
}
  4012e8:	4770      	bx	lr

004012ea <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4012ea:	6943      	ldr	r3, [r0, #20]
  4012ec:	f013 0f01 	tst.w	r3, #1
  4012f0:	d005      	beq.n	4012fe <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4012f2:	6983      	ldr	r3, [r0, #24]
  4012f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4012f8:	600b      	str	r3, [r1, #0]
	return 0;
  4012fa:	2000      	movs	r0, #0
  4012fc:	4770      	bx	lr
		return 1;
  4012fe:	2001      	movs	r0, #1
}
  401300:	4770      	bx	lr

00401302 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401302:	e7fe      	b.n	401302 <Dummy_Handler>

00401304 <Reset_Handler>:
{
  401304:	b500      	push	{lr}
  401306:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401308:	4b25      	ldr	r3, [pc, #148]	; (4013a0 <Reset_Handler+0x9c>)
  40130a:	4a26      	ldr	r2, [pc, #152]	; (4013a4 <Reset_Handler+0xa0>)
  40130c:	429a      	cmp	r2, r3
  40130e:	d010      	beq.n	401332 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401310:	4b25      	ldr	r3, [pc, #148]	; (4013a8 <Reset_Handler+0xa4>)
  401312:	4a23      	ldr	r2, [pc, #140]	; (4013a0 <Reset_Handler+0x9c>)
  401314:	429a      	cmp	r2, r3
  401316:	d20c      	bcs.n	401332 <Reset_Handler+0x2e>
  401318:	3b01      	subs	r3, #1
  40131a:	1a9b      	subs	r3, r3, r2
  40131c:	f023 0303 	bic.w	r3, r3, #3
  401320:	3304      	adds	r3, #4
  401322:	4413      	add	r3, r2
  401324:	491f      	ldr	r1, [pc, #124]	; (4013a4 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401326:	f851 0b04 	ldr.w	r0, [r1], #4
  40132a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40132e:	429a      	cmp	r2, r3
  401330:	d1f9      	bne.n	401326 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401332:	4b1e      	ldr	r3, [pc, #120]	; (4013ac <Reset_Handler+0xa8>)
  401334:	4a1e      	ldr	r2, [pc, #120]	; (4013b0 <Reset_Handler+0xac>)
  401336:	429a      	cmp	r2, r3
  401338:	d20a      	bcs.n	401350 <Reset_Handler+0x4c>
  40133a:	3b01      	subs	r3, #1
  40133c:	1a9b      	subs	r3, r3, r2
  40133e:	f023 0303 	bic.w	r3, r3, #3
  401342:	3304      	adds	r3, #4
  401344:	4413      	add	r3, r2
                *pDest++ = 0;
  401346:	2100      	movs	r1, #0
  401348:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40134c:	4293      	cmp	r3, r2
  40134e:	d1fb      	bne.n	401348 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401350:	4a18      	ldr	r2, [pc, #96]	; (4013b4 <Reset_Handler+0xb0>)
  401352:	4b19      	ldr	r3, [pc, #100]	; (4013b8 <Reset_Handler+0xb4>)
  401354:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401358:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40135a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40135e:	fab3 f383 	clz	r3, r3
  401362:	095b      	lsrs	r3, r3, #5
  401364:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401366:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401368:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40136c:	2200      	movs	r2, #0
  40136e:	4b13      	ldr	r3, [pc, #76]	; (4013bc <Reset_Handler+0xb8>)
  401370:	701a      	strb	r2, [r3, #0]
	return flags;
  401372:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401374:	4a12      	ldr	r2, [pc, #72]	; (4013c0 <Reset_Handler+0xbc>)
  401376:	6813      	ldr	r3, [r2, #0]
  401378:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40137c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40137e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401382:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401386:	b129      	cbz	r1, 401394 <Reset_Handler+0x90>
		cpu_irq_enable();
  401388:	2201      	movs	r2, #1
  40138a:	4b0c      	ldr	r3, [pc, #48]	; (4013bc <Reset_Handler+0xb8>)
  40138c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40138e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401392:	b662      	cpsie	i
        __libc_init_array();
  401394:	4b0b      	ldr	r3, [pc, #44]	; (4013c4 <Reset_Handler+0xc0>)
  401396:	4798      	blx	r3
        main();
  401398:	4b0b      	ldr	r3, [pc, #44]	; (4013c8 <Reset_Handler+0xc4>)
  40139a:	4798      	blx	r3
  40139c:	e7fe      	b.n	40139c <Reset_Handler+0x98>
  40139e:	bf00      	nop
  4013a0:	20400000 	.word	0x20400000
  4013a4:	00406c08 	.word	0x00406c08
  4013a8:	204009d0 	.word	0x204009d0
  4013ac:	20400e54 	.word	0x20400e54
  4013b0:	204009d0 	.word	0x204009d0
  4013b4:	e000ed00 	.word	0xe000ed00
  4013b8:	00400000 	.word	0x00400000
  4013bc:	20400018 	.word	0x20400018
  4013c0:	e000ed88 	.word	0xe000ed88
  4013c4:	004037dd 	.word	0x004037dd
  4013c8:	004036ed 	.word	0x004036ed

004013cc <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4013cc:	4b3b      	ldr	r3, [pc, #236]	; (4014bc <SystemCoreClockUpdate+0xf0>)
  4013ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013d0:	f003 0303 	and.w	r3, r3, #3
  4013d4:	2b01      	cmp	r3, #1
  4013d6:	d01d      	beq.n	401414 <SystemCoreClockUpdate+0x48>
  4013d8:	b183      	cbz	r3, 4013fc <SystemCoreClockUpdate+0x30>
  4013da:	2b02      	cmp	r3, #2
  4013dc:	d036      	beq.n	40144c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4013de:	4b37      	ldr	r3, [pc, #220]	; (4014bc <SystemCoreClockUpdate+0xf0>)
  4013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013e2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013e6:	2b70      	cmp	r3, #112	; 0x70
  4013e8:	d05f      	beq.n	4014aa <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013ea:	4b34      	ldr	r3, [pc, #208]	; (4014bc <SystemCoreClockUpdate+0xf0>)
  4013ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4013ee:	4934      	ldr	r1, [pc, #208]	; (4014c0 <SystemCoreClockUpdate+0xf4>)
  4013f0:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4013f4:	680b      	ldr	r3, [r1, #0]
  4013f6:	40d3      	lsrs	r3, r2
  4013f8:	600b      	str	r3, [r1, #0]
  4013fa:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4013fc:	4b31      	ldr	r3, [pc, #196]	; (4014c4 <SystemCoreClockUpdate+0xf8>)
  4013fe:	695b      	ldr	r3, [r3, #20]
  401400:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401404:	bf14      	ite	ne
  401406:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40140a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40140e:	4b2c      	ldr	r3, [pc, #176]	; (4014c0 <SystemCoreClockUpdate+0xf4>)
  401410:	601a      	str	r2, [r3, #0]
  401412:	e7e4      	b.n	4013de <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401414:	4b29      	ldr	r3, [pc, #164]	; (4014bc <SystemCoreClockUpdate+0xf0>)
  401416:	6a1b      	ldr	r3, [r3, #32]
  401418:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40141c:	d003      	beq.n	401426 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40141e:	4a2a      	ldr	r2, [pc, #168]	; (4014c8 <SystemCoreClockUpdate+0xfc>)
  401420:	4b27      	ldr	r3, [pc, #156]	; (4014c0 <SystemCoreClockUpdate+0xf4>)
  401422:	601a      	str	r2, [r3, #0]
  401424:	e7db      	b.n	4013de <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401426:	4a29      	ldr	r2, [pc, #164]	; (4014cc <SystemCoreClockUpdate+0x100>)
  401428:	4b25      	ldr	r3, [pc, #148]	; (4014c0 <SystemCoreClockUpdate+0xf4>)
  40142a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40142c:	4b23      	ldr	r3, [pc, #140]	; (4014bc <SystemCoreClockUpdate+0xf0>)
  40142e:	6a1b      	ldr	r3, [r3, #32]
  401430:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401434:	2b10      	cmp	r3, #16
  401436:	d005      	beq.n	401444 <SystemCoreClockUpdate+0x78>
  401438:	2b20      	cmp	r3, #32
  40143a:	d1d0      	bne.n	4013de <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  40143c:	4a22      	ldr	r2, [pc, #136]	; (4014c8 <SystemCoreClockUpdate+0xfc>)
  40143e:	4b20      	ldr	r3, [pc, #128]	; (4014c0 <SystemCoreClockUpdate+0xf4>)
  401440:	601a      	str	r2, [r3, #0]
          break;
  401442:	e7cc      	b.n	4013de <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401444:	4a22      	ldr	r2, [pc, #136]	; (4014d0 <SystemCoreClockUpdate+0x104>)
  401446:	4b1e      	ldr	r3, [pc, #120]	; (4014c0 <SystemCoreClockUpdate+0xf4>)
  401448:	601a      	str	r2, [r3, #0]
          break;
  40144a:	e7c8      	b.n	4013de <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40144c:	4b1b      	ldr	r3, [pc, #108]	; (4014bc <SystemCoreClockUpdate+0xf0>)
  40144e:	6a1b      	ldr	r3, [r3, #32]
  401450:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401454:	d016      	beq.n	401484 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401456:	4a1c      	ldr	r2, [pc, #112]	; (4014c8 <SystemCoreClockUpdate+0xfc>)
  401458:	4b19      	ldr	r3, [pc, #100]	; (4014c0 <SystemCoreClockUpdate+0xf4>)
  40145a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40145c:	4b17      	ldr	r3, [pc, #92]	; (4014bc <SystemCoreClockUpdate+0xf0>)
  40145e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401460:	f003 0303 	and.w	r3, r3, #3
  401464:	2b02      	cmp	r3, #2
  401466:	d1ba      	bne.n	4013de <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401468:	4a14      	ldr	r2, [pc, #80]	; (4014bc <SystemCoreClockUpdate+0xf0>)
  40146a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40146c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40146e:	4814      	ldr	r0, [pc, #80]	; (4014c0 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401470:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401474:	6803      	ldr	r3, [r0, #0]
  401476:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40147a:	b2d2      	uxtb	r2, r2
  40147c:	fbb3 f3f2 	udiv	r3, r3, r2
  401480:	6003      	str	r3, [r0, #0]
  401482:	e7ac      	b.n	4013de <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401484:	4a11      	ldr	r2, [pc, #68]	; (4014cc <SystemCoreClockUpdate+0x100>)
  401486:	4b0e      	ldr	r3, [pc, #56]	; (4014c0 <SystemCoreClockUpdate+0xf4>)
  401488:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40148a:	4b0c      	ldr	r3, [pc, #48]	; (4014bc <SystemCoreClockUpdate+0xf0>)
  40148c:	6a1b      	ldr	r3, [r3, #32]
  40148e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401492:	2b10      	cmp	r3, #16
  401494:	d005      	beq.n	4014a2 <SystemCoreClockUpdate+0xd6>
  401496:	2b20      	cmp	r3, #32
  401498:	d1e0      	bne.n	40145c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40149a:	4a0b      	ldr	r2, [pc, #44]	; (4014c8 <SystemCoreClockUpdate+0xfc>)
  40149c:	4b08      	ldr	r3, [pc, #32]	; (4014c0 <SystemCoreClockUpdate+0xf4>)
  40149e:	601a      	str	r2, [r3, #0]
          break;
  4014a0:	e7dc      	b.n	40145c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4014a2:	4a0b      	ldr	r2, [pc, #44]	; (4014d0 <SystemCoreClockUpdate+0x104>)
  4014a4:	4b06      	ldr	r3, [pc, #24]	; (4014c0 <SystemCoreClockUpdate+0xf4>)
  4014a6:	601a      	str	r2, [r3, #0]
          break;
  4014a8:	e7d8      	b.n	40145c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4014aa:	4a05      	ldr	r2, [pc, #20]	; (4014c0 <SystemCoreClockUpdate+0xf4>)
  4014ac:	6813      	ldr	r3, [r2, #0]
  4014ae:	4909      	ldr	r1, [pc, #36]	; (4014d4 <SystemCoreClockUpdate+0x108>)
  4014b0:	fba1 1303 	umull	r1, r3, r1, r3
  4014b4:	085b      	lsrs	r3, r3, #1
  4014b6:	6013      	str	r3, [r2, #0]
  4014b8:	4770      	bx	lr
  4014ba:	bf00      	nop
  4014bc:	400e0600 	.word	0x400e0600
  4014c0:	2040001c 	.word	0x2040001c
  4014c4:	400e1810 	.word	0x400e1810
  4014c8:	00b71b00 	.word	0x00b71b00
  4014cc:	003d0900 	.word	0x003d0900
  4014d0:	007a1200 	.word	0x007a1200
  4014d4:	aaaaaaab 	.word	0xaaaaaaab

004014d8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4014d8:	4b16      	ldr	r3, [pc, #88]	; (401534 <system_init_flash+0x5c>)
  4014da:	4298      	cmp	r0, r3
  4014dc:	d913      	bls.n	401506 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4014de:	4b16      	ldr	r3, [pc, #88]	; (401538 <system_init_flash+0x60>)
  4014e0:	4298      	cmp	r0, r3
  4014e2:	d915      	bls.n	401510 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4014e4:	4b15      	ldr	r3, [pc, #84]	; (40153c <system_init_flash+0x64>)
  4014e6:	4298      	cmp	r0, r3
  4014e8:	d916      	bls.n	401518 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4014ea:	4b15      	ldr	r3, [pc, #84]	; (401540 <system_init_flash+0x68>)
  4014ec:	4298      	cmp	r0, r3
  4014ee:	d917      	bls.n	401520 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4014f0:	4b14      	ldr	r3, [pc, #80]	; (401544 <system_init_flash+0x6c>)
  4014f2:	4298      	cmp	r0, r3
  4014f4:	d918      	bls.n	401528 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4014f6:	4b14      	ldr	r3, [pc, #80]	; (401548 <system_init_flash+0x70>)
  4014f8:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014fa:	bf94      	ite	ls
  4014fc:	4a13      	ldrls	r2, [pc, #76]	; (40154c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4014fe:	4a14      	ldrhi	r2, [pc, #80]	; (401550 <system_init_flash+0x78>)
  401500:	4b14      	ldr	r3, [pc, #80]	; (401554 <system_init_flash+0x7c>)
  401502:	601a      	str	r2, [r3, #0]
  401504:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401506:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40150a:	4b12      	ldr	r3, [pc, #72]	; (401554 <system_init_flash+0x7c>)
  40150c:	601a      	str	r2, [r3, #0]
  40150e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401510:	4a11      	ldr	r2, [pc, #68]	; (401558 <system_init_flash+0x80>)
  401512:	4b10      	ldr	r3, [pc, #64]	; (401554 <system_init_flash+0x7c>)
  401514:	601a      	str	r2, [r3, #0]
  401516:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401518:	4a10      	ldr	r2, [pc, #64]	; (40155c <system_init_flash+0x84>)
  40151a:	4b0e      	ldr	r3, [pc, #56]	; (401554 <system_init_flash+0x7c>)
  40151c:	601a      	str	r2, [r3, #0]
  40151e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401520:	4a0f      	ldr	r2, [pc, #60]	; (401560 <system_init_flash+0x88>)
  401522:	4b0c      	ldr	r3, [pc, #48]	; (401554 <system_init_flash+0x7c>)
  401524:	601a      	str	r2, [r3, #0]
  401526:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401528:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40152c:	4b09      	ldr	r3, [pc, #36]	; (401554 <system_init_flash+0x7c>)
  40152e:	601a      	str	r2, [r3, #0]
  401530:	4770      	bx	lr
  401532:	bf00      	nop
  401534:	015ef3bf 	.word	0x015ef3bf
  401538:	02bde77f 	.word	0x02bde77f
  40153c:	041cdb3f 	.word	0x041cdb3f
  401540:	057bceff 	.word	0x057bceff
  401544:	06dac2bf 	.word	0x06dac2bf
  401548:	0839b67f 	.word	0x0839b67f
  40154c:	04000500 	.word	0x04000500
  401550:	04000600 	.word	0x04000600
  401554:	400e0c00 	.word	0x400e0c00
  401558:	04000100 	.word	0x04000100
  40155c:	04000200 	.word	0x04000200
  401560:	04000300 	.word	0x04000300

00401564 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401564:	4b0a      	ldr	r3, [pc, #40]	; (401590 <_sbrk+0x2c>)
  401566:	681b      	ldr	r3, [r3, #0]
  401568:	b153      	cbz	r3, 401580 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40156a:	4b09      	ldr	r3, [pc, #36]	; (401590 <_sbrk+0x2c>)
  40156c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40156e:	181a      	adds	r2, r3, r0
  401570:	4908      	ldr	r1, [pc, #32]	; (401594 <_sbrk+0x30>)
  401572:	4291      	cmp	r1, r2
  401574:	db08      	blt.n	401588 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401576:	4610      	mov	r0, r2
  401578:	4a05      	ldr	r2, [pc, #20]	; (401590 <_sbrk+0x2c>)
  40157a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40157c:	4618      	mov	r0, r3
  40157e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401580:	4a05      	ldr	r2, [pc, #20]	; (401598 <_sbrk+0x34>)
  401582:	4b03      	ldr	r3, [pc, #12]	; (401590 <_sbrk+0x2c>)
  401584:	601a      	str	r2, [r3, #0]
  401586:	e7f0      	b.n	40156a <_sbrk+0x6>
		return (caddr_t) -1;	
  401588:	f04f 30ff 	mov.w	r0, #4294967295
}
  40158c:	4770      	bx	lr
  40158e:	bf00      	nop
  401590:	20400c68 	.word	0x20400c68
  401594:	2045fffc 	.word	0x2045fffc
  401598:	20403058 	.word	0x20403058

0040159c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40159c:	f04f 30ff 	mov.w	r0, #4294967295
  4015a0:	4770      	bx	lr

004015a2 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4015a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4015a6:	604b      	str	r3, [r1, #4]

	return 0;
}
  4015a8:	2000      	movs	r0, #0
  4015aa:	4770      	bx	lr

004015ac <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4015ac:	2001      	movs	r0, #1
  4015ae:	4770      	bx	lr

004015b0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4015b0:	2000      	movs	r0, #0
  4015b2:	4770      	bx	lr

004015b4 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4015b4:	f100 0308 	add.w	r3, r0, #8
  4015b8:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4015ba:	f04f 32ff 	mov.w	r2, #4294967295
  4015be:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4015c0:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4015c2:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  4015c4:	2300      	movs	r3, #0
  4015c6:	6003      	str	r3, [r0, #0]
  4015c8:	4770      	bx	lr

004015ca <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4015ca:	2300      	movs	r3, #0
  4015cc:	6103      	str	r3, [r0, #16]
  4015ce:	4770      	bx	lr

004015d0 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  4015d0:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  4015d2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  4015d4:	689a      	ldr	r2, [r3, #8]
  4015d6:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  4015d8:	689a      	ldr	r2, [r3, #8]
  4015da:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  4015dc:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4015de:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4015e0:	6803      	ldr	r3, [r0, #0]
  4015e2:	3301      	adds	r3, #1
  4015e4:	6003      	str	r3, [r0, #0]
  4015e6:	4770      	bx	lr

004015e8 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  4015e8:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  4015ea:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4015ec:	f1b5 3fff 	cmp.w	r5, #4294967295
  4015f0:	d002      	beq.n	4015f8 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4015f2:	f100 0208 	add.w	r2, r0, #8
  4015f6:	e002      	b.n	4015fe <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  4015f8:	6902      	ldr	r2, [r0, #16]
  4015fa:	e004      	b.n	401606 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4015fc:	461a      	mov	r2, r3
  4015fe:	6853      	ldr	r3, [r2, #4]
  401600:	681c      	ldr	r4, [r3, #0]
  401602:	42a5      	cmp	r5, r4
  401604:	d2fa      	bcs.n	4015fc <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  401606:	6853      	ldr	r3, [r2, #4]
  401608:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  40160a:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  40160c:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  40160e:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401610:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401612:	6803      	ldr	r3, [r0, #0]
  401614:	3301      	adds	r3, #1
  401616:	6003      	str	r3, [r0, #0]
}
  401618:	bc30      	pop	{r4, r5}
  40161a:	4770      	bx	lr

0040161c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  40161c:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  40161e:	6842      	ldr	r2, [r0, #4]
  401620:	6881      	ldr	r1, [r0, #8]
  401622:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  401624:	6882      	ldr	r2, [r0, #8]
  401626:	6841      	ldr	r1, [r0, #4]
  401628:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  40162a:	685a      	ldr	r2, [r3, #4]
  40162c:	4290      	cmp	r0, r2
  40162e:	d005      	beq.n	40163c <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  401630:	2200      	movs	r2, #0
  401632:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  401634:	6818      	ldr	r0, [r3, #0]
  401636:	3801      	subs	r0, #1
  401638:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  40163a:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  40163c:	6882      	ldr	r2, [r0, #8]
  40163e:	605a      	str	r2, [r3, #4]
  401640:	e7f6      	b.n	401630 <uxListRemove+0x14>
	...

00401644 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  401644:	4b0d      	ldr	r3, [pc, #52]	; (40167c <prvTaskExitError+0x38>)
  401646:	681b      	ldr	r3, [r3, #0]
  401648:	f1b3 3fff 	cmp.w	r3, #4294967295
  40164c:	d00a      	beq.n	401664 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  40164e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401652:	b672      	cpsid	i
  401654:	f383 8811 	msr	BASEPRI, r3
  401658:	f3bf 8f6f 	isb	sy
  40165c:	f3bf 8f4f 	dsb	sy
  401660:	b662      	cpsie	i
  401662:	e7fe      	b.n	401662 <prvTaskExitError+0x1e>
  401664:	f04f 0380 	mov.w	r3, #128	; 0x80
  401668:	b672      	cpsid	i
  40166a:	f383 8811 	msr	BASEPRI, r3
  40166e:	f3bf 8f6f 	isb	sy
  401672:	f3bf 8f4f 	dsb	sy
  401676:	b662      	cpsie	i
  401678:	e7fe      	b.n	401678 <prvTaskExitError+0x34>
  40167a:	bf00      	nop
  40167c:	20400020 	.word	0x20400020

00401680 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  401680:	4806      	ldr	r0, [pc, #24]	; (40169c <prvPortStartFirstTask+0x1c>)
  401682:	6800      	ldr	r0, [r0, #0]
  401684:	6800      	ldr	r0, [r0, #0]
  401686:	f380 8808 	msr	MSP, r0
  40168a:	b662      	cpsie	i
  40168c:	b661      	cpsie	f
  40168e:	f3bf 8f4f 	dsb	sy
  401692:	f3bf 8f6f 	isb	sy
  401696:	df00      	svc	0
  401698:	bf00      	nop
  40169a:	0000      	.short	0x0000
  40169c:	e000ed08 	.word	0xe000ed08

004016a0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  4016a0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 4016b0 <vPortEnableVFP+0x10>
  4016a4:	6801      	ldr	r1, [r0, #0]
  4016a6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4016aa:	6001      	str	r1, [r0, #0]
  4016ac:	4770      	bx	lr
  4016ae:	0000      	.short	0x0000
  4016b0:	e000ed88 	.word	0xe000ed88

004016b4 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  4016b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4016b8:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  4016bc:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  4016c0:	4b05      	ldr	r3, [pc, #20]	; (4016d8 <pxPortInitialiseStack+0x24>)
  4016c2:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  4016c6:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  4016ca:	f06f 0302 	mvn.w	r3, #2
  4016ce:	f840 3c24 	str.w	r3, [r0, #-36]
}
  4016d2:	3844      	subs	r0, #68	; 0x44
  4016d4:	4770      	bx	lr
  4016d6:	bf00      	nop
  4016d8:	00401645 	.word	0x00401645

004016dc <SVC_Handler>:
	__asm volatile (
  4016dc:	4b06      	ldr	r3, [pc, #24]	; (4016f8 <pxCurrentTCBConst2>)
  4016de:	6819      	ldr	r1, [r3, #0]
  4016e0:	6808      	ldr	r0, [r1, #0]
  4016e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4016e6:	f380 8809 	msr	PSP, r0
  4016ea:	f3bf 8f6f 	isb	sy
  4016ee:	f04f 0000 	mov.w	r0, #0
  4016f2:	f380 8811 	msr	BASEPRI, r0
  4016f6:	4770      	bx	lr

004016f8 <pxCurrentTCBConst2>:
  4016f8:	20400c74 	.word	0x20400c74
  4016fc:	4770      	bx	lr
  4016fe:	bf00      	nop

00401700 <vPortEnterCritical>:
  401700:	f04f 0380 	mov.w	r3, #128	; 0x80
  401704:	b672      	cpsid	i
  401706:	f383 8811 	msr	BASEPRI, r3
  40170a:	f3bf 8f6f 	isb	sy
  40170e:	f3bf 8f4f 	dsb	sy
  401712:	b662      	cpsie	i
	uxCriticalNesting++;
  401714:	4a0b      	ldr	r2, [pc, #44]	; (401744 <vPortEnterCritical+0x44>)
  401716:	6813      	ldr	r3, [r2, #0]
  401718:	3301      	adds	r3, #1
  40171a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  40171c:	2b01      	cmp	r3, #1
  40171e:	d10f      	bne.n	401740 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  401720:	4b09      	ldr	r3, [pc, #36]	; (401748 <vPortEnterCritical+0x48>)
  401722:	681b      	ldr	r3, [r3, #0]
  401724:	f013 0fff 	tst.w	r3, #255	; 0xff
  401728:	d00a      	beq.n	401740 <vPortEnterCritical+0x40>
  40172a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40172e:	b672      	cpsid	i
  401730:	f383 8811 	msr	BASEPRI, r3
  401734:	f3bf 8f6f 	isb	sy
  401738:	f3bf 8f4f 	dsb	sy
  40173c:	b662      	cpsie	i
  40173e:	e7fe      	b.n	40173e <vPortEnterCritical+0x3e>
  401740:	4770      	bx	lr
  401742:	bf00      	nop
  401744:	20400020 	.word	0x20400020
  401748:	e000ed04 	.word	0xe000ed04

0040174c <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  40174c:	4b0a      	ldr	r3, [pc, #40]	; (401778 <vPortExitCritical+0x2c>)
  40174e:	681b      	ldr	r3, [r3, #0]
  401750:	b953      	cbnz	r3, 401768 <vPortExitCritical+0x1c>
  401752:	f04f 0380 	mov.w	r3, #128	; 0x80
  401756:	b672      	cpsid	i
  401758:	f383 8811 	msr	BASEPRI, r3
  40175c:	f3bf 8f6f 	isb	sy
  401760:	f3bf 8f4f 	dsb	sy
  401764:	b662      	cpsie	i
  401766:	e7fe      	b.n	401766 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  401768:	3b01      	subs	r3, #1
  40176a:	4a03      	ldr	r2, [pc, #12]	; (401778 <vPortExitCritical+0x2c>)
  40176c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  40176e:	b90b      	cbnz	r3, 401774 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  401770:	f383 8811 	msr	BASEPRI, r3
  401774:	4770      	bx	lr
  401776:	bf00      	nop
  401778:	20400020 	.word	0x20400020

0040177c <PendSV_Handler>:
	__asm volatile
  40177c:	f3ef 8009 	mrs	r0, PSP
  401780:	f3bf 8f6f 	isb	sy
  401784:	4b15      	ldr	r3, [pc, #84]	; (4017dc <pxCurrentTCBConst>)
  401786:	681a      	ldr	r2, [r3, #0]
  401788:	f01e 0f10 	tst.w	lr, #16
  40178c:	bf08      	it	eq
  40178e:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  401792:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401796:	6010      	str	r0, [r2, #0]
  401798:	f84d 3d04 	str.w	r3, [sp, #-4]!
  40179c:	f04f 0080 	mov.w	r0, #128	; 0x80
  4017a0:	b672      	cpsid	i
  4017a2:	f380 8811 	msr	BASEPRI, r0
  4017a6:	f3bf 8f4f 	dsb	sy
  4017aa:	f3bf 8f6f 	isb	sy
  4017ae:	b662      	cpsie	i
  4017b0:	f001 f848 	bl	402844 <vTaskSwitchContext>
  4017b4:	f04f 0000 	mov.w	r0, #0
  4017b8:	f380 8811 	msr	BASEPRI, r0
  4017bc:	bc08      	pop	{r3}
  4017be:	6819      	ldr	r1, [r3, #0]
  4017c0:	6808      	ldr	r0, [r1, #0]
  4017c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4017c6:	f01e 0f10 	tst.w	lr, #16
  4017ca:	bf08      	it	eq
  4017cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  4017d0:	f380 8809 	msr	PSP, r0
  4017d4:	f3bf 8f6f 	isb	sy
  4017d8:	4770      	bx	lr
  4017da:	bf00      	nop

004017dc <pxCurrentTCBConst>:
  4017dc:	20400c74 	.word	0x20400c74
  4017e0:	4770      	bx	lr
  4017e2:	bf00      	nop

004017e4 <SysTick_Handler>:
{
  4017e4:	b508      	push	{r3, lr}
	__asm volatile
  4017e6:	f3ef 8311 	mrs	r3, BASEPRI
  4017ea:	f04f 0280 	mov.w	r2, #128	; 0x80
  4017ee:	b672      	cpsid	i
  4017f0:	f382 8811 	msr	BASEPRI, r2
  4017f4:	f3bf 8f6f 	isb	sy
  4017f8:	f3bf 8f4f 	dsb	sy
  4017fc:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  4017fe:	4b05      	ldr	r3, [pc, #20]	; (401814 <SysTick_Handler+0x30>)
  401800:	4798      	blx	r3
  401802:	b118      	cbz	r0, 40180c <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401804:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401808:	4b03      	ldr	r3, [pc, #12]	; (401818 <SysTick_Handler+0x34>)
  40180a:	601a      	str	r2, [r3, #0]
	__asm volatile
  40180c:	2300      	movs	r3, #0
  40180e:	f383 8811 	msr	BASEPRI, r3
  401812:	bd08      	pop	{r3, pc}
  401814:	00402541 	.word	0x00402541
  401818:	e000ed04 	.word	0xe000ed04

0040181c <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  40181c:	4a03      	ldr	r2, [pc, #12]	; (40182c <vPortSetupTimerInterrupt+0x10>)
  40181e:	4b04      	ldr	r3, [pc, #16]	; (401830 <vPortSetupTimerInterrupt+0x14>)
  401820:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  401822:	2207      	movs	r2, #7
  401824:	3b04      	subs	r3, #4
  401826:	601a      	str	r2, [r3, #0]
  401828:	4770      	bx	lr
  40182a:	bf00      	nop
  40182c:	000927bf 	.word	0x000927bf
  401830:	e000e014 	.word	0xe000e014

00401834 <xPortStartScheduler>:
{
  401834:	b500      	push	{lr}
  401836:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  401838:	4b25      	ldr	r3, [pc, #148]	; (4018d0 <xPortStartScheduler+0x9c>)
  40183a:	781a      	ldrb	r2, [r3, #0]
  40183c:	b2d2      	uxtb	r2, r2
  40183e:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  401840:	22ff      	movs	r2, #255	; 0xff
  401842:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  401844:	781b      	ldrb	r3, [r3, #0]
  401846:	b2db      	uxtb	r3, r3
  401848:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  40184c:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401850:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401854:	4a1f      	ldr	r2, [pc, #124]	; (4018d4 <xPortStartScheduler+0xa0>)
  401856:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  401858:	2207      	movs	r2, #7
  40185a:	4b1f      	ldr	r3, [pc, #124]	; (4018d8 <xPortStartScheduler+0xa4>)
  40185c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40185e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401862:	f013 0f80 	tst.w	r3, #128	; 0x80
  401866:	d010      	beq.n	40188a <xPortStartScheduler+0x56>
  401868:	2206      	movs	r2, #6
  40186a:	e000      	b.n	40186e <xPortStartScheduler+0x3a>
  40186c:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  40186e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401872:	005b      	lsls	r3, r3, #1
  401874:	b2db      	uxtb	r3, r3
  401876:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40187a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40187e:	1e51      	subs	r1, r2, #1
  401880:	f013 0f80 	tst.w	r3, #128	; 0x80
  401884:	d1f2      	bne.n	40186c <xPortStartScheduler+0x38>
  401886:	4b14      	ldr	r3, [pc, #80]	; (4018d8 <xPortStartScheduler+0xa4>)
  401888:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  40188a:	4a13      	ldr	r2, [pc, #76]	; (4018d8 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  40188c:	6813      	ldr	r3, [r2, #0]
  40188e:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401890:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401894:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  401896:	9b01      	ldr	r3, [sp, #4]
  401898:	b2db      	uxtb	r3, r3
  40189a:	4a0d      	ldr	r2, [pc, #52]	; (4018d0 <xPortStartScheduler+0x9c>)
  40189c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  40189e:	4b0f      	ldr	r3, [pc, #60]	; (4018dc <xPortStartScheduler+0xa8>)
  4018a0:	681a      	ldr	r2, [r3, #0]
  4018a2:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  4018a6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4018a8:	681a      	ldr	r2, [r3, #0]
  4018aa:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  4018ae:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  4018b0:	4b0b      	ldr	r3, [pc, #44]	; (4018e0 <xPortStartScheduler+0xac>)
  4018b2:	4798      	blx	r3
	uxCriticalNesting = 0;
  4018b4:	2200      	movs	r2, #0
  4018b6:	4b0b      	ldr	r3, [pc, #44]	; (4018e4 <xPortStartScheduler+0xb0>)
  4018b8:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  4018ba:	4b0b      	ldr	r3, [pc, #44]	; (4018e8 <xPortStartScheduler+0xb4>)
  4018bc:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  4018be:	4a0b      	ldr	r2, [pc, #44]	; (4018ec <xPortStartScheduler+0xb8>)
  4018c0:	6813      	ldr	r3, [r2, #0]
  4018c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  4018c6:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  4018c8:	4b09      	ldr	r3, [pc, #36]	; (4018f0 <xPortStartScheduler+0xbc>)
  4018ca:	4798      	blx	r3
	prvTaskExitError();
  4018cc:	4b09      	ldr	r3, [pc, #36]	; (4018f4 <xPortStartScheduler+0xc0>)
  4018ce:	4798      	blx	r3
  4018d0:	e000e400 	.word	0xe000e400
  4018d4:	20400c6c 	.word	0x20400c6c
  4018d8:	20400c70 	.word	0x20400c70
  4018dc:	e000ed20 	.word	0xe000ed20
  4018e0:	0040181d 	.word	0x0040181d
  4018e4:	20400020 	.word	0x20400020
  4018e8:	004016a1 	.word	0x004016a1
  4018ec:	e000ef34 	.word	0xe000ef34
  4018f0:	00401681 	.word	0x00401681
  4018f4:	00401645 	.word	0x00401645

004018f8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  4018f8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  4018fc:	2b0f      	cmp	r3, #15
  4018fe:	d911      	bls.n	401924 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  401900:	4a12      	ldr	r2, [pc, #72]	; (40194c <vPortValidateInterruptPriority+0x54>)
  401902:	5c9b      	ldrb	r3, [r3, r2]
  401904:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  401906:	4a12      	ldr	r2, [pc, #72]	; (401950 <vPortValidateInterruptPriority+0x58>)
  401908:	7812      	ldrb	r2, [r2, #0]
  40190a:	429a      	cmp	r2, r3
  40190c:	d90a      	bls.n	401924 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  40190e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401912:	b672      	cpsid	i
  401914:	f383 8811 	msr	BASEPRI, r3
  401918:	f3bf 8f6f 	isb	sy
  40191c:	f3bf 8f4f 	dsb	sy
  401920:	b662      	cpsie	i
  401922:	e7fe      	b.n	401922 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  401924:	4b0b      	ldr	r3, [pc, #44]	; (401954 <vPortValidateInterruptPriority+0x5c>)
  401926:	681b      	ldr	r3, [r3, #0]
  401928:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  40192c:	4a0a      	ldr	r2, [pc, #40]	; (401958 <vPortValidateInterruptPriority+0x60>)
  40192e:	6812      	ldr	r2, [r2, #0]
  401930:	4293      	cmp	r3, r2
  401932:	d90a      	bls.n	40194a <vPortValidateInterruptPriority+0x52>
  401934:	f04f 0380 	mov.w	r3, #128	; 0x80
  401938:	b672      	cpsid	i
  40193a:	f383 8811 	msr	BASEPRI, r3
  40193e:	f3bf 8f6f 	isb	sy
  401942:	f3bf 8f4f 	dsb	sy
  401946:	b662      	cpsie	i
  401948:	e7fe      	b.n	401948 <vPortValidateInterruptPriority+0x50>
  40194a:	4770      	bx	lr
  40194c:	e000e3f0 	.word	0xe000e3f0
  401950:	20400c6c 	.word	0x20400c6c
  401954:	e000ed0c 	.word	0xe000ed0c
  401958:	20400c70 	.word	0x20400c70

0040195c <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  40195c:	b510      	push	{r4, lr}
  40195e:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  401960:	4b06      	ldr	r3, [pc, #24]	; (40197c <pvPortMalloc+0x20>)
  401962:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  401964:	4620      	mov	r0, r4
  401966:	4b06      	ldr	r3, [pc, #24]	; (401980 <pvPortMalloc+0x24>)
  401968:	4798      	blx	r3
  40196a:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  40196c:	4b05      	ldr	r3, [pc, #20]	; (401984 <pvPortMalloc+0x28>)
  40196e:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  401970:	b10c      	cbz	r4, 401976 <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  401972:	4620      	mov	r0, r4
  401974:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  401976:	4b04      	ldr	r3, [pc, #16]	; (401988 <pvPortMalloc+0x2c>)
  401978:	4798      	blx	r3
	return pvReturn;
  40197a:	e7fa      	b.n	401972 <pvPortMalloc+0x16>
  40197c:	00402525 	.word	0x00402525
  401980:	00403855 	.word	0x00403855
  401984:	0040268d 	.word	0x0040268d
  401988:	00403347 	.word	0x00403347

0040198c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  40198c:	b148      	cbz	r0, 4019a2 <vPortFree+0x16>
{
  40198e:	b510      	push	{r4, lr}
  401990:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  401992:	4b04      	ldr	r3, [pc, #16]	; (4019a4 <vPortFree+0x18>)
  401994:	4798      	blx	r3
		{
			free( pv );
  401996:	4620      	mov	r0, r4
  401998:	4b03      	ldr	r3, [pc, #12]	; (4019a8 <vPortFree+0x1c>)
  40199a:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  40199c:	4b03      	ldr	r3, [pc, #12]	; (4019ac <vPortFree+0x20>)
  40199e:	4798      	blx	r3
  4019a0:	bd10      	pop	{r4, pc}
  4019a2:	4770      	bx	lr
  4019a4:	00402525 	.word	0x00402525
  4019a8:	00403865 	.word	0x00403865
  4019ac:	0040268d 	.word	0x0040268d

004019b0 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  4019b0:	b538      	push	{r3, r4, r5, lr}
  4019b2:	4604      	mov	r4, r0
  4019b4:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  4019b6:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4019b8:	b95a      	cbnz	r2, 4019d2 <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4019ba:	6803      	ldr	r3, [r0, #0]
  4019bc:	2b00      	cmp	r3, #0
  4019be:	d12e      	bne.n	401a1e <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  4019c0:	6840      	ldr	r0, [r0, #4]
  4019c2:	4b1b      	ldr	r3, [pc, #108]	; (401a30 <prvCopyDataToQueue+0x80>)
  4019c4:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  4019c6:	2300      	movs	r3, #0
  4019c8:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4019ca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4019cc:	3301      	adds	r3, #1
  4019ce:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  4019d0:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  4019d2:	b96d      	cbnz	r5, 4019f0 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  4019d4:	6880      	ldr	r0, [r0, #8]
  4019d6:	4b17      	ldr	r3, [pc, #92]	; (401a34 <prvCopyDataToQueue+0x84>)
  4019d8:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  4019da:	68a3      	ldr	r3, [r4, #8]
  4019dc:	6c22      	ldr	r2, [r4, #64]	; 0x40
  4019de:	4413      	add	r3, r2
  4019e0:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4019e2:	6862      	ldr	r2, [r4, #4]
  4019e4:	4293      	cmp	r3, r2
  4019e6:	d31c      	bcc.n	401a22 <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4019e8:	6823      	ldr	r3, [r4, #0]
  4019ea:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  4019ec:	2000      	movs	r0, #0
  4019ee:	e7ec      	b.n	4019ca <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4019f0:	68c0      	ldr	r0, [r0, #12]
  4019f2:	4b10      	ldr	r3, [pc, #64]	; (401a34 <prvCopyDataToQueue+0x84>)
  4019f4:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4019f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4019f8:	425b      	negs	r3, r3
  4019fa:	68e2      	ldr	r2, [r4, #12]
  4019fc:	441a      	add	r2, r3
  4019fe:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401a00:	6821      	ldr	r1, [r4, #0]
  401a02:	428a      	cmp	r2, r1
  401a04:	d202      	bcs.n	401a0c <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  401a06:	6862      	ldr	r2, [r4, #4]
  401a08:	4413      	add	r3, r2
  401a0a:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  401a0c:	2d02      	cmp	r5, #2
  401a0e:	d10a      	bne.n	401a26 <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401a10:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401a12:	b153      	cbz	r3, 401a2a <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  401a14:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401a16:	3b01      	subs	r3, #1
  401a18:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  401a1a:	2000      	movs	r0, #0
  401a1c:	e7d5      	b.n	4019ca <prvCopyDataToQueue+0x1a>
  401a1e:	2000      	movs	r0, #0
  401a20:	e7d3      	b.n	4019ca <prvCopyDataToQueue+0x1a>
  401a22:	2000      	movs	r0, #0
  401a24:	e7d1      	b.n	4019ca <prvCopyDataToQueue+0x1a>
  401a26:	2000      	movs	r0, #0
  401a28:	e7cf      	b.n	4019ca <prvCopyDataToQueue+0x1a>
  401a2a:	2000      	movs	r0, #0
  401a2c:	e7cd      	b.n	4019ca <prvCopyDataToQueue+0x1a>
  401a2e:	bf00      	nop
  401a30:	00402c45 	.word	0x00402c45
  401a34:	00403dd5 	.word	0x00403dd5

00401a38 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  401a38:	b530      	push	{r4, r5, lr}
  401a3a:	b083      	sub	sp, #12
  401a3c:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  401a3e:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  401a40:	b174      	cbz	r4, 401a60 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  401a42:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401a44:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401a46:	429a      	cmp	r2, r3
  401a48:	d315      	bcc.n	401a76 <prvNotifyQueueSetContainer+0x3e>
  401a4a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a4e:	b672      	cpsid	i
  401a50:	f383 8811 	msr	BASEPRI, r3
  401a54:	f3bf 8f6f 	isb	sy
  401a58:	f3bf 8f4f 	dsb	sy
  401a5c:	b662      	cpsie	i
  401a5e:	e7fe      	b.n	401a5e <prvNotifyQueueSetContainer+0x26>
  401a60:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a64:	b672      	cpsid	i
  401a66:	f383 8811 	msr	BASEPRI, r3
  401a6a:	f3bf 8f6f 	isb	sy
  401a6e:	f3bf 8f4f 	dsb	sy
  401a72:	b662      	cpsie	i
  401a74:	e7fe      	b.n	401a74 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  401a76:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401a78:	4293      	cmp	r3, r2
  401a7a:	d803      	bhi.n	401a84 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  401a7c:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401a7e:	4628      	mov	r0, r5
  401a80:	b003      	add	sp, #12
  401a82:	bd30      	pop	{r4, r5, pc}
  401a84:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  401a86:	a901      	add	r1, sp, #4
  401a88:	4620      	mov	r0, r4
  401a8a:	4b0b      	ldr	r3, [pc, #44]	; (401ab8 <prvNotifyQueueSetContainer+0x80>)
  401a8c:	4798      	blx	r3
  401a8e:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  401a90:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401a92:	f1b3 3fff 	cmp.w	r3, #4294967295
  401a96:	d10a      	bne.n	401aae <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401a98:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401a9a:	2b00      	cmp	r3, #0
  401a9c:	d0ef      	beq.n	401a7e <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  401a9e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401aa2:	4b06      	ldr	r3, [pc, #24]	; (401abc <prvNotifyQueueSetContainer+0x84>)
  401aa4:	4798      	blx	r3
  401aa6:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  401aa8:	bf18      	it	ne
  401aaa:	2501      	movne	r5, #1
  401aac:	e7e7      	b.n	401a7e <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  401aae:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401ab0:	3301      	adds	r3, #1
  401ab2:	64a3      	str	r3, [r4, #72]	; 0x48
  401ab4:	e7e3      	b.n	401a7e <prvNotifyQueueSetContainer+0x46>
  401ab6:	bf00      	nop
  401ab8:	004019b1 	.word	0x004019b1
  401abc:	00402a19 	.word	0x00402a19

00401ac0 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  401ac0:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401ac2:	b172      	cbz	r2, 401ae2 <prvCopyDataFromQueue+0x22>
{
  401ac4:	b510      	push	{r4, lr}
  401ac6:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  401ac8:	68c4      	ldr	r4, [r0, #12]
  401aca:	4414      	add	r4, r2
  401acc:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  401ace:	6840      	ldr	r0, [r0, #4]
  401ad0:	4284      	cmp	r4, r0
  401ad2:	d301      	bcc.n	401ad8 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  401ad4:	6818      	ldr	r0, [r3, #0]
  401ad6:	60d8      	str	r0, [r3, #12]
  401ad8:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  401ada:	68d9      	ldr	r1, [r3, #12]
  401adc:	4b01      	ldr	r3, [pc, #4]	; (401ae4 <prvCopyDataFromQueue+0x24>)
  401ade:	4798      	blx	r3
  401ae0:	bd10      	pop	{r4, pc}
  401ae2:	4770      	bx	lr
  401ae4:	00403dd5 	.word	0x00403dd5

00401ae8 <prvUnlockQueue>:
{
  401ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401aea:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  401aec:	4b22      	ldr	r3, [pc, #136]	; (401b78 <prvUnlockQueue+0x90>)
  401aee:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401af0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401af2:	2b00      	cmp	r3, #0
  401af4:	dd1b      	ble.n	401b2e <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401af6:	4d21      	ldr	r5, [pc, #132]	; (401b7c <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  401af8:	4f21      	ldr	r7, [pc, #132]	; (401b80 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401afa:	4e22      	ldr	r6, [pc, #136]	; (401b84 <prvUnlockQueue+0x9c>)
  401afc:	e00b      	b.n	401b16 <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401afe:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401b00:	b1ab      	cbz	r3, 401b2e <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401b02:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401b06:	47b0      	blx	r6
  401b08:	b978      	cbnz	r0, 401b2a <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  401b0a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401b0c:	3b01      	subs	r3, #1
  401b0e:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401b10:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401b12:	2b00      	cmp	r3, #0
  401b14:	dd0b      	ble.n	401b2e <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  401b16:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401b18:	2b00      	cmp	r3, #0
  401b1a:	d0f0      	beq.n	401afe <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401b1c:	2100      	movs	r1, #0
  401b1e:	4620      	mov	r0, r4
  401b20:	47a8      	blx	r5
  401b22:	2801      	cmp	r0, #1
  401b24:	d1f1      	bne.n	401b0a <prvUnlockQueue+0x22>
						vTaskMissedYield();
  401b26:	47b8      	blx	r7
  401b28:	e7ef      	b.n	401b0a <prvUnlockQueue+0x22>
							vTaskMissedYield();
  401b2a:	47b8      	blx	r7
  401b2c:	e7ed      	b.n	401b0a <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  401b2e:	f04f 33ff 	mov.w	r3, #4294967295
  401b32:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  401b34:	4b14      	ldr	r3, [pc, #80]	; (401b88 <prvUnlockQueue+0xa0>)
  401b36:	4798      	blx	r3
	taskENTER_CRITICAL();
  401b38:	4b0f      	ldr	r3, [pc, #60]	; (401b78 <prvUnlockQueue+0x90>)
  401b3a:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401b3c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401b3e:	2b00      	cmp	r3, #0
  401b40:	dd14      	ble.n	401b6c <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401b42:	6923      	ldr	r3, [r4, #16]
  401b44:	b193      	cbz	r3, 401b6c <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401b46:	f104 0610 	add.w	r6, r4, #16
  401b4a:	4d0e      	ldr	r5, [pc, #56]	; (401b84 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  401b4c:	4f0c      	ldr	r7, [pc, #48]	; (401b80 <prvUnlockQueue+0x98>)
  401b4e:	e007      	b.n	401b60 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  401b50:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401b52:	3b01      	subs	r3, #1
  401b54:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401b56:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401b58:	2b00      	cmp	r3, #0
  401b5a:	dd07      	ble.n	401b6c <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401b5c:	6923      	ldr	r3, [r4, #16]
  401b5e:	b12b      	cbz	r3, 401b6c <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401b60:	4630      	mov	r0, r6
  401b62:	47a8      	blx	r5
  401b64:	2800      	cmp	r0, #0
  401b66:	d0f3      	beq.n	401b50 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  401b68:	47b8      	blx	r7
  401b6a:	e7f1      	b.n	401b50 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  401b6c:	f04f 33ff 	mov.w	r3, #4294967295
  401b70:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  401b72:	4b05      	ldr	r3, [pc, #20]	; (401b88 <prvUnlockQueue+0xa0>)
  401b74:	4798      	blx	r3
  401b76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401b78:	00401701 	.word	0x00401701
  401b7c:	00401a39 	.word	0x00401a39
  401b80:	00402b75 	.word	0x00402b75
  401b84:	00402a19 	.word	0x00402a19
  401b88:	0040174d 	.word	0x0040174d

00401b8c <xQueueGenericReset>:
{
  401b8c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  401b8e:	b308      	cbz	r0, 401bd4 <xQueueGenericReset+0x48>
  401b90:	4604      	mov	r4, r0
  401b92:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401b94:	4b1d      	ldr	r3, [pc, #116]	; (401c0c <xQueueGenericReset+0x80>)
  401b96:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401b98:	6822      	ldr	r2, [r4, #0]
  401b9a:	6c21      	ldr	r1, [r4, #64]	; 0x40
  401b9c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401b9e:	fb03 f301 	mul.w	r3, r3, r1
  401ba2:	18d0      	adds	r0, r2, r3
  401ba4:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401ba6:	2000      	movs	r0, #0
  401ba8:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401baa:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  401bac:	1a5b      	subs	r3, r3, r1
  401bae:	4413      	add	r3, r2
  401bb0:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401bb2:	f04f 33ff 	mov.w	r3, #4294967295
  401bb6:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401bb8:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  401bba:	b9fd      	cbnz	r5, 401bfc <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401bbc:	6923      	ldr	r3, [r4, #16]
  401bbe:	b12b      	cbz	r3, 401bcc <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401bc0:	f104 0010 	add.w	r0, r4, #16
  401bc4:	4b12      	ldr	r3, [pc, #72]	; (401c10 <xQueueGenericReset+0x84>)
  401bc6:	4798      	blx	r3
  401bc8:	2801      	cmp	r0, #1
  401bca:	d00e      	beq.n	401bea <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  401bcc:	4b11      	ldr	r3, [pc, #68]	; (401c14 <xQueueGenericReset+0x88>)
  401bce:	4798      	blx	r3
}
  401bd0:	2001      	movs	r0, #1
  401bd2:	bd38      	pop	{r3, r4, r5, pc}
  401bd4:	f04f 0380 	mov.w	r3, #128	; 0x80
  401bd8:	b672      	cpsid	i
  401bda:	f383 8811 	msr	BASEPRI, r3
  401bde:	f3bf 8f6f 	isb	sy
  401be2:	f3bf 8f4f 	dsb	sy
  401be6:	b662      	cpsie	i
  401be8:	e7fe      	b.n	401be8 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  401bea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401bee:	4b0a      	ldr	r3, [pc, #40]	; (401c18 <xQueueGenericReset+0x8c>)
  401bf0:	601a      	str	r2, [r3, #0]
  401bf2:	f3bf 8f4f 	dsb	sy
  401bf6:	f3bf 8f6f 	isb	sy
  401bfa:	e7e7      	b.n	401bcc <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401bfc:	f104 0010 	add.w	r0, r4, #16
  401c00:	4d06      	ldr	r5, [pc, #24]	; (401c1c <xQueueGenericReset+0x90>)
  401c02:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401c04:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401c08:	47a8      	blx	r5
  401c0a:	e7df      	b.n	401bcc <xQueueGenericReset+0x40>
  401c0c:	00401701 	.word	0x00401701
  401c10:	00402a19 	.word	0x00402a19
  401c14:	0040174d 	.word	0x0040174d
  401c18:	e000ed04 	.word	0xe000ed04
  401c1c:	004015b5 	.word	0x004015b5

00401c20 <xQueueGenericCreate>:
{
  401c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  401c22:	b950      	cbnz	r0, 401c3a <xQueueGenericCreate+0x1a>
  401c24:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c28:	b672      	cpsid	i
  401c2a:	f383 8811 	msr	BASEPRI, r3
  401c2e:	f3bf 8f6f 	isb	sy
  401c32:	f3bf 8f4f 	dsb	sy
  401c36:	b662      	cpsie	i
  401c38:	e7fe      	b.n	401c38 <xQueueGenericCreate+0x18>
  401c3a:	4606      	mov	r6, r0
  401c3c:	4617      	mov	r7, r2
  401c3e:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  401c40:	b189      	cbz	r1, 401c66 <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401c42:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401c46:	3059      	adds	r0, #89	; 0x59
  401c48:	4b12      	ldr	r3, [pc, #72]	; (401c94 <xQueueGenericCreate+0x74>)
  401c4a:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401c4c:	4604      	mov	r4, r0
  401c4e:	b9e8      	cbnz	r0, 401c8c <xQueueGenericCreate+0x6c>
  401c50:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c54:	b672      	cpsid	i
  401c56:	f383 8811 	msr	BASEPRI, r3
  401c5a:	f3bf 8f6f 	isb	sy
  401c5e:	f3bf 8f4f 	dsb	sy
  401c62:	b662      	cpsie	i
  401c64:	e7fe      	b.n	401c64 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401c66:	2058      	movs	r0, #88	; 0x58
  401c68:	4b0a      	ldr	r3, [pc, #40]	; (401c94 <xQueueGenericCreate+0x74>)
  401c6a:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401c6c:	4604      	mov	r4, r0
  401c6e:	2800      	cmp	r0, #0
  401c70:	d0ee      	beq.n	401c50 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  401c72:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  401c74:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  401c76:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  401c78:	2101      	movs	r1, #1
  401c7a:	4620      	mov	r0, r4
  401c7c:	4b06      	ldr	r3, [pc, #24]	; (401c98 <xQueueGenericCreate+0x78>)
  401c7e:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  401c80:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  401c84:	2300      	movs	r3, #0
  401c86:	6563      	str	r3, [r4, #84]	; 0x54
}
  401c88:	4620      	mov	r0, r4
  401c8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  401c8c:	f100 0358 	add.w	r3, r0, #88	; 0x58
  401c90:	6003      	str	r3, [r0, #0]
  401c92:	e7ef      	b.n	401c74 <xQueueGenericCreate+0x54>
  401c94:	0040195d 	.word	0x0040195d
  401c98:	00401b8d 	.word	0x00401b8d

00401c9c <xQueueGenericSend>:
{
  401c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401ca0:	b085      	sub	sp, #20
  401ca2:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401ca4:	b1b8      	cbz	r0, 401cd6 <xQueueGenericSend+0x3a>
  401ca6:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401ca8:	b301      	cbz	r1, 401cec <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401caa:	2b02      	cmp	r3, #2
  401cac:	d02c      	beq.n	401d08 <xQueueGenericSend+0x6c>
  401cae:	461d      	mov	r5, r3
  401cb0:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401cb2:	4b66      	ldr	r3, [pc, #408]	; (401e4c <xQueueGenericSend+0x1b0>)
  401cb4:	4798      	blx	r3
  401cb6:	2800      	cmp	r0, #0
  401cb8:	d134      	bne.n	401d24 <xQueueGenericSend+0x88>
  401cba:	9b01      	ldr	r3, [sp, #4]
  401cbc:	2b00      	cmp	r3, #0
  401cbe:	d038      	beq.n	401d32 <xQueueGenericSend+0x96>
  401cc0:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cc4:	b672      	cpsid	i
  401cc6:	f383 8811 	msr	BASEPRI, r3
  401cca:	f3bf 8f6f 	isb	sy
  401cce:	f3bf 8f4f 	dsb	sy
  401cd2:	b662      	cpsie	i
  401cd4:	e7fe      	b.n	401cd4 <xQueueGenericSend+0x38>
  401cd6:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cda:	b672      	cpsid	i
  401cdc:	f383 8811 	msr	BASEPRI, r3
  401ce0:	f3bf 8f6f 	isb	sy
  401ce4:	f3bf 8f4f 	dsb	sy
  401ce8:	b662      	cpsie	i
  401cea:	e7fe      	b.n	401cea <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401cec:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401cee:	2a00      	cmp	r2, #0
  401cf0:	d0db      	beq.n	401caa <xQueueGenericSend+0xe>
  401cf2:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cf6:	b672      	cpsid	i
  401cf8:	f383 8811 	msr	BASEPRI, r3
  401cfc:	f3bf 8f6f 	isb	sy
  401d00:	f3bf 8f4f 	dsb	sy
  401d04:	b662      	cpsie	i
  401d06:	e7fe      	b.n	401d06 <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401d08:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  401d0a:	2a01      	cmp	r2, #1
  401d0c:	d0cf      	beq.n	401cae <xQueueGenericSend+0x12>
  401d0e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d12:	b672      	cpsid	i
  401d14:	f383 8811 	msr	BASEPRI, r3
  401d18:	f3bf 8f6f 	isb	sy
  401d1c:	f3bf 8f4f 	dsb	sy
  401d20:	b662      	cpsie	i
  401d22:	e7fe      	b.n	401d22 <xQueueGenericSend+0x86>
  401d24:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  401d26:	4e4a      	ldr	r6, [pc, #296]	; (401e50 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  401d28:	f8df a150 	ldr.w	sl, [pc, #336]	; 401e7c <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  401d2c:	f8df 912c 	ldr.w	r9, [pc, #300]	; 401e5c <xQueueGenericSend+0x1c0>
  401d30:	e042      	b.n	401db8 <xQueueGenericSend+0x11c>
  401d32:	2700      	movs	r7, #0
  401d34:	e7f7      	b.n	401d26 <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401d36:	462a      	mov	r2, r5
  401d38:	4641      	mov	r1, r8
  401d3a:	4620      	mov	r0, r4
  401d3c:	4b45      	ldr	r3, [pc, #276]	; (401e54 <xQueueGenericSend+0x1b8>)
  401d3e:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  401d40:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401d42:	b19b      	cbz	r3, 401d6c <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401d44:	4629      	mov	r1, r5
  401d46:	4620      	mov	r0, r4
  401d48:	4b43      	ldr	r3, [pc, #268]	; (401e58 <xQueueGenericSend+0x1bc>)
  401d4a:	4798      	blx	r3
  401d4c:	2801      	cmp	r0, #1
  401d4e:	d107      	bne.n	401d60 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401d50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401d54:	4b41      	ldr	r3, [pc, #260]	; (401e5c <xQueueGenericSend+0x1c0>)
  401d56:	601a      	str	r2, [r3, #0]
  401d58:	f3bf 8f4f 	dsb	sy
  401d5c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401d60:	4b3f      	ldr	r3, [pc, #252]	; (401e60 <xQueueGenericSend+0x1c4>)
  401d62:	4798      	blx	r3
				return pdPASS;
  401d64:	2001      	movs	r0, #1
}
  401d66:	b005      	add	sp, #20
  401d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401d6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401d6e:	b173      	cbz	r3, 401d8e <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  401d70:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401d74:	4b3b      	ldr	r3, [pc, #236]	; (401e64 <xQueueGenericSend+0x1c8>)
  401d76:	4798      	blx	r3
  401d78:	2801      	cmp	r0, #1
  401d7a:	d1f1      	bne.n	401d60 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  401d7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401d80:	4b36      	ldr	r3, [pc, #216]	; (401e5c <xQueueGenericSend+0x1c0>)
  401d82:	601a      	str	r2, [r3, #0]
  401d84:	f3bf 8f4f 	dsb	sy
  401d88:	f3bf 8f6f 	isb	sy
  401d8c:	e7e8      	b.n	401d60 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  401d8e:	2800      	cmp	r0, #0
  401d90:	d0e6      	beq.n	401d60 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401d92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401d96:	4b31      	ldr	r3, [pc, #196]	; (401e5c <xQueueGenericSend+0x1c0>)
  401d98:	601a      	str	r2, [r3, #0]
  401d9a:	f3bf 8f4f 	dsb	sy
  401d9e:	f3bf 8f6f 	isb	sy
  401da2:	e7dd      	b.n	401d60 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  401da4:	4b2e      	ldr	r3, [pc, #184]	; (401e60 <xQueueGenericSend+0x1c4>)
  401da6:	4798      	blx	r3
					return errQUEUE_FULL;
  401da8:	2000      	movs	r0, #0
  401daa:	e7dc      	b.n	401d66 <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  401dac:	4620      	mov	r0, r4
  401dae:	4b2e      	ldr	r3, [pc, #184]	; (401e68 <xQueueGenericSend+0x1cc>)
  401db0:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401db2:	4b2e      	ldr	r3, [pc, #184]	; (401e6c <xQueueGenericSend+0x1d0>)
  401db4:	4798      	blx	r3
  401db6:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  401db8:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401dba:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401dbc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401dbe:	429a      	cmp	r2, r3
  401dc0:	d3b9      	bcc.n	401d36 <xQueueGenericSend+0x9a>
  401dc2:	2d02      	cmp	r5, #2
  401dc4:	d0b7      	beq.n	401d36 <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  401dc6:	9b01      	ldr	r3, [sp, #4]
  401dc8:	2b00      	cmp	r3, #0
  401dca:	d0eb      	beq.n	401da4 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  401dcc:	b90f      	cbnz	r7, 401dd2 <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  401dce:	a802      	add	r0, sp, #8
  401dd0:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  401dd2:	4b23      	ldr	r3, [pc, #140]	; (401e60 <xQueueGenericSend+0x1c4>)
  401dd4:	4798      	blx	r3
		vTaskSuspendAll();
  401dd6:	4b26      	ldr	r3, [pc, #152]	; (401e70 <xQueueGenericSend+0x1d4>)
  401dd8:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401dda:	47b0      	blx	r6
  401ddc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401dde:	f1b3 3fff 	cmp.w	r3, #4294967295
  401de2:	d101      	bne.n	401de8 <xQueueGenericSend+0x14c>
  401de4:	2300      	movs	r3, #0
  401de6:	6463      	str	r3, [r4, #68]	; 0x44
  401de8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401dea:	f1b3 3fff 	cmp.w	r3, #4294967295
  401dee:	d101      	bne.n	401df4 <xQueueGenericSend+0x158>
  401df0:	2300      	movs	r3, #0
  401df2:	64a3      	str	r3, [r4, #72]	; 0x48
  401df4:	4b1a      	ldr	r3, [pc, #104]	; (401e60 <xQueueGenericSend+0x1c4>)
  401df6:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401df8:	a901      	add	r1, sp, #4
  401dfa:	a802      	add	r0, sp, #8
  401dfc:	4b1d      	ldr	r3, [pc, #116]	; (401e74 <xQueueGenericSend+0x1d8>)
  401dfe:	4798      	blx	r3
  401e00:	b9e0      	cbnz	r0, 401e3c <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  401e02:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  401e04:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  401e08:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  401e0a:	4b15      	ldr	r3, [pc, #84]	; (401e60 <xQueueGenericSend+0x1c4>)
  401e0c:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  401e0e:	45bb      	cmp	fp, r7
  401e10:	d1cc      	bne.n	401dac <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  401e12:	9901      	ldr	r1, [sp, #4]
  401e14:	f104 0010 	add.w	r0, r4, #16
  401e18:	4b17      	ldr	r3, [pc, #92]	; (401e78 <xQueueGenericSend+0x1dc>)
  401e1a:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401e1c:	4620      	mov	r0, r4
  401e1e:	4b12      	ldr	r3, [pc, #72]	; (401e68 <xQueueGenericSend+0x1cc>)
  401e20:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401e22:	4b12      	ldr	r3, [pc, #72]	; (401e6c <xQueueGenericSend+0x1d0>)
  401e24:	4798      	blx	r3
  401e26:	2800      	cmp	r0, #0
  401e28:	d1c5      	bne.n	401db6 <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  401e2a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401e2e:	f8c9 3000 	str.w	r3, [r9]
  401e32:	f3bf 8f4f 	dsb	sy
  401e36:	f3bf 8f6f 	isb	sy
  401e3a:	e7bc      	b.n	401db6 <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  401e3c:	4620      	mov	r0, r4
  401e3e:	4b0a      	ldr	r3, [pc, #40]	; (401e68 <xQueueGenericSend+0x1cc>)
  401e40:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401e42:	4b0a      	ldr	r3, [pc, #40]	; (401e6c <xQueueGenericSend+0x1d0>)
  401e44:	4798      	blx	r3
			return errQUEUE_FULL;
  401e46:	2000      	movs	r0, #0
  401e48:	e78d      	b.n	401d66 <xQueueGenericSend+0xca>
  401e4a:	bf00      	nop
  401e4c:	00402b81 	.word	0x00402b81
  401e50:	00401701 	.word	0x00401701
  401e54:	004019b1 	.word	0x004019b1
  401e58:	00401a39 	.word	0x00401a39
  401e5c:	e000ed04 	.word	0xe000ed04
  401e60:	0040174d 	.word	0x0040174d
  401e64:	00402a19 	.word	0x00402a19
  401e68:	00401ae9 	.word	0x00401ae9
  401e6c:	0040268d 	.word	0x0040268d
  401e70:	00402525 	.word	0x00402525
  401e74:	00402ae1 	.word	0x00402ae1
  401e78:	00402915 	.word	0x00402915
  401e7c:	00402ab1 	.word	0x00402ab1

00401e80 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  401e80:	2800      	cmp	r0, #0
  401e82:	d036      	beq.n	401ef2 <xQueueGenericSendFromISR+0x72>
{
  401e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401e88:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401e8a:	2900      	cmp	r1, #0
  401e8c:	d03c      	beq.n	401f08 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401e8e:	2b02      	cmp	r3, #2
  401e90:	d048      	beq.n	401f24 <xQueueGenericSendFromISR+0xa4>
  401e92:	461e      	mov	r6, r3
  401e94:	4615      	mov	r5, r2
  401e96:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401e98:	4b35      	ldr	r3, [pc, #212]	; (401f70 <xQueueGenericSendFromISR+0xf0>)
  401e9a:	4798      	blx	r3
	__asm volatile
  401e9c:	f3ef 8711 	mrs	r7, BASEPRI
  401ea0:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ea4:	b672      	cpsid	i
  401ea6:	f383 8811 	msr	BASEPRI, r3
  401eaa:	f3bf 8f6f 	isb	sy
  401eae:	f3bf 8f4f 	dsb	sy
  401eb2:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401eb4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401eb6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401eb8:	429a      	cmp	r2, r3
  401eba:	d301      	bcc.n	401ec0 <xQueueGenericSendFromISR+0x40>
  401ebc:	2e02      	cmp	r6, #2
  401ebe:	d14f      	bne.n	401f60 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401ec0:	4632      	mov	r2, r6
  401ec2:	4641      	mov	r1, r8
  401ec4:	4620      	mov	r0, r4
  401ec6:	4b2b      	ldr	r3, [pc, #172]	; (401f74 <xQueueGenericSendFromISR+0xf4>)
  401ec8:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  401eca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
  401ed0:	d141      	bne.n	401f56 <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  401ed2:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401ed4:	2b00      	cmp	r3, #0
  401ed6:	d033      	beq.n	401f40 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401ed8:	4631      	mov	r1, r6
  401eda:	4620      	mov	r0, r4
  401edc:	4b26      	ldr	r3, [pc, #152]	; (401f78 <xQueueGenericSendFromISR+0xf8>)
  401ede:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401ee0:	2d00      	cmp	r5, #0
  401ee2:	d03f      	beq.n	401f64 <xQueueGenericSendFromISR+0xe4>
  401ee4:	2801      	cmp	r0, #1
  401ee6:	d13d      	bne.n	401f64 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  401ee8:	6028      	str	r0, [r5, #0]
	__asm volatile
  401eea:	f387 8811 	msr	BASEPRI, r7
}
  401eee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  401ef2:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ef6:	b672      	cpsid	i
  401ef8:	f383 8811 	msr	BASEPRI, r3
  401efc:	f3bf 8f6f 	isb	sy
  401f00:	f3bf 8f4f 	dsb	sy
  401f04:	b662      	cpsie	i
  401f06:	e7fe      	b.n	401f06 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401f08:	6c00      	ldr	r0, [r0, #64]	; 0x40
  401f0a:	2800      	cmp	r0, #0
  401f0c:	d0bf      	beq.n	401e8e <xQueueGenericSendFromISR+0xe>
  401f0e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f12:	b672      	cpsid	i
  401f14:	f383 8811 	msr	BASEPRI, r3
  401f18:	f3bf 8f6f 	isb	sy
  401f1c:	f3bf 8f4f 	dsb	sy
  401f20:	b662      	cpsie	i
  401f22:	e7fe      	b.n	401f22 <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401f24:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  401f26:	2801      	cmp	r0, #1
  401f28:	d0b3      	beq.n	401e92 <xQueueGenericSendFromISR+0x12>
  401f2a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f2e:	b672      	cpsid	i
  401f30:	f383 8811 	msr	BASEPRI, r3
  401f34:	f3bf 8f6f 	isb	sy
  401f38:	f3bf 8f4f 	dsb	sy
  401f3c:	b662      	cpsie	i
  401f3e:	e7fe      	b.n	401f3e <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401f40:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401f42:	b18b      	cbz	r3, 401f68 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401f44:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401f48:	4b0c      	ldr	r3, [pc, #48]	; (401f7c <xQueueGenericSendFromISR+0xfc>)
  401f4a:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401f4c:	b175      	cbz	r5, 401f6c <xQueueGenericSendFromISR+0xec>
  401f4e:	b168      	cbz	r0, 401f6c <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  401f50:	2001      	movs	r0, #1
  401f52:	6028      	str	r0, [r5, #0]
  401f54:	e7c9      	b.n	401eea <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  401f56:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401f58:	3301      	adds	r3, #1
  401f5a:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401f5c:	2001      	movs	r0, #1
  401f5e:	e7c4      	b.n	401eea <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  401f60:	2000      	movs	r0, #0
  401f62:	e7c2      	b.n	401eea <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  401f64:	2001      	movs	r0, #1
  401f66:	e7c0      	b.n	401eea <xQueueGenericSendFromISR+0x6a>
  401f68:	2001      	movs	r0, #1
  401f6a:	e7be      	b.n	401eea <xQueueGenericSendFromISR+0x6a>
  401f6c:	2001      	movs	r0, #1
  401f6e:	e7bc      	b.n	401eea <xQueueGenericSendFromISR+0x6a>
  401f70:	004018f9 	.word	0x004018f9
  401f74:	004019b1 	.word	0x004019b1
  401f78:	00401a39 	.word	0x00401a39
  401f7c:	00402a19 	.word	0x00402a19

00401f80 <xQueueGenericReceive>:
{
  401f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401f84:	b084      	sub	sp, #16
  401f86:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401f88:	b198      	cbz	r0, 401fb2 <xQueueGenericReceive+0x32>
  401f8a:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401f8c:	b1e1      	cbz	r1, 401fc8 <xQueueGenericReceive+0x48>
  401f8e:	4698      	mov	r8, r3
  401f90:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401f92:	4b61      	ldr	r3, [pc, #388]	; (402118 <xQueueGenericReceive+0x198>)
  401f94:	4798      	blx	r3
  401f96:	bb28      	cbnz	r0, 401fe4 <xQueueGenericReceive+0x64>
  401f98:	9b01      	ldr	r3, [sp, #4]
  401f9a:	b353      	cbz	r3, 401ff2 <xQueueGenericReceive+0x72>
  401f9c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fa0:	b672      	cpsid	i
  401fa2:	f383 8811 	msr	BASEPRI, r3
  401fa6:	f3bf 8f6f 	isb	sy
  401faa:	f3bf 8f4f 	dsb	sy
  401fae:	b662      	cpsie	i
  401fb0:	e7fe      	b.n	401fb0 <xQueueGenericReceive+0x30>
  401fb2:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fb6:	b672      	cpsid	i
  401fb8:	f383 8811 	msr	BASEPRI, r3
  401fbc:	f3bf 8f6f 	isb	sy
  401fc0:	f3bf 8f4f 	dsb	sy
  401fc4:	b662      	cpsie	i
  401fc6:	e7fe      	b.n	401fc6 <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401fc8:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401fca:	2a00      	cmp	r2, #0
  401fcc:	d0df      	beq.n	401f8e <xQueueGenericReceive+0xe>
  401fce:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fd2:	b672      	cpsid	i
  401fd4:	f383 8811 	msr	BASEPRI, r3
  401fd8:	f3bf 8f6f 	isb	sy
  401fdc:	f3bf 8f4f 	dsb	sy
  401fe0:	b662      	cpsie	i
  401fe2:	e7fe      	b.n	401fe2 <xQueueGenericReceive+0x62>
  401fe4:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  401fe6:	4d4d      	ldr	r5, [pc, #308]	; (40211c <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  401fe8:	f8df a160 	ldr.w	sl, [pc, #352]	; 40214c <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  401fec:	f8df 913c 	ldr.w	r9, [pc, #316]	; 40212c <xQueueGenericReceive+0x1ac>
  401ff0:	e04b      	b.n	40208a <xQueueGenericReceive+0x10a>
  401ff2:	2600      	movs	r6, #0
  401ff4:	e7f7      	b.n	401fe6 <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  401ff6:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  401ff8:	4639      	mov	r1, r7
  401ffa:	4620      	mov	r0, r4
  401ffc:	4b48      	ldr	r3, [pc, #288]	; (402120 <xQueueGenericReceive+0x1a0>)
  401ffe:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  402000:	f1b8 0f00 	cmp.w	r8, #0
  402004:	d11d      	bne.n	402042 <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  402006:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402008:	3b01      	subs	r3, #1
  40200a:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40200c:	6823      	ldr	r3, [r4, #0]
  40200e:	b913      	cbnz	r3, 402016 <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  402010:	4b44      	ldr	r3, [pc, #272]	; (402124 <xQueueGenericReceive+0x1a4>)
  402012:	4798      	blx	r3
  402014:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402016:	6923      	ldr	r3, [r4, #16]
  402018:	b16b      	cbz	r3, 402036 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40201a:	f104 0010 	add.w	r0, r4, #16
  40201e:	4b42      	ldr	r3, [pc, #264]	; (402128 <xQueueGenericReceive+0x1a8>)
  402020:	4798      	blx	r3
  402022:	2801      	cmp	r0, #1
  402024:	d107      	bne.n	402036 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402026:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40202a:	4b40      	ldr	r3, [pc, #256]	; (40212c <xQueueGenericReceive+0x1ac>)
  40202c:	601a      	str	r2, [r3, #0]
  40202e:	f3bf 8f4f 	dsb	sy
  402032:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  402036:	4b3e      	ldr	r3, [pc, #248]	; (402130 <xQueueGenericReceive+0x1b0>)
  402038:	4798      	blx	r3
				return pdPASS;
  40203a:	2001      	movs	r0, #1
}
  40203c:	b004      	add	sp, #16
  40203e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  402042:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402044:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402046:	2b00      	cmp	r3, #0
  402048:	d0f5      	beq.n	402036 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40204a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40204e:	4b36      	ldr	r3, [pc, #216]	; (402128 <xQueueGenericReceive+0x1a8>)
  402050:	4798      	blx	r3
  402052:	2800      	cmp	r0, #0
  402054:	d0ef      	beq.n	402036 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402056:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40205a:	4b34      	ldr	r3, [pc, #208]	; (40212c <xQueueGenericReceive+0x1ac>)
  40205c:	601a      	str	r2, [r3, #0]
  40205e:	f3bf 8f4f 	dsb	sy
  402062:	f3bf 8f6f 	isb	sy
  402066:	e7e6      	b.n	402036 <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  402068:	4b31      	ldr	r3, [pc, #196]	; (402130 <xQueueGenericReceive+0x1b0>)
  40206a:	4798      	blx	r3
					return errQUEUE_EMPTY;
  40206c:	2000      	movs	r0, #0
  40206e:	e7e5      	b.n	40203c <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  402070:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  402072:	6860      	ldr	r0, [r4, #4]
  402074:	4b2f      	ldr	r3, [pc, #188]	; (402134 <xQueueGenericReceive+0x1b4>)
  402076:	4798      	blx	r3
						taskEXIT_CRITICAL();
  402078:	4b2d      	ldr	r3, [pc, #180]	; (402130 <xQueueGenericReceive+0x1b0>)
  40207a:	4798      	blx	r3
  40207c:	e030      	b.n	4020e0 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  40207e:	4620      	mov	r0, r4
  402080:	4b2d      	ldr	r3, [pc, #180]	; (402138 <xQueueGenericReceive+0x1b8>)
  402082:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402084:	4b2d      	ldr	r3, [pc, #180]	; (40213c <xQueueGenericReceive+0x1bc>)
  402086:	4798      	blx	r3
  402088:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  40208a:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  40208c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40208e:	2b00      	cmp	r3, #0
  402090:	d1b1      	bne.n	401ff6 <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  402092:	9b01      	ldr	r3, [sp, #4]
  402094:	2b00      	cmp	r3, #0
  402096:	d0e7      	beq.n	402068 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  402098:	b90e      	cbnz	r6, 40209e <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  40209a:	a802      	add	r0, sp, #8
  40209c:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  40209e:	4b24      	ldr	r3, [pc, #144]	; (402130 <xQueueGenericReceive+0x1b0>)
  4020a0:	4798      	blx	r3
		vTaskSuspendAll();
  4020a2:	4b27      	ldr	r3, [pc, #156]	; (402140 <xQueueGenericReceive+0x1c0>)
  4020a4:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4020a6:	47a8      	blx	r5
  4020a8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4020aa:	f1b3 3fff 	cmp.w	r3, #4294967295
  4020ae:	d101      	bne.n	4020b4 <xQueueGenericReceive+0x134>
  4020b0:	2300      	movs	r3, #0
  4020b2:	6463      	str	r3, [r4, #68]	; 0x44
  4020b4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4020b6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4020ba:	d101      	bne.n	4020c0 <xQueueGenericReceive+0x140>
  4020bc:	2300      	movs	r3, #0
  4020be:	64a3      	str	r3, [r4, #72]	; 0x48
  4020c0:	4b1b      	ldr	r3, [pc, #108]	; (402130 <xQueueGenericReceive+0x1b0>)
  4020c2:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4020c4:	a901      	add	r1, sp, #4
  4020c6:	a802      	add	r0, sp, #8
  4020c8:	4b1e      	ldr	r3, [pc, #120]	; (402144 <xQueueGenericReceive+0x1c4>)
  4020ca:	4798      	blx	r3
  4020cc:	b9e8      	cbnz	r0, 40210a <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  4020ce:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  4020d0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  4020d2:	4b17      	ldr	r3, [pc, #92]	; (402130 <xQueueGenericReceive+0x1b0>)
  4020d4:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  4020d6:	2e00      	cmp	r6, #0
  4020d8:	d1d1      	bne.n	40207e <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4020da:	6823      	ldr	r3, [r4, #0]
  4020dc:	2b00      	cmp	r3, #0
  4020de:	d0c7      	beq.n	402070 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4020e0:	9901      	ldr	r1, [sp, #4]
  4020e2:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4020e6:	4b18      	ldr	r3, [pc, #96]	; (402148 <xQueueGenericReceive+0x1c8>)
  4020e8:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4020ea:	4620      	mov	r0, r4
  4020ec:	4b12      	ldr	r3, [pc, #72]	; (402138 <xQueueGenericReceive+0x1b8>)
  4020ee:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4020f0:	4b12      	ldr	r3, [pc, #72]	; (40213c <xQueueGenericReceive+0x1bc>)
  4020f2:	4798      	blx	r3
  4020f4:	2800      	cmp	r0, #0
  4020f6:	d1c7      	bne.n	402088 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  4020f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4020fc:	f8c9 3000 	str.w	r3, [r9]
  402100:	f3bf 8f4f 	dsb	sy
  402104:	f3bf 8f6f 	isb	sy
  402108:	e7be      	b.n	402088 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  40210a:	4620      	mov	r0, r4
  40210c:	4b0a      	ldr	r3, [pc, #40]	; (402138 <xQueueGenericReceive+0x1b8>)
  40210e:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402110:	4b0a      	ldr	r3, [pc, #40]	; (40213c <xQueueGenericReceive+0x1bc>)
  402112:	4798      	blx	r3
			return errQUEUE_EMPTY;
  402114:	2000      	movs	r0, #0
  402116:	e791      	b.n	40203c <xQueueGenericReceive+0xbc>
  402118:	00402b81 	.word	0x00402b81
  40211c:	00401701 	.word	0x00401701
  402120:	00401ac1 	.word	0x00401ac1
  402124:	00402d01 	.word	0x00402d01
  402128:	00402a19 	.word	0x00402a19
  40212c:	e000ed04 	.word	0xe000ed04
  402130:	0040174d 	.word	0x0040174d
  402134:	00402ba1 	.word	0x00402ba1
  402138:	00401ae9 	.word	0x00401ae9
  40213c:	0040268d 	.word	0x0040268d
  402140:	00402525 	.word	0x00402525
  402144:	00402ae1 	.word	0x00402ae1
  402148:	00402915 	.word	0x00402915
  40214c:	00402ab1 	.word	0x00402ab1

00402150 <vQueueAddToRegistry>:
	{
  402150:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  402152:	4b0b      	ldr	r3, [pc, #44]	; (402180 <vQueueAddToRegistry+0x30>)
  402154:	681b      	ldr	r3, [r3, #0]
  402156:	b153      	cbz	r3, 40216e <vQueueAddToRegistry+0x1e>
  402158:	2301      	movs	r3, #1
  40215a:	4c09      	ldr	r4, [pc, #36]	; (402180 <vQueueAddToRegistry+0x30>)
  40215c:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  402160:	b132      	cbz	r2, 402170 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402162:	3301      	adds	r3, #1
  402164:	2b08      	cmp	r3, #8
  402166:	d1f9      	bne.n	40215c <vQueueAddToRegistry+0xc>
	}
  402168:	f85d 4b04 	ldr.w	r4, [sp], #4
  40216c:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  40216e:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  402170:	4a03      	ldr	r2, [pc, #12]	; (402180 <vQueueAddToRegistry+0x30>)
  402172:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  402176:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  40217a:	6058      	str	r0, [r3, #4]
				break;
  40217c:	e7f4      	b.n	402168 <vQueueAddToRegistry+0x18>
  40217e:	bf00      	nop
  402180:	20400dec 	.word	0x20400dec

00402184 <vQueueWaitForMessageRestricted>:
	{
  402184:	b570      	push	{r4, r5, r6, lr}
  402186:	4604      	mov	r4, r0
  402188:	460d      	mov	r5, r1
  40218a:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  40218c:	4b0f      	ldr	r3, [pc, #60]	; (4021cc <vQueueWaitForMessageRestricted+0x48>)
  40218e:	4798      	blx	r3
  402190:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402192:	f1b3 3fff 	cmp.w	r3, #4294967295
  402196:	d00b      	beq.n	4021b0 <vQueueWaitForMessageRestricted+0x2c>
  402198:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40219a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40219e:	d00a      	beq.n	4021b6 <vQueueWaitForMessageRestricted+0x32>
  4021a0:	4b0b      	ldr	r3, [pc, #44]	; (4021d0 <vQueueWaitForMessageRestricted+0x4c>)
  4021a2:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  4021a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4021a6:	b14b      	cbz	r3, 4021bc <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  4021a8:	4620      	mov	r0, r4
  4021aa:	4b0a      	ldr	r3, [pc, #40]	; (4021d4 <vQueueWaitForMessageRestricted+0x50>)
  4021ac:	4798      	blx	r3
  4021ae:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  4021b0:	2300      	movs	r3, #0
  4021b2:	6463      	str	r3, [r4, #68]	; 0x44
  4021b4:	e7f0      	b.n	402198 <vQueueWaitForMessageRestricted+0x14>
  4021b6:	2300      	movs	r3, #0
  4021b8:	64a3      	str	r3, [r4, #72]	; 0x48
  4021ba:	e7f1      	b.n	4021a0 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  4021bc:	4632      	mov	r2, r6
  4021be:	4629      	mov	r1, r5
  4021c0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4021c4:	4b04      	ldr	r3, [pc, #16]	; (4021d8 <vQueueWaitForMessageRestricted+0x54>)
  4021c6:	4798      	blx	r3
  4021c8:	e7ee      	b.n	4021a8 <vQueueWaitForMessageRestricted+0x24>
  4021ca:	bf00      	nop
  4021cc:	00401701 	.word	0x00401701
  4021d0:	0040174d 	.word	0x0040174d
  4021d4:	00401ae9 	.word	0x00401ae9
  4021d8:	00402999 	.word	0x00402999

004021dc <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4021dc:	4b08      	ldr	r3, [pc, #32]	; (402200 <prvResetNextTaskUnblockTime+0x24>)
  4021de:	681b      	ldr	r3, [r3, #0]
  4021e0:	681b      	ldr	r3, [r3, #0]
  4021e2:	b13b      	cbz	r3, 4021f4 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4021e4:	4b06      	ldr	r3, [pc, #24]	; (402200 <prvResetNextTaskUnblockTime+0x24>)
  4021e6:	681b      	ldr	r3, [r3, #0]
  4021e8:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  4021ea:	68db      	ldr	r3, [r3, #12]
  4021ec:	685a      	ldr	r2, [r3, #4]
  4021ee:	4b05      	ldr	r3, [pc, #20]	; (402204 <prvResetNextTaskUnblockTime+0x28>)
  4021f0:	601a      	str	r2, [r3, #0]
  4021f2:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  4021f4:	f04f 32ff 	mov.w	r2, #4294967295
  4021f8:	4b02      	ldr	r3, [pc, #8]	; (402204 <prvResetNextTaskUnblockTime+0x28>)
  4021fa:	601a      	str	r2, [r3, #0]
  4021fc:	4770      	bx	lr
  4021fe:	bf00      	nop
  402200:	20400c78 	.word	0x20400c78
  402204:	20400d24 	.word	0x20400d24

00402208 <prvAddCurrentTaskToDelayedList>:
{
  402208:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  40220a:	4b0f      	ldr	r3, [pc, #60]	; (402248 <prvAddCurrentTaskToDelayedList+0x40>)
  40220c:	681b      	ldr	r3, [r3, #0]
  40220e:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  402210:	4b0e      	ldr	r3, [pc, #56]	; (40224c <prvAddCurrentTaskToDelayedList+0x44>)
  402212:	681b      	ldr	r3, [r3, #0]
  402214:	4298      	cmp	r0, r3
  402216:	d30e      	bcc.n	402236 <prvAddCurrentTaskToDelayedList+0x2e>
  402218:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40221a:	4b0d      	ldr	r3, [pc, #52]	; (402250 <prvAddCurrentTaskToDelayedList+0x48>)
  40221c:	6818      	ldr	r0, [r3, #0]
  40221e:	4b0a      	ldr	r3, [pc, #40]	; (402248 <prvAddCurrentTaskToDelayedList+0x40>)
  402220:	6819      	ldr	r1, [r3, #0]
  402222:	3104      	adds	r1, #4
  402224:	4b0b      	ldr	r3, [pc, #44]	; (402254 <prvAddCurrentTaskToDelayedList+0x4c>)
  402226:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  402228:	4b0b      	ldr	r3, [pc, #44]	; (402258 <prvAddCurrentTaskToDelayedList+0x50>)
  40222a:	681b      	ldr	r3, [r3, #0]
  40222c:	429c      	cmp	r4, r3
  40222e:	d201      	bcs.n	402234 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  402230:	4b09      	ldr	r3, [pc, #36]	; (402258 <prvAddCurrentTaskToDelayedList+0x50>)
  402232:	601c      	str	r4, [r3, #0]
  402234:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402236:	4b09      	ldr	r3, [pc, #36]	; (40225c <prvAddCurrentTaskToDelayedList+0x54>)
  402238:	6818      	ldr	r0, [r3, #0]
  40223a:	4b03      	ldr	r3, [pc, #12]	; (402248 <prvAddCurrentTaskToDelayedList+0x40>)
  40223c:	6819      	ldr	r1, [r3, #0]
  40223e:	3104      	adds	r1, #4
  402240:	4b04      	ldr	r3, [pc, #16]	; (402254 <prvAddCurrentTaskToDelayedList+0x4c>)
  402242:	4798      	blx	r3
  402244:	bd10      	pop	{r4, pc}
  402246:	bf00      	nop
  402248:	20400c74 	.word	0x20400c74
  40224c:	20400d6c 	.word	0x20400d6c
  402250:	20400c78 	.word	0x20400c78
  402254:	004015e9 	.word	0x004015e9
  402258:	20400d24 	.word	0x20400d24
  40225c:	20400c7c 	.word	0x20400c7c

00402260 <xTaskGenericCreate>:
{
  402260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402264:	b083      	sub	sp, #12
  402266:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  402268:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  40226c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  40226e:	b160      	cbz	r0, 40228a <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  402270:	2d04      	cmp	r5, #4
  402272:	d915      	bls.n	4022a0 <xTaskGenericCreate+0x40>
  402274:	f04f 0380 	mov.w	r3, #128	; 0x80
  402278:	b672      	cpsid	i
  40227a:	f383 8811 	msr	BASEPRI, r3
  40227e:	f3bf 8f6f 	isb	sy
  402282:	f3bf 8f4f 	dsb	sy
  402286:	b662      	cpsie	i
  402288:	e7fe      	b.n	402288 <xTaskGenericCreate+0x28>
  40228a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40228e:	b672      	cpsid	i
  402290:	f383 8811 	msr	BASEPRI, r3
  402294:	f3bf 8f6f 	isb	sy
  402298:	f3bf 8f4f 	dsb	sy
  40229c:	b662      	cpsie	i
  40229e:	e7fe      	b.n	40229e <xTaskGenericCreate+0x3e>
  4022a0:	9001      	str	r0, [sp, #4]
  4022a2:	4698      	mov	r8, r3
  4022a4:	4691      	mov	r9, r2
  4022a6:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4022a8:	b936      	cbnz	r6, 4022b8 <xTaskGenericCreate+0x58>
  4022aa:	0090      	lsls	r0, r2, #2
  4022ac:	4b62      	ldr	r3, [pc, #392]	; (402438 <xTaskGenericCreate+0x1d8>)
  4022ae:	4798      	blx	r3
		if( pxStack != NULL )
  4022b0:	4606      	mov	r6, r0
  4022b2:	2800      	cmp	r0, #0
  4022b4:	f000 809e 	beq.w	4023f4 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  4022b8:	2058      	movs	r0, #88	; 0x58
  4022ba:	4b5f      	ldr	r3, [pc, #380]	; (402438 <xTaskGenericCreate+0x1d8>)
  4022bc:	4798      	blx	r3
			if( pxNewTCB != NULL )
  4022be:	4604      	mov	r4, r0
  4022c0:	2800      	cmp	r0, #0
  4022c2:	f000 8094 	beq.w	4023ee <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  4022c6:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  4022c8:	ea4f 0289 	mov.w	r2, r9, lsl #2
  4022cc:	21a5      	movs	r1, #165	; 0xa5
  4022ce:	4630      	mov	r0, r6
  4022d0:	4b5a      	ldr	r3, [pc, #360]	; (40243c <xTaskGenericCreate+0x1dc>)
  4022d2:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  4022d4:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  4022d8:	444e      	add	r6, r9
  4022da:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4022dc:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  4022e0:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  4022e4:	783b      	ldrb	r3, [r7, #0]
  4022e6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  4022ea:	783b      	ldrb	r3, [r7, #0]
  4022ec:	2b00      	cmp	r3, #0
  4022ee:	f040 8084 	bne.w	4023fa <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  4022f2:	2700      	movs	r7, #0
  4022f4:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  4022f8:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  4022fa:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  4022fc:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  4022fe:	f104 0904 	add.w	r9, r4, #4
  402302:	4648      	mov	r0, r9
  402304:	f8df b184 	ldr.w	fp, [pc, #388]	; 40248c <xTaskGenericCreate+0x22c>
  402308:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  40230a:	f104 0018 	add.w	r0, r4, #24
  40230e:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  402310:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402312:	f1c5 0305 	rsb	r3, r5, #5
  402316:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  402318:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  40231a:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  40231c:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  402320:	4642      	mov	r2, r8
  402322:	9901      	ldr	r1, [sp, #4]
  402324:	4630      	mov	r0, r6
  402326:	4b46      	ldr	r3, [pc, #280]	; (402440 <xTaskGenericCreate+0x1e0>)
  402328:	4798      	blx	r3
  40232a:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  40232c:	f1ba 0f00 	cmp.w	sl, #0
  402330:	d001      	beq.n	402336 <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  402332:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  402336:	4b43      	ldr	r3, [pc, #268]	; (402444 <xTaskGenericCreate+0x1e4>)
  402338:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  40233a:	4a43      	ldr	r2, [pc, #268]	; (402448 <xTaskGenericCreate+0x1e8>)
  40233c:	6813      	ldr	r3, [r2, #0]
  40233e:	3301      	adds	r3, #1
  402340:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  402342:	4b42      	ldr	r3, [pc, #264]	; (40244c <xTaskGenericCreate+0x1ec>)
  402344:	681b      	ldr	r3, [r3, #0]
  402346:	2b00      	cmp	r3, #0
  402348:	d166      	bne.n	402418 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  40234a:	4b40      	ldr	r3, [pc, #256]	; (40244c <xTaskGenericCreate+0x1ec>)
  40234c:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  40234e:	6813      	ldr	r3, [r2, #0]
  402350:	2b01      	cmp	r3, #1
  402352:	d121      	bne.n	402398 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  402354:	4f3e      	ldr	r7, [pc, #248]	; (402450 <xTaskGenericCreate+0x1f0>)
  402356:	4638      	mov	r0, r7
  402358:	4e3e      	ldr	r6, [pc, #248]	; (402454 <xTaskGenericCreate+0x1f4>)
  40235a:	47b0      	blx	r6
  40235c:	f107 0014 	add.w	r0, r7, #20
  402360:	47b0      	blx	r6
  402362:	f107 0028 	add.w	r0, r7, #40	; 0x28
  402366:	47b0      	blx	r6
  402368:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  40236c:	47b0      	blx	r6
  40236e:	f107 0050 	add.w	r0, r7, #80	; 0x50
  402372:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  402374:	f8df 8118 	ldr.w	r8, [pc, #280]	; 402490 <xTaskGenericCreate+0x230>
  402378:	4640      	mov	r0, r8
  40237a:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  40237c:	4f36      	ldr	r7, [pc, #216]	; (402458 <xTaskGenericCreate+0x1f8>)
  40237e:	4638      	mov	r0, r7
  402380:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  402382:	4836      	ldr	r0, [pc, #216]	; (40245c <xTaskGenericCreate+0x1fc>)
  402384:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  402386:	4836      	ldr	r0, [pc, #216]	; (402460 <xTaskGenericCreate+0x200>)
  402388:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  40238a:	4836      	ldr	r0, [pc, #216]	; (402464 <xTaskGenericCreate+0x204>)
  40238c:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  40238e:	4b36      	ldr	r3, [pc, #216]	; (402468 <xTaskGenericCreate+0x208>)
  402390:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  402394:	4b35      	ldr	r3, [pc, #212]	; (40246c <xTaskGenericCreate+0x20c>)
  402396:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  402398:	4a35      	ldr	r2, [pc, #212]	; (402470 <xTaskGenericCreate+0x210>)
  40239a:	6813      	ldr	r3, [r2, #0]
  40239c:	3301      	adds	r3, #1
  40239e:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  4023a0:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  4023a2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4023a4:	4a33      	ldr	r2, [pc, #204]	; (402474 <xTaskGenericCreate+0x214>)
  4023a6:	6811      	ldr	r1, [r2, #0]
  4023a8:	2301      	movs	r3, #1
  4023aa:	4083      	lsls	r3, r0
  4023ac:	430b      	orrs	r3, r1
  4023ae:	6013      	str	r3, [r2, #0]
  4023b0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4023b4:	4649      	mov	r1, r9
  4023b6:	4b26      	ldr	r3, [pc, #152]	; (402450 <xTaskGenericCreate+0x1f0>)
  4023b8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4023bc:	4b2e      	ldr	r3, [pc, #184]	; (402478 <xTaskGenericCreate+0x218>)
  4023be:	4798      	blx	r3
		taskEXIT_CRITICAL();
  4023c0:	4b2e      	ldr	r3, [pc, #184]	; (40247c <xTaskGenericCreate+0x21c>)
  4023c2:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  4023c4:	4b2e      	ldr	r3, [pc, #184]	; (402480 <xTaskGenericCreate+0x220>)
  4023c6:	681b      	ldr	r3, [r3, #0]
  4023c8:	2b00      	cmp	r3, #0
  4023ca:	d031      	beq.n	402430 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  4023cc:	4b1f      	ldr	r3, [pc, #124]	; (40244c <xTaskGenericCreate+0x1ec>)
  4023ce:	681b      	ldr	r3, [r3, #0]
  4023d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4023d2:	429d      	cmp	r5, r3
  4023d4:	d92e      	bls.n	402434 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  4023d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4023da:	4b2a      	ldr	r3, [pc, #168]	; (402484 <xTaskGenericCreate+0x224>)
  4023dc:	601a      	str	r2, [r3, #0]
  4023de:	f3bf 8f4f 	dsb	sy
  4023e2:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  4023e6:	2001      	movs	r0, #1
}
  4023e8:	b003      	add	sp, #12
  4023ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  4023ee:	4630      	mov	r0, r6
  4023f0:	4b25      	ldr	r3, [pc, #148]	; (402488 <xTaskGenericCreate+0x228>)
  4023f2:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4023f4:	f04f 30ff 	mov.w	r0, #4294967295
  4023f8:	e7f6      	b.n	4023e8 <xTaskGenericCreate+0x188>
  4023fa:	463b      	mov	r3, r7
  4023fc:	f104 0234 	add.w	r2, r4, #52	; 0x34
  402400:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402402:	7859      	ldrb	r1, [r3, #1]
  402404:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  402408:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  40240c:	2900      	cmp	r1, #0
  40240e:	f43f af70 	beq.w	4022f2 <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  402412:	42bb      	cmp	r3, r7
  402414:	d1f5      	bne.n	402402 <xTaskGenericCreate+0x1a2>
  402416:	e76c      	b.n	4022f2 <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  402418:	4b19      	ldr	r3, [pc, #100]	; (402480 <xTaskGenericCreate+0x220>)
  40241a:	681b      	ldr	r3, [r3, #0]
  40241c:	2b00      	cmp	r3, #0
  40241e:	d1bb      	bne.n	402398 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  402420:	4b0a      	ldr	r3, [pc, #40]	; (40244c <xTaskGenericCreate+0x1ec>)
  402422:	681b      	ldr	r3, [r3, #0]
  402424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402426:	429d      	cmp	r5, r3
  402428:	d3b6      	bcc.n	402398 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  40242a:	4b08      	ldr	r3, [pc, #32]	; (40244c <xTaskGenericCreate+0x1ec>)
  40242c:	601c      	str	r4, [r3, #0]
  40242e:	e7b3      	b.n	402398 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  402430:	2001      	movs	r0, #1
  402432:	e7d9      	b.n	4023e8 <xTaskGenericCreate+0x188>
  402434:	2001      	movs	r0, #1
	return xReturn;
  402436:	e7d7      	b.n	4023e8 <xTaskGenericCreate+0x188>
  402438:	0040195d 	.word	0x0040195d
  40243c:	00403f09 	.word	0x00403f09
  402440:	004016b5 	.word	0x004016b5
  402444:	00401701 	.word	0x00401701
  402448:	20400ce4 	.word	0x20400ce4
  40244c:	20400c74 	.word	0x20400c74
  402450:	20400c80 	.word	0x20400c80
  402454:	004015b5 	.word	0x004015b5
  402458:	20400d10 	.word	0x20400d10
  40245c:	20400d2c 	.word	0x20400d2c
  402460:	20400d58 	.word	0x20400d58
  402464:	20400d44 	.word	0x20400d44
  402468:	20400c78 	.word	0x20400c78
  40246c:	20400c7c 	.word	0x20400c7c
  402470:	20400cf0 	.word	0x20400cf0
  402474:	20400cf8 	.word	0x20400cf8
  402478:	004015d1 	.word	0x004015d1
  40247c:	0040174d 	.word	0x0040174d
  402480:	20400d40 	.word	0x20400d40
  402484:	e000ed04 	.word	0xe000ed04
  402488:	0040198d 	.word	0x0040198d
  40248c:	004015cb 	.word	0x004015cb
  402490:	20400cfc 	.word	0x20400cfc

00402494 <vTaskStartScheduler>:
{
  402494:	b510      	push	{r4, lr}
  402496:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  402498:	2300      	movs	r3, #0
  40249a:	9303      	str	r3, [sp, #12]
  40249c:	9302      	str	r3, [sp, #8]
  40249e:	9301      	str	r3, [sp, #4]
  4024a0:	9300      	str	r3, [sp, #0]
  4024a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4024a6:	4917      	ldr	r1, [pc, #92]	; (402504 <vTaskStartScheduler+0x70>)
  4024a8:	4817      	ldr	r0, [pc, #92]	; (402508 <vTaskStartScheduler+0x74>)
  4024aa:	4c18      	ldr	r4, [pc, #96]	; (40250c <vTaskStartScheduler+0x78>)
  4024ac:	47a0      	blx	r4
		if( xReturn == pdPASS )
  4024ae:	2801      	cmp	r0, #1
  4024b0:	d00b      	beq.n	4024ca <vTaskStartScheduler+0x36>
		configASSERT( xReturn );
  4024b2:	bb20      	cbnz	r0, 4024fe <vTaskStartScheduler+0x6a>
  4024b4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4024b8:	b672      	cpsid	i
  4024ba:	f383 8811 	msr	BASEPRI, r3
  4024be:	f3bf 8f6f 	isb	sy
  4024c2:	f3bf 8f4f 	dsb	sy
  4024c6:	b662      	cpsie	i
  4024c8:	e7fe      	b.n	4024c8 <vTaskStartScheduler+0x34>
			xReturn = xTimerCreateTimerTask();
  4024ca:	4b11      	ldr	r3, [pc, #68]	; (402510 <vTaskStartScheduler+0x7c>)
  4024cc:	4798      	blx	r3
	if( xReturn == pdPASS )
  4024ce:	2801      	cmp	r0, #1
  4024d0:	d1ef      	bne.n	4024b2 <vTaskStartScheduler+0x1e>
  4024d2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4024d6:	b672      	cpsid	i
  4024d8:	f383 8811 	msr	BASEPRI, r3
  4024dc:	f3bf 8f6f 	isb	sy
  4024e0:	f3bf 8f4f 	dsb	sy
  4024e4:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  4024e6:	f04f 32ff 	mov.w	r2, #4294967295
  4024ea:	4b0a      	ldr	r3, [pc, #40]	; (402514 <vTaskStartScheduler+0x80>)
  4024ec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  4024ee:	2201      	movs	r2, #1
  4024f0:	4b09      	ldr	r3, [pc, #36]	; (402518 <vTaskStartScheduler+0x84>)
  4024f2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  4024f4:	2200      	movs	r2, #0
  4024f6:	4b09      	ldr	r3, [pc, #36]	; (40251c <vTaskStartScheduler+0x88>)
  4024f8:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  4024fa:	4b09      	ldr	r3, [pc, #36]	; (402520 <vTaskStartScheduler+0x8c>)
  4024fc:	4798      	blx	r3
}
  4024fe:	b004      	add	sp, #16
  402500:	bd10      	pop	{r4, pc}
  402502:	bf00      	nop
  402504:	004069ec 	.word	0x004069ec
  402508:	004027ad 	.word	0x004027ad
  40250c:	00402261 	.word	0x00402261
  402510:	00402ded 	.word	0x00402ded
  402514:	20400d24 	.word	0x20400d24
  402518:	20400d40 	.word	0x20400d40
  40251c:	20400d6c 	.word	0x20400d6c
  402520:	00401835 	.word	0x00401835

00402524 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  402524:	4a02      	ldr	r2, [pc, #8]	; (402530 <vTaskSuspendAll+0xc>)
  402526:	6813      	ldr	r3, [r2, #0]
  402528:	3301      	adds	r3, #1
  40252a:	6013      	str	r3, [r2, #0]
  40252c:	4770      	bx	lr
  40252e:	bf00      	nop
  402530:	20400cec 	.word	0x20400cec

00402534 <xTaskGetTickCount>:
		xTicks = xTickCount;
  402534:	4b01      	ldr	r3, [pc, #4]	; (40253c <xTaskGetTickCount+0x8>)
  402536:	6818      	ldr	r0, [r3, #0]
}
  402538:	4770      	bx	lr
  40253a:	bf00      	nop
  40253c:	20400d6c 	.word	0x20400d6c

00402540 <xTaskIncrementTick>:
{
  402540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402544:	4b42      	ldr	r3, [pc, #264]	; (402650 <xTaskIncrementTick+0x110>)
  402546:	681b      	ldr	r3, [r3, #0]
  402548:	2b00      	cmp	r3, #0
  40254a:	d178      	bne.n	40263e <xTaskIncrementTick+0xfe>
		++xTickCount;
  40254c:	4b41      	ldr	r3, [pc, #260]	; (402654 <xTaskIncrementTick+0x114>)
  40254e:	681a      	ldr	r2, [r3, #0]
  402550:	3201      	adds	r2, #1
  402552:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  402554:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  402556:	b9d6      	cbnz	r6, 40258e <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  402558:	4b3f      	ldr	r3, [pc, #252]	; (402658 <xTaskIncrementTick+0x118>)
  40255a:	681b      	ldr	r3, [r3, #0]
  40255c:	681b      	ldr	r3, [r3, #0]
  40255e:	b153      	cbz	r3, 402576 <xTaskIncrementTick+0x36>
  402560:	f04f 0380 	mov.w	r3, #128	; 0x80
  402564:	b672      	cpsid	i
  402566:	f383 8811 	msr	BASEPRI, r3
  40256a:	f3bf 8f6f 	isb	sy
  40256e:	f3bf 8f4f 	dsb	sy
  402572:	b662      	cpsie	i
  402574:	e7fe      	b.n	402574 <xTaskIncrementTick+0x34>
  402576:	4a38      	ldr	r2, [pc, #224]	; (402658 <xTaskIncrementTick+0x118>)
  402578:	6811      	ldr	r1, [r2, #0]
  40257a:	4b38      	ldr	r3, [pc, #224]	; (40265c <xTaskIncrementTick+0x11c>)
  40257c:	6818      	ldr	r0, [r3, #0]
  40257e:	6010      	str	r0, [r2, #0]
  402580:	6019      	str	r1, [r3, #0]
  402582:	4a37      	ldr	r2, [pc, #220]	; (402660 <xTaskIncrementTick+0x120>)
  402584:	6813      	ldr	r3, [r2, #0]
  402586:	3301      	adds	r3, #1
  402588:	6013      	str	r3, [r2, #0]
  40258a:	4b36      	ldr	r3, [pc, #216]	; (402664 <xTaskIncrementTick+0x124>)
  40258c:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  40258e:	4b36      	ldr	r3, [pc, #216]	; (402668 <xTaskIncrementTick+0x128>)
  402590:	681b      	ldr	r3, [r3, #0]
  402592:	429e      	cmp	r6, r3
  402594:	d218      	bcs.n	4025c8 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  402596:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  402598:	4b34      	ldr	r3, [pc, #208]	; (40266c <xTaskIncrementTick+0x12c>)
  40259a:	681b      	ldr	r3, [r3, #0]
  40259c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40259e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4025a2:	4a33      	ldr	r2, [pc, #204]	; (402670 <xTaskIncrementTick+0x130>)
  4025a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  4025a8:	2b02      	cmp	r3, #2
  4025aa:	bf28      	it	cs
  4025ac:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  4025ae:	4b31      	ldr	r3, [pc, #196]	; (402674 <xTaskIncrementTick+0x134>)
  4025b0:	681b      	ldr	r3, [r3, #0]
  4025b2:	b90b      	cbnz	r3, 4025b8 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  4025b4:	4b30      	ldr	r3, [pc, #192]	; (402678 <xTaskIncrementTick+0x138>)
  4025b6:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  4025b8:	4b30      	ldr	r3, [pc, #192]	; (40267c <xTaskIncrementTick+0x13c>)
  4025ba:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  4025bc:	2b00      	cmp	r3, #0
}
  4025be:	bf0c      	ite	eq
  4025c0:	4620      	moveq	r0, r4
  4025c2:	2001      	movne	r0, #1
  4025c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4025c8:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4025ca:	f8df 908c 	ldr.w	r9, [pc, #140]	; 402658 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4025ce:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 402688 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  4025d2:	4f2b      	ldr	r7, [pc, #172]	; (402680 <xTaskIncrementTick+0x140>)
  4025d4:	e01f      	b.n	402616 <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  4025d6:	f04f 32ff 	mov.w	r2, #4294967295
  4025da:	4b23      	ldr	r3, [pc, #140]	; (402668 <xTaskIncrementTick+0x128>)
  4025dc:	601a      	str	r2, [r3, #0]
						break;
  4025de:	e7db      	b.n	402598 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  4025e0:	4a21      	ldr	r2, [pc, #132]	; (402668 <xTaskIncrementTick+0x128>)
  4025e2:	6013      	str	r3, [r2, #0]
							break;
  4025e4:	e7d8      	b.n	402598 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4025e6:	f105 0018 	add.w	r0, r5, #24
  4025ea:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  4025ec:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  4025ee:	683a      	ldr	r2, [r7, #0]
  4025f0:	2301      	movs	r3, #1
  4025f2:	4083      	lsls	r3, r0
  4025f4:	4313      	orrs	r3, r2
  4025f6:	603b      	str	r3, [r7, #0]
  4025f8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4025fc:	4651      	mov	r1, sl
  4025fe:	4b1c      	ldr	r3, [pc, #112]	; (402670 <xTaskIncrementTick+0x130>)
  402600:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402604:	4b1f      	ldr	r3, [pc, #124]	; (402684 <xTaskIncrementTick+0x144>)
  402606:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402608:	4b18      	ldr	r3, [pc, #96]	; (40266c <xTaskIncrementTick+0x12c>)
  40260a:	681b      	ldr	r3, [r3, #0]
  40260c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  40260e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  402610:	429a      	cmp	r2, r3
  402612:	bf28      	it	cs
  402614:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402616:	f8d9 3000 	ldr.w	r3, [r9]
  40261a:	681b      	ldr	r3, [r3, #0]
  40261c:	2b00      	cmp	r3, #0
  40261e:	d0da      	beq.n	4025d6 <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402620:	f8d9 3000 	ldr.w	r3, [r9]
  402624:	68db      	ldr	r3, [r3, #12]
  402626:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  402628:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  40262a:	429e      	cmp	r6, r3
  40262c:	d3d8      	bcc.n	4025e0 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40262e:	f105 0a04 	add.w	sl, r5, #4
  402632:	4650      	mov	r0, sl
  402634:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  402636:	6aab      	ldr	r3, [r5, #40]	; 0x28
  402638:	2b00      	cmp	r3, #0
  40263a:	d1d4      	bne.n	4025e6 <xTaskIncrementTick+0xa6>
  40263c:	e7d6      	b.n	4025ec <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  40263e:	4a0d      	ldr	r2, [pc, #52]	; (402674 <xTaskIncrementTick+0x134>)
  402640:	6813      	ldr	r3, [r2, #0]
  402642:	3301      	adds	r3, #1
  402644:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  402646:	4b0c      	ldr	r3, [pc, #48]	; (402678 <xTaskIncrementTick+0x138>)
  402648:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  40264a:	2400      	movs	r4, #0
  40264c:	e7b4      	b.n	4025b8 <xTaskIncrementTick+0x78>
  40264e:	bf00      	nop
  402650:	20400cec 	.word	0x20400cec
  402654:	20400d6c 	.word	0x20400d6c
  402658:	20400c78 	.word	0x20400c78
  40265c:	20400c7c 	.word	0x20400c7c
  402660:	20400d28 	.word	0x20400d28
  402664:	004021dd 	.word	0x004021dd
  402668:	20400d24 	.word	0x20400d24
  40266c:	20400c74 	.word	0x20400c74
  402670:	20400c80 	.word	0x20400c80
  402674:	20400ce8 	.word	0x20400ce8
  402678:	00403345 	.word	0x00403345
  40267c:	20400d70 	.word	0x20400d70
  402680:	20400cf8 	.word	0x20400cf8
  402684:	004015d1 	.word	0x004015d1
  402688:	0040161d 	.word	0x0040161d

0040268c <xTaskResumeAll>:
{
  40268c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  402690:	4b38      	ldr	r3, [pc, #224]	; (402774 <xTaskResumeAll+0xe8>)
  402692:	681b      	ldr	r3, [r3, #0]
  402694:	b953      	cbnz	r3, 4026ac <xTaskResumeAll+0x20>
  402696:	f04f 0380 	mov.w	r3, #128	; 0x80
  40269a:	b672      	cpsid	i
  40269c:	f383 8811 	msr	BASEPRI, r3
  4026a0:	f3bf 8f6f 	isb	sy
  4026a4:	f3bf 8f4f 	dsb	sy
  4026a8:	b662      	cpsie	i
  4026aa:	e7fe      	b.n	4026aa <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  4026ac:	4b32      	ldr	r3, [pc, #200]	; (402778 <xTaskResumeAll+0xec>)
  4026ae:	4798      	blx	r3
		--uxSchedulerSuspended;
  4026b0:	4b30      	ldr	r3, [pc, #192]	; (402774 <xTaskResumeAll+0xe8>)
  4026b2:	681a      	ldr	r2, [r3, #0]
  4026b4:	3a01      	subs	r2, #1
  4026b6:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4026b8:	681b      	ldr	r3, [r3, #0]
  4026ba:	2b00      	cmp	r3, #0
  4026bc:	d155      	bne.n	40276a <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  4026be:	4b2f      	ldr	r3, [pc, #188]	; (40277c <xTaskResumeAll+0xf0>)
  4026c0:	681b      	ldr	r3, [r3, #0]
  4026c2:	2b00      	cmp	r3, #0
  4026c4:	d132      	bne.n	40272c <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  4026c6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4026c8:	4b2d      	ldr	r3, [pc, #180]	; (402780 <xTaskResumeAll+0xf4>)
  4026ca:	4798      	blx	r3
}
  4026cc:	4620      	mov	r0, r4
  4026ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  4026d2:	68fb      	ldr	r3, [r7, #12]
  4026d4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4026d6:	f104 0018 	add.w	r0, r4, #24
  4026da:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4026dc:	f104 0804 	add.w	r8, r4, #4
  4026e0:	4640      	mov	r0, r8
  4026e2:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  4026e4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4026e6:	682a      	ldr	r2, [r5, #0]
  4026e8:	2301      	movs	r3, #1
  4026ea:	4083      	lsls	r3, r0
  4026ec:	4313      	orrs	r3, r2
  4026ee:	602b      	str	r3, [r5, #0]
  4026f0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4026f4:	4641      	mov	r1, r8
  4026f6:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  4026fa:	4b22      	ldr	r3, [pc, #136]	; (402784 <xTaskResumeAll+0xf8>)
  4026fc:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4026fe:	4b22      	ldr	r3, [pc, #136]	; (402788 <xTaskResumeAll+0xfc>)
  402700:	681b      	ldr	r3, [r3, #0]
  402702:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402706:	429a      	cmp	r2, r3
  402708:	d20c      	bcs.n	402724 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40270a:	683b      	ldr	r3, [r7, #0]
  40270c:	2b00      	cmp	r3, #0
  40270e:	d1e0      	bne.n	4026d2 <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  402710:	4b1e      	ldr	r3, [pc, #120]	; (40278c <xTaskResumeAll+0x100>)
  402712:	681b      	ldr	r3, [r3, #0]
  402714:	b1db      	cbz	r3, 40274e <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  402716:	4b1d      	ldr	r3, [pc, #116]	; (40278c <xTaskResumeAll+0x100>)
  402718:	681b      	ldr	r3, [r3, #0]
  40271a:	b1c3      	cbz	r3, 40274e <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  40271c:	4e1c      	ldr	r6, [pc, #112]	; (402790 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  40271e:	4d1d      	ldr	r5, [pc, #116]	; (402794 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  402720:	4c1a      	ldr	r4, [pc, #104]	; (40278c <xTaskResumeAll+0x100>)
  402722:	e00e      	b.n	402742 <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  402724:	2201      	movs	r2, #1
  402726:	4b1b      	ldr	r3, [pc, #108]	; (402794 <xTaskResumeAll+0x108>)
  402728:	601a      	str	r2, [r3, #0]
  40272a:	e7ee      	b.n	40270a <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40272c:	4f1a      	ldr	r7, [pc, #104]	; (402798 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40272e:	4e1b      	ldr	r6, [pc, #108]	; (40279c <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  402730:	4d1b      	ldr	r5, [pc, #108]	; (4027a0 <xTaskResumeAll+0x114>)
  402732:	f8df 9074 	ldr.w	r9, [pc, #116]	; 4027a8 <xTaskResumeAll+0x11c>
  402736:	e7e8      	b.n	40270a <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  402738:	6823      	ldr	r3, [r4, #0]
  40273a:	3b01      	subs	r3, #1
  40273c:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  40273e:	6823      	ldr	r3, [r4, #0]
  402740:	b12b      	cbz	r3, 40274e <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  402742:	47b0      	blx	r6
  402744:	2800      	cmp	r0, #0
  402746:	d0f7      	beq.n	402738 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  402748:	2301      	movs	r3, #1
  40274a:	602b      	str	r3, [r5, #0]
  40274c:	e7f4      	b.n	402738 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  40274e:	4b11      	ldr	r3, [pc, #68]	; (402794 <xTaskResumeAll+0x108>)
  402750:	681b      	ldr	r3, [r3, #0]
  402752:	2b01      	cmp	r3, #1
  402754:	d10b      	bne.n	40276e <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  402756:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40275a:	4b12      	ldr	r3, [pc, #72]	; (4027a4 <xTaskResumeAll+0x118>)
  40275c:	601a      	str	r2, [r3, #0]
  40275e:	f3bf 8f4f 	dsb	sy
  402762:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  402766:	2401      	movs	r4, #1
  402768:	e7ae      	b.n	4026c8 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  40276a:	2400      	movs	r4, #0
  40276c:	e7ac      	b.n	4026c8 <xTaskResumeAll+0x3c>
  40276e:	2400      	movs	r4, #0
  402770:	e7aa      	b.n	4026c8 <xTaskResumeAll+0x3c>
  402772:	bf00      	nop
  402774:	20400cec 	.word	0x20400cec
  402778:	00401701 	.word	0x00401701
  40277c:	20400ce4 	.word	0x20400ce4
  402780:	0040174d 	.word	0x0040174d
  402784:	004015d1 	.word	0x004015d1
  402788:	20400c74 	.word	0x20400c74
  40278c:	20400ce8 	.word	0x20400ce8
  402790:	00402541 	.word	0x00402541
  402794:	20400d70 	.word	0x20400d70
  402798:	20400d2c 	.word	0x20400d2c
  40279c:	0040161d 	.word	0x0040161d
  4027a0:	20400cf8 	.word	0x20400cf8
  4027a4:	e000ed04 	.word	0xe000ed04
  4027a8:	20400c80 	.word	0x20400c80

004027ac <prvIdleTask>:
{
  4027ac:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  4027ae:	f8df 8088 	ldr.w	r8, [pc, #136]	; 402838 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4027b2:	4e19      	ldr	r6, [pc, #100]	; (402818 <prvIdleTask+0x6c>)
				taskYIELD();
  4027b4:	f8df 9084 	ldr.w	r9, [pc, #132]	; 40283c <prvIdleTask+0x90>
  4027b8:	e02a      	b.n	402810 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  4027ba:	4b18      	ldr	r3, [pc, #96]	; (40281c <prvIdleTask+0x70>)
  4027bc:	681b      	ldr	r3, [r3, #0]
  4027be:	2b01      	cmp	r3, #1
  4027c0:	d81e      	bhi.n	402800 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4027c2:	682b      	ldr	r3, [r5, #0]
  4027c4:	2b00      	cmp	r3, #0
  4027c6:	d0f8      	beq.n	4027ba <prvIdleTask+0xe>
			vTaskSuspendAll();
  4027c8:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4027ca:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  4027cc:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  4027ce:	2c00      	cmp	r4, #0
  4027d0:	d0f7      	beq.n	4027c2 <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  4027d2:	4b13      	ldr	r3, [pc, #76]	; (402820 <prvIdleTask+0x74>)
  4027d4:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  4027d6:	68f3      	ldr	r3, [r6, #12]
  4027d8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4027da:	1d20      	adds	r0, r4, #4
  4027dc:	4b11      	ldr	r3, [pc, #68]	; (402824 <prvIdleTask+0x78>)
  4027de:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  4027e0:	4a11      	ldr	r2, [pc, #68]	; (402828 <prvIdleTask+0x7c>)
  4027e2:	6813      	ldr	r3, [r2, #0]
  4027e4:	3b01      	subs	r3, #1
  4027e6:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  4027e8:	682b      	ldr	r3, [r5, #0]
  4027ea:	3b01      	subs	r3, #1
  4027ec:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  4027ee:	4b0f      	ldr	r3, [pc, #60]	; (40282c <prvIdleTask+0x80>)
  4027f0:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  4027f2:	6b20      	ldr	r0, [r4, #48]	; 0x30
  4027f4:	f8df a048 	ldr.w	sl, [pc, #72]	; 402840 <prvIdleTask+0x94>
  4027f8:	47d0      	blx	sl
		vPortFree( pxTCB );
  4027fa:	4620      	mov	r0, r4
  4027fc:	47d0      	blx	sl
  4027fe:	e7e0      	b.n	4027c2 <prvIdleTask+0x16>
				taskYIELD();
  402800:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402804:	f8c9 3000 	str.w	r3, [r9]
  402808:	f3bf 8f4f 	dsb	sy
  40280c:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402810:	4d07      	ldr	r5, [pc, #28]	; (402830 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  402812:	4f08      	ldr	r7, [pc, #32]	; (402834 <prvIdleTask+0x88>)
  402814:	e7d5      	b.n	4027c2 <prvIdleTask+0x16>
  402816:	bf00      	nop
  402818:	20400d58 	.word	0x20400d58
  40281c:	20400c80 	.word	0x20400c80
  402820:	00401701 	.word	0x00401701
  402824:	0040161d 	.word	0x0040161d
  402828:	20400ce4 	.word	0x20400ce4
  40282c:	0040174d 	.word	0x0040174d
  402830:	20400cf4 	.word	0x20400cf4
  402834:	0040268d 	.word	0x0040268d
  402838:	00402525 	.word	0x00402525
  40283c:	e000ed04 	.word	0xe000ed04
  402840:	0040198d 	.word	0x0040198d

00402844 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  402844:	4b2d      	ldr	r3, [pc, #180]	; (4028fc <vTaskSwitchContext+0xb8>)
  402846:	681b      	ldr	r3, [r3, #0]
  402848:	2b00      	cmp	r3, #0
  40284a:	d12c      	bne.n	4028a6 <vTaskSwitchContext+0x62>
{
  40284c:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  40284e:	2200      	movs	r2, #0
  402850:	4b2b      	ldr	r3, [pc, #172]	; (402900 <vTaskSwitchContext+0xbc>)
  402852:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  402854:	4b2b      	ldr	r3, [pc, #172]	; (402904 <vTaskSwitchContext+0xc0>)
  402856:	681b      	ldr	r3, [r3, #0]
  402858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40285a:	681a      	ldr	r2, [r3, #0]
  40285c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402860:	d103      	bne.n	40286a <vTaskSwitchContext+0x26>
  402862:	685a      	ldr	r2, [r3, #4]
  402864:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402868:	d021      	beq.n	4028ae <vTaskSwitchContext+0x6a>
  40286a:	4b26      	ldr	r3, [pc, #152]	; (402904 <vTaskSwitchContext+0xc0>)
  40286c:	6818      	ldr	r0, [r3, #0]
  40286e:	6819      	ldr	r1, [r3, #0]
  402870:	3134      	adds	r1, #52	; 0x34
  402872:	4b25      	ldr	r3, [pc, #148]	; (402908 <vTaskSwitchContext+0xc4>)
  402874:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402876:	4b25      	ldr	r3, [pc, #148]	; (40290c <vTaskSwitchContext+0xc8>)
  402878:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  40287a:	fab3 f383 	clz	r3, r3
  40287e:	b2db      	uxtb	r3, r3
  402880:	f1c3 031f 	rsb	r3, r3, #31
  402884:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402888:	4a21      	ldr	r2, [pc, #132]	; (402910 <vTaskSwitchContext+0xcc>)
  40288a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40288e:	b9ba      	cbnz	r2, 4028c0 <vTaskSwitchContext+0x7c>
	__asm volatile
  402890:	f04f 0380 	mov.w	r3, #128	; 0x80
  402894:	b672      	cpsid	i
  402896:	f383 8811 	msr	BASEPRI, r3
  40289a:	f3bf 8f6f 	isb	sy
  40289e:	f3bf 8f4f 	dsb	sy
  4028a2:	b662      	cpsie	i
  4028a4:	e7fe      	b.n	4028a4 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  4028a6:	2201      	movs	r2, #1
  4028a8:	4b15      	ldr	r3, [pc, #84]	; (402900 <vTaskSwitchContext+0xbc>)
  4028aa:	601a      	str	r2, [r3, #0]
  4028ac:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  4028ae:	689a      	ldr	r2, [r3, #8]
  4028b0:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4028b4:	d1d9      	bne.n	40286a <vTaskSwitchContext+0x26>
  4028b6:	68db      	ldr	r3, [r3, #12]
  4028b8:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  4028bc:	d1d5      	bne.n	40286a <vTaskSwitchContext+0x26>
  4028be:	e7da      	b.n	402876 <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4028c0:	4a13      	ldr	r2, [pc, #76]	; (402910 <vTaskSwitchContext+0xcc>)
  4028c2:	0099      	lsls	r1, r3, #2
  4028c4:	18c8      	adds	r0, r1, r3
  4028c6:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4028ca:	6844      	ldr	r4, [r0, #4]
  4028cc:	6864      	ldr	r4, [r4, #4]
  4028ce:	6044      	str	r4, [r0, #4]
  4028d0:	4419      	add	r1, r3
  4028d2:	4602      	mov	r2, r0
  4028d4:	3208      	adds	r2, #8
  4028d6:	4294      	cmp	r4, r2
  4028d8:	d009      	beq.n	4028ee <vTaskSwitchContext+0xaa>
  4028da:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4028de:	4a0c      	ldr	r2, [pc, #48]	; (402910 <vTaskSwitchContext+0xcc>)
  4028e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4028e4:	685b      	ldr	r3, [r3, #4]
  4028e6:	68da      	ldr	r2, [r3, #12]
  4028e8:	4b06      	ldr	r3, [pc, #24]	; (402904 <vTaskSwitchContext+0xc0>)
  4028ea:	601a      	str	r2, [r3, #0]
  4028ec:	bd10      	pop	{r4, pc}
  4028ee:	6860      	ldr	r0, [r4, #4]
  4028f0:	4a07      	ldr	r2, [pc, #28]	; (402910 <vTaskSwitchContext+0xcc>)
  4028f2:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4028f6:	6050      	str	r0, [r2, #4]
  4028f8:	e7ef      	b.n	4028da <vTaskSwitchContext+0x96>
  4028fa:	bf00      	nop
  4028fc:	20400cec 	.word	0x20400cec
  402900:	20400d70 	.word	0x20400d70
  402904:	20400c74 	.word	0x20400c74
  402908:	0040332d 	.word	0x0040332d
  40290c:	20400cf8 	.word	0x20400cf8
  402910:	20400c80 	.word	0x20400c80

00402914 <vTaskPlaceOnEventList>:
{
  402914:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  402916:	b1e0      	cbz	r0, 402952 <vTaskPlaceOnEventList+0x3e>
  402918:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  40291a:	4d17      	ldr	r5, [pc, #92]	; (402978 <vTaskPlaceOnEventList+0x64>)
  40291c:	6829      	ldr	r1, [r5, #0]
  40291e:	3118      	adds	r1, #24
  402920:	4b16      	ldr	r3, [pc, #88]	; (40297c <vTaskPlaceOnEventList+0x68>)
  402922:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402924:	6828      	ldr	r0, [r5, #0]
  402926:	3004      	adds	r0, #4
  402928:	4b15      	ldr	r3, [pc, #84]	; (402980 <vTaskPlaceOnEventList+0x6c>)
  40292a:	4798      	blx	r3
  40292c:	b940      	cbnz	r0, 402940 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40292e:	682a      	ldr	r2, [r5, #0]
  402930:	4914      	ldr	r1, [pc, #80]	; (402984 <vTaskPlaceOnEventList+0x70>)
  402932:	680b      	ldr	r3, [r1, #0]
  402934:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402936:	2201      	movs	r2, #1
  402938:	4082      	lsls	r2, r0
  40293a:	ea23 0302 	bic.w	r3, r3, r2
  40293e:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  402940:	f1b4 3fff 	cmp.w	r4, #4294967295
  402944:	d010      	beq.n	402968 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  402946:	4b10      	ldr	r3, [pc, #64]	; (402988 <vTaskPlaceOnEventList+0x74>)
  402948:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  40294a:	4420      	add	r0, r4
  40294c:	4b0f      	ldr	r3, [pc, #60]	; (40298c <vTaskPlaceOnEventList+0x78>)
  40294e:	4798      	blx	r3
  402950:	bd38      	pop	{r3, r4, r5, pc}
  402952:	f04f 0380 	mov.w	r3, #128	; 0x80
  402956:	b672      	cpsid	i
  402958:	f383 8811 	msr	BASEPRI, r3
  40295c:	f3bf 8f6f 	isb	sy
  402960:	f3bf 8f4f 	dsb	sy
  402964:	b662      	cpsie	i
  402966:	e7fe      	b.n	402966 <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402968:	4b03      	ldr	r3, [pc, #12]	; (402978 <vTaskPlaceOnEventList+0x64>)
  40296a:	6819      	ldr	r1, [r3, #0]
  40296c:	3104      	adds	r1, #4
  40296e:	4808      	ldr	r0, [pc, #32]	; (402990 <vTaskPlaceOnEventList+0x7c>)
  402970:	4b08      	ldr	r3, [pc, #32]	; (402994 <vTaskPlaceOnEventList+0x80>)
  402972:	4798      	blx	r3
  402974:	bd38      	pop	{r3, r4, r5, pc}
  402976:	bf00      	nop
  402978:	20400c74 	.word	0x20400c74
  40297c:	004015e9 	.word	0x004015e9
  402980:	0040161d 	.word	0x0040161d
  402984:	20400cf8 	.word	0x20400cf8
  402988:	20400d6c 	.word	0x20400d6c
  40298c:	00402209 	.word	0x00402209
  402990:	20400d44 	.word	0x20400d44
  402994:	004015d1 	.word	0x004015d1

00402998 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  402998:	b1e8      	cbz	r0, 4029d6 <vTaskPlaceOnEventListRestricted+0x3e>
	{
  40299a:	b570      	push	{r4, r5, r6, lr}
  40299c:	4615      	mov	r5, r2
  40299e:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4029a0:	4e16      	ldr	r6, [pc, #88]	; (4029fc <vTaskPlaceOnEventListRestricted+0x64>)
  4029a2:	6831      	ldr	r1, [r6, #0]
  4029a4:	3118      	adds	r1, #24
  4029a6:	4b16      	ldr	r3, [pc, #88]	; (402a00 <vTaskPlaceOnEventListRestricted+0x68>)
  4029a8:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4029aa:	6830      	ldr	r0, [r6, #0]
  4029ac:	3004      	adds	r0, #4
  4029ae:	4b15      	ldr	r3, [pc, #84]	; (402a04 <vTaskPlaceOnEventListRestricted+0x6c>)
  4029b0:	4798      	blx	r3
  4029b2:	b940      	cbnz	r0, 4029c6 <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4029b4:	6832      	ldr	r2, [r6, #0]
  4029b6:	4914      	ldr	r1, [pc, #80]	; (402a08 <vTaskPlaceOnEventListRestricted+0x70>)
  4029b8:	680b      	ldr	r3, [r1, #0]
  4029ba:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4029bc:	2201      	movs	r2, #1
  4029be:	4082      	lsls	r2, r0
  4029c0:	ea23 0302 	bic.w	r3, r3, r2
  4029c4:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  4029c6:	2d01      	cmp	r5, #1
  4029c8:	d010      	beq.n	4029ec <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  4029ca:	4b10      	ldr	r3, [pc, #64]	; (402a0c <vTaskPlaceOnEventListRestricted+0x74>)
  4029cc:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4029ce:	4420      	add	r0, r4
  4029d0:	4b0f      	ldr	r3, [pc, #60]	; (402a10 <vTaskPlaceOnEventListRestricted+0x78>)
  4029d2:	4798      	blx	r3
  4029d4:	bd70      	pop	{r4, r5, r6, pc}
  4029d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029da:	b672      	cpsid	i
  4029dc:	f383 8811 	msr	BASEPRI, r3
  4029e0:	f3bf 8f6f 	isb	sy
  4029e4:	f3bf 8f4f 	dsb	sy
  4029e8:	b662      	cpsie	i
  4029ea:	e7fe      	b.n	4029ea <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4029ec:	4b03      	ldr	r3, [pc, #12]	; (4029fc <vTaskPlaceOnEventListRestricted+0x64>)
  4029ee:	6819      	ldr	r1, [r3, #0]
  4029f0:	3104      	adds	r1, #4
  4029f2:	4808      	ldr	r0, [pc, #32]	; (402a14 <vTaskPlaceOnEventListRestricted+0x7c>)
  4029f4:	4b02      	ldr	r3, [pc, #8]	; (402a00 <vTaskPlaceOnEventListRestricted+0x68>)
  4029f6:	4798      	blx	r3
  4029f8:	bd70      	pop	{r4, r5, r6, pc}
  4029fa:	bf00      	nop
  4029fc:	20400c74 	.word	0x20400c74
  402a00:	004015d1 	.word	0x004015d1
  402a04:	0040161d 	.word	0x0040161d
  402a08:	20400cf8 	.word	0x20400cf8
  402a0c:	20400d6c 	.word	0x20400d6c
  402a10:	00402209 	.word	0x00402209
  402a14:	20400d44 	.word	0x20400d44

00402a18 <xTaskRemoveFromEventList>:
{
  402a18:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  402a1a:	68c3      	ldr	r3, [r0, #12]
  402a1c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  402a1e:	b324      	cbz	r4, 402a6a <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402a20:	f104 0518 	add.w	r5, r4, #24
  402a24:	4628      	mov	r0, r5
  402a26:	4b1a      	ldr	r3, [pc, #104]	; (402a90 <xTaskRemoveFromEventList+0x78>)
  402a28:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402a2a:	4b1a      	ldr	r3, [pc, #104]	; (402a94 <xTaskRemoveFromEventList+0x7c>)
  402a2c:	681b      	ldr	r3, [r3, #0]
  402a2e:	bb3b      	cbnz	r3, 402a80 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402a30:	1d25      	adds	r5, r4, #4
  402a32:	4628      	mov	r0, r5
  402a34:	4b16      	ldr	r3, [pc, #88]	; (402a90 <xTaskRemoveFromEventList+0x78>)
  402a36:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  402a38:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402a3a:	4a17      	ldr	r2, [pc, #92]	; (402a98 <xTaskRemoveFromEventList+0x80>)
  402a3c:	6811      	ldr	r1, [r2, #0]
  402a3e:	2301      	movs	r3, #1
  402a40:	4083      	lsls	r3, r0
  402a42:	430b      	orrs	r3, r1
  402a44:	6013      	str	r3, [r2, #0]
  402a46:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402a4a:	4629      	mov	r1, r5
  402a4c:	4b13      	ldr	r3, [pc, #76]	; (402a9c <xTaskRemoveFromEventList+0x84>)
  402a4e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402a52:	4b13      	ldr	r3, [pc, #76]	; (402aa0 <xTaskRemoveFromEventList+0x88>)
  402a54:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  402a56:	4b13      	ldr	r3, [pc, #76]	; (402aa4 <xTaskRemoveFromEventList+0x8c>)
  402a58:	681b      	ldr	r3, [r3, #0]
  402a5a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402a5e:	429a      	cmp	r2, r3
  402a60:	d913      	bls.n	402a8a <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  402a62:	2001      	movs	r0, #1
  402a64:	4b10      	ldr	r3, [pc, #64]	; (402aa8 <xTaskRemoveFromEventList+0x90>)
  402a66:	6018      	str	r0, [r3, #0]
  402a68:	bd38      	pop	{r3, r4, r5, pc}
  402a6a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a6e:	b672      	cpsid	i
  402a70:	f383 8811 	msr	BASEPRI, r3
  402a74:	f3bf 8f6f 	isb	sy
  402a78:	f3bf 8f4f 	dsb	sy
  402a7c:	b662      	cpsie	i
  402a7e:	e7fe      	b.n	402a7e <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402a80:	4629      	mov	r1, r5
  402a82:	480a      	ldr	r0, [pc, #40]	; (402aac <xTaskRemoveFromEventList+0x94>)
  402a84:	4b06      	ldr	r3, [pc, #24]	; (402aa0 <xTaskRemoveFromEventList+0x88>)
  402a86:	4798      	blx	r3
  402a88:	e7e5      	b.n	402a56 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  402a8a:	2000      	movs	r0, #0
}
  402a8c:	bd38      	pop	{r3, r4, r5, pc}
  402a8e:	bf00      	nop
  402a90:	0040161d 	.word	0x0040161d
  402a94:	20400cec 	.word	0x20400cec
  402a98:	20400cf8 	.word	0x20400cf8
  402a9c:	20400c80 	.word	0x20400c80
  402aa0:	004015d1 	.word	0x004015d1
  402aa4:	20400c74 	.word	0x20400c74
  402aa8:	20400d70 	.word	0x20400d70
  402aac:	20400d2c 	.word	0x20400d2c

00402ab0 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  402ab0:	b130      	cbz	r0, 402ac0 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402ab2:	4a09      	ldr	r2, [pc, #36]	; (402ad8 <vTaskSetTimeOutState+0x28>)
  402ab4:	6812      	ldr	r2, [r2, #0]
  402ab6:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402ab8:	4a08      	ldr	r2, [pc, #32]	; (402adc <vTaskSetTimeOutState+0x2c>)
  402aba:	6812      	ldr	r2, [r2, #0]
  402abc:	6042      	str	r2, [r0, #4]
  402abe:	4770      	bx	lr
  402ac0:	f04f 0380 	mov.w	r3, #128	; 0x80
  402ac4:	b672      	cpsid	i
  402ac6:	f383 8811 	msr	BASEPRI, r3
  402aca:	f3bf 8f6f 	isb	sy
  402ace:	f3bf 8f4f 	dsb	sy
  402ad2:	b662      	cpsie	i
  402ad4:	e7fe      	b.n	402ad4 <vTaskSetTimeOutState+0x24>
  402ad6:	bf00      	nop
  402ad8:	20400d28 	.word	0x20400d28
  402adc:	20400d6c 	.word	0x20400d6c

00402ae0 <xTaskCheckForTimeOut>:
{
  402ae0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  402ae2:	b1c0      	cbz	r0, 402b16 <xTaskCheckForTimeOut+0x36>
  402ae4:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  402ae6:	b309      	cbz	r1, 402b2c <xTaskCheckForTimeOut+0x4c>
  402ae8:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  402aea:	4b1d      	ldr	r3, [pc, #116]	; (402b60 <xTaskCheckForTimeOut+0x80>)
  402aec:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  402aee:	4b1d      	ldr	r3, [pc, #116]	; (402b64 <xTaskCheckForTimeOut+0x84>)
  402af0:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  402af2:	682b      	ldr	r3, [r5, #0]
  402af4:	f1b3 3fff 	cmp.w	r3, #4294967295
  402af8:	d02e      	beq.n	402b58 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  402afa:	491b      	ldr	r1, [pc, #108]	; (402b68 <xTaskCheckForTimeOut+0x88>)
  402afc:	6809      	ldr	r1, [r1, #0]
  402afe:	6820      	ldr	r0, [r4, #0]
  402b00:	4288      	cmp	r0, r1
  402b02:	d002      	beq.n	402b0a <xTaskCheckForTimeOut+0x2a>
  402b04:	6861      	ldr	r1, [r4, #4]
  402b06:	428a      	cmp	r2, r1
  402b08:	d228      	bcs.n	402b5c <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  402b0a:	6861      	ldr	r1, [r4, #4]
  402b0c:	1a50      	subs	r0, r2, r1
  402b0e:	4283      	cmp	r3, r0
  402b10:	d817      	bhi.n	402b42 <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  402b12:	2401      	movs	r4, #1
  402b14:	e01c      	b.n	402b50 <xTaskCheckForTimeOut+0x70>
  402b16:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b1a:	b672      	cpsid	i
  402b1c:	f383 8811 	msr	BASEPRI, r3
  402b20:	f3bf 8f6f 	isb	sy
  402b24:	f3bf 8f4f 	dsb	sy
  402b28:	b662      	cpsie	i
  402b2a:	e7fe      	b.n	402b2a <xTaskCheckForTimeOut+0x4a>
  402b2c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b30:	b672      	cpsid	i
  402b32:	f383 8811 	msr	BASEPRI, r3
  402b36:	f3bf 8f6f 	isb	sy
  402b3a:	f3bf 8f4f 	dsb	sy
  402b3e:	b662      	cpsie	i
  402b40:	e7fe      	b.n	402b40 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  402b42:	1a9b      	subs	r3, r3, r2
  402b44:	440b      	add	r3, r1
  402b46:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402b48:	4620      	mov	r0, r4
  402b4a:	4b08      	ldr	r3, [pc, #32]	; (402b6c <xTaskCheckForTimeOut+0x8c>)
  402b4c:	4798      	blx	r3
			xReturn = pdFALSE;
  402b4e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402b50:	4b07      	ldr	r3, [pc, #28]	; (402b70 <xTaskCheckForTimeOut+0x90>)
  402b52:	4798      	blx	r3
}
  402b54:	4620      	mov	r0, r4
  402b56:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  402b58:	2400      	movs	r4, #0
  402b5a:	e7f9      	b.n	402b50 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  402b5c:	2401      	movs	r4, #1
  402b5e:	e7f7      	b.n	402b50 <xTaskCheckForTimeOut+0x70>
  402b60:	00401701 	.word	0x00401701
  402b64:	20400d6c 	.word	0x20400d6c
  402b68:	20400d28 	.word	0x20400d28
  402b6c:	00402ab1 	.word	0x00402ab1
  402b70:	0040174d 	.word	0x0040174d

00402b74 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  402b74:	2201      	movs	r2, #1
  402b76:	4b01      	ldr	r3, [pc, #4]	; (402b7c <vTaskMissedYield+0x8>)
  402b78:	601a      	str	r2, [r3, #0]
  402b7a:	4770      	bx	lr
  402b7c:	20400d70 	.word	0x20400d70

00402b80 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  402b80:	4b05      	ldr	r3, [pc, #20]	; (402b98 <xTaskGetSchedulerState+0x18>)
  402b82:	681b      	ldr	r3, [r3, #0]
  402b84:	b133      	cbz	r3, 402b94 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402b86:	4b05      	ldr	r3, [pc, #20]	; (402b9c <xTaskGetSchedulerState+0x1c>)
  402b88:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  402b8a:	2b00      	cmp	r3, #0
  402b8c:	bf0c      	ite	eq
  402b8e:	2002      	moveq	r0, #2
  402b90:	2000      	movne	r0, #0
  402b92:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  402b94:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  402b96:	4770      	bx	lr
  402b98:	20400d40 	.word	0x20400d40
  402b9c:	20400cec 	.word	0x20400cec

00402ba0 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402ba0:	2800      	cmp	r0, #0
  402ba2:	d044      	beq.n	402c2e <vTaskPriorityInherit+0x8e>
	{
  402ba4:	b538      	push	{r3, r4, r5, lr}
  402ba6:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  402ba8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  402baa:	4921      	ldr	r1, [pc, #132]	; (402c30 <vTaskPriorityInherit+0x90>)
  402bac:	6809      	ldr	r1, [r1, #0]
  402bae:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402bb0:	428a      	cmp	r2, r1
  402bb2:	d214      	bcs.n	402bde <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  402bb4:	6981      	ldr	r1, [r0, #24]
  402bb6:	2900      	cmp	r1, #0
  402bb8:	db05      	blt.n	402bc6 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402bba:	491d      	ldr	r1, [pc, #116]	; (402c30 <vTaskPriorityInherit+0x90>)
  402bbc:	6809      	ldr	r1, [r1, #0]
  402bbe:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402bc0:	f1c1 0105 	rsb	r1, r1, #5
  402bc4:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  402bc6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  402bca:	491a      	ldr	r1, [pc, #104]	; (402c34 <vTaskPriorityInherit+0x94>)
  402bcc:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  402bd0:	6961      	ldr	r1, [r4, #20]
  402bd2:	4291      	cmp	r1, r2
  402bd4:	d004      	beq.n	402be0 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402bd6:	4a16      	ldr	r2, [pc, #88]	; (402c30 <vTaskPriorityInherit+0x90>)
  402bd8:	6812      	ldr	r2, [r2, #0]
  402bda:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  402bdc:	62e2      	str	r2, [r4, #44]	; 0x2c
  402bde:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402be0:	1d25      	adds	r5, r4, #4
  402be2:	4628      	mov	r0, r5
  402be4:	4b14      	ldr	r3, [pc, #80]	; (402c38 <vTaskPriorityInherit+0x98>)
  402be6:	4798      	blx	r3
  402be8:	b970      	cbnz	r0, 402c08 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402bea:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402bec:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402bf0:	4a10      	ldr	r2, [pc, #64]	; (402c34 <vTaskPriorityInherit+0x94>)
  402bf2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402bf6:	b93a      	cbnz	r2, 402c08 <vTaskPriorityInherit+0x68>
  402bf8:	4810      	ldr	r0, [pc, #64]	; (402c3c <vTaskPriorityInherit+0x9c>)
  402bfa:	6802      	ldr	r2, [r0, #0]
  402bfc:	2101      	movs	r1, #1
  402bfe:	fa01 f303 	lsl.w	r3, r1, r3
  402c02:	ea22 0303 	bic.w	r3, r2, r3
  402c06:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402c08:	4b09      	ldr	r3, [pc, #36]	; (402c30 <vTaskPriorityInherit+0x90>)
  402c0a:	681b      	ldr	r3, [r3, #0]
  402c0c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402c0e:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  402c10:	4a0a      	ldr	r2, [pc, #40]	; (402c3c <vTaskPriorityInherit+0x9c>)
  402c12:	6811      	ldr	r1, [r2, #0]
  402c14:	2301      	movs	r3, #1
  402c16:	4083      	lsls	r3, r0
  402c18:	430b      	orrs	r3, r1
  402c1a:	6013      	str	r3, [r2, #0]
  402c1c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402c20:	4629      	mov	r1, r5
  402c22:	4b04      	ldr	r3, [pc, #16]	; (402c34 <vTaskPriorityInherit+0x94>)
  402c24:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402c28:	4b05      	ldr	r3, [pc, #20]	; (402c40 <vTaskPriorityInherit+0xa0>)
  402c2a:	4798      	blx	r3
  402c2c:	bd38      	pop	{r3, r4, r5, pc}
  402c2e:	4770      	bx	lr
  402c30:	20400c74 	.word	0x20400c74
  402c34:	20400c80 	.word	0x20400c80
  402c38:	0040161d 	.word	0x0040161d
  402c3c:	20400cf8 	.word	0x20400cf8
  402c40:	004015d1 	.word	0x004015d1

00402c44 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  402c44:	2800      	cmp	r0, #0
  402c46:	d04d      	beq.n	402ce4 <xTaskPriorityDisinherit+0xa0>
	{
  402c48:	b538      	push	{r3, r4, r5, lr}
  402c4a:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  402c4c:	4a27      	ldr	r2, [pc, #156]	; (402cec <xTaskPriorityDisinherit+0xa8>)
  402c4e:	6812      	ldr	r2, [r2, #0]
  402c50:	4290      	cmp	r0, r2
  402c52:	d00a      	beq.n	402c6a <xTaskPriorityDisinherit+0x26>
  402c54:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c58:	b672      	cpsid	i
  402c5a:	f383 8811 	msr	BASEPRI, r3
  402c5e:	f3bf 8f6f 	isb	sy
  402c62:	f3bf 8f4f 	dsb	sy
  402c66:	b662      	cpsie	i
  402c68:	e7fe      	b.n	402c68 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  402c6a:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  402c6c:	b952      	cbnz	r2, 402c84 <xTaskPriorityDisinherit+0x40>
  402c6e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c72:	b672      	cpsid	i
  402c74:	f383 8811 	msr	BASEPRI, r3
  402c78:	f3bf 8f6f 	isb	sy
  402c7c:	f3bf 8f4f 	dsb	sy
  402c80:	b662      	cpsie	i
  402c82:	e7fe      	b.n	402c82 <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  402c84:	3a01      	subs	r2, #1
  402c86:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  402c88:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  402c8a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  402c8c:	4288      	cmp	r0, r1
  402c8e:	d02b      	beq.n	402ce8 <xTaskPriorityDisinherit+0xa4>
  402c90:	bb52      	cbnz	r2, 402ce8 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402c92:	1d25      	adds	r5, r4, #4
  402c94:	4628      	mov	r0, r5
  402c96:	4b16      	ldr	r3, [pc, #88]	; (402cf0 <xTaskPriorityDisinherit+0xac>)
  402c98:	4798      	blx	r3
  402c9a:	b968      	cbnz	r0, 402cb8 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402c9c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  402c9e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402ca2:	4b14      	ldr	r3, [pc, #80]	; (402cf4 <xTaskPriorityDisinherit+0xb0>)
  402ca4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402ca8:	b933      	cbnz	r3, 402cb8 <xTaskPriorityDisinherit+0x74>
  402caa:	4813      	ldr	r0, [pc, #76]	; (402cf8 <xTaskPriorityDisinherit+0xb4>)
  402cac:	6803      	ldr	r3, [r0, #0]
  402cae:	2201      	movs	r2, #1
  402cb0:	408a      	lsls	r2, r1
  402cb2:	ea23 0302 	bic.w	r3, r3, r2
  402cb6:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  402cb8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  402cba:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402cbc:	f1c0 0305 	rsb	r3, r0, #5
  402cc0:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  402cc2:	4a0d      	ldr	r2, [pc, #52]	; (402cf8 <xTaskPriorityDisinherit+0xb4>)
  402cc4:	6811      	ldr	r1, [r2, #0]
  402cc6:	2401      	movs	r4, #1
  402cc8:	fa04 f300 	lsl.w	r3, r4, r0
  402ccc:	430b      	orrs	r3, r1
  402cce:	6013      	str	r3, [r2, #0]
  402cd0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402cd4:	4629      	mov	r1, r5
  402cd6:	4b07      	ldr	r3, [pc, #28]	; (402cf4 <xTaskPriorityDisinherit+0xb0>)
  402cd8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402cdc:	4b07      	ldr	r3, [pc, #28]	; (402cfc <xTaskPriorityDisinherit+0xb8>)
  402cde:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  402ce0:	4620      	mov	r0, r4
  402ce2:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  402ce4:	2000      	movs	r0, #0
  402ce6:	4770      	bx	lr
  402ce8:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  402cea:	bd38      	pop	{r3, r4, r5, pc}
  402cec:	20400c74 	.word	0x20400c74
  402cf0:	0040161d 	.word	0x0040161d
  402cf4:	20400c80 	.word	0x20400c80
  402cf8:	20400cf8 	.word	0x20400cf8
  402cfc:	004015d1 	.word	0x004015d1

00402d00 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  402d00:	4b05      	ldr	r3, [pc, #20]	; (402d18 <pvTaskIncrementMutexHeldCount+0x18>)
  402d02:	681b      	ldr	r3, [r3, #0]
  402d04:	b123      	cbz	r3, 402d10 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  402d06:	4b04      	ldr	r3, [pc, #16]	; (402d18 <pvTaskIncrementMutexHeldCount+0x18>)
  402d08:	681a      	ldr	r2, [r3, #0]
  402d0a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  402d0c:	3301      	adds	r3, #1
  402d0e:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  402d10:	4b01      	ldr	r3, [pc, #4]	; (402d18 <pvTaskIncrementMutexHeldCount+0x18>)
  402d12:	6818      	ldr	r0, [r3, #0]
	}
  402d14:	4770      	bx	lr
  402d16:	bf00      	nop
  402d18:	20400c74 	.word	0x20400c74

00402d1c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  402d1c:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402d1e:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402d20:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  402d22:	4291      	cmp	r1, r2
  402d24:	d80c      	bhi.n	402d40 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  402d26:	1ad2      	subs	r2, r2, r3
  402d28:	6983      	ldr	r3, [r0, #24]
  402d2a:	429a      	cmp	r2, r3
  402d2c:	d301      	bcc.n	402d32 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  402d2e:	2001      	movs	r0, #1
  402d30:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  402d32:	1d01      	adds	r1, r0, #4
  402d34:	4b09      	ldr	r3, [pc, #36]	; (402d5c <prvInsertTimerInActiveList+0x40>)
  402d36:	6818      	ldr	r0, [r3, #0]
  402d38:	4b09      	ldr	r3, [pc, #36]	; (402d60 <prvInsertTimerInActiveList+0x44>)
  402d3a:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402d3c:	2000      	movs	r0, #0
  402d3e:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402d40:	429a      	cmp	r2, r3
  402d42:	d203      	bcs.n	402d4c <prvInsertTimerInActiveList+0x30>
  402d44:	4299      	cmp	r1, r3
  402d46:	d301      	bcc.n	402d4c <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  402d48:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402d4a:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402d4c:	1d01      	adds	r1, r0, #4
  402d4e:	4b05      	ldr	r3, [pc, #20]	; (402d64 <prvInsertTimerInActiveList+0x48>)
  402d50:	6818      	ldr	r0, [r3, #0]
  402d52:	4b03      	ldr	r3, [pc, #12]	; (402d60 <prvInsertTimerInActiveList+0x44>)
  402d54:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402d56:	2000      	movs	r0, #0
  402d58:	bd08      	pop	{r3, pc}
  402d5a:	bf00      	nop
  402d5c:	20400d78 	.word	0x20400d78
  402d60:	004015e9 	.word	0x004015e9
  402d64:	20400d74 	.word	0x20400d74

00402d68 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402d68:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402d6a:	4b15      	ldr	r3, [pc, #84]	; (402dc0 <prvCheckForValidListAndQueue+0x58>)
  402d6c:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  402d6e:	4b15      	ldr	r3, [pc, #84]	; (402dc4 <prvCheckForValidListAndQueue+0x5c>)
  402d70:	681b      	ldr	r3, [r3, #0]
  402d72:	b113      	cbz	r3, 402d7a <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  402d74:	4b14      	ldr	r3, [pc, #80]	; (402dc8 <prvCheckForValidListAndQueue+0x60>)
  402d76:	4798      	blx	r3
  402d78:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  402d7a:	4d14      	ldr	r5, [pc, #80]	; (402dcc <prvCheckForValidListAndQueue+0x64>)
  402d7c:	4628      	mov	r0, r5
  402d7e:	4e14      	ldr	r6, [pc, #80]	; (402dd0 <prvCheckForValidListAndQueue+0x68>)
  402d80:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  402d82:	4c14      	ldr	r4, [pc, #80]	; (402dd4 <prvCheckForValidListAndQueue+0x6c>)
  402d84:	4620      	mov	r0, r4
  402d86:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  402d88:	4b13      	ldr	r3, [pc, #76]	; (402dd8 <prvCheckForValidListAndQueue+0x70>)
  402d8a:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  402d8c:	4b13      	ldr	r3, [pc, #76]	; (402ddc <prvCheckForValidListAndQueue+0x74>)
  402d8e:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  402d90:	2200      	movs	r2, #0
  402d92:	2110      	movs	r1, #16
  402d94:	2005      	movs	r0, #5
  402d96:	4b12      	ldr	r3, [pc, #72]	; (402de0 <prvCheckForValidListAndQueue+0x78>)
  402d98:	4798      	blx	r3
  402d9a:	4b0a      	ldr	r3, [pc, #40]	; (402dc4 <prvCheckForValidListAndQueue+0x5c>)
  402d9c:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  402d9e:	b118      	cbz	r0, 402da8 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  402da0:	4910      	ldr	r1, [pc, #64]	; (402de4 <prvCheckForValidListAndQueue+0x7c>)
  402da2:	4b11      	ldr	r3, [pc, #68]	; (402de8 <prvCheckForValidListAndQueue+0x80>)
  402da4:	4798      	blx	r3
  402da6:	e7e5      	b.n	402d74 <prvCheckForValidListAndQueue+0xc>
  402da8:	f04f 0380 	mov.w	r3, #128	; 0x80
  402dac:	b672      	cpsid	i
  402dae:	f383 8811 	msr	BASEPRI, r3
  402db2:	f3bf 8f6f 	isb	sy
  402db6:	f3bf 8f4f 	dsb	sy
  402dba:	b662      	cpsie	i
  402dbc:	e7fe      	b.n	402dbc <prvCheckForValidListAndQueue+0x54>
  402dbe:	bf00      	nop
  402dc0:	00401701 	.word	0x00401701
  402dc4:	20400da8 	.word	0x20400da8
  402dc8:	0040174d 	.word	0x0040174d
  402dcc:	20400d7c 	.word	0x20400d7c
  402dd0:	004015b5 	.word	0x004015b5
  402dd4:	20400d90 	.word	0x20400d90
  402dd8:	20400d74 	.word	0x20400d74
  402ddc:	20400d78 	.word	0x20400d78
  402de0:	00401c21 	.word	0x00401c21
  402de4:	004069f4 	.word	0x004069f4
  402de8:	00402151 	.word	0x00402151

00402dec <xTimerCreateTimerTask>:
{
  402dec:	b510      	push	{r4, lr}
  402dee:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  402df0:	4b0f      	ldr	r3, [pc, #60]	; (402e30 <xTimerCreateTimerTask+0x44>)
  402df2:	4798      	blx	r3
	if( xTimerQueue != NULL )
  402df4:	4b0f      	ldr	r3, [pc, #60]	; (402e34 <xTimerCreateTimerTask+0x48>)
  402df6:	681b      	ldr	r3, [r3, #0]
  402df8:	b173      	cbz	r3, 402e18 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  402dfa:	2300      	movs	r3, #0
  402dfc:	9303      	str	r3, [sp, #12]
  402dfe:	9302      	str	r3, [sp, #8]
  402e00:	9301      	str	r3, [sp, #4]
  402e02:	2204      	movs	r2, #4
  402e04:	9200      	str	r2, [sp, #0]
  402e06:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  402e0a:	490b      	ldr	r1, [pc, #44]	; (402e38 <xTimerCreateTimerTask+0x4c>)
  402e0c:	480b      	ldr	r0, [pc, #44]	; (402e3c <xTimerCreateTimerTask+0x50>)
  402e0e:	4c0c      	ldr	r4, [pc, #48]	; (402e40 <xTimerCreateTimerTask+0x54>)
  402e10:	47a0      	blx	r4
	configASSERT( xReturn );
  402e12:	b108      	cbz	r0, 402e18 <xTimerCreateTimerTask+0x2c>
}
  402e14:	b004      	add	sp, #16
  402e16:	bd10      	pop	{r4, pc}
  402e18:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e1c:	b672      	cpsid	i
  402e1e:	f383 8811 	msr	BASEPRI, r3
  402e22:	f3bf 8f6f 	isb	sy
  402e26:	f3bf 8f4f 	dsb	sy
  402e2a:	b662      	cpsie	i
  402e2c:	e7fe      	b.n	402e2c <xTimerCreateTimerTask+0x40>
  402e2e:	bf00      	nop
  402e30:	00402d69 	.word	0x00402d69
  402e34:	20400da8 	.word	0x20400da8
  402e38:	004069fc 	.word	0x004069fc
  402e3c:	00402f6d 	.word	0x00402f6d
  402e40:	00402261 	.word	0x00402261

00402e44 <xTimerGenericCommand>:
	configASSERT( xTimer );
  402e44:	b1d8      	cbz	r0, 402e7e <xTimerGenericCommand+0x3a>
{
  402e46:	b530      	push	{r4, r5, lr}
  402e48:	b085      	sub	sp, #20
  402e4a:	4615      	mov	r5, r2
  402e4c:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  402e4e:	4a15      	ldr	r2, [pc, #84]	; (402ea4 <xTimerGenericCommand+0x60>)
  402e50:	6810      	ldr	r0, [r2, #0]
  402e52:	b320      	cbz	r0, 402e9e <xTimerGenericCommand+0x5a>
  402e54:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  402e56:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  402e58:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  402e5a:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  402e5c:	2905      	cmp	r1, #5
  402e5e:	dc19      	bgt.n	402e94 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  402e60:	4b11      	ldr	r3, [pc, #68]	; (402ea8 <xTimerGenericCommand+0x64>)
  402e62:	4798      	blx	r3
  402e64:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402e66:	f04f 0300 	mov.w	r3, #0
  402e6a:	bf0c      	ite	eq
  402e6c:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402e6e:	461a      	movne	r2, r3
  402e70:	4669      	mov	r1, sp
  402e72:	480c      	ldr	r0, [pc, #48]	; (402ea4 <xTimerGenericCommand+0x60>)
  402e74:	6800      	ldr	r0, [r0, #0]
  402e76:	4c0d      	ldr	r4, [pc, #52]	; (402eac <xTimerGenericCommand+0x68>)
  402e78:	47a0      	blx	r4
}
  402e7a:	b005      	add	sp, #20
  402e7c:	bd30      	pop	{r4, r5, pc}
  402e7e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e82:	b672      	cpsid	i
  402e84:	f383 8811 	msr	BASEPRI, r3
  402e88:	f3bf 8f6f 	isb	sy
  402e8c:	f3bf 8f4f 	dsb	sy
  402e90:	b662      	cpsie	i
  402e92:	e7fe      	b.n	402e92 <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402e94:	2300      	movs	r3, #0
  402e96:	4669      	mov	r1, sp
  402e98:	4c05      	ldr	r4, [pc, #20]	; (402eb0 <xTimerGenericCommand+0x6c>)
  402e9a:	47a0      	blx	r4
  402e9c:	e7ed      	b.n	402e7a <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  402e9e:	2000      	movs	r0, #0
	return xReturn;
  402ea0:	e7eb      	b.n	402e7a <xTimerGenericCommand+0x36>
  402ea2:	bf00      	nop
  402ea4:	20400da8 	.word	0x20400da8
  402ea8:	00402b81 	.word	0x00402b81
  402eac:	00401c9d 	.word	0x00401c9d
  402eb0:	00401e81 	.word	0x00401e81

00402eb4 <prvSampleTimeNow>:
{
  402eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402eb8:	b082      	sub	sp, #8
  402eba:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  402ebc:	4b24      	ldr	r3, [pc, #144]	; (402f50 <prvSampleTimeNow+0x9c>)
  402ebe:	4798      	blx	r3
  402ec0:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  402ec2:	4b24      	ldr	r3, [pc, #144]	; (402f54 <prvSampleTimeNow+0xa0>)
  402ec4:	681b      	ldr	r3, [r3, #0]
  402ec6:	4298      	cmp	r0, r3
  402ec8:	d31b      	bcc.n	402f02 <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  402eca:	2300      	movs	r3, #0
  402ecc:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  402ed0:	4b20      	ldr	r3, [pc, #128]	; (402f54 <prvSampleTimeNow+0xa0>)
  402ed2:	601f      	str	r7, [r3, #0]
}
  402ed4:	4638      	mov	r0, r7
  402ed6:	b002      	add	sp, #8
  402ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402edc:	2100      	movs	r1, #0
  402ede:	9100      	str	r1, [sp, #0]
  402ee0:	460b      	mov	r3, r1
  402ee2:	4652      	mov	r2, sl
  402ee4:	4620      	mov	r0, r4
  402ee6:	4c1c      	ldr	r4, [pc, #112]	; (402f58 <prvSampleTimeNow+0xa4>)
  402ee8:	47a0      	blx	r4
				configASSERT( xResult );
  402eea:	b960      	cbnz	r0, 402f06 <prvSampleTimeNow+0x52>
  402eec:	f04f 0380 	mov.w	r3, #128	; 0x80
  402ef0:	b672      	cpsid	i
  402ef2:	f383 8811 	msr	BASEPRI, r3
  402ef6:	f3bf 8f6f 	isb	sy
  402efa:	f3bf 8f4f 	dsb	sy
  402efe:	b662      	cpsie	i
  402f00:	e7fe      	b.n	402f00 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402f02:	4d16      	ldr	r5, [pc, #88]	; (402f5c <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402f04:	4e16      	ldr	r6, [pc, #88]	; (402f60 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402f06:	682b      	ldr	r3, [r5, #0]
  402f08:	681a      	ldr	r2, [r3, #0]
  402f0a:	b1c2      	cbz	r2, 402f3e <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402f0c:	68db      	ldr	r3, [r3, #12]
  402f0e:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402f12:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402f14:	f104 0904 	add.w	r9, r4, #4
  402f18:	4648      	mov	r0, r9
  402f1a:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402f1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402f1e:	4620      	mov	r0, r4
  402f20:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402f22:	69e3      	ldr	r3, [r4, #28]
  402f24:	2b01      	cmp	r3, #1
  402f26:	d1ee      	bne.n	402f06 <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  402f28:	69a3      	ldr	r3, [r4, #24]
  402f2a:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  402f2c:	459a      	cmp	sl, r3
  402f2e:	d2d5      	bcs.n	402edc <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  402f30:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402f32:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402f34:	4649      	mov	r1, r9
  402f36:	6828      	ldr	r0, [r5, #0]
  402f38:	4b0a      	ldr	r3, [pc, #40]	; (402f64 <prvSampleTimeNow+0xb0>)
  402f3a:	4798      	blx	r3
  402f3c:	e7e3      	b.n	402f06 <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  402f3e:	4a0a      	ldr	r2, [pc, #40]	; (402f68 <prvSampleTimeNow+0xb4>)
  402f40:	6810      	ldr	r0, [r2, #0]
  402f42:	4906      	ldr	r1, [pc, #24]	; (402f5c <prvSampleTimeNow+0xa8>)
  402f44:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  402f46:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  402f48:	2301      	movs	r3, #1
  402f4a:	f8c8 3000 	str.w	r3, [r8]
  402f4e:	e7bf      	b.n	402ed0 <prvSampleTimeNow+0x1c>
  402f50:	00402535 	.word	0x00402535
  402f54:	20400da4 	.word	0x20400da4
  402f58:	00402e45 	.word	0x00402e45
  402f5c:	20400d74 	.word	0x20400d74
  402f60:	0040161d 	.word	0x0040161d
  402f64:	004015e9 	.word	0x004015e9
  402f68:	20400d78 	.word	0x20400d78

00402f6c <prvTimerTask>:
{
  402f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402f70:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402f72:	4e75      	ldr	r6, [pc, #468]	; (403148 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  402f74:	4f75      	ldr	r7, [pc, #468]	; (40314c <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  402f76:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 403174 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402f7a:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 403178 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402f7e:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  402f80:	681a      	ldr	r2, [r3, #0]
  402f82:	2a00      	cmp	r2, #0
  402f84:	f000 80ce 	beq.w	403124 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402f88:	68db      	ldr	r3, [r3, #12]
  402f8a:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  402f8c:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402f8e:	a804      	add	r0, sp, #16
  402f90:	4b6f      	ldr	r3, [pc, #444]	; (403150 <prvTimerTask+0x1e4>)
  402f92:	4798      	blx	r3
  402f94:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402f96:	9b04      	ldr	r3, [sp, #16]
  402f98:	2b00      	cmp	r3, #0
  402f9a:	d144      	bne.n	403026 <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402f9c:	42a0      	cmp	r0, r4
  402f9e:	d212      	bcs.n	402fc6 <prvTimerTask+0x5a>
  402fa0:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  402fa2:	1b61      	subs	r1, r4, r5
  402fa4:	4b6b      	ldr	r3, [pc, #428]	; (403154 <prvTimerTask+0x1e8>)
  402fa6:	6818      	ldr	r0, [r3, #0]
  402fa8:	4b6b      	ldr	r3, [pc, #428]	; (403158 <prvTimerTask+0x1ec>)
  402faa:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402fac:	4b6b      	ldr	r3, [pc, #428]	; (40315c <prvTimerTask+0x1f0>)
  402fae:	4798      	blx	r3
  402fb0:	2800      	cmp	r0, #0
  402fb2:	d13a      	bne.n	40302a <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  402fb4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402fb8:	f8c9 3000 	str.w	r3, [r9]
  402fbc:	f3bf 8f4f 	dsb	sy
  402fc0:	f3bf 8f6f 	isb	sy
  402fc4:	e031      	b.n	40302a <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  402fc6:	4b65      	ldr	r3, [pc, #404]	; (40315c <prvTimerTask+0x1f0>)
  402fc8:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402fca:	6833      	ldr	r3, [r6, #0]
  402fcc:	68db      	ldr	r3, [r3, #12]
  402fce:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402fd2:	f10a 0004 	add.w	r0, sl, #4
  402fd6:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402fd8:	f8da 301c 	ldr.w	r3, [sl, #28]
  402fdc:	2b01      	cmp	r3, #1
  402fde:	d004      	beq.n	402fea <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402fe0:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402fe4:	4650      	mov	r0, sl
  402fe6:	4798      	blx	r3
  402fe8:	e01f      	b.n	40302a <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  402fea:	f8da 1018 	ldr.w	r1, [sl, #24]
  402fee:	4623      	mov	r3, r4
  402ff0:	462a      	mov	r2, r5
  402ff2:	4421      	add	r1, r4
  402ff4:	4650      	mov	r0, sl
  402ff6:	4d5a      	ldr	r5, [pc, #360]	; (403160 <prvTimerTask+0x1f4>)
  402ff8:	47a8      	blx	r5
  402ffa:	2801      	cmp	r0, #1
  402ffc:	d1f0      	bne.n	402fe0 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402ffe:	2100      	movs	r1, #0
  403000:	9100      	str	r1, [sp, #0]
  403002:	460b      	mov	r3, r1
  403004:	4622      	mov	r2, r4
  403006:	4650      	mov	r0, sl
  403008:	4c56      	ldr	r4, [pc, #344]	; (403164 <prvTimerTask+0x1f8>)
  40300a:	47a0      	blx	r4
			configASSERT( xResult );
  40300c:	2800      	cmp	r0, #0
  40300e:	d1e7      	bne.n	402fe0 <prvTimerTask+0x74>
  403010:	f04f 0380 	mov.w	r3, #128	; 0x80
  403014:	b672      	cpsid	i
  403016:	f383 8811 	msr	BASEPRI, r3
  40301a:	f3bf 8f6f 	isb	sy
  40301e:	f3bf 8f4f 	dsb	sy
  403022:	b662      	cpsie	i
  403024:	e7fe      	b.n	403024 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  403026:	4b4d      	ldr	r3, [pc, #308]	; (40315c <prvTimerTask+0x1f0>)
  403028:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  40302a:	4d4a      	ldr	r5, [pc, #296]	; (403154 <prvTimerTask+0x1e8>)
  40302c:	4c4e      	ldr	r4, [pc, #312]	; (403168 <prvTimerTask+0x1fc>)
  40302e:	e006      	b.n	40303e <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  403030:	9907      	ldr	r1, [sp, #28]
  403032:	9806      	ldr	r0, [sp, #24]
  403034:	9b05      	ldr	r3, [sp, #20]
  403036:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  403038:	9b04      	ldr	r3, [sp, #16]
  40303a:	2b00      	cmp	r3, #0
  40303c:	da09      	bge.n	403052 <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  40303e:	2300      	movs	r3, #0
  403040:	461a      	mov	r2, r3
  403042:	a904      	add	r1, sp, #16
  403044:	6828      	ldr	r0, [r5, #0]
  403046:	47a0      	blx	r4
  403048:	2800      	cmp	r0, #0
  40304a:	d098      	beq.n	402f7e <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  40304c:	9b04      	ldr	r3, [sp, #16]
  40304e:	2b00      	cmp	r3, #0
  403050:	dbee      	blt.n	403030 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  403052:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  403056:	f8da 3014 	ldr.w	r3, [sl, #20]
  40305a:	b113      	cbz	r3, 403062 <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40305c:	f10a 0004 	add.w	r0, sl, #4
  403060:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403062:	a803      	add	r0, sp, #12
  403064:	4b3a      	ldr	r3, [pc, #232]	; (403150 <prvTimerTask+0x1e4>)
  403066:	4798      	blx	r3
			switch( xMessage.xMessageID )
  403068:	9b04      	ldr	r3, [sp, #16]
  40306a:	2b09      	cmp	r3, #9
  40306c:	d8e7      	bhi.n	40303e <prvTimerTask+0xd2>
  40306e:	a201      	add	r2, pc, #4	; (adr r2, 403074 <prvTimerTask+0x108>)
  403070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403074:	0040309d 	.word	0x0040309d
  403078:	0040309d 	.word	0x0040309d
  40307c:	0040309d 	.word	0x0040309d
  403080:	0040303f 	.word	0x0040303f
  403084:	004030f1 	.word	0x004030f1
  403088:	0040311d 	.word	0x0040311d
  40308c:	0040309d 	.word	0x0040309d
  403090:	0040309d 	.word	0x0040309d
  403094:	0040303f 	.word	0x0040303f
  403098:	004030f1 	.word	0x004030f1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  40309c:	9c05      	ldr	r4, [sp, #20]
  40309e:	f8da 1018 	ldr.w	r1, [sl, #24]
  4030a2:	4623      	mov	r3, r4
  4030a4:	4602      	mov	r2, r0
  4030a6:	4421      	add	r1, r4
  4030a8:	4650      	mov	r0, sl
  4030aa:	4c2d      	ldr	r4, [pc, #180]	; (403160 <prvTimerTask+0x1f4>)
  4030ac:	47a0      	blx	r4
  4030ae:	2801      	cmp	r0, #1
  4030b0:	d1bc      	bne.n	40302c <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4030b2:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  4030b6:	4650      	mov	r0, sl
  4030b8:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4030ba:	f8da 301c 	ldr.w	r3, [sl, #28]
  4030be:	2b01      	cmp	r3, #1
  4030c0:	d1b4      	bne.n	40302c <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  4030c2:	f8da 2018 	ldr.w	r2, [sl, #24]
  4030c6:	2100      	movs	r1, #0
  4030c8:	9100      	str	r1, [sp, #0]
  4030ca:	460b      	mov	r3, r1
  4030cc:	9805      	ldr	r0, [sp, #20]
  4030ce:	4402      	add	r2, r0
  4030d0:	4650      	mov	r0, sl
  4030d2:	4c24      	ldr	r4, [pc, #144]	; (403164 <prvTimerTask+0x1f8>)
  4030d4:	47a0      	blx	r4
							configASSERT( xResult );
  4030d6:	2800      	cmp	r0, #0
  4030d8:	d1a8      	bne.n	40302c <prvTimerTask+0xc0>
  4030da:	f04f 0380 	mov.w	r3, #128	; 0x80
  4030de:	b672      	cpsid	i
  4030e0:	f383 8811 	msr	BASEPRI, r3
  4030e4:	f3bf 8f6f 	isb	sy
  4030e8:	f3bf 8f4f 	dsb	sy
  4030ec:	b662      	cpsie	i
  4030ee:	e7fe      	b.n	4030ee <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  4030f0:	9905      	ldr	r1, [sp, #20]
  4030f2:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  4030f6:	b131      	cbz	r1, 403106 <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4030f8:	4603      	mov	r3, r0
  4030fa:	4602      	mov	r2, r0
  4030fc:	4401      	add	r1, r0
  4030fe:	4650      	mov	r0, sl
  403100:	4c17      	ldr	r4, [pc, #92]	; (403160 <prvTimerTask+0x1f4>)
  403102:	47a0      	blx	r4
  403104:	e792      	b.n	40302c <prvTimerTask+0xc0>
  403106:	f04f 0380 	mov.w	r3, #128	; 0x80
  40310a:	b672      	cpsid	i
  40310c:	f383 8811 	msr	BASEPRI, r3
  403110:	f3bf 8f6f 	isb	sy
  403114:	f3bf 8f4f 	dsb	sy
  403118:	b662      	cpsie	i
  40311a:	e7fe      	b.n	40311a <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  40311c:	4650      	mov	r0, sl
  40311e:	4b13      	ldr	r3, [pc, #76]	; (40316c <prvTimerTask+0x200>)
  403120:	4798      	blx	r3
  403122:	e783      	b.n	40302c <prvTimerTask+0xc0>
	vTaskSuspendAll();
  403124:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403126:	a804      	add	r0, sp, #16
  403128:	4b09      	ldr	r3, [pc, #36]	; (403150 <prvTimerTask+0x1e4>)
  40312a:	4798      	blx	r3
  40312c:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40312e:	9b04      	ldr	r3, [sp, #16]
  403130:	2b00      	cmp	r3, #0
  403132:	f47f af78 	bne.w	403026 <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  403136:	4b0e      	ldr	r3, [pc, #56]	; (403170 <prvTimerTask+0x204>)
  403138:	681b      	ldr	r3, [r3, #0]
  40313a:	681a      	ldr	r2, [r3, #0]
  40313c:	fab2 f282 	clz	r2, r2
  403140:	0952      	lsrs	r2, r2, #5
  403142:	2400      	movs	r4, #0
  403144:	e72d      	b.n	402fa2 <prvTimerTask+0x36>
  403146:	bf00      	nop
  403148:	20400d74 	.word	0x20400d74
  40314c:	00402525 	.word	0x00402525
  403150:	00402eb5 	.word	0x00402eb5
  403154:	20400da8 	.word	0x20400da8
  403158:	00402185 	.word	0x00402185
  40315c:	0040268d 	.word	0x0040268d
  403160:	00402d1d 	.word	0x00402d1d
  403164:	00402e45 	.word	0x00402e45
  403168:	00401f81 	.word	0x00401f81
  40316c:	0040198d 	.word	0x0040198d
  403170:	20400d78 	.word	0x20400d78
  403174:	e000ed04 	.word	0xe000ed04
  403178:	0040161d 	.word	0x0040161d

0040317c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40317c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40317e:	b083      	sub	sp, #12
  403180:	4605      	mov	r5, r0
  403182:	460c      	mov	r4, r1
	uint32_t val = 0;
  403184:	2300      	movs	r3, #0
  403186:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403188:	4b2a      	ldr	r3, [pc, #168]	; (403234 <usart_serial_getchar+0xb8>)
  40318a:	4298      	cmp	r0, r3
  40318c:	d013      	beq.n	4031b6 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40318e:	4b2a      	ldr	r3, [pc, #168]	; (403238 <usart_serial_getchar+0xbc>)
  403190:	4298      	cmp	r0, r3
  403192:	d018      	beq.n	4031c6 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403194:	4b29      	ldr	r3, [pc, #164]	; (40323c <usart_serial_getchar+0xc0>)
  403196:	4298      	cmp	r0, r3
  403198:	d01d      	beq.n	4031d6 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40319a:	4b29      	ldr	r3, [pc, #164]	; (403240 <usart_serial_getchar+0xc4>)
  40319c:	429d      	cmp	r5, r3
  40319e:	d022      	beq.n	4031e6 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4031a0:	4b28      	ldr	r3, [pc, #160]	; (403244 <usart_serial_getchar+0xc8>)
  4031a2:	429d      	cmp	r5, r3
  4031a4:	d027      	beq.n	4031f6 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4031a6:	4b28      	ldr	r3, [pc, #160]	; (403248 <usart_serial_getchar+0xcc>)
  4031a8:	429d      	cmp	r5, r3
  4031aa:	d02e      	beq.n	40320a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4031ac:	4b27      	ldr	r3, [pc, #156]	; (40324c <usart_serial_getchar+0xd0>)
  4031ae:	429d      	cmp	r5, r3
  4031b0:	d035      	beq.n	40321e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4031b2:	b003      	add	sp, #12
  4031b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  4031b6:	461f      	mov	r7, r3
  4031b8:	4e25      	ldr	r6, [pc, #148]	; (403250 <usart_serial_getchar+0xd4>)
  4031ba:	4621      	mov	r1, r4
  4031bc:	4638      	mov	r0, r7
  4031be:	47b0      	blx	r6
  4031c0:	2800      	cmp	r0, #0
  4031c2:	d1fa      	bne.n	4031ba <usart_serial_getchar+0x3e>
  4031c4:	e7e9      	b.n	40319a <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4031c6:	461f      	mov	r7, r3
  4031c8:	4e21      	ldr	r6, [pc, #132]	; (403250 <usart_serial_getchar+0xd4>)
  4031ca:	4621      	mov	r1, r4
  4031cc:	4638      	mov	r0, r7
  4031ce:	47b0      	blx	r6
  4031d0:	2800      	cmp	r0, #0
  4031d2:	d1fa      	bne.n	4031ca <usart_serial_getchar+0x4e>
  4031d4:	e7e4      	b.n	4031a0 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  4031d6:	461f      	mov	r7, r3
  4031d8:	4e1d      	ldr	r6, [pc, #116]	; (403250 <usart_serial_getchar+0xd4>)
  4031da:	4621      	mov	r1, r4
  4031dc:	4638      	mov	r0, r7
  4031de:	47b0      	blx	r6
  4031e0:	2800      	cmp	r0, #0
  4031e2:	d1fa      	bne.n	4031da <usart_serial_getchar+0x5e>
  4031e4:	e7df      	b.n	4031a6 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  4031e6:	461f      	mov	r7, r3
  4031e8:	4e19      	ldr	r6, [pc, #100]	; (403250 <usart_serial_getchar+0xd4>)
  4031ea:	4621      	mov	r1, r4
  4031ec:	4638      	mov	r0, r7
  4031ee:	47b0      	blx	r6
  4031f0:	2800      	cmp	r0, #0
  4031f2:	d1fa      	bne.n	4031ea <usart_serial_getchar+0x6e>
  4031f4:	e7da      	b.n	4031ac <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  4031f6:	461e      	mov	r6, r3
  4031f8:	4d16      	ldr	r5, [pc, #88]	; (403254 <usart_serial_getchar+0xd8>)
  4031fa:	a901      	add	r1, sp, #4
  4031fc:	4630      	mov	r0, r6
  4031fe:	47a8      	blx	r5
  403200:	2800      	cmp	r0, #0
  403202:	d1fa      	bne.n	4031fa <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403204:	9b01      	ldr	r3, [sp, #4]
  403206:	7023      	strb	r3, [r4, #0]
  403208:	e7d3      	b.n	4031b2 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40320a:	461e      	mov	r6, r3
  40320c:	4d11      	ldr	r5, [pc, #68]	; (403254 <usart_serial_getchar+0xd8>)
  40320e:	a901      	add	r1, sp, #4
  403210:	4630      	mov	r0, r6
  403212:	47a8      	blx	r5
  403214:	2800      	cmp	r0, #0
  403216:	d1fa      	bne.n	40320e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  403218:	9b01      	ldr	r3, [sp, #4]
  40321a:	7023      	strb	r3, [r4, #0]
  40321c:	e7c9      	b.n	4031b2 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40321e:	461e      	mov	r6, r3
  403220:	4d0c      	ldr	r5, [pc, #48]	; (403254 <usart_serial_getchar+0xd8>)
  403222:	a901      	add	r1, sp, #4
  403224:	4630      	mov	r0, r6
  403226:	47a8      	blx	r5
  403228:	2800      	cmp	r0, #0
  40322a:	d1fa      	bne.n	403222 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  40322c:	9b01      	ldr	r3, [sp, #4]
  40322e:	7023      	strb	r3, [r4, #0]
}
  403230:	e7bf      	b.n	4031b2 <usart_serial_getchar+0x36>
  403232:	bf00      	nop
  403234:	400e0800 	.word	0x400e0800
  403238:	400e0a00 	.word	0x400e0a00
  40323c:	400e1a00 	.word	0x400e1a00
  403240:	400e1c00 	.word	0x400e1c00
  403244:	40024000 	.word	0x40024000
  403248:	40028000 	.word	0x40028000
  40324c:	4002c000 	.word	0x4002c000
  403250:	004011df 	.word	0x004011df
  403254:	004012eb 	.word	0x004012eb

00403258 <usart_serial_putchar>:
{
  403258:	b570      	push	{r4, r5, r6, lr}
  40325a:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  40325c:	4b2a      	ldr	r3, [pc, #168]	; (403308 <usart_serial_putchar+0xb0>)
  40325e:	4298      	cmp	r0, r3
  403260:	d013      	beq.n	40328a <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  403262:	4b2a      	ldr	r3, [pc, #168]	; (40330c <usart_serial_putchar+0xb4>)
  403264:	4298      	cmp	r0, r3
  403266:	d019      	beq.n	40329c <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  403268:	4b29      	ldr	r3, [pc, #164]	; (403310 <usart_serial_putchar+0xb8>)
  40326a:	4298      	cmp	r0, r3
  40326c:	d01f      	beq.n	4032ae <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  40326e:	4b29      	ldr	r3, [pc, #164]	; (403314 <usart_serial_putchar+0xbc>)
  403270:	4298      	cmp	r0, r3
  403272:	d025      	beq.n	4032c0 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  403274:	4b28      	ldr	r3, [pc, #160]	; (403318 <usart_serial_putchar+0xc0>)
  403276:	4298      	cmp	r0, r3
  403278:	d02b      	beq.n	4032d2 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  40327a:	4b28      	ldr	r3, [pc, #160]	; (40331c <usart_serial_putchar+0xc4>)
  40327c:	4298      	cmp	r0, r3
  40327e:	d031      	beq.n	4032e4 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  403280:	4b27      	ldr	r3, [pc, #156]	; (403320 <usart_serial_putchar+0xc8>)
  403282:	4298      	cmp	r0, r3
  403284:	d037      	beq.n	4032f6 <usart_serial_putchar+0x9e>
	return 0;
  403286:	2000      	movs	r0, #0
}
  403288:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40328a:	461e      	mov	r6, r3
  40328c:	4d25      	ldr	r5, [pc, #148]	; (403324 <usart_serial_putchar+0xcc>)
  40328e:	4621      	mov	r1, r4
  403290:	4630      	mov	r0, r6
  403292:	47a8      	blx	r5
  403294:	2800      	cmp	r0, #0
  403296:	d1fa      	bne.n	40328e <usart_serial_putchar+0x36>
		return 1;
  403298:	2001      	movs	r0, #1
  40329a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40329c:	461e      	mov	r6, r3
  40329e:	4d21      	ldr	r5, [pc, #132]	; (403324 <usart_serial_putchar+0xcc>)
  4032a0:	4621      	mov	r1, r4
  4032a2:	4630      	mov	r0, r6
  4032a4:	47a8      	blx	r5
  4032a6:	2800      	cmp	r0, #0
  4032a8:	d1fa      	bne.n	4032a0 <usart_serial_putchar+0x48>
		return 1;
  4032aa:	2001      	movs	r0, #1
  4032ac:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4032ae:	461e      	mov	r6, r3
  4032b0:	4d1c      	ldr	r5, [pc, #112]	; (403324 <usart_serial_putchar+0xcc>)
  4032b2:	4621      	mov	r1, r4
  4032b4:	4630      	mov	r0, r6
  4032b6:	47a8      	blx	r5
  4032b8:	2800      	cmp	r0, #0
  4032ba:	d1fa      	bne.n	4032b2 <usart_serial_putchar+0x5a>
		return 1;
  4032bc:	2001      	movs	r0, #1
  4032be:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4032c0:	461e      	mov	r6, r3
  4032c2:	4d18      	ldr	r5, [pc, #96]	; (403324 <usart_serial_putchar+0xcc>)
  4032c4:	4621      	mov	r1, r4
  4032c6:	4630      	mov	r0, r6
  4032c8:	47a8      	blx	r5
  4032ca:	2800      	cmp	r0, #0
  4032cc:	d1fa      	bne.n	4032c4 <usart_serial_putchar+0x6c>
		return 1;
  4032ce:	2001      	movs	r0, #1
  4032d0:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4032d2:	461e      	mov	r6, r3
  4032d4:	4d14      	ldr	r5, [pc, #80]	; (403328 <usart_serial_putchar+0xd0>)
  4032d6:	4621      	mov	r1, r4
  4032d8:	4630      	mov	r0, r6
  4032da:	47a8      	blx	r5
  4032dc:	2800      	cmp	r0, #0
  4032de:	d1fa      	bne.n	4032d6 <usart_serial_putchar+0x7e>
		return 1;
  4032e0:	2001      	movs	r0, #1
  4032e2:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4032e4:	461e      	mov	r6, r3
  4032e6:	4d10      	ldr	r5, [pc, #64]	; (403328 <usart_serial_putchar+0xd0>)
  4032e8:	4621      	mov	r1, r4
  4032ea:	4630      	mov	r0, r6
  4032ec:	47a8      	blx	r5
  4032ee:	2800      	cmp	r0, #0
  4032f0:	d1fa      	bne.n	4032e8 <usart_serial_putchar+0x90>
		return 1;
  4032f2:	2001      	movs	r0, #1
  4032f4:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4032f6:	461e      	mov	r6, r3
  4032f8:	4d0b      	ldr	r5, [pc, #44]	; (403328 <usart_serial_putchar+0xd0>)
  4032fa:	4621      	mov	r1, r4
  4032fc:	4630      	mov	r0, r6
  4032fe:	47a8      	blx	r5
  403300:	2800      	cmp	r0, #0
  403302:	d1fa      	bne.n	4032fa <usart_serial_putchar+0xa2>
		return 1;
  403304:	2001      	movs	r0, #1
  403306:	bd70      	pop	{r4, r5, r6, pc}
  403308:	400e0800 	.word	0x400e0800
  40330c:	400e0a00 	.word	0x400e0a00
  403310:	400e1a00 	.word	0x400e1a00
  403314:	400e1c00 	.word	0x400e1c00
  403318:	40024000 	.word	0x40024000
  40331c:	40028000 	.word	0x40028000
  403320:	4002c000 	.word	0x4002c000
  403324:	004011cd 	.word	0x004011cd
  403328:	004012d5 	.word	0x004012d5

0040332c <vApplicationStackOverflowHook>:

/************************************************************************/
/* RTOS application funcs                                               */
/************************************************************************/

extern void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed char *pcTaskName) {
  40332c:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  40332e:	460a      	mov	r2, r1
  403330:	4601      	mov	r1, r0
  403332:	4802      	ldr	r0, [pc, #8]	; (40333c <vApplicationStackOverflowHook+0x10>)
  403334:	4b02      	ldr	r3, [pc, #8]	; (403340 <vApplicationStackOverflowHook+0x14>)
  403336:	4798      	blx	r3
  403338:	e7fe      	b.n	403338 <vApplicationStackOverflowHook+0xc>
  40333a:	bf00      	nop
  40333c:	00406a5c 	.word	0x00406a5c
  403340:	0040382d 	.word	0x0040382d

00403344 <vApplicationTickHook>:
	for (;;) {	}
}

extern void vApplicationIdleHook(void) { }

extern void vApplicationTickHook(void) { }
  403344:	4770      	bx	lr

00403346 <vApplicationMallocFailedHook>:
  403346:	f04f 0380 	mov.w	r3, #128	; 0x80
  40334a:	b672      	cpsid	i
  40334c:	f383 8811 	msr	BASEPRI, r3
  403350:	f3bf 8f6f 	isb	sy
  403354:	f3bf 8f4f 	dsb	sy
  403358:	b662      	cpsie	i
  40335a:	e7fe      	b.n	40335a <vApplicationMallocFailedHook+0x14>

0040335c <TC1_Handler>:
}

/**
*  Interrupt handler for TC1 interrupt.
*/
void TC1_Handler(void) {
  40335c:	b500      	push	{lr}
  40335e:	b083      	sub	sp, #12
	/**
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	* Isso  realizado pela leitura do status do perifrico
	**/
	volatile uint32_t status = tc_get_status(TC0, 1);
  403360:	2101      	movs	r1, #1
  403362:	4806      	ldr	r0, [pc, #24]	; (40337c <TC1_Handler+0x20>)
  403364:	4b06      	ldr	r3, [pc, #24]	; (403380 <TC1_Handler+0x24>)
  403366:	4798      	blx	r3
  403368:	9001      	str	r0, [sp, #4]

	/** Muda o estado do LED (pisca) **/
	pio_toggle_pin_group(LED_PIO, LED_PIO_IDX_MASK);
  40336a:	f44f 7180 	mov.w	r1, #256	; 0x100
  40336e:	4805      	ldr	r0, [pc, #20]	; (403384 <TC1_Handler+0x28>)
  403370:	4b05      	ldr	r3, [pc, #20]	; (403388 <TC1_Handler+0x2c>)
  403372:	4798      	blx	r3
}
  403374:	b003      	add	sp, #12
  403376:	f85d fb04 	ldr.w	pc, [sp], #4
  40337a:	bf00      	nop
  40337c:	4000c000 	.word	0x4000c000
  403380:	00400555 	.word	0x00400555
  403384:	400e1200 	.word	0x400e1200
  403388:	00400f95 	.word	0x00400f95

0040338c <TC0_Handler>:

void TC0_Handler(void) {
  40338c:	b500      	push	{lr}
  40338e:	b083      	sub	sp, #12
	/**
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	* Isso  realizado pela leitura do status do perifrico
	**/
	volatile uint32_t status = tc_get_status(TC0, 1);
  403390:	2101      	movs	r1, #1
  403392:	4805      	ldr	r0, [pc, #20]	; (4033a8 <TC0_Handler+0x1c>)
  403394:	4b05      	ldr	r3, [pc, #20]	; (4033ac <TC0_Handler+0x20>)
  403396:	4798      	blx	r3
  403398:	9001      	str	r0, [sp, #4]

	/** Muda o estado do LED (pisca) **/
	pio_toggle_pin_group(LED_1_PIO, LED_1_IDX_MASK);
  40339a:	2101      	movs	r1, #1
  40339c:	4804      	ldr	r0, [pc, #16]	; (4033b0 <TC0_Handler+0x24>)
  40339e:	4b05      	ldr	r3, [pc, #20]	; (4033b4 <TC0_Handler+0x28>)
  4033a0:	4798      	blx	r3
}
  4033a2:	b003      	add	sp, #12
  4033a4:	f85d fb04 	ldr.w	pc, [sp], #4
  4033a8:	4000c000 	.word	0x4000c000
  4033ac:	00400555 	.word	0x00400555
  4033b0:	400e0e00 	.word	0x400e0e00
  4033b4:	00400f95 	.word	0x00400f95

004033b8 <RTC_Handler>:


/**
 * \brief Interrupt handler for the RTC. 
 */
void RTC_Handler(void) {
  4033b8:	b508      	push	{r3, lr}
    uint32_t ul_status = rtc_get_status(RTC);
  4033ba:	4802      	ldr	r0, [pc, #8]	; (4033c4 <RTC_Handler+0xc>)
  4033bc:	4b02      	ldr	r3, [pc, #8]	; (4033c8 <RTC_Handler+0x10>)
  4033be:	4798      	blx	r3
  4033c0:	bd08      	pop	{r3, pc}
  4033c2:	bf00      	nop
  4033c4:	400e1860 	.word	0x400e1860
  4033c8:	00400311 	.word	0x00400311

004033cc <led_init>:
	pio_set_debounce_filter(BUT_PIO, BUT_PIO_PIN_MASK, 60);
	pio_enable_interrupt(BUT_PIO, BUT_PIO_PIN_MASK);
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIO_PIN_MASK, PIO_IT_FALL_EDGE , but_callback);
}

void led_init(void) {
  4033cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4033ce:	b083      	sub	sp, #12
	
	pmc_enable_periph_clk(LED_PIO);
  4033d0:	4f13      	ldr	r7, [pc, #76]	; (403420 <led_init+0x54>)
  4033d2:	4638      	mov	r0, r7
  4033d4:	4e13      	ldr	r6, [pc, #76]	; (403424 <led_init+0x58>)
  4033d6:	47b0      	blx	r6
	pio_set_output(LED_PIO, LED_PIO_IDX_MASK, 1, 0, 0);
  4033d8:	2400      	movs	r4, #0
  4033da:	9400      	str	r4, [sp, #0]
  4033dc:	4623      	mov	r3, r4
  4033de:	2201      	movs	r2, #1
  4033e0:	f44f 7180 	mov.w	r1, #256	; 0x100
  4033e4:	4638      	mov	r0, r7
  4033e6:	4d10      	ldr	r5, [pc, #64]	; (403428 <led_init+0x5c>)
  4033e8:	47a8      	blx	r5
	
	pmc_enable_periph_clk(LED_1_PIO_ID);
  4033ea:	200a      	movs	r0, #10
  4033ec:	47b0      	blx	r6
	pio_set_output(LED_1_PIO, LED_1_IDX_MASK, 1, 0, 0);
  4033ee:	9400      	str	r4, [sp, #0]
  4033f0:	4623      	mov	r3, r4
  4033f2:	2201      	movs	r2, #1
  4033f4:	4611      	mov	r1, r2
  4033f6:	480d      	ldr	r0, [pc, #52]	; (40342c <led_init+0x60>)
  4033f8:	47a8      	blx	r5
	
	pmc_enable_periph_clk(LED_2_PIO_ID);
  4033fa:	200c      	movs	r0, #12
  4033fc:	47b0      	blx	r6
	pio_set_output(LED_2_PIO, LED_2_IDX_MASK, 1, 0, 0);
  4033fe:	9400      	str	r4, [sp, #0]
  403400:	4623      	mov	r3, r4
  403402:	2201      	movs	r2, #1
  403404:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403408:	4638      	mov	r0, r7
  40340a:	47a8      	blx	r5
	
	pmc_enable_periph_clk(LED_3_PIO_ID);
  40340c:	200b      	movs	r0, #11
  40340e:	47b0      	blx	r6
	pio_set_output(LED_3_PIO, LED_3_IDX_MASK, 1, 0, 0);
  403410:	9400      	str	r4, [sp, #0]
  403412:	4623      	mov	r3, r4
  403414:	2201      	movs	r2, #1
  403416:	2104      	movs	r1, #4
  403418:	4805      	ldr	r0, [pc, #20]	; (403430 <led_init+0x64>)
  40341a:	47a8      	blx	r5
}
  40341c:	b003      	add	sp, #12
  40341e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403420:	400e1200 	.word	0x400e1200
  403424:	00401179 	.word	0x00401179
  403428:	00400ec9 	.word	0x00400ec9
  40342c:	400e0e00 	.word	0x400e0e00
  403430:	400e1000 	.word	0x400e1000

00403434 <TC_init>:
*	TC0 : ID_TC0, ID_TC1, ID_TC2
*	TC1 : ID_TC3, ID_TC4, ID_TC5
*	TC2 : ID_TC6, ID_TC7, ID_TC8
*
**/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  403434:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403438:	b085      	sub	sp, #20
  40343a:	4606      	mov	r6, r0
  40343c:	460c      	mov	r4, r1
  40343e:	4617      	mov	r7, r2
  403440:	4698      	mov	r8, r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC);
  403442:	4608      	mov	r0, r1
  403444:	4b1c      	ldr	r3, [pc, #112]	; (4034b8 <TC_init+0x84>)
  403446:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  403448:	4d1c      	ldr	r5, [pc, #112]	; (4034bc <TC_init+0x88>)
  40344a:	9500      	str	r5, [sp, #0]
  40344c:	ab02      	add	r3, sp, #8
  40344e:	aa03      	add	r2, sp, #12
  403450:	4629      	mov	r1, r5
  403452:	4640      	mov	r0, r8
  403454:	f8df 9080 	ldr.w	r9, [pc, #128]	; 4034d8 <TC_init+0xa4>
  403458:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  40345a:	9a02      	ldr	r2, [sp, #8]
  40345c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  403460:	4639      	mov	r1, r7
  403462:	4630      	mov	r0, r6
  403464:	4b16      	ldr	r3, [pc, #88]	; (4034c0 <TC_init+0x8c>)
  403466:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  403468:	9a03      	ldr	r2, [sp, #12]
  40346a:	fbb5 f2f2 	udiv	r2, r5, r2
  40346e:	fbb2 f2f8 	udiv	r2, r2, r8
  403472:	4639      	mov	r1, r7
  403474:	4630      	mov	r0, r6
  403476:	4b13      	ldr	r3, [pc, #76]	; (4034c4 <TC_init+0x90>)
  403478:	4798      	blx	r3

	/* Configura NVIC*/
	NVIC_SetPriority(ID_TC, 4);
  40347a:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  40347c:	2b00      	cmp	r3, #0
  40347e:	db13      	blt.n	4034a8 <TC_init+0x74>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403480:	4a11      	ldr	r2, [pc, #68]	; (4034c8 <TC_init+0x94>)
  403482:	2180      	movs	r1, #128	; 0x80
  403484:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403486:	095b      	lsrs	r3, r3, #5
  403488:	f004 041f 	and.w	r4, r4, #31
  40348c:	2201      	movs	r2, #1
  40348e:	fa02 f404 	lsl.w	r4, r2, r4
  403492:	4a0e      	ldr	r2, [pc, #56]	; (4034cc <TC_init+0x98>)
  403494:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  403498:	2210      	movs	r2, #16
  40349a:	4639      	mov	r1, r7
  40349c:	4630      	mov	r0, r6
  40349e:	4b0c      	ldr	r3, [pc, #48]	; (4034d0 <TC_init+0x9c>)
  4034a0:	4798      	blx	r3
}
  4034a2:	b005      	add	sp, #20
  4034a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4034a8:	f004 010f 	and.w	r1, r4, #15
  4034ac:	4a09      	ldr	r2, [pc, #36]	; (4034d4 <TC_init+0xa0>)
  4034ae:	440a      	add	r2, r1
  4034b0:	2180      	movs	r1, #128	; 0x80
  4034b2:	7611      	strb	r1, [r2, #24]
  4034b4:	e7e7      	b.n	403486 <TC_init+0x52>
  4034b6:	bf00      	nop
  4034b8:	00401179 	.word	0x00401179
  4034bc:	11e1a300 	.word	0x11e1a300
  4034c0:	00400523 	.word	0x00400523
  4034c4:	00400545 	.word	0x00400545
  4034c8:	e000e400 	.word	0xe000e400
  4034cc:	e000e100 	.word	0xe000e100
  4034d0:	0040054d 	.word	0x0040054d
  4034d4:	e000ecfc 	.word	0xe000ecfc
  4034d8:	0040055d 	.word	0x0040055d

004034dc <RTC_init>:
}

/**
* Configura o RTC para funcionar com interrupcao de alarme
*/
void RTC_init(Rtc *rtc, uint32_t id_rtc, calendar t, uint32_t irq_type) {
  4034dc:	b082      	sub	sp, #8
  4034de:	b570      	push	{r4, r5, r6, lr}
  4034e0:	b082      	sub	sp, #8
  4034e2:	4605      	mov	r5, r0
  4034e4:	460c      	mov	r4, r1
  4034e6:	a906      	add	r1, sp, #24
  4034e8:	e881 000c 	stmia.w	r1, {r2, r3}
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  4034ec:	2002      	movs	r0, #2
  4034ee:	4b1d      	ldr	r3, [pc, #116]	; (403564 <RTC_init+0x88>)
  4034f0:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(rtc, 0);
  4034f2:	2100      	movs	r1, #0
  4034f4:	4628      	mov	r0, r5
  4034f6:	4b1c      	ldr	r3, [pc, #112]	; (403568 <RTC_init+0x8c>)
  4034f8:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(rtc, t.year, t.month, t.day, t.week);
  4034fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4034fc:	9300      	str	r3, [sp, #0]
  4034fe:	9b08      	ldr	r3, [sp, #32]
  403500:	9a07      	ldr	r2, [sp, #28]
  403502:	9906      	ldr	r1, [sp, #24]
  403504:	4628      	mov	r0, r5
  403506:	4e19      	ldr	r6, [pc, #100]	; (40356c <RTC_init+0x90>)
  403508:	47b0      	blx	r6
	rtc_set_time(rtc, t.hour, t.minute, t.second);
  40350a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40350c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40350e:	990a      	ldr	r1, [sp, #40]	; 0x28
  403510:	4628      	mov	r0, r5
  403512:	4e17      	ldr	r6, [pc, #92]	; (403570 <RTC_init+0x94>)
  403514:	47b0      	blx	r6

	/* Configure RTC interrupts */
	NVIC_DisableIRQ(id_rtc);
  403516:	b262      	sxtb	r2, r4
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  403518:	b2e4      	uxtb	r4, r4
  40351a:	f004 011f 	and.w	r1, r4, #31
  40351e:	2301      	movs	r3, #1
  403520:	408b      	lsls	r3, r1
  403522:	0956      	lsrs	r6, r2, #5
  403524:	4813      	ldr	r0, [pc, #76]	; (403574 <RTC_init+0x98>)
  403526:	eb00 0186 	add.w	r1, r0, r6, lsl #2
  40352a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40352e:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  if(IRQn < 0) {
  403532:	2a00      	cmp	r2, #0
  403534:	db0f      	blt.n	403556 <RTC_init+0x7a>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403536:	490f      	ldr	r1, [pc, #60]	; (403574 <RTC_init+0x98>)
  403538:	4411      	add	r1, r2
  40353a:	2280      	movs	r2, #128	; 0x80
  40353c:	f881 2300 	strb.w	r2, [r1, #768]	; 0x300
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403540:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
	NVIC_ClearPendingIRQ(id_rtc);
	NVIC_SetPriority(id_rtc, 4);
	NVIC_EnableIRQ(id_rtc);

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(rtc,  irq_type);
  403544:	990d      	ldr	r1, [sp, #52]	; 0x34
  403546:	4628      	mov	r0, r5
  403548:	4b0b      	ldr	r3, [pc, #44]	; (403578 <RTC_init+0x9c>)
  40354a:	4798      	blx	r3
}
  40354c:	b002      	add	sp, #8
  40354e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  403552:	b002      	add	sp, #8
  403554:	4770      	bx	lr
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403556:	f004 040f 	and.w	r4, r4, #15
  40355a:	4a08      	ldr	r2, [pc, #32]	; (40357c <RTC_init+0xa0>)
  40355c:	2180      	movs	r1, #128	; 0x80
  40355e:	5511      	strb	r1, [r2, r4]
  403560:	e7ee      	b.n	403540 <RTC_init+0x64>
  403562:	bf00      	nop
  403564:	00401179 	.word	0x00401179
  403568:	004001ad 	.word	0x004001ad
  40356c:	00400259 	.word	0x00400259
  403570:	004001c9 	.word	0x004001c9
  403574:	e000e100 	.word	0xe000e100
  403578:	004001c3 	.word	0x004001c3
  40357c:	e000ed14 	.word	0xe000ed14

00403580 <task_oled>:
static void task_oled(void *pvParameters) {
  403580:	b500      	push	{lr}
  403582:	b08f      	sub	sp, #60	; 0x3c
	gfx_mono_ssd1306_init();
  403584:	4b31      	ldr	r3, [pc, #196]	; (40364c <task_oled+0xcc>)
  403586:	4798      	blx	r3
	gfx_mono_draw_string("Exemplo RTOS", 0, 0, &sysfont);
  403588:	4d31      	ldr	r5, [pc, #196]	; (403650 <task_oled+0xd0>)
  40358a:	462b      	mov	r3, r5
  40358c:	2200      	movs	r2, #0
  40358e:	4611      	mov	r1, r2
  403590:	4830      	ldr	r0, [pc, #192]	; (403654 <task_oled+0xd4>)
  403592:	4c31      	ldr	r4, [pc, #196]	; (403658 <task_oled+0xd8>)
  403594:	47a0      	blx	r4
	gfx_mono_draw_string("oii", 0, 20, &sysfont);
  403596:	462b      	mov	r3, r5
  403598:	2214      	movs	r2, #20
  40359a:	2100      	movs	r1, #0
  40359c:	482f      	ldr	r0, [pc, #188]	; (40365c <task_oled+0xdc>)
  40359e:	47a0      	blx	r4
	TC_init(TC0, ID_TC1, 1, 5);
  4035a0:	4c2f      	ldr	r4, [pc, #188]	; (403660 <task_oled+0xe0>)
  4035a2:	2305      	movs	r3, #5
  4035a4:	2201      	movs	r2, #1
  4035a6:	2118      	movs	r1, #24
  4035a8:	4620      	mov	r0, r4
  4035aa:	4d2e      	ldr	r5, [pc, #184]	; (403664 <task_oled+0xe4>)
  4035ac:	47a8      	blx	r5
	TC_init(TC0, ID_TC0, 0, 4);
  4035ae:	2304      	movs	r3, #4
  4035b0:	2200      	movs	r2, #0
  4035b2:	2117      	movs	r1, #23
  4035b4:	4620      	mov	r0, r4
  4035b6:	47a8      	blx	r5
	tc_start(TC0, 1);
  4035b8:	2101      	movs	r1, #1
  4035ba:	4620      	mov	r0, r4
  4035bc:	4d2a      	ldr	r5, [pc, #168]	; (403668 <task_oled+0xe8>)
  4035be:	47a8      	blx	r5
	tc_start(TC0, 0);
  4035c0:	2100      	movs	r1, #0
  4035c2:	4620      	mov	r0, r4
  4035c4:	47a8      	blx	r5
	rtt_sel_source(RTT, false);
  4035c6:	f504 2455 	add.w	r4, r4, #872448	; 0xd5000
  4035ca:	f504 6403 	add.w	r4, r4, #2096	; 0x830
  4035ce:	2100      	movs	r1, #0
  4035d0:	4620      	mov	r0, r4
  4035d2:	4b26      	ldr	r3, [pc, #152]	; (40366c <task_oled+0xec>)
  4035d4:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  4035d6:	f640 41cc 	movw	r1, #3276	; 0xccc
  4035da:	4620      	mov	r0, r4
  4035dc:	4b24      	ldr	r3, [pc, #144]	; (403670 <task_oled+0xf0>)
  4035de:	4798      	blx	r3
		ul_previous_time = rtt_read_timer_value(RTT);
  4035e0:	4620      	mov	r0, r4
  4035e2:	4b24      	ldr	r3, [pc, #144]	; (403674 <task_oled+0xf4>)
  4035e4:	4798      	blx	r3
  4035e6:	4605      	mov	r5, r0
		while (ul_previous_time == rtt_read_timer_value(RTT));
  4035e8:	4626      	mov	r6, r4
  4035ea:	4c22      	ldr	r4, [pc, #136]	; (403674 <task_oled+0xf4>)
  4035ec:	4630      	mov	r0, r6
  4035ee:	47a0      	blx	r4
  4035f0:	4285      	cmp	r5, r0
  4035f2:	d0fb      	beq.n	4035ec <task_oled+0x6c>
		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  4035f4:	4c20      	ldr	r4, [pc, #128]	; (403678 <task_oled+0xf8>)
  4035f6:	f105 0128 	add.w	r1, r5, #40	; 0x28
  4035fa:	4620      	mov	r0, r4
  4035fc:	4b1f      	ldr	r3, [pc, #124]	; (40367c <task_oled+0xfc>)
  4035fe:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  403600:	4b1f      	ldr	r3, [pc, #124]	; (403680 <task_oled+0x100>)
  403602:	2208      	movs	r2, #8
  403604:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  403608:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40360c:	2180      	movs	r1, #128	; 0x80
  40360e:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403612:	601a      	str	r2, [r3, #0]
	rtt_enable_interrupt(RTT, rttIRQSource);
  403614:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  403618:	4620      	mov	r0, r4
  40361a:	4b1a      	ldr	r3, [pc, #104]	; (403684 <task_oled+0x104>)
  40361c:	4798      	blx	r3
	calendar rtc_initial = {2022, 11, 17, 12, 11, 44, 50};
  40361e:	ac07      	add	r4, sp, #28
  403620:	4d19      	ldr	r5, [pc, #100]	; (403688 <task_oled+0x108>)
  403622:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  403624:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  403626:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  40362a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	RTC_init(RTC, ID_RTC, rtc_initial, RTC_IER_ALREN);
  40362e:	2602      	movs	r6, #2
  403630:	9605      	str	r6, [sp, #20]
  403632:	466c      	mov	r4, sp
  403634:	ad09      	add	r5, sp, #36	; 0x24
  403636:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  403638:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40363a:	682b      	ldr	r3, [r5, #0]
  40363c:	6023      	str	r3, [r4, #0]
  40363e:	ab07      	add	r3, sp, #28
  403640:	cb0c      	ldmia	r3, {r2, r3}
  403642:	4631      	mov	r1, r6
  403644:	4811      	ldr	r0, [pc, #68]	; (40368c <task_oled+0x10c>)
  403646:	4c12      	ldr	r4, [pc, #72]	; (403690 <task_oled+0x110>)
  403648:	47a0      	blx	r4
  40364a:	e7fe      	b.n	40364a <task_oled+0xca>
  40364c:	00400845 	.word	0x00400845
  403650:	2040000c 	.word	0x2040000c
  403654:	00406a48 	.word	0x00406a48
  403658:	004007ad 	.word	0x004007ad
  40365c:	00406a58 	.word	0x00406a58
  403660:	4000c000 	.word	0x4000c000
  403664:	00403435 	.word	0x00403435
  403668:	0040053d 	.word	0x0040053d
  40366c:	00400329 	.word	0x00400329
  403670:	00400315 	.word	0x00400315
  403674:	0040037d 	.word	0x0040037d
  403678:	400e1830 	.word	0x400e1830
  40367c:	00400395 	.word	0x00400395
  403680:	e000e100 	.word	0xe000e100
  403684:	00400355 	.word	0x00400355
  403688:	00406a04 	.word	0x00406a04
  40368c:	400e1860 	.word	0x400e1860
  403690:	004034dd 	.word	0x004034dd

00403694 <pin_toggle>:


/**
* @Brief Inverte o valor do pino 0->1/ 1->0
*/
void pin_toggle(Pio *pio, uint32_t mask) {
  403694:	b538      	push	{r3, r4, r5, lr}
  403696:	4604      	mov	r4, r0
  403698:	460d      	mov	r5, r1
	if(pio_get_output_data_status(pio, mask))
  40369a:	4b06      	ldr	r3, [pc, #24]	; (4036b4 <pin_toggle+0x20>)
  40369c:	4798      	blx	r3
  40369e:	b920      	cbnz	r0, 4036aa <pin_toggle+0x16>
	pio_clear(pio, mask);
	else
	pio_set(pio,mask);
  4036a0:	4629      	mov	r1, r5
  4036a2:	4620      	mov	r0, r4
  4036a4:	4b04      	ldr	r3, [pc, #16]	; (4036b8 <pin_toggle+0x24>)
  4036a6:	4798      	blx	r3
  4036a8:	bd38      	pop	{r3, r4, r5, pc}
	pio_clear(pio, mask);
  4036aa:	4629      	mov	r1, r5
  4036ac:	4620      	mov	r0, r4
  4036ae:	4b03      	ldr	r3, [pc, #12]	; (4036bc <pin_toggle+0x28>)
  4036b0:	4798      	blx	r3
  4036b2:	bd38      	pop	{r3, r4, r5, pc}
  4036b4:	00400f81 	.word	0x00400f81
  4036b8:	00400df9 	.word	0x00400df9
  4036bc:	00400dfd 	.word	0x00400dfd

004036c0 <RTT_Handler>:
void RTT_Handler(void) {
  4036c0:	b508      	push	{r3, lr}
	ul_status = rtt_get_status(RTT);
  4036c2:	4806      	ldr	r0, [pc, #24]	; (4036dc <RTT_Handler+0x1c>)
  4036c4:	4b06      	ldr	r3, [pc, #24]	; (4036e0 <RTT_Handler+0x20>)
  4036c6:	4798      	blx	r3
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  4036c8:	f010 0f01 	tst.w	r0, #1
  4036cc:	d100      	bne.n	4036d0 <RTT_Handler+0x10>
  4036ce:	bd08      	pop	{r3, pc}
		pin_toggle(LED_2_PIO, LED_2_IDX_MASK);
  4036d0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4036d4:	4803      	ldr	r0, [pc, #12]	; (4036e4 <RTT_Handler+0x24>)
  4036d6:	4b04      	ldr	r3, [pc, #16]	; (4036e8 <RTT_Handler+0x28>)
  4036d8:	4798      	blx	r3
}
  4036da:	e7f8      	b.n	4036ce <RTT_Handler+0xe>
  4036dc:	400e1830 	.word	0x400e1830
  4036e0:	00400391 	.word	0x00400391
  4036e4:	400e1200 	.word	0x400e1200
  4036e8:	00403695 	.word	0x00403695

004036ec <main>:
/************************************************************************/
/* main                                                                 */
/************************************************************************/


int main(void) {
  4036ec:	b500      	push	{lr}
  4036ee:	b08b      	sub	sp, #44	; 0x2c
	/* Initialize the SAM system */
	sysclk_init();
  4036f0:	4b24      	ldr	r3, [pc, #144]	; (403784 <main+0x98>)
  4036f2:	4798      	blx	r3
	board_init();
  4036f4:	4b24      	ldr	r3, [pc, #144]	; (403788 <main+0x9c>)
  4036f6:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4036f8:	4d24      	ldr	r5, [pc, #144]	; (40378c <main+0xa0>)
  4036fa:	4b25      	ldr	r3, [pc, #148]	; (403790 <main+0xa4>)
  4036fc:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4036fe:	4a25      	ldr	r2, [pc, #148]	; (403794 <main+0xa8>)
  403700:	4b25      	ldr	r3, [pc, #148]	; (403798 <main+0xac>)
  403702:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403704:	4a25      	ldr	r2, [pc, #148]	; (40379c <main+0xb0>)
  403706:	4b26      	ldr	r3, [pc, #152]	; (4037a0 <main+0xb4>)
  403708:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  40370a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40370e:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  403710:	23c0      	movs	r3, #192	; 0xc0
  403712:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  403714:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403718:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  40371a:	2400      	movs	r4, #0
  40371c:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40371e:	9408      	str	r4, [sp, #32]
  403720:	200e      	movs	r0, #14
  403722:	4b20      	ldr	r3, [pc, #128]	; (4037a4 <main+0xb8>)
  403724:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  403726:	4a20      	ldr	r2, [pc, #128]	; (4037a8 <main+0xbc>)
  403728:	a904      	add	r1, sp, #16
  40372a:	4628      	mov	r0, r5
  40372c:	4b1f      	ldr	r3, [pc, #124]	; (4037ac <main+0xc0>)
  40372e:	4798      	blx	r3
		usart_enable_tx(p_usart);
  403730:	4628      	mov	r0, r5
  403732:	4b1f      	ldr	r3, [pc, #124]	; (4037b0 <main+0xc4>)
  403734:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403736:	4628      	mov	r0, r5
  403738:	4b1e      	ldr	r3, [pc, #120]	; (4037b4 <main+0xc8>)
  40373a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40373c:	4e1e      	ldr	r6, [pc, #120]	; (4037b8 <main+0xcc>)
  40373e:	6833      	ldr	r3, [r6, #0]
  403740:	4621      	mov	r1, r4
  403742:	6898      	ldr	r0, [r3, #8]
  403744:	4d1d      	ldr	r5, [pc, #116]	; (4037bc <main+0xd0>)
  403746:	47a8      	blx	r5
	setbuf(stdin, NULL);
  403748:	6833      	ldr	r3, [r6, #0]
  40374a:	4621      	mov	r1, r4
  40374c:	6858      	ldr	r0, [r3, #4]
  40374e:	47a8      	blx	r5
	setbuf(stdout, NULL);
  403750:	6833      	ldr	r3, [r6, #0]
  403752:	4621      	mov	r1, r4
  403754:	6898      	ldr	r0, [r3, #8]
  403756:	47a8      	blx	r5

	/* Initialize the console uart */
	configure_console();
	led_init();
  403758:	4b19      	ldr	r3, [pc, #100]	; (4037c0 <main+0xd4>)
  40375a:	4798      	blx	r3

	/* Create task to control oled */
	if (xTaskCreate(task_oled, "oled", TASK_OLED_STACK_SIZE, NULL, TASK_OLED_STACK_PRIORITY, NULL) != pdPASS) {
  40375c:	9403      	str	r4, [sp, #12]
  40375e:	9402      	str	r4, [sp, #8]
  403760:	9401      	str	r4, [sp, #4]
  403762:	9400      	str	r4, [sp, #0]
  403764:	4623      	mov	r3, r4
  403766:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  40376a:	4916      	ldr	r1, [pc, #88]	; (4037c4 <main+0xd8>)
  40376c:	4816      	ldr	r0, [pc, #88]	; (4037c8 <main+0xdc>)
  40376e:	4c17      	ldr	r4, [pc, #92]	; (4037cc <main+0xe0>)
  403770:	47a0      	blx	r4
  403772:	2801      	cmp	r0, #1
  403774:	d002      	beq.n	40377c <main+0x90>
	  printf("Failed to create oled task\r\n");
  403776:	4816      	ldr	r0, [pc, #88]	; (4037d0 <main+0xe4>)
  403778:	4b16      	ldr	r3, [pc, #88]	; (4037d4 <main+0xe8>)
  40377a:	4798      	blx	r3
	}

	/* Start the scheduler. */
	vTaskStartScheduler();
  40377c:	4b16      	ldr	r3, [pc, #88]	; (4037d8 <main+0xec>)
  40377e:	4798      	blx	r3
  403780:	e7fe      	b.n	403780 <main+0x94>
  403782:	bf00      	nop
  403784:	00400b65 	.word	0x00400b65
  403788:	00400c61 	.word	0x00400c61
  40378c:	40028000 	.word	0x40028000
  403790:	20400de8 	.word	0x20400de8
  403794:	00403259 	.word	0x00403259
  403798:	20400de4 	.word	0x20400de4
  40379c:	0040317d 	.word	0x0040317d
  4037a0:	20400de0 	.word	0x20400de0
  4037a4:	00401179 	.word	0x00401179
  4037a8:	08f0d180 	.word	0x08f0d180
  4037ac:	00401275 	.word	0x00401275
  4037b0:	004012c9 	.word	0x004012c9
  4037b4:	004012cf 	.word	0x004012cf
  4037b8:	20400024 	.word	0x20400024
  4037bc:	00403fe1 	.word	0x00403fe1
  4037c0:	004033cd 	.word	0x004033cd
  4037c4:	00406a20 	.word	0x00406a20
  4037c8:	00403581 	.word	0x00403581
  4037cc:	00402261 	.word	0x00402261
  4037d0:	00406a28 	.word	0x00406a28
  4037d4:	0040382d 	.word	0x0040382d
  4037d8:	00402495 	.word	0x00402495

004037dc <__libc_init_array>:
  4037dc:	b570      	push	{r4, r5, r6, lr}
  4037de:	4e0f      	ldr	r6, [pc, #60]	; (40381c <__libc_init_array+0x40>)
  4037e0:	4d0f      	ldr	r5, [pc, #60]	; (403820 <__libc_init_array+0x44>)
  4037e2:	1b76      	subs	r6, r6, r5
  4037e4:	10b6      	asrs	r6, r6, #2
  4037e6:	bf18      	it	ne
  4037e8:	2400      	movne	r4, #0
  4037ea:	d005      	beq.n	4037f8 <__libc_init_array+0x1c>
  4037ec:	3401      	adds	r4, #1
  4037ee:	f855 3b04 	ldr.w	r3, [r5], #4
  4037f2:	4798      	blx	r3
  4037f4:	42a6      	cmp	r6, r4
  4037f6:	d1f9      	bne.n	4037ec <__libc_init_array+0x10>
  4037f8:	4e0a      	ldr	r6, [pc, #40]	; (403824 <__libc_init_array+0x48>)
  4037fa:	4d0b      	ldr	r5, [pc, #44]	; (403828 <__libc_init_array+0x4c>)
  4037fc:	1b76      	subs	r6, r6, r5
  4037fe:	f003 f9ed 	bl	406bdc <_init>
  403802:	10b6      	asrs	r6, r6, #2
  403804:	bf18      	it	ne
  403806:	2400      	movne	r4, #0
  403808:	d006      	beq.n	403818 <__libc_init_array+0x3c>
  40380a:	3401      	adds	r4, #1
  40380c:	f855 3b04 	ldr.w	r3, [r5], #4
  403810:	4798      	blx	r3
  403812:	42a6      	cmp	r6, r4
  403814:	d1f9      	bne.n	40380a <__libc_init_array+0x2e>
  403816:	bd70      	pop	{r4, r5, r6, pc}
  403818:	bd70      	pop	{r4, r5, r6, pc}
  40381a:	bf00      	nop
  40381c:	00406be8 	.word	0x00406be8
  403820:	00406be8 	.word	0x00406be8
  403824:	00406bf0 	.word	0x00406bf0
  403828:	00406be8 	.word	0x00406be8

0040382c <iprintf>:
  40382c:	b40f      	push	{r0, r1, r2, r3}
  40382e:	b500      	push	{lr}
  403830:	4907      	ldr	r1, [pc, #28]	; (403850 <iprintf+0x24>)
  403832:	b083      	sub	sp, #12
  403834:	ab04      	add	r3, sp, #16
  403836:	6808      	ldr	r0, [r1, #0]
  403838:	f853 2b04 	ldr.w	r2, [r3], #4
  40383c:	6881      	ldr	r1, [r0, #8]
  40383e:	9301      	str	r3, [sp, #4]
  403840:	f000 fd4c 	bl	4042dc <_vfiprintf_r>
  403844:	b003      	add	sp, #12
  403846:	f85d eb04 	ldr.w	lr, [sp], #4
  40384a:	b004      	add	sp, #16
  40384c:	4770      	bx	lr
  40384e:	bf00      	nop
  403850:	20400024 	.word	0x20400024

00403854 <malloc>:
  403854:	4b02      	ldr	r3, [pc, #8]	; (403860 <malloc+0xc>)
  403856:	4601      	mov	r1, r0
  403858:	6818      	ldr	r0, [r3, #0]
  40385a:	f000 b80b 	b.w	403874 <_malloc_r>
  40385e:	bf00      	nop
  403860:	20400024 	.word	0x20400024

00403864 <free>:
  403864:	4b02      	ldr	r3, [pc, #8]	; (403870 <free+0xc>)
  403866:	4601      	mov	r1, r0
  403868:	6818      	ldr	r0, [r3, #0]
  40386a:	f001 be53 	b.w	405514 <_free_r>
  40386e:	bf00      	nop
  403870:	20400024 	.word	0x20400024

00403874 <_malloc_r>:
  403874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403878:	f101 060b 	add.w	r6, r1, #11
  40387c:	2e16      	cmp	r6, #22
  40387e:	b083      	sub	sp, #12
  403880:	4605      	mov	r5, r0
  403882:	f240 809e 	bls.w	4039c2 <_malloc_r+0x14e>
  403886:	f036 0607 	bics.w	r6, r6, #7
  40388a:	f100 80bd 	bmi.w	403a08 <_malloc_r+0x194>
  40388e:	42b1      	cmp	r1, r6
  403890:	f200 80ba 	bhi.w	403a08 <_malloc_r+0x194>
  403894:	f000 fb86 	bl	403fa4 <__malloc_lock>
  403898:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40389c:	f0c0 8293 	bcc.w	403dc6 <_malloc_r+0x552>
  4038a0:	0a73      	lsrs	r3, r6, #9
  4038a2:	f000 80b8 	beq.w	403a16 <_malloc_r+0x1a2>
  4038a6:	2b04      	cmp	r3, #4
  4038a8:	f200 8179 	bhi.w	403b9e <_malloc_r+0x32a>
  4038ac:	09b3      	lsrs	r3, r6, #6
  4038ae:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4038b2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4038b6:	00c3      	lsls	r3, r0, #3
  4038b8:	4fbf      	ldr	r7, [pc, #764]	; (403bb8 <_malloc_r+0x344>)
  4038ba:	443b      	add	r3, r7
  4038bc:	f1a3 0108 	sub.w	r1, r3, #8
  4038c0:	685c      	ldr	r4, [r3, #4]
  4038c2:	42a1      	cmp	r1, r4
  4038c4:	d106      	bne.n	4038d4 <_malloc_r+0x60>
  4038c6:	e00c      	b.n	4038e2 <_malloc_r+0x6e>
  4038c8:	2a00      	cmp	r2, #0
  4038ca:	f280 80aa 	bge.w	403a22 <_malloc_r+0x1ae>
  4038ce:	68e4      	ldr	r4, [r4, #12]
  4038d0:	42a1      	cmp	r1, r4
  4038d2:	d006      	beq.n	4038e2 <_malloc_r+0x6e>
  4038d4:	6863      	ldr	r3, [r4, #4]
  4038d6:	f023 0303 	bic.w	r3, r3, #3
  4038da:	1b9a      	subs	r2, r3, r6
  4038dc:	2a0f      	cmp	r2, #15
  4038de:	ddf3      	ble.n	4038c8 <_malloc_r+0x54>
  4038e0:	4670      	mov	r0, lr
  4038e2:	693c      	ldr	r4, [r7, #16]
  4038e4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403bcc <_malloc_r+0x358>
  4038e8:	4574      	cmp	r4, lr
  4038ea:	f000 81ab 	beq.w	403c44 <_malloc_r+0x3d0>
  4038ee:	6863      	ldr	r3, [r4, #4]
  4038f0:	f023 0303 	bic.w	r3, r3, #3
  4038f4:	1b9a      	subs	r2, r3, r6
  4038f6:	2a0f      	cmp	r2, #15
  4038f8:	f300 8190 	bgt.w	403c1c <_malloc_r+0x3a8>
  4038fc:	2a00      	cmp	r2, #0
  4038fe:	f8c7 e014 	str.w	lr, [r7, #20]
  403902:	f8c7 e010 	str.w	lr, [r7, #16]
  403906:	f280 809d 	bge.w	403a44 <_malloc_r+0x1d0>
  40390a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40390e:	f080 8161 	bcs.w	403bd4 <_malloc_r+0x360>
  403912:	08db      	lsrs	r3, r3, #3
  403914:	f103 0c01 	add.w	ip, r3, #1
  403918:	1099      	asrs	r1, r3, #2
  40391a:	687a      	ldr	r2, [r7, #4]
  40391c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403920:	f8c4 8008 	str.w	r8, [r4, #8]
  403924:	2301      	movs	r3, #1
  403926:	408b      	lsls	r3, r1
  403928:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40392c:	4313      	orrs	r3, r2
  40392e:	3908      	subs	r1, #8
  403930:	60e1      	str	r1, [r4, #12]
  403932:	607b      	str	r3, [r7, #4]
  403934:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403938:	f8c8 400c 	str.w	r4, [r8, #12]
  40393c:	1082      	asrs	r2, r0, #2
  40393e:	2401      	movs	r4, #1
  403940:	4094      	lsls	r4, r2
  403942:	429c      	cmp	r4, r3
  403944:	f200 808b 	bhi.w	403a5e <_malloc_r+0x1ea>
  403948:	421c      	tst	r4, r3
  40394a:	d106      	bne.n	40395a <_malloc_r+0xe6>
  40394c:	f020 0003 	bic.w	r0, r0, #3
  403950:	0064      	lsls	r4, r4, #1
  403952:	421c      	tst	r4, r3
  403954:	f100 0004 	add.w	r0, r0, #4
  403958:	d0fa      	beq.n	403950 <_malloc_r+0xdc>
  40395a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40395e:	46cc      	mov	ip, r9
  403960:	4680      	mov	r8, r0
  403962:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403966:	459c      	cmp	ip, r3
  403968:	d107      	bne.n	40397a <_malloc_r+0x106>
  40396a:	e16d      	b.n	403c48 <_malloc_r+0x3d4>
  40396c:	2a00      	cmp	r2, #0
  40396e:	f280 817b 	bge.w	403c68 <_malloc_r+0x3f4>
  403972:	68db      	ldr	r3, [r3, #12]
  403974:	459c      	cmp	ip, r3
  403976:	f000 8167 	beq.w	403c48 <_malloc_r+0x3d4>
  40397a:	6859      	ldr	r1, [r3, #4]
  40397c:	f021 0103 	bic.w	r1, r1, #3
  403980:	1b8a      	subs	r2, r1, r6
  403982:	2a0f      	cmp	r2, #15
  403984:	ddf2      	ble.n	40396c <_malloc_r+0xf8>
  403986:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40398a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40398e:	9300      	str	r3, [sp, #0]
  403990:	199c      	adds	r4, r3, r6
  403992:	4628      	mov	r0, r5
  403994:	f046 0601 	orr.w	r6, r6, #1
  403998:	f042 0501 	orr.w	r5, r2, #1
  40399c:	605e      	str	r6, [r3, #4]
  40399e:	f8c8 c00c 	str.w	ip, [r8, #12]
  4039a2:	f8cc 8008 	str.w	r8, [ip, #8]
  4039a6:	617c      	str	r4, [r7, #20]
  4039a8:	613c      	str	r4, [r7, #16]
  4039aa:	f8c4 e00c 	str.w	lr, [r4, #12]
  4039ae:	f8c4 e008 	str.w	lr, [r4, #8]
  4039b2:	6065      	str	r5, [r4, #4]
  4039b4:	505a      	str	r2, [r3, r1]
  4039b6:	f000 fafb 	bl	403fb0 <__malloc_unlock>
  4039ba:	9b00      	ldr	r3, [sp, #0]
  4039bc:	f103 0408 	add.w	r4, r3, #8
  4039c0:	e01e      	b.n	403a00 <_malloc_r+0x18c>
  4039c2:	2910      	cmp	r1, #16
  4039c4:	d820      	bhi.n	403a08 <_malloc_r+0x194>
  4039c6:	f000 faed 	bl	403fa4 <__malloc_lock>
  4039ca:	2610      	movs	r6, #16
  4039cc:	2318      	movs	r3, #24
  4039ce:	2002      	movs	r0, #2
  4039d0:	4f79      	ldr	r7, [pc, #484]	; (403bb8 <_malloc_r+0x344>)
  4039d2:	443b      	add	r3, r7
  4039d4:	f1a3 0208 	sub.w	r2, r3, #8
  4039d8:	685c      	ldr	r4, [r3, #4]
  4039da:	4294      	cmp	r4, r2
  4039dc:	f000 813d 	beq.w	403c5a <_malloc_r+0x3e6>
  4039e0:	6863      	ldr	r3, [r4, #4]
  4039e2:	68e1      	ldr	r1, [r4, #12]
  4039e4:	68a6      	ldr	r6, [r4, #8]
  4039e6:	f023 0303 	bic.w	r3, r3, #3
  4039ea:	4423      	add	r3, r4
  4039ec:	4628      	mov	r0, r5
  4039ee:	685a      	ldr	r2, [r3, #4]
  4039f0:	60f1      	str	r1, [r6, #12]
  4039f2:	f042 0201 	orr.w	r2, r2, #1
  4039f6:	608e      	str	r6, [r1, #8]
  4039f8:	605a      	str	r2, [r3, #4]
  4039fa:	f000 fad9 	bl	403fb0 <__malloc_unlock>
  4039fe:	3408      	adds	r4, #8
  403a00:	4620      	mov	r0, r4
  403a02:	b003      	add	sp, #12
  403a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a08:	2400      	movs	r4, #0
  403a0a:	230c      	movs	r3, #12
  403a0c:	4620      	mov	r0, r4
  403a0e:	602b      	str	r3, [r5, #0]
  403a10:	b003      	add	sp, #12
  403a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a16:	2040      	movs	r0, #64	; 0x40
  403a18:	f44f 7300 	mov.w	r3, #512	; 0x200
  403a1c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403a20:	e74a      	b.n	4038b8 <_malloc_r+0x44>
  403a22:	4423      	add	r3, r4
  403a24:	68e1      	ldr	r1, [r4, #12]
  403a26:	685a      	ldr	r2, [r3, #4]
  403a28:	68a6      	ldr	r6, [r4, #8]
  403a2a:	f042 0201 	orr.w	r2, r2, #1
  403a2e:	60f1      	str	r1, [r6, #12]
  403a30:	4628      	mov	r0, r5
  403a32:	608e      	str	r6, [r1, #8]
  403a34:	605a      	str	r2, [r3, #4]
  403a36:	f000 fabb 	bl	403fb0 <__malloc_unlock>
  403a3a:	3408      	adds	r4, #8
  403a3c:	4620      	mov	r0, r4
  403a3e:	b003      	add	sp, #12
  403a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a44:	4423      	add	r3, r4
  403a46:	4628      	mov	r0, r5
  403a48:	685a      	ldr	r2, [r3, #4]
  403a4a:	f042 0201 	orr.w	r2, r2, #1
  403a4e:	605a      	str	r2, [r3, #4]
  403a50:	f000 faae 	bl	403fb0 <__malloc_unlock>
  403a54:	3408      	adds	r4, #8
  403a56:	4620      	mov	r0, r4
  403a58:	b003      	add	sp, #12
  403a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a5e:	68bc      	ldr	r4, [r7, #8]
  403a60:	6863      	ldr	r3, [r4, #4]
  403a62:	f023 0803 	bic.w	r8, r3, #3
  403a66:	45b0      	cmp	r8, r6
  403a68:	d304      	bcc.n	403a74 <_malloc_r+0x200>
  403a6a:	eba8 0306 	sub.w	r3, r8, r6
  403a6e:	2b0f      	cmp	r3, #15
  403a70:	f300 8085 	bgt.w	403b7e <_malloc_r+0x30a>
  403a74:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403bd0 <_malloc_r+0x35c>
  403a78:	4b50      	ldr	r3, [pc, #320]	; (403bbc <_malloc_r+0x348>)
  403a7a:	f8d9 2000 	ldr.w	r2, [r9]
  403a7e:	681b      	ldr	r3, [r3, #0]
  403a80:	3201      	adds	r2, #1
  403a82:	4433      	add	r3, r6
  403a84:	eb04 0a08 	add.w	sl, r4, r8
  403a88:	f000 8155 	beq.w	403d36 <_malloc_r+0x4c2>
  403a8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403a90:	330f      	adds	r3, #15
  403a92:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403a96:	f02b 0b0f 	bic.w	fp, fp, #15
  403a9a:	4659      	mov	r1, fp
  403a9c:	4628      	mov	r0, r5
  403a9e:	f000 fa8d 	bl	403fbc <_sbrk_r>
  403aa2:	1c41      	adds	r1, r0, #1
  403aa4:	4602      	mov	r2, r0
  403aa6:	f000 80fc 	beq.w	403ca2 <_malloc_r+0x42e>
  403aaa:	4582      	cmp	sl, r0
  403aac:	f200 80f7 	bhi.w	403c9e <_malloc_r+0x42a>
  403ab0:	4b43      	ldr	r3, [pc, #268]	; (403bc0 <_malloc_r+0x34c>)
  403ab2:	6819      	ldr	r1, [r3, #0]
  403ab4:	4459      	add	r1, fp
  403ab6:	6019      	str	r1, [r3, #0]
  403ab8:	f000 814d 	beq.w	403d56 <_malloc_r+0x4e2>
  403abc:	f8d9 0000 	ldr.w	r0, [r9]
  403ac0:	3001      	adds	r0, #1
  403ac2:	bf1b      	ittet	ne
  403ac4:	eba2 0a0a 	subne.w	sl, r2, sl
  403ac8:	4451      	addne	r1, sl
  403aca:	f8c9 2000 	streq.w	r2, [r9]
  403ace:	6019      	strne	r1, [r3, #0]
  403ad0:	f012 0107 	ands.w	r1, r2, #7
  403ad4:	f000 8115 	beq.w	403d02 <_malloc_r+0x48e>
  403ad8:	f1c1 0008 	rsb	r0, r1, #8
  403adc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403ae0:	4402      	add	r2, r0
  403ae2:	3108      	adds	r1, #8
  403ae4:	eb02 090b 	add.w	r9, r2, fp
  403ae8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403aec:	eba1 0909 	sub.w	r9, r1, r9
  403af0:	4649      	mov	r1, r9
  403af2:	4628      	mov	r0, r5
  403af4:	9301      	str	r3, [sp, #4]
  403af6:	9200      	str	r2, [sp, #0]
  403af8:	f000 fa60 	bl	403fbc <_sbrk_r>
  403afc:	1c43      	adds	r3, r0, #1
  403afe:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403b02:	f000 8143 	beq.w	403d8c <_malloc_r+0x518>
  403b06:	1a80      	subs	r0, r0, r2
  403b08:	4448      	add	r0, r9
  403b0a:	f040 0001 	orr.w	r0, r0, #1
  403b0e:	6819      	ldr	r1, [r3, #0]
  403b10:	60ba      	str	r2, [r7, #8]
  403b12:	4449      	add	r1, r9
  403b14:	42bc      	cmp	r4, r7
  403b16:	6050      	str	r0, [r2, #4]
  403b18:	6019      	str	r1, [r3, #0]
  403b1a:	d017      	beq.n	403b4c <_malloc_r+0x2d8>
  403b1c:	f1b8 0f0f 	cmp.w	r8, #15
  403b20:	f240 80fb 	bls.w	403d1a <_malloc_r+0x4a6>
  403b24:	6860      	ldr	r0, [r4, #4]
  403b26:	f1a8 020c 	sub.w	r2, r8, #12
  403b2a:	f022 0207 	bic.w	r2, r2, #7
  403b2e:	eb04 0e02 	add.w	lr, r4, r2
  403b32:	f000 0001 	and.w	r0, r0, #1
  403b36:	f04f 0c05 	mov.w	ip, #5
  403b3a:	4310      	orrs	r0, r2
  403b3c:	2a0f      	cmp	r2, #15
  403b3e:	6060      	str	r0, [r4, #4]
  403b40:	f8ce c004 	str.w	ip, [lr, #4]
  403b44:	f8ce c008 	str.w	ip, [lr, #8]
  403b48:	f200 8117 	bhi.w	403d7a <_malloc_r+0x506>
  403b4c:	4b1d      	ldr	r3, [pc, #116]	; (403bc4 <_malloc_r+0x350>)
  403b4e:	68bc      	ldr	r4, [r7, #8]
  403b50:	681a      	ldr	r2, [r3, #0]
  403b52:	4291      	cmp	r1, r2
  403b54:	bf88      	it	hi
  403b56:	6019      	strhi	r1, [r3, #0]
  403b58:	4b1b      	ldr	r3, [pc, #108]	; (403bc8 <_malloc_r+0x354>)
  403b5a:	681a      	ldr	r2, [r3, #0]
  403b5c:	4291      	cmp	r1, r2
  403b5e:	6862      	ldr	r2, [r4, #4]
  403b60:	bf88      	it	hi
  403b62:	6019      	strhi	r1, [r3, #0]
  403b64:	f022 0203 	bic.w	r2, r2, #3
  403b68:	4296      	cmp	r6, r2
  403b6a:	eba2 0306 	sub.w	r3, r2, r6
  403b6e:	d801      	bhi.n	403b74 <_malloc_r+0x300>
  403b70:	2b0f      	cmp	r3, #15
  403b72:	dc04      	bgt.n	403b7e <_malloc_r+0x30a>
  403b74:	4628      	mov	r0, r5
  403b76:	f000 fa1b 	bl	403fb0 <__malloc_unlock>
  403b7a:	2400      	movs	r4, #0
  403b7c:	e740      	b.n	403a00 <_malloc_r+0x18c>
  403b7e:	19a2      	adds	r2, r4, r6
  403b80:	f043 0301 	orr.w	r3, r3, #1
  403b84:	f046 0601 	orr.w	r6, r6, #1
  403b88:	6066      	str	r6, [r4, #4]
  403b8a:	4628      	mov	r0, r5
  403b8c:	60ba      	str	r2, [r7, #8]
  403b8e:	6053      	str	r3, [r2, #4]
  403b90:	f000 fa0e 	bl	403fb0 <__malloc_unlock>
  403b94:	3408      	adds	r4, #8
  403b96:	4620      	mov	r0, r4
  403b98:	b003      	add	sp, #12
  403b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b9e:	2b14      	cmp	r3, #20
  403ba0:	d971      	bls.n	403c86 <_malloc_r+0x412>
  403ba2:	2b54      	cmp	r3, #84	; 0x54
  403ba4:	f200 80a3 	bhi.w	403cee <_malloc_r+0x47a>
  403ba8:	0b33      	lsrs	r3, r6, #12
  403baa:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403bae:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403bb2:	00c3      	lsls	r3, r0, #3
  403bb4:	e680      	b.n	4038b8 <_malloc_r+0x44>
  403bb6:	bf00      	nop
  403bb8:	20400450 	.word	0x20400450
  403bbc:	20400ddc 	.word	0x20400ddc
  403bc0:	20400dac 	.word	0x20400dac
  403bc4:	20400dd4 	.word	0x20400dd4
  403bc8:	20400dd8 	.word	0x20400dd8
  403bcc:	20400458 	.word	0x20400458
  403bd0:	20400858 	.word	0x20400858
  403bd4:	0a5a      	lsrs	r2, r3, #9
  403bd6:	2a04      	cmp	r2, #4
  403bd8:	d95b      	bls.n	403c92 <_malloc_r+0x41e>
  403bda:	2a14      	cmp	r2, #20
  403bdc:	f200 80ae 	bhi.w	403d3c <_malloc_r+0x4c8>
  403be0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403be4:	00c9      	lsls	r1, r1, #3
  403be6:	325b      	adds	r2, #91	; 0x5b
  403be8:	eb07 0c01 	add.w	ip, r7, r1
  403bec:	5879      	ldr	r1, [r7, r1]
  403bee:	f1ac 0c08 	sub.w	ip, ip, #8
  403bf2:	458c      	cmp	ip, r1
  403bf4:	f000 8088 	beq.w	403d08 <_malloc_r+0x494>
  403bf8:	684a      	ldr	r2, [r1, #4]
  403bfa:	f022 0203 	bic.w	r2, r2, #3
  403bfe:	4293      	cmp	r3, r2
  403c00:	d273      	bcs.n	403cea <_malloc_r+0x476>
  403c02:	6889      	ldr	r1, [r1, #8]
  403c04:	458c      	cmp	ip, r1
  403c06:	d1f7      	bne.n	403bf8 <_malloc_r+0x384>
  403c08:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403c0c:	687b      	ldr	r3, [r7, #4]
  403c0e:	60e2      	str	r2, [r4, #12]
  403c10:	f8c4 c008 	str.w	ip, [r4, #8]
  403c14:	6094      	str	r4, [r2, #8]
  403c16:	f8cc 400c 	str.w	r4, [ip, #12]
  403c1a:	e68f      	b.n	40393c <_malloc_r+0xc8>
  403c1c:	19a1      	adds	r1, r4, r6
  403c1e:	f046 0c01 	orr.w	ip, r6, #1
  403c22:	f042 0601 	orr.w	r6, r2, #1
  403c26:	f8c4 c004 	str.w	ip, [r4, #4]
  403c2a:	4628      	mov	r0, r5
  403c2c:	6179      	str	r1, [r7, #20]
  403c2e:	6139      	str	r1, [r7, #16]
  403c30:	f8c1 e00c 	str.w	lr, [r1, #12]
  403c34:	f8c1 e008 	str.w	lr, [r1, #8]
  403c38:	604e      	str	r6, [r1, #4]
  403c3a:	50e2      	str	r2, [r4, r3]
  403c3c:	f000 f9b8 	bl	403fb0 <__malloc_unlock>
  403c40:	3408      	adds	r4, #8
  403c42:	e6dd      	b.n	403a00 <_malloc_r+0x18c>
  403c44:	687b      	ldr	r3, [r7, #4]
  403c46:	e679      	b.n	40393c <_malloc_r+0xc8>
  403c48:	f108 0801 	add.w	r8, r8, #1
  403c4c:	f018 0f03 	tst.w	r8, #3
  403c50:	f10c 0c08 	add.w	ip, ip, #8
  403c54:	f47f ae85 	bne.w	403962 <_malloc_r+0xee>
  403c58:	e02d      	b.n	403cb6 <_malloc_r+0x442>
  403c5a:	68dc      	ldr	r4, [r3, #12]
  403c5c:	42a3      	cmp	r3, r4
  403c5e:	bf08      	it	eq
  403c60:	3002      	addeq	r0, #2
  403c62:	f43f ae3e 	beq.w	4038e2 <_malloc_r+0x6e>
  403c66:	e6bb      	b.n	4039e0 <_malloc_r+0x16c>
  403c68:	4419      	add	r1, r3
  403c6a:	461c      	mov	r4, r3
  403c6c:	684a      	ldr	r2, [r1, #4]
  403c6e:	68db      	ldr	r3, [r3, #12]
  403c70:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403c74:	f042 0201 	orr.w	r2, r2, #1
  403c78:	604a      	str	r2, [r1, #4]
  403c7a:	4628      	mov	r0, r5
  403c7c:	60f3      	str	r3, [r6, #12]
  403c7e:	609e      	str	r6, [r3, #8]
  403c80:	f000 f996 	bl	403fb0 <__malloc_unlock>
  403c84:	e6bc      	b.n	403a00 <_malloc_r+0x18c>
  403c86:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403c8a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  403c8e:	00c3      	lsls	r3, r0, #3
  403c90:	e612      	b.n	4038b8 <_malloc_r+0x44>
  403c92:	099a      	lsrs	r2, r3, #6
  403c94:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403c98:	00c9      	lsls	r1, r1, #3
  403c9a:	3238      	adds	r2, #56	; 0x38
  403c9c:	e7a4      	b.n	403be8 <_malloc_r+0x374>
  403c9e:	42bc      	cmp	r4, r7
  403ca0:	d054      	beq.n	403d4c <_malloc_r+0x4d8>
  403ca2:	68bc      	ldr	r4, [r7, #8]
  403ca4:	6862      	ldr	r2, [r4, #4]
  403ca6:	f022 0203 	bic.w	r2, r2, #3
  403caa:	e75d      	b.n	403b68 <_malloc_r+0x2f4>
  403cac:	f859 3908 	ldr.w	r3, [r9], #-8
  403cb0:	4599      	cmp	r9, r3
  403cb2:	f040 8086 	bne.w	403dc2 <_malloc_r+0x54e>
  403cb6:	f010 0f03 	tst.w	r0, #3
  403cba:	f100 30ff 	add.w	r0, r0, #4294967295
  403cbe:	d1f5      	bne.n	403cac <_malloc_r+0x438>
  403cc0:	687b      	ldr	r3, [r7, #4]
  403cc2:	ea23 0304 	bic.w	r3, r3, r4
  403cc6:	607b      	str	r3, [r7, #4]
  403cc8:	0064      	lsls	r4, r4, #1
  403cca:	429c      	cmp	r4, r3
  403ccc:	f63f aec7 	bhi.w	403a5e <_malloc_r+0x1ea>
  403cd0:	2c00      	cmp	r4, #0
  403cd2:	f43f aec4 	beq.w	403a5e <_malloc_r+0x1ea>
  403cd6:	421c      	tst	r4, r3
  403cd8:	4640      	mov	r0, r8
  403cda:	f47f ae3e 	bne.w	40395a <_malloc_r+0xe6>
  403cde:	0064      	lsls	r4, r4, #1
  403ce0:	421c      	tst	r4, r3
  403ce2:	f100 0004 	add.w	r0, r0, #4
  403ce6:	d0fa      	beq.n	403cde <_malloc_r+0x46a>
  403ce8:	e637      	b.n	40395a <_malloc_r+0xe6>
  403cea:	468c      	mov	ip, r1
  403cec:	e78c      	b.n	403c08 <_malloc_r+0x394>
  403cee:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403cf2:	d815      	bhi.n	403d20 <_malloc_r+0x4ac>
  403cf4:	0bf3      	lsrs	r3, r6, #15
  403cf6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403cfa:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403cfe:	00c3      	lsls	r3, r0, #3
  403d00:	e5da      	b.n	4038b8 <_malloc_r+0x44>
  403d02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403d06:	e6ed      	b.n	403ae4 <_malloc_r+0x270>
  403d08:	687b      	ldr	r3, [r7, #4]
  403d0a:	1092      	asrs	r2, r2, #2
  403d0c:	2101      	movs	r1, #1
  403d0e:	fa01 f202 	lsl.w	r2, r1, r2
  403d12:	4313      	orrs	r3, r2
  403d14:	607b      	str	r3, [r7, #4]
  403d16:	4662      	mov	r2, ip
  403d18:	e779      	b.n	403c0e <_malloc_r+0x39a>
  403d1a:	2301      	movs	r3, #1
  403d1c:	6053      	str	r3, [r2, #4]
  403d1e:	e729      	b.n	403b74 <_malloc_r+0x300>
  403d20:	f240 5254 	movw	r2, #1364	; 0x554
  403d24:	4293      	cmp	r3, r2
  403d26:	d822      	bhi.n	403d6e <_malloc_r+0x4fa>
  403d28:	0cb3      	lsrs	r3, r6, #18
  403d2a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403d2e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  403d32:	00c3      	lsls	r3, r0, #3
  403d34:	e5c0      	b.n	4038b8 <_malloc_r+0x44>
  403d36:	f103 0b10 	add.w	fp, r3, #16
  403d3a:	e6ae      	b.n	403a9a <_malloc_r+0x226>
  403d3c:	2a54      	cmp	r2, #84	; 0x54
  403d3e:	d829      	bhi.n	403d94 <_malloc_r+0x520>
  403d40:	0b1a      	lsrs	r2, r3, #12
  403d42:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403d46:	00c9      	lsls	r1, r1, #3
  403d48:	326e      	adds	r2, #110	; 0x6e
  403d4a:	e74d      	b.n	403be8 <_malloc_r+0x374>
  403d4c:	4b20      	ldr	r3, [pc, #128]	; (403dd0 <_malloc_r+0x55c>)
  403d4e:	6819      	ldr	r1, [r3, #0]
  403d50:	4459      	add	r1, fp
  403d52:	6019      	str	r1, [r3, #0]
  403d54:	e6b2      	b.n	403abc <_malloc_r+0x248>
  403d56:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403d5a:	2800      	cmp	r0, #0
  403d5c:	f47f aeae 	bne.w	403abc <_malloc_r+0x248>
  403d60:	eb08 030b 	add.w	r3, r8, fp
  403d64:	68ba      	ldr	r2, [r7, #8]
  403d66:	f043 0301 	orr.w	r3, r3, #1
  403d6a:	6053      	str	r3, [r2, #4]
  403d6c:	e6ee      	b.n	403b4c <_malloc_r+0x2d8>
  403d6e:	207f      	movs	r0, #127	; 0x7f
  403d70:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403d74:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403d78:	e59e      	b.n	4038b8 <_malloc_r+0x44>
  403d7a:	f104 0108 	add.w	r1, r4, #8
  403d7e:	4628      	mov	r0, r5
  403d80:	9300      	str	r3, [sp, #0]
  403d82:	f001 fbc7 	bl	405514 <_free_r>
  403d86:	9b00      	ldr	r3, [sp, #0]
  403d88:	6819      	ldr	r1, [r3, #0]
  403d8a:	e6df      	b.n	403b4c <_malloc_r+0x2d8>
  403d8c:	2001      	movs	r0, #1
  403d8e:	f04f 0900 	mov.w	r9, #0
  403d92:	e6bc      	b.n	403b0e <_malloc_r+0x29a>
  403d94:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403d98:	d805      	bhi.n	403da6 <_malloc_r+0x532>
  403d9a:	0bda      	lsrs	r2, r3, #15
  403d9c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403da0:	00c9      	lsls	r1, r1, #3
  403da2:	3277      	adds	r2, #119	; 0x77
  403da4:	e720      	b.n	403be8 <_malloc_r+0x374>
  403da6:	f240 5154 	movw	r1, #1364	; 0x554
  403daa:	428a      	cmp	r2, r1
  403dac:	d805      	bhi.n	403dba <_malloc_r+0x546>
  403dae:	0c9a      	lsrs	r2, r3, #18
  403db0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403db4:	00c9      	lsls	r1, r1, #3
  403db6:	327c      	adds	r2, #124	; 0x7c
  403db8:	e716      	b.n	403be8 <_malloc_r+0x374>
  403dba:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  403dbe:	227e      	movs	r2, #126	; 0x7e
  403dc0:	e712      	b.n	403be8 <_malloc_r+0x374>
  403dc2:	687b      	ldr	r3, [r7, #4]
  403dc4:	e780      	b.n	403cc8 <_malloc_r+0x454>
  403dc6:	08f0      	lsrs	r0, r6, #3
  403dc8:	f106 0308 	add.w	r3, r6, #8
  403dcc:	e600      	b.n	4039d0 <_malloc_r+0x15c>
  403dce:	bf00      	nop
  403dd0:	20400dac 	.word	0x20400dac

00403dd4 <memcpy>:
  403dd4:	4684      	mov	ip, r0
  403dd6:	ea41 0300 	orr.w	r3, r1, r0
  403dda:	f013 0303 	ands.w	r3, r3, #3
  403dde:	d16d      	bne.n	403ebc <memcpy+0xe8>
  403de0:	3a40      	subs	r2, #64	; 0x40
  403de2:	d341      	bcc.n	403e68 <memcpy+0x94>
  403de4:	f851 3b04 	ldr.w	r3, [r1], #4
  403de8:	f840 3b04 	str.w	r3, [r0], #4
  403dec:	f851 3b04 	ldr.w	r3, [r1], #4
  403df0:	f840 3b04 	str.w	r3, [r0], #4
  403df4:	f851 3b04 	ldr.w	r3, [r1], #4
  403df8:	f840 3b04 	str.w	r3, [r0], #4
  403dfc:	f851 3b04 	ldr.w	r3, [r1], #4
  403e00:	f840 3b04 	str.w	r3, [r0], #4
  403e04:	f851 3b04 	ldr.w	r3, [r1], #4
  403e08:	f840 3b04 	str.w	r3, [r0], #4
  403e0c:	f851 3b04 	ldr.w	r3, [r1], #4
  403e10:	f840 3b04 	str.w	r3, [r0], #4
  403e14:	f851 3b04 	ldr.w	r3, [r1], #4
  403e18:	f840 3b04 	str.w	r3, [r0], #4
  403e1c:	f851 3b04 	ldr.w	r3, [r1], #4
  403e20:	f840 3b04 	str.w	r3, [r0], #4
  403e24:	f851 3b04 	ldr.w	r3, [r1], #4
  403e28:	f840 3b04 	str.w	r3, [r0], #4
  403e2c:	f851 3b04 	ldr.w	r3, [r1], #4
  403e30:	f840 3b04 	str.w	r3, [r0], #4
  403e34:	f851 3b04 	ldr.w	r3, [r1], #4
  403e38:	f840 3b04 	str.w	r3, [r0], #4
  403e3c:	f851 3b04 	ldr.w	r3, [r1], #4
  403e40:	f840 3b04 	str.w	r3, [r0], #4
  403e44:	f851 3b04 	ldr.w	r3, [r1], #4
  403e48:	f840 3b04 	str.w	r3, [r0], #4
  403e4c:	f851 3b04 	ldr.w	r3, [r1], #4
  403e50:	f840 3b04 	str.w	r3, [r0], #4
  403e54:	f851 3b04 	ldr.w	r3, [r1], #4
  403e58:	f840 3b04 	str.w	r3, [r0], #4
  403e5c:	f851 3b04 	ldr.w	r3, [r1], #4
  403e60:	f840 3b04 	str.w	r3, [r0], #4
  403e64:	3a40      	subs	r2, #64	; 0x40
  403e66:	d2bd      	bcs.n	403de4 <memcpy+0x10>
  403e68:	3230      	adds	r2, #48	; 0x30
  403e6a:	d311      	bcc.n	403e90 <memcpy+0xbc>
  403e6c:	f851 3b04 	ldr.w	r3, [r1], #4
  403e70:	f840 3b04 	str.w	r3, [r0], #4
  403e74:	f851 3b04 	ldr.w	r3, [r1], #4
  403e78:	f840 3b04 	str.w	r3, [r0], #4
  403e7c:	f851 3b04 	ldr.w	r3, [r1], #4
  403e80:	f840 3b04 	str.w	r3, [r0], #4
  403e84:	f851 3b04 	ldr.w	r3, [r1], #4
  403e88:	f840 3b04 	str.w	r3, [r0], #4
  403e8c:	3a10      	subs	r2, #16
  403e8e:	d2ed      	bcs.n	403e6c <memcpy+0x98>
  403e90:	320c      	adds	r2, #12
  403e92:	d305      	bcc.n	403ea0 <memcpy+0xcc>
  403e94:	f851 3b04 	ldr.w	r3, [r1], #4
  403e98:	f840 3b04 	str.w	r3, [r0], #4
  403e9c:	3a04      	subs	r2, #4
  403e9e:	d2f9      	bcs.n	403e94 <memcpy+0xc0>
  403ea0:	3204      	adds	r2, #4
  403ea2:	d008      	beq.n	403eb6 <memcpy+0xe2>
  403ea4:	07d2      	lsls	r2, r2, #31
  403ea6:	bf1c      	itt	ne
  403ea8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403eac:	f800 3b01 	strbne.w	r3, [r0], #1
  403eb0:	d301      	bcc.n	403eb6 <memcpy+0xe2>
  403eb2:	880b      	ldrh	r3, [r1, #0]
  403eb4:	8003      	strh	r3, [r0, #0]
  403eb6:	4660      	mov	r0, ip
  403eb8:	4770      	bx	lr
  403eba:	bf00      	nop
  403ebc:	2a08      	cmp	r2, #8
  403ebe:	d313      	bcc.n	403ee8 <memcpy+0x114>
  403ec0:	078b      	lsls	r3, r1, #30
  403ec2:	d08d      	beq.n	403de0 <memcpy+0xc>
  403ec4:	f010 0303 	ands.w	r3, r0, #3
  403ec8:	d08a      	beq.n	403de0 <memcpy+0xc>
  403eca:	f1c3 0304 	rsb	r3, r3, #4
  403ece:	1ad2      	subs	r2, r2, r3
  403ed0:	07db      	lsls	r3, r3, #31
  403ed2:	bf1c      	itt	ne
  403ed4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403ed8:	f800 3b01 	strbne.w	r3, [r0], #1
  403edc:	d380      	bcc.n	403de0 <memcpy+0xc>
  403ede:	f831 3b02 	ldrh.w	r3, [r1], #2
  403ee2:	f820 3b02 	strh.w	r3, [r0], #2
  403ee6:	e77b      	b.n	403de0 <memcpy+0xc>
  403ee8:	3a04      	subs	r2, #4
  403eea:	d3d9      	bcc.n	403ea0 <memcpy+0xcc>
  403eec:	3a01      	subs	r2, #1
  403eee:	f811 3b01 	ldrb.w	r3, [r1], #1
  403ef2:	f800 3b01 	strb.w	r3, [r0], #1
  403ef6:	d2f9      	bcs.n	403eec <memcpy+0x118>
  403ef8:	780b      	ldrb	r3, [r1, #0]
  403efa:	7003      	strb	r3, [r0, #0]
  403efc:	784b      	ldrb	r3, [r1, #1]
  403efe:	7043      	strb	r3, [r0, #1]
  403f00:	788b      	ldrb	r3, [r1, #2]
  403f02:	7083      	strb	r3, [r0, #2]
  403f04:	4660      	mov	r0, ip
  403f06:	4770      	bx	lr

00403f08 <memset>:
  403f08:	b470      	push	{r4, r5, r6}
  403f0a:	0786      	lsls	r6, r0, #30
  403f0c:	d046      	beq.n	403f9c <memset+0x94>
  403f0e:	1e54      	subs	r4, r2, #1
  403f10:	2a00      	cmp	r2, #0
  403f12:	d041      	beq.n	403f98 <memset+0x90>
  403f14:	b2ca      	uxtb	r2, r1
  403f16:	4603      	mov	r3, r0
  403f18:	e002      	b.n	403f20 <memset+0x18>
  403f1a:	f114 34ff 	adds.w	r4, r4, #4294967295
  403f1e:	d33b      	bcc.n	403f98 <memset+0x90>
  403f20:	f803 2b01 	strb.w	r2, [r3], #1
  403f24:	079d      	lsls	r5, r3, #30
  403f26:	d1f8      	bne.n	403f1a <memset+0x12>
  403f28:	2c03      	cmp	r4, #3
  403f2a:	d92e      	bls.n	403f8a <memset+0x82>
  403f2c:	b2cd      	uxtb	r5, r1
  403f2e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403f32:	2c0f      	cmp	r4, #15
  403f34:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403f38:	d919      	bls.n	403f6e <memset+0x66>
  403f3a:	f103 0210 	add.w	r2, r3, #16
  403f3e:	4626      	mov	r6, r4
  403f40:	3e10      	subs	r6, #16
  403f42:	2e0f      	cmp	r6, #15
  403f44:	f842 5c10 	str.w	r5, [r2, #-16]
  403f48:	f842 5c0c 	str.w	r5, [r2, #-12]
  403f4c:	f842 5c08 	str.w	r5, [r2, #-8]
  403f50:	f842 5c04 	str.w	r5, [r2, #-4]
  403f54:	f102 0210 	add.w	r2, r2, #16
  403f58:	d8f2      	bhi.n	403f40 <memset+0x38>
  403f5a:	f1a4 0210 	sub.w	r2, r4, #16
  403f5e:	f022 020f 	bic.w	r2, r2, #15
  403f62:	f004 040f 	and.w	r4, r4, #15
  403f66:	3210      	adds	r2, #16
  403f68:	2c03      	cmp	r4, #3
  403f6a:	4413      	add	r3, r2
  403f6c:	d90d      	bls.n	403f8a <memset+0x82>
  403f6e:	461e      	mov	r6, r3
  403f70:	4622      	mov	r2, r4
  403f72:	3a04      	subs	r2, #4
  403f74:	2a03      	cmp	r2, #3
  403f76:	f846 5b04 	str.w	r5, [r6], #4
  403f7a:	d8fa      	bhi.n	403f72 <memset+0x6a>
  403f7c:	1f22      	subs	r2, r4, #4
  403f7e:	f022 0203 	bic.w	r2, r2, #3
  403f82:	3204      	adds	r2, #4
  403f84:	4413      	add	r3, r2
  403f86:	f004 0403 	and.w	r4, r4, #3
  403f8a:	b12c      	cbz	r4, 403f98 <memset+0x90>
  403f8c:	b2c9      	uxtb	r1, r1
  403f8e:	441c      	add	r4, r3
  403f90:	f803 1b01 	strb.w	r1, [r3], #1
  403f94:	429c      	cmp	r4, r3
  403f96:	d1fb      	bne.n	403f90 <memset+0x88>
  403f98:	bc70      	pop	{r4, r5, r6}
  403f9a:	4770      	bx	lr
  403f9c:	4614      	mov	r4, r2
  403f9e:	4603      	mov	r3, r0
  403fa0:	e7c2      	b.n	403f28 <memset+0x20>
  403fa2:	bf00      	nop

00403fa4 <__malloc_lock>:
  403fa4:	4801      	ldr	r0, [pc, #4]	; (403fac <__malloc_lock+0x8>)
  403fa6:	f001 bd4f 	b.w	405a48 <__retarget_lock_acquire_recursive>
  403faa:	bf00      	nop
  403fac:	20400e3c 	.word	0x20400e3c

00403fb0 <__malloc_unlock>:
  403fb0:	4801      	ldr	r0, [pc, #4]	; (403fb8 <__malloc_unlock+0x8>)
  403fb2:	f001 bd4b 	b.w	405a4c <__retarget_lock_release_recursive>
  403fb6:	bf00      	nop
  403fb8:	20400e3c 	.word	0x20400e3c

00403fbc <_sbrk_r>:
  403fbc:	b538      	push	{r3, r4, r5, lr}
  403fbe:	4c07      	ldr	r4, [pc, #28]	; (403fdc <_sbrk_r+0x20>)
  403fc0:	2300      	movs	r3, #0
  403fc2:	4605      	mov	r5, r0
  403fc4:	4608      	mov	r0, r1
  403fc6:	6023      	str	r3, [r4, #0]
  403fc8:	f7fd facc 	bl	401564 <_sbrk>
  403fcc:	1c43      	adds	r3, r0, #1
  403fce:	d000      	beq.n	403fd2 <_sbrk_r+0x16>
  403fd0:	bd38      	pop	{r3, r4, r5, pc}
  403fd2:	6823      	ldr	r3, [r4, #0]
  403fd4:	2b00      	cmp	r3, #0
  403fd6:	d0fb      	beq.n	403fd0 <_sbrk_r+0x14>
  403fd8:	602b      	str	r3, [r5, #0]
  403fda:	bd38      	pop	{r3, r4, r5, pc}
  403fdc:	20400e50 	.word	0x20400e50

00403fe0 <setbuf>:
  403fe0:	2900      	cmp	r1, #0
  403fe2:	bf0c      	ite	eq
  403fe4:	2202      	moveq	r2, #2
  403fe6:	2200      	movne	r2, #0
  403fe8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403fec:	f000 b800 	b.w	403ff0 <setvbuf>

00403ff0 <setvbuf>:
  403ff0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403ff4:	4c61      	ldr	r4, [pc, #388]	; (40417c <setvbuf+0x18c>)
  403ff6:	6825      	ldr	r5, [r4, #0]
  403ff8:	b083      	sub	sp, #12
  403ffa:	4604      	mov	r4, r0
  403ffc:	460f      	mov	r7, r1
  403ffe:	4690      	mov	r8, r2
  404000:	461e      	mov	r6, r3
  404002:	b115      	cbz	r5, 40400a <setvbuf+0x1a>
  404004:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404006:	2b00      	cmp	r3, #0
  404008:	d064      	beq.n	4040d4 <setvbuf+0xe4>
  40400a:	f1b8 0f02 	cmp.w	r8, #2
  40400e:	d006      	beq.n	40401e <setvbuf+0x2e>
  404010:	f1b8 0f01 	cmp.w	r8, #1
  404014:	f200 809f 	bhi.w	404156 <setvbuf+0x166>
  404018:	2e00      	cmp	r6, #0
  40401a:	f2c0 809c 	blt.w	404156 <setvbuf+0x166>
  40401e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404020:	07d8      	lsls	r0, r3, #31
  404022:	d534      	bpl.n	40408e <setvbuf+0x9e>
  404024:	4621      	mov	r1, r4
  404026:	4628      	mov	r0, r5
  404028:	f001 f8f6 	bl	405218 <_fflush_r>
  40402c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40402e:	b141      	cbz	r1, 404042 <setvbuf+0x52>
  404030:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404034:	4299      	cmp	r1, r3
  404036:	d002      	beq.n	40403e <setvbuf+0x4e>
  404038:	4628      	mov	r0, r5
  40403a:	f001 fa6b 	bl	405514 <_free_r>
  40403e:	2300      	movs	r3, #0
  404040:	6323      	str	r3, [r4, #48]	; 0x30
  404042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404046:	2200      	movs	r2, #0
  404048:	61a2      	str	r2, [r4, #24]
  40404a:	6062      	str	r2, [r4, #4]
  40404c:	061a      	lsls	r2, r3, #24
  40404e:	d43a      	bmi.n	4040c6 <setvbuf+0xd6>
  404050:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  404054:	f023 0303 	bic.w	r3, r3, #3
  404058:	f1b8 0f02 	cmp.w	r8, #2
  40405c:	81a3      	strh	r3, [r4, #12]
  40405e:	d01d      	beq.n	40409c <setvbuf+0xac>
  404060:	ab01      	add	r3, sp, #4
  404062:	466a      	mov	r2, sp
  404064:	4621      	mov	r1, r4
  404066:	4628      	mov	r0, r5
  404068:	f001 fcf2 	bl	405a50 <__swhatbuf_r>
  40406c:	89a3      	ldrh	r3, [r4, #12]
  40406e:	4318      	orrs	r0, r3
  404070:	81a0      	strh	r0, [r4, #12]
  404072:	2e00      	cmp	r6, #0
  404074:	d132      	bne.n	4040dc <setvbuf+0xec>
  404076:	9e00      	ldr	r6, [sp, #0]
  404078:	4630      	mov	r0, r6
  40407a:	f7ff fbeb 	bl	403854 <malloc>
  40407e:	4607      	mov	r7, r0
  404080:	2800      	cmp	r0, #0
  404082:	d06b      	beq.n	40415c <setvbuf+0x16c>
  404084:	89a3      	ldrh	r3, [r4, #12]
  404086:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40408a:	81a3      	strh	r3, [r4, #12]
  40408c:	e028      	b.n	4040e0 <setvbuf+0xf0>
  40408e:	89a3      	ldrh	r3, [r4, #12]
  404090:	0599      	lsls	r1, r3, #22
  404092:	d4c7      	bmi.n	404024 <setvbuf+0x34>
  404094:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404096:	f001 fcd7 	bl	405a48 <__retarget_lock_acquire_recursive>
  40409a:	e7c3      	b.n	404024 <setvbuf+0x34>
  40409c:	2500      	movs	r5, #0
  40409e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4040a0:	2600      	movs	r6, #0
  4040a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4040a6:	f043 0302 	orr.w	r3, r3, #2
  4040aa:	2001      	movs	r0, #1
  4040ac:	60a6      	str	r6, [r4, #8]
  4040ae:	07ce      	lsls	r6, r1, #31
  4040b0:	81a3      	strh	r3, [r4, #12]
  4040b2:	6022      	str	r2, [r4, #0]
  4040b4:	6122      	str	r2, [r4, #16]
  4040b6:	6160      	str	r0, [r4, #20]
  4040b8:	d401      	bmi.n	4040be <setvbuf+0xce>
  4040ba:	0598      	lsls	r0, r3, #22
  4040bc:	d53e      	bpl.n	40413c <setvbuf+0x14c>
  4040be:	4628      	mov	r0, r5
  4040c0:	b003      	add	sp, #12
  4040c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4040c6:	6921      	ldr	r1, [r4, #16]
  4040c8:	4628      	mov	r0, r5
  4040ca:	f001 fa23 	bl	405514 <_free_r>
  4040ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4040d2:	e7bd      	b.n	404050 <setvbuf+0x60>
  4040d4:	4628      	mov	r0, r5
  4040d6:	f001 f8f7 	bl	4052c8 <__sinit>
  4040da:	e796      	b.n	40400a <setvbuf+0x1a>
  4040dc:	2f00      	cmp	r7, #0
  4040de:	d0cb      	beq.n	404078 <setvbuf+0x88>
  4040e0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4040e2:	2b00      	cmp	r3, #0
  4040e4:	d033      	beq.n	40414e <setvbuf+0x15e>
  4040e6:	9b00      	ldr	r3, [sp, #0]
  4040e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4040ec:	6027      	str	r7, [r4, #0]
  4040ee:	429e      	cmp	r6, r3
  4040f0:	bf1c      	itt	ne
  4040f2:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4040f6:	81a2      	strhne	r2, [r4, #12]
  4040f8:	f1b8 0f01 	cmp.w	r8, #1
  4040fc:	bf04      	itt	eq
  4040fe:	f042 0201 	orreq.w	r2, r2, #1
  404102:	81a2      	strheq	r2, [r4, #12]
  404104:	b292      	uxth	r2, r2
  404106:	f012 0308 	ands.w	r3, r2, #8
  40410a:	6127      	str	r7, [r4, #16]
  40410c:	6166      	str	r6, [r4, #20]
  40410e:	d00e      	beq.n	40412e <setvbuf+0x13e>
  404110:	07d1      	lsls	r1, r2, #31
  404112:	d51a      	bpl.n	40414a <setvbuf+0x15a>
  404114:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404116:	4276      	negs	r6, r6
  404118:	2300      	movs	r3, #0
  40411a:	f015 0501 	ands.w	r5, r5, #1
  40411e:	61a6      	str	r6, [r4, #24]
  404120:	60a3      	str	r3, [r4, #8]
  404122:	d009      	beq.n	404138 <setvbuf+0x148>
  404124:	2500      	movs	r5, #0
  404126:	4628      	mov	r0, r5
  404128:	b003      	add	sp, #12
  40412a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40412e:	60a3      	str	r3, [r4, #8]
  404130:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404132:	f015 0501 	ands.w	r5, r5, #1
  404136:	d1f5      	bne.n	404124 <setvbuf+0x134>
  404138:	0593      	lsls	r3, r2, #22
  40413a:	d4c0      	bmi.n	4040be <setvbuf+0xce>
  40413c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40413e:	f001 fc85 	bl	405a4c <__retarget_lock_release_recursive>
  404142:	4628      	mov	r0, r5
  404144:	b003      	add	sp, #12
  404146:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40414a:	60a6      	str	r6, [r4, #8]
  40414c:	e7f0      	b.n	404130 <setvbuf+0x140>
  40414e:	4628      	mov	r0, r5
  404150:	f001 f8ba 	bl	4052c8 <__sinit>
  404154:	e7c7      	b.n	4040e6 <setvbuf+0xf6>
  404156:	f04f 35ff 	mov.w	r5, #4294967295
  40415a:	e7b0      	b.n	4040be <setvbuf+0xce>
  40415c:	f8dd 9000 	ldr.w	r9, [sp]
  404160:	45b1      	cmp	r9, r6
  404162:	d004      	beq.n	40416e <setvbuf+0x17e>
  404164:	4648      	mov	r0, r9
  404166:	f7ff fb75 	bl	403854 <malloc>
  40416a:	4607      	mov	r7, r0
  40416c:	b920      	cbnz	r0, 404178 <setvbuf+0x188>
  40416e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404172:	f04f 35ff 	mov.w	r5, #4294967295
  404176:	e792      	b.n	40409e <setvbuf+0xae>
  404178:	464e      	mov	r6, r9
  40417a:	e783      	b.n	404084 <setvbuf+0x94>
  40417c:	20400024 	.word	0x20400024

00404180 <strlen>:
  404180:	f890 f000 	pld	[r0]
  404184:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404188:	f020 0107 	bic.w	r1, r0, #7
  40418c:	f06f 0c00 	mvn.w	ip, #0
  404190:	f010 0407 	ands.w	r4, r0, #7
  404194:	f891 f020 	pld	[r1, #32]
  404198:	f040 8049 	bne.w	40422e <strlen+0xae>
  40419c:	f04f 0400 	mov.w	r4, #0
  4041a0:	f06f 0007 	mvn.w	r0, #7
  4041a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4041a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4041ac:	f100 0008 	add.w	r0, r0, #8
  4041b0:	fa82 f24c 	uadd8	r2, r2, ip
  4041b4:	faa4 f28c 	sel	r2, r4, ip
  4041b8:	fa83 f34c 	uadd8	r3, r3, ip
  4041bc:	faa2 f38c 	sel	r3, r2, ip
  4041c0:	bb4b      	cbnz	r3, 404216 <strlen+0x96>
  4041c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4041c6:	fa82 f24c 	uadd8	r2, r2, ip
  4041ca:	f100 0008 	add.w	r0, r0, #8
  4041ce:	faa4 f28c 	sel	r2, r4, ip
  4041d2:	fa83 f34c 	uadd8	r3, r3, ip
  4041d6:	faa2 f38c 	sel	r3, r2, ip
  4041da:	b9e3      	cbnz	r3, 404216 <strlen+0x96>
  4041dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4041e0:	fa82 f24c 	uadd8	r2, r2, ip
  4041e4:	f100 0008 	add.w	r0, r0, #8
  4041e8:	faa4 f28c 	sel	r2, r4, ip
  4041ec:	fa83 f34c 	uadd8	r3, r3, ip
  4041f0:	faa2 f38c 	sel	r3, r2, ip
  4041f4:	b97b      	cbnz	r3, 404216 <strlen+0x96>
  4041f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4041fa:	f101 0120 	add.w	r1, r1, #32
  4041fe:	fa82 f24c 	uadd8	r2, r2, ip
  404202:	f100 0008 	add.w	r0, r0, #8
  404206:	faa4 f28c 	sel	r2, r4, ip
  40420a:	fa83 f34c 	uadd8	r3, r3, ip
  40420e:	faa2 f38c 	sel	r3, r2, ip
  404212:	2b00      	cmp	r3, #0
  404214:	d0c6      	beq.n	4041a4 <strlen+0x24>
  404216:	2a00      	cmp	r2, #0
  404218:	bf04      	itt	eq
  40421a:	3004      	addeq	r0, #4
  40421c:	461a      	moveq	r2, r3
  40421e:	ba12      	rev	r2, r2
  404220:	fab2 f282 	clz	r2, r2
  404224:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404228:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40422c:	4770      	bx	lr
  40422e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404232:	f004 0503 	and.w	r5, r4, #3
  404236:	f1c4 0000 	rsb	r0, r4, #0
  40423a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40423e:	f014 0f04 	tst.w	r4, #4
  404242:	f891 f040 	pld	[r1, #64]	; 0x40
  404246:	fa0c f505 	lsl.w	r5, ip, r5
  40424a:	ea62 0205 	orn	r2, r2, r5
  40424e:	bf1c      	itt	ne
  404250:	ea63 0305 	ornne	r3, r3, r5
  404254:	4662      	movne	r2, ip
  404256:	f04f 0400 	mov.w	r4, #0
  40425a:	e7a9      	b.n	4041b0 <strlen+0x30>

0040425c <__sprint_r.part.0>:
  40425c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404260:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404262:	049c      	lsls	r4, r3, #18
  404264:	4693      	mov	fp, r2
  404266:	d52f      	bpl.n	4042c8 <__sprint_r.part.0+0x6c>
  404268:	6893      	ldr	r3, [r2, #8]
  40426a:	6812      	ldr	r2, [r2, #0]
  40426c:	b353      	cbz	r3, 4042c4 <__sprint_r.part.0+0x68>
  40426e:	460e      	mov	r6, r1
  404270:	4607      	mov	r7, r0
  404272:	f102 0908 	add.w	r9, r2, #8
  404276:	e919 0420 	ldmdb	r9, {r5, sl}
  40427a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40427e:	d017      	beq.n	4042b0 <__sprint_r.part.0+0x54>
  404280:	3d04      	subs	r5, #4
  404282:	2400      	movs	r4, #0
  404284:	e001      	b.n	40428a <__sprint_r.part.0+0x2e>
  404286:	45a0      	cmp	r8, r4
  404288:	d010      	beq.n	4042ac <__sprint_r.part.0+0x50>
  40428a:	4632      	mov	r2, r6
  40428c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404290:	4638      	mov	r0, r7
  404292:	f001 f8bb 	bl	40540c <_fputwc_r>
  404296:	1c43      	adds	r3, r0, #1
  404298:	f104 0401 	add.w	r4, r4, #1
  40429c:	d1f3      	bne.n	404286 <__sprint_r.part.0+0x2a>
  40429e:	2300      	movs	r3, #0
  4042a0:	f8cb 3008 	str.w	r3, [fp, #8]
  4042a4:	f8cb 3004 	str.w	r3, [fp, #4]
  4042a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042ac:	f8db 3008 	ldr.w	r3, [fp, #8]
  4042b0:	f02a 0a03 	bic.w	sl, sl, #3
  4042b4:	eba3 030a 	sub.w	r3, r3, sl
  4042b8:	f8cb 3008 	str.w	r3, [fp, #8]
  4042bc:	f109 0908 	add.w	r9, r9, #8
  4042c0:	2b00      	cmp	r3, #0
  4042c2:	d1d8      	bne.n	404276 <__sprint_r.part.0+0x1a>
  4042c4:	2000      	movs	r0, #0
  4042c6:	e7ea      	b.n	40429e <__sprint_r.part.0+0x42>
  4042c8:	f001 fa0a 	bl	4056e0 <__sfvwrite_r>
  4042cc:	2300      	movs	r3, #0
  4042ce:	f8cb 3008 	str.w	r3, [fp, #8]
  4042d2:	f8cb 3004 	str.w	r3, [fp, #4]
  4042d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042da:	bf00      	nop

004042dc <_vfiprintf_r>:
  4042dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4042e0:	b0ad      	sub	sp, #180	; 0xb4
  4042e2:	461d      	mov	r5, r3
  4042e4:	468b      	mov	fp, r1
  4042e6:	4690      	mov	r8, r2
  4042e8:	9307      	str	r3, [sp, #28]
  4042ea:	9006      	str	r0, [sp, #24]
  4042ec:	b118      	cbz	r0, 4042f6 <_vfiprintf_r+0x1a>
  4042ee:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4042f0:	2b00      	cmp	r3, #0
  4042f2:	f000 80f3 	beq.w	4044dc <_vfiprintf_r+0x200>
  4042f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4042fa:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4042fe:	07df      	lsls	r7, r3, #31
  404300:	b281      	uxth	r1, r0
  404302:	d402      	bmi.n	40430a <_vfiprintf_r+0x2e>
  404304:	058e      	lsls	r6, r1, #22
  404306:	f140 80fc 	bpl.w	404502 <_vfiprintf_r+0x226>
  40430a:	048c      	lsls	r4, r1, #18
  40430c:	d40a      	bmi.n	404324 <_vfiprintf_r+0x48>
  40430e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404312:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404316:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40431a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40431e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  404322:	b289      	uxth	r1, r1
  404324:	0708      	lsls	r0, r1, #28
  404326:	f140 80b3 	bpl.w	404490 <_vfiprintf_r+0x1b4>
  40432a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40432e:	2b00      	cmp	r3, #0
  404330:	f000 80ae 	beq.w	404490 <_vfiprintf_r+0x1b4>
  404334:	f001 031a 	and.w	r3, r1, #26
  404338:	2b0a      	cmp	r3, #10
  40433a:	f000 80b5 	beq.w	4044a8 <_vfiprintf_r+0x1cc>
  40433e:	2300      	movs	r3, #0
  404340:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404344:	930b      	str	r3, [sp, #44]	; 0x2c
  404346:	9311      	str	r3, [sp, #68]	; 0x44
  404348:	9310      	str	r3, [sp, #64]	; 0x40
  40434a:	9303      	str	r3, [sp, #12]
  40434c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  404350:	46ca      	mov	sl, r9
  404352:	f8cd b010 	str.w	fp, [sp, #16]
  404356:	f898 3000 	ldrb.w	r3, [r8]
  40435a:	4644      	mov	r4, r8
  40435c:	b1fb      	cbz	r3, 40439e <_vfiprintf_r+0xc2>
  40435e:	2b25      	cmp	r3, #37	; 0x25
  404360:	d102      	bne.n	404368 <_vfiprintf_r+0x8c>
  404362:	e01c      	b.n	40439e <_vfiprintf_r+0xc2>
  404364:	2b25      	cmp	r3, #37	; 0x25
  404366:	d003      	beq.n	404370 <_vfiprintf_r+0x94>
  404368:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40436c:	2b00      	cmp	r3, #0
  40436e:	d1f9      	bne.n	404364 <_vfiprintf_r+0x88>
  404370:	eba4 0508 	sub.w	r5, r4, r8
  404374:	b19d      	cbz	r5, 40439e <_vfiprintf_r+0xc2>
  404376:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404378:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40437a:	f8ca 8000 	str.w	r8, [sl]
  40437e:	3301      	adds	r3, #1
  404380:	442a      	add	r2, r5
  404382:	2b07      	cmp	r3, #7
  404384:	f8ca 5004 	str.w	r5, [sl, #4]
  404388:	9211      	str	r2, [sp, #68]	; 0x44
  40438a:	9310      	str	r3, [sp, #64]	; 0x40
  40438c:	dd7a      	ble.n	404484 <_vfiprintf_r+0x1a8>
  40438e:	2a00      	cmp	r2, #0
  404390:	f040 84b0 	bne.w	404cf4 <_vfiprintf_r+0xa18>
  404394:	9b03      	ldr	r3, [sp, #12]
  404396:	9210      	str	r2, [sp, #64]	; 0x40
  404398:	442b      	add	r3, r5
  40439a:	46ca      	mov	sl, r9
  40439c:	9303      	str	r3, [sp, #12]
  40439e:	7823      	ldrb	r3, [r4, #0]
  4043a0:	2b00      	cmp	r3, #0
  4043a2:	f000 83e0 	beq.w	404b66 <_vfiprintf_r+0x88a>
  4043a6:	2000      	movs	r0, #0
  4043a8:	f04f 0300 	mov.w	r3, #0
  4043ac:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4043b0:	f104 0801 	add.w	r8, r4, #1
  4043b4:	7862      	ldrb	r2, [r4, #1]
  4043b6:	4605      	mov	r5, r0
  4043b8:	4606      	mov	r6, r0
  4043ba:	4603      	mov	r3, r0
  4043bc:	f04f 34ff 	mov.w	r4, #4294967295
  4043c0:	f108 0801 	add.w	r8, r8, #1
  4043c4:	f1a2 0120 	sub.w	r1, r2, #32
  4043c8:	2958      	cmp	r1, #88	; 0x58
  4043ca:	f200 82de 	bhi.w	40498a <_vfiprintf_r+0x6ae>
  4043ce:	e8df f011 	tbh	[pc, r1, lsl #1]
  4043d2:	0221      	.short	0x0221
  4043d4:	02dc02dc 	.word	0x02dc02dc
  4043d8:	02dc0229 	.word	0x02dc0229
  4043dc:	02dc02dc 	.word	0x02dc02dc
  4043e0:	02dc02dc 	.word	0x02dc02dc
  4043e4:	028902dc 	.word	0x028902dc
  4043e8:	02dc0295 	.word	0x02dc0295
  4043ec:	02bd00a2 	.word	0x02bd00a2
  4043f0:	019f02dc 	.word	0x019f02dc
  4043f4:	01a401a4 	.word	0x01a401a4
  4043f8:	01a401a4 	.word	0x01a401a4
  4043fc:	01a401a4 	.word	0x01a401a4
  404400:	01a401a4 	.word	0x01a401a4
  404404:	02dc01a4 	.word	0x02dc01a4
  404408:	02dc02dc 	.word	0x02dc02dc
  40440c:	02dc02dc 	.word	0x02dc02dc
  404410:	02dc02dc 	.word	0x02dc02dc
  404414:	02dc02dc 	.word	0x02dc02dc
  404418:	01b202dc 	.word	0x01b202dc
  40441c:	02dc02dc 	.word	0x02dc02dc
  404420:	02dc02dc 	.word	0x02dc02dc
  404424:	02dc02dc 	.word	0x02dc02dc
  404428:	02dc02dc 	.word	0x02dc02dc
  40442c:	02dc02dc 	.word	0x02dc02dc
  404430:	02dc0197 	.word	0x02dc0197
  404434:	02dc02dc 	.word	0x02dc02dc
  404438:	02dc02dc 	.word	0x02dc02dc
  40443c:	02dc019b 	.word	0x02dc019b
  404440:	025302dc 	.word	0x025302dc
  404444:	02dc02dc 	.word	0x02dc02dc
  404448:	02dc02dc 	.word	0x02dc02dc
  40444c:	02dc02dc 	.word	0x02dc02dc
  404450:	02dc02dc 	.word	0x02dc02dc
  404454:	02dc02dc 	.word	0x02dc02dc
  404458:	021b025a 	.word	0x021b025a
  40445c:	02dc02dc 	.word	0x02dc02dc
  404460:	026e02dc 	.word	0x026e02dc
  404464:	02dc021b 	.word	0x02dc021b
  404468:	027302dc 	.word	0x027302dc
  40446c:	01f502dc 	.word	0x01f502dc
  404470:	02090182 	.word	0x02090182
  404474:	02dc02d7 	.word	0x02dc02d7
  404478:	02dc029a 	.word	0x02dc029a
  40447c:	02dc00a7 	.word	0x02dc00a7
  404480:	022e02dc 	.word	0x022e02dc
  404484:	f10a 0a08 	add.w	sl, sl, #8
  404488:	9b03      	ldr	r3, [sp, #12]
  40448a:	442b      	add	r3, r5
  40448c:	9303      	str	r3, [sp, #12]
  40448e:	e786      	b.n	40439e <_vfiprintf_r+0xc2>
  404490:	4659      	mov	r1, fp
  404492:	9806      	ldr	r0, [sp, #24]
  404494:	f000 fdac 	bl	404ff0 <__swsetup_r>
  404498:	bb18      	cbnz	r0, 4044e2 <_vfiprintf_r+0x206>
  40449a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40449e:	f001 031a 	and.w	r3, r1, #26
  4044a2:	2b0a      	cmp	r3, #10
  4044a4:	f47f af4b 	bne.w	40433e <_vfiprintf_r+0x62>
  4044a8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4044ac:	2b00      	cmp	r3, #0
  4044ae:	f6ff af46 	blt.w	40433e <_vfiprintf_r+0x62>
  4044b2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4044b6:	07db      	lsls	r3, r3, #31
  4044b8:	d405      	bmi.n	4044c6 <_vfiprintf_r+0x1ea>
  4044ba:	058f      	lsls	r7, r1, #22
  4044bc:	d403      	bmi.n	4044c6 <_vfiprintf_r+0x1ea>
  4044be:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4044c2:	f001 fac3 	bl	405a4c <__retarget_lock_release_recursive>
  4044c6:	462b      	mov	r3, r5
  4044c8:	4642      	mov	r2, r8
  4044ca:	4659      	mov	r1, fp
  4044cc:	9806      	ldr	r0, [sp, #24]
  4044ce:	f000 fd4d 	bl	404f6c <__sbprintf>
  4044d2:	9003      	str	r0, [sp, #12]
  4044d4:	9803      	ldr	r0, [sp, #12]
  4044d6:	b02d      	add	sp, #180	; 0xb4
  4044d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044dc:	f000 fef4 	bl	4052c8 <__sinit>
  4044e0:	e709      	b.n	4042f6 <_vfiprintf_r+0x1a>
  4044e2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4044e6:	07d9      	lsls	r1, r3, #31
  4044e8:	d404      	bmi.n	4044f4 <_vfiprintf_r+0x218>
  4044ea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4044ee:	059a      	lsls	r2, r3, #22
  4044f0:	f140 84aa 	bpl.w	404e48 <_vfiprintf_r+0xb6c>
  4044f4:	f04f 33ff 	mov.w	r3, #4294967295
  4044f8:	9303      	str	r3, [sp, #12]
  4044fa:	9803      	ldr	r0, [sp, #12]
  4044fc:	b02d      	add	sp, #180	; 0xb4
  4044fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404502:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404506:	f001 fa9f 	bl	405a48 <__retarget_lock_acquire_recursive>
  40450a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40450e:	b281      	uxth	r1, r0
  404510:	e6fb      	b.n	40430a <_vfiprintf_r+0x2e>
  404512:	4276      	negs	r6, r6
  404514:	9207      	str	r2, [sp, #28]
  404516:	f043 0304 	orr.w	r3, r3, #4
  40451a:	f898 2000 	ldrb.w	r2, [r8]
  40451e:	e74f      	b.n	4043c0 <_vfiprintf_r+0xe4>
  404520:	9608      	str	r6, [sp, #32]
  404522:	069e      	lsls	r6, r3, #26
  404524:	f100 8450 	bmi.w	404dc8 <_vfiprintf_r+0xaec>
  404528:	9907      	ldr	r1, [sp, #28]
  40452a:	06dd      	lsls	r5, r3, #27
  40452c:	460a      	mov	r2, r1
  40452e:	f100 83ef 	bmi.w	404d10 <_vfiprintf_r+0xa34>
  404532:	0658      	lsls	r0, r3, #25
  404534:	f140 83ec 	bpl.w	404d10 <_vfiprintf_r+0xa34>
  404538:	880e      	ldrh	r6, [r1, #0]
  40453a:	3104      	adds	r1, #4
  40453c:	2700      	movs	r7, #0
  40453e:	2201      	movs	r2, #1
  404540:	9107      	str	r1, [sp, #28]
  404542:	f04f 0100 	mov.w	r1, #0
  404546:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40454a:	2500      	movs	r5, #0
  40454c:	1c61      	adds	r1, r4, #1
  40454e:	f000 8116 	beq.w	40477e <_vfiprintf_r+0x4a2>
  404552:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404556:	9102      	str	r1, [sp, #8]
  404558:	ea56 0107 	orrs.w	r1, r6, r7
  40455c:	f040 8114 	bne.w	404788 <_vfiprintf_r+0x4ac>
  404560:	2c00      	cmp	r4, #0
  404562:	f040 835c 	bne.w	404c1e <_vfiprintf_r+0x942>
  404566:	2a00      	cmp	r2, #0
  404568:	f040 83b7 	bne.w	404cda <_vfiprintf_r+0x9fe>
  40456c:	f013 0301 	ands.w	r3, r3, #1
  404570:	9305      	str	r3, [sp, #20]
  404572:	f000 8457 	beq.w	404e24 <_vfiprintf_r+0xb48>
  404576:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40457a:	2330      	movs	r3, #48	; 0x30
  40457c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  404580:	9b05      	ldr	r3, [sp, #20]
  404582:	42a3      	cmp	r3, r4
  404584:	bfb8      	it	lt
  404586:	4623      	movlt	r3, r4
  404588:	9301      	str	r3, [sp, #4]
  40458a:	b10d      	cbz	r5, 404590 <_vfiprintf_r+0x2b4>
  40458c:	3301      	adds	r3, #1
  40458e:	9301      	str	r3, [sp, #4]
  404590:	9b02      	ldr	r3, [sp, #8]
  404592:	f013 0302 	ands.w	r3, r3, #2
  404596:	9309      	str	r3, [sp, #36]	; 0x24
  404598:	d002      	beq.n	4045a0 <_vfiprintf_r+0x2c4>
  40459a:	9b01      	ldr	r3, [sp, #4]
  40459c:	3302      	adds	r3, #2
  40459e:	9301      	str	r3, [sp, #4]
  4045a0:	9b02      	ldr	r3, [sp, #8]
  4045a2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4045a6:	930a      	str	r3, [sp, #40]	; 0x28
  4045a8:	f040 8217 	bne.w	4049da <_vfiprintf_r+0x6fe>
  4045ac:	9b08      	ldr	r3, [sp, #32]
  4045ae:	9a01      	ldr	r2, [sp, #4]
  4045b0:	1a9d      	subs	r5, r3, r2
  4045b2:	2d00      	cmp	r5, #0
  4045b4:	f340 8211 	ble.w	4049da <_vfiprintf_r+0x6fe>
  4045b8:	2d10      	cmp	r5, #16
  4045ba:	f340 8490 	ble.w	404ede <_vfiprintf_r+0xc02>
  4045be:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4045c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4045c2:	4ec4      	ldr	r6, [pc, #784]	; (4048d4 <_vfiprintf_r+0x5f8>)
  4045c4:	46d6      	mov	lr, sl
  4045c6:	2710      	movs	r7, #16
  4045c8:	46a2      	mov	sl, r4
  4045ca:	4619      	mov	r1, r3
  4045cc:	9c06      	ldr	r4, [sp, #24]
  4045ce:	e007      	b.n	4045e0 <_vfiprintf_r+0x304>
  4045d0:	f101 0c02 	add.w	ip, r1, #2
  4045d4:	f10e 0e08 	add.w	lr, lr, #8
  4045d8:	4601      	mov	r1, r0
  4045da:	3d10      	subs	r5, #16
  4045dc:	2d10      	cmp	r5, #16
  4045de:	dd11      	ble.n	404604 <_vfiprintf_r+0x328>
  4045e0:	1c48      	adds	r0, r1, #1
  4045e2:	3210      	adds	r2, #16
  4045e4:	2807      	cmp	r0, #7
  4045e6:	9211      	str	r2, [sp, #68]	; 0x44
  4045e8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4045ec:	9010      	str	r0, [sp, #64]	; 0x40
  4045ee:	ddef      	ble.n	4045d0 <_vfiprintf_r+0x2f4>
  4045f0:	2a00      	cmp	r2, #0
  4045f2:	f040 81e4 	bne.w	4049be <_vfiprintf_r+0x6e2>
  4045f6:	3d10      	subs	r5, #16
  4045f8:	2d10      	cmp	r5, #16
  4045fa:	4611      	mov	r1, r2
  4045fc:	f04f 0c01 	mov.w	ip, #1
  404600:	46ce      	mov	lr, r9
  404602:	dced      	bgt.n	4045e0 <_vfiprintf_r+0x304>
  404604:	4654      	mov	r4, sl
  404606:	4661      	mov	r1, ip
  404608:	46f2      	mov	sl, lr
  40460a:	442a      	add	r2, r5
  40460c:	2907      	cmp	r1, #7
  40460e:	9211      	str	r2, [sp, #68]	; 0x44
  404610:	f8ca 6000 	str.w	r6, [sl]
  404614:	f8ca 5004 	str.w	r5, [sl, #4]
  404618:	9110      	str	r1, [sp, #64]	; 0x40
  40461a:	f300 82ec 	bgt.w	404bf6 <_vfiprintf_r+0x91a>
  40461e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404622:	f10a 0a08 	add.w	sl, sl, #8
  404626:	1c48      	adds	r0, r1, #1
  404628:	2d00      	cmp	r5, #0
  40462a:	f040 81de 	bne.w	4049ea <_vfiprintf_r+0x70e>
  40462e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404630:	2b00      	cmp	r3, #0
  404632:	f000 81f8 	beq.w	404a26 <_vfiprintf_r+0x74a>
  404636:	3202      	adds	r2, #2
  404638:	a90e      	add	r1, sp, #56	; 0x38
  40463a:	2302      	movs	r3, #2
  40463c:	2807      	cmp	r0, #7
  40463e:	9211      	str	r2, [sp, #68]	; 0x44
  404640:	9010      	str	r0, [sp, #64]	; 0x40
  404642:	e88a 000a 	stmia.w	sl, {r1, r3}
  404646:	f340 81ea 	ble.w	404a1e <_vfiprintf_r+0x742>
  40464a:	2a00      	cmp	r2, #0
  40464c:	f040 838c 	bne.w	404d68 <_vfiprintf_r+0xa8c>
  404650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404652:	2b80      	cmp	r3, #128	; 0x80
  404654:	f04f 0001 	mov.w	r0, #1
  404658:	4611      	mov	r1, r2
  40465a:	46ca      	mov	sl, r9
  40465c:	f040 81e7 	bne.w	404a2e <_vfiprintf_r+0x752>
  404660:	9b08      	ldr	r3, [sp, #32]
  404662:	9d01      	ldr	r5, [sp, #4]
  404664:	1b5e      	subs	r6, r3, r5
  404666:	2e00      	cmp	r6, #0
  404668:	f340 81e1 	ble.w	404a2e <_vfiprintf_r+0x752>
  40466c:	2e10      	cmp	r6, #16
  40466e:	4d9a      	ldr	r5, [pc, #616]	; (4048d8 <_vfiprintf_r+0x5fc>)
  404670:	f340 8450 	ble.w	404f14 <_vfiprintf_r+0xc38>
  404674:	46d4      	mov	ip, sl
  404676:	2710      	movs	r7, #16
  404678:	46a2      	mov	sl, r4
  40467a:	9c06      	ldr	r4, [sp, #24]
  40467c:	e007      	b.n	40468e <_vfiprintf_r+0x3b2>
  40467e:	f101 0e02 	add.w	lr, r1, #2
  404682:	f10c 0c08 	add.w	ip, ip, #8
  404686:	4601      	mov	r1, r0
  404688:	3e10      	subs	r6, #16
  40468a:	2e10      	cmp	r6, #16
  40468c:	dd11      	ble.n	4046b2 <_vfiprintf_r+0x3d6>
  40468e:	1c48      	adds	r0, r1, #1
  404690:	3210      	adds	r2, #16
  404692:	2807      	cmp	r0, #7
  404694:	9211      	str	r2, [sp, #68]	; 0x44
  404696:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40469a:	9010      	str	r0, [sp, #64]	; 0x40
  40469c:	ddef      	ble.n	40467e <_vfiprintf_r+0x3a2>
  40469e:	2a00      	cmp	r2, #0
  4046a0:	f040 829d 	bne.w	404bde <_vfiprintf_r+0x902>
  4046a4:	3e10      	subs	r6, #16
  4046a6:	2e10      	cmp	r6, #16
  4046a8:	f04f 0e01 	mov.w	lr, #1
  4046ac:	4611      	mov	r1, r2
  4046ae:	46cc      	mov	ip, r9
  4046b0:	dced      	bgt.n	40468e <_vfiprintf_r+0x3b2>
  4046b2:	4654      	mov	r4, sl
  4046b4:	46e2      	mov	sl, ip
  4046b6:	4432      	add	r2, r6
  4046b8:	f1be 0f07 	cmp.w	lr, #7
  4046bc:	9211      	str	r2, [sp, #68]	; 0x44
  4046be:	e88a 0060 	stmia.w	sl, {r5, r6}
  4046c2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4046c6:	f300 8369 	bgt.w	404d9c <_vfiprintf_r+0xac0>
  4046ca:	f10a 0a08 	add.w	sl, sl, #8
  4046ce:	f10e 0001 	add.w	r0, lr, #1
  4046d2:	4671      	mov	r1, lr
  4046d4:	e1ab      	b.n	404a2e <_vfiprintf_r+0x752>
  4046d6:	9608      	str	r6, [sp, #32]
  4046d8:	f013 0220 	ands.w	r2, r3, #32
  4046dc:	f040 838c 	bne.w	404df8 <_vfiprintf_r+0xb1c>
  4046e0:	f013 0110 	ands.w	r1, r3, #16
  4046e4:	f040 831a 	bne.w	404d1c <_vfiprintf_r+0xa40>
  4046e8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4046ec:	f000 8316 	beq.w	404d1c <_vfiprintf_r+0xa40>
  4046f0:	9807      	ldr	r0, [sp, #28]
  4046f2:	460a      	mov	r2, r1
  4046f4:	4601      	mov	r1, r0
  4046f6:	3104      	adds	r1, #4
  4046f8:	8806      	ldrh	r6, [r0, #0]
  4046fa:	9107      	str	r1, [sp, #28]
  4046fc:	2700      	movs	r7, #0
  4046fe:	e720      	b.n	404542 <_vfiprintf_r+0x266>
  404700:	9608      	str	r6, [sp, #32]
  404702:	f043 0310 	orr.w	r3, r3, #16
  404706:	e7e7      	b.n	4046d8 <_vfiprintf_r+0x3fc>
  404708:	9608      	str	r6, [sp, #32]
  40470a:	f043 0310 	orr.w	r3, r3, #16
  40470e:	e708      	b.n	404522 <_vfiprintf_r+0x246>
  404710:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404714:	f898 2000 	ldrb.w	r2, [r8]
  404718:	e652      	b.n	4043c0 <_vfiprintf_r+0xe4>
  40471a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40471e:	2600      	movs	r6, #0
  404720:	f818 2b01 	ldrb.w	r2, [r8], #1
  404724:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404728:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  40472c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404730:	2909      	cmp	r1, #9
  404732:	d9f5      	bls.n	404720 <_vfiprintf_r+0x444>
  404734:	e646      	b.n	4043c4 <_vfiprintf_r+0xe8>
  404736:	9608      	str	r6, [sp, #32]
  404738:	2800      	cmp	r0, #0
  40473a:	f040 8408 	bne.w	404f4e <_vfiprintf_r+0xc72>
  40473e:	f043 0310 	orr.w	r3, r3, #16
  404742:	069e      	lsls	r6, r3, #26
  404744:	f100 834c 	bmi.w	404de0 <_vfiprintf_r+0xb04>
  404748:	06dd      	lsls	r5, r3, #27
  40474a:	f100 82f3 	bmi.w	404d34 <_vfiprintf_r+0xa58>
  40474e:	0658      	lsls	r0, r3, #25
  404750:	f140 82f0 	bpl.w	404d34 <_vfiprintf_r+0xa58>
  404754:	9d07      	ldr	r5, [sp, #28]
  404756:	f9b5 6000 	ldrsh.w	r6, [r5]
  40475a:	462a      	mov	r2, r5
  40475c:	17f7      	asrs	r7, r6, #31
  40475e:	3204      	adds	r2, #4
  404760:	4630      	mov	r0, r6
  404762:	4639      	mov	r1, r7
  404764:	9207      	str	r2, [sp, #28]
  404766:	2800      	cmp	r0, #0
  404768:	f171 0200 	sbcs.w	r2, r1, #0
  40476c:	f2c0 835d 	blt.w	404e2a <_vfiprintf_r+0xb4e>
  404770:	1c61      	adds	r1, r4, #1
  404772:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404776:	f04f 0201 	mov.w	r2, #1
  40477a:	f47f aeea 	bne.w	404552 <_vfiprintf_r+0x276>
  40477e:	ea56 0107 	orrs.w	r1, r6, r7
  404782:	f000 824d 	beq.w	404c20 <_vfiprintf_r+0x944>
  404786:	9302      	str	r3, [sp, #8]
  404788:	2a01      	cmp	r2, #1
  40478a:	f000 828c 	beq.w	404ca6 <_vfiprintf_r+0x9ca>
  40478e:	2a02      	cmp	r2, #2
  404790:	f040 825c 	bne.w	404c4c <_vfiprintf_r+0x970>
  404794:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404796:	46cb      	mov	fp, r9
  404798:	0933      	lsrs	r3, r6, #4
  40479a:	f006 010f 	and.w	r1, r6, #15
  40479e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4047a2:	093a      	lsrs	r2, r7, #4
  4047a4:	461e      	mov	r6, r3
  4047a6:	4617      	mov	r7, r2
  4047a8:	5c43      	ldrb	r3, [r0, r1]
  4047aa:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4047ae:	ea56 0307 	orrs.w	r3, r6, r7
  4047b2:	d1f1      	bne.n	404798 <_vfiprintf_r+0x4bc>
  4047b4:	eba9 030b 	sub.w	r3, r9, fp
  4047b8:	9305      	str	r3, [sp, #20]
  4047ba:	e6e1      	b.n	404580 <_vfiprintf_r+0x2a4>
  4047bc:	2800      	cmp	r0, #0
  4047be:	f040 83c0 	bne.w	404f42 <_vfiprintf_r+0xc66>
  4047c2:	0699      	lsls	r1, r3, #26
  4047c4:	f100 8367 	bmi.w	404e96 <_vfiprintf_r+0xbba>
  4047c8:	06da      	lsls	r2, r3, #27
  4047ca:	f100 80f1 	bmi.w	4049b0 <_vfiprintf_r+0x6d4>
  4047ce:	065b      	lsls	r3, r3, #25
  4047d0:	f140 80ee 	bpl.w	4049b0 <_vfiprintf_r+0x6d4>
  4047d4:	9a07      	ldr	r2, [sp, #28]
  4047d6:	6813      	ldr	r3, [r2, #0]
  4047d8:	3204      	adds	r2, #4
  4047da:	9207      	str	r2, [sp, #28]
  4047dc:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4047e0:	801a      	strh	r2, [r3, #0]
  4047e2:	e5b8      	b.n	404356 <_vfiprintf_r+0x7a>
  4047e4:	9807      	ldr	r0, [sp, #28]
  4047e6:	4a3d      	ldr	r2, [pc, #244]	; (4048dc <_vfiprintf_r+0x600>)
  4047e8:	9608      	str	r6, [sp, #32]
  4047ea:	920b      	str	r2, [sp, #44]	; 0x2c
  4047ec:	6806      	ldr	r6, [r0, #0]
  4047ee:	2278      	movs	r2, #120	; 0x78
  4047f0:	2130      	movs	r1, #48	; 0x30
  4047f2:	3004      	adds	r0, #4
  4047f4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4047f8:	f043 0302 	orr.w	r3, r3, #2
  4047fc:	9007      	str	r0, [sp, #28]
  4047fe:	2700      	movs	r7, #0
  404800:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404804:	2202      	movs	r2, #2
  404806:	e69c      	b.n	404542 <_vfiprintf_r+0x266>
  404808:	9608      	str	r6, [sp, #32]
  40480a:	2800      	cmp	r0, #0
  40480c:	d099      	beq.n	404742 <_vfiprintf_r+0x466>
  40480e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404812:	e796      	b.n	404742 <_vfiprintf_r+0x466>
  404814:	f898 2000 	ldrb.w	r2, [r8]
  404818:	2d00      	cmp	r5, #0
  40481a:	f47f add1 	bne.w	4043c0 <_vfiprintf_r+0xe4>
  40481e:	2001      	movs	r0, #1
  404820:	2520      	movs	r5, #32
  404822:	e5cd      	b.n	4043c0 <_vfiprintf_r+0xe4>
  404824:	f043 0301 	orr.w	r3, r3, #1
  404828:	f898 2000 	ldrb.w	r2, [r8]
  40482c:	e5c8      	b.n	4043c0 <_vfiprintf_r+0xe4>
  40482e:	9608      	str	r6, [sp, #32]
  404830:	2800      	cmp	r0, #0
  404832:	f040 8393 	bne.w	404f5c <_vfiprintf_r+0xc80>
  404836:	4929      	ldr	r1, [pc, #164]	; (4048dc <_vfiprintf_r+0x600>)
  404838:	910b      	str	r1, [sp, #44]	; 0x2c
  40483a:	069f      	lsls	r7, r3, #26
  40483c:	f100 82e8 	bmi.w	404e10 <_vfiprintf_r+0xb34>
  404840:	9807      	ldr	r0, [sp, #28]
  404842:	06de      	lsls	r6, r3, #27
  404844:	4601      	mov	r1, r0
  404846:	f100 8270 	bmi.w	404d2a <_vfiprintf_r+0xa4e>
  40484a:	065d      	lsls	r5, r3, #25
  40484c:	f140 826d 	bpl.w	404d2a <_vfiprintf_r+0xa4e>
  404850:	3104      	adds	r1, #4
  404852:	8806      	ldrh	r6, [r0, #0]
  404854:	9107      	str	r1, [sp, #28]
  404856:	2700      	movs	r7, #0
  404858:	07d8      	lsls	r0, r3, #31
  40485a:	f140 8222 	bpl.w	404ca2 <_vfiprintf_r+0x9c6>
  40485e:	ea56 0107 	orrs.w	r1, r6, r7
  404862:	f000 821e 	beq.w	404ca2 <_vfiprintf_r+0x9c6>
  404866:	2130      	movs	r1, #48	; 0x30
  404868:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40486c:	f043 0302 	orr.w	r3, r3, #2
  404870:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404874:	2202      	movs	r2, #2
  404876:	e664      	b.n	404542 <_vfiprintf_r+0x266>
  404878:	9608      	str	r6, [sp, #32]
  40487a:	2800      	cmp	r0, #0
  40487c:	f040 836b 	bne.w	404f56 <_vfiprintf_r+0xc7a>
  404880:	4917      	ldr	r1, [pc, #92]	; (4048e0 <_vfiprintf_r+0x604>)
  404882:	910b      	str	r1, [sp, #44]	; 0x2c
  404884:	e7d9      	b.n	40483a <_vfiprintf_r+0x55e>
  404886:	9907      	ldr	r1, [sp, #28]
  404888:	9608      	str	r6, [sp, #32]
  40488a:	680a      	ldr	r2, [r1, #0]
  40488c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404890:	f04f 0000 	mov.w	r0, #0
  404894:	460a      	mov	r2, r1
  404896:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40489a:	3204      	adds	r2, #4
  40489c:	2001      	movs	r0, #1
  40489e:	9001      	str	r0, [sp, #4]
  4048a0:	9207      	str	r2, [sp, #28]
  4048a2:	9005      	str	r0, [sp, #20]
  4048a4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4048a8:	9302      	str	r3, [sp, #8]
  4048aa:	2400      	movs	r4, #0
  4048ac:	e670      	b.n	404590 <_vfiprintf_r+0x2b4>
  4048ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4048b2:	f898 2000 	ldrb.w	r2, [r8]
  4048b6:	e583      	b.n	4043c0 <_vfiprintf_r+0xe4>
  4048b8:	f898 2000 	ldrb.w	r2, [r8]
  4048bc:	2a6c      	cmp	r2, #108	; 0x6c
  4048be:	bf03      	ittte	eq
  4048c0:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4048c4:	f043 0320 	orreq.w	r3, r3, #32
  4048c8:	f108 0801 	addeq.w	r8, r8, #1
  4048cc:	f043 0310 	orrne.w	r3, r3, #16
  4048d0:	e576      	b.n	4043c0 <_vfiprintf_r+0xe4>
  4048d2:	bf00      	nop
  4048d4:	00406aa8 	.word	0x00406aa8
  4048d8:	00406ab8 	.word	0x00406ab8
  4048dc:	00406a8c 	.word	0x00406a8c
  4048e0:	00406a78 	.word	0x00406a78
  4048e4:	9907      	ldr	r1, [sp, #28]
  4048e6:	680e      	ldr	r6, [r1, #0]
  4048e8:	460a      	mov	r2, r1
  4048ea:	2e00      	cmp	r6, #0
  4048ec:	f102 0204 	add.w	r2, r2, #4
  4048f0:	f6ff ae0f 	blt.w	404512 <_vfiprintf_r+0x236>
  4048f4:	9207      	str	r2, [sp, #28]
  4048f6:	f898 2000 	ldrb.w	r2, [r8]
  4048fa:	e561      	b.n	4043c0 <_vfiprintf_r+0xe4>
  4048fc:	f898 2000 	ldrb.w	r2, [r8]
  404900:	2001      	movs	r0, #1
  404902:	252b      	movs	r5, #43	; 0x2b
  404904:	e55c      	b.n	4043c0 <_vfiprintf_r+0xe4>
  404906:	9907      	ldr	r1, [sp, #28]
  404908:	9608      	str	r6, [sp, #32]
  40490a:	f8d1 b000 	ldr.w	fp, [r1]
  40490e:	f04f 0200 	mov.w	r2, #0
  404912:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404916:	1d0e      	adds	r6, r1, #4
  404918:	f1bb 0f00 	cmp.w	fp, #0
  40491c:	f000 82e5 	beq.w	404eea <_vfiprintf_r+0xc0e>
  404920:	1c67      	adds	r7, r4, #1
  404922:	f000 82c4 	beq.w	404eae <_vfiprintf_r+0xbd2>
  404926:	4622      	mov	r2, r4
  404928:	2100      	movs	r1, #0
  40492a:	4658      	mov	r0, fp
  40492c:	9301      	str	r3, [sp, #4]
  40492e:	f001 f91f 	bl	405b70 <memchr>
  404932:	9b01      	ldr	r3, [sp, #4]
  404934:	2800      	cmp	r0, #0
  404936:	f000 82e5 	beq.w	404f04 <_vfiprintf_r+0xc28>
  40493a:	eba0 020b 	sub.w	r2, r0, fp
  40493e:	9205      	str	r2, [sp, #20]
  404940:	9607      	str	r6, [sp, #28]
  404942:	9302      	str	r3, [sp, #8]
  404944:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404948:	2400      	movs	r4, #0
  40494a:	e619      	b.n	404580 <_vfiprintf_r+0x2a4>
  40494c:	f898 2000 	ldrb.w	r2, [r8]
  404950:	2a2a      	cmp	r2, #42	; 0x2a
  404952:	f108 0701 	add.w	r7, r8, #1
  404956:	f000 82e9 	beq.w	404f2c <_vfiprintf_r+0xc50>
  40495a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40495e:	2909      	cmp	r1, #9
  404960:	46b8      	mov	r8, r7
  404962:	f04f 0400 	mov.w	r4, #0
  404966:	f63f ad2d 	bhi.w	4043c4 <_vfiprintf_r+0xe8>
  40496a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40496e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404972:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404976:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40497a:	2909      	cmp	r1, #9
  40497c:	d9f5      	bls.n	40496a <_vfiprintf_r+0x68e>
  40497e:	e521      	b.n	4043c4 <_vfiprintf_r+0xe8>
  404980:	f043 0320 	orr.w	r3, r3, #32
  404984:	f898 2000 	ldrb.w	r2, [r8]
  404988:	e51a      	b.n	4043c0 <_vfiprintf_r+0xe4>
  40498a:	9608      	str	r6, [sp, #32]
  40498c:	2800      	cmp	r0, #0
  40498e:	f040 82db 	bne.w	404f48 <_vfiprintf_r+0xc6c>
  404992:	2a00      	cmp	r2, #0
  404994:	f000 80e7 	beq.w	404b66 <_vfiprintf_r+0x88a>
  404998:	2101      	movs	r1, #1
  40499a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40499e:	f04f 0200 	mov.w	r2, #0
  4049a2:	9101      	str	r1, [sp, #4]
  4049a4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4049a8:	9105      	str	r1, [sp, #20]
  4049aa:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4049ae:	e77b      	b.n	4048a8 <_vfiprintf_r+0x5cc>
  4049b0:	9a07      	ldr	r2, [sp, #28]
  4049b2:	6813      	ldr	r3, [r2, #0]
  4049b4:	3204      	adds	r2, #4
  4049b6:	9207      	str	r2, [sp, #28]
  4049b8:	9a03      	ldr	r2, [sp, #12]
  4049ba:	601a      	str	r2, [r3, #0]
  4049bc:	e4cb      	b.n	404356 <_vfiprintf_r+0x7a>
  4049be:	aa0f      	add	r2, sp, #60	; 0x3c
  4049c0:	9904      	ldr	r1, [sp, #16]
  4049c2:	4620      	mov	r0, r4
  4049c4:	f7ff fc4a 	bl	40425c <__sprint_r.part.0>
  4049c8:	2800      	cmp	r0, #0
  4049ca:	f040 8139 	bne.w	404c40 <_vfiprintf_r+0x964>
  4049ce:	9910      	ldr	r1, [sp, #64]	; 0x40
  4049d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049d2:	f101 0c01 	add.w	ip, r1, #1
  4049d6:	46ce      	mov	lr, r9
  4049d8:	e5ff      	b.n	4045da <_vfiprintf_r+0x2fe>
  4049da:	9910      	ldr	r1, [sp, #64]	; 0x40
  4049dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049de:	1c48      	adds	r0, r1, #1
  4049e0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4049e4:	2d00      	cmp	r5, #0
  4049e6:	f43f ae22 	beq.w	40462e <_vfiprintf_r+0x352>
  4049ea:	3201      	adds	r2, #1
  4049ec:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4049f0:	2101      	movs	r1, #1
  4049f2:	2807      	cmp	r0, #7
  4049f4:	9211      	str	r2, [sp, #68]	; 0x44
  4049f6:	9010      	str	r0, [sp, #64]	; 0x40
  4049f8:	f8ca 5000 	str.w	r5, [sl]
  4049fc:	f8ca 1004 	str.w	r1, [sl, #4]
  404a00:	f340 8108 	ble.w	404c14 <_vfiprintf_r+0x938>
  404a04:	2a00      	cmp	r2, #0
  404a06:	f040 81bc 	bne.w	404d82 <_vfiprintf_r+0xaa6>
  404a0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404a0c:	2b00      	cmp	r3, #0
  404a0e:	f43f ae1f 	beq.w	404650 <_vfiprintf_r+0x374>
  404a12:	ab0e      	add	r3, sp, #56	; 0x38
  404a14:	2202      	movs	r2, #2
  404a16:	4608      	mov	r0, r1
  404a18:	931c      	str	r3, [sp, #112]	; 0x70
  404a1a:	921d      	str	r2, [sp, #116]	; 0x74
  404a1c:	46ca      	mov	sl, r9
  404a1e:	4601      	mov	r1, r0
  404a20:	f10a 0a08 	add.w	sl, sl, #8
  404a24:	3001      	adds	r0, #1
  404a26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404a28:	2b80      	cmp	r3, #128	; 0x80
  404a2a:	f43f ae19 	beq.w	404660 <_vfiprintf_r+0x384>
  404a2e:	9b05      	ldr	r3, [sp, #20]
  404a30:	1ae4      	subs	r4, r4, r3
  404a32:	2c00      	cmp	r4, #0
  404a34:	dd2e      	ble.n	404a94 <_vfiprintf_r+0x7b8>
  404a36:	2c10      	cmp	r4, #16
  404a38:	4db3      	ldr	r5, [pc, #716]	; (404d08 <_vfiprintf_r+0xa2c>)
  404a3a:	dd1e      	ble.n	404a7a <_vfiprintf_r+0x79e>
  404a3c:	46d6      	mov	lr, sl
  404a3e:	2610      	movs	r6, #16
  404a40:	9f06      	ldr	r7, [sp, #24]
  404a42:	f8dd a010 	ldr.w	sl, [sp, #16]
  404a46:	e006      	b.n	404a56 <_vfiprintf_r+0x77a>
  404a48:	1c88      	adds	r0, r1, #2
  404a4a:	f10e 0e08 	add.w	lr, lr, #8
  404a4e:	4619      	mov	r1, r3
  404a50:	3c10      	subs	r4, #16
  404a52:	2c10      	cmp	r4, #16
  404a54:	dd10      	ble.n	404a78 <_vfiprintf_r+0x79c>
  404a56:	1c4b      	adds	r3, r1, #1
  404a58:	3210      	adds	r2, #16
  404a5a:	2b07      	cmp	r3, #7
  404a5c:	9211      	str	r2, [sp, #68]	; 0x44
  404a5e:	e88e 0060 	stmia.w	lr, {r5, r6}
  404a62:	9310      	str	r3, [sp, #64]	; 0x40
  404a64:	ddf0      	ble.n	404a48 <_vfiprintf_r+0x76c>
  404a66:	2a00      	cmp	r2, #0
  404a68:	d165      	bne.n	404b36 <_vfiprintf_r+0x85a>
  404a6a:	3c10      	subs	r4, #16
  404a6c:	2c10      	cmp	r4, #16
  404a6e:	f04f 0001 	mov.w	r0, #1
  404a72:	4611      	mov	r1, r2
  404a74:	46ce      	mov	lr, r9
  404a76:	dcee      	bgt.n	404a56 <_vfiprintf_r+0x77a>
  404a78:	46f2      	mov	sl, lr
  404a7a:	4422      	add	r2, r4
  404a7c:	2807      	cmp	r0, #7
  404a7e:	9211      	str	r2, [sp, #68]	; 0x44
  404a80:	f8ca 5000 	str.w	r5, [sl]
  404a84:	f8ca 4004 	str.w	r4, [sl, #4]
  404a88:	9010      	str	r0, [sp, #64]	; 0x40
  404a8a:	f300 8085 	bgt.w	404b98 <_vfiprintf_r+0x8bc>
  404a8e:	f10a 0a08 	add.w	sl, sl, #8
  404a92:	3001      	adds	r0, #1
  404a94:	9905      	ldr	r1, [sp, #20]
  404a96:	f8ca b000 	str.w	fp, [sl]
  404a9a:	440a      	add	r2, r1
  404a9c:	2807      	cmp	r0, #7
  404a9e:	9211      	str	r2, [sp, #68]	; 0x44
  404aa0:	f8ca 1004 	str.w	r1, [sl, #4]
  404aa4:	9010      	str	r0, [sp, #64]	; 0x40
  404aa6:	f340 8082 	ble.w	404bae <_vfiprintf_r+0x8d2>
  404aaa:	2a00      	cmp	r2, #0
  404aac:	f040 8118 	bne.w	404ce0 <_vfiprintf_r+0xa04>
  404ab0:	9b02      	ldr	r3, [sp, #8]
  404ab2:	9210      	str	r2, [sp, #64]	; 0x40
  404ab4:	0758      	lsls	r0, r3, #29
  404ab6:	d535      	bpl.n	404b24 <_vfiprintf_r+0x848>
  404ab8:	9b08      	ldr	r3, [sp, #32]
  404aba:	9901      	ldr	r1, [sp, #4]
  404abc:	1a5c      	subs	r4, r3, r1
  404abe:	2c00      	cmp	r4, #0
  404ac0:	f340 80e7 	ble.w	404c92 <_vfiprintf_r+0x9b6>
  404ac4:	46ca      	mov	sl, r9
  404ac6:	2c10      	cmp	r4, #16
  404ac8:	f340 8218 	ble.w	404efc <_vfiprintf_r+0xc20>
  404acc:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ace:	4e8f      	ldr	r6, [pc, #572]	; (404d0c <_vfiprintf_r+0xa30>)
  404ad0:	9f06      	ldr	r7, [sp, #24]
  404ad2:	f8dd b010 	ldr.w	fp, [sp, #16]
  404ad6:	2510      	movs	r5, #16
  404ad8:	e006      	b.n	404ae8 <_vfiprintf_r+0x80c>
  404ada:	1c88      	adds	r0, r1, #2
  404adc:	f10a 0a08 	add.w	sl, sl, #8
  404ae0:	4619      	mov	r1, r3
  404ae2:	3c10      	subs	r4, #16
  404ae4:	2c10      	cmp	r4, #16
  404ae6:	dd11      	ble.n	404b0c <_vfiprintf_r+0x830>
  404ae8:	1c4b      	adds	r3, r1, #1
  404aea:	3210      	adds	r2, #16
  404aec:	2b07      	cmp	r3, #7
  404aee:	9211      	str	r2, [sp, #68]	; 0x44
  404af0:	f8ca 6000 	str.w	r6, [sl]
  404af4:	f8ca 5004 	str.w	r5, [sl, #4]
  404af8:	9310      	str	r3, [sp, #64]	; 0x40
  404afa:	ddee      	ble.n	404ada <_vfiprintf_r+0x7fe>
  404afc:	bb42      	cbnz	r2, 404b50 <_vfiprintf_r+0x874>
  404afe:	3c10      	subs	r4, #16
  404b00:	2c10      	cmp	r4, #16
  404b02:	f04f 0001 	mov.w	r0, #1
  404b06:	4611      	mov	r1, r2
  404b08:	46ca      	mov	sl, r9
  404b0a:	dced      	bgt.n	404ae8 <_vfiprintf_r+0x80c>
  404b0c:	4422      	add	r2, r4
  404b0e:	2807      	cmp	r0, #7
  404b10:	9211      	str	r2, [sp, #68]	; 0x44
  404b12:	f8ca 6000 	str.w	r6, [sl]
  404b16:	f8ca 4004 	str.w	r4, [sl, #4]
  404b1a:	9010      	str	r0, [sp, #64]	; 0x40
  404b1c:	dd51      	ble.n	404bc2 <_vfiprintf_r+0x8e6>
  404b1e:	2a00      	cmp	r2, #0
  404b20:	f040 819b 	bne.w	404e5a <_vfiprintf_r+0xb7e>
  404b24:	9b03      	ldr	r3, [sp, #12]
  404b26:	9a08      	ldr	r2, [sp, #32]
  404b28:	9901      	ldr	r1, [sp, #4]
  404b2a:	428a      	cmp	r2, r1
  404b2c:	bfac      	ite	ge
  404b2e:	189b      	addge	r3, r3, r2
  404b30:	185b      	addlt	r3, r3, r1
  404b32:	9303      	str	r3, [sp, #12]
  404b34:	e04e      	b.n	404bd4 <_vfiprintf_r+0x8f8>
  404b36:	aa0f      	add	r2, sp, #60	; 0x3c
  404b38:	4651      	mov	r1, sl
  404b3a:	4638      	mov	r0, r7
  404b3c:	f7ff fb8e 	bl	40425c <__sprint_r.part.0>
  404b40:	2800      	cmp	r0, #0
  404b42:	f040 813f 	bne.w	404dc4 <_vfiprintf_r+0xae8>
  404b46:	9910      	ldr	r1, [sp, #64]	; 0x40
  404b48:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404b4a:	1c48      	adds	r0, r1, #1
  404b4c:	46ce      	mov	lr, r9
  404b4e:	e77f      	b.n	404a50 <_vfiprintf_r+0x774>
  404b50:	aa0f      	add	r2, sp, #60	; 0x3c
  404b52:	4659      	mov	r1, fp
  404b54:	4638      	mov	r0, r7
  404b56:	f7ff fb81 	bl	40425c <__sprint_r.part.0>
  404b5a:	b960      	cbnz	r0, 404b76 <_vfiprintf_r+0x89a>
  404b5c:	9910      	ldr	r1, [sp, #64]	; 0x40
  404b5e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404b60:	1c48      	adds	r0, r1, #1
  404b62:	46ca      	mov	sl, r9
  404b64:	e7bd      	b.n	404ae2 <_vfiprintf_r+0x806>
  404b66:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b68:	f8dd b010 	ldr.w	fp, [sp, #16]
  404b6c:	2b00      	cmp	r3, #0
  404b6e:	f040 81d4 	bne.w	404f1a <_vfiprintf_r+0xc3e>
  404b72:	2300      	movs	r3, #0
  404b74:	9310      	str	r3, [sp, #64]	; 0x40
  404b76:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404b7a:	f013 0f01 	tst.w	r3, #1
  404b7e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404b82:	d102      	bne.n	404b8a <_vfiprintf_r+0x8ae>
  404b84:	059a      	lsls	r2, r3, #22
  404b86:	f140 80de 	bpl.w	404d46 <_vfiprintf_r+0xa6a>
  404b8a:	065b      	lsls	r3, r3, #25
  404b8c:	f53f acb2 	bmi.w	4044f4 <_vfiprintf_r+0x218>
  404b90:	9803      	ldr	r0, [sp, #12]
  404b92:	b02d      	add	sp, #180	; 0xb4
  404b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b98:	2a00      	cmp	r2, #0
  404b9a:	f040 8106 	bne.w	404daa <_vfiprintf_r+0xace>
  404b9e:	9a05      	ldr	r2, [sp, #20]
  404ba0:	921d      	str	r2, [sp, #116]	; 0x74
  404ba2:	2301      	movs	r3, #1
  404ba4:	9211      	str	r2, [sp, #68]	; 0x44
  404ba6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  404baa:	9310      	str	r3, [sp, #64]	; 0x40
  404bac:	46ca      	mov	sl, r9
  404bae:	f10a 0a08 	add.w	sl, sl, #8
  404bb2:	9b02      	ldr	r3, [sp, #8]
  404bb4:	0759      	lsls	r1, r3, #29
  404bb6:	d504      	bpl.n	404bc2 <_vfiprintf_r+0x8e6>
  404bb8:	9b08      	ldr	r3, [sp, #32]
  404bba:	9901      	ldr	r1, [sp, #4]
  404bbc:	1a5c      	subs	r4, r3, r1
  404bbe:	2c00      	cmp	r4, #0
  404bc0:	dc81      	bgt.n	404ac6 <_vfiprintf_r+0x7ea>
  404bc2:	9b03      	ldr	r3, [sp, #12]
  404bc4:	9908      	ldr	r1, [sp, #32]
  404bc6:	9801      	ldr	r0, [sp, #4]
  404bc8:	4281      	cmp	r1, r0
  404bca:	bfac      	ite	ge
  404bcc:	185b      	addge	r3, r3, r1
  404bce:	181b      	addlt	r3, r3, r0
  404bd0:	9303      	str	r3, [sp, #12]
  404bd2:	bb72      	cbnz	r2, 404c32 <_vfiprintf_r+0x956>
  404bd4:	2300      	movs	r3, #0
  404bd6:	9310      	str	r3, [sp, #64]	; 0x40
  404bd8:	46ca      	mov	sl, r9
  404bda:	f7ff bbbc 	b.w	404356 <_vfiprintf_r+0x7a>
  404bde:	aa0f      	add	r2, sp, #60	; 0x3c
  404be0:	9904      	ldr	r1, [sp, #16]
  404be2:	4620      	mov	r0, r4
  404be4:	f7ff fb3a 	bl	40425c <__sprint_r.part.0>
  404be8:	bb50      	cbnz	r0, 404c40 <_vfiprintf_r+0x964>
  404bea:	9910      	ldr	r1, [sp, #64]	; 0x40
  404bec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404bee:	f101 0e01 	add.w	lr, r1, #1
  404bf2:	46cc      	mov	ip, r9
  404bf4:	e548      	b.n	404688 <_vfiprintf_r+0x3ac>
  404bf6:	2a00      	cmp	r2, #0
  404bf8:	f040 8140 	bne.w	404e7c <_vfiprintf_r+0xba0>
  404bfc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  404c00:	2900      	cmp	r1, #0
  404c02:	f000 811b 	beq.w	404e3c <_vfiprintf_r+0xb60>
  404c06:	2201      	movs	r2, #1
  404c08:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  404c0c:	4610      	mov	r0, r2
  404c0e:	921d      	str	r2, [sp, #116]	; 0x74
  404c10:	911c      	str	r1, [sp, #112]	; 0x70
  404c12:	46ca      	mov	sl, r9
  404c14:	4601      	mov	r1, r0
  404c16:	f10a 0a08 	add.w	sl, sl, #8
  404c1a:	3001      	adds	r0, #1
  404c1c:	e507      	b.n	40462e <_vfiprintf_r+0x352>
  404c1e:	9b02      	ldr	r3, [sp, #8]
  404c20:	2a01      	cmp	r2, #1
  404c22:	f000 8098 	beq.w	404d56 <_vfiprintf_r+0xa7a>
  404c26:	2a02      	cmp	r2, #2
  404c28:	d10d      	bne.n	404c46 <_vfiprintf_r+0x96a>
  404c2a:	9302      	str	r3, [sp, #8]
  404c2c:	2600      	movs	r6, #0
  404c2e:	2700      	movs	r7, #0
  404c30:	e5b0      	b.n	404794 <_vfiprintf_r+0x4b8>
  404c32:	aa0f      	add	r2, sp, #60	; 0x3c
  404c34:	9904      	ldr	r1, [sp, #16]
  404c36:	9806      	ldr	r0, [sp, #24]
  404c38:	f7ff fb10 	bl	40425c <__sprint_r.part.0>
  404c3c:	2800      	cmp	r0, #0
  404c3e:	d0c9      	beq.n	404bd4 <_vfiprintf_r+0x8f8>
  404c40:	f8dd b010 	ldr.w	fp, [sp, #16]
  404c44:	e797      	b.n	404b76 <_vfiprintf_r+0x89a>
  404c46:	9302      	str	r3, [sp, #8]
  404c48:	2600      	movs	r6, #0
  404c4a:	2700      	movs	r7, #0
  404c4c:	4649      	mov	r1, r9
  404c4e:	e000      	b.n	404c52 <_vfiprintf_r+0x976>
  404c50:	4659      	mov	r1, fp
  404c52:	08f2      	lsrs	r2, r6, #3
  404c54:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  404c58:	08f8      	lsrs	r0, r7, #3
  404c5a:	f006 0307 	and.w	r3, r6, #7
  404c5e:	4607      	mov	r7, r0
  404c60:	4616      	mov	r6, r2
  404c62:	3330      	adds	r3, #48	; 0x30
  404c64:	ea56 0207 	orrs.w	r2, r6, r7
  404c68:	f801 3c01 	strb.w	r3, [r1, #-1]
  404c6c:	f101 3bff 	add.w	fp, r1, #4294967295
  404c70:	d1ee      	bne.n	404c50 <_vfiprintf_r+0x974>
  404c72:	9a02      	ldr	r2, [sp, #8]
  404c74:	07d6      	lsls	r6, r2, #31
  404c76:	f57f ad9d 	bpl.w	4047b4 <_vfiprintf_r+0x4d8>
  404c7a:	2b30      	cmp	r3, #48	; 0x30
  404c7c:	f43f ad9a 	beq.w	4047b4 <_vfiprintf_r+0x4d8>
  404c80:	3902      	subs	r1, #2
  404c82:	2330      	movs	r3, #48	; 0x30
  404c84:	f80b 3c01 	strb.w	r3, [fp, #-1]
  404c88:	eba9 0301 	sub.w	r3, r9, r1
  404c8c:	9305      	str	r3, [sp, #20]
  404c8e:	468b      	mov	fp, r1
  404c90:	e476      	b.n	404580 <_vfiprintf_r+0x2a4>
  404c92:	9b03      	ldr	r3, [sp, #12]
  404c94:	9a08      	ldr	r2, [sp, #32]
  404c96:	428a      	cmp	r2, r1
  404c98:	bfac      	ite	ge
  404c9a:	189b      	addge	r3, r3, r2
  404c9c:	185b      	addlt	r3, r3, r1
  404c9e:	9303      	str	r3, [sp, #12]
  404ca0:	e798      	b.n	404bd4 <_vfiprintf_r+0x8f8>
  404ca2:	2202      	movs	r2, #2
  404ca4:	e44d      	b.n	404542 <_vfiprintf_r+0x266>
  404ca6:	2f00      	cmp	r7, #0
  404ca8:	bf08      	it	eq
  404caa:	2e0a      	cmpeq	r6, #10
  404cac:	d352      	bcc.n	404d54 <_vfiprintf_r+0xa78>
  404cae:	46cb      	mov	fp, r9
  404cb0:	4630      	mov	r0, r6
  404cb2:	4639      	mov	r1, r7
  404cb4:	220a      	movs	r2, #10
  404cb6:	2300      	movs	r3, #0
  404cb8:	f001 fbc6 	bl	406448 <__aeabi_uldivmod>
  404cbc:	3230      	adds	r2, #48	; 0x30
  404cbe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  404cc2:	4630      	mov	r0, r6
  404cc4:	4639      	mov	r1, r7
  404cc6:	2300      	movs	r3, #0
  404cc8:	220a      	movs	r2, #10
  404cca:	f001 fbbd 	bl	406448 <__aeabi_uldivmod>
  404cce:	4606      	mov	r6, r0
  404cd0:	460f      	mov	r7, r1
  404cd2:	ea56 0307 	orrs.w	r3, r6, r7
  404cd6:	d1eb      	bne.n	404cb0 <_vfiprintf_r+0x9d4>
  404cd8:	e56c      	b.n	4047b4 <_vfiprintf_r+0x4d8>
  404cda:	9405      	str	r4, [sp, #20]
  404cdc:	46cb      	mov	fp, r9
  404cde:	e44f      	b.n	404580 <_vfiprintf_r+0x2a4>
  404ce0:	aa0f      	add	r2, sp, #60	; 0x3c
  404ce2:	9904      	ldr	r1, [sp, #16]
  404ce4:	9806      	ldr	r0, [sp, #24]
  404ce6:	f7ff fab9 	bl	40425c <__sprint_r.part.0>
  404cea:	2800      	cmp	r0, #0
  404cec:	d1a8      	bne.n	404c40 <_vfiprintf_r+0x964>
  404cee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404cf0:	46ca      	mov	sl, r9
  404cf2:	e75e      	b.n	404bb2 <_vfiprintf_r+0x8d6>
  404cf4:	aa0f      	add	r2, sp, #60	; 0x3c
  404cf6:	9904      	ldr	r1, [sp, #16]
  404cf8:	9806      	ldr	r0, [sp, #24]
  404cfa:	f7ff faaf 	bl	40425c <__sprint_r.part.0>
  404cfe:	2800      	cmp	r0, #0
  404d00:	d19e      	bne.n	404c40 <_vfiprintf_r+0x964>
  404d02:	46ca      	mov	sl, r9
  404d04:	f7ff bbc0 	b.w	404488 <_vfiprintf_r+0x1ac>
  404d08:	00406ab8 	.word	0x00406ab8
  404d0c:	00406aa8 	.word	0x00406aa8
  404d10:	3104      	adds	r1, #4
  404d12:	6816      	ldr	r6, [r2, #0]
  404d14:	9107      	str	r1, [sp, #28]
  404d16:	2201      	movs	r2, #1
  404d18:	2700      	movs	r7, #0
  404d1a:	e412      	b.n	404542 <_vfiprintf_r+0x266>
  404d1c:	9807      	ldr	r0, [sp, #28]
  404d1e:	4601      	mov	r1, r0
  404d20:	3104      	adds	r1, #4
  404d22:	6806      	ldr	r6, [r0, #0]
  404d24:	9107      	str	r1, [sp, #28]
  404d26:	2700      	movs	r7, #0
  404d28:	e40b      	b.n	404542 <_vfiprintf_r+0x266>
  404d2a:	680e      	ldr	r6, [r1, #0]
  404d2c:	3104      	adds	r1, #4
  404d2e:	9107      	str	r1, [sp, #28]
  404d30:	2700      	movs	r7, #0
  404d32:	e591      	b.n	404858 <_vfiprintf_r+0x57c>
  404d34:	9907      	ldr	r1, [sp, #28]
  404d36:	680e      	ldr	r6, [r1, #0]
  404d38:	460a      	mov	r2, r1
  404d3a:	17f7      	asrs	r7, r6, #31
  404d3c:	3204      	adds	r2, #4
  404d3e:	9207      	str	r2, [sp, #28]
  404d40:	4630      	mov	r0, r6
  404d42:	4639      	mov	r1, r7
  404d44:	e50f      	b.n	404766 <_vfiprintf_r+0x48a>
  404d46:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404d4a:	f000 fe7f 	bl	405a4c <__retarget_lock_release_recursive>
  404d4e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404d52:	e71a      	b.n	404b8a <_vfiprintf_r+0x8ae>
  404d54:	9b02      	ldr	r3, [sp, #8]
  404d56:	9302      	str	r3, [sp, #8]
  404d58:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404d5c:	3630      	adds	r6, #48	; 0x30
  404d5e:	2301      	movs	r3, #1
  404d60:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  404d64:	9305      	str	r3, [sp, #20]
  404d66:	e40b      	b.n	404580 <_vfiprintf_r+0x2a4>
  404d68:	aa0f      	add	r2, sp, #60	; 0x3c
  404d6a:	9904      	ldr	r1, [sp, #16]
  404d6c:	9806      	ldr	r0, [sp, #24]
  404d6e:	f7ff fa75 	bl	40425c <__sprint_r.part.0>
  404d72:	2800      	cmp	r0, #0
  404d74:	f47f af64 	bne.w	404c40 <_vfiprintf_r+0x964>
  404d78:	9910      	ldr	r1, [sp, #64]	; 0x40
  404d7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404d7c:	1c48      	adds	r0, r1, #1
  404d7e:	46ca      	mov	sl, r9
  404d80:	e651      	b.n	404a26 <_vfiprintf_r+0x74a>
  404d82:	aa0f      	add	r2, sp, #60	; 0x3c
  404d84:	9904      	ldr	r1, [sp, #16]
  404d86:	9806      	ldr	r0, [sp, #24]
  404d88:	f7ff fa68 	bl	40425c <__sprint_r.part.0>
  404d8c:	2800      	cmp	r0, #0
  404d8e:	f47f af57 	bne.w	404c40 <_vfiprintf_r+0x964>
  404d92:	9910      	ldr	r1, [sp, #64]	; 0x40
  404d94:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404d96:	1c48      	adds	r0, r1, #1
  404d98:	46ca      	mov	sl, r9
  404d9a:	e448      	b.n	40462e <_vfiprintf_r+0x352>
  404d9c:	2a00      	cmp	r2, #0
  404d9e:	f040 8091 	bne.w	404ec4 <_vfiprintf_r+0xbe8>
  404da2:	2001      	movs	r0, #1
  404da4:	4611      	mov	r1, r2
  404da6:	46ca      	mov	sl, r9
  404da8:	e641      	b.n	404a2e <_vfiprintf_r+0x752>
  404daa:	aa0f      	add	r2, sp, #60	; 0x3c
  404dac:	9904      	ldr	r1, [sp, #16]
  404dae:	9806      	ldr	r0, [sp, #24]
  404db0:	f7ff fa54 	bl	40425c <__sprint_r.part.0>
  404db4:	2800      	cmp	r0, #0
  404db6:	f47f af43 	bne.w	404c40 <_vfiprintf_r+0x964>
  404dba:	9810      	ldr	r0, [sp, #64]	; 0x40
  404dbc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404dbe:	3001      	adds	r0, #1
  404dc0:	46ca      	mov	sl, r9
  404dc2:	e667      	b.n	404a94 <_vfiprintf_r+0x7b8>
  404dc4:	46d3      	mov	fp, sl
  404dc6:	e6d6      	b.n	404b76 <_vfiprintf_r+0x89a>
  404dc8:	9e07      	ldr	r6, [sp, #28]
  404dca:	3607      	adds	r6, #7
  404dcc:	f026 0207 	bic.w	r2, r6, #7
  404dd0:	f102 0108 	add.w	r1, r2, #8
  404dd4:	e9d2 6700 	ldrd	r6, r7, [r2]
  404dd8:	9107      	str	r1, [sp, #28]
  404dda:	2201      	movs	r2, #1
  404ddc:	f7ff bbb1 	b.w	404542 <_vfiprintf_r+0x266>
  404de0:	9e07      	ldr	r6, [sp, #28]
  404de2:	3607      	adds	r6, #7
  404de4:	f026 0607 	bic.w	r6, r6, #7
  404de8:	e9d6 0100 	ldrd	r0, r1, [r6]
  404dec:	f106 0208 	add.w	r2, r6, #8
  404df0:	9207      	str	r2, [sp, #28]
  404df2:	4606      	mov	r6, r0
  404df4:	460f      	mov	r7, r1
  404df6:	e4b6      	b.n	404766 <_vfiprintf_r+0x48a>
  404df8:	9e07      	ldr	r6, [sp, #28]
  404dfa:	3607      	adds	r6, #7
  404dfc:	f026 0207 	bic.w	r2, r6, #7
  404e00:	f102 0108 	add.w	r1, r2, #8
  404e04:	e9d2 6700 	ldrd	r6, r7, [r2]
  404e08:	9107      	str	r1, [sp, #28]
  404e0a:	2200      	movs	r2, #0
  404e0c:	f7ff bb99 	b.w	404542 <_vfiprintf_r+0x266>
  404e10:	9e07      	ldr	r6, [sp, #28]
  404e12:	3607      	adds	r6, #7
  404e14:	f026 0107 	bic.w	r1, r6, #7
  404e18:	f101 0008 	add.w	r0, r1, #8
  404e1c:	9007      	str	r0, [sp, #28]
  404e1e:	e9d1 6700 	ldrd	r6, r7, [r1]
  404e22:	e519      	b.n	404858 <_vfiprintf_r+0x57c>
  404e24:	46cb      	mov	fp, r9
  404e26:	f7ff bbab 	b.w	404580 <_vfiprintf_r+0x2a4>
  404e2a:	252d      	movs	r5, #45	; 0x2d
  404e2c:	4276      	negs	r6, r6
  404e2e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  404e32:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404e36:	2201      	movs	r2, #1
  404e38:	f7ff bb88 	b.w	40454c <_vfiprintf_r+0x270>
  404e3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404e3e:	b9b3      	cbnz	r3, 404e6e <_vfiprintf_r+0xb92>
  404e40:	4611      	mov	r1, r2
  404e42:	2001      	movs	r0, #1
  404e44:	46ca      	mov	sl, r9
  404e46:	e5f2      	b.n	404a2e <_vfiprintf_r+0x752>
  404e48:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404e4c:	f000 fdfe 	bl	405a4c <__retarget_lock_release_recursive>
  404e50:	f04f 33ff 	mov.w	r3, #4294967295
  404e54:	9303      	str	r3, [sp, #12]
  404e56:	f7ff bb50 	b.w	4044fa <_vfiprintf_r+0x21e>
  404e5a:	aa0f      	add	r2, sp, #60	; 0x3c
  404e5c:	9904      	ldr	r1, [sp, #16]
  404e5e:	9806      	ldr	r0, [sp, #24]
  404e60:	f7ff f9fc 	bl	40425c <__sprint_r.part.0>
  404e64:	2800      	cmp	r0, #0
  404e66:	f47f aeeb 	bne.w	404c40 <_vfiprintf_r+0x964>
  404e6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e6c:	e6a9      	b.n	404bc2 <_vfiprintf_r+0x8e6>
  404e6e:	ab0e      	add	r3, sp, #56	; 0x38
  404e70:	2202      	movs	r2, #2
  404e72:	931c      	str	r3, [sp, #112]	; 0x70
  404e74:	921d      	str	r2, [sp, #116]	; 0x74
  404e76:	2001      	movs	r0, #1
  404e78:	46ca      	mov	sl, r9
  404e7a:	e5d0      	b.n	404a1e <_vfiprintf_r+0x742>
  404e7c:	aa0f      	add	r2, sp, #60	; 0x3c
  404e7e:	9904      	ldr	r1, [sp, #16]
  404e80:	9806      	ldr	r0, [sp, #24]
  404e82:	f7ff f9eb 	bl	40425c <__sprint_r.part.0>
  404e86:	2800      	cmp	r0, #0
  404e88:	f47f aeda 	bne.w	404c40 <_vfiprintf_r+0x964>
  404e8c:	9910      	ldr	r1, [sp, #64]	; 0x40
  404e8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e90:	1c48      	adds	r0, r1, #1
  404e92:	46ca      	mov	sl, r9
  404e94:	e5a4      	b.n	4049e0 <_vfiprintf_r+0x704>
  404e96:	9a07      	ldr	r2, [sp, #28]
  404e98:	9903      	ldr	r1, [sp, #12]
  404e9a:	6813      	ldr	r3, [r2, #0]
  404e9c:	17cd      	asrs	r5, r1, #31
  404e9e:	4608      	mov	r0, r1
  404ea0:	3204      	adds	r2, #4
  404ea2:	4629      	mov	r1, r5
  404ea4:	9207      	str	r2, [sp, #28]
  404ea6:	e9c3 0100 	strd	r0, r1, [r3]
  404eaa:	f7ff ba54 	b.w	404356 <_vfiprintf_r+0x7a>
  404eae:	4658      	mov	r0, fp
  404eb0:	9607      	str	r6, [sp, #28]
  404eb2:	9302      	str	r3, [sp, #8]
  404eb4:	f7ff f964 	bl	404180 <strlen>
  404eb8:	2400      	movs	r4, #0
  404eba:	9005      	str	r0, [sp, #20]
  404ebc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404ec0:	f7ff bb5e 	b.w	404580 <_vfiprintf_r+0x2a4>
  404ec4:	aa0f      	add	r2, sp, #60	; 0x3c
  404ec6:	9904      	ldr	r1, [sp, #16]
  404ec8:	9806      	ldr	r0, [sp, #24]
  404eca:	f7ff f9c7 	bl	40425c <__sprint_r.part.0>
  404ece:	2800      	cmp	r0, #0
  404ed0:	f47f aeb6 	bne.w	404c40 <_vfiprintf_r+0x964>
  404ed4:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ed6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ed8:	1c48      	adds	r0, r1, #1
  404eda:	46ca      	mov	sl, r9
  404edc:	e5a7      	b.n	404a2e <_vfiprintf_r+0x752>
  404ede:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ee0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ee2:	4e20      	ldr	r6, [pc, #128]	; (404f64 <_vfiprintf_r+0xc88>)
  404ee4:	3101      	adds	r1, #1
  404ee6:	f7ff bb90 	b.w	40460a <_vfiprintf_r+0x32e>
  404eea:	2c06      	cmp	r4, #6
  404eec:	bf28      	it	cs
  404eee:	2406      	movcs	r4, #6
  404ef0:	9405      	str	r4, [sp, #20]
  404ef2:	9607      	str	r6, [sp, #28]
  404ef4:	9401      	str	r4, [sp, #4]
  404ef6:	f8df b070 	ldr.w	fp, [pc, #112]	; 404f68 <_vfiprintf_r+0xc8c>
  404efa:	e4d5      	b.n	4048a8 <_vfiprintf_r+0x5cc>
  404efc:	9810      	ldr	r0, [sp, #64]	; 0x40
  404efe:	4e19      	ldr	r6, [pc, #100]	; (404f64 <_vfiprintf_r+0xc88>)
  404f00:	3001      	adds	r0, #1
  404f02:	e603      	b.n	404b0c <_vfiprintf_r+0x830>
  404f04:	9405      	str	r4, [sp, #20]
  404f06:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404f0a:	9607      	str	r6, [sp, #28]
  404f0c:	9302      	str	r3, [sp, #8]
  404f0e:	4604      	mov	r4, r0
  404f10:	f7ff bb36 	b.w	404580 <_vfiprintf_r+0x2a4>
  404f14:	4686      	mov	lr, r0
  404f16:	f7ff bbce 	b.w	4046b6 <_vfiprintf_r+0x3da>
  404f1a:	9806      	ldr	r0, [sp, #24]
  404f1c:	aa0f      	add	r2, sp, #60	; 0x3c
  404f1e:	4659      	mov	r1, fp
  404f20:	f7ff f99c 	bl	40425c <__sprint_r.part.0>
  404f24:	2800      	cmp	r0, #0
  404f26:	f43f ae24 	beq.w	404b72 <_vfiprintf_r+0x896>
  404f2a:	e624      	b.n	404b76 <_vfiprintf_r+0x89a>
  404f2c:	9907      	ldr	r1, [sp, #28]
  404f2e:	f898 2001 	ldrb.w	r2, [r8, #1]
  404f32:	680c      	ldr	r4, [r1, #0]
  404f34:	3104      	adds	r1, #4
  404f36:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  404f3a:	46b8      	mov	r8, r7
  404f3c:	9107      	str	r1, [sp, #28]
  404f3e:	f7ff ba3f 	b.w	4043c0 <_vfiprintf_r+0xe4>
  404f42:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f46:	e43c      	b.n	4047c2 <_vfiprintf_r+0x4e6>
  404f48:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f4c:	e521      	b.n	404992 <_vfiprintf_r+0x6b6>
  404f4e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f52:	f7ff bbf4 	b.w	40473e <_vfiprintf_r+0x462>
  404f56:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f5a:	e491      	b.n	404880 <_vfiprintf_r+0x5a4>
  404f5c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f60:	e469      	b.n	404836 <_vfiprintf_r+0x55a>
  404f62:	bf00      	nop
  404f64:	00406aa8 	.word	0x00406aa8
  404f68:	00406aa0 	.word	0x00406aa0

00404f6c <__sbprintf>:
  404f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f70:	460c      	mov	r4, r1
  404f72:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404f76:	8989      	ldrh	r1, [r1, #12]
  404f78:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404f7a:	89e5      	ldrh	r5, [r4, #14]
  404f7c:	9619      	str	r6, [sp, #100]	; 0x64
  404f7e:	f021 0102 	bic.w	r1, r1, #2
  404f82:	4606      	mov	r6, r0
  404f84:	69e0      	ldr	r0, [r4, #28]
  404f86:	f8ad 100c 	strh.w	r1, [sp, #12]
  404f8a:	4617      	mov	r7, r2
  404f8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404f90:	6a62      	ldr	r2, [r4, #36]	; 0x24
  404f92:	f8ad 500e 	strh.w	r5, [sp, #14]
  404f96:	4698      	mov	r8, r3
  404f98:	ad1a      	add	r5, sp, #104	; 0x68
  404f9a:	2300      	movs	r3, #0
  404f9c:	9007      	str	r0, [sp, #28]
  404f9e:	a816      	add	r0, sp, #88	; 0x58
  404fa0:	9209      	str	r2, [sp, #36]	; 0x24
  404fa2:	9306      	str	r3, [sp, #24]
  404fa4:	9500      	str	r5, [sp, #0]
  404fa6:	9504      	str	r5, [sp, #16]
  404fa8:	9102      	str	r1, [sp, #8]
  404faa:	9105      	str	r1, [sp, #20]
  404fac:	f000 fd48 	bl	405a40 <__retarget_lock_init_recursive>
  404fb0:	4643      	mov	r3, r8
  404fb2:	463a      	mov	r2, r7
  404fb4:	4669      	mov	r1, sp
  404fb6:	4630      	mov	r0, r6
  404fb8:	f7ff f990 	bl	4042dc <_vfiprintf_r>
  404fbc:	1e05      	subs	r5, r0, #0
  404fbe:	db07      	blt.n	404fd0 <__sbprintf+0x64>
  404fc0:	4630      	mov	r0, r6
  404fc2:	4669      	mov	r1, sp
  404fc4:	f000 f928 	bl	405218 <_fflush_r>
  404fc8:	2800      	cmp	r0, #0
  404fca:	bf18      	it	ne
  404fcc:	f04f 35ff 	movne.w	r5, #4294967295
  404fd0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404fd4:	065b      	lsls	r3, r3, #25
  404fd6:	d503      	bpl.n	404fe0 <__sbprintf+0x74>
  404fd8:	89a3      	ldrh	r3, [r4, #12]
  404fda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404fde:	81a3      	strh	r3, [r4, #12]
  404fe0:	9816      	ldr	r0, [sp, #88]	; 0x58
  404fe2:	f000 fd2f 	bl	405a44 <__retarget_lock_close_recursive>
  404fe6:	4628      	mov	r0, r5
  404fe8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404ff0 <__swsetup_r>:
  404ff0:	b538      	push	{r3, r4, r5, lr}
  404ff2:	4b30      	ldr	r3, [pc, #192]	; (4050b4 <__swsetup_r+0xc4>)
  404ff4:	681b      	ldr	r3, [r3, #0]
  404ff6:	4605      	mov	r5, r0
  404ff8:	460c      	mov	r4, r1
  404ffa:	b113      	cbz	r3, 405002 <__swsetup_r+0x12>
  404ffc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404ffe:	2a00      	cmp	r2, #0
  405000:	d038      	beq.n	405074 <__swsetup_r+0x84>
  405002:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405006:	b293      	uxth	r3, r2
  405008:	0718      	lsls	r0, r3, #28
  40500a:	d50c      	bpl.n	405026 <__swsetup_r+0x36>
  40500c:	6920      	ldr	r0, [r4, #16]
  40500e:	b1a8      	cbz	r0, 40503c <__swsetup_r+0x4c>
  405010:	f013 0201 	ands.w	r2, r3, #1
  405014:	d01e      	beq.n	405054 <__swsetup_r+0x64>
  405016:	6963      	ldr	r3, [r4, #20]
  405018:	2200      	movs	r2, #0
  40501a:	425b      	negs	r3, r3
  40501c:	61a3      	str	r3, [r4, #24]
  40501e:	60a2      	str	r2, [r4, #8]
  405020:	b1f0      	cbz	r0, 405060 <__swsetup_r+0x70>
  405022:	2000      	movs	r0, #0
  405024:	bd38      	pop	{r3, r4, r5, pc}
  405026:	06d9      	lsls	r1, r3, #27
  405028:	d53c      	bpl.n	4050a4 <__swsetup_r+0xb4>
  40502a:	0758      	lsls	r0, r3, #29
  40502c:	d426      	bmi.n	40507c <__swsetup_r+0x8c>
  40502e:	6920      	ldr	r0, [r4, #16]
  405030:	f042 0308 	orr.w	r3, r2, #8
  405034:	81a3      	strh	r3, [r4, #12]
  405036:	b29b      	uxth	r3, r3
  405038:	2800      	cmp	r0, #0
  40503a:	d1e9      	bne.n	405010 <__swsetup_r+0x20>
  40503c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405040:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405044:	d0e4      	beq.n	405010 <__swsetup_r+0x20>
  405046:	4628      	mov	r0, r5
  405048:	4621      	mov	r1, r4
  40504a:	f000 fd2f 	bl	405aac <__smakebuf_r>
  40504e:	89a3      	ldrh	r3, [r4, #12]
  405050:	6920      	ldr	r0, [r4, #16]
  405052:	e7dd      	b.n	405010 <__swsetup_r+0x20>
  405054:	0799      	lsls	r1, r3, #30
  405056:	bf58      	it	pl
  405058:	6962      	ldrpl	r2, [r4, #20]
  40505a:	60a2      	str	r2, [r4, #8]
  40505c:	2800      	cmp	r0, #0
  40505e:	d1e0      	bne.n	405022 <__swsetup_r+0x32>
  405060:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405064:	061a      	lsls	r2, r3, #24
  405066:	d5dd      	bpl.n	405024 <__swsetup_r+0x34>
  405068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40506c:	81a3      	strh	r3, [r4, #12]
  40506e:	f04f 30ff 	mov.w	r0, #4294967295
  405072:	bd38      	pop	{r3, r4, r5, pc}
  405074:	4618      	mov	r0, r3
  405076:	f000 f927 	bl	4052c8 <__sinit>
  40507a:	e7c2      	b.n	405002 <__swsetup_r+0x12>
  40507c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40507e:	b151      	cbz	r1, 405096 <__swsetup_r+0xa6>
  405080:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405084:	4299      	cmp	r1, r3
  405086:	d004      	beq.n	405092 <__swsetup_r+0xa2>
  405088:	4628      	mov	r0, r5
  40508a:	f000 fa43 	bl	405514 <_free_r>
  40508e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405092:	2300      	movs	r3, #0
  405094:	6323      	str	r3, [r4, #48]	; 0x30
  405096:	2300      	movs	r3, #0
  405098:	6920      	ldr	r0, [r4, #16]
  40509a:	6063      	str	r3, [r4, #4]
  40509c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4050a0:	6020      	str	r0, [r4, #0]
  4050a2:	e7c5      	b.n	405030 <__swsetup_r+0x40>
  4050a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4050a8:	2309      	movs	r3, #9
  4050aa:	602b      	str	r3, [r5, #0]
  4050ac:	f04f 30ff 	mov.w	r0, #4294967295
  4050b0:	81a2      	strh	r2, [r4, #12]
  4050b2:	bd38      	pop	{r3, r4, r5, pc}
  4050b4:	20400024 	.word	0x20400024

004050b8 <register_fini>:
  4050b8:	4b02      	ldr	r3, [pc, #8]	; (4050c4 <register_fini+0xc>)
  4050ba:	b113      	cbz	r3, 4050c2 <register_fini+0xa>
  4050bc:	4802      	ldr	r0, [pc, #8]	; (4050c8 <register_fini+0x10>)
  4050be:	f000 b805 	b.w	4050cc <atexit>
  4050c2:	4770      	bx	lr
  4050c4:	00000000 	.word	0x00000000
  4050c8:	00405339 	.word	0x00405339

004050cc <atexit>:
  4050cc:	2300      	movs	r3, #0
  4050ce:	4601      	mov	r1, r0
  4050d0:	461a      	mov	r2, r3
  4050d2:	4618      	mov	r0, r3
  4050d4:	f001 b890 	b.w	4061f8 <__register_exitproc>

004050d8 <__sflush_r>:
  4050d8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4050dc:	b29a      	uxth	r2, r3
  4050de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4050e2:	460d      	mov	r5, r1
  4050e4:	0711      	lsls	r1, r2, #28
  4050e6:	4680      	mov	r8, r0
  4050e8:	d43a      	bmi.n	405160 <__sflush_r+0x88>
  4050ea:	686a      	ldr	r2, [r5, #4]
  4050ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4050f0:	2a00      	cmp	r2, #0
  4050f2:	81ab      	strh	r3, [r5, #12]
  4050f4:	dd6f      	ble.n	4051d6 <__sflush_r+0xfe>
  4050f6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4050f8:	2c00      	cmp	r4, #0
  4050fa:	d049      	beq.n	405190 <__sflush_r+0xb8>
  4050fc:	2200      	movs	r2, #0
  4050fe:	b29b      	uxth	r3, r3
  405100:	f8d8 6000 	ldr.w	r6, [r8]
  405104:	f8c8 2000 	str.w	r2, [r8]
  405108:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40510c:	d067      	beq.n	4051de <__sflush_r+0x106>
  40510e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405110:	075f      	lsls	r7, r3, #29
  405112:	d505      	bpl.n	405120 <__sflush_r+0x48>
  405114:	6869      	ldr	r1, [r5, #4]
  405116:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405118:	1a52      	subs	r2, r2, r1
  40511a:	b10b      	cbz	r3, 405120 <__sflush_r+0x48>
  40511c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40511e:	1ad2      	subs	r2, r2, r3
  405120:	2300      	movs	r3, #0
  405122:	69e9      	ldr	r1, [r5, #28]
  405124:	4640      	mov	r0, r8
  405126:	47a0      	blx	r4
  405128:	1c44      	adds	r4, r0, #1
  40512a:	d03c      	beq.n	4051a6 <__sflush_r+0xce>
  40512c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405130:	692a      	ldr	r2, [r5, #16]
  405132:	602a      	str	r2, [r5, #0]
  405134:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405138:	2200      	movs	r2, #0
  40513a:	81ab      	strh	r3, [r5, #12]
  40513c:	04db      	lsls	r3, r3, #19
  40513e:	606a      	str	r2, [r5, #4]
  405140:	d447      	bmi.n	4051d2 <__sflush_r+0xfa>
  405142:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405144:	f8c8 6000 	str.w	r6, [r8]
  405148:	b311      	cbz	r1, 405190 <__sflush_r+0xb8>
  40514a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40514e:	4299      	cmp	r1, r3
  405150:	d002      	beq.n	405158 <__sflush_r+0x80>
  405152:	4640      	mov	r0, r8
  405154:	f000 f9de 	bl	405514 <_free_r>
  405158:	2000      	movs	r0, #0
  40515a:	6328      	str	r0, [r5, #48]	; 0x30
  40515c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405160:	692e      	ldr	r6, [r5, #16]
  405162:	b1ae      	cbz	r6, 405190 <__sflush_r+0xb8>
  405164:	682c      	ldr	r4, [r5, #0]
  405166:	602e      	str	r6, [r5, #0]
  405168:	0791      	lsls	r1, r2, #30
  40516a:	bf0c      	ite	eq
  40516c:	696b      	ldreq	r3, [r5, #20]
  40516e:	2300      	movne	r3, #0
  405170:	1ba4      	subs	r4, r4, r6
  405172:	60ab      	str	r3, [r5, #8]
  405174:	e00a      	b.n	40518c <__sflush_r+0xb4>
  405176:	4623      	mov	r3, r4
  405178:	4632      	mov	r2, r6
  40517a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40517c:	69e9      	ldr	r1, [r5, #28]
  40517e:	4640      	mov	r0, r8
  405180:	47b8      	blx	r7
  405182:	2800      	cmp	r0, #0
  405184:	eba4 0400 	sub.w	r4, r4, r0
  405188:	4406      	add	r6, r0
  40518a:	dd04      	ble.n	405196 <__sflush_r+0xbe>
  40518c:	2c00      	cmp	r4, #0
  40518e:	dcf2      	bgt.n	405176 <__sflush_r+0x9e>
  405190:	2000      	movs	r0, #0
  405192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405196:	89ab      	ldrh	r3, [r5, #12]
  405198:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40519c:	81ab      	strh	r3, [r5, #12]
  40519e:	f04f 30ff 	mov.w	r0, #4294967295
  4051a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4051a6:	f8d8 4000 	ldr.w	r4, [r8]
  4051aa:	2c1d      	cmp	r4, #29
  4051ac:	d8f3      	bhi.n	405196 <__sflush_r+0xbe>
  4051ae:	4b19      	ldr	r3, [pc, #100]	; (405214 <__sflush_r+0x13c>)
  4051b0:	40e3      	lsrs	r3, r4
  4051b2:	43db      	mvns	r3, r3
  4051b4:	f013 0301 	ands.w	r3, r3, #1
  4051b8:	d1ed      	bne.n	405196 <__sflush_r+0xbe>
  4051ba:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4051be:	606b      	str	r3, [r5, #4]
  4051c0:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4051c4:	6929      	ldr	r1, [r5, #16]
  4051c6:	81ab      	strh	r3, [r5, #12]
  4051c8:	04da      	lsls	r2, r3, #19
  4051ca:	6029      	str	r1, [r5, #0]
  4051cc:	d5b9      	bpl.n	405142 <__sflush_r+0x6a>
  4051ce:	2c00      	cmp	r4, #0
  4051d0:	d1b7      	bne.n	405142 <__sflush_r+0x6a>
  4051d2:	6528      	str	r0, [r5, #80]	; 0x50
  4051d4:	e7b5      	b.n	405142 <__sflush_r+0x6a>
  4051d6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4051d8:	2a00      	cmp	r2, #0
  4051da:	dc8c      	bgt.n	4050f6 <__sflush_r+0x1e>
  4051dc:	e7d8      	b.n	405190 <__sflush_r+0xb8>
  4051de:	2301      	movs	r3, #1
  4051e0:	69e9      	ldr	r1, [r5, #28]
  4051e2:	4640      	mov	r0, r8
  4051e4:	47a0      	blx	r4
  4051e6:	1c43      	adds	r3, r0, #1
  4051e8:	4602      	mov	r2, r0
  4051ea:	d002      	beq.n	4051f2 <__sflush_r+0x11a>
  4051ec:	89ab      	ldrh	r3, [r5, #12]
  4051ee:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4051f0:	e78e      	b.n	405110 <__sflush_r+0x38>
  4051f2:	f8d8 3000 	ldr.w	r3, [r8]
  4051f6:	2b00      	cmp	r3, #0
  4051f8:	d0f8      	beq.n	4051ec <__sflush_r+0x114>
  4051fa:	2b1d      	cmp	r3, #29
  4051fc:	d001      	beq.n	405202 <__sflush_r+0x12a>
  4051fe:	2b16      	cmp	r3, #22
  405200:	d102      	bne.n	405208 <__sflush_r+0x130>
  405202:	f8c8 6000 	str.w	r6, [r8]
  405206:	e7c3      	b.n	405190 <__sflush_r+0xb8>
  405208:	89ab      	ldrh	r3, [r5, #12]
  40520a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40520e:	81ab      	strh	r3, [r5, #12]
  405210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405214:	20400001 	.word	0x20400001

00405218 <_fflush_r>:
  405218:	b538      	push	{r3, r4, r5, lr}
  40521a:	460d      	mov	r5, r1
  40521c:	4604      	mov	r4, r0
  40521e:	b108      	cbz	r0, 405224 <_fflush_r+0xc>
  405220:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405222:	b1bb      	cbz	r3, 405254 <_fflush_r+0x3c>
  405224:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405228:	b188      	cbz	r0, 40524e <_fflush_r+0x36>
  40522a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40522c:	07db      	lsls	r3, r3, #31
  40522e:	d401      	bmi.n	405234 <_fflush_r+0x1c>
  405230:	0581      	lsls	r1, r0, #22
  405232:	d517      	bpl.n	405264 <_fflush_r+0x4c>
  405234:	4620      	mov	r0, r4
  405236:	4629      	mov	r1, r5
  405238:	f7ff ff4e 	bl	4050d8 <__sflush_r>
  40523c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40523e:	07da      	lsls	r2, r3, #31
  405240:	4604      	mov	r4, r0
  405242:	d402      	bmi.n	40524a <_fflush_r+0x32>
  405244:	89ab      	ldrh	r3, [r5, #12]
  405246:	059b      	lsls	r3, r3, #22
  405248:	d507      	bpl.n	40525a <_fflush_r+0x42>
  40524a:	4620      	mov	r0, r4
  40524c:	bd38      	pop	{r3, r4, r5, pc}
  40524e:	4604      	mov	r4, r0
  405250:	4620      	mov	r0, r4
  405252:	bd38      	pop	{r3, r4, r5, pc}
  405254:	f000 f838 	bl	4052c8 <__sinit>
  405258:	e7e4      	b.n	405224 <_fflush_r+0xc>
  40525a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40525c:	f000 fbf6 	bl	405a4c <__retarget_lock_release_recursive>
  405260:	4620      	mov	r0, r4
  405262:	bd38      	pop	{r3, r4, r5, pc}
  405264:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405266:	f000 fbef 	bl	405a48 <__retarget_lock_acquire_recursive>
  40526a:	e7e3      	b.n	405234 <_fflush_r+0x1c>

0040526c <_cleanup_r>:
  40526c:	4901      	ldr	r1, [pc, #4]	; (405274 <_cleanup_r+0x8>)
  40526e:	f000 bbaf 	b.w	4059d0 <_fwalk_reent>
  405272:	bf00      	nop
  405274:	004062e1 	.word	0x004062e1

00405278 <std.isra.0>:
  405278:	b510      	push	{r4, lr}
  40527a:	2300      	movs	r3, #0
  40527c:	4604      	mov	r4, r0
  40527e:	8181      	strh	r1, [r0, #12]
  405280:	81c2      	strh	r2, [r0, #14]
  405282:	6003      	str	r3, [r0, #0]
  405284:	6043      	str	r3, [r0, #4]
  405286:	6083      	str	r3, [r0, #8]
  405288:	6643      	str	r3, [r0, #100]	; 0x64
  40528a:	6103      	str	r3, [r0, #16]
  40528c:	6143      	str	r3, [r0, #20]
  40528e:	6183      	str	r3, [r0, #24]
  405290:	4619      	mov	r1, r3
  405292:	2208      	movs	r2, #8
  405294:	305c      	adds	r0, #92	; 0x5c
  405296:	f7fe fe37 	bl	403f08 <memset>
  40529a:	4807      	ldr	r0, [pc, #28]	; (4052b8 <std.isra.0+0x40>)
  40529c:	4907      	ldr	r1, [pc, #28]	; (4052bc <std.isra.0+0x44>)
  40529e:	4a08      	ldr	r2, [pc, #32]	; (4052c0 <std.isra.0+0x48>)
  4052a0:	4b08      	ldr	r3, [pc, #32]	; (4052c4 <std.isra.0+0x4c>)
  4052a2:	6220      	str	r0, [r4, #32]
  4052a4:	61e4      	str	r4, [r4, #28]
  4052a6:	6261      	str	r1, [r4, #36]	; 0x24
  4052a8:	62a2      	str	r2, [r4, #40]	; 0x28
  4052aa:	62e3      	str	r3, [r4, #44]	; 0x2c
  4052ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4052b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4052b4:	f000 bbc4 	b.w	405a40 <__retarget_lock_init_recursive>
  4052b8:	00406025 	.word	0x00406025
  4052bc:	00406049 	.word	0x00406049
  4052c0:	00406085 	.word	0x00406085
  4052c4:	004060a5 	.word	0x004060a5

004052c8 <__sinit>:
  4052c8:	b510      	push	{r4, lr}
  4052ca:	4604      	mov	r4, r0
  4052cc:	4812      	ldr	r0, [pc, #72]	; (405318 <__sinit+0x50>)
  4052ce:	f000 fbbb 	bl	405a48 <__retarget_lock_acquire_recursive>
  4052d2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4052d4:	b9d2      	cbnz	r2, 40530c <__sinit+0x44>
  4052d6:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4052da:	4810      	ldr	r0, [pc, #64]	; (40531c <__sinit+0x54>)
  4052dc:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4052e0:	2103      	movs	r1, #3
  4052e2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4052e6:	63e0      	str	r0, [r4, #60]	; 0x3c
  4052e8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4052ec:	6860      	ldr	r0, [r4, #4]
  4052ee:	2104      	movs	r1, #4
  4052f0:	f7ff ffc2 	bl	405278 <std.isra.0>
  4052f4:	2201      	movs	r2, #1
  4052f6:	2109      	movs	r1, #9
  4052f8:	68a0      	ldr	r0, [r4, #8]
  4052fa:	f7ff ffbd 	bl	405278 <std.isra.0>
  4052fe:	2202      	movs	r2, #2
  405300:	2112      	movs	r1, #18
  405302:	68e0      	ldr	r0, [r4, #12]
  405304:	f7ff ffb8 	bl	405278 <std.isra.0>
  405308:	2301      	movs	r3, #1
  40530a:	63a3      	str	r3, [r4, #56]	; 0x38
  40530c:	4802      	ldr	r0, [pc, #8]	; (405318 <__sinit+0x50>)
  40530e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405312:	f000 bb9b 	b.w	405a4c <__retarget_lock_release_recursive>
  405316:	bf00      	nop
  405318:	20400e38 	.word	0x20400e38
  40531c:	0040526d 	.word	0x0040526d

00405320 <__sfp_lock_acquire>:
  405320:	4801      	ldr	r0, [pc, #4]	; (405328 <__sfp_lock_acquire+0x8>)
  405322:	f000 bb91 	b.w	405a48 <__retarget_lock_acquire_recursive>
  405326:	bf00      	nop
  405328:	20400e4c 	.word	0x20400e4c

0040532c <__sfp_lock_release>:
  40532c:	4801      	ldr	r0, [pc, #4]	; (405334 <__sfp_lock_release+0x8>)
  40532e:	f000 bb8d 	b.w	405a4c <__retarget_lock_release_recursive>
  405332:	bf00      	nop
  405334:	20400e4c 	.word	0x20400e4c

00405338 <__libc_fini_array>:
  405338:	b538      	push	{r3, r4, r5, lr}
  40533a:	4c0a      	ldr	r4, [pc, #40]	; (405364 <__libc_fini_array+0x2c>)
  40533c:	4d0a      	ldr	r5, [pc, #40]	; (405368 <__libc_fini_array+0x30>)
  40533e:	1b64      	subs	r4, r4, r5
  405340:	10a4      	asrs	r4, r4, #2
  405342:	d00a      	beq.n	40535a <__libc_fini_array+0x22>
  405344:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405348:	3b01      	subs	r3, #1
  40534a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40534e:	3c01      	subs	r4, #1
  405350:	f855 3904 	ldr.w	r3, [r5], #-4
  405354:	4798      	blx	r3
  405356:	2c00      	cmp	r4, #0
  405358:	d1f9      	bne.n	40534e <__libc_fini_array+0x16>
  40535a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40535e:	f001 bc47 	b.w	406bf0 <_fini>
  405362:	bf00      	nop
  405364:	00406c00 	.word	0x00406c00
  405368:	00406bfc 	.word	0x00406bfc

0040536c <__fputwc>:
  40536c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405370:	b082      	sub	sp, #8
  405372:	4680      	mov	r8, r0
  405374:	4689      	mov	r9, r1
  405376:	4614      	mov	r4, r2
  405378:	f000 fb54 	bl	405a24 <__locale_mb_cur_max>
  40537c:	2801      	cmp	r0, #1
  40537e:	d036      	beq.n	4053ee <__fputwc+0x82>
  405380:	464a      	mov	r2, r9
  405382:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405386:	a901      	add	r1, sp, #4
  405388:	4640      	mov	r0, r8
  40538a:	f000 fee7 	bl	40615c <_wcrtomb_r>
  40538e:	1c42      	adds	r2, r0, #1
  405390:	4606      	mov	r6, r0
  405392:	d025      	beq.n	4053e0 <__fputwc+0x74>
  405394:	b3a8      	cbz	r0, 405402 <__fputwc+0x96>
  405396:	f89d e004 	ldrb.w	lr, [sp, #4]
  40539a:	2500      	movs	r5, #0
  40539c:	f10d 0a04 	add.w	sl, sp, #4
  4053a0:	e009      	b.n	4053b6 <__fputwc+0x4a>
  4053a2:	6823      	ldr	r3, [r4, #0]
  4053a4:	1c5a      	adds	r2, r3, #1
  4053a6:	6022      	str	r2, [r4, #0]
  4053a8:	f883 e000 	strb.w	lr, [r3]
  4053ac:	3501      	adds	r5, #1
  4053ae:	42b5      	cmp	r5, r6
  4053b0:	d227      	bcs.n	405402 <__fputwc+0x96>
  4053b2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4053b6:	68a3      	ldr	r3, [r4, #8]
  4053b8:	3b01      	subs	r3, #1
  4053ba:	2b00      	cmp	r3, #0
  4053bc:	60a3      	str	r3, [r4, #8]
  4053be:	daf0      	bge.n	4053a2 <__fputwc+0x36>
  4053c0:	69a7      	ldr	r7, [r4, #24]
  4053c2:	42bb      	cmp	r3, r7
  4053c4:	4671      	mov	r1, lr
  4053c6:	4622      	mov	r2, r4
  4053c8:	4640      	mov	r0, r8
  4053ca:	db02      	blt.n	4053d2 <__fputwc+0x66>
  4053cc:	f1be 0f0a 	cmp.w	lr, #10
  4053d0:	d1e7      	bne.n	4053a2 <__fputwc+0x36>
  4053d2:	f000 fe6b 	bl	4060ac <__swbuf_r>
  4053d6:	1c43      	adds	r3, r0, #1
  4053d8:	d1e8      	bne.n	4053ac <__fputwc+0x40>
  4053da:	b002      	add	sp, #8
  4053dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4053e0:	89a3      	ldrh	r3, [r4, #12]
  4053e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4053e6:	81a3      	strh	r3, [r4, #12]
  4053e8:	b002      	add	sp, #8
  4053ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4053ee:	f109 33ff 	add.w	r3, r9, #4294967295
  4053f2:	2bfe      	cmp	r3, #254	; 0xfe
  4053f4:	d8c4      	bhi.n	405380 <__fputwc+0x14>
  4053f6:	fa5f fe89 	uxtb.w	lr, r9
  4053fa:	4606      	mov	r6, r0
  4053fc:	f88d e004 	strb.w	lr, [sp, #4]
  405400:	e7cb      	b.n	40539a <__fputwc+0x2e>
  405402:	4648      	mov	r0, r9
  405404:	b002      	add	sp, #8
  405406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40540a:	bf00      	nop

0040540c <_fputwc_r>:
  40540c:	b530      	push	{r4, r5, lr}
  40540e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405410:	f013 0f01 	tst.w	r3, #1
  405414:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405418:	4614      	mov	r4, r2
  40541a:	b083      	sub	sp, #12
  40541c:	4605      	mov	r5, r0
  40541e:	b29a      	uxth	r2, r3
  405420:	d101      	bne.n	405426 <_fputwc_r+0x1a>
  405422:	0590      	lsls	r0, r2, #22
  405424:	d51c      	bpl.n	405460 <_fputwc_r+0x54>
  405426:	0490      	lsls	r0, r2, #18
  405428:	d406      	bmi.n	405438 <_fputwc_r+0x2c>
  40542a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40542c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405430:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405434:	81a3      	strh	r3, [r4, #12]
  405436:	6662      	str	r2, [r4, #100]	; 0x64
  405438:	4628      	mov	r0, r5
  40543a:	4622      	mov	r2, r4
  40543c:	f7ff ff96 	bl	40536c <__fputwc>
  405440:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405442:	07da      	lsls	r2, r3, #31
  405444:	4605      	mov	r5, r0
  405446:	d402      	bmi.n	40544e <_fputwc_r+0x42>
  405448:	89a3      	ldrh	r3, [r4, #12]
  40544a:	059b      	lsls	r3, r3, #22
  40544c:	d502      	bpl.n	405454 <_fputwc_r+0x48>
  40544e:	4628      	mov	r0, r5
  405450:	b003      	add	sp, #12
  405452:	bd30      	pop	{r4, r5, pc}
  405454:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405456:	f000 faf9 	bl	405a4c <__retarget_lock_release_recursive>
  40545a:	4628      	mov	r0, r5
  40545c:	b003      	add	sp, #12
  40545e:	bd30      	pop	{r4, r5, pc}
  405460:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405462:	9101      	str	r1, [sp, #4]
  405464:	f000 faf0 	bl	405a48 <__retarget_lock_acquire_recursive>
  405468:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40546c:	9901      	ldr	r1, [sp, #4]
  40546e:	b29a      	uxth	r2, r3
  405470:	e7d9      	b.n	405426 <_fputwc_r+0x1a>
  405472:	bf00      	nop

00405474 <_malloc_trim_r>:
  405474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405476:	4f24      	ldr	r7, [pc, #144]	; (405508 <_malloc_trim_r+0x94>)
  405478:	460c      	mov	r4, r1
  40547a:	4606      	mov	r6, r0
  40547c:	f7fe fd92 	bl	403fa4 <__malloc_lock>
  405480:	68bb      	ldr	r3, [r7, #8]
  405482:	685d      	ldr	r5, [r3, #4]
  405484:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405488:	310f      	adds	r1, #15
  40548a:	f025 0503 	bic.w	r5, r5, #3
  40548e:	4429      	add	r1, r5
  405490:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405494:	f021 010f 	bic.w	r1, r1, #15
  405498:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40549c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4054a0:	db07      	blt.n	4054b2 <_malloc_trim_r+0x3e>
  4054a2:	2100      	movs	r1, #0
  4054a4:	4630      	mov	r0, r6
  4054a6:	f7fe fd89 	bl	403fbc <_sbrk_r>
  4054aa:	68bb      	ldr	r3, [r7, #8]
  4054ac:	442b      	add	r3, r5
  4054ae:	4298      	cmp	r0, r3
  4054b0:	d004      	beq.n	4054bc <_malloc_trim_r+0x48>
  4054b2:	4630      	mov	r0, r6
  4054b4:	f7fe fd7c 	bl	403fb0 <__malloc_unlock>
  4054b8:	2000      	movs	r0, #0
  4054ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4054bc:	4261      	negs	r1, r4
  4054be:	4630      	mov	r0, r6
  4054c0:	f7fe fd7c 	bl	403fbc <_sbrk_r>
  4054c4:	3001      	adds	r0, #1
  4054c6:	d00d      	beq.n	4054e4 <_malloc_trim_r+0x70>
  4054c8:	4b10      	ldr	r3, [pc, #64]	; (40550c <_malloc_trim_r+0x98>)
  4054ca:	68ba      	ldr	r2, [r7, #8]
  4054cc:	6819      	ldr	r1, [r3, #0]
  4054ce:	1b2d      	subs	r5, r5, r4
  4054d0:	f045 0501 	orr.w	r5, r5, #1
  4054d4:	4630      	mov	r0, r6
  4054d6:	1b09      	subs	r1, r1, r4
  4054d8:	6055      	str	r5, [r2, #4]
  4054da:	6019      	str	r1, [r3, #0]
  4054dc:	f7fe fd68 	bl	403fb0 <__malloc_unlock>
  4054e0:	2001      	movs	r0, #1
  4054e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4054e4:	2100      	movs	r1, #0
  4054e6:	4630      	mov	r0, r6
  4054e8:	f7fe fd68 	bl	403fbc <_sbrk_r>
  4054ec:	68ba      	ldr	r2, [r7, #8]
  4054ee:	1a83      	subs	r3, r0, r2
  4054f0:	2b0f      	cmp	r3, #15
  4054f2:	ddde      	ble.n	4054b2 <_malloc_trim_r+0x3e>
  4054f4:	4c06      	ldr	r4, [pc, #24]	; (405510 <_malloc_trim_r+0x9c>)
  4054f6:	4905      	ldr	r1, [pc, #20]	; (40550c <_malloc_trim_r+0x98>)
  4054f8:	6824      	ldr	r4, [r4, #0]
  4054fa:	f043 0301 	orr.w	r3, r3, #1
  4054fe:	1b00      	subs	r0, r0, r4
  405500:	6053      	str	r3, [r2, #4]
  405502:	6008      	str	r0, [r1, #0]
  405504:	e7d5      	b.n	4054b2 <_malloc_trim_r+0x3e>
  405506:	bf00      	nop
  405508:	20400450 	.word	0x20400450
  40550c:	20400dac 	.word	0x20400dac
  405510:	20400858 	.word	0x20400858

00405514 <_free_r>:
  405514:	2900      	cmp	r1, #0
  405516:	d044      	beq.n	4055a2 <_free_r+0x8e>
  405518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40551c:	460d      	mov	r5, r1
  40551e:	4680      	mov	r8, r0
  405520:	f7fe fd40 	bl	403fa4 <__malloc_lock>
  405524:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405528:	4969      	ldr	r1, [pc, #420]	; (4056d0 <_free_r+0x1bc>)
  40552a:	f027 0301 	bic.w	r3, r7, #1
  40552e:	f1a5 0408 	sub.w	r4, r5, #8
  405532:	18e2      	adds	r2, r4, r3
  405534:	688e      	ldr	r6, [r1, #8]
  405536:	6850      	ldr	r0, [r2, #4]
  405538:	42b2      	cmp	r2, r6
  40553a:	f020 0003 	bic.w	r0, r0, #3
  40553e:	d05e      	beq.n	4055fe <_free_r+0xea>
  405540:	07fe      	lsls	r6, r7, #31
  405542:	6050      	str	r0, [r2, #4]
  405544:	d40b      	bmi.n	40555e <_free_r+0x4a>
  405546:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40554a:	1be4      	subs	r4, r4, r7
  40554c:	f101 0e08 	add.w	lr, r1, #8
  405550:	68a5      	ldr	r5, [r4, #8]
  405552:	4575      	cmp	r5, lr
  405554:	443b      	add	r3, r7
  405556:	d06d      	beq.n	405634 <_free_r+0x120>
  405558:	68e7      	ldr	r7, [r4, #12]
  40555a:	60ef      	str	r7, [r5, #12]
  40555c:	60bd      	str	r5, [r7, #8]
  40555e:	1815      	adds	r5, r2, r0
  405560:	686d      	ldr	r5, [r5, #4]
  405562:	07ed      	lsls	r5, r5, #31
  405564:	d53e      	bpl.n	4055e4 <_free_r+0xd0>
  405566:	f043 0201 	orr.w	r2, r3, #1
  40556a:	6062      	str	r2, [r4, #4]
  40556c:	50e3      	str	r3, [r4, r3]
  40556e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405572:	d217      	bcs.n	4055a4 <_free_r+0x90>
  405574:	08db      	lsrs	r3, r3, #3
  405576:	1c58      	adds	r0, r3, #1
  405578:	109a      	asrs	r2, r3, #2
  40557a:	684d      	ldr	r5, [r1, #4]
  40557c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405580:	60a7      	str	r7, [r4, #8]
  405582:	2301      	movs	r3, #1
  405584:	4093      	lsls	r3, r2
  405586:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40558a:	432b      	orrs	r3, r5
  40558c:	3a08      	subs	r2, #8
  40558e:	60e2      	str	r2, [r4, #12]
  405590:	604b      	str	r3, [r1, #4]
  405592:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405596:	60fc      	str	r4, [r7, #12]
  405598:	4640      	mov	r0, r8
  40559a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40559e:	f7fe bd07 	b.w	403fb0 <__malloc_unlock>
  4055a2:	4770      	bx	lr
  4055a4:	0a5a      	lsrs	r2, r3, #9
  4055a6:	2a04      	cmp	r2, #4
  4055a8:	d852      	bhi.n	405650 <_free_r+0x13c>
  4055aa:	099a      	lsrs	r2, r3, #6
  4055ac:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4055b0:	00ff      	lsls	r7, r7, #3
  4055b2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4055b6:	19c8      	adds	r0, r1, r7
  4055b8:	59ca      	ldr	r2, [r1, r7]
  4055ba:	3808      	subs	r0, #8
  4055bc:	4290      	cmp	r0, r2
  4055be:	d04f      	beq.n	405660 <_free_r+0x14c>
  4055c0:	6851      	ldr	r1, [r2, #4]
  4055c2:	f021 0103 	bic.w	r1, r1, #3
  4055c6:	428b      	cmp	r3, r1
  4055c8:	d232      	bcs.n	405630 <_free_r+0x11c>
  4055ca:	6892      	ldr	r2, [r2, #8]
  4055cc:	4290      	cmp	r0, r2
  4055ce:	d1f7      	bne.n	4055c0 <_free_r+0xac>
  4055d0:	68c3      	ldr	r3, [r0, #12]
  4055d2:	60a0      	str	r0, [r4, #8]
  4055d4:	60e3      	str	r3, [r4, #12]
  4055d6:	609c      	str	r4, [r3, #8]
  4055d8:	60c4      	str	r4, [r0, #12]
  4055da:	4640      	mov	r0, r8
  4055dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4055e0:	f7fe bce6 	b.w	403fb0 <__malloc_unlock>
  4055e4:	6895      	ldr	r5, [r2, #8]
  4055e6:	4f3b      	ldr	r7, [pc, #236]	; (4056d4 <_free_r+0x1c0>)
  4055e8:	42bd      	cmp	r5, r7
  4055ea:	4403      	add	r3, r0
  4055ec:	d040      	beq.n	405670 <_free_r+0x15c>
  4055ee:	68d0      	ldr	r0, [r2, #12]
  4055f0:	60e8      	str	r0, [r5, #12]
  4055f2:	f043 0201 	orr.w	r2, r3, #1
  4055f6:	6085      	str	r5, [r0, #8]
  4055f8:	6062      	str	r2, [r4, #4]
  4055fa:	50e3      	str	r3, [r4, r3]
  4055fc:	e7b7      	b.n	40556e <_free_r+0x5a>
  4055fe:	07ff      	lsls	r7, r7, #31
  405600:	4403      	add	r3, r0
  405602:	d407      	bmi.n	405614 <_free_r+0x100>
  405604:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405608:	1aa4      	subs	r4, r4, r2
  40560a:	4413      	add	r3, r2
  40560c:	68a0      	ldr	r0, [r4, #8]
  40560e:	68e2      	ldr	r2, [r4, #12]
  405610:	60c2      	str	r2, [r0, #12]
  405612:	6090      	str	r0, [r2, #8]
  405614:	4a30      	ldr	r2, [pc, #192]	; (4056d8 <_free_r+0x1c4>)
  405616:	6812      	ldr	r2, [r2, #0]
  405618:	f043 0001 	orr.w	r0, r3, #1
  40561c:	4293      	cmp	r3, r2
  40561e:	6060      	str	r0, [r4, #4]
  405620:	608c      	str	r4, [r1, #8]
  405622:	d3b9      	bcc.n	405598 <_free_r+0x84>
  405624:	4b2d      	ldr	r3, [pc, #180]	; (4056dc <_free_r+0x1c8>)
  405626:	4640      	mov	r0, r8
  405628:	6819      	ldr	r1, [r3, #0]
  40562a:	f7ff ff23 	bl	405474 <_malloc_trim_r>
  40562e:	e7b3      	b.n	405598 <_free_r+0x84>
  405630:	4610      	mov	r0, r2
  405632:	e7cd      	b.n	4055d0 <_free_r+0xbc>
  405634:	1811      	adds	r1, r2, r0
  405636:	6849      	ldr	r1, [r1, #4]
  405638:	07c9      	lsls	r1, r1, #31
  40563a:	d444      	bmi.n	4056c6 <_free_r+0x1b2>
  40563c:	6891      	ldr	r1, [r2, #8]
  40563e:	68d2      	ldr	r2, [r2, #12]
  405640:	60ca      	str	r2, [r1, #12]
  405642:	4403      	add	r3, r0
  405644:	f043 0001 	orr.w	r0, r3, #1
  405648:	6091      	str	r1, [r2, #8]
  40564a:	6060      	str	r0, [r4, #4]
  40564c:	50e3      	str	r3, [r4, r3]
  40564e:	e7a3      	b.n	405598 <_free_r+0x84>
  405650:	2a14      	cmp	r2, #20
  405652:	d816      	bhi.n	405682 <_free_r+0x16e>
  405654:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405658:	00ff      	lsls	r7, r7, #3
  40565a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40565e:	e7aa      	b.n	4055b6 <_free_r+0xa2>
  405660:	10aa      	asrs	r2, r5, #2
  405662:	2301      	movs	r3, #1
  405664:	684d      	ldr	r5, [r1, #4]
  405666:	4093      	lsls	r3, r2
  405668:	432b      	orrs	r3, r5
  40566a:	604b      	str	r3, [r1, #4]
  40566c:	4603      	mov	r3, r0
  40566e:	e7b0      	b.n	4055d2 <_free_r+0xbe>
  405670:	f043 0201 	orr.w	r2, r3, #1
  405674:	614c      	str	r4, [r1, #20]
  405676:	610c      	str	r4, [r1, #16]
  405678:	60e5      	str	r5, [r4, #12]
  40567a:	60a5      	str	r5, [r4, #8]
  40567c:	6062      	str	r2, [r4, #4]
  40567e:	50e3      	str	r3, [r4, r3]
  405680:	e78a      	b.n	405598 <_free_r+0x84>
  405682:	2a54      	cmp	r2, #84	; 0x54
  405684:	d806      	bhi.n	405694 <_free_r+0x180>
  405686:	0b1a      	lsrs	r2, r3, #12
  405688:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40568c:	00ff      	lsls	r7, r7, #3
  40568e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405692:	e790      	b.n	4055b6 <_free_r+0xa2>
  405694:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405698:	d806      	bhi.n	4056a8 <_free_r+0x194>
  40569a:	0bda      	lsrs	r2, r3, #15
  40569c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4056a0:	00ff      	lsls	r7, r7, #3
  4056a2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4056a6:	e786      	b.n	4055b6 <_free_r+0xa2>
  4056a8:	f240 5054 	movw	r0, #1364	; 0x554
  4056ac:	4282      	cmp	r2, r0
  4056ae:	d806      	bhi.n	4056be <_free_r+0x1aa>
  4056b0:	0c9a      	lsrs	r2, r3, #18
  4056b2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4056b6:	00ff      	lsls	r7, r7, #3
  4056b8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4056bc:	e77b      	b.n	4055b6 <_free_r+0xa2>
  4056be:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4056c2:	257e      	movs	r5, #126	; 0x7e
  4056c4:	e777      	b.n	4055b6 <_free_r+0xa2>
  4056c6:	f043 0101 	orr.w	r1, r3, #1
  4056ca:	6061      	str	r1, [r4, #4]
  4056cc:	6013      	str	r3, [r2, #0]
  4056ce:	e763      	b.n	405598 <_free_r+0x84>
  4056d0:	20400450 	.word	0x20400450
  4056d4:	20400458 	.word	0x20400458
  4056d8:	2040085c 	.word	0x2040085c
  4056dc:	20400ddc 	.word	0x20400ddc

004056e0 <__sfvwrite_r>:
  4056e0:	6893      	ldr	r3, [r2, #8]
  4056e2:	2b00      	cmp	r3, #0
  4056e4:	d073      	beq.n	4057ce <__sfvwrite_r+0xee>
  4056e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4056ea:	898b      	ldrh	r3, [r1, #12]
  4056ec:	b083      	sub	sp, #12
  4056ee:	460c      	mov	r4, r1
  4056f0:	0719      	lsls	r1, r3, #28
  4056f2:	9000      	str	r0, [sp, #0]
  4056f4:	4616      	mov	r6, r2
  4056f6:	d526      	bpl.n	405746 <__sfvwrite_r+0x66>
  4056f8:	6922      	ldr	r2, [r4, #16]
  4056fa:	b322      	cbz	r2, 405746 <__sfvwrite_r+0x66>
  4056fc:	f013 0002 	ands.w	r0, r3, #2
  405700:	6835      	ldr	r5, [r6, #0]
  405702:	d02c      	beq.n	40575e <__sfvwrite_r+0x7e>
  405704:	f04f 0900 	mov.w	r9, #0
  405708:	4fb0      	ldr	r7, [pc, #704]	; (4059cc <__sfvwrite_r+0x2ec>)
  40570a:	46c8      	mov	r8, r9
  40570c:	46b2      	mov	sl, r6
  40570e:	45b8      	cmp	r8, r7
  405710:	4643      	mov	r3, r8
  405712:	464a      	mov	r2, r9
  405714:	bf28      	it	cs
  405716:	463b      	movcs	r3, r7
  405718:	9800      	ldr	r0, [sp, #0]
  40571a:	f1b8 0f00 	cmp.w	r8, #0
  40571e:	d050      	beq.n	4057c2 <__sfvwrite_r+0xe2>
  405720:	69e1      	ldr	r1, [r4, #28]
  405722:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405724:	47b0      	blx	r6
  405726:	2800      	cmp	r0, #0
  405728:	dd58      	ble.n	4057dc <__sfvwrite_r+0xfc>
  40572a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40572e:	1a1b      	subs	r3, r3, r0
  405730:	4481      	add	r9, r0
  405732:	eba8 0800 	sub.w	r8, r8, r0
  405736:	f8ca 3008 	str.w	r3, [sl, #8]
  40573a:	2b00      	cmp	r3, #0
  40573c:	d1e7      	bne.n	40570e <__sfvwrite_r+0x2e>
  40573e:	2000      	movs	r0, #0
  405740:	b003      	add	sp, #12
  405742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405746:	4621      	mov	r1, r4
  405748:	9800      	ldr	r0, [sp, #0]
  40574a:	f7ff fc51 	bl	404ff0 <__swsetup_r>
  40574e:	2800      	cmp	r0, #0
  405750:	f040 8133 	bne.w	4059ba <__sfvwrite_r+0x2da>
  405754:	89a3      	ldrh	r3, [r4, #12]
  405756:	6835      	ldr	r5, [r6, #0]
  405758:	f013 0002 	ands.w	r0, r3, #2
  40575c:	d1d2      	bne.n	405704 <__sfvwrite_r+0x24>
  40575e:	f013 0901 	ands.w	r9, r3, #1
  405762:	d145      	bne.n	4057f0 <__sfvwrite_r+0x110>
  405764:	464f      	mov	r7, r9
  405766:	9601      	str	r6, [sp, #4]
  405768:	b337      	cbz	r7, 4057b8 <__sfvwrite_r+0xd8>
  40576a:	059a      	lsls	r2, r3, #22
  40576c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  405770:	f140 8083 	bpl.w	40587a <__sfvwrite_r+0x19a>
  405774:	4547      	cmp	r7, r8
  405776:	46c3      	mov	fp, r8
  405778:	f0c0 80ab 	bcc.w	4058d2 <__sfvwrite_r+0x1f2>
  40577c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405780:	f040 80ac 	bne.w	4058dc <__sfvwrite_r+0x1fc>
  405784:	6820      	ldr	r0, [r4, #0]
  405786:	46ba      	mov	sl, r7
  405788:	465a      	mov	r2, fp
  40578a:	4649      	mov	r1, r9
  40578c:	f000 fa40 	bl	405c10 <memmove>
  405790:	68a2      	ldr	r2, [r4, #8]
  405792:	6823      	ldr	r3, [r4, #0]
  405794:	eba2 0208 	sub.w	r2, r2, r8
  405798:	445b      	add	r3, fp
  40579a:	60a2      	str	r2, [r4, #8]
  40579c:	6023      	str	r3, [r4, #0]
  40579e:	9a01      	ldr	r2, [sp, #4]
  4057a0:	6893      	ldr	r3, [r2, #8]
  4057a2:	eba3 030a 	sub.w	r3, r3, sl
  4057a6:	44d1      	add	r9, sl
  4057a8:	eba7 070a 	sub.w	r7, r7, sl
  4057ac:	6093      	str	r3, [r2, #8]
  4057ae:	2b00      	cmp	r3, #0
  4057b0:	d0c5      	beq.n	40573e <__sfvwrite_r+0x5e>
  4057b2:	89a3      	ldrh	r3, [r4, #12]
  4057b4:	2f00      	cmp	r7, #0
  4057b6:	d1d8      	bne.n	40576a <__sfvwrite_r+0x8a>
  4057b8:	f8d5 9000 	ldr.w	r9, [r5]
  4057bc:	686f      	ldr	r7, [r5, #4]
  4057be:	3508      	adds	r5, #8
  4057c0:	e7d2      	b.n	405768 <__sfvwrite_r+0x88>
  4057c2:	f8d5 9000 	ldr.w	r9, [r5]
  4057c6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4057ca:	3508      	adds	r5, #8
  4057cc:	e79f      	b.n	40570e <__sfvwrite_r+0x2e>
  4057ce:	2000      	movs	r0, #0
  4057d0:	4770      	bx	lr
  4057d2:	4621      	mov	r1, r4
  4057d4:	9800      	ldr	r0, [sp, #0]
  4057d6:	f7ff fd1f 	bl	405218 <_fflush_r>
  4057da:	b370      	cbz	r0, 40583a <__sfvwrite_r+0x15a>
  4057dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4057e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4057e4:	f04f 30ff 	mov.w	r0, #4294967295
  4057e8:	81a3      	strh	r3, [r4, #12]
  4057ea:	b003      	add	sp, #12
  4057ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057f0:	4681      	mov	r9, r0
  4057f2:	4633      	mov	r3, r6
  4057f4:	464e      	mov	r6, r9
  4057f6:	46a8      	mov	r8, r5
  4057f8:	469a      	mov	sl, r3
  4057fa:	464d      	mov	r5, r9
  4057fc:	b34e      	cbz	r6, 405852 <__sfvwrite_r+0x172>
  4057fe:	b380      	cbz	r0, 405862 <__sfvwrite_r+0x182>
  405800:	6820      	ldr	r0, [r4, #0]
  405802:	6923      	ldr	r3, [r4, #16]
  405804:	6962      	ldr	r2, [r4, #20]
  405806:	45b1      	cmp	r9, r6
  405808:	46cb      	mov	fp, r9
  40580a:	bf28      	it	cs
  40580c:	46b3      	movcs	fp, r6
  40580e:	4298      	cmp	r0, r3
  405810:	465f      	mov	r7, fp
  405812:	d904      	bls.n	40581e <__sfvwrite_r+0x13e>
  405814:	68a3      	ldr	r3, [r4, #8]
  405816:	4413      	add	r3, r2
  405818:	459b      	cmp	fp, r3
  40581a:	f300 80a6 	bgt.w	40596a <__sfvwrite_r+0x28a>
  40581e:	4593      	cmp	fp, r2
  405820:	db4b      	blt.n	4058ba <__sfvwrite_r+0x1da>
  405822:	4613      	mov	r3, r2
  405824:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405826:	69e1      	ldr	r1, [r4, #28]
  405828:	9800      	ldr	r0, [sp, #0]
  40582a:	462a      	mov	r2, r5
  40582c:	47b8      	blx	r7
  40582e:	1e07      	subs	r7, r0, #0
  405830:	ddd4      	ble.n	4057dc <__sfvwrite_r+0xfc>
  405832:	ebb9 0907 	subs.w	r9, r9, r7
  405836:	d0cc      	beq.n	4057d2 <__sfvwrite_r+0xf2>
  405838:	2001      	movs	r0, #1
  40583a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40583e:	1bdb      	subs	r3, r3, r7
  405840:	443d      	add	r5, r7
  405842:	1bf6      	subs	r6, r6, r7
  405844:	f8ca 3008 	str.w	r3, [sl, #8]
  405848:	2b00      	cmp	r3, #0
  40584a:	f43f af78 	beq.w	40573e <__sfvwrite_r+0x5e>
  40584e:	2e00      	cmp	r6, #0
  405850:	d1d5      	bne.n	4057fe <__sfvwrite_r+0x11e>
  405852:	f108 0308 	add.w	r3, r8, #8
  405856:	e913 0060 	ldmdb	r3, {r5, r6}
  40585a:	4698      	mov	r8, r3
  40585c:	3308      	adds	r3, #8
  40585e:	2e00      	cmp	r6, #0
  405860:	d0f9      	beq.n	405856 <__sfvwrite_r+0x176>
  405862:	4632      	mov	r2, r6
  405864:	210a      	movs	r1, #10
  405866:	4628      	mov	r0, r5
  405868:	f000 f982 	bl	405b70 <memchr>
  40586c:	2800      	cmp	r0, #0
  40586e:	f000 80a1 	beq.w	4059b4 <__sfvwrite_r+0x2d4>
  405872:	3001      	adds	r0, #1
  405874:	eba0 0905 	sub.w	r9, r0, r5
  405878:	e7c2      	b.n	405800 <__sfvwrite_r+0x120>
  40587a:	6820      	ldr	r0, [r4, #0]
  40587c:	6923      	ldr	r3, [r4, #16]
  40587e:	4298      	cmp	r0, r3
  405880:	d802      	bhi.n	405888 <__sfvwrite_r+0x1a8>
  405882:	6963      	ldr	r3, [r4, #20]
  405884:	429f      	cmp	r7, r3
  405886:	d25d      	bcs.n	405944 <__sfvwrite_r+0x264>
  405888:	45b8      	cmp	r8, r7
  40588a:	bf28      	it	cs
  40588c:	46b8      	movcs	r8, r7
  40588e:	4642      	mov	r2, r8
  405890:	4649      	mov	r1, r9
  405892:	f000 f9bd 	bl	405c10 <memmove>
  405896:	68a3      	ldr	r3, [r4, #8]
  405898:	6822      	ldr	r2, [r4, #0]
  40589a:	eba3 0308 	sub.w	r3, r3, r8
  40589e:	4442      	add	r2, r8
  4058a0:	60a3      	str	r3, [r4, #8]
  4058a2:	6022      	str	r2, [r4, #0]
  4058a4:	b10b      	cbz	r3, 4058aa <__sfvwrite_r+0x1ca>
  4058a6:	46c2      	mov	sl, r8
  4058a8:	e779      	b.n	40579e <__sfvwrite_r+0xbe>
  4058aa:	4621      	mov	r1, r4
  4058ac:	9800      	ldr	r0, [sp, #0]
  4058ae:	f7ff fcb3 	bl	405218 <_fflush_r>
  4058b2:	2800      	cmp	r0, #0
  4058b4:	d192      	bne.n	4057dc <__sfvwrite_r+0xfc>
  4058b6:	46c2      	mov	sl, r8
  4058b8:	e771      	b.n	40579e <__sfvwrite_r+0xbe>
  4058ba:	465a      	mov	r2, fp
  4058bc:	4629      	mov	r1, r5
  4058be:	f000 f9a7 	bl	405c10 <memmove>
  4058c2:	68a2      	ldr	r2, [r4, #8]
  4058c4:	6823      	ldr	r3, [r4, #0]
  4058c6:	eba2 020b 	sub.w	r2, r2, fp
  4058ca:	445b      	add	r3, fp
  4058cc:	60a2      	str	r2, [r4, #8]
  4058ce:	6023      	str	r3, [r4, #0]
  4058d0:	e7af      	b.n	405832 <__sfvwrite_r+0x152>
  4058d2:	6820      	ldr	r0, [r4, #0]
  4058d4:	46b8      	mov	r8, r7
  4058d6:	46ba      	mov	sl, r7
  4058d8:	46bb      	mov	fp, r7
  4058da:	e755      	b.n	405788 <__sfvwrite_r+0xa8>
  4058dc:	6962      	ldr	r2, [r4, #20]
  4058de:	6820      	ldr	r0, [r4, #0]
  4058e0:	6921      	ldr	r1, [r4, #16]
  4058e2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4058e6:	eba0 0a01 	sub.w	sl, r0, r1
  4058ea:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4058ee:	f10a 0001 	add.w	r0, sl, #1
  4058f2:	ea4f 0868 	mov.w	r8, r8, asr #1
  4058f6:	4438      	add	r0, r7
  4058f8:	4540      	cmp	r0, r8
  4058fa:	4642      	mov	r2, r8
  4058fc:	bf84      	itt	hi
  4058fe:	4680      	movhi	r8, r0
  405900:	4642      	movhi	r2, r8
  405902:	055b      	lsls	r3, r3, #21
  405904:	d544      	bpl.n	405990 <__sfvwrite_r+0x2b0>
  405906:	4611      	mov	r1, r2
  405908:	9800      	ldr	r0, [sp, #0]
  40590a:	f7fd ffb3 	bl	403874 <_malloc_r>
  40590e:	4683      	mov	fp, r0
  405910:	2800      	cmp	r0, #0
  405912:	d055      	beq.n	4059c0 <__sfvwrite_r+0x2e0>
  405914:	4652      	mov	r2, sl
  405916:	6921      	ldr	r1, [r4, #16]
  405918:	f7fe fa5c 	bl	403dd4 <memcpy>
  40591c:	89a3      	ldrh	r3, [r4, #12]
  40591e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  405922:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405926:	81a3      	strh	r3, [r4, #12]
  405928:	eb0b 000a 	add.w	r0, fp, sl
  40592c:	eba8 030a 	sub.w	r3, r8, sl
  405930:	f8c4 b010 	str.w	fp, [r4, #16]
  405934:	f8c4 8014 	str.w	r8, [r4, #20]
  405938:	6020      	str	r0, [r4, #0]
  40593a:	60a3      	str	r3, [r4, #8]
  40593c:	46b8      	mov	r8, r7
  40593e:	46ba      	mov	sl, r7
  405940:	46bb      	mov	fp, r7
  405942:	e721      	b.n	405788 <__sfvwrite_r+0xa8>
  405944:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405948:	42b9      	cmp	r1, r7
  40594a:	bf28      	it	cs
  40594c:	4639      	movcs	r1, r7
  40594e:	464a      	mov	r2, r9
  405950:	fb91 f1f3 	sdiv	r1, r1, r3
  405954:	9800      	ldr	r0, [sp, #0]
  405956:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405958:	fb03 f301 	mul.w	r3, r3, r1
  40595c:	69e1      	ldr	r1, [r4, #28]
  40595e:	47b0      	blx	r6
  405960:	f1b0 0a00 	subs.w	sl, r0, #0
  405964:	f73f af1b 	bgt.w	40579e <__sfvwrite_r+0xbe>
  405968:	e738      	b.n	4057dc <__sfvwrite_r+0xfc>
  40596a:	461a      	mov	r2, r3
  40596c:	4629      	mov	r1, r5
  40596e:	9301      	str	r3, [sp, #4]
  405970:	f000 f94e 	bl	405c10 <memmove>
  405974:	6822      	ldr	r2, [r4, #0]
  405976:	9b01      	ldr	r3, [sp, #4]
  405978:	9800      	ldr	r0, [sp, #0]
  40597a:	441a      	add	r2, r3
  40597c:	6022      	str	r2, [r4, #0]
  40597e:	4621      	mov	r1, r4
  405980:	f7ff fc4a 	bl	405218 <_fflush_r>
  405984:	9b01      	ldr	r3, [sp, #4]
  405986:	2800      	cmp	r0, #0
  405988:	f47f af28 	bne.w	4057dc <__sfvwrite_r+0xfc>
  40598c:	461f      	mov	r7, r3
  40598e:	e750      	b.n	405832 <__sfvwrite_r+0x152>
  405990:	9800      	ldr	r0, [sp, #0]
  405992:	f000 f9a1 	bl	405cd8 <_realloc_r>
  405996:	4683      	mov	fp, r0
  405998:	2800      	cmp	r0, #0
  40599a:	d1c5      	bne.n	405928 <__sfvwrite_r+0x248>
  40599c:	9d00      	ldr	r5, [sp, #0]
  40599e:	6921      	ldr	r1, [r4, #16]
  4059a0:	4628      	mov	r0, r5
  4059a2:	f7ff fdb7 	bl	405514 <_free_r>
  4059a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4059aa:	220c      	movs	r2, #12
  4059ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4059b0:	602a      	str	r2, [r5, #0]
  4059b2:	e715      	b.n	4057e0 <__sfvwrite_r+0x100>
  4059b4:	f106 0901 	add.w	r9, r6, #1
  4059b8:	e722      	b.n	405800 <__sfvwrite_r+0x120>
  4059ba:	f04f 30ff 	mov.w	r0, #4294967295
  4059be:	e6bf      	b.n	405740 <__sfvwrite_r+0x60>
  4059c0:	9a00      	ldr	r2, [sp, #0]
  4059c2:	230c      	movs	r3, #12
  4059c4:	6013      	str	r3, [r2, #0]
  4059c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4059ca:	e709      	b.n	4057e0 <__sfvwrite_r+0x100>
  4059cc:	7ffffc00 	.word	0x7ffffc00

004059d0 <_fwalk_reent>:
  4059d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4059d4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4059d8:	d01f      	beq.n	405a1a <_fwalk_reent+0x4a>
  4059da:	4688      	mov	r8, r1
  4059dc:	4606      	mov	r6, r0
  4059de:	f04f 0900 	mov.w	r9, #0
  4059e2:	687d      	ldr	r5, [r7, #4]
  4059e4:	68bc      	ldr	r4, [r7, #8]
  4059e6:	3d01      	subs	r5, #1
  4059e8:	d411      	bmi.n	405a0e <_fwalk_reent+0x3e>
  4059ea:	89a3      	ldrh	r3, [r4, #12]
  4059ec:	2b01      	cmp	r3, #1
  4059ee:	f105 35ff 	add.w	r5, r5, #4294967295
  4059f2:	d908      	bls.n	405a06 <_fwalk_reent+0x36>
  4059f4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4059f8:	3301      	adds	r3, #1
  4059fa:	4621      	mov	r1, r4
  4059fc:	4630      	mov	r0, r6
  4059fe:	d002      	beq.n	405a06 <_fwalk_reent+0x36>
  405a00:	47c0      	blx	r8
  405a02:	ea49 0900 	orr.w	r9, r9, r0
  405a06:	1c6b      	adds	r3, r5, #1
  405a08:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405a0c:	d1ed      	bne.n	4059ea <_fwalk_reent+0x1a>
  405a0e:	683f      	ldr	r7, [r7, #0]
  405a10:	2f00      	cmp	r7, #0
  405a12:	d1e6      	bne.n	4059e2 <_fwalk_reent+0x12>
  405a14:	4648      	mov	r0, r9
  405a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405a1a:	46b9      	mov	r9, r7
  405a1c:	4648      	mov	r0, r9
  405a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405a22:	bf00      	nop

00405a24 <__locale_mb_cur_max>:
  405a24:	4b04      	ldr	r3, [pc, #16]	; (405a38 <__locale_mb_cur_max+0x14>)
  405a26:	4a05      	ldr	r2, [pc, #20]	; (405a3c <__locale_mb_cur_max+0x18>)
  405a28:	681b      	ldr	r3, [r3, #0]
  405a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  405a2c:	2b00      	cmp	r3, #0
  405a2e:	bf08      	it	eq
  405a30:	4613      	moveq	r3, r2
  405a32:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  405a36:	4770      	bx	lr
  405a38:	20400024 	.word	0x20400024
  405a3c:	20400864 	.word	0x20400864

00405a40 <__retarget_lock_init_recursive>:
  405a40:	4770      	bx	lr
  405a42:	bf00      	nop

00405a44 <__retarget_lock_close_recursive>:
  405a44:	4770      	bx	lr
  405a46:	bf00      	nop

00405a48 <__retarget_lock_acquire_recursive>:
  405a48:	4770      	bx	lr
  405a4a:	bf00      	nop

00405a4c <__retarget_lock_release_recursive>:
  405a4c:	4770      	bx	lr
  405a4e:	bf00      	nop

00405a50 <__swhatbuf_r>:
  405a50:	b570      	push	{r4, r5, r6, lr}
  405a52:	460c      	mov	r4, r1
  405a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405a58:	2900      	cmp	r1, #0
  405a5a:	b090      	sub	sp, #64	; 0x40
  405a5c:	4615      	mov	r5, r2
  405a5e:	461e      	mov	r6, r3
  405a60:	db14      	blt.n	405a8c <__swhatbuf_r+0x3c>
  405a62:	aa01      	add	r2, sp, #4
  405a64:	f000 fc9e 	bl	4063a4 <_fstat_r>
  405a68:	2800      	cmp	r0, #0
  405a6a:	db0f      	blt.n	405a8c <__swhatbuf_r+0x3c>
  405a6c:	9a02      	ldr	r2, [sp, #8]
  405a6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405a72:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  405a76:	fab2 f282 	clz	r2, r2
  405a7a:	0952      	lsrs	r2, r2, #5
  405a7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405a80:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405a84:	6032      	str	r2, [r6, #0]
  405a86:	602b      	str	r3, [r5, #0]
  405a88:	b010      	add	sp, #64	; 0x40
  405a8a:	bd70      	pop	{r4, r5, r6, pc}
  405a8c:	89a2      	ldrh	r2, [r4, #12]
  405a8e:	2300      	movs	r3, #0
  405a90:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  405a94:	6033      	str	r3, [r6, #0]
  405a96:	d004      	beq.n	405aa2 <__swhatbuf_r+0x52>
  405a98:	2240      	movs	r2, #64	; 0x40
  405a9a:	4618      	mov	r0, r3
  405a9c:	602a      	str	r2, [r5, #0]
  405a9e:	b010      	add	sp, #64	; 0x40
  405aa0:	bd70      	pop	{r4, r5, r6, pc}
  405aa2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405aa6:	602b      	str	r3, [r5, #0]
  405aa8:	b010      	add	sp, #64	; 0x40
  405aaa:	bd70      	pop	{r4, r5, r6, pc}

00405aac <__smakebuf_r>:
  405aac:	898a      	ldrh	r2, [r1, #12]
  405aae:	0792      	lsls	r2, r2, #30
  405ab0:	460b      	mov	r3, r1
  405ab2:	d506      	bpl.n	405ac2 <__smakebuf_r+0x16>
  405ab4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405ab8:	2101      	movs	r1, #1
  405aba:	601a      	str	r2, [r3, #0]
  405abc:	611a      	str	r2, [r3, #16]
  405abe:	6159      	str	r1, [r3, #20]
  405ac0:	4770      	bx	lr
  405ac2:	b5f0      	push	{r4, r5, r6, r7, lr}
  405ac4:	b083      	sub	sp, #12
  405ac6:	ab01      	add	r3, sp, #4
  405ac8:	466a      	mov	r2, sp
  405aca:	460c      	mov	r4, r1
  405acc:	4606      	mov	r6, r0
  405ace:	f7ff ffbf 	bl	405a50 <__swhatbuf_r>
  405ad2:	9900      	ldr	r1, [sp, #0]
  405ad4:	4605      	mov	r5, r0
  405ad6:	4630      	mov	r0, r6
  405ad8:	f7fd fecc 	bl	403874 <_malloc_r>
  405adc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405ae0:	b1d8      	cbz	r0, 405b1a <__smakebuf_r+0x6e>
  405ae2:	9a01      	ldr	r2, [sp, #4]
  405ae4:	4f15      	ldr	r7, [pc, #84]	; (405b3c <__smakebuf_r+0x90>)
  405ae6:	9900      	ldr	r1, [sp, #0]
  405ae8:	63f7      	str	r7, [r6, #60]	; 0x3c
  405aea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405aee:	81a3      	strh	r3, [r4, #12]
  405af0:	6020      	str	r0, [r4, #0]
  405af2:	6120      	str	r0, [r4, #16]
  405af4:	6161      	str	r1, [r4, #20]
  405af6:	b91a      	cbnz	r2, 405b00 <__smakebuf_r+0x54>
  405af8:	432b      	orrs	r3, r5
  405afa:	81a3      	strh	r3, [r4, #12]
  405afc:	b003      	add	sp, #12
  405afe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405b00:	4630      	mov	r0, r6
  405b02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405b06:	f000 fc61 	bl	4063cc <_isatty_r>
  405b0a:	b1a0      	cbz	r0, 405b36 <__smakebuf_r+0x8a>
  405b0c:	89a3      	ldrh	r3, [r4, #12]
  405b0e:	f023 0303 	bic.w	r3, r3, #3
  405b12:	f043 0301 	orr.w	r3, r3, #1
  405b16:	b21b      	sxth	r3, r3
  405b18:	e7ee      	b.n	405af8 <__smakebuf_r+0x4c>
  405b1a:	059a      	lsls	r2, r3, #22
  405b1c:	d4ee      	bmi.n	405afc <__smakebuf_r+0x50>
  405b1e:	f023 0303 	bic.w	r3, r3, #3
  405b22:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405b26:	f043 0302 	orr.w	r3, r3, #2
  405b2a:	2101      	movs	r1, #1
  405b2c:	81a3      	strh	r3, [r4, #12]
  405b2e:	6022      	str	r2, [r4, #0]
  405b30:	6122      	str	r2, [r4, #16]
  405b32:	6161      	str	r1, [r4, #20]
  405b34:	e7e2      	b.n	405afc <__smakebuf_r+0x50>
  405b36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405b3a:	e7dd      	b.n	405af8 <__smakebuf_r+0x4c>
  405b3c:	0040526d 	.word	0x0040526d

00405b40 <__ascii_mbtowc>:
  405b40:	b082      	sub	sp, #8
  405b42:	b149      	cbz	r1, 405b58 <__ascii_mbtowc+0x18>
  405b44:	b15a      	cbz	r2, 405b5e <__ascii_mbtowc+0x1e>
  405b46:	b16b      	cbz	r3, 405b64 <__ascii_mbtowc+0x24>
  405b48:	7813      	ldrb	r3, [r2, #0]
  405b4a:	600b      	str	r3, [r1, #0]
  405b4c:	7812      	ldrb	r2, [r2, #0]
  405b4e:	1c10      	adds	r0, r2, #0
  405b50:	bf18      	it	ne
  405b52:	2001      	movne	r0, #1
  405b54:	b002      	add	sp, #8
  405b56:	4770      	bx	lr
  405b58:	a901      	add	r1, sp, #4
  405b5a:	2a00      	cmp	r2, #0
  405b5c:	d1f3      	bne.n	405b46 <__ascii_mbtowc+0x6>
  405b5e:	4610      	mov	r0, r2
  405b60:	b002      	add	sp, #8
  405b62:	4770      	bx	lr
  405b64:	f06f 0001 	mvn.w	r0, #1
  405b68:	e7f4      	b.n	405b54 <__ascii_mbtowc+0x14>
  405b6a:	bf00      	nop
  405b6c:	0000      	movs	r0, r0
	...

00405b70 <memchr>:
  405b70:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405b74:	2a10      	cmp	r2, #16
  405b76:	db2b      	blt.n	405bd0 <memchr+0x60>
  405b78:	f010 0f07 	tst.w	r0, #7
  405b7c:	d008      	beq.n	405b90 <memchr+0x20>
  405b7e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405b82:	3a01      	subs	r2, #1
  405b84:	428b      	cmp	r3, r1
  405b86:	d02d      	beq.n	405be4 <memchr+0x74>
  405b88:	f010 0f07 	tst.w	r0, #7
  405b8c:	b342      	cbz	r2, 405be0 <memchr+0x70>
  405b8e:	d1f6      	bne.n	405b7e <memchr+0xe>
  405b90:	b4f0      	push	{r4, r5, r6, r7}
  405b92:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405b96:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  405b9a:	f022 0407 	bic.w	r4, r2, #7
  405b9e:	f07f 0700 	mvns.w	r7, #0
  405ba2:	2300      	movs	r3, #0
  405ba4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405ba8:	3c08      	subs	r4, #8
  405baa:	ea85 0501 	eor.w	r5, r5, r1
  405bae:	ea86 0601 	eor.w	r6, r6, r1
  405bb2:	fa85 f547 	uadd8	r5, r5, r7
  405bb6:	faa3 f587 	sel	r5, r3, r7
  405bba:	fa86 f647 	uadd8	r6, r6, r7
  405bbe:	faa5 f687 	sel	r6, r5, r7
  405bc2:	b98e      	cbnz	r6, 405be8 <memchr+0x78>
  405bc4:	d1ee      	bne.n	405ba4 <memchr+0x34>
  405bc6:	bcf0      	pop	{r4, r5, r6, r7}
  405bc8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405bcc:	f002 0207 	and.w	r2, r2, #7
  405bd0:	b132      	cbz	r2, 405be0 <memchr+0x70>
  405bd2:	f810 3b01 	ldrb.w	r3, [r0], #1
  405bd6:	3a01      	subs	r2, #1
  405bd8:	ea83 0301 	eor.w	r3, r3, r1
  405bdc:	b113      	cbz	r3, 405be4 <memchr+0x74>
  405bde:	d1f8      	bne.n	405bd2 <memchr+0x62>
  405be0:	2000      	movs	r0, #0
  405be2:	4770      	bx	lr
  405be4:	3801      	subs	r0, #1
  405be6:	4770      	bx	lr
  405be8:	2d00      	cmp	r5, #0
  405bea:	bf06      	itte	eq
  405bec:	4635      	moveq	r5, r6
  405bee:	3803      	subeq	r0, #3
  405bf0:	3807      	subne	r0, #7
  405bf2:	f015 0f01 	tst.w	r5, #1
  405bf6:	d107      	bne.n	405c08 <memchr+0x98>
  405bf8:	3001      	adds	r0, #1
  405bfa:	f415 7f80 	tst.w	r5, #256	; 0x100
  405bfe:	bf02      	ittt	eq
  405c00:	3001      	addeq	r0, #1
  405c02:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405c06:	3001      	addeq	r0, #1
  405c08:	bcf0      	pop	{r4, r5, r6, r7}
  405c0a:	3801      	subs	r0, #1
  405c0c:	4770      	bx	lr
  405c0e:	bf00      	nop

00405c10 <memmove>:
  405c10:	4288      	cmp	r0, r1
  405c12:	b5f0      	push	{r4, r5, r6, r7, lr}
  405c14:	d90d      	bls.n	405c32 <memmove+0x22>
  405c16:	188b      	adds	r3, r1, r2
  405c18:	4298      	cmp	r0, r3
  405c1a:	d20a      	bcs.n	405c32 <memmove+0x22>
  405c1c:	1884      	adds	r4, r0, r2
  405c1e:	2a00      	cmp	r2, #0
  405c20:	d051      	beq.n	405cc6 <memmove+0xb6>
  405c22:	4622      	mov	r2, r4
  405c24:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405c28:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405c2c:	4299      	cmp	r1, r3
  405c2e:	d1f9      	bne.n	405c24 <memmove+0x14>
  405c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c32:	2a0f      	cmp	r2, #15
  405c34:	d948      	bls.n	405cc8 <memmove+0xb8>
  405c36:	ea41 0300 	orr.w	r3, r1, r0
  405c3a:	079b      	lsls	r3, r3, #30
  405c3c:	d146      	bne.n	405ccc <memmove+0xbc>
  405c3e:	f100 0410 	add.w	r4, r0, #16
  405c42:	f101 0310 	add.w	r3, r1, #16
  405c46:	4615      	mov	r5, r2
  405c48:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405c4c:	f844 6c10 	str.w	r6, [r4, #-16]
  405c50:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405c54:	f844 6c0c 	str.w	r6, [r4, #-12]
  405c58:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405c5c:	f844 6c08 	str.w	r6, [r4, #-8]
  405c60:	3d10      	subs	r5, #16
  405c62:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405c66:	f844 6c04 	str.w	r6, [r4, #-4]
  405c6a:	2d0f      	cmp	r5, #15
  405c6c:	f103 0310 	add.w	r3, r3, #16
  405c70:	f104 0410 	add.w	r4, r4, #16
  405c74:	d8e8      	bhi.n	405c48 <memmove+0x38>
  405c76:	f1a2 0310 	sub.w	r3, r2, #16
  405c7a:	f023 030f 	bic.w	r3, r3, #15
  405c7e:	f002 0e0f 	and.w	lr, r2, #15
  405c82:	3310      	adds	r3, #16
  405c84:	f1be 0f03 	cmp.w	lr, #3
  405c88:	4419      	add	r1, r3
  405c8a:	4403      	add	r3, r0
  405c8c:	d921      	bls.n	405cd2 <memmove+0xc2>
  405c8e:	1f1e      	subs	r6, r3, #4
  405c90:	460d      	mov	r5, r1
  405c92:	4674      	mov	r4, lr
  405c94:	3c04      	subs	r4, #4
  405c96:	f855 7b04 	ldr.w	r7, [r5], #4
  405c9a:	f846 7f04 	str.w	r7, [r6, #4]!
  405c9e:	2c03      	cmp	r4, #3
  405ca0:	d8f8      	bhi.n	405c94 <memmove+0x84>
  405ca2:	f1ae 0404 	sub.w	r4, lr, #4
  405ca6:	f024 0403 	bic.w	r4, r4, #3
  405caa:	3404      	adds	r4, #4
  405cac:	4421      	add	r1, r4
  405cae:	4423      	add	r3, r4
  405cb0:	f002 0203 	and.w	r2, r2, #3
  405cb4:	b162      	cbz	r2, 405cd0 <memmove+0xc0>
  405cb6:	3b01      	subs	r3, #1
  405cb8:	440a      	add	r2, r1
  405cba:	f811 4b01 	ldrb.w	r4, [r1], #1
  405cbe:	f803 4f01 	strb.w	r4, [r3, #1]!
  405cc2:	428a      	cmp	r2, r1
  405cc4:	d1f9      	bne.n	405cba <memmove+0xaa>
  405cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405cc8:	4603      	mov	r3, r0
  405cca:	e7f3      	b.n	405cb4 <memmove+0xa4>
  405ccc:	4603      	mov	r3, r0
  405cce:	e7f2      	b.n	405cb6 <memmove+0xa6>
  405cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405cd2:	4672      	mov	r2, lr
  405cd4:	e7ee      	b.n	405cb4 <memmove+0xa4>
  405cd6:	bf00      	nop

00405cd8 <_realloc_r>:
  405cd8:	2900      	cmp	r1, #0
  405cda:	f000 8095 	beq.w	405e08 <_realloc_r+0x130>
  405cde:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405ce2:	460d      	mov	r5, r1
  405ce4:	4616      	mov	r6, r2
  405ce6:	b083      	sub	sp, #12
  405ce8:	4680      	mov	r8, r0
  405cea:	f106 070b 	add.w	r7, r6, #11
  405cee:	f7fe f959 	bl	403fa4 <__malloc_lock>
  405cf2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405cf6:	2f16      	cmp	r7, #22
  405cf8:	f02e 0403 	bic.w	r4, lr, #3
  405cfc:	f1a5 0908 	sub.w	r9, r5, #8
  405d00:	d83c      	bhi.n	405d7c <_realloc_r+0xa4>
  405d02:	2210      	movs	r2, #16
  405d04:	4617      	mov	r7, r2
  405d06:	42be      	cmp	r6, r7
  405d08:	d83d      	bhi.n	405d86 <_realloc_r+0xae>
  405d0a:	4294      	cmp	r4, r2
  405d0c:	da43      	bge.n	405d96 <_realloc_r+0xbe>
  405d0e:	4bc4      	ldr	r3, [pc, #784]	; (406020 <_realloc_r+0x348>)
  405d10:	6899      	ldr	r1, [r3, #8]
  405d12:	eb09 0004 	add.w	r0, r9, r4
  405d16:	4288      	cmp	r0, r1
  405d18:	f000 80b4 	beq.w	405e84 <_realloc_r+0x1ac>
  405d1c:	6843      	ldr	r3, [r0, #4]
  405d1e:	f023 0101 	bic.w	r1, r3, #1
  405d22:	4401      	add	r1, r0
  405d24:	6849      	ldr	r1, [r1, #4]
  405d26:	07c9      	lsls	r1, r1, #31
  405d28:	d54c      	bpl.n	405dc4 <_realloc_r+0xec>
  405d2a:	f01e 0f01 	tst.w	lr, #1
  405d2e:	f000 809b 	beq.w	405e68 <_realloc_r+0x190>
  405d32:	4631      	mov	r1, r6
  405d34:	4640      	mov	r0, r8
  405d36:	f7fd fd9d 	bl	403874 <_malloc_r>
  405d3a:	4606      	mov	r6, r0
  405d3c:	2800      	cmp	r0, #0
  405d3e:	d03a      	beq.n	405db6 <_realloc_r+0xde>
  405d40:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405d44:	f023 0301 	bic.w	r3, r3, #1
  405d48:	444b      	add	r3, r9
  405d4a:	f1a0 0208 	sub.w	r2, r0, #8
  405d4e:	429a      	cmp	r2, r3
  405d50:	f000 8121 	beq.w	405f96 <_realloc_r+0x2be>
  405d54:	1f22      	subs	r2, r4, #4
  405d56:	2a24      	cmp	r2, #36	; 0x24
  405d58:	f200 8107 	bhi.w	405f6a <_realloc_r+0x292>
  405d5c:	2a13      	cmp	r2, #19
  405d5e:	f200 80db 	bhi.w	405f18 <_realloc_r+0x240>
  405d62:	4603      	mov	r3, r0
  405d64:	462a      	mov	r2, r5
  405d66:	6811      	ldr	r1, [r2, #0]
  405d68:	6019      	str	r1, [r3, #0]
  405d6a:	6851      	ldr	r1, [r2, #4]
  405d6c:	6059      	str	r1, [r3, #4]
  405d6e:	6892      	ldr	r2, [r2, #8]
  405d70:	609a      	str	r2, [r3, #8]
  405d72:	4629      	mov	r1, r5
  405d74:	4640      	mov	r0, r8
  405d76:	f7ff fbcd 	bl	405514 <_free_r>
  405d7a:	e01c      	b.n	405db6 <_realloc_r+0xde>
  405d7c:	f027 0707 	bic.w	r7, r7, #7
  405d80:	2f00      	cmp	r7, #0
  405d82:	463a      	mov	r2, r7
  405d84:	dabf      	bge.n	405d06 <_realloc_r+0x2e>
  405d86:	2600      	movs	r6, #0
  405d88:	230c      	movs	r3, #12
  405d8a:	4630      	mov	r0, r6
  405d8c:	f8c8 3000 	str.w	r3, [r8]
  405d90:	b003      	add	sp, #12
  405d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d96:	462e      	mov	r6, r5
  405d98:	1be3      	subs	r3, r4, r7
  405d9a:	2b0f      	cmp	r3, #15
  405d9c:	d81e      	bhi.n	405ddc <_realloc_r+0x104>
  405d9e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405da2:	f003 0301 	and.w	r3, r3, #1
  405da6:	4323      	orrs	r3, r4
  405da8:	444c      	add	r4, r9
  405daa:	f8c9 3004 	str.w	r3, [r9, #4]
  405dae:	6863      	ldr	r3, [r4, #4]
  405db0:	f043 0301 	orr.w	r3, r3, #1
  405db4:	6063      	str	r3, [r4, #4]
  405db6:	4640      	mov	r0, r8
  405db8:	f7fe f8fa 	bl	403fb0 <__malloc_unlock>
  405dbc:	4630      	mov	r0, r6
  405dbe:	b003      	add	sp, #12
  405dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405dc4:	f023 0303 	bic.w	r3, r3, #3
  405dc8:	18e1      	adds	r1, r4, r3
  405dca:	4291      	cmp	r1, r2
  405dcc:	db1f      	blt.n	405e0e <_realloc_r+0x136>
  405dce:	68c3      	ldr	r3, [r0, #12]
  405dd0:	6882      	ldr	r2, [r0, #8]
  405dd2:	462e      	mov	r6, r5
  405dd4:	60d3      	str	r3, [r2, #12]
  405dd6:	460c      	mov	r4, r1
  405dd8:	609a      	str	r2, [r3, #8]
  405dda:	e7dd      	b.n	405d98 <_realloc_r+0xc0>
  405ddc:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405de0:	eb09 0107 	add.w	r1, r9, r7
  405de4:	f002 0201 	and.w	r2, r2, #1
  405de8:	444c      	add	r4, r9
  405dea:	f043 0301 	orr.w	r3, r3, #1
  405dee:	4317      	orrs	r7, r2
  405df0:	f8c9 7004 	str.w	r7, [r9, #4]
  405df4:	604b      	str	r3, [r1, #4]
  405df6:	6863      	ldr	r3, [r4, #4]
  405df8:	f043 0301 	orr.w	r3, r3, #1
  405dfc:	3108      	adds	r1, #8
  405dfe:	6063      	str	r3, [r4, #4]
  405e00:	4640      	mov	r0, r8
  405e02:	f7ff fb87 	bl	405514 <_free_r>
  405e06:	e7d6      	b.n	405db6 <_realloc_r+0xde>
  405e08:	4611      	mov	r1, r2
  405e0a:	f7fd bd33 	b.w	403874 <_malloc_r>
  405e0e:	f01e 0f01 	tst.w	lr, #1
  405e12:	d18e      	bne.n	405d32 <_realloc_r+0x5a>
  405e14:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405e18:	eba9 0a01 	sub.w	sl, r9, r1
  405e1c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e20:	f021 0103 	bic.w	r1, r1, #3
  405e24:	440b      	add	r3, r1
  405e26:	4423      	add	r3, r4
  405e28:	4293      	cmp	r3, r2
  405e2a:	db25      	blt.n	405e78 <_realloc_r+0x1a0>
  405e2c:	68c2      	ldr	r2, [r0, #12]
  405e2e:	6881      	ldr	r1, [r0, #8]
  405e30:	4656      	mov	r6, sl
  405e32:	60ca      	str	r2, [r1, #12]
  405e34:	6091      	str	r1, [r2, #8]
  405e36:	f8da 100c 	ldr.w	r1, [sl, #12]
  405e3a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405e3e:	1f22      	subs	r2, r4, #4
  405e40:	2a24      	cmp	r2, #36	; 0x24
  405e42:	60c1      	str	r1, [r0, #12]
  405e44:	6088      	str	r0, [r1, #8]
  405e46:	f200 8094 	bhi.w	405f72 <_realloc_r+0x29a>
  405e4a:	2a13      	cmp	r2, #19
  405e4c:	d96f      	bls.n	405f2e <_realloc_r+0x256>
  405e4e:	6829      	ldr	r1, [r5, #0]
  405e50:	f8ca 1008 	str.w	r1, [sl, #8]
  405e54:	6869      	ldr	r1, [r5, #4]
  405e56:	f8ca 100c 	str.w	r1, [sl, #12]
  405e5a:	2a1b      	cmp	r2, #27
  405e5c:	f200 80a2 	bhi.w	405fa4 <_realloc_r+0x2cc>
  405e60:	3508      	adds	r5, #8
  405e62:	f10a 0210 	add.w	r2, sl, #16
  405e66:	e063      	b.n	405f30 <_realloc_r+0x258>
  405e68:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405e6c:	eba9 0a03 	sub.w	sl, r9, r3
  405e70:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e74:	f021 0103 	bic.w	r1, r1, #3
  405e78:	1863      	adds	r3, r4, r1
  405e7a:	4293      	cmp	r3, r2
  405e7c:	f6ff af59 	blt.w	405d32 <_realloc_r+0x5a>
  405e80:	4656      	mov	r6, sl
  405e82:	e7d8      	b.n	405e36 <_realloc_r+0x15e>
  405e84:	6841      	ldr	r1, [r0, #4]
  405e86:	f021 0b03 	bic.w	fp, r1, #3
  405e8a:	44a3      	add	fp, r4
  405e8c:	f107 0010 	add.w	r0, r7, #16
  405e90:	4583      	cmp	fp, r0
  405e92:	da56      	bge.n	405f42 <_realloc_r+0x26a>
  405e94:	f01e 0f01 	tst.w	lr, #1
  405e98:	f47f af4b 	bne.w	405d32 <_realloc_r+0x5a>
  405e9c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405ea0:	eba9 0a01 	sub.w	sl, r9, r1
  405ea4:	f8da 1004 	ldr.w	r1, [sl, #4]
  405ea8:	f021 0103 	bic.w	r1, r1, #3
  405eac:	448b      	add	fp, r1
  405eae:	4558      	cmp	r0, fp
  405eb0:	dce2      	bgt.n	405e78 <_realloc_r+0x1a0>
  405eb2:	4656      	mov	r6, sl
  405eb4:	f8da 100c 	ldr.w	r1, [sl, #12]
  405eb8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405ebc:	1f22      	subs	r2, r4, #4
  405ebe:	2a24      	cmp	r2, #36	; 0x24
  405ec0:	60c1      	str	r1, [r0, #12]
  405ec2:	6088      	str	r0, [r1, #8]
  405ec4:	f200 808f 	bhi.w	405fe6 <_realloc_r+0x30e>
  405ec8:	2a13      	cmp	r2, #19
  405eca:	f240 808a 	bls.w	405fe2 <_realloc_r+0x30a>
  405ece:	6829      	ldr	r1, [r5, #0]
  405ed0:	f8ca 1008 	str.w	r1, [sl, #8]
  405ed4:	6869      	ldr	r1, [r5, #4]
  405ed6:	f8ca 100c 	str.w	r1, [sl, #12]
  405eda:	2a1b      	cmp	r2, #27
  405edc:	f200 808a 	bhi.w	405ff4 <_realloc_r+0x31c>
  405ee0:	3508      	adds	r5, #8
  405ee2:	f10a 0210 	add.w	r2, sl, #16
  405ee6:	6829      	ldr	r1, [r5, #0]
  405ee8:	6011      	str	r1, [r2, #0]
  405eea:	6869      	ldr	r1, [r5, #4]
  405eec:	6051      	str	r1, [r2, #4]
  405eee:	68a9      	ldr	r1, [r5, #8]
  405ef0:	6091      	str	r1, [r2, #8]
  405ef2:	eb0a 0107 	add.w	r1, sl, r7
  405ef6:	ebab 0207 	sub.w	r2, fp, r7
  405efa:	f042 0201 	orr.w	r2, r2, #1
  405efe:	6099      	str	r1, [r3, #8]
  405f00:	604a      	str	r2, [r1, #4]
  405f02:	f8da 3004 	ldr.w	r3, [sl, #4]
  405f06:	f003 0301 	and.w	r3, r3, #1
  405f0a:	431f      	orrs	r7, r3
  405f0c:	4640      	mov	r0, r8
  405f0e:	f8ca 7004 	str.w	r7, [sl, #4]
  405f12:	f7fe f84d 	bl	403fb0 <__malloc_unlock>
  405f16:	e751      	b.n	405dbc <_realloc_r+0xe4>
  405f18:	682b      	ldr	r3, [r5, #0]
  405f1a:	6003      	str	r3, [r0, #0]
  405f1c:	686b      	ldr	r3, [r5, #4]
  405f1e:	6043      	str	r3, [r0, #4]
  405f20:	2a1b      	cmp	r2, #27
  405f22:	d82d      	bhi.n	405f80 <_realloc_r+0x2a8>
  405f24:	f100 0308 	add.w	r3, r0, #8
  405f28:	f105 0208 	add.w	r2, r5, #8
  405f2c:	e71b      	b.n	405d66 <_realloc_r+0x8e>
  405f2e:	4632      	mov	r2, r6
  405f30:	6829      	ldr	r1, [r5, #0]
  405f32:	6011      	str	r1, [r2, #0]
  405f34:	6869      	ldr	r1, [r5, #4]
  405f36:	6051      	str	r1, [r2, #4]
  405f38:	68a9      	ldr	r1, [r5, #8]
  405f3a:	6091      	str	r1, [r2, #8]
  405f3c:	461c      	mov	r4, r3
  405f3e:	46d1      	mov	r9, sl
  405f40:	e72a      	b.n	405d98 <_realloc_r+0xc0>
  405f42:	eb09 0107 	add.w	r1, r9, r7
  405f46:	ebab 0b07 	sub.w	fp, fp, r7
  405f4a:	f04b 0201 	orr.w	r2, fp, #1
  405f4e:	6099      	str	r1, [r3, #8]
  405f50:	604a      	str	r2, [r1, #4]
  405f52:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405f56:	f003 0301 	and.w	r3, r3, #1
  405f5a:	431f      	orrs	r7, r3
  405f5c:	4640      	mov	r0, r8
  405f5e:	f845 7c04 	str.w	r7, [r5, #-4]
  405f62:	f7fe f825 	bl	403fb0 <__malloc_unlock>
  405f66:	462e      	mov	r6, r5
  405f68:	e728      	b.n	405dbc <_realloc_r+0xe4>
  405f6a:	4629      	mov	r1, r5
  405f6c:	f7ff fe50 	bl	405c10 <memmove>
  405f70:	e6ff      	b.n	405d72 <_realloc_r+0x9a>
  405f72:	4629      	mov	r1, r5
  405f74:	4630      	mov	r0, r6
  405f76:	461c      	mov	r4, r3
  405f78:	46d1      	mov	r9, sl
  405f7a:	f7ff fe49 	bl	405c10 <memmove>
  405f7e:	e70b      	b.n	405d98 <_realloc_r+0xc0>
  405f80:	68ab      	ldr	r3, [r5, #8]
  405f82:	6083      	str	r3, [r0, #8]
  405f84:	68eb      	ldr	r3, [r5, #12]
  405f86:	60c3      	str	r3, [r0, #12]
  405f88:	2a24      	cmp	r2, #36	; 0x24
  405f8a:	d017      	beq.n	405fbc <_realloc_r+0x2e4>
  405f8c:	f100 0310 	add.w	r3, r0, #16
  405f90:	f105 0210 	add.w	r2, r5, #16
  405f94:	e6e7      	b.n	405d66 <_realloc_r+0x8e>
  405f96:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405f9a:	f023 0303 	bic.w	r3, r3, #3
  405f9e:	441c      	add	r4, r3
  405fa0:	462e      	mov	r6, r5
  405fa2:	e6f9      	b.n	405d98 <_realloc_r+0xc0>
  405fa4:	68a9      	ldr	r1, [r5, #8]
  405fa6:	f8ca 1010 	str.w	r1, [sl, #16]
  405faa:	68e9      	ldr	r1, [r5, #12]
  405fac:	f8ca 1014 	str.w	r1, [sl, #20]
  405fb0:	2a24      	cmp	r2, #36	; 0x24
  405fb2:	d00c      	beq.n	405fce <_realloc_r+0x2f6>
  405fb4:	3510      	adds	r5, #16
  405fb6:	f10a 0218 	add.w	r2, sl, #24
  405fba:	e7b9      	b.n	405f30 <_realloc_r+0x258>
  405fbc:	692b      	ldr	r3, [r5, #16]
  405fbe:	6103      	str	r3, [r0, #16]
  405fc0:	696b      	ldr	r3, [r5, #20]
  405fc2:	6143      	str	r3, [r0, #20]
  405fc4:	f105 0218 	add.w	r2, r5, #24
  405fc8:	f100 0318 	add.w	r3, r0, #24
  405fcc:	e6cb      	b.n	405d66 <_realloc_r+0x8e>
  405fce:	692a      	ldr	r2, [r5, #16]
  405fd0:	f8ca 2018 	str.w	r2, [sl, #24]
  405fd4:	696a      	ldr	r2, [r5, #20]
  405fd6:	f8ca 201c 	str.w	r2, [sl, #28]
  405fda:	3518      	adds	r5, #24
  405fdc:	f10a 0220 	add.w	r2, sl, #32
  405fe0:	e7a6      	b.n	405f30 <_realloc_r+0x258>
  405fe2:	4632      	mov	r2, r6
  405fe4:	e77f      	b.n	405ee6 <_realloc_r+0x20e>
  405fe6:	4629      	mov	r1, r5
  405fe8:	4630      	mov	r0, r6
  405fea:	9301      	str	r3, [sp, #4]
  405fec:	f7ff fe10 	bl	405c10 <memmove>
  405ff0:	9b01      	ldr	r3, [sp, #4]
  405ff2:	e77e      	b.n	405ef2 <_realloc_r+0x21a>
  405ff4:	68a9      	ldr	r1, [r5, #8]
  405ff6:	f8ca 1010 	str.w	r1, [sl, #16]
  405ffa:	68e9      	ldr	r1, [r5, #12]
  405ffc:	f8ca 1014 	str.w	r1, [sl, #20]
  406000:	2a24      	cmp	r2, #36	; 0x24
  406002:	d003      	beq.n	40600c <_realloc_r+0x334>
  406004:	3510      	adds	r5, #16
  406006:	f10a 0218 	add.w	r2, sl, #24
  40600a:	e76c      	b.n	405ee6 <_realloc_r+0x20e>
  40600c:	692a      	ldr	r2, [r5, #16]
  40600e:	f8ca 2018 	str.w	r2, [sl, #24]
  406012:	696a      	ldr	r2, [r5, #20]
  406014:	f8ca 201c 	str.w	r2, [sl, #28]
  406018:	3518      	adds	r5, #24
  40601a:	f10a 0220 	add.w	r2, sl, #32
  40601e:	e762      	b.n	405ee6 <_realloc_r+0x20e>
  406020:	20400450 	.word	0x20400450

00406024 <__sread>:
  406024:	b510      	push	{r4, lr}
  406026:	460c      	mov	r4, r1
  406028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40602c:	f000 f9f6 	bl	40641c <_read_r>
  406030:	2800      	cmp	r0, #0
  406032:	db03      	blt.n	40603c <__sread+0x18>
  406034:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406036:	4403      	add	r3, r0
  406038:	6523      	str	r3, [r4, #80]	; 0x50
  40603a:	bd10      	pop	{r4, pc}
  40603c:	89a3      	ldrh	r3, [r4, #12]
  40603e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406042:	81a3      	strh	r3, [r4, #12]
  406044:	bd10      	pop	{r4, pc}
  406046:	bf00      	nop

00406048 <__swrite>:
  406048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40604c:	4616      	mov	r6, r2
  40604e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406052:	461f      	mov	r7, r3
  406054:	05d3      	lsls	r3, r2, #23
  406056:	460c      	mov	r4, r1
  406058:	4605      	mov	r5, r0
  40605a:	d507      	bpl.n	40606c <__swrite+0x24>
  40605c:	2200      	movs	r2, #0
  40605e:	2302      	movs	r3, #2
  406060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406064:	f000 f9c4 	bl	4063f0 <_lseek_r>
  406068:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40606c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406070:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406074:	81a2      	strh	r2, [r4, #12]
  406076:	463b      	mov	r3, r7
  406078:	4632      	mov	r2, r6
  40607a:	4628      	mov	r0, r5
  40607c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406080:	f000 b8a4 	b.w	4061cc <_write_r>

00406084 <__sseek>:
  406084:	b510      	push	{r4, lr}
  406086:	460c      	mov	r4, r1
  406088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40608c:	f000 f9b0 	bl	4063f0 <_lseek_r>
  406090:	89a3      	ldrh	r3, [r4, #12]
  406092:	1c42      	adds	r2, r0, #1
  406094:	bf0e      	itee	eq
  406096:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40609a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40609e:	6520      	strne	r0, [r4, #80]	; 0x50
  4060a0:	81a3      	strh	r3, [r4, #12]
  4060a2:	bd10      	pop	{r4, pc}

004060a4 <__sclose>:
  4060a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4060a8:	f000 b908 	b.w	4062bc <_close_r>

004060ac <__swbuf_r>:
  4060ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4060ae:	460d      	mov	r5, r1
  4060b0:	4614      	mov	r4, r2
  4060b2:	4606      	mov	r6, r0
  4060b4:	b110      	cbz	r0, 4060bc <__swbuf_r+0x10>
  4060b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4060b8:	2b00      	cmp	r3, #0
  4060ba:	d04b      	beq.n	406154 <__swbuf_r+0xa8>
  4060bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4060c0:	69a3      	ldr	r3, [r4, #24]
  4060c2:	60a3      	str	r3, [r4, #8]
  4060c4:	b291      	uxth	r1, r2
  4060c6:	0708      	lsls	r0, r1, #28
  4060c8:	d539      	bpl.n	40613e <__swbuf_r+0x92>
  4060ca:	6923      	ldr	r3, [r4, #16]
  4060cc:	2b00      	cmp	r3, #0
  4060ce:	d036      	beq.n	40613e <__swbuf_r+0x92>
  4060d0:	b2ed      	uxtb	r5, r5
  4060d2:	0489      	lsls	r1, r1, #18
  4060d4:	462f      	mov	r7, r5
  4060d6:	d515      	bpl.n	406104 <__swbuf_r+0x58>
  4060d8:	6822      	ldr	r2, [r4, #0]
  4060da:	6961      	ldr	r1, [r4, #20]
  4060dc:	1ad3      	subs	r3, r2, r3
  4060de:	428b      	cmp	r3, r1
  4060e0:	da1c      	bge.n	40611c <__swbuf_r+0x70>
  4060e2:	3301      	adds	r3, #1
  4060e4:	68a1      	ldr	r1, [r4, #8]
  4060e6:	1c50      	adds	r0, r2, #1
  4060e8:	3901      	subs	r1, #1
  4060ea:	60a1      	str	r1, [r4, #8]
  4060ec:	6020      	str	r0, [r4, #0]
  4060ee:	7015      	strb	r5, [r2, #0]
  4060f0:	6962      	ldr	r2, [r4, #20]
  4060f2:	429a      	cmp	r2, r3
  4060f4:	d01a      	beq.n	40612c <__swbuf_r+0x80>
  4060f6:	89a3      	ldrh	r3, [r4, #12]
  4060f8:	07db      	lsls	r3, r3, #31
  4060fa:	d501      	bpl.n	406100 <__swbuf_r+0x54>
  4060fc:	2d0a      	cmp	r5, #10
  4060fe:	d015      	beq.n	40612c <__swbuf_r+0x80>
  406100:	4638      	mov	r0, r7
  406102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406104:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406106:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40610a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40610e:	81a2      	strh	r2, [r4, #12]
  406110:	6822      	ldr	r2, [r4, #0]
  406112:	6661      	str	r1, [r4, #100]	; 0x64
  406114:	6961      	ldr	r1, [r4, #20]
  406116:	1ad3      	subs	r3, r2, r3
  406118:	428b      	cmp	r3, r1
  40611a:	dbe2      	blt.n	4060e2 <__swbuf_r+0x36>
  40611c:	4621      	mov	r1, r4
  40611e:	4630      	mov	r0, r6
  406120:	f7ff f87a 	bl	405218 <_fflush_r>
  406124:	b940      	cbnz	r0, 406138 <__swbuf_r+0x8c>
  406126:	6822      	ldr	r2, [r4, #0]
  406128:	2301      	movs	r3, #1
  40612a:	e7db      	b.n	4060e4 <__swbuf_r+0x38>
  40612c:	4621      	mov	r1, r4
  40612e:	4630      	mov	r0, r6
  406130:	f7ff f872 	bl	405218 <_fflush_r>
  406134:	2800      	cmp	r0, #0
  406136:	d0e3      	beq.n	406100 <__swbuf_r+0x54>
  406138:	f04f 37ff 	mov.w	r7, #4294967295
  40613c:	e7e0      	b.n	406100 <__swbuf_r+0x54>
  40613e:	4621      	mov	r1, r4
  406140:	4630      	mov	r0, r6
  406142:	f7fe ff55 	bl	404ff0 <__swsetup_r>
  406146:	2800      	cmp	r0, #0
  406148:	d1f6      	bne.n	406138 <__swbuf_r+0x8c>
  40614a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40614e:	6923      	ldr	r3, [r4, #16]
  406150:	b291      	uxth	r1, r2
  406152:	e7bd      	b.n	4060d0 <__swbuf_r+0x24>
  406154:	f7ff f8b8 	bl	4052c8 <__sinit>
  406158:	e7b0      	b.n	4060bc <__swbuf_r+0x10>
  40615a:	bf00      	nop

0040615c <_wcrtomb_r>:
  40615c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40615e:	4606      	mov	r6, r0
  406160:	b085      	sub	sp, #20
  406162:	461f      	mov	r7, r3
  406164:	b189      	cbz	r1, 40618a <_wcrtomb_r+0x2e>
  406166:	4c10      	ldr	r4, [pc, #64]	; (4061a8 <_wcrtomb_r+0x4c>)
  406168:	4d10      	ldr	r5, [pc, #64]	; (4061ac <_wcrtomb_r+0x50>)
  40616a:	6824      	ldr	r4, [r4, #0]
  40616c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40616e:	2c00      	cmp	r4, #0
  406170:	bf08      	it	eq
  406172:	462c      	moveq	r4, r5
  406174:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  406178:	47a0      	blx	r4
  40617a:	1c43      	adds	r3, r0, #1
  40617c:	d103      	bne.n	406186 <_wcrtomb_r+0x2a>
  40617e:	2200      	movs	r2, #0
  406180:	238a      	movs	r3, #138	; 0x8a
  406182:	603a      	str	r2, [r7, #0]
  406184:	6033      	str	r3, [r6, #0]
  406186:	b005      	add	sp, #20
  406188:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40618a:	460c      	mov	r4, r1
  40618c:	4906      	ldr	r1, [pc, #24]	; (4061a8 <_wcrtomb_r+0x4c>)
  40618e:	4a07      	ldr	r2, [pc, #28]	; (4061ac <_wcrtomb_r+0x50>)
  406190:	6809      	ldr	r1, [r1, #0]
  406192:	6b49      	ldr	r1, [r1, #52]	; 0x34
  406194:	2900      	cmp	r1, #0
  406196:	bf08      	it	eq
  406198:	4611      	moveq	r1, r2
  40619a:	4622      	mov	r2, r4
  40619c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4061a0:	a901      	add	r1, sp, #4
  4061a2:	47a0      	blx	r4
  4061a4:	e7e9      	b.n	40617a <_wcrtomb_r+0x1e>
  4061a6:	bf00      	nop
  4061a8:	20400024 	.word	0x20400024
  4061ac:	20400864 	.word	0x20400864

004061b0 <__ascii_wctomb>:
  4061b0:	b121      	cbz	r1, 4061bc <__ascii_wctomb+0xc>
  4061b2:	2aff      	cmp	r2, #255	; 0xff
  4061b4:	d804      	bhi.n	4061c0 <__ascii_wctomb+0x10>
  4061b6:	700a      	strb	r2, [r1, #0]
  4061b8:	2001      	movs	r0, #1
  4061ba:	4770      	bx	lr
  4061bc:	4608      	mov	r0, r1
  4061be:	4770      	bx	lr
  4061c0:	238a      	movs	r3, #138	; 0x8a
  4061c2:	6003      	str	r3, [r0, #0]
  4061c4:	f04f 30ff 	mov.w	r0, #4294967295
  4061c8:	4770      	bx	lr
  4061ca:	bf00      	nop

004061cc <_write_r>:
  4061cc:	b570      	push	{r4, r5, r6, lr}
  4061ce:	460d      	mov	r5, r1
  4061d0:	4c08      	ldr	r4, [pc, #32]	; (4061f4 <_write_r+0x28>)
  4061d2:	4611      	mov	r1, r2
  4061d4:	4606      	mov	r6, r0
  4061d6:	461a      	mov	r2, r3
  4061d8:	4628      	mov	r0, r5
  4061da:	2300      	movs	r3, #0
  4061dc:	6023      	str	r3, [r4, #0]
  4061de:	f7fa fd17 	bl	400c10 <_write>
  4061e2:	1c43      	adds	r3, r0, #1
  4061e4:	d000      	beq.n	4061e8 <_write_r+0x1c>
  4061e6:	bd70      	pop	{r4, r5, r6, pc}
  4061e8:	6823      	ldr	r3, [r4, #0]
  4061ea:	2b00      	cmp	r3, #0
  4061ec:	d0fb      	beq.n	4061e6 <_write_r+0x1a>
  4061ee:	6033      	str	r3, [r6, #0]
  4061f0:	bd70      	pop	{r4, r5, r6, pc}
  4061f2:	bf00      	nop
  4061f4:	20400e50 	.word	0x20400e50

004061f8 <__register_exitproc>:
  4061f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4061fc:	4d2c      	ldr	r5, [pc, #176]	; (4062b0 <__register_exitproc+0xb8>)
  4061fe:	4606      	mov	r6, r0
  406200:	6828      	ldr	r0, [r5, #0]
  406202:	4698      	mov	r8, r3
  406204:	460f      	mov	r7, r1
  406206:	4691      	mov	r9, r2
  406208:	f7ff fc1e 	bl	405a48 <__retarget_lock_acquire_recursive>
  40620c:	4b29      	ldr	r3, [pc, #164]	; (4062b4 <__register_exitproc+0xbc>)
  40620e:	681c      	ldr	r4, [r3, #0]
  406210:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406214:	2b00      	cmp	r3, #0
  406216:	d03e      	beq.n	406296 <__register_exitproc+0x9e>
  406218:	685a      	ldr	r2, [r3, #4]
  40621a:	2a1f      	cmp	r2, #31
  40621c:	dc1c      	bgt.n	406258 <__register_exitproc+0x60>
  40621e:	f102 0e01 	add.w	lr, r2, #1
  406222:	b176      	cbz	r6, 406242 <__register_exitproc+0x4a>
  406224:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406228:	2401      	movs	r4, #1
  40622a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40622e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406232:	4094      	lsls	r4, r2
  406234:	4320      	orrs	r0, r4
  406236:	2e02      	cmp	r6, #2
  406238:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40623c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406240:	d023      	beq.n	40628a <__register_exitproc+0x92>
  406242:	3202      	adds	r2, #2
  406244:	f8c3 e004 	str.w	lr, [r3, #4]
  406248:	6828      	ldr	r0, [r5, #0]
  40624a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40624e:	f7ff fbfd 	bl	405a4c <__retarget_lock_release_recursive>
  406252:	2000      	movs	r0, #0
  406254:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406258:	4b17      	ldr	r3, [pc, #92]	; (4062b8 <__register_exitproc+0xc0>)
  40625a:	b30b      	cbz	r3, 4062a0 <__register_exitproc+0xa8>
  40625c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406260:	f7fd faf8 	bl	403854 <malloc>
  406264:	4603      	mov	r3, r0
  406266:	b1d8      	cbz	r0, 4062a0 <__register_exitproc+0xa8>
  406268:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40626c:	6002      	str	r2, [r0, #0]
  40626e:	2100      	movs	r1, #0
  406270:	6041      	str	r1, [r0, #4]
  406272:	460a      	mov	r2, r1
  406274:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406278:	f04f 0e01 	mov.w	lr, #1
  40627c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406280:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406284:	2e00      	cmp	r6, #0
  406286:	d0dc      	beq.n	406242 <__register_exitproc+0x4a>
  406288:	e7cc      	b.n	406224 <__register_exitproc+0x2c>
  40628a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40628e:	430c      	orrs	r4, r1
  406290:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406294:	e7d5      	b.n	406242 <__register_exitproc+0x4a>
  406296:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40629a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40629e:	e7bb      	b.n	406218 <__register_exitproc+0x20>
  4062a0:	6828      	ldr	r0, [r5, #0]
  4062a2:	f7ff fbd3 	bl	405a4c <__retarget_lock_release_recursive>
  4062a6:	f04f 30ff 	mov.w	r0, #4294967295
  4062aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4062ae:	bf00      	nop
  4062b0:	20400860 	.word	0x20400860
  4062b4:	00406a74 	.word	0x00406a74
  4062b8:	00403855 	.word	0x00403855

004062bc <_close_r>:
  4062bc:	b538      	push	{r3, r4, r5, lr}
  4062be:	4c07      	ldr	r4, [pc, #28]	; (4062dc <_close_r+0x20>)
  4062c0:	2300      	movs	r3, #0
  4062c2:	4605      	mov	r5, r0
  4062c4:	4608      	mov	r0, r1
  4062c6:	6023      	str	r3, [r4, #0]
  4062c8:	f7fb f968 	bl	40159c <_close>
  4062cc:	1c43      	adds	r3, r0, #1
  4062ce:	d000      	beq.n	4062d2 <_close_r+0x16>
  4062d0:	bd38      	pop	{r3, r4, r5, pc}
  4062d2:	6823      	ldr	r3, [r4, #0]
  4062d4:	2b00      	cmp	r3, #0
  4062d6:	d0fb      	beq.n	4062d0 <_close_r+0x14>
  4062d8:	602b      	str	r3, [r5, #0]
  4062da:	bd38      	pop	{r3, r4, r5, pc}
  4062dc:	20400e50 	.word	0x20400e50

004062e0 <_fclose_r>:
  4062e0:	b570      	push	{r4, r5, r6, lr}
  4062e2:	b159      	cbz	r1, 4062fc <_fclose_r+0x1c>
  4062e4:	4605      	mov	r5, r0
  4062e6:	460c      	mov	r4, r1
  4062e8:	b110      	cbz	r0, 4062f0 <_fclose_r+0x10>
  4062ea:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4062ec:	2b00      	cmp	r3, #0
  4062ee:	d03c      	beq.n	40636a <_fclose_r+0x8a>
  4062f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4062f2:	07d8      	lsls	r0, r3, #31
  4062f4:	d505      	bpl.n	406302 <_fclose_r+0x22>
  4062f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4062fa:	b92b      	cbnz	r3, 406308 <_fclose_r+0x28>
  4062fc:	2600      	movs	r6, #0
  4062fe:	4630      	mov	r0, r6
  406300:	bd70      	pop	{r4, r5, r6, pc}
  406302:	89a3      	ldrh	r3, [r4, #12]
  406304:	0599      	lsls	r1, r3, #22
  406306:	d53c      	bpl.n	406382 <_fclose_r+0xa2>
  406308:	4621      	mov	r1, r4
  40630a:	4628      	mov	r0, r5
  40630c:	f7fe fee4 	bl	4050d8 <__sflush_r>
  406310:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406312:	4606      	mov	r6, r0
  406314:	b133      	cbz	r3, 406324 <_fclose_r+0x44>
  406316:	69e1      	ldr	r1, [r4, #28]
  406318:	4628      	mov	r0, r5
  40631a:	4798      	blx	r3
  40631c:	2800      	cmp	r0, #0
  40631e:	bfb8      	it	lt
  406320:	f04f 36ff 	movlt.w	r6, #4294967295
  406324:	89a3      	ldrh	r3, [r4, #12]
  406326:	061a      	lsls	r2, r3, #24
  406328:	d422      	bmi.n	406370 <_fclose_r+0x90>
  40632a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40632c:	b141      	cbz	r1, 406340 <_fclose_r+0x60>
  40632e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406332:	4299      	cmp	r1, r3
  406334:	d002      	beq.n	40633c <_fclose_r+0x5c>
  406336:	4628      	mov	r0, r5
  406338:	f7ff f8ec 	bl	405514 <_free_r>
  40633c:	2300      	movs	r3, #0
  40633e:	6323      	str	r3, [r4, #48]	; 0x30
  406340:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406342:	b121      	cbz	r1, 40634e <_fclose_r+0x6e>
  406344:	4628      	mov	r0, r5
  406346:	f7ff f8e5 	bl	405514 <_free_r>
  40634a:	2300      	movs	r3, #0
  40634c:	6463      	str	r3, [r4, #68]	; 0x44
  40634e:	f7fe ffe7 	bl	405320 <__sfp_lock_acquire>
  406352:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406354:	2200      	movs	r2, #0
  406356:	07db      	lsls	r3, r3, #31
  406358:	81a2      	strh	r2, [r4, #12]
  40635a:	d50e      	bpl.n	40637a <_fclose_r+0x9a>
  40635c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40635e:	f7ff fb71 	bl	405a44 <__retarget_lock_close_recursive>
  406362:	f7fe ffe3 	bl	40532c <__sfp_lock_release>
  406366:	4630      	mov	r0, r6
  406368:	bd70      	pop	{r4, r5, r6, pc}
  40636a:	f7fe ffad 	bl	4052c8 <__sinit>
  40636e:	e7bf      	b.n	4062f0 <_fclose_r+0x10>
  406370:	6921      	ldr	r1, [r4, #16]
  406372:	4628      	mov	r0, r5
  406374:	f7ff f8ce 	bl	405514 <_free_r>
  406378:	e7d7      	b.n	40632a <_fclose_r+0x4a>
  40637a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40637c:	f7ff fb66 	bl	405a4c <__retarget_lock_release_recursive>
  406380:	e7ec      	b.n	40635c <_fclose_r+0x7c>
  406382:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406384:	f7ff fb60 	bl	405a48 <__retarget_lock_acquire_recursive>
  406388:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40638c:	2b00      	cmp	r3, #0
  40638e:	d1bb      	bne.n	406308 <_fclose_r+0x28>
  406390:	6e66      	ldr	r6, [r4, #100]	; 0x64
  406392:	f016 0601 	ands.w	r6, r6, #1
  406396:	d1b1      	bne.n	4062fc <_fclose_r+0x1c>
  406398:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40639a:	f7ff fb57 	bl	405a4c <__retarget_lock_release_recursive>
  40639e:	4630      	mov	r0, r6
  4063a0:	bd70      	pop	{r4, r5, r6, pc}
  4063a2:	bf00      	nop

004063a4 <_fstat_r>:
  4063a4:	b538      	push	{r3, r4, r5, lr}
  4063a6:	460b      	mov	r3, r1
  4063a8:	4c07      	ldr	r4, [pc, #28]	; (4063c8 <_fstat_r+0x24>)
  4063aa:	4605      	mov	r5, r0
  4063ac:	4611      	mov	r1, r2
  4063ae:	4618      	mov	r0, r3
  4063b0:	2300      	movs	r3, #0
  4063b2:	6023      	str	r3, [r4, #0]
  4063b4:	f7fb f8f5 	bl	4015a2 <_fstat>
  4063b8:	1c43      	adds	r3, r0, #1
  4063ba:	d000      	beq.n	4063be <_fstat_r+0x1a>
  4063bc:	bd38      	pop	{r3, r4, r5, pc}
  4063be:	6823      	ldr	r3, [r4, #0]
  4063c0:	2b00      	cmp	r3, #0
  4063c2:	d0fb      	beq.n	4063bc <_fstat_r+0x18>
  4063c4:	602b      	str	r3, [r5, #0]
  4063c6:	bd38      	pop	{r3, r4, r5, pc}
  4063c8:	20400e50 	.word	0x20400e50

004063cc <_isatty_r>:
  4063cc:	b538      	push	{r3, r4, r5, lr}
  4063ce:	4c07      	ldr	r4, [pc, #28]	; (4063ec <_isatty_r+0x20>)
  4063d0:	2300      	movs	r3, #0
  4063d2:	4605      	mov	r5, r0
  4063d4:	4608      	mov	r0, r1
  4063d6:	6023      	str	r3, [r4, #0]
  4063d8:	f7fb f8e8 	bl	4015ac <_isatty>
  4063dc:	1c43      	adds	r3, r0, #1
  4063de:	d000      	beq.n	4063e2 <_isatty_r+0x16>
  4063e0:	bd38      	pop	{r3, r4, r5, pc}
  4063e2:	6823      	ldr	r3, [r4, #0]
  4063e4:	2b00      	cmp	r3, #0
  4063e6:	d0fb      	beq.n	4063e0 <_isatty_r+0x14>
  4063e8:	602b      	str	r3, [r5, #0]
  4063ea:	bd38      	pop	{r3, r4, r5, pc}
  4063ec:	20400e50 	.word	0x20400e50

004063f0 <_lseek_r>:
  4063f0:	b570      	push	{r4, r5, r6, lr}
  4063f2:	460d      	mov	r5, r1
  4063f4:	4c08      	ldr	r4, [pc, #32]	; (406418 <_lseek_r+0x28>)
  4063f6:	4611      	mov	r1, r2
  4063f8:	4606      	mov	r6, r0
  4063fa:	461a      	mov	r2, r3
  4063fc:	4628      	mov	r0, r5
  4063fe:	2300      	movs	r3, #0
  406400:	6023      	str	r3, [r4, #0]
  406402:	f7fb f8d5 	bl	4015b0 <_lseek>
  406406:	1c43      	adds	r3, r0, #1
  406408:	d000      	beq.n	40640c <_lseek_r+0x1c>
  40640a:	bd70      	pop	{r4, r5, r6, pc}
  40640c:	6823      	ldr	r3, [r4, #0]
  40640e:	2b00      	cmp	r3, #0
  406410:	d0fb      	beq.n	40640a <_lseek_r+0x1a>
  406412:	6033      	str	r3, [r6, #0]
  406414:	bd70      	pop	{r4, r5, r6, pc}
  406416:	bf00      	nop
  406418:	20400e50 	.word	0x20400e50

0040641c <_read_r>:
  40641c:	b570      	push	{r4, r5, r6, lr}
  40641e:	460d      	mov	r5, r1
  406420:	4c08      	ldr	r4, [pc, #32]	; (406444 <_read_r+0x28>)
  406422:	4611      	mov	r1, r2
  406424:	4606      	mov	r6, r0
  406426:	461a      	mov	r2, r3
  406428:	4628      	mov	r0, r5
  40642a:	2300      	movs	r3, #0
  40642c:	6023      	str	r3, [r4, #0]
  40642e:	f7fa fbd1 	bl	400bd4 <_read>
  406432:	1c43      	adds	r3, r0, #1
  406434:	d000      	beq.n	406438 <_read_r+0x1c>
  406436:	bd70      	pop	{r4, r5, r6, pc}
  406438:	6823      	ldr	r3, [r4, #0]
  40643a:	2b00      	cmp	r3, #0
  40643c:	d0fb      	beq.n	406436 <_read_r+0x1a>
  40643e:	6033      	str	r3, [r6, #0]
  406440:	bd70      	pop	{r4, r5, r6, pc}
  406442:	bf00      	nop
  406444:	20400e50 	.word	0x20400e50

00406448 <__aeabi_uldivmod>:
  406448:	b953      	cbnz	r3, 406460 <__aeabi_uldivmod+0x18>
  40644a:	b94a      	cbnz	r2, 406460 <__aeabi_uldivmod+0x18>
  40644c:	2900      	cmp	r1, #0
  40644e:	bf08      	it	eq
  406450:	2800      	cmpeq	r0, #0
  406452:	bf1c      	itt	ne
  406454:	f04f 31ff 	movne.w	r1, #4294967295
  406458:	f04f 30ff 	movne.w	r0, #4294967295
  40645c:	f000 b97a 	b.w	406754 <__aeabi_idiv0>
  406460:	f1ad 0c08 	sub.w	ip, sp, #8
  406464:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406468:	f000 f806 	bl	406478 <__udivmoddi4>
  40646c:	f8dd e004 	ldr.w	lr, [sp, #4]
  406470:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406474:	b004      	add	sp, #16
  406476:	4770      	bx	lr

00406478 <__udivmoddi4>:
  406478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40647c:	468c      	mov	ip, r1
  40647e:	460d      	mov	r5, r1
  406480:	4604      	mov	r4, r0
  406482:	9e08      	ldr	r6, [sp, #32]
  406484:	2b00      	cmp	r3, #0
  406486:	d151      	bne.n	40652c <__udivmoddi4+0xb4>
  406488:	428a      	cmp	r2, r1
  40648a:	4617      	mov	r7, r2
  40648c:	d96d      	bls.n	40656a <__udivmoddi4+0xf2>
  40648e:	fab2 fe82 	clz	lr, r2
  406492:	f1be 0f00 	cmp.w	lr, #0
  406496:	d00b      	beq.n	4064b0 <__udivmoddi4+0x38>
  406498:	f1ce 0c20 	rsb	ip, lr, #32
  40649c:	fa01 f50e 	lsl.w	r5, r1, lr
  4064a0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4064a4:	fa02 f70e 	lsl.w	r7, r2, lr
  4064a8:	ea4c 0c05 	orr.w	ip, ip, r5
  4064ac:	fa00 f40e 	lsl.w	r4, r0, lr
  4064b0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4064b4:	0c25      	lsrs	r5, r4, #16
  4064b6:	fbbc f8fa 	udiv	r8, ip, sl
  4064ba:	fa1f f987 	uxth.w	r9, r7
  4064be:	fb0a cc18 	mls	ip, sl, r8, ip
  4064c2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4064c6:	fb08 f309 	mul.w	r3, r8, r9
  4064ca:	42ab      	cmp	r3, r5
  4064cc:	d90a      	bls.n	4064e4 <__udivmoddi4+0x6c>
  4064ce:	19ed      	adds	r5, r5, r7
  4064d0:	f108 32ff 	add.w	r2, r8, #4294967295
  4064d4:	f080 8123 	bcs.w	40671e <__udivmoddi4+0x2a6>
  4064d8:	42ab      	cmp	r3, r5
  4064da:	f240 8120 	bls.w	40671e <__udivmoddi4+0x2a6>
  4064de:	f1a8 0802 	sub.w	r8, r8, #2
  4064e2:	443d      	add	r5, r7
  4064e4:	1aed      	subs	r5, r5, r3
  4064e6:	b2a4      	uxth	r4, r4
  4064e8:	fbb5 f0fa 	udiv	r0, r5, sl
  4064ec:	fb0a 5510 	mls	r5, sl, r0, r5
  4064f0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4064f4:	fb00 f909 	mul.w	r9, r0, r9
  4064f8:	45a1      	cmp	r9, r4
  4064fa:	d909      	bls.n	406510 <__udivmoddi4+0x98>
  4064fc:	19e4      	adds	r4, r4, r7
  4064fe:	f100 33ff 	add.w	r3, r0, #4294967295
  406502:	f080 810a 	bcs.w	40671a <__udivmoddi4+0x2a2>
  406506:	45a1      	cmp	r9, r4
  406508:	f240 8107 	bls.w	40671a <__udivmoddi4+0x2a2>
  40650c:	3802      	subs	r0, #2
  40650e:	443c      	add	r4, r7
  406510:	eba4 0409 	sub.w	r4, r4, r9
  406514:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406518:	2100      	movs	r1, #0
  40651a:	2e00      	cmp	r6, #0
  40651c:	d061      	beq.n	4065e2 <__udivmoddi4+0x16a>
  40651e:	fa24 f40e 	lsr.w	r4, r4, lr
  406522:	2300      	movs	r3, #0
  406524:	6034      	str	r4, [r6, #0]
  406526:	6073      	str	r3, [r6, #4]
  406528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40652c:	428b      	cmp	r3, r1
  40652e:	d907      	bls.n	406540 <__udivmoddi4+0xc8>
  406530:	2e00      	cmp	r6, #0
  406532:	d054      	beq.n	4065de <__udivmoddi4+0x166>
  406534:	2100      	movs	r1, #0
  406536:	e886 0021 	stmia.w	r6, {r0, r5}
  40653a:	4608      	mov	r0, r1
  40653c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406540:	fab3 f183 	clz	r1, r3
  406544:	2900      	cmp	r1, #0
  406546:	f040 808e 	bne.w	406666 <__udivmoddi4+0x1ee>
  40654a:	42ab      	cmp	r3, r5
  40654c:	d302      	bcc.n	406554 <__udivmoddi4+0xdc>
  40654e:	4282      	cmp	r2, r0
  406550:	f200 80fa 	bhi.w	406748 <__udivmoddi4+0x2d0>
  406554:	1a84      	subs	r4, r0, r2
  406556:	eb65 0503 	sbc.w	r5, r5, r3
  40655a:	2001      	movs	r0, #1
  40655c:	46ac      	mov	ip, r5
  40655e:	2e00      	cmp	r6, #0
  406560:	d03f      	beq.n	4065e2 <__udivmoddi4+0x16a>
  406562:	e886 1010 	stmia.w	r6, {r4, ip}
  406566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40656a:	b912      	cbnz	r2, 406572 <__udivmoddi4+0xfa>
  40656c:	2701      	movs	r7, #1
  40656e:	fbb7 f7f2 	udiv	r7, r7, r2
  406572:	fab7 fe87 	clz	lr, r7
  406576:	f1be 0f00 	cmp.w	lr, #0
  40657a:	d134      	bne.n	4065e6 <__udivmoddi4+0x16e>
  40657c:	1beb      	subs	r3, r5, r7
  40657e:	0c3a      	lsrs	r2, r7, #16
  406580:	fa1f fc87 	uxth.w	ip, r7
  406584:	2101      	movs	r1, #1
  406586:	fbb3 f8f2 	udiv	r8, r3, r2
  40658a:	0c25      	lsrs	r5, r4, #16
  40658c:	fb02 3318 	mls	r3, r2, r8, r3
  406590:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406594:	fb0c f308 	mul.w	r3, ip, r8
  406598:	42ab      	cmp	r3, r5
  40659a:	d907      	bls.n	4065ac <__udivmoddi4+0x134>
  40659c:	19ed      	adds	r5, r5, r7
  40659e:	f108 30ff 	add.w	r0, r8, #4294967295
  4065a2:	d202      	bcs.n	4065aa <__udivmoddi4+0x132>
  4065a4:	42ab      	cmp	r3, r5
  4065a6:	f200 80d1 	bhi.w	40674c <__udivmoddi4+0x2d4>
  4065aa:	4680      	mov	r8, r0
  4065ac:	1aed      	subs	r5, r5, r3
  4065ae:	b2a3      	uxth	r3, r4
  4065b0:	fbb5 f0f2 	udiv	r0, r5, r2
  4065b4:	fb02 5510 	mls	r5, r2, r0, r5
  4065b8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4065bc:	fb0c fc00 	mul.w	ip, ip, r0
  4065c0:	45a4      	cmp	ip, r4
  4065c2:	d907      	bls.n	4065d4 <__udivmoddi4+0x15c>
  4065c4:	19e4      	adds	r4, r4, r7
  4065c6:	f100 33ff 	add.w	r3, r0, #4294967295
  4065ca:	d202      	bcs.n	4065d2 <__udivmoddi4+0x15a>
  4065cc:	45a4      	cmp	ip, r4
  4065ce:	f200 80b8 	bhi.w	406742 <__udivmoddi4+0x2ca>
  4065d2:	4618      	mov	r0, r3
  4065d4:	eba4 040c 	sub.w	r4, r4, ip
  4065d8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4065dc:	e79d      	b.n	40651a <__udivmoddi4+0xa2>
  4065de:	4631      	mov	r1, r6
  4065e0:	4630      	mov	r0, r6
  4065e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4065e6:	f1ce 0420 	rsb	r4, lr, #32
  4065ea:	fa05 f30e 	lsl.w	r3, r5, lr
  4065ee:	fa07 f70e 	lsl.w	r7, r7, lr
  4065f2:	fa20 f804 	lsr.w	r8, r0, r4
  4065f6:	0c3a      	lsrs	r2, r7, #16
  4065f8:	fa25 f404 	lsr.w	r4, r5, r4
  4065fc:	ea48 0803 	orr.w	r8, r8, r3
  406600:	fbb4 f1f2 	udiv	r1, r4, r2
  406604:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406608:	fb02 4411 	mls	r4, r2, r1, r4
  40660c:	fa1f fc87 	uxth.w	ip, r7
  406610:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406614:	fb01 f30c 	mul.w	r3, r1, ip
  406618:	42ab      	cmp	r3, r5
  40661a:	fa00 f40e 	lsl.w	r4, r0, lr
  40661e:	d909      	bls.n	406634 <__udivmoddi4+0x1bc>
  406620:	19ed      	adds	r5, r5, r7
  406622:	f101 30ff 	add.w	r0, r1, #4294967295
  406626:	f080 808a 	bcs.w	40673e <__udivmoddi4+0x2c6>
  40662a:	42ab      	cmp	r3, r5
  40662c:	f240 8087 	bls.w	40673e <__udivmoddi4+0x2c6>
  406630:	3902      	subs	r1, #2
  406632:	443d      	add	r5, r7
  406634:	1aeb      	subs	r3, r5, r3
  406636:	fa1f f588 	uxth.w	r5, r8
  40663a:	fbb3 f0f2 	udiv	r0, r3, r2
  40663e:	fb02 3310 	mls	r3, r2, r0, r3
  406642:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406646:	fb00 f30c 	mul.w	r3, r0, ip
  40664a:	42ab      	cmp	r3, r5
  40664c:	d907      	bls.n	40665e <__udivmoddi4+0x1e6>
  40664e:	19ed      	adds	r5, r5, r7
  406650:	f100 38ff 	add.w	r8, r0, #4294967295
  406654:	d26f      	bcs.n	406736 <__udivmoddi4+0x2be>
  406656:	42ab      	cmp	r3, r5
  406658:	d96d      	bls.n	406736 <__udivmoddi4+0x2be>
  40665a:	3802      	subs	r0, #2
  40665c:	443d      	add	r5, r7
  40665e:	1aeb      	subs	r3, r5, r3
  406660:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406664:	e78f      	b.n	406586 <__udivmoddi4+0x10e>
  406666:	f1c1 0720 	rsb	r7, r1, #32
  40666a:	fa22 f807 	lsr.w	r8, r2, r7
  40666e:	408b      	lsls	r3, r1
  406670:	fa05 f401 	lsl.w	r4, r5, r1
  406674:	ea48 0303 	orr.w	r3, r8, r3
  406678:	fa20 fe07 	lsr.w	lr, r0, r7
  40667c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406680:	40fd      	lsrs	r5, r7
  406682:	ea4e 0e04 	orr.w	lr, lr, r4
  406686:	fbb5 f9fc 	udiv	r9, r5, ip
  40668a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40668e:	fb0c 5519 	mls	r5, ip, r9, r5
  406692:	fa1f f883 	uxth.w	r8, r3
  406696:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40669a:	fb09 f408 	mul.w	r4, r9, r8
  40669e:	42ac      	cmp	r4, r5
  4066a0:	fa02 f201 	lsl.w	r2, r2, r1
  4066a4:	fa00 fa01 	lsl.w	sl, r0, r1
  4066a8:	d908      	bls.n	4066bc <__udivmoddi4+0x244>
  4066aa:	18ed      	adds	r5, r5, r3
  4066ac:	f109 30ff 	add.w	r0, r9, #4294967295
  4066b0:	d243      	bcs.n	40673a <__udivmoddi4+0x2c2>
  4066b2:	42ac      	cmp	r4, r5
  4066b4:	d941      	bls.n	40673a <__udivmoddi4+0x2c2>
  4066b6:	f1a9 0902 	sub.w	r9, r9, #2
  4066ba:	441d      	add	r5, r3
  4066bc:	1b2d      	subs	r5, r5, r4
  4066be:	fa1f fe8e 	uxth.w	lr, lr
  4066c2:	fbb5 f0fc 	udiv	r0, r5, ip
  4066c6:	fb0c 5510 	mls	r5, ip, r0, r5
  4066ca:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4066ce:	fb00 f808 	mul.w	r8, r0, r8
  4066d2:	45a0      	cmp	r8, r4
  4066d4:	d907      	bls.n	4066e6 <__udivmoddi4+0x26e>
  4066d6:	18e4      	adds	r4, r4, r3
  4066d8:	f100 35ff 	add.w	r5, r0, #4294967295
  4066dc:	d229      	bcs.n	406732 <__udivmoddi4+0x2ba>
  4066de:	45a0      	cmp	r8, r4
  4066e0:	d927      	bls.n	406732 <__udivmoddi4+0x2ba>
  4066e2:	3802      	subs	r0, #2
  4066e4:	441c      	add	r4, r3
  4066e6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4066ea:	eba4 0408 	sub.w	r4, r4, r8
  4066ee:	fba0 8902 	umull	r8, r9, r0, r2
  4066f2:	454c      	cmp	r4, r9
  4066f4:	46c6      	mov	lr, r8
  4066f6:	464d      	mov	r5, r9
  4066f8:	d315      	bcc.n	406726 <__udivmoddi4+0x2ae>
  4066fa:	d012      	beq.n	406722 <__udivmoddi4+0x2aa>
  4066fc:	b156      	cbz	r6, 406714 <__udivmoddi4+0x29c>
  4066fe:	ebba 030e 	subs.w	r3, sl, lr
  406702:	eb64 0405 	sbc.w	r4, r4, r5
  406706:	fa04 f707 	lsl.w	r7, r4, r7
  40670a:	40cb      	lsrs	r3, r1
  40670c:	431f      	orrs	r7, r3
  40670e:	40cc      	lsrs	r4, r1
  406710:	6037      	str	r7, [r6, #0]
  406712:	6074      	str	r4, [r6, #4]
  406714:	2100      	movs	r1, #0
  406716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40671a:	4618      	mov	r0, r3
  40671c:	e6f8      	b.n	406510 <__udivmoddi4+0x98>
  40671e:	4690      	mov	r8, r2
  406720:	e6e0      	b.n	4064e4 <__udivmoddi4+0x6c>
  406722:	45c2      	cmp	sl, r8
  406724:	d2ea      	bcs.n	4066fc <__udivmoddi4+0x284>
  406726:	ebb8 0e02 	subs.w	lr, r8, r2
  40672a:	eb69 0503 	sbc.w	r5, r9, r3
  40672e:	3801      	subs	r0, #1
  406730:	e7e4      	b.n	4066fc <__udivmoddi4+0x284>
  406732:	4628      	mov	r0, r5
  406734:	e7d7      	b.n	4066e6 <__udivmoddi4+0x26e>
  406736:	4640      	mov	r0, r8
  406738:	e791      	b.n	40665e <__udivmoddi4+0x1e6>
  40673a:	4681      	mov	r9, r0
  40673c:	e7be      	b.n	4066bc <__udivmoddi4+0x244>
  40673e:	4601      	mov	r1, r0
  406740:	e778      	b.n	406634 <__udivmoddi4+0x1bc>
  406742:	3802      	subs	r0, #2
  406744:	443c      	add	r4, r7
  406746:	e745      	b.n	4065d4 <__udivmoddi4+0x15c>
  406748:	4608      	mov	r0, r1
  40674a:	e708      	b.n	40655e <__udivmoddi4+0xe6>
  40674c:	f1a8 0802 	sub.w	r8, r8, #2
  406750:	443d      	add	r5, r7
  406752:	e72b      	b.n	4065ac <__udivmoddi4+0x134>

00406754 <__aeabi_idiv0>:
  406754:	4770      	bx	lr
  406756:	bf00      	nop

00406758 <sysfont_glyphs>:
  406758:	0000 0000 0000 2000 2020 2020 2000 5050     .......     . PP
  406768:	0050 0000 5000 f850 f850 5050 7820 70a0     P....PP.P.PP x.p
  406778:	f028 c020 10c8 4020 1898 9060 40a0 90a8     (. ... @..`..@..
  406788:	6068 4020 0000 0000 2010 4040 2040 4010     h` @..... @@@ .@
  406798:	1020 1010 4020 5000 f820 5020 0000 2020      ... @.P . P..  
  4067a8:	20f8 0020 0000 0000 2060 0040 0000 00f8     .  .....` @.....
  4067b8:	0000 0000 0000 6000 0060 1008 4020 0080     .......``... @..
  4067c8:	8870 a898 88c8 2070 2060 2020 7020 8870     p.....p `    pp.
  4067d8:	1008 4020 f8f8 2010 0810 7088 3010 9050     .. @... ...p.0P.
  4067e8:	10f8 f810 f080 0808 7088 4030 f080 8888     .........p0@....
  4067f8:	f870 1008 4020 4040 8870 7088 8888 7070     p... @@@p..p..pp
  406808:	8888 0878 6010 6000 0060 6060 0000 6060     ..x..`.``.``..``
  406818:	6000 4020 1008 4020 1020 0008 f800 f800     .` @.. @ .......
  406828:	0000 4080 1020 4020 7080 0888 2010 2000     ...@ . @.p... . 
  406838:	8870 6808 a8a8 7070 8888 f888 8888 88f0     p..h..pp........
  406848:	f088 8888 70f0 8088 8080 7088 90e0 8888     .....p.....p....
  406858:	9088 f8e0 8080 80f0 f880 80f8 e080 8080     ................
  406868:	7080 8088 9880 7088 8888 f888 8888 7088     .p.....p.......p
  406878:	2020 2020 7020 1038 1010 9010 8860 a090          p8.....`...
  406888:	a0c0 8890 8080 8080 8080 88f8 a8d8 8888     ................
  406898:	8888 8888 a8c8 8898 7088 8888 8888 7088     .........p.....p
  4068a8:	88f0 f088 8080 7080 8888 a888 6890 88f0     .......p.....h..
  4068b8:	f088 90a0 7888 8080 0870 f008 20f8 2020     .....x..p....   
  4068c8:	2020 8820 8888 8888 7088 8888 8888 5088        ......p.....P
  4068d8:	8820 8888 a8a8 88d8 8888 2050 8850 8888      .........P P...
  4068e8:	5088 2020 2020 08f8 2010 8040 38f8 2020     .P    ... @..8  
  4068f8:	2020 3820 8000 2040 0810 e000 2020 2020        8..@ ....    
  406908:	e020 5020 0088 0000 0000 0000 0000 f800      . P............
  406918:	2040 0010 0000 0000 7000 7808 7888 8080     @ .......p.x.x..
  406928:	c8b0 8888 00f0 7000 8080 7088 0808 9868     .......p...p..h.
  406938:	8888 0078 7000 f888 7080 4830 e040 4040     ..x..p...p0H@.@@
  406948:	0040 7800 7888 3008 8080 c8b0 8888 2088     @..x.x.0....... 
  406958:	6000 2020 7020 0010 1030 9010 4060 4840     .`   p..0...`@@H
  406968:	6050 4850 2060 2020 2020 0070 d000 a8a8     P`PH`     p.....
  406978:	8888 0000 c8b0 8888 0088 7000 8888 7088     ...........p...p
  406988:	0000 88f0 80f0 0080 6800 7898 0808 0000     .........h.x....
  406998:	c8b0 8080 0080 7000 7080 f008 4040 40e0     .......p.p..@@.@
  4069a8:	4840 0030 8800 8888 6898 0000 8888 5088     @H0......h.....P
  4069b8:	0020 8800 a888 50a8 0000 5088 5020 0088      ......P...P P..
  4069c8:	8800 7888 7008 0000 10f8 4020 10f8 2020     ...x.p.... @..  
  4069d8:	2040 1020 2020 2020 2020 4020 2020 2010     @  .       @  . 
  4069e8:	4020 0000 4449 454c 0000 0000 6d54 5172      @..IDLE....TmrQ
  4069f8:	0000 0000 6d54 2072 7653 0063 07e6 0000     ....Tmr Svc.....
  406a08:	000b 0000 0011 0000 000c 0000 000b 0000     ................
  406a18:	002c 0000 0032 0000 6c6f 6465 0000 0000     ,...2...oled....
  406a28:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  406a38:	6f20 656c 2064 6174 6b73 0a0d 0000 0000      oled task......
  406a48:	7845 6d65 6c70 206f 5452 534f 0000 0000     Exemplo RTOS....
  406a58:	696f 0069 7473 6361 206b 766f 7265 6c66     oii.stack overfl
  406a68:	776f 2520 2078 7325 0a0d 0000               ow %x %s....

00406a74 <_global_impure_ptr>:
  406a74:	0028 2040 3130 3332 3534 3736 3938 4241     (.@ 0123456789AB
  406a84:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406a94:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406aa4:	296c 0000                                   l)..

00406aa8 <blanks.7217>:
  406aa8:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406ab8 <zeroes.7218>:
  406ab8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406ac8:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......

00406ad8 <_ctype_>:
  406ad8:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406ae8:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406af8:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406b08:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406b18:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406b28:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406b38:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406b48:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406b58:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406bdc <_init>:
  406bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406bde:	bf00      	nop
  406be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406be2:	bc08      	pop	{r3}
  406be4:	469e      	mov	lr, r3
  406be6:	4770      	bx	lr

00406be8 <__init_array_start>:
  406be8:	004050b9 	.word	0x004050b9

00406bec <__frame_dummy_init_array_entry>:
  406bec:	00400165                                e.@.

00406bf0 <_fini>:
  406bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406bf2:	bf00      	nop
  406bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406bf6:	bc08      	pop	{r3}
  406bf8:	469e      	mov	lr, r3
  406bfa:	4770      	bx	lr

00406bfc <__fini_array_start>:
  406bfc:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 6758 0040 0706 7d20               ....Xg@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <uxCriticalNesting>:
20400020:	aaaa aaaa                                   ....

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__malloc_av_>:
	...
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 

20400858 <__malloc_sbrk_base>:
20400858:	ffff ffff                                   ....

2040085c <__malloc_trim_threshold>:
2040085c:	0000 0002                                   ....

20400860 <__atexit_recursive_mutex>:
20400860:	0e2c 2040                                   ,.@ 

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	61b1 0040 5b41 0040 0000 0000 6ad8 0040     .a@.A[@......j@.
20400954:	6ad4 0040 6a44 0040 6a44 0040 6a44 0040     .j@.Dj@.Dj@.Dj@.
20400964:	6a44 0040 6a44 0040 6a44 0040 6a44 0040     Dj@.Dj@.Dj@.Dj@.
20400974:	6a44 0040 6a44 0040 ffff ffff ffff ffff     Dj@.Dj@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
