// Seed: 2020984568
module module_0 (
    input uwire id_0,
    input wand id_1,
    output supply1 id_2,
    input wand id_3,
    input wor id_4,
    input tri1 id_5
);
  assign id_2 = 1;
  localparam id_7 = -1'b0;
endmodule
module module_1 #(
    parameter id_1  = 32'd21,
    parameter id_12 = 32'd93
) (
    output wor id_0,
    input uwire _id_1,
    input uwire id_2,
    output wire id_3,
    output supply0 id_4,
    input supply0 id_5,
    output wand id_6
);
  logic [7:0] id_8, id_9, id_10;
  assign id_6 = -1;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
  parameter id_12 = 1;
  wire id_13;
  assign id_8[id_12-id_1 : 1'd0] = -1'b0;
endmodule
