
//Verilog HDL Simulation
iverilog and gtkwave

//Simulation Compile
//example.v example_tb.v

$>iverilog -o example example.v example_tb.v
$>vvp example

