{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../exp5.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2"
    },
    "design_tree": {
      "cg_fpga_0": "",
      "adpt_in_0": "",
      "dff4_0": "",
      "dff4_1": "",
      "shifter_0": "",
      "adder4_0": "",
      "dff4_2": "",
      "adpt_out_0": ""
    },
    "components": {
      "cg_fpga_0": {
        "vlnv": "educg.net:user:cg_fpga:1.4",
        "ip_revision": "5",
        "xci_name": "design_1_cg_fpga_0_0",
        "xci_path": "ip\\design_1_cg_fpga_0_0\\design_1_cg_fpga_0_0.xci",
        "inst_hier_path": "cg_fpga_0"
      },
      "adpt_in_0": {
        "vlnv": "xilinx.com:module_ref:adpt_in:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_adpt_in_0_0",
        "xci_path": "ip\\design_1_adpt_in_0_0\\design_1_adpt_in_0_0.xci",
        "inst_hier_path": "adpt_in_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adpt_in",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sw_a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sw_b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "A3": {
            "direction": "O"
          },
          "A2": {
            "direction": "O"
          },
          "A1": {
            "direction": "O"
          },
          "A0": {
            "direction": "O"
          },
          "B3": {
            "direction": "O"
          },
          "B2": {
            "direction": "O"
          },
          "B1": {
            "direction": "O"
          },
          "B0": {
            "direction": "O"
          },
          "K": {
            "direction": "O"
          },
          "LM": {
            "direction": "O"
          },
          "DM": {
            "direction": "O"
          },
          "RM": {
            "direction": "O"
          },
          "CPR0": {
            "direction": "O"
          },
          "CPR1": {
            "direction": "O"
          },
          "CPR2": {
            "direction": "O"
          }
        }
      },
      "dff4_0": {
        "vlnv": "xilinx.com:module_ref:dff4:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_dff4_0_0",
        "xci_path": "ip\\design_1_dff4_0_0\\design_1_dff4_0_0.xci",
        "inst_hier_path": "dff4_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dff4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "D3": {
            "direction": "I"
          },
          "D2": {
            "direction": "I"
          },
          "D1": {
            "direction": "I"
          },
          "D0": {
            "direction": "I"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "Q3": {
            "direction": "O"
          },
          "Q2": {
            "direction": "O"
          },
          "Q1": {
            "direction": "O"
          },
          "Q0": {
            "direction": "O"
          }
        }
      },
      "dff4_1": {
        "vlnv": "xilinx.com:module_ref:dff4:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_dff4_1_0",
        "xci_path": "ip\\design_1_dff4_1_0\\design_1_dff4_1_0.xci",
        "inst_hier_path": "dff4_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dff4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "D3": {
            "direction": "I"
          },
          "D2": {
            "direction": "I"
          },
          "D1": {
            "direction": "I"
          },
          "D0": {
            "direction": "I"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "Q3": {
            "direction": "O"
          },
          "Q2": {
            "direction": "O"
          },
          "Q1": {
            "direction": "O"
          },
          "Q0": {
            "direction": "O"
          }
        }
      },
      "shifter_0": {
        "vlnv": "xilinx.com:module_ref:shifter:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_shifter_0_0",
        "xci_path": "ip\\design_1_shifter_0_0\\design_1_shifter_0_0.xci",
        "inst_hier_path": "shifter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "shifter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "D3": {
            "direction": "I"
          },
          "D2": {
            "direction": "I"
          },
          "D1": {
            "direction": "I"
          },
          "D0": {
            "direction": "I"
          },
          "LM": {
            "direction": "I"
          },
          "DM": {
            "direction": "I"
          },
          "RM": {
            "direction": "I"
          },
          "Y3": {
            "direction": "O"
          },
          "Y2": {
            "direction": "O"
          },
          "Y1": {
            "direction": "O"
          },
          "Y0": {
            "direction": "O"
          }
        }
      },
      "adder4_0": {
        "vlnv": "xilinx.com:module_ref:adder4:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_adder4_0_0",
        "xci_path": "ip\\design_1_adder4_0_0\\design_1_adder4_0_0.xci",
        "inst_hier_path": "adder4_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adder4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A3": {
            "direction": "I"
          },
          "A2": {
            "direction": "I"
          },
          "A1": {
            "direction": "I"
          },
          "A0": {
            "direction": "I"
          },
          "B3": {
            "direction": "I"
          },
          "B2": {
            "direction": "I"
          },
          "B1": {
            "direction": "I"
          },
          "B0": {
            "direction": "I"
          },
          "C0": {
            "direction": "I"
          },
          "K": {
            "direction": "I"
          },
          "S3": {
            "direction": "O"
          },
          "S2": {
            "direction": "O"
          },
          "S1": {
            "direction": "O"
          },
          "S0": {
            "direction": "O"
          }
        }
      },
      "dff4_2": {
        "vlnv": "xilinx.com:module_ref:dff4:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_dff4_2_0",
        "xci_path": "ip\\design_1_dff4_2_0\\design_1_dff4_2_0.xci",
        "inst_hier_path": "dff4_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dff4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "D3": {
            "direction": "I"
          },
          "D2": {
            "direction": "I"
          },
          "D1": {
            "direction": "I"
          },
          "D0": {
            "direction": "I"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "Q3": {
            "direction": "O"
          },
          "Q2": {
            "direction": "O"
          },
          "Q1": {
            "direction": "O"
          },
          "Q0": {
            "direction": "O"
          }
        }
      },
      "adpt_out_0": {
        "vlnv": "xilinx.com:module_ref:adpt_out:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_adpt_out_0_0",
        "xci_path": "ip\\design_1_adpt_out_0_0\\design_1_adpt_out_0_0.xci",
        "inst_hier_path": "adpt_out_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adpt_out",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Y3": {
            "direction": "I"
          },
          "Y2": {
            "direction": "I"
          },
          "Y1": {
            "direction": "I"
          },
          "Y0": {
            "direction": "I"
          },
          "led": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "adder4_0_S0": {
        "ports": [
          "adder4_0/S0",
          "shifter_0/D0"
        ]
      },
      "adder4_0_S1": {
        "ports": [
          "adder4_0/S1",
          "shifter_0/D1"
        ]
      },
      "adder4_0_S2": {
        "ports": [
          "adder4_0/S2",
          "shifter_0/D2"
        ]
      },
      "adder4_0_S3": {
        "ports": [
          "adder4_0/S3",
          "shifter_0/D3"
        ]
      },
      "adpt_in_0_A0": {
        "ports": [
          "adpt_in_0/A0",
          "dff4_0/D0"
        ]
      },
      "adpt_in_0_A1": {
        "ports": [
          "adpt_in_0/A1",
          "dff4_0/D1"
        ]
      },
      "adpt_in_0_A2": {
        "ports": [
          "adpt_in_0/A2",
          "dff4_0/D2"
        ]
      },
      "adpt_in_0_A3": {
        "ports": [
          "adpt_in_0/A3",
          "dff4_0/D3"
        ]
      },
      "adpt_in_0_B0": {
        "ports": [
          "adpt_in_0/B0",
          "dff4_1/D0"
        ]
      },
      "adpt_in_0_B1": {
        "ports": [
          "adpt_in_0/B1",
          "dff4_1/D1"
        ]
      },
      "adpt_in_0_B2": {
        "ports": [
          "adpt_in_0/B2",
          "dff4_1/D2"
        ]
      },
      "adpt_in_0_B3": {
        "ports": [
          "adpt_in_0/B3",
          "dff4_1/D3"
        ]
      },
      "adpt_in_0_CPR0": {
        "ports": [
          "adpt_in_0/CPR0",
          "dff4_0/CLK"
        ]
      },
      "adpt_in_0_CPR1": {
        "ports": [
          "adpt_in_0/CPR1",
          "dff4_1/CLK"
        ]
      },
      "adpt_in_0_CPR2": {
        "ports": [
          "adpt_in_0/CPR2",
          "dff4_2/CLK"
        ]
      },
      "adpt_in_0_DM": {
        "ports": [
          "adpt_in_0/DM",
          "shifter_0/DM"
        ]
      },
      "adpt_in_0_K": {
        "ports": [
          "adpt_in_0/K",
          "adder4_0/K",
          "adder4_0/C0"
        ]
      },
      "adpt_in_0_LM": {
        "ports": [
          "adpt_in_0/LM",
          "shifter_0/LM"
        ]
      },
      "adpt_in_0_RM": {
        "ports": [
          "adpt_in_0/RM",
          "shifter_0/RM"
        ]
      },
      "adpt_out_0_led": {
        "ports": [
          "adpt_out_0/led",
          "cg_fpga_0/gpio_led"
        ]
      },
      "cg_fpga_0_gpio_sw_1": {
        "ports": [
          "cg_fpga_0/gpio_sw_1",
          "adpt_in_0/sw_b"
        ]
      },
      "cg_fpga_0_gpio_sw_2": {
        "ports": [
          "cg_fpga_0/gpio_sw_2",
          "adpt_in_0/sw_a"
        ]
      },
      "dff4_0_Q0": {
        "ports": [
          "dff4_0/Q0",
          "adder4_0/A0"
        ]
      },
      "dff4_0_Q1": {
        "ports": [
          "dff4_0/Q1",
          "adder4_0/A1"
        ]
      },
      "dff4_0_Q2": {
        "ports": [
          "dff4_0/Q2",
          "adder4_0/A2"
        ]
      },
      "dff4_0_Q3": {
        "ports": [
          "dff4_0/Q3",
          "adder4_0/A3"
        ]
      },
      "dff4_1_Q0": {
        "ports": [
          "dff4_1/Q0",
          "adder4_0/B0"
        ]
      },
      "dff4_1_Q1": {
        "ports": [
          "dff4_1/Q1",
          "adder4_0/B1"
        ]
      },
      "dff4_1_Q2": {
        "ports": [
          "dff4_1/Q2",
          "adder4_0/B2"
        ]
      },
      "dff4_1_Q3": {
        "ports": [
          "dff4_1/Q3",
          "adder4_0/B3"
        ]
      },
      "dff4_2_Q0": {
        "ports": [
          "dff4_2/Q0",
          "adpt_out_0/Y0"
        ]
      },
      "dff4_2_Q1": {
        "ports": [
          "dff4_2/Q1",
          "adpt_out_0/Y1"
        ]
      },
      "dff4_2_Q2": {
        "ports": [
          "dff4_2/Q2",
          "adpt_out_0/Y2"
        ]
      },
      "dff4_2_Q3": {
        "ports": [
          "dff4_2/Q3",
          "adpt_out_0/Y3"
        ]
      },
      "shifter_0_Y0": {
        "ports": [
          "shifter_0/Y0",
          "dff4_2/D0"
        ]
      },
      "shifter_0_Y1": {
        "ports": [
          "shifter_0/Y1",
          "dff4_2/D1"
        ]
      },
      "shifter_0_Y2": {
        "ports": [
          "shifter_0/Y2",
          "dff4_2/D2"
        ]
      },
      "shifter_0_Y3": {
        "ports": [
          "shifter_0/Y3",
          "dff4_2/D3"
        ]
      }
    }
  }
}