vendor_name = ModelSim
source_file = 1, C:/Users/choug/fpgaProjects/reconfigurable-soc/TEST/TEST.sv
source_file = 1, C:/Users/choug/fpgaProjects/reconfigurable-soc/TEST/Waveform.vwf
source_file = 1, C:/Users/choug/fpgaProjects/reconfigurable-soc/TEST/db/TEST.cbx.xml
design_name = TEST
instance = comp, \result[0]~output , result[0]~output, TEST, 1
instance = comp, \result[1]~output , result[1]~output, TEST, 1
instance = comp, \result[2]~output , result[2]~output, TEST, 1
instance = comp, \result[3]~output , result[3]~output, TEST, 1
instance = comp, \clk_div~output , clk_div~output, TEST, 1
instance = comp, \clk~input , clk~input, TEST, 1
instance = comp, \f1|counter[0]~2 , f1|counter[0]~2, TEST, 1
instance = comp, \reset~input , reset~input, TEST, 1
instance = comp, \f1|counter[0] , f1|counter[0], TEST, 1
instance = comp, \f1|counter~1 , f1|counter~1, TEST, 1
instance = comp, \f1|counter[1] , f1|counter[1], TEST, 1
instance = comp, \f1|counter[2]~0 , f1|counter[2]~0, TEST, 1
instance = comp, \f1|counter[2] , f1|counter[2], TEST, 1
instance = comp, \f1|clk_out~0 , f1|clk_out~0, TEST, 1
instance = comp, \f1|clk_out , f1|clk_out, TEST, 1
instance = comp, \current_state.0100 , current_state.0100, TEST, 1
instance = comp, \current_state.0101 , current_state.0101, TEST, 1
instance = comp, \current_state.0110 , current_state.0110, TEST, 1
instance = comp, \current_state.0111 , current_state.0111, TEST, 1
instance = comp, \current_state.0000~0 , current_state.0000~0, TEST, 1
instance = comp, \current_state.0000 , current_state.0000, TEST, 1
instance = comp, \current_state.0001~0 , current_state.0001~0, TEST, 1
instance = comp, \current_state.0001 , current_state.0001, TEST, 1
instance = comp, \current_state.0010 , current_state.0010, TEST, 1
instance = comp, \current_state.0011 , current_state.0011, TEST, 1
