// Seed: 2515993868
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6, id_7 = id_2;
  tri0 id_8;
  assign id_7 = 1 - 1;
  uwire id_9;
  tri id_10, id_11;
  supply1 id_12;
  generate
    tri1 id_13;
    reg id_14, id_15;
  endgenerate
  assign id_7 = id_7;
  assign id_4 = id_8;
  assign id_4 = id_9;
  supply1 id_16 = -1;
  wire id_17;
  reg id_18;
  assign id_4 = $realtime - id_6;
  supply0 id_19 = id_10;
  assign id_4 = id_2;
  always
    if (id_13)
      #id_20 begin : LABEL_0
        id_18 <= id_15;
        id_7 = id_20;
      end : SymbolIdentifier
  assign id_14 = -1'b0;
  assign id_19 = id_16;
  assign id_12 = -1;
  assign module_1.id_9 = 0;
  parameter id_21 = 1'h0;
  initial id_18 <= -1;
  wire id_22, id_23;
  always $display(1, id_1[1'h0+this]);
  wire id_24;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always begin : LABEL_0
    disable id_4[1'd0];
    id_3 <= 1;
    return id_2;
  end
  assign id_3 = 1;
  assign id_2 = id_2 - -1;
  reg id_5, id_6, id_7;
  tri id_8, id_9, id_10 = id_9;
  wire id_11;
  wire id_12;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_8,
      id_8,
      id_10
  );
  wire id_13;
  wire id_14, id_15;
  always id_5 <= 1;
endmodule
