
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3563052
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.141 ; gain = 241.801 ; free physical = 91401 ; free virtual = 201808
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.472; parent = 2372.380; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.223; parent = 3039.145; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3120.109 ; gain = 322.770 ; free physical = 91365 ; free virtual = 201766
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.472; parent = 2372.380; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4093.191; parent = 3120.113; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3137.922 ; gain = 340.582 ; free physical = 91367 ; free virtual = 201767
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.472; parent = 2372.380; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4111.004; parent = 3137.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3137.922 ; gain = 340.582 ; free physical = 91367 ; free virtual = 201767
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.472; parent = 2372.380; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4111.004; parent = 3137.926; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.922 ; gain = 0.000 ; free physical = 91367 ; free virtual = 201767
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3307.641 ; gain = 0.000 ; free physical = 91436 ; free virtual = 201836
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3307.641 ; gain = 0.000 ; free physical = 91436 ; free virtual = 201836
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3307.641 ; gain = 510.301 ; free physical = 91556 ; free virtual = 201956
Synthesis current peak Physical Memory [PSS] (MB): peak = 2640.453; parent = 2386.360; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4248.707; parent = 3275.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3307.641 ; gain = 510.301 ; free physical = 91556 ; free virtual = 201956
Synthesis current peak Physical Memory [PSS] (MB): peak = 2640.453; parent = 2386.360; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4248.707; parent = 3275.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3307.641 ; gain = 510.301 ; free physical = 91564 ; free virtual = 201964
Synthesis current peak Physical Memory [PSS] (MB): peak = 2640.453; parent = 2386.360; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4248.707; parent = 3275.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3307.641 ; gain = 510.301 ; free physical = 91560 ; free virtual = 201961
Synthesis current peak Physical Memory [PSS] (MB): peak = 2640.453; parent = 2386.360; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4248.707; parent = 3275.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 74    
+---Registers : 
	               18 Bit    Registers := 77    
	               11 Bit    Registers := 76    
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3307.641 ; gain = 510.301 ; free physical = 91602 ; free virtual = 202011
Synthesis current peak Physical Memory [PSS] (MB): peak = 2640.453; parent = 2386.360; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4248.707; parent = 3275.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3690.016 ; gain = 892.676 ; free physical = 91205 ; free virtual = 201612
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.121; parent = 2973.060; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4663.098; parent = 3690.020; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3700.016 ; gain = 902.676 ; free physical = 91203 ; free virtual = 201611
Synthesis current peak Physical Memory [PSS] (MB): peak = 3236.980; parent = 2982.919; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4673.098; parent = 3700.020; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3812.055 ; gain = 1014.715 ; free physical = 91104 ; free virtual = 201513
Synthesis current peak Physical Memory [PSS] (MB): peak = 3247.754; parent = 2993.692; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4785.137; parent = 3812.059; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 3820.961 ; gain = 1023.621 ; free physical = 91126 ; free virtual = 201534
Synthesis current peak Physical Memory [PSS] (MB): peak = 3248.391; parent = 2994.329; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4794.043; parent = 3820.965; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 3820.961 ; gain = 1023.621 ; free physical = 91126 ; free virtual = 201534
Synthesis current peak Physical Memory [PSS] (MB): peak = 3248.398; parent = 2994.337; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4794.043; parent = 3820.965; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 3820.961 ; gain = 1023.621 ; free physical = 91126 ; free virtual = 201535
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.043; parent = 2994.981; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4794.043; parent = 3820.965; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 3820.961 ; gain = 1023.621 ; free physical = 91127 ; free virtual = 201536
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.121; parent = 2995.060; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4794.043; parent = 3820.965; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 3820.961 ; gain = 1023.621 ; free physical = 91127 ; free virtual = 201536
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.574; parent = 2995.513; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4794.043; parent = 3820.965; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 3820.961 ; gain = 1023.621 ; free physical = 91129 ; free virtual = 201537
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.590; parent = 2995.528; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4794.043; parent = 3820.965; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   600|
|3     |LUT2   |  2531|
|4     |LUT4   |   750|
|5     |LUT5   |   150|
|6     |LUT6   |  2400|
|7     |FDRE   |  1846|
|8     |IBUF   |  1503|
|9     |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 3820.961 ; gain = 1023.621 ; free physical = 91131 ; free virtual = 201540
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.621; parent = 2995.560; children = 254.093
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4794.043; parent = 3820.965; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3820.961 ; gain = 853.902 ; free physical = 91131 ; free virtual = 201540
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 3820.969 ; gain = 1023.621 ; free physical = 91131 ; free virtual = 201540
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3831.930 ; gain = 0.000 ; free physical = 91257 ; free virtual = 201666
INFO: [Netlist 29-17] Analyzing 2104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3867.816 ; gain = 0.000 ; free physical = 91316 ; free virtual = 201726
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1504 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1503 instances

Synth Design complete, checksum: 109e7624
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 3867.816 ; gain = 2163.297 ; free physical = 91459 ; free virtual = 201869
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4592.852 ; gain = 725.035 ; free physical = 91058 ; free virtual = 201468
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 18:12:55 2025...
