Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May  8 14:16:59 2024
| Host         : Peng0v0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 64 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.180        0.000                      0                   41        0.200        0.000                      0                   41        1.100        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysclk_p              {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_p                                                                                                                                                                1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       17.180        0.000                      0                   41        0.200        0.000                      0                   41        9.650        0.000                       0                    43  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.180ns  (required time - arrival time)
  Source:                 DIS/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/ans_reg[6]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.266ns (12.330%)  route 1.891ns (87.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 18.338 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.518    -2.058    DIS/clk_out1
    SLICE_X3Y132         FDRE                                         r  DIS/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.223    -1.835 f  DIS/count_reg[16]/Q
                         net (fo=20, routed)          1.273    -0.562    DIS/p_0_in_0
    SLICE_X1Y146         LUT1 (Prop_lut1_I0_O)        0.043    -0.519 r  DIS/ans[6]_i_1/O
                         net (fo=8, routed)           0.618     0.099    DIS/ans[6]_i_1_n_0
    SLICE_X0Y159         FDRE                                         r  DIS/ans_reg[6]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.220    18.338    DIS/clk_out1
    SLICE_X0Y159         FDRE                                         r  DIS/ans_reg[6]_lopt_replica/C
                         clock pessimism             -0.682    17.657    
                         clock uncertainty           -0.074    17.583    
    SLICE_X0Y159         FDRE (Setup_fdre_C_R)       -0.304    17.279    DIS/ans_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         17.279    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                 17.180    

Slack (MET) :             17.180ns  (required time - arrival time)
  Source:                 DIS/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/ans_reg[6]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.266ns (12.330%)  route 1.891ns (87.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 18.338 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.518    -2.058    DIS/clk_out1
    SLICE_X3Y132         FDRE                                         r  DIS/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.223    -1.835 f  DIS/count_reg[16]/Q
                         net (fo=20, routed)          1.273    -0.562    DIS/p_0_in_0
    SLICE_X1Y146         LUT1 (Prop_lut1_I0_O)        0.043    -0.519 r  DIS/ans[6]_i_1/O
                         net (fo=8, routed)           0.618     0.099    DIS/ans[6]_i_1_n_0
    SLICE_X0Y159         FDRE                                         r  DIS/ans_reg[6]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.220    18.338    DIS/clk_out1
    SLICE_X0Y159         FDRE                                         r  DIS/ans_reg[6]_lopt_replica_2/C
                         clock pessimism             -0.682    17.657    
                         clock uncertainty           -0.074    17.583    
    SLICE_X0Y159         FDRE (Setup_fdre_C_R)       -0.304    17.279    DIS/ans_reg[6]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         17.279    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                 17.180    

Slack (MET) :             17.524ns  (required time - arrival time)
  Source:                 DIS/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/ans_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.266ns (12.771%)  route 1.817ns (87.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.518    -2.058    DIS/clk_out1
    SLICE_X3Y132         FDRE                                         r  DIS/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.223    -1.835 f  DIS/count_reg[16]/Q
                         net (fo=20, routed)          1.273    -0.562    DIS/p_0_in_0
    SLICE_X1Y146         LUT1 (Prop_lut1_I0_O)        0.043    -0.519 r  DIS/ans[6]_i_1/O
                         net (fo=8, routed)           0.544     0.025    DIS/ans[6]_i_1_n_0
    SLICE_X1Y144         FDRE                                         r  DIS/ans_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.392    18.510    DIS/clk_out1
    SLICE_X1Y144         FDRE                                         r  DIS/ans_reg[6]/C
                         clock pessimism             -0.584    17.927    
                         clock uncertainty           -0.074    17.853    
    SLICE_X1Y144         FDRE (Setup_fdre_C_R)       -0.304    17.549    DIS/ans_reg[6]
  -------------------------------------------------------------------
                         required time                         17.549    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                 17.524    

Slack (MET) :             17.524ns  (required time - arrival time)
  Source:                 DIS/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/ans_reg[6]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.266ns (12.771%)  route 1.817ns (87.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.518    -2.058    DIS/clk_out1
    SLICE_X3Y132         FDRE                                         r  DIS/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.223    -1.835 f  DIS/count_reg[16]/Q
                         net (fo=20, routed)          1.273    -0.562    DIS/p_0_in_0
    SLICE_X1Y146         LUT1 (Prop_lut1_I0_O)        0.043    -0.519 r  DIS/ans[6]_i_1/O
                         net (fo=8, routed)           0.544     0.025    DIS/ans[6]_i_1_n_0
    SLICE_X1Y144         FDRE                                         r  DIS/ans_reg[6]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.392    18.510    DIS/clk_out1
    SLICE_X1Y144         FDRE                                         r  DIS/ans_reg[6]_lopt_replica_3/C
                         clock pessimism             -0.584    17.927    
                         clock uncertainty           -0.074    17.853    
    SLICE_X1Y144         FDRE (Setup_fdre_C_R)       -0.304    17.549    DIS/ans_reg[6]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         17.549    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                 17.524    

Slack (MET) :             17.591ns  (required time - arrival time)
  Source:                 DIS/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/ans_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.266ns (13.169%)  route 1.754ns (86.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 18.338 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.518    -2.058    DIS/clk_out1
    SLICE_X3Y132         FDRE                                         r  DIS/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.223    -1.835 f  DIS/count_reg[16]/Q
                         net (fo=20, routed)          1.273    -0.562    DIS/p_0_in_0
    SLICE_X1Y146         LUT1 (Prop_lut1_I0_O)        0.043    -0.519 r  DIS/ans[6]_i_1/O
                         net (fo=8, routed)           0.481    -0.039    DIS/ans[6]_i_1_n_0
    SLICE_X1Y159         FDRE                                         r  DIS/ans_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.220    18.338    DIS/clk_out1
    SLICE_X1Y159         FDRE                                         r  DIS/ans_reg[7]_lopt_replica_2/C
                         clock pessimism             -0.682    17.657    
                         clock uncertainty           -0.074    17.583    
    SLICE_X1Y159         FDRE (Setup_fdre_C_D)       -0.031    17.552    DIS/ans_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         17.552    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                 17.591    

Slack (MET) :             17.605ns  (required time - arrival time)
  Source:                 DIS/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/ans_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.266ns (13.207%)  route 1.748ns (86.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 18.338 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.518    -2.058    DIS/clk_out1
    SLICE_X3Y132         FDRE                                         r  DIS/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.223    -1.835 f  DIS/count_reg[16]/Q
                         net (fo=20, routed)          1.273    -0.562    DIS/p_0_in_0
    SLICE_X1Y146         LUT1 (Prop_lut1_I0_O)        0.043    -0.519 r  DIS/ans[6]_i_1/O
                         net (fo=8, routed)           0.475    -0.044    DIS/ans[6]_i_1_n_0
    SLICE_X1Y159         FDRE                                         r  DIS/ans_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.220    18.338    DIS/clk_out1
    SLICE_X1Y159         FDRE                                         r  DIS/ans_reg[7]_lopt_replica/C
                         clock pessimism             -0.682    17.657    
                         clock uncertainty           -0.074    17.583    
    SLICE_X1Y159         FDRE (Setup_fdre_C_D)       -0.022    17.561    DIS/ans_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         17.561    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                 17.605    

Slack (MET) :             17.819ns  (required time - arrival time)
  Source:                 DIS/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/ans_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.266ns (12.848%)  route 1.804ns (87.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.518    -2.058    DIS/clk_out1
    SLICE_X3Y132         FDRE                                         r  DIS/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.223    -1.835 f  DIS/count_reg[16]/Q
                         net (fo=20, routed)          1.273    -0.562    DIS/p_0_in_0
    SLICE_X1Y146         LUT1 (Prop_lut1_I0_O)        0.043    -0.519 r  DIS/ans[6]_i_1/O
                         net (fo=8, routed)           0.531     0.012    DIS/ans[6]_i_1_n_0
    SLICE_X0Y144         FDRE                                         r  DIS/ans_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.392    18.510    DIS/clk_out1
    SLICE_X0Y144         FDRE                                         r  DIS/ans_reg[7]/C
                         clock pessimism             -0.584    17.927    
                         clock uncertainty           -0.074    17.853    
    SLICE_X0Y144         FDRE (Setup_fdre_C_D)       -0.022    17.831    DIS/ans_reg[7]
  -------------------------------------------------------------------
                         required time                         17.831    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                 17.819    

Slack (MET) :             17.906ns  (required time - arrival time)
  Source:                 DIS/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/digit4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.411ns (20.160%)  route 1.628ns (79.840%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.518    -2.058    DIS/clk_out1
    SLICE_X3Y132         FDRE                                         r  DIS/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.223    -1.835 f  DIS/count_reg[16]/Q
                         net (fo=20, routed)          1.163    -0.672    DIS/p_0_in_0
    SLICE_X0Y146         LUT3 (Prop_lut3_I2_O)        0.052    -0.620 r  DIS/digit4[1]_i_3/O
                         net (fo=1, routed)           0.464    -0.156    DIS/digit4[1]_i_3_n_0
    SLICE_X0Y146         LUT6 (Prop_lut6_I1_O)        0.136    -0.020 r  DIS/digit4[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.020    DIS/digit4[1]_i_1_n_0
    SLICE_X0Y146         FDRE                                         r  DIS/digit4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.392    18.510    DIS/clk_out1
    SLICE_X0Y146         FDRE                                         r  DIS/digit4_reg[1]/C
                         clock pessimism             -0.584    17.927    
                         clock uncertainty           -0.074    17.853    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)        0.033    17.886    DIS/digit4_reg[1]
  -------------------------------------------------------------------
                         required time                         17.886    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                 17.906    

Slack (MET) :             17.923ns  (required time - arrival time)
  Source:                 DIS/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/ans_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.266ns (13.593%)  route 1.691ns (86.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.518    -2.058    DIS/clk_out1
    SLICE_X3Y132         FDRE                                         r  DIS/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.223    -1.835 f  DIS/count_reg[16]/Q
                         net (fo=20, routed)          1.273    -0.562    DIS/p_0_in_0
    SLICE_X1Y146         LUT1 (Prop_lut1_I0_O)        0.043    -0.519 r  DIS/ans[6]_i_1/O
                         net (fo=8, routed)           0.418    -0.101    DIS/ans[6]_i_1_n_0
    SLICE_X0Y144         FDRE                                         r  DIS/ans_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.392    18.510    DIS/clk_out1
    SLICE_X0Y144         FDRE                                         r  DIS/ans_reg[7]_lopt_replica_3/C
                         clock pessimism             -0.584    17.927    
                         clock uncertainty           -0.074    17.853    
    SLICE_X0Y144         FDRE (Setup_fdre_C_D)       -0.031    17.822    DIS/ans_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         17.822    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                 17.923    

Slack (MET) :             18.487ns  (required time - arrival time)
  Source:                 DIS/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/digit4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.266ns (18.241%)  route 1.192ns (81.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 18.510 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.058ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.518    -2.058    DIS/clk_out1
    SLICE_X3Y132         FDRE                                         r  DIS/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.223    -1.835 r  DIS/count_reg[16]/Q
                         net (fo=20, routed)          1.192    -0.643    multipleAB32/multipler32/p_0_in
    SLICE_X3Y145         LUT6 (Prop_lut6_I2_O)        0.043    -0.600 r  multipleAB32/multipler32/digit4[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.600    DIS/digit4_reg[3]_0[0]
    SLICE_X3Y145         FDRE                                         r  DIS/digit4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          1.392    18.510    DIS/clk_out1
    SLICE_X3Y145         FDRE                                         r  DIS/digit4_reg[0]/C
                         clock pessimism             -0.584    17.927    
                         clock uncertainty           -0.074    17.853    
    SLICE_X3Y145         FDRE (Setup_fdre_C_D)        0.034    17.887    DIS/digit4_reg[0]
  -------------------------------------------------------------------
                         required time                         17.887    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                 18.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 DIS/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.669    -0.514    DIS/clk_out1
    SLICE_X3Y131         FDRE                                         r  DIS/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.100    -0.414 r  DIS/count_reg[15]/Q
                         net (fo=1, routed)           0.094    -0.320    DIS/count_reg_n_0_[15]
    SLICE_X3Y131         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.243 r  DIS/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.243    DIS/count_reg[12]_i_1_n_4
    SLICE_X3Y131         FDRE                                         r  DIS/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.887    -0.546    DIS/clk_out1
    SLICE_X3Y131         FDRE                                         r  DIS/count_reg[15]/C
                         clock pessimism              0.033    -0.514    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.071    -0.443    DIS/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 DIS/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.668    -0.515    DIS/clk_out1
    SLICE_X3Y130         FDRE                                         r  DIS/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  DIS/count_reg[11]/Q
                         net (fo=1, routed)           0.094    -0.321    DIS/count_reg_n_0_[11]
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.244 r  DIS/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.244    DIS/count_reg[8]_i_1_n_4
    SLICE_X3Y130         FDRE                                         r  DIS/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.886    -0.547    DIS/clk_out1
    SLICE_X3Y130         FDRE                                         r  DIS/count_reg[11]/C
                         clock pessimism              0.033    -0.515    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.071    -0.444    DIS/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 DIS/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.666    -0.517    DIS/clk_out1
    SLICE_X3Y128         FDRE                                         r  DIS/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.100    -0.417 r  DIS/count_reg[3]/Q
                         net (fo=1, routed)           0.094    -0.323    DIS/count_reg_n_0_[3]
    SLICE_X3Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.246 r  DIS/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.246    DIS/count_reg[0]_i_1_n_4
    SLICE_X3Y128         FDRE                                         r  DIS/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.884    -0.549    DIS/clk_out1
    SLICE_X3Y128         FDRE                                         r  DIS/count_reg[3]/C
                         clock pessimism              0.033    -0.517    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.071    -0.446    DIS/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 DIS/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.667    -0.516    DIS/clk_out1
    SLICE_X3Y129         FDRE                                         r  DIS/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.100    -0.416 r  DIS/count_reg[7]/Q
                         net (fo=1, routed)           0.094    -0.322    DIS/count_reg_n_0_[7]
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.245 r  DIS/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.245    DIS/count_reg[4]_i_1_n_4
    SLICE_X3Y129         FDRE                                         r  DIS/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.885    -0.548    DIS/clk_out1
    SLICE_X3Y129         FDRE                                         r  DIS/count_reg[7]/C
                         clock pessimism              0.033    -0.516    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.071    -0.445    DIS/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 DIS/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.669    -0.514    DIS/clk_out1
    SLICE_X3Y131         FDRE                                         r  DIS/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.100    -0.414 r  DIS/count_reg[12]/Q
                         net (fo=1, routed)           0.094    -0.320    DIS/count_reg_n_0_[12]
    SLICE_X3Y131         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.237 r  DIS/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.237    DIS/count_reg[12]_i_1_n_7
    SLICE_X3Y131         FDRE                                         r  DIS/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.887    -0.546    DIS/clk_out1
    SLICE_X3Y131         FDRE                                         r  DIS/count_reg[12]/C
                         clock pessimism              0.033    -0.514    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.071    -0.443    DIS/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 DIS/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.668    -0.515    DIS/clk_out1
    SLICE_X3Y130         FDRE                                         r  DIS/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  DIS/count_reg[8]/Q
                         net (fo=1, routed)           0.094    -0.321    DIS/count_reg_n_0_[8]
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.238 r  DIS/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.238    DIS/count_reg[8]_i_1_n_7
    SLICE_X3Y130         FDRE                                         r  DIS/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.886    -0.547    DIS/clk_out1
    SLICE_X3Y130         FDRE                                         r  DIS/count_reg[8]/C
                         clock pessimism              0.033    -0.515    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.071    -0.444    DIS/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 DIS/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.667    -0.516    DIS/clk_out1
    SLICE_X3Y129         FDRE                                         r  DIS/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.100    -0.416 r  DIS/count_reg[4]/Q
                         net (fo=1, routed)           0.094    -0.322    DIS/count_reg_n_0_[4]
    SLICE_X3Y129         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.239 r  DIS/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.239    DIS/count_reg[4]_i_1_n_7
    SLICE_X3Y129         FDRE                                         r  DIS/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.885    -0.548    DIS/clk_out1
    SLICE_X3Y129         FDRE                                         r  DIS/count_reg[4]/C
                         clock pessimism              0.033    -0.516    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.071    -0.445    DIS/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 DIS/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.183ns (65.223%)  route 0.098ns (34.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.670    -0.513    DIS/clk_out1
    SLICE_X3Y132         FDRE                                         r  DIS/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  DIS/count_reg[16]/Q
                         net (fo=20, routed)          0.098    -0.315    DIS/p_0_in_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.232 r  DIS/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.232    DIS/count_reg[16]_i_1_n_7
    SLICE_X3Y132         FDRE                                         r  DIS/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.888    -0.545    DIS/clk_out1
    SLICE_X3Y132         FDRE                                         r  DIS/count_reg[16]/C
                         clock pessimism              0.033    -0.513    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.071    -0.442    DIS/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 DIS/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.179ns (63.489%)  route 0.103ns (36.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.669    -0.514    DIS/clk_out1
    SLICE_X3Y131         FDRE                                         r  DIS/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.100    -0.414 r  DIS/count_reg[14]/Q
                         net (fo=1, routed)           0.103    -0.311    DIS/count_reg_n_0_[14]
    SLICE_X3Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079    -0.232 r  DIS/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.232    DIS/count_reg[12]_i_1_n_5
    SLICE_X3Y131         FDRE                                         r  DIS/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.887    -0.546    DIS/clk_out1
    SLICE_X3Y131         FDRE                                         r  DIS/count_reg[14]/C
                         clock pessimism              0.033    -0.514    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.071    -0.443    DIS/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 DIS/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.179ns (63.489%)  route 0.103ns (36.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.668    -0.515    DIS/clk_out1
    SLICE_X3Y130         FDRE                                         r  DIS/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  DIS/count_reg[10]/Q
                         net (fo=1, routed)           0.103    -0.312    DIS/count_reg_n_0_[10]
    SLICE_X3Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079    -0.233 r  DIS/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.233    DIS/count_reg[8]_i_1_n_5
    SLICE_X3Y130         FDRE                                         r  DIS/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=41, routed)          0.886    -0.547    DIS/clk_out1
    SLICE_X3Y130         FDRE                                         r  DIS/count_reg[10]/C
                         clock pessimism              0.033    -0.515    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.071    -0.444    DIS/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X1Y140     DIS/digit1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X3Y141     DIS/digit1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X1Y141     DIS/digit1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X1Y141     DIS/digit1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X1Y144     DIS/ans_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X0Y159     DIS/ans_reg[6]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X0Y159     DIS/ans_reg[6]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            0.700         20.000      19.300     SLICE_X1Y144     DIS/ans_reg[6]_lopt_replica_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X1Y144     DIS/ans_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X1Y144     DIS/ans_reg[6]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y144     DIS/ans_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y144     DIS/ans_reg[7]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X3Y145     DIS/digit4_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X0Y146     DIS/digit4_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X3Y146     DIS/digit4_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X3Y144     DIS/digit3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X3Y144     DIS/digit3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X3Y144     DIS/digit3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X1Y140     DIS/digit1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X3Y141     DIS/digit1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X1Y141     DIS/digit1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X1Y141     DIS/digit1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X1Y142     DIS/digit2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X3Y142     DIS/digit2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X3Y132     DIS/count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X3Y129     DIS/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X3Y142     DIS/digit2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X3Y129     DIS/count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT



