{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "qsys/soc_system.qsys qsys/soc_system.BAK.qsys " "Backing up file \"qsys/soc_system.qsys\" to \"qsys/soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1596024897950 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "qsys/soc_system/synthesis/soc_system.vhd qsys/soc_system.BAK.vhd " "Backing up file \"qsys/soc_system/synthesis/soc_system.vhd\" to \"qsys/soc_system.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1596024897953 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys qsys/soc_system.qsys " "Started upgrading IP component Qsys with file \"qsys/soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1596024897956 ""}
{ "Info" "" "" "2020.07.29.14:16:12 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2020.07.29.14:16:12 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1596024972214 ""}
{ "Info" "" "" "2020.07.29.14:16:12 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2020.07.29.14:16:12 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1596024972283 ""}
{ "Info" "soc_system_generation.rpt" "" "2020.07.29.14:17:24 Info: Saving generation log to /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system" {  } {  } 0 0 "2020.07.29.14:17:24 Info: Saving generation log to /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system" 0 0 "Shell" 0 -1 1596025044875 ""}
{ "Info" "" "" "2020.07.29.14:17:24 Info: Starting: Create simulation model" {  } {  } 0 0 "2020.07.29.14:17:24 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1596025044877 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA5F31C6" "" "2020.07.29.14:17:24 Info: qsys-generate /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system" {  } {  } 0 0 "2020.07.29.14:17:24 Info: qsys-generate /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system" 0 0 "Shell" 0 -1 1596025044903 ""}
{ "Info" "soc_system.qsys" "" "2020.07.29.14:17:25 Info: Loading qsys" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Loading qsys" 0 0 "Shell" 0 -1 1596025045064 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Reading input file" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Reading input file" 0 0 "Shell" 0 -1 1596025045242 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Adding buttons_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Adding buttons_0 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025045275 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Parameterizing module buttons_0" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Parameterizing module buttons_0" 0 0 "Shell" 0 -1 1596025045276 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1596025045278 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1596025045279 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Adding hex_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Adding hex_0 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025045289 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Parameterizing module hex_0" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Parameterizing module hex_0" 0 0 "Shell" 0 -1 1596025045290 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Adding hex_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Adding hex_1 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025045294 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Parameterizing module hex_1" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Parameterizing module hex_1" 0 0 "Shell" 0 -1 1596025045295 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Adding hex_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Adding hex_2 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025045299 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Parameterizing module hex_2" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Parameterizing module hex_2" 0 0 "Shell" 0 -1 1596025045300 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Adding hex_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Adding hex_3 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025045304 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Parameterizing module hex_3" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Parameterizing module hex_3" 0 0 "Shell" 0 -1 1596025045309 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Adding hex_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Adding hex_4 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025045317 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Parameterizing module hex_4" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Parameterizing module hex_4" 0 0 "Shell" 0 -1 1596025045322 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Adding hex_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Adding hex_5 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025045323 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Parameterizing module hex_5" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Parameterizing module hex_5" 0 0 "Shell" 0 -1 1596025045328 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1596025045331 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1596025045391 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Adding leds_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Adding leds_0 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025045406 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Parameterizing module leds_0" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Parameterizing module leds_0" 0 0 "Shell" 0 -1 1596025045429 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Adding switches_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Adding switches_0 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025045430 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Parameterizing module switches_0" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Parameterizing module switches_0" 0 0 "Shell" 0 -1 1596025045433 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Building connections" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Building connections" 0 0 "Shell" 0 -1 1596025045440 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Parameterizing connections" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1596025045465 ""}
{ "Info" "" "" "2020.07.29.14:17:25 Info: Validating" {  } {  } 0 0 "2020.07.29.14:17:25 Info: Validating" 0 0 "Shell" 0 -1 1596025045471 ""}
{ "Info" "" "" "2020.07.29.14:17:45 Info: Done reading input file" {  } {  } 0 0 "2020.07.29.14:17:45 Info: Done reading input file" 0 0 "Shell" 0 -1 1596025065885 ""}
{ "Info" "" "" "2020.07.29.14:17:52 Info: soc_system.buttons_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.07.29.14:17:52 Info: soc_system.buttons_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1596025072029 ""}
{ "Info" "" "" "2020.07.29.14:17:52 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.07.29.14:17:52 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1596025072038 ""}
{ "Info" "" "" "2020.07.29.14:17:52 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.07.29.14:17:52 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1596025072038 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.07.29.14:17:52 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.07.29.14:17:52 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1596025072039 ""}
{ "Warning" "" "" "2020.07.29.14:17:52 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.07.29.14:17:52 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1596025072049 ""}
{ "Warning" "" "" "2020.07.29.14:17:52 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.07.29.14:17:52 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1596025072049 ""}
{ "Info" "" "" "2020.07.29.14:17:52 Info: soc_system.switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.07.29.14:17:52 Info: soc_system.switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1596025072077 ""}
{ "Info" "" "" "2020.07.29.14:18:02 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VHDL" {  } {  } 0 0 "2020.07.29.14:18:02 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VHDL" 0 0 "Shell" 0 -1 1596025082121 ""}
{ "Info" "" "" "2020.07.29.14:18:33 Info: buttons_0: Starting RTL generation for module 'soc_system_buttons_0'" {  } {  } 0 0 "2020.07.29.14:18:33 Info: buttons_0: Starting RTL generation for module 'soc_system_buttons_0'" 0 0 "Shell" 0 -1 1596025113077 ""}
{ "Info" "  ]" "" "2020.07.29.14:18:33 Info: buttons_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons_0 --dir=/tmp/alt8472_2418425673235702361.dir/0002_buttons_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --vhdl --config=/tmp/alt8472_2418425673235702361.dir/0002_buttons_0_gen//soc_system_buttons_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8472_2418425673235702361.dir/0002_buttons_0_gen" {  } {  } 0 0 "2020.07.29.14:18:33 Info: buttons_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons_0 --dir=/tmp/alt8472_2418425673235702361.dir/0002_buttons_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --vhdl --config=/tmp/alt8472_2418425673235702361.dir/0002_buttons_0_gen//soc_system_buttons_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8472_2418425673235702361.dir/0002_buttons_0_gen" 0 0 "Shell" 0 -1 1596025113078 ""}
{ "Info" "" "" "2020.07.29.14:18:33 Info: buttons_0: Done RTL generation for module 'soc_system_buttons_0'" {  } {  } 0 0 "2020.07.29.14:18:33 Info: buttons_0: Done RTL generation for module 'soc_system_buttons_0'" 0 0 "Shell" 0 -1 1596025113737 ""}
{ "Info" "" "" "2020.07.29.14:18:33 Info: buttons_0: \"soc_system\" instantiated altera_avalon_pio \"buttons_0\"" {  } {  } 0 0 "2020.07.29.14:18:33 Info: buttons_0: \"soc_system\" instantiated altera_avalon_pio \"buttons_0\"" 0 0 "Shell" 0 -1 1596025113742 ""}
{ "Info" "" "" "2020.07.29.14:18:33 Info: hex_0: Starting RTL generation for module 'soc_system_hex_0'" {  } {  } 0 0 "2020.07.29.14:18:33 Info: hex_0: Starting RTL generation for module 'soc_system_hex_0'" 0 0 "Shell" 0 -1 1596025113758 ""}
{ "Info" "  ]" "" "2020.07.29.14:18:33 Info: hex_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_hex_0 --dir=/tmp/alt8472_2418425673235702361.dir/0003_hex_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --vhdl --config=/tmp/alt8472_2418425673235702361.dir/0003_hex_0_gen//soc_system_hex_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8472_2418425673235702361.dir/0003_hex_0_gen" {  } {  } 0 0 "2020.07.29.14:18:33 Info: hex_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_hex_0 --dir=/tmp/alt8472_2418425673235702361.dir/0003_hex_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --vhdl --config=/tmp/alt8472_2418425673235702361.dir/0003_hex_0_gen//soc_system_hex_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8472_2418425673235702361.dir/0003_hex_0_gen" 0 0 "Shell" 0 -1 1596025113759 ""}
{ "Info" "" "" "2020.07.29.14:18:34 Info: hex_0: Done RTL generation for module 'soc_system_hex_0'\n2020.07.29.14:18:34 Info: hex_0: \"soc_system\" instantiated altera_avalon_pio \"hex_0\"\n2020.07.29.14:18:34 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2020.07.29.14:18:34 Info: hex_0: Done RTL generation for module 'soc_system_hex_0'\n2020.07.29.14:18:34 Info: hex_0: \"soc_system\" instantiated altera_avalon_pio \"hex_0\"\n2020.07.29.14:18:34 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1596025114383 ""}
{ "Info" "" "" "2020.07.29.14:18:37 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.07.29.14:18:37 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1596025117070 ""}
{ "Info" "" "" "2020.07.29.14:18:38 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.07.29.14:18:38 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1596025118747 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.07.29.14:18:38 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2020.07.29.14:18:38 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1596025118768 ""}
{ "Warning" "" "" "2020.07.29.14:18:38 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.07.29.14:18:38 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1596025118773 ""}
{ "Warning" "" "" "2020.07.29.14:18:38 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.07.29.14:18:38 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1596025118776 ""}
{ "Info" "" "" "2020.07.29.14:18:41 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2020.07.29.14:18:41 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1596025121535 ""}
{ "Info" "" "" "2020.07.29.14:18:41 Info: leds_0: Starting RTL generation for module 'soc_system_leds_0'" {  } {  } 0 0 "2020.07.29.14:18:41 Info: leds_0: Starting RTL generation for module 'soc_system_leds_0'" 0 0 "Shell" 0 -1 1596025121551 ""}
{ "Info" "  ]" "" "2020.07.29.14:18:41 Info: leds_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_leds_0 --dir=/tmp/alt8472_2418425673235702361.dir/0004_leds_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --vhdl --config=/tmp/alt8472_2418425673235702361.dir/0004_leds_0_gen//soc_system_leds_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8472_2418425673235702361.dir/0004_leds_0_gen" {  } {  } 0 0 "2020.07.29.14:18:41 Info: leds_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_leds_0 --dir=/tmp/alt8472_2418425673235702361.dir/0004_leds_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --vhdl --config=/tmp/alt8472_2418425673235702361.dir/0004_leds_0_gen//soc_system_leds_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8472_2418425673235702361.dir/0004_leds_0_gen" 0 0 "Shell" 0 -1 1596025121552 ""}
{ "Info" "" "" "2020.07.29.14:18:42 Info: leds_0: Done RTL generation for module 'soc_system_leds_0'" {  } {  } 0 0 "2020.07.29.14:18:42 Info: leds_0: Done RTL generation for module 'soc_system_leds_0'" 0 0 "Shell" 0 -1 1596025122308 ""}
{ "Info" "" "" "2020.07.29.14:18:42 Info: leds_0: \"soc_system\" instantiated altera_avalon_pio \"leds_0\"" {  } {  } 0 0 "2020.07.29.14:18:42 Info: leds_0: \"soc_system\" instantiated altera_avalon_pio \"leds_0\"" 0 0 "Shell" 0 -1 1596025122309 ""}
{ "Info" "" "" "2020.07.29.14:18:42 Info: switches_0: Starting RTL generation for module 'soc_system_switches_0'" {  } {  } 0 0 "2020.07.29.14:18:42 Info: switches_0: Starting RTL generation for module 'soc_system_switches_0'" 0 0 "Shell" 0 -1 1596025122324 ""}
{ "Info" "  ]" "" "2020.07.29.14:18:42 Info: switches_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_switches_0 --dir=/tmp/alt8472_2418425673235702361.dir/0005_switches_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --vhdl --config=/tmp/alt8472_2418425673235702361.dir/0005_switches_0_gen//soc_system_switches_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8472_2418425673235702361.dir/0005_switches_0_gen" {  } {  } 0 0 "2020.07.29.14:18:42 Info: switches_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_switches_0 --dir=/tmp/alt8472_2418425673235702361.dir/0005_switches_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --vhdl --config=/tmp/alt8472_2418425673235702361.dir/0005_switches_0_gen//soc_system_switches_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8472_2418425673235702361.dir/0005_switches_0_gen" 0 0 "Shell" 0 -1 1596025122324 ""}
{ "Info" "" "" "2020.07.29.14:18:43 Info: switches_0: Done RTL generation for module 'soc_system_switches_0'\n2020.07.29.14:18:43 Info: switches_0: \"soc_system\" instantiated altera_avalon_pio \"switches_0\"" {  } {  } 0 0 "2020.07.29.14:18:43 Info: switches_0: Done RTL generation for module 'soc_system_switches_0'\n2020.07.29.14:18:43 Info: switches_0: \"soc_system\" instantiated altera_avalon_pio \"switches_0\"" 0 0 "Shell" 0 -1 1596025123008 ""}
{ "Info" "" "" "2020.07.29.14:18:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:18:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025125010 ""}
{ "Info" "" "" "2020.07.29.14:18:45 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:18:45 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025125220 ""}
{ "Info" "" "" "2020.07.29.14:18:45 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:18:45 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025125405 ""}
{ "Info" "" "" "2020.07.29.14:18:45 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:18:45 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025125592 ""}
{ "Info" "" "" "2020.07.29.14:18:45 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:18:45 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025125758 ""}
{ "Info" "" "" "2020.07.29.14:18:45 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:18:45 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025125946 ""}
{ "Info" "" "" "2020.07.29.14:18:46 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:18:46 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025126158 ""}
{ "Info" "" "" "2020.07.29.14:18:46 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:18:46 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025126329 ""}
{ "Info" "" "" "2020.07.29.14:18:46 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:18:46 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025126503 ""}
{ "Info" "" "" "2020.07.29.14:18:49 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.07.29.14:18:49 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1596025129193 ""}
{ "Info" "" "" "2020.07.29.14:18:49 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.07.29.14:18:49 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1596025129203 ""}
{ "Info" "" "" "2020.07.29.14:18:49 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.07.29.14:18:49 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1596025129572 ""}
{ "Info" "" "" "2020.07.29.14:18:49 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.07.29.14:18:49 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1596025129900 ""}
{ "Info" "" "" "2020.07.29.14:18:49 Info: switches_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"switches_0_s1_translator\"" {  } {  } 0 0 "2020.07.29.14:18:49 Info: switches_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"switches_0_s1_translator\"" 0 0 "Shell" 0 -1 1596025129915 ""}
{ "Info" "" "" "2020.07.29.14:18:49 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2020.07.29.14:18:49 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1596025129925 ""}
{ "Info" "" "" "2020.07.29.14:18:49 Info: switches_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"switches_0_s1_agent\"" {  } {  } 0 0 "2020.07.29.14:18:49 Info: switches_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"switches_0_s1_agent\"" 0 0 "Shell" 0 -1 1596025129942 ""}
{ "Info" "" "" "2020.07.29.14:18:49 Info: switches_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"switches_0_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2020.07.29.14:18:49 Info: switches_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"switches_0_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1596025129960 ""}
{ "Info" "" "" "2020.07.29.14:18:49 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.07.29.14:18:49 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1596025129992 ""}
{ "Info" "" "" "2020.07.29.14:18:50 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.07.29.14:18:50 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1596025130024 ""}
{ "Info" "" "" "2020.07.29.14:18:50 Info: hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" {  } {  } 0 0 "2020.07.29.14:18:50 Info: hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1596025130036 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" {  } {  } 0 0 "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1596025130056 ""}
{ "Info" "" "" "2020.07.29.14:18:50 Info: switches_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"switches_0_s1_burst_adapter\"" {  } {  } 0 0 "2020.07.29.14:18:50 Info: switches_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"switches_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1596025130101 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" {  } {  } 0 0 "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1596025130107 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" {  } {  } 0 0 "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1596025130124 ""}
{ "Info" "" "" "2020.07.29.14:18:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.07.29.14:18:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1596025130143 ""}
{ "Info" "" "" "2020.07.29.14:18:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.07.29.14:18:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1596025130188 ""}
{ "Info" "" "" "2020.07.29.14:18:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.07.29.14:18:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1596025130204 ""}
{ "Info" "" "" "2020.07.29.14:18:50 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.07.29.14:18:50 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1596025130262 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" {  } {  } 0 0 "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1596025130274 ""}
{ "Info" "" "" "2020.07.29.14:18:50 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.07.29.14:18:50 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1596025130381 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2020.07.29.14:18:50 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"\n2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules/verbosity_pkg.sv\n2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" {  } {  } 0 0 "2020.07.29.14:18:50 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"\n2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules/verbosity_pkg.sv\n2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1596025130847 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" {  } {  } 0 0 "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1596025130850 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" {  } {  } 0 0 "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1596025130861 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" {  } {  } 0 0 "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1596025130861 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" {  } {  } 0 0 "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1596025130867 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" {  } {  } 0 0 "2020.07.29.14:18:50 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1596025130868 ""}
{ "Info" "" "" "2020.07.29.14:18:50 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.07.29.14:18:50 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1596025130881 ""}
{ "Info" "" "" "2020.07.29.14:18:50 Info: soc_system: Done \"soc_system\" with 25 modules, 52 files" {  } {  } 0 0 "2020.07.29.14:18:50 Info: soc_system: Done \"soc_system\" with 25 modules, 52 files" 0 0 "Shell" 0 -1 1596025130881 ""}
{ "Info" "" "" "2020.07.29.14:18:51 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.07.29.14:18:51 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1596025131012 ""}
{ "Info" "" "" "2020.07.29.14:18:51 Info: Finished: Create simulation model" {  } {  } 0 0 "2020.07.29.14:18:51 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1596025131012 ""}
{ "Info" "" "" "2020.07.29.14:18:51 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2020.07.29.14:18:51 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1596025131012 ""}
{ "Info" " --use-relative-paths=true" "" "2020.07.29.14:18:51 Info: sim-script-gen --spd=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/soc_system.spd --output-directory=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation" {  } {  } 0 0 "2020.07.29.14:18:51 Info: sim-script-gen --spd=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/soc_system.spd --output-directory=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation" 0 0 "Shell" 0 -1 1596025131013 ""}
{ "Info" " --use-relative-paths=true" "" "2020.07.29.14:18:51 Info: Doing: ip-make-simscript --spd=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/soc_system.spd --output-directory=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation" {  } {  } 0 0 "2020.07.29.14:18:51 Info: Doing: ip-make-simscript --spd=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/soc_system.spd --output-directory=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation" 0 0 "Shell" 0 -1 1596025131025 ""}
{ "Info" " directory:" "" "2020.07.29.14:18:53 Info: Generating the following file(s) for MODELSIM simulator in /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation" {  } {  } 0 0 "2020.07.29.14:18:53 Info: Generating the following file(s) for MODELSIM simulator in /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation" 0 0 "Shell" 0 -1 1596025133712 ""}
{ "Info" "msim_setup.tcl" "" "2020.07.29.14:18:53 Info:     mentor" {  } {  } 0 0 "2020.07.29.14:18:53 Info:     mentor" 0 0 "Shell" 0 -1 1596025133716 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2020.07.29.14:18:53 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2020.07.29.14:18:53 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1596025133740 ""}
{ "Info" " directory:" "" "2020.07.29.14:18:53 Info: Generating the following file(s) for VCSMX simulator in /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation" {  } {  } 0 0 "2020.07.29.14:18:53 Info: Generating the following file(s) for VCSMX simulator in /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation" 0 0 "Shell" 0 -1 1596025133779 ""}
{ "Info" "synopsys_sim.setup" "" "2020.07.29.14:18:53 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.07.29.14:18:53 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1596025133779 ""}
{ "Info" "vcsmx_setup.sh" "" "2020.07.29.14:18:53 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.07.29.14:18:53 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1596025133780 ""}
{ "Info" " directory:" "" "2020.07.29.14:18:53 Info: Generating the following file(s) for NCSIM simulator in /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation" {  } {  } 0 0 "2020.07.29.14:18:53 Info: Generating the following file(s) for NCSIM simulator in /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation" 0 0 "Shell" 0 -1 1596025133903 ""}
{ "Info" "cds.lib" "" "2020.07.29.14:18:53 Info:     cadence" {  } {  } 0 0 "2020.07.29.14:18:53 Info:     cadence" 0 0 "Shell" 0 -1 1596025133906 ""}
{ "Info" "hdl.var" "" "2020.07.29.14:18:53 Info:     cadence" {  } {  } 0 0 "2020.07.29.14:18:53 Info:     cadence" 0 0 "Shell" 0 -1 1596025133932 ""}
{ "Info" "ncsim_setup.sh" "" "2020.07.29.14:18:53 Info:     cadence" {  } {  } 0 0 "2020.07.29.14:18:53 Info:     cadence" 0 0 "Shell" 0 -1 1596025133933 ""}
{ "Info" " directory" "" "2020.07.29.14:18:53 Info:     25 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2020.07.29.14:18:53 Info:     25 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1596025133935 ""}
{ "Info" " directory:" "" "2020.07.29.14:18:53 Info: Generating the following file(s) for RIVIERA simulator in /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation" {  } {  } 0 0 "2020.07.29.14:18:53 Info: Generating the following file(s) for RIVIERA simulator in /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation" 0 0 "Shell" 0 -1 1596025133982 ""}
{ "Info" "rivierapro_setup.tcl" "" "2020.07.29.14:18:53 Info:     aldec" {  } {  } 0 0 "2020.07.29.14:18:53 Info:     aldec" 0 0 "Shell" 0 -1 1596025133983 ""}
{ "Info" "." "" "2020.07.29.14:18:53 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation" {  } {  } 0 0 "2020.07.29.14:18:53 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/simulation" 0 0 "Shell" 0 -1 1596025133985 ""}
{ "Info" "" "" "2020.07.29.14:18:53 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2020.07.29.14:18:53 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1596025133989 ""}
{ "Info" "" "" "2020.07.29.14:18:53 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2020.07.29.14:18:53 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1596025133991 ""}
{ "Info" "" "" "2020.07.29.14:18:53 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.07.29.14:18:53 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1596025133992 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEMA5F31C6" "" "2020.07.29.14:18:53 Info: qsys-generate /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system.qsys --block-symbol-file --output-directory=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys" {  } {  } 0 0 "2020.07.29.14:18:53 Info: qsys-generate /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system.qsys --block-symbol-file --output-directory=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys" 0 0 "Shell" 0 -1 1596025133993 ""}
{ "Info" "soc_system.qsys" "" "2020.07.29.14:18:54 Info: Loading qsys" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Loading qsys" 0 0 "Shell" 0 -1 1596025134023 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Reading input file" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Reading input file" 0 0 "Shell" 0 -1 1596025134096 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Adding buttons_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Adding buttons_0 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025134108 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Parameterizing module buttons_0" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Parameterizing module buttons_0" 0 0 "Shell" 0 -1 1596025134109 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1596025134116 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1596025134116 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Adding hex_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Adding hex_0 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025134123 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Parameterizing module hex_0" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Parameterizing module hex_0" 0 0 "Shell" 0 -1 1596025134129 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Adding hex_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Adding hex_1 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025134130 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Parameterizing module hex_1" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Parameterizing module hex_1" 0 0 "Shell" 0 -1 1596025134130 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Adding hex_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Adding hex_2 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025134131 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Parameterizing module hex_2" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Parameterizing module hex_2" 0 0 "Shell" 0 -1 1596025134132 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Adding hex_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Adding hex_3 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025134133 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Parameterizing module hex_3" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Parameterizing module hex_3" 0 0 "Shell" 0 -1 1596025134135 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Adding hex_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Adding hex_4 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025134136 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Parameterizing module hex_4" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Parameterizing module hex_4" 0 0 "Shell" 0 -1 1596025134136 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Adding hex_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Adding hex_5 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025134149 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Parameterizing module hex_5" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Parameterizing module hex_5" 0 0 "Shell" 0 -1 1596025134149 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1596025134150 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1596025134152 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Adding leds_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Adding leds_0 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025134186 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Parameterizing module leds_0" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Parameterizing module leds_0" 0 0 "Shell" 0 -1 1596025134193 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Adding switches_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Adding switches_0 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025134194 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Parameterizing module switches_0" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Parameterizing module switches_0" 0 0 "Shell" 0 -1 1596025134196 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Building connections" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Building connections" 0 0 "Shell" 0 -1 1596025134197 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Parameterizing connections" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1596025134208 ""}
{ "Info" "" "" "2020.07.29.14:18:54 Info: Validating" {  } {  } 0 0 "2020.07.29.14:18:54 Info: Validating" 0 0 "Shell" 0 -1 1596025134223 ""}
{ "Info" "" "" "2020.07.29.14:19:15 Info: Done reading input file" {  } {  } 0 0 "2020.07.29.14:19:15 Info: Done reading input file" 0 0 "Shell" 0 -1 1596025155041 ""}
{ "Info" "" "" "2020.07.29.14:19:21 Info: soc_system.buttons_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.07.29.14:19:21 Info: soc_system.buttons_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1596025161678 ""}
{ "Info" "" "" "2020.07.29.14:19:21 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.07.29.14:19:21 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1596025161684 ""}
{ "Info" "" "" "2020.07.29.14:19:21 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.07.29.14:19:21 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1596025161686 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.07.29.14:19:21 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.07.29.14:19:21 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1596025161686 ""}
{ "Warning" "" "" "2020.07.29.14:19:21 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.07.29.14:19:21 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1596025161686 ""}
{ "Warning" "" "" "2020.07.29.14:19:21 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.07.29.14:19:21 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1596025161686 ""}
{ "Info" "" "" "2020.07.29.14:19:21 Info: soc_system.switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.07.29.14:19:21 Info: soc_system.switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1596025161702 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA5F31C6" "" "2020.07.29.14:19:23 Info: qsys-generate succeeded.\n2020.07.29.14:19:23 Info: Finished: Create block symbol file (.bsf)\n2020.07.29.14:19:23 Info: \n2020.07.29.14:19:23 Info: Starting: Create HDL design files for synthesis\n2020.07.29.14:19:23 Info: qsys-generate /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system.qsys --synthesis=VHDL --output-directory=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system" {  } {  } 0 0 "2020.07.29.14:19:23 Info: qsys-generate succeeded.\n2020.07.29.14:19:23 Info: Finished: Create block symbol file (.bsf)\n2020.07.29.14:19:23 Info: \n2020.07.29.14:19:23 Info: Starting: Create HDL design files for synthesis\n2020.07.29.14:19:23 Info: qsys-generate /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system.qsys --synthesis=VHDL --output-directory=/home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system" 0 0 "Shell" 0 -1 1596025163276 ""}
{ "Info" "soc_system.qsys" "" "2020.07.29.14:19:23 Info: Loading qsys" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Loading qsys" 0 0 "Shell" 0 -1 1596025163313 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Reading input file" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Reading input file" 0 0 "Shell" 0 -1 1596025163372 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Adding buttons_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Adding buttons_0 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025163383 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Parameterizing module buttons_0" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Parameterizing module buttons_0" 0 0 "Shell" 0 -1 1596025163384 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1596025163392 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1596025163392 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Adding hex_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Adding hex_0 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025163392 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Parameterizing module hex_0" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Parameterizing module hex_0" 0 0 "Shell" 0 -1 1596025163399 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Adding hex_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Adding hex_1 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025163400 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Parameterizing module hex_1" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Parameterizing module hex_1" 0 0 "Shell" 0 -1 1596025163400 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Adding hex_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Adding hex_2 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025163401 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Parameterizing module hex_2" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Parameterizing module hex_2" 0 0 "Shell" 0 -1 1596025163403 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Adding hex_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Adding hex_3 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025163403 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Parameterizing module hex_3" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Parameterizing module hex_3" 0 0 "Shell" 0 -1 1596025163404 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Adding hex_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Adding hex_4 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025163404 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Parameterizing module hex_4" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Parameterizing module hex_4" 0 0 "Shell" 0 -1 1596025163404 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Adding hex_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Adding hex_5 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025163405 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Parameterizing module hex_5" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Parameterizing module hex_5" 0 0 "Shell" 0 -1 1596025163405 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1596025163405 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1596025163420 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Adding leds_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Adding leds_0 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025163442 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Parameterizing module leds_0" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Parameterizing module leds_0" 0 0 "Shell" 0 -1 1596025163448 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Adding switches_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Adding switches_0 \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1596025163451 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Parameterizing module switches_0" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Parameterizing module switches_0" 0 0 "Shell" 0 -1 1596025163455 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Building connections" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Building connections" 0 0 "Shell" 0 -1 1596025163460 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Parameterizing connections" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1596025163474 ""}
{ "Info" "" "" "2020.07.29.14:19:23 Info: Validating" {  } {  } 0 0 "2020.07.29.14:19:23 Info: Validating" 0 0 "Shell" 0 -1 1596025163480 ""}
{ "Info" "" "" "2020.07.29.14:19:41 Info: Done reading input file" {  } {  } 0 0 "2020.07.29.14:19:41 Info: Done reading input file" 0 0 "Shell" 0 -1 1596025181240 ""}
{ "Info" "" "" "2020.07.29.14:19:47 Info: soc_system.buttons_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.07.29.14:19:47 Info: soc_system.buttons_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1596025187687 ""}
{ "Info" "" "" "2020.07.29.14:19:47 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.07.29.14:19:47 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1596025187691 ""}
{ "Info" "" "" "2020.07.29.14:19:47 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.07.29.14:19:47 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1596025187692 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.07.29.14:19:47 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.07.29.14:19:47 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1596025187692 ""}
{ "Warning" "" "" "2020.07.29.14:19:47 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.07.29.14:19:47 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1596025187692 ""}
{ "Warning" "" "" "2020.07.29.14:19:47 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.07.29.14:19:47 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1596025187697 ""}
{ "Info" "" "" "2020.07.29.14:19:47 Info: soc_system.switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.07.29.14:19:47 Info: soc_system.switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1596025187709 ""}
{ "Info" "" "" "2020.07.29.14:21:08 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2020.07.29.14:21:08 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1596025268500 ""}
{ "Info" "" "" "2020.07.29.14:21:31 Info: buttons_0: Starting RTL generation for module 'soc_system_buttons_0'" {  } {  } 0 0 "2020.07.29.14:21:31 Info: buttons_0: Starting RTL generation for module 'soc_system_buttons_0'" 0 0 "Shell" 0 -1 1596025291375 ""}
{ "Info" "soc_system_buttons_0_component_configuration.pl  --do_build_sim=0  ]" "" "2020.07.29.14:21:31 Info: buttons_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons_0 --dir=/tmp/alt8472_2418425673235702361.dir/0023_buttons_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8472_2418425673235702361.dir/0023_buttons_0_gen/" {  } {  } 0 0 "2020.07.29.14:21:31 Info: buttons_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons_0 --dir=/tmp/alt8472_2418425673235702361.dir/0023_buttons_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8472_2418425673235702361.dir/0023_buttons_0_gen/" 0 0 "Shell" 0 -1 1596025291376 ""}
{ "Info" "" "" "2020.07.29.14:21:31 Info: buttons_0: Done RTL generation for module 'soc_system_buttons_0'\n2020.07.29.14:21:31 Info: buttons_0: \"soc_system\" instantiated altera_avalon_pio \"buttons_0\"" {  } {  } 0 0 "2020.07.29.14:21:31 Info: buttons_0: Done RTL generation for module 'soc_system_buttons_0'\n2020.07.29.14:21:31 Info: buttons_0: \"soc_system\" instantiated altera_avalon_pio \"buttons_0\"" 0 0 "Shell" 0 -1 1596025291830 ""}
{ "Info" "" "" "2020.07.29.14:21:31 Info: hex_0: Starting RTL generation for module 'soc_system_hex_0'" {  } {  } 0 0 "2020.07.29.14:21:31 Info: hex_0: Starting RTL generation for module 'soc_system_hex_0'" 0 0 "Shell" 0 -1 1596025291839 ""}
{ "Info" "soc_system_hex_0_component_configuration.pl  --do_build_sim=0  ]" "" "2020.07.29.14:21:31 Info: hex_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_hex_0 --dir=/tmp/alt8472_2418425673235702361.dir/0024_hex_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8472_2418425673235702361.dir/0024_hex_0_gen/" {  } {  } 0 0 "2020.07.29.14:21:31 Info: hex_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_hex_0 --dir=/tmp/alt8472_2418425673235702361.dir/0024_hex_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8472_2418425673235702361.dir/0024_hex_0_gen/" 0 0 "Shell" 0 -1 1596025291840 ""}
{ "Info" "" "" "2020.07.29.14:21:32 Info: hex_0: Done RTL generation for module 'soc_system_hex_0'\n2020.07.29.14:21:32 Info: hex_0: \"soc_system\" instantiated altera_avalon_pio \"hex_0\"" {  } {  } 0 0 "2020.07.29.14:21:32 Info: hex_0: Done RTL generation for module 'soc_system_hex_0'\n2020.07.29.14:21:32 Info: hex_0: \"soc_system\" instantiated altera_avalon_pio \"hex_0\"" 0 0 "Shell" 0 -1 1596025292365 ""}
{ "Info" "" "" "2020.07.29.14:21:32 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2020.07.29.14:21:32 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1596025292369 ""}
{ "Info" "" "" "2020.07.29.14:21:34 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.07.29.14:21:34 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1596025294501 ""}
{ "Info" "" "" "2020.07.29.14:21:36 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.07.29.14:21:36 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1596025296179 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.07.29.14:21:36 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2020.07.29.14:21:36 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1596025296191 ""}
{ "Warning" "" "" "2020.07.29.14:21:36 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.07.29.14:21:36 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1596025296192 ""}
{ "Warning" "" "" "2020.07.29.14:21:36 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.07.29.14:21:36 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1596025296198 ""}
{ "Info" "" "" "2020.07.29.14:21:37 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2020.07.29.14:21:37 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1596025297880 ""}
{ "Info" "soc_system_leds_0_component_configuration.pl  --do_build_sim=0  ]" "" "2020.07.29.14:21:37 Info: leds_0: Starting RTL generation for module 'soc_system_leds_0'\n2020.07.29.14:21:37 Info: leds_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_leds_0 --dir=/tmp/alt8472_2418425673235702361.dir/0025_leds_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8472_2418425673235702361.dir/0025_leds_0_gen/" {  } {  } 0 0 "2020.07.29.14:21:37 Info: leds_0: Starting RTL generation for module 'soc_system_leds_0'\n2020.07.29.14:21:37 Info: leds_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_leds_0 --dir=/tmp/alt8472_2418425673235702361.dir/0025_leds_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8472_2418425673235702361.dir/0025_leds_0_gen/" 0 0 "Shell" 0 -1 1596025297895 ""}
{ "Info" "" "" "2020.07.29.14:21:38 Info: leds_0: Done RTL generation for module 'soc_system_leds_0'" {  } {  } 0 0 "2020.07.29.14:21:38 Info: leds_0: Done RTL generation for module 'soc_system_leds_0'" 0 0 "Shell" 0 -1 1596025298346 ""}
{ "Info" "" "" "2020.07.29.14:21:38 Info: leds_0: \"soc_system\" instantiated altera_avalon_pio \"leds_0\"" {  } {  } 0 0 "2020.07.29.14:21:38 Info: leds_0: \"soc_system\" instantiated altera_avalon_pio \"leds_0\"" 0 0 "Shell" 0 -1 1596025298348 ""}
{ "Info" "soc_system_switches_0_component_configuration.pl  --do_build_sim=0  ]" "" "2020.07.29.14:21:38 Info: switches_0: Starting RTL generation for module 'soc_system_switches_0'\n2020.07.29.14:21:38 Info: switches_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_switches_0 --dir=/tmp/alt8472_2418425673235702361.dir/0026_switches_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8472_2418425673235702361.dir/0026_switches_0_gen/" {  } {  } 0 0 "2020.07.29.14:21:38 Info: switches_0: Starting RTL generation for module 'soc_system_switches_0'\n2020.07.29.14:21:38 Info: switches_0:   Generation command is \[exec /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /home/tijmen/intelFPGA/20.1/quartus/linux64/perl/lib -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /home/tijmen/intelFPGA/20.1/quartus/sopc_builder/bin -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tijmen/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_switches_0 --dir=/tmp/alt8472_2418425673235702361.dir/0026_switches_0_gen/ --quartus_dir=/home/tijmen/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8472_2418425673235702361.dir/0026_switches_0_gen/" 0 0 "Shell" 0 -1 1596025298361 ""}
{ "Info" "" "" "2020.07.29.14:21:38 Info: switches_0: Done RTL generation for module 'soc_system_switches_0'\n2020.07.29.14:21:38 Info: switches_0: \"soc_system\" instantiated altera_avalon_pio \"switches_0\"" {  } {  } 0 0 "2020.07.29.14:21:38 Info: switches_0: Done RTL generation for module 'soc_system_switches_0'\n2020.07.29.14:21:38 Info: switches_0: \"soc_system\" instantiated altera_avalon_pio \"switches_0\"" 0 0 "Shell" 0 -1 1596025298771 ""}
{ "Info" "" "" "2020.07.29.14:21:40 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:21:40 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025300613 ""}
{ "Info" "" "" "2020.07.29.14:21:40 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:21:40 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025300761 ""}
{ "Info" "" "" "2020.07.29.14:21:40 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:21:40 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025300978 ""}
{ "Info" "" "" "2020.07.29.14:21:41 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:21:41 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025301303 ""}
{ "Info" "" "" "2020.07.29.14:21:41 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:21:41 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025301502 ""}
{ "Info" "" "" "2020.07.29.14:21:41 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:21:41 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025301718 ""}
{ "Info" "" "" "2020.07.29.14:21:41 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:21:41 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025301919 ""}
{ "Info" "" "" "2020.07.29.14:21:42 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:21:42 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025302148 ""}
{ "Info" "" "" "2020.07.29.14:21:42 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.07.29.14:21:42 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1596025302359 ""}
{ "Info" "" "" "2020.07.29.14:21:45 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.07.29.14:21:45 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1596025305207 ""}
{ "Info" "" "" "2020.07.29.14:21:45 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.07.29.14:21:45 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1596025305234 ""}
{ "Info" "" "" "2020.07.29.14:21:45 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.07.29.14:21:45 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1596025305575 ""}
{ "Info" "" "" "2020.07.29.14:21:45 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.07.29.14:21:45 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1596025305928 ""}
{ "Info" "" "" "2020.07.29.14:21:45 Info: switches_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"switches_0_s1_translator\"" {  } {  } 0 0 "2020.07.29.14:21:45 Info: switches_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"switches_0_s1_translator\"" 0 0 "Shell" 0 -1 1596025305937 ""}
{ "Info" "" "" "2020.07.29.14:21:45 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2020.07.29.14:21:45 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1596025305938 ""}
{ "Info" "" "" "2020.07.29.14:21:45 Info: switches_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"switches_0_s1_agent\"" {  } {  } 0 0 "2020.07.29.14:21:45 Info: switches_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"switches_0_s1_agent\"" 0 0 "Shell" 0 -1 1596025305948 ""}
{ "Info" "" "" "2020.07.29.14:21:45 Info: switches_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"switches_0_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2020.07.29.14:21:45 Info: switches_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"switches_0_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1596025305950 ""}
{ "Info" "" "" "2020.07.29.14:21:45 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.07.29.14:21:45 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1596025305989 ""}
{ "Info" "" "" "2020.07.29.14:21:46 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.07.29.14:21:46 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1596025306012 ""}
{ "Info" "" "" "2020.07.29.14:21:46 Info: hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" {  } {  } 0 0 "2020.07.29.14:21:46 Info: hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1596025306016 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.07.29.14:21:46 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.07.29.14:21:46 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1596025306021 ""}
{ "Info" "" "" "2020.07.29.14:21:46 Info: switches_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"switches_0_s1_burst_adapter\"" {  } {  } 0 0 "2020.07.29.14:21:46 Info: switches_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"switches_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1596025306040 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.07.29.14:21:46 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.07.29.14:21:46 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1596025306050 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.07.29.14:21:46 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.07.29.14:21:46 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1596025306052 ""}
{ "Info" "" "" "2020.07.29.14:21:46 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.07.29.14:21:46 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1596025306069 ""}
{ "Info" "" "" "2020.07.29.14:21:46 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.07.29.14:21:46 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1596025306129 ""}
{ "Info" "" "" "2020.07.29.14:21:46 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.07.29.14:21:46 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1596025306153 ""}
{ "Info" "" "" "2020.07.29.14:21:46 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.07.29.14:21:46 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1596025306208 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.07.29.14:21:46 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.07.29.14:21:46 Info: Reusing file /home/tijmen/Documents/Baremetal_Hex_Disco/hw/quartus/qsys/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1596025306218 ""}
{ "Info" "" "" "2020.07.29.14:21:46 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.07.29.14:21:46 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1596025306313 ""}
{ "Info" "" "" "2020.07.29.14:23:16 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.07.29.14:23:16 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1596025396550 ""}
{ "Info" "" "" "2020.07.29.14:23:16 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.07.29.14:23:16 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1596025396600 ""}
{ "Info" "" "" "2020.07.29.14:23:16 Info: soc_system: Done \"soc_system\" with 25 modules, 82 files" {  } {  } 0 0 "2020.07.29.14:23:16 Info: soc_system: Done \"soc_system\" with 25 modules, 82 files" 0 0 "Shell" 0 -1 1596025396601 ""}
{ "Info" "" "" "2020.07.29.14:23:19 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.07.29.14:23:19 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1596025399086 ""}
{ "Info" "" "" "2020.07.29.14:23:19 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2020.07.29.14:23:19 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1596025399087 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys qsys/soc_system.qsys " "Completed upgrading IP component Qsys with file \"qsys/soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1596025438390 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/tijmen/intelFPGA/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/tijmen/intelFPGA/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1596025482041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 15 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596025482041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 29 14:24:42 2020 " "Processing ended: Wed Jul 29 14:24:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596025482041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:31 " "Elapsed time: 00:10:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596025482041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:24 " "Total CPU time (on all processors): 00:06:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596025482041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1596025482041 ""}
