//******************************************************
//COPYRIGHT(c)2016,SouthChina university of technology
//ALL rights reserved.
//IP LIB INDEX :
//IP Name		:
//
//File name		:out16hi.v
//Module name 	:out16hi
//Full name		:
//
//Author 		:LeeJT
//Email			:1164880972@qq.com
//Data			:
//Version		:
//
//Abstract		:
//Called by		:Son Module
//
//Modification history
//--------------------------------------------------------
// //
// $LOG$
//
//********************************************************

//********************************************************
//DEFINE MODULE PORT //
//********************************************************
//
module out16hi (
					  //INPUT
					scl,
					sda,
					  //OUTPUT
					outhigh
					  );
//********************************************************
//DEFINE PARAMETER //
//********************************************************
parameter ready = 6'b00_0000,
				sbit0 = 6'b00_0001,
				sbit1 = 6'b00_0010,
				sbit2 = 6'b00_0100,
				sbit3 = 6'b00_1000,
				sbit4 = 6'b01_1111;
				

//********************************************************
//DEFINE INPUT //
//********************************************************
input scl,
		sda;
//********************************************************
//DEFINE OUTPUT //
//********************************************************
output [15:0] outhigh;
//********************************************************
//OUTPUT ATRIBUTE //
//********************************************************
//REGS
reg [15:0] outhigh;
reg [5:0] mstate;
reg [3:0] pdata,
				pdatebuf;
reg StartFlag,
		EndFlag;

//WIRES



//********************************************************
//MODULE  REGISTERS/WIRES DEFINE //
//********************************************************




//********************************************************
//INSTANCE MODULE //
//********************************************************



//********************************************************
//MAIN CODE //
//********************************************************

always @(negedge sda)
begin 
	if(scl)
	begin 
		StartFlag <= 1'b1;
	end
	else if (EndFlag)
		StartFlag <= 1'b0;
end


always @(posedge sda)
begin 
	if(scl)
	begin 
		EndFlag <= 1'b1;
		pdatebuf <= pdata;
	end
	else 
	EndFlag <= 1'b0;
end

always @(pdatebuf)
begin 
	case (pdatabuf)
		4'b0001: outhigh = 16'b0000_0000_0000_0001;
		4'b0010: outhigh = 16'b0000_0000_0000_0010;	
		4'b0011: outhigh = 16'b0000_0000_0000_0100;	
		4'b0100: outhigh = 16'b0000_0000_0000_1000;	
		4'b0101: outhigh = 16'b0000_0000_0001_0000;	
		4'b0110: outhigh = 16'b0000_0000_0010_0000;	
		4'b0111: outhigh = 16'b0000_0000_0100_0000;	
		4'b1000: outhigh = 16'b0000_0000_1000_0000;	
		4'b1001: outhigh = 16'b0000_0001_0000_0000;	
		4'b1010: outhigh = 16'b0000_0010_0000_0000;	
		4'b1011: outhigh = 16'b0000_0100_0000_0000;	
		4'b1100: outhigh = 16'b0000_1000_0000_0000;	
		4'b1101: outhigh = 16'b0001_0000_0000_0000;	
		4'b1110: outhigh = 16'b0010_0000_0000_0000;	
		4'b1111: outhigh = 16'b0100_0000_0000_0000;		
		4'b0000: outhigh = 16'b1000_0000_0000_0000;					
	endcase 
end


always @(posedge scl)
begin 
	if (StartFlag)
		case (mstate)
			sbit0:begin 
					mstate <= sbit1;
					pdate[3] <= sda;
					$display("I am in sdabit0.");
			end
			sbit1:begin 
					mstate <= sbit2;
					pdate[2] <= sda;
					$display("I am in sdabit1.");
			end
			sbit1:begin 
					mstate <= sbit3;
					pdate[1] <= sda;
					$display("I am in sdabit2.");
			end
			sbit3:begin 
					mstate <= sbit4;
					pdate[0] <= sda;
					$display("I am in sdabit3.");
			end
			sbit4:begin 
					mstate <= sbit0;
					$display("I am in sdastop.");
			end
			default: mastate <= sbit0;
			
		endcase 
	else mstate <= sbit0;
end



//********************************************************//
endmodule










