# DAC-SDC-2020-SEUer


This is a repository for FPGA-based neural network inference for DAC'2020-SDC. 

SEUer Group, ASIC cneter, Southeast University, Nnajing, China

Guoqing Li*, Jingwei Zhang*, Ruixia Wu, Jiaojie Li, Feng Lv

li_guopqing@seu.edu.cn

In DAC'2020-SDC, Our design bases on SkyNet (), the champion design of the 56th IEEE/ACM Design Automation Conference System Design Contest (DAC-SDC). We deliver 72.2% Intersection over Union (IoU), 36.53fps and 8399J energy consumption on Ultra96v2. Our contributions are as follows:




Furethermoe, we deploy our imp o (https://github.com/jiangwx/SkrSkr)
