Time resolution is 1 ps
$finish called at time : 70 ns : File "E:/Codes/verilog-vivado/D_flipflop/D_flipflop.srcs/sim_1/new/tb_d_ff.v" Line 42
