<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="azmanteghi09.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dflop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dflop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dflop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dflop.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dflop.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dflop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dflop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dflop.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dflop_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dflop_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dflop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="seq_circuit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="seq_circuit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="seq_circuit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="seq_circuit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="seq_circuit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="seq_circuit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="seq_circuit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="seq_circuit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="seq_circuit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="seq_circuit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seq_circuit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="seq_circuit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="seq_circuit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="seq_circuit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="seq_circuit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="seq_circuit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="seq_circuit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="seq_circuit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="seq_circuit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="seq_circuit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="seq_circuit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="seq_circuit_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="seq_circuit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="seq_circuit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="seq_circuit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="seq_circuit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seq_circuit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seq_circuit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="seq_circuit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="seq_circuit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seq_circuit_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seq_circuit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="seq_circuit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="seq_circuit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="seq_circuit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seq_circuit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_seq_circuit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_seq_circuit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_seq_circuit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_seq_circuit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1607982447" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1607982447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608029574" xil_pn:in_ck="-7014508506100804788" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1608029574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dflop.v"/>
      <outfile xil_pn:name="seq_circuit.v"/>
      <outfile xil_pn:name="tb_seq_circuit.v"/>
    </transform>
    <transform xil_pn:end_ts="1608029105" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6639165009587288921" xil_pn:start_ts="1608029105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608029105" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2643815018109501115" xil_pn:start_ts="1608029105">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607982452" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7453098564068682440" xil_pn:start_ts="1607982452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608029574" xil_pn:in_ck="-7014508506100804788" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1608029574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dflop.v"/>
      <outfile xil_pn:name="seq_circuit.v"/>
      <outfile xil_pn:name="tb_seq_circuit.v"/>
    </transform>
    <transform xil_pn:end_ts="1608029576" xil_pn:in_ck="-7014508506100804788" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1010816116519508963" xil_pn:start_ts="1608029574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_seq_circuit_beh.prj"/>
      <outfile xil_pn:name="tb_seq_circuit_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1608029849" xil_pn:in_ck="5868908299473406985" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-9116328105912775840" xil_pn:start_ts="1608029849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_seq_circuit_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1607979015" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1607979015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608029065" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4245776601132177360" xil_pn:start_ts="1608029065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608029065" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7453098564068682440" xil_pn:start_ts="1608029065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608029065" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1608029065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608029065" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8614705800184456430" xil_pn:start_ts="1608029065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608029065" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1608029065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608029065" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1332867012337865602" xil_pn:start_ts="1608029065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608029523" xil_pn:in_ck="-2921740499903670504" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="5702975249835547509" xil_pn:start_ts="1608029514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dflop.ngr"/>
      <outfile xil_pn:name="seq_circuit.lso"/>
      <outfile xil_pn:name="seq_circuit.ngc"/>
      <outfile xil_pn:name="seq_circuit.ngr"/>
      <outfile xil_pn:name="seq_circuit.prj"/>
      <outfile xil_pn:name="seq_circuit.stx"/>
      <outfile xil_pn:name="seq_circuit.syr"/>
      <outfile xil_pn:name="seq_circuit.xst"/>
      <outfile xil_pn:name="seq_circuit_stx_beh.prj"/>
      <outfile xil_pn:name="seq_circuit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1608029074" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5806221009972859715" xil_pn:start_ts="1608029074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608029529" xil_pn:in_ck="3813954421756624476" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4684447269937150153" xil_pn:start_ts="1608029523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="seq_circuit.bld"/>
      <outfile xil_pn:name="seq_circuit.ngd"/>
      <outfile xil_pn:name="seq_circuit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1608029546" xil_pn:in_ck="2781540403790793474" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1608029529">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="seq_circuit.pcf"/>
      <outfile xil_pn:name="seq_circuit_map.map"/>
      <outfile xil_pn:name="seq_circuit_map.mrp"/>
      <outfile xil_pn:name="seq_circuit_map.ncd"/>
      <outfile xil_pn:name="seq_circuit_map.ngm"/>
      <outfile xil_pn:name="seq_circuit_map.xrpt"/>
      <outfile xil_pn:name="seq_circuit_summary.xml"/>
      <outfile xil_pn:name="seq_circuit_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1608029571" xil_pn:in_ck="3508457178941836059" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1608029546">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="seq_circuit.ncd"/>
      <outfile xil_pn:name="seq_circuit.pad"/>
      <outfile xil_pn:name="seq_circuit.par"/>
      <outfile xil_pn:name="seq_circuit.ptwx"/>
      <outfile xil_pn:name="seq_circuit.unroutes"/>
      <outfile xil_pn:name="seq_circuit.xpi"/>
      <outfile xil_pn:name="seq_circuit_pad.csv"/>
      <outfile xil_pn:name="seq_circuit_pad.txt"/>
      <outfile xil_pn:name="seq_circuit_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1608029571" xil_pn:in_ck="2781540403790793342" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1608029561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="seq_circuit.twr"/>
      <outfile xil_pn:name="seq_circuit.twx"/>
    </transform>
  </transforms>

</generated_project>
