Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cea44c81e00d45cf9089ebdd44069276 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net clock is not permitted [C:/Users/ALLAN/Downloads/testbench.v:6]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port clock [C:/Users/ALLAN/Downloads/testbench.v:6]
ERROR: [VRFC 10-529] concurrent assignment to a non-net reset is not permitted [C:/Users/ALLAN/Downloads/testbench.v:7]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port reset [C:/Users/ALLAN/Downloads/testbench.v:7]
ERROR: [VRFC 10-529] concurrent assignment to a non-net entrada is not permitted [C:/Users/ALLAN/Downloads/testbench.v:8]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port entrada [C:/Users/ALLAN/Downloads/testbench.v:8]
ERROR: [VRFC 10-2839] mixed concurrent and procedural assignment on clock [C:/Users/ALLAN/Downloads/testbench.v:2]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
