Info: Importing module main
Info: Rule checker, verifying imported design
Info: Checksum: 0x97a898ca

Warning: unmatched constraint 'HSYNC' (on line 10)
Warning: unmatched constraint 'P2' (on line 11)
Warning: unmatched constraint 'DTR' (on line 12)
Warning: unmatched constraint 'CTS' (on line 13)
Warning: unmatched constraint 'RTS' (on line 15)
Info: constrained 'TXD0' to bel 'X0/Y27/io0'
Info: constrained 'RXD0' to bel 'X0/Y25/io1'
Warning: unmatched constraint 'GREEN3' (on line 19)
Warning: unmatched constraint 'GREEN4' (on line 20)
Warning: unmatched constraint 'GREEN1' (on line 21)
Warning: unmatched constraint 'GREEN0' (on line 22)
Warning: unmatched constraint 'BLUE3' (on line 23)
Warning: unmatched constraint 'BLUE2' (on line 24)
Warning: unmatched constraint 'BLUE1' (on line 25)
Warning: unmatched constraint 'BLUE0' (on line 26)
Info: constrained 'GPOUT4' to bel 'X0/Y17/io0'
Info: constrained 'CLKIN' to bel 'X0/Y16/io1'
Info: constrained 'GPOUT5' to bel 'X0/Y16/io0'
Warning: unmatched constraint 'P23' (on line 31)
Info: constrained 'GPOUT6' to bel 'X0/Y12/io0'
Info: constrained 'GPOUT7' to bel 'X0/Y11/io1'
Info: constrained 'ADC_CS' to bel 'X0/Y11/io0'
Warning: unmatched constraint 'SDA' (on line 36)
Warning: unmatched constraint 'SCL' (on line 37)
Info: constrained 'BME680_CS' to bel 'X0/Y5/io1'
Warning: unmatched constraint 'P32' (on line 40)
Warning: unmatched constraint 'P33' (on line 41)
Warning: unmatched constraint 'P34' (on line 42)
Info: constrained 'ICE_SCK' to bel 'X4/Y0/io0'
Info: constrained 'ICE_MISO' to bel 'X4/Y0/io1'
Info: constrained 'ICE_MOSI' to bel 'X6/Y0/io1'
Warning: unmatched constraint 'P41' (on line 50)
Warning: unmatched constraint 'P42' (on line 51)
Warning: unmatched constraint 'P43' (on line 52)
Warning: unmatched constraint 'P44' (on line 53)
Warning: unmatched constraint 'P45' (on line 54)
Warning: unmatched constraint 'P47' (on line 56)
Warning: unmatched constraint 'P48' (on line 57)
Info: constrained 'RXD1' to bel 'X16/Y0/io1'
Info: constrained 'TXD1' to bel 'X17/Y0/io0'
Warning: unmatched constraint 'P55' (on line 61)
Warning: unmatched constraint 'P56' (on line 62)
Warning: unmatched constraint 'P60' (on line 64)
Warning: unmatched constraint 'P61' (on line 65)
Warning: unmatched constraint 'P62' (on line 66)
Warning: unmatched constraint 'MB1' (on line 67)
Warning: unmatched constraint 'MB0' (on line 68)
Warning: unmatched constraint 'MOSI' (on line 73)
Warning: unmatched constraint 'MISO' (on line 74)
Warning: unmatched constraint 'SCK' (on line 76)
Info: constrained 'FSS' to bel 'X31/Y0/io1'
Warning: unmatched constraint 'P73' (on line 84)
Warning: unmatched constraint 'P74' (on line 85)
Warning: unmatched constraint 'P75' (on line 86)
Warning: unmatched constraint 'P76' (on line 87)
Warning: unmatched constraint 'P78' (on line 89)
Warning: unmatched constraint 'P79' (on line 90)
Info: constrained 'GPIN0' to bel 'X33/Y4/io1'
Info: constrained 'GPIN1' to bel 'X33/Y5/io0'
Info: constrained 'GPIN2' to bel 'X33/Y5/io1'
Info: constrained 'GPIN3' to bel 'X33/Y6/io0'
Info: constrained 'GPIN4' to bel 'X33/Y6/io1'
Info: constrained 'GPIN5' to bel 'X33/Y10/io1'
Info: constrained 'GPIN6' to bel 'X33/Y14/io1'
Info: constrained 'GPIN7' to bel 'X33/Y15/io0'
Warning: unmatched constraint 'P90' (on line 102)
Warning: unmatched constraint 'P91' (on line 103)
Warning: unmatched constraint 'P93' (on line 105)
Warning: unmatched constraint 'P94' (on line 106)
Warning: unmatched constraint 'P95' (on line 107)
Warning: unmatched constraint 'P96' (on line 108)
Warning: unmatched constraint 'P97' (on line 109)
Warning: unmatched constraint 'P98' (on line 110)
Warning: unmatched constraint 'P99' (on line 111)
Warning: unmatched constraint 'P101' (on line 113)
Warning: unmatched constraint 'P102' (on line 114)
Warning: unmatched constraint 'P104' (on line 116)
Warning: unmatched constraint 'P105' (on line 117)
Warning: unmatched constraint 'P106' (on line 118)
Warning: unmatched constraint 'P107' (on line 119)
Info: constrained 'LoRA_MOSI' to bel 'X31/Y33/io1'
Info: constrained 'LoRA_MISO' to bel 'X30/Y33/io1'
Info: constrained 'LoRA_CS' to bel 'X29/Y33/io1'
Info: constrained 'LoRA_SCK' to bel 'X28/Y33/io1'
Info: constrained 'LoRA_RST' to bel 'X26/Y33/io1'
Warning: unmatched constraint 'P120' (on line 129)
Info: constrained 'RXD2' to bel 'X25/Y33/io0'
Warning: unmatched constraint 'P122' (on line 131)
Info: constrained 'TXD2' to bel 'X20/Y33/io0'
Warning: unmatched constraint 'P125' (on line 134)
Warning: unmatched constraint 'P128' (on line 136)
Warning: unmatched constraint 'P129' (on line 137)
Warning: unmatched constraint 'P130' (on line 139)
Warning: unmatched constraint 'P134' (on line 140)
Warning: unmatched constraint 'VSYNC' (on line 141)
Info: constrained 'GPOUT0' to bel 'X7/Y33/io1'
Info: constrained 'GPOUT1' to bel 'X7/Y33/io0'
Info: constrained 'GPOUT2' to bel 'X6/Y33/io1'
Info: constrained 'GPOUT3' to bel 'X6/Y33/io0'
Warning: unmatched constraint 'RED3' (on line 147)
Warning: unmatched constraint 'RED2' (on line 148)
Warning: unmatched constraint 'RED1' (on line 149)
Warning: unmatched constraint 'RED0' (on line 150)

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2620 LCs used as LUT4 only
Info:      333 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      980 LCs used as DFF only
Info: Packing carries..
Info:      213 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll1.uut' to X16/Y33/pll_3
Info: Packing special functions..
Info:   PLL 'pll1.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll1.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y32/lc0
Info: Promoting globals..
Info: promoting clk (fanout 1375)
Info: promoting sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [reset] (fanout 111)
Info: promoting reset [reset] (fanout 71)
Info: promoting sys1.wr_timer [reset] (fanout 33)
Info: promoting sys1.cpu.regs[8]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[6]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[4]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[2]_SB_DFFE_Q_E [cen] (fanout 32)
Info: Constraining chains...
Info:       70 LCs used to legalise carry chains.
Info: Checksum: 0x94719e87

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x2334061d

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4219/ 7680    54%
Info: 	        ICESTORM_RAM:    32/   32   100%
Info: 	               SB_IO:    34/  256    13%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 36 cells based on constraints.
Info: Creating initial analytic placement for 3721 cells, random placement wirelen = 114508.
Info:     at initial placer iter 0, wirelen = 1639
Info:     at initial placer iter 1, wirelen = 1714
Info:     at initial placer iter 2, wirelen = 1612
Info:     at initial placer iter 3, wirelen = 1636
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1702, spread = 29511, legal = 37877; time = 0.21s
Info:     at iteration #2, type ALL: wirelen solved = 2778, spread = 22192, legal = 32978; time = 0.22s
Info:     at iteration #3, type ALL: wirelen solved = 4124, spread = 21492, legal = 32453; time = 0.24s
Info:     at iteration #4, type ALL: wirelen solved = 6194, spread = 20757, legal = 30735; time = 0.21s
Info:     at iteration #5, type ALL: wirelen solved = 7778, spread = 20302, legal = 31606; time = 0.20s
Info:     at iteration #6, type ALL: wirelen solved = 9227, spread = 20117, legal = 31056; time = 0.20s
Info:     at iteration #7, type ALL: wirelen solved = 10102, spread = 19760, legal = 29540; time = 1.09s
Info:     at iteration #8, type ALL: wirelen solved = 11003, spread = 19433, legal = 29586; time = 0.19s
Info:     at iteration #9, type ALL: wirelen solved = 11538, spread = 19176, legal = 28745; time = 0.18s
Info:     at iteration #10, type ALL: wirelen solved = 12200, spread = 18791, legal = 28236; time = 0.17s
Info:     at iteration #11, type ALL: wirelen solved = 12650, spread = 18256, legal = 28945; time = 0.18s
Info:     at iteration #12, type ALL: wirelen solved = 12799, spread = 18872, legal = 28969; time = 0.19s
Info:     at iteration #13, type ALL: wirelen solved = 13153, spread = 19214, legal = 30745; time = 0.20s
Info:     at iteration #14, type ALL: wirelen solved = 13782, spread = 18786, legal = 28737; time = 0.18s
Info:     at iteration #15, type ALL: wirelen solved = 13862, spread = 18993, legal = 28577; time = 0.17s
Info: HeAP Placer Time: 4.50s
Info:   of which solving equations: 1.45s
Info:   of which spreading cells: 0.22s
Info:   of which strict legalisation: 2.46s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1500, wirelen = 28236
Info:   at iteration #5: temp = 0.000000, timing cost = 1538, wirelen = 23804
Info:   at iteration #10: temp = 0.000000, timing cost = 1303, wirelen = 22010
Info:   at iteration #15: temp = 0.000000, timing cost = 1323, wirelen = 21099
Info:   at iteration #20: temp = 0.000000, timing cost = 1365, wirelen = 20349
Info:   at iteration #25: temp = 0.000000, timing cost = 1292, wirelen = 19914
Info:   at iteration #30: temp = 0.000000, timing cost = 1304, wirelen = 19736
Info:   at iteration #35: temp = 0.000000, timing cost = 1298, wirelen = 19657
Info:   at iteration #40: temp = 0.000000, timing cost = 1290, wirelen = 19623
Info:   at iteration #40: temp = 0.000000, timing cost = 1289, wirelen = 19626 
Info: SA placement time 5.65s

Info: Max frequency for clock 'clk_$glb_clk': 20.26 MHz (PASS at 12.00 MHz)
Info: Clock 'ICE_SCK$SB_IO_OUT' has no interior paths
Info: Clock 'LoRA_SCK$SB_IO_OUT' has no interior paths

Info: Max delay <async>                    -> posedge ICE_SCK$SB_IO_OUT : 1.06 ns
Info: Max delay <async>                    -> posedge LoRA_SCK$SB_IO_OUT: 1.95 ns
Info: Max delay <async>                    -> posedge clk_$glb_clk      : 16.72 ns
Info: Max delay posedge ICE_SCK$SB_IO_OUT  -> posedge clk_$glb_clk      : 3.03 ns
Info: Max delay posedge LoRA_SCK$SB_IO_OUT -> posedge clk_$glb_clk      : 3.03 ns
Info: Max delay posedge clk_$glb_clk       -> <async>                   : 11.64 ns

Info: Slack histogram:
Info:  legend: * represents 16 endpoint(s)
Info:          + represents [1,16) endpoint(s)
Info: [ 16983,  20248) |***+
Info: [ 20248,  23513) |***+
Info: [ 23513,  26778) |************************************************************ 
Info: [ 26778,  30043) |************+
Info: [ 30043,  33308) |+
Info: [ 33308,  36573) |*+
Info: [ 36573,  39838) | 
Info: [ 39838,  43103) | 
Info: [ 43103,  46368) |*+
Info: [ 46368,  49633) |*************+
Info: [ 49633,  52898) |****************+
Info: [ 52898,  56163) |*********+
Info: [ 56163,  59428) |**************************+
Info: [ 59428,  62693) |****************+
Info: [ 62693,  65958) |**************+
Info: [ 65958,  69223) |********************************************+
Info: [ 69223,  72488) |****************+
Info: [ 72488,  75753) |********************+
Info: [ 75753,  79018) |**************+
Info: [ 79018,  82283) |*********************************+
Info: Checksum: 0x187fb8a6

Info: Routing..
Info: Setting up routing queue.
Info: Routing 13826 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |        1        998 |    1   998 |     12885
Info:       2000 |       23       1976 |   22   978 |     11941
Info:       3000 |       89       2910 |   66   934 |     11042
Info:       4000 |      154       3845 |   65   935 |     10148
Info:       5000 |      236       4763 |   82   918 |      9265
Info:       6000 |      343       5656 |  107   893 |      8402
Info:       7000 |      472       6527 |  129   871 |      7623
Info:       8000 |      632       7367 |  160   840 |      6932
Info:       9000 |      855       8144 |  223   777 |      6323
Info:      10000 |     1074       8925 |  219   781 |      5760
Info:      11000 |     1347       9652 |  273   727 |      5280
Info:      12000 |     1701      10298 |  354   646 |      4946
Info:      13000 |     2077      10922 |  376   624 |      4657
Info:      14000 |     2384      11615 |  307   693 |      4205
Info:      15000 |     2752      12247 |  368   632 |      3881
Info:      16000 |     3114      12885 |  362   638 |      3676
Info:      17000 |     3492      13507 |  378   622 |      3541
Info:      18000 |     3895      14104 |  403   597 |      3320
Info:      19000 |     4326      14673 |  431   569 |      3110
Info:      20000 |     4721      15278 |  395   605 |      2788
Info:      21000 |     5072      15927 |  351   649 |      2466
Info:      22000 |     5524      16475 |  452   548 |      2390
Info:      23000 |     5972      17027 |  448   552 |      2228
Info:      24000 |     6293      17706 |  321   679 |      1906
Info:      25000 |     6592      18407 |  299   701 |      1419
Info:      26000 |     6900      19099 |  308   692 |      1000
Info:      27000 |     7051      19948 |  151   849 |       249
Info:      27730 |     7301      20429 |  250   481 |         0
Info: Routing complete.
Info: Route time 18.06s
Info: Checksum: 0x4b97362d

Info: Critical path report for clock 'clk_$glb_clk' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source sys1.cpu.IR_SB_DFF_Q_15_DFFLC.O
Info:  1.7  2.2    Net sys1.cpu.IR[16] budget 1.874000 ns (11,9) -> (11,17)
Info:                Sink sys1.cpu.rs1_SB_LUT4_O_2_LC.I3
Info:  0.3  2.5  Source sys1.cpu.rs1_SB_LUT4_O_2_LC.O
Info:  1.3  3.9    Net sys1.cpu.rs1[1] budget 1.408000 ns (11,17) -> (11,21)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.I1
Info:  0.3  4.1  Source sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.3  4.4    Net sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2] budget 0.260000 ns (11,21) -> (11,21)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:  0.3  4.7  Source sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  2.0  6.7    Net sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O budget 1.979000 ns (11,21) -> (7,30)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  0.4  7.1  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  7.7    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 1.287000 ns (7,30) -> (7,30)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  0.4  8.1  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.6  8.7    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3 budget 1.287000 ns (7,30) -> (7,30)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I3
Info:  0.3  9.0  Source sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  0.6  9.6    Net sys1.cpu.regsQ1_SB_LUT4_O_31_I3 budget 1.287000 ns (7,30) -> (7,29)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_31_LC.I3
Info:  0.3  9.9  Source sys1.cpu.regsQ1_SB_LUT4_O_31_LC.O
Info:  2.7 12.6    Net sys1.cpu.regsQ1[2] budget 2.114000 ns (7,29) -> (12,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.I1
Info:  0.3 12.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.COUT
Info:  0.0 12.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[3] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.CIN
Info:  0.1 13.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.COUT
Info:  0.0 13.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[4] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.CIN
Info:  0.1 13.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.COUT
Info:  0.0 13.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[5] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.CIN
Info:  0.1 13.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.COUT
Info:  0.0 13.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[6] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.CIN
Info:  0.1 13.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.COUT
Info:  0.0 13.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[7] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.CIN
Info:  0.1 13.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.COUT
Info:  0.2 13.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[8] budget 0.190000 ns (12,13) -> (12,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.CIN
Info:  0.1 13.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.COUT
Info:  0.0 13.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[9] budget 0.000000 ns (12,14) -> (12,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_LC.CIN
Info:  0.1 13.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_LC.COUT
Info:  0.0 13.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[10] budget 0.000000 ns (12,14) -> (12,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_14_LC.CIN
Info:  0.1 14.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_14_LC.COUT
Info:  0.0 14.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[11] budget 0.000000 ns (12,14) -> (12,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.CIN
Info:  0.1 14.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.COUT
Info:  0.0 14.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[12] budget 0.000000 ns (12,14) -> (12,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.CIN
Info:  0.1 14.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.COUT
Info:  0.0 14.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[13] budget 0.000000 ns (12,14) -> (12,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.CIN
Info:  0.1 14.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.COUT
Info:  0.0 14.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[14] budget 0.000000 ns (12,14) -> (12,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.1 14.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 14.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[15] budget 0.000000 ns (12,14) -> (12,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.1 14.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.2 14.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[16] budget 0.190000 ns (12,14) -> (12,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.1 15.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 15.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[17] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.1 15.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 15.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[18] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.1 15.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 15.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[19] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.1 15.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 15.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[20] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.1 15.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0 15.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[21] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.1 15.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 15.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[22] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.1 15.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 15.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[23] budget 0.000000 ns (12,15) -> (12,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.1 15.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.2 16.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[24] budget 0.190000 ns (12,15) -> (12,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.1 16.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 16.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[25] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.1 16.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 16.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[26] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.1 16.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 16.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[27] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.1 16.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 16.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[28] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.1 16.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 16.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[29] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.CIN
Info:  0.1 16.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.COUT
Info:  0.0 16.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[30] budget 0.000000 ns (12,16) -> (12,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.CIN
Info:  0.1 17.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.COUT
Info:  0.3 17.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[31] budget 0.260000 ns (12,16) -> (12,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.I3
Info:  0.3 17.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.O
Info:  1.3 18.9    Net sys1.cpu.ldstaddr[31] budget 1.562000 ns (12,16) -> (13,12)
Info:                Sink sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_2_O_SB_LUT4_I1_1_LC.I3
Info:  0.3 19.2  Source sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_2_O_SB_LUT4_I1_1_LC.O
Info:  0.6 19.8    Net sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_2_O_SB_LUT4_I1_1_O budget 1.407000 ns (13,12) -> (14,11)
Info:                Sink sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E_SB_LUT4_O_LC.I1
Info:  0.4 20.2  Source sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E_SB_LUT4_O_LC.O
Info:  1.3 21.5    Net sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E budget 1.499000 ns (14,11) -> (15,15)
Info:                Sink sys1.ram0.ram_array.0.1.0_RCLKE_SB_LUT4_O_LC.I2
Info:  0.4 21.9  Source sys1.ram0.ram_array.0.1.0_RCLKE_SB_LUT4_O_LC.O
Info:  0.6 22.5    Net sys1.ram0.ram_array.0.1.0_RCLKE budget 1.298000 ns (15,15) -> (16,16)
Info:                Sink sys1.ram0.ram_array.0.1.0_WCLKE_SB_LUT4_O_LC.I3
Info:  0.3 22.8  Source sys1.ram0.ram_array.0.1.0_WCLKE_SB_LUT4_O_LC.O
Info:  3.0 25.8    Net sys1.ram0.ram_array.0.1.0_WCLKE budget 2.330000 ns (16,16) -> (25,27)
Info:                Sink sys1.ram0.ram_array.3.1.0_RAM.WCLKE
Info:  0.1 25.9  Setup sys1.ram0.ram_array.3.1.0_RAM.WCLKE
Info: 8.4 ns logic, 17.4 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge ICE_SCK$SB_IO_OUT':
Info: curr total
Info:  0.0  0.0  Source ICE_MISO$sb_io.D_IN_0
Info:  0.6  0.6    Net ICE_MISO$SB_IO_IN budget 82.864998 ns (4,0) -> (3,1)
Info:                Sink sys1.spi.sin_SB_DFF_Q_DFFLC.I0
Info:  0.5  1.1  Setup sys1.spi.sin_SB_DFF_Q_DFFLC.I0
Info: 0.5 ns logic, 0.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge LoRA_SCK$SB_IO_OUT':
Info: curr total
Info:  0.0  0.0  Source LoRA_MISO$sb_io.D_IN_0
Info:  1.3  1.3    Net LoRA_MISO$SB_IO_IN budget 82.864998 ns (30,33) -> (26,30)
Info:                Sink sys1.spiLoRA.sin_SB_DFF_Q_DFFLC.I0
Info:  0.5  1.7  Setup sys1.spiLoRA.sin_SB_DFF_Q_DFFLC.I0
Info: 0.5 ns logic, 1.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source GPIN7$sb_io.D_IN_0
Info:  2.3  2.3    Net GPIN7$SB_IO_IN budget 8.868000 ns (33,15) -> (20,22)
Info:                Sink GPIN7_SB_LUT4_I3_LC.I3
Info:  0.3  2.6  Source GPIN7_SB_LUT4_I3_LC.O
Info:  0.9  3.5    Net GPIN7_SB_LUT4_I3_O budget 2.840000 ns (20,22) -> (18,22)
Info:                Sink sys1.cpu.rdata_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  0.4  3.9  Source sys1.cpu.rdata_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.9  4.8    Net sys1.cpu.rdata_SB_LUT4_O_I2 budget 3.206000 ns (18,22) -> (16,22)
Info:                Sink sys1.cpu.rdata_SB_LUT4_O_LC.I2
Info:  0.4  5.2  Source sys1.cpu.rdata_SB_LUT4_O_LC.O
Info:  1.7  6.9    Net sys1.cdi[7] budget 3.475000 ns (16,22) -> (15,13)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  0.4  7.2  Source sys1.cpu.regsD_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.3  8.5    Net sys1.cpu.regsD_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 2.867000 ns (15,13) -> (15,9)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_LC.I1
Info:  0.4  8.9  Source sys1.cpu.regsD_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_LC.O
Info:  0.6  9.5    Net sys1.cpu.regsD_SB_LUT4_O_7_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O budget 3.182000 ns (15,9) -> (15,8)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:  0.3  9.8  Source sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  2.0 11.8    Net sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O budget 2.874000 ns (15,8) -> (11,15)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_18_I2_SB_LUT4_O_LC.I1
Info:  0.4 12.2  Source sys1.cpu.regsD_SB_LUT4_O_18_I2_SB_LUT4_O_LC.O
Info:  0.6 12.8    Net sys1.cpu.regsD_SB_LUT4_O_18_I2 budget 2.792000 ns (11,15) -> (11,15)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_18_LC.I2
Info:  0.4 13.2  Source sys1.cpu.regsD_SB_LUT4_O_18_LC.O
Info:  3.1 16.3    Net sys1.cpu.regsD[20] budget 3.971000 ns (11,15) -> (15,31)
Info:                Sink sys1.cpu.regs[11]_SB_DFFE_Q_11_DFFLC.I0
Info:  0.5 16.8  Setup sys1.cpu.regs[11]_SB_DFFE_Q_11_DFFLC.I0
Info: 3.4 ns logic, 13.4 ns routing

Info: Critical path report for cross-domain path 'posedge ICE_SCK$SB_IO_OUT' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source sys1.spi.sin_SB_DFF_Q_DFFLC.O
Info:  2.4  3.0    Net sys1.spi.sin budget 82.458000 ns (3,1) -> (4,17)
Info:                Sink sys1.spi.sin_SB_LUT4_I3_LC.I3
Info:  0.3  3.3  Setup sys1.spi.sin_SB_LUT4_I3_LC.I3
Info: 0.9 ns logic, 2.4 ns routing

Info: Critical path report for cross-domain path 'posedge LoRA_SCK$SB_IO_OUT' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source sys1.spiLoRA.sin_SB_DFF_Q_DFFLC.O
Info:  2.3  2.9    Net sys1.spiLoRA.sin budget 82.458000 ns (26,30) -> (19,20)
Info:                Sink sys1.spiLoRA.sin_SB_LUT4_I3_LC.I3
Info:  0.3  3.2  Setup sys1.spiLoRA.sin_SB_LUT4_I3_LC.I3
Info: 0.9 ns logic, 2.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source sys1.spiLoRA_ctrl_SB_DFFE_Q_2_DFFLC.O
Info:  1.5  2.0    Net sys1.dlen_spiLoRA[3] budget 10.652000 ns (21,23) -> (19,21)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  0.3  2.3  Source LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.3  2.5    Net LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4] budget 0.260000 ns (19,21) -> (19,21)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:  0.3  2.9  Source LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  1.6  4.5    Net LoRA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O budget 12.665000 ns (19,21) -> (17,15)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  0.4  4.9  Source LoRA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.3  6.2    Net LoRA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 budget 12.468000 ns (17,15) -> (17,19)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:  0.3  6.5  Source LoRA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6  7.1    Net LoRA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0 budget 12.468000 ns (17,19) -> (17,19)
Info:                Sink LoRA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  0.4  7.5  Source LoRA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.1  8.7    Net LoRA_MOSI_SB_LUT4_O_I2 budget 12.467000 ns (17,19) -> (17,21)
Info:                Sink LoRA_MOSI_SB_LUT4_O_LC.I2
Info:  0.4  9.0  Source LoRA_MOSI_SB_LUT4_O_LC.O
Info:  3.0 12.0    Net LoRA_MOSI$SB_IO_OUT budget 11.399000 ns (17,21) -> (31,33)
Info:                Sink LoRA_MOSI$sb_io.D_OUT_0
Info: 2.7 ns logic, 9.3 ns routing

Info: Max frequency for clock 'clk_$glb_clk': 19.34 MHz (PASS at 12.00 MHz)
Info: Clock 'ICE_SCK$SB_IO_OUT' has no interior paths
Info: Clock 'LoRA_SCK$SB_IO_OUT' has no interior paths

Info: Max delay <async>                    -> posedge ICE_SCK$SB_IO_OUT : 1.06 ns
Info: Max delay <async>                    -> posedge LoRA_SCK$SB_IO_OUT: 1.75 ns
Info: Max delay <async>                    -> posedge clk_$glb_clk      : 16.77 ns
Info: Max delay posedge ICE_SCK$SB_IO_OUT  -> posedge clk_$glb_clk      : 3.31 ns
Info: Max delay posedge LoRA_SCK$SB_IO_OUT -> posedge clk_$glb_clk      : 3.21 ns
Info: Max delay posedge clk_$glb_clk       -> <async>                   : 12.00 ns

Info: Slack histogram:
Info:  legend: * represents 14 endpoint(s)
Info:          + represents [1,14) endpoint(s)
Info: [ 15809,  19133) |****+
Info: [ 19133,  22457) |***+
Info: [ 22457,  25781) |************************************************************ 
Info: [ 25781,  29105) |*************************+
Info: [ 29105,  32429) |+
Info: [ 32429,  35753) |**+
Info: [ 35753,  39077) | 
Info: [ 39077,  42401) | 
Info: [ 42401,  45725) |**+
Info: [ 45725,  49049) |*****************+
Info: [ 49049,  52373) |****************+
Info: [ 52373,  55697) |*****************+
Info: [ 55697,  59021) |****************************+
Info: [ 59021,  62345) |*************+
Info: [ 62345,  65669) |***********+
Info: [ 65669,  68993) |************************************************+
Info: [ 68993,  72317) |*****************************+
Info: [ 72317,  75641) |**********+
Info: [ 75641,  78965) |*******************************+
Info: [ 78965,  82289) |**************************************+
69 warnings, 0 errors
