// Seed: 3538162771
module module_0 (
    input wire id_0,
    output wire id_1,
    input supply1 id_2,
    input tri1 id_3
    , id_9,
    input supply1 id_4,
    output tri1 id_5,
    input tri id_6,
    input wand id_7
);
  logic id_10;
  ;
  wire id_11;
  wire [-1 'b0 : -1] id_12;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd84,
    parameter id_4 = 32'd37
) (
    input  tri  id_0,
    input  tri0 _id_1,
    output tri0 id_2,
    output tri  id_3,
    input  tri1 _id_4,
    input  tri0 id_5
);
  assign id_3 = -1 << 1;
  supply1 id_7;
  initial
    assume ("" == -1'b0)
    else;
  wire id_8;
  wire [{  1  ,  1  ,  -1  ,  (  id_4  )  ,  id_1  ,  -1  } : -1] id_9;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_0,
      id_0,
      id_5,
      id_3,
      id_0,
      id_0
  );
  assign id_2 = 1 % 1;
  logic id_10;
  assign id_7 = 1 && id_5;
endmodule
