Analysis & Synthesis report for DE0_CV_SDRAM_RTL_Test
Fri May 12 00:11:49 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Top-level Entity: |DE0_CV_SDRAM_RTL_Test
 17. Source assignments for Sdram_Control:u1
 18. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 19. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 20. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 21. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 22. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
 23. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 24. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 25. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 26. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 27. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 28. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 29. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 30. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 31. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 32. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 33. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 34. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 35. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
 36. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 37. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 38. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 39. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 40. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 41. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 42. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 43. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 44. Source assignments for Wr_Test:u2
 45. Source assignments for Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated
 46. Source assignments for Rd_Test:u3
 47. Source assignments for sld_signaltap:auto_signaltap_0
 48. Parameter Settings for User Entity Instance: Sdram_Control:u1
 49. Parameter Settings for User Entity Instance: Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i
 50. Parameter Settings for User Entity Instance: Sdram_Control:u1|control_interface:control1
 51. Parameter Settings for User Entity Instance: Sdram_Control:u1|command:command1
 52. Parameter Settings for User Entity Instance: Sdram_Control:u1|sdr_data_path:data_path1
 53. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 54. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 55. Parameter Settings for User Entity Instance: pll_test:u0|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i
 56. Parameter Settings for User Entity Instance: Wr_Test:u2
 57. Parameter Settings for User Entity Instance: Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: Rd_Test:u3
 59. Parameter Settings for User Entity Instance: seven_segment_LED:u4
 60. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 61. Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Mod5
 62. Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Div4
 63. Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Mod4
 64. Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Div3
 65. Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Mod3
 66. Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Div2
 67. Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Mod2
 68. Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Div1
 69. Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Mod1
 70. dcfifo Parameter Settings by Entity Instance
 71. altsyncram Parameter Settings by Entity Instance
 72. Port Connectivity Checks: "seven_segment_LED:u4"
 73. Port Connectivity Checks: "Rd_Test:u3"
 74. Port Connectivity Checks: "Wr_Test:u2"
 75. Port Connectivity Checks: "pll_test:u0"
 76. Port Connectivity Checks: "Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1"
 77. Port Connectivity Checks: "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1"
 78. Port Connectivity Checks: "Sdram_Control:u1|sdr_data_path:data_path1"
 79. Port Connectivity Checks: "Sdram_Control:u1|control_interface:control1"
 80. Port Connectivity Checks: "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst"
 81. Port Connectivity Checks: "Sdram_Control:u1"
 82. Signal Tap Logic Analyzer Settings
 83. Post-Synthesis Netlist Statistics for Top Partition
 84. Elapsed Time Per Partition
 85. Connections to In-System Debugging Instance "auto_signaltap_0"
 86. Analysis & Synthesis Messages
 87. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 12 00:11:49 2023           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; DE0_CV_SDRAM_RTL_Test                           ;
; Top-level Entity Name           ; DE0_CV_SDRAM_RTL_Test                           ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2748                                            ;
; Total pins                      ; 206                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,617,920                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                   ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                                          ; Setting               ; Default Value         ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                                          ; 5CEBA4F23C7           ;                       ;
; Top-level entity name                                                           ; DE0_CV_SDRAM_RTL_Test ; DE0_CV_SDRAM_RTL_Test ;
; Family name                                                                     ; Cyclone V             ; Cyclone IV GX         ;
; Optimization Technique                                                          ; Speed                 ; Balanced              ;
; Use smart compilation                                                           ; Off                   ; Off                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                    ; On                    ;
; Enable compact report table                                                     ; Off                   ; Off                   ;
; Restructure Multiplexers                                                        ; Auto                  ; Auto                  ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                   ; Off                   ;
; Create Debugging Nodes for IP Cores                                             ; Off                   ; Off                   ;
; Preserve fewer node names                                                       ; On                    ; On                    ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                ; Enable                ;
; Verilog Version                                                                 ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                                    ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                                        ; Auto                  ; Auto                  ;
; Safe State Machine                                                              ; Off                   ; Off                   ;
; Extract Verilog State Machines                                                  ; On                    ; On                    ;
; Extract VHDL State Machines                                                     ; On                    ; On                    ;
; Ignore Verilog initial constructs                                               ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                                      ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                                  ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                    ; On                    ;
; Infer RAMs from Raw Logic                                                       ; On                    ; On                    ;
; Parallel Synthesis                                                              ; On                    ; On                    ;
; DSP Block Balancing                                                             ; Auto                  ; Auto                  ;
; NOT Gate Push-Back                                                              ; On                    ; On                    ;
; Power-Up Don't Care                                                             ; On                    ; On                    ;
; Remove Redundant Logic Cells                                                    ; Off                   ; Off                   ;
; Remove Duplicate Registers                                                      ; On                    ; On                    ;
; Ignore CARRY Buffers                                                            ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                                          ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                                           ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                                            ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                                             ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                   ; Off                   ;
; Carry Chain Length                                                              ; 70                    ; 70                    ;
; Auto Carry Chains                                                               ; On                    ; On                    ;
; Auto Open-Drain Pins                                                            ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                   ; Off                   ;
; Auto ROM Replacement                                                            ; On                    ; On                    ;
; Auto RAM Replacement                                                            ; On                    ; On                    ;
; Auto DSP Block Replacement                                                      ; On                    ; On                    ;
; Auto Shift Register Replacement                                                 ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                                   ; On                    ; On                    ;
; Strict RAM Replacement                                                          ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                               ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                                          ; Off                   ; Off                   ;
; Auto Resource Sharing                                                           ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                                              ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                                              ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                                   ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                             ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                               ; Off                   ; Off                   ;
; Timing-Driven Synthesis                                                         ; On                    ; On                    ;
; Report Parameter Settings                                                       ; On                    ; On                    ;
; Report Source Assignments                                                       ; On                    ; On                    ;
; Report Connectivity Checks                                                      ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                   ; Off                   ;
; Synchronization Register Chain Length                                           ; 3                     ; 3                     ;
; Power Optimization During Synthesis                                             ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                               ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                                 ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                  ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                   ; 100                   ;
; Clock MUX Protection                                                            ; On                    ; On                    ;
; Auto Gated Clock Conversion                                                     ; Off                   ; Off                   ;
; Block Design Naming                                                             ; Auto                  ; Auto                  ;
; SDC constraint protection                                                       ; Off                   ; Off                   ;
; Synthesis Effort                                                                ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                    ; On                    ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                   ; Off                   ;
; Analysis & Synthesis Message Level                                              ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                                     ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                                          ; On                    ; On                    ;
; Automatic Parallel Synthesis                                                    ; On                    ; On                    ;
; Partial Reconfiguration Bitstream ID                                            ; Off                   ; Off                   ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+
; v/seven_segment_LED.v                                              ; yes             ; User Verilog HDL File                        ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v                                              ;             ;
; Sdram_Control/sdram_pll0.v                                         ; yes             ; User Wizard-Generated File                   ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdram_pll0.v                                         ; sdram_pll0  ;
; Sdram_Control/sdram_pll0/sdram_pll0_0002.v                         ; yes             ; User Verilog HDL File                        ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdram_pll0/sdram_pll0_0002.v                         ; sdram_pll0  ;
; Sdram_Control/Sdram_WR_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_WR_FIFO.v                                      ;             ;
; Sdram_Control/Sdram_RD_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_RD_FIFO.v                                      ;             ;
; Sdram_Control/Sdram_Params.h                                       ; yes             ; User File                                    ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Params.h                                       ;             ;
; Sdram_Control/Sdram_Control.v                                      ; yes             ; User Verilog HDL File                        ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v                                      ;             ;
; Sdram_Control/sdr_data_path.v                                      ; yes             ; User Verilog HDL File                        ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdr_data_path.v                                      ;             ;
; Sdram_Control/control_interface.v                                  ; yes             ; User Verilog HDL File                        ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/control_interface.v                                  ;             ;
; Sdram_Control/command.v                                            ; yes             ; User Verilog HDL File                        ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/command.v                                            ;             ;
; v/pll_test.v                                                       ; yes             ; User Wizard-Generated File                   ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/pll_test.v                                                       ; pll_test    ;
; v/pll_test/pll_test_0002.v                                         ; yes             ; User Verilog HDL File                        ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/pll_test/pll_test_0002.v                                         ; pll_test    ;
; Sdram_Control/Wr_Test.v                                            ; yes             ; User Verilog HDL File                        ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Wr_Test.v                                            ;             ;
; rom_test.v                                                         ; yes             ; User Wizard-Generated File                   ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/rom_test.v                                                         ;             ;
; Sdram_Control/Rd_Test.v                                            ; yes             ; User Verilog HDL File                        ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Rd_Test.v                                            ;             ;
; de0_cv_sdram_rtl_test.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v                                            ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/altera_pll.v                                                  ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf                                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/lpm_counter.inc                                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/altdpram.inc                                                  ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/a_graycounter.inc                                             ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/a_fefifo.inc                                                  ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/a_gray2bin.inc                                                ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/dffpipe.inc                                                   ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/alt_sync_fifo.inc                                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/lpm_compare.inc                                               ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/altsyncram_fifo.inc                                           ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/aglobal171.inc                                                ;             ;
; db/dcfifo_bg02.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf                                                 ;             ;
; db/a_gray2bin_oab.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/a_gray2bin_oab.tdf                                              ;             ;
; db/a_graycounter_nv6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/a_graycounter_nv6.tdf                                           ;             ;
; db/a_graycounter_jdc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/a_graycounter_jdc.tdf                                           ;             ;
; db/altsyncram_d3f1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/altsyncram_d3f1.tdf                                             ;             ;
; db/dffpipe_oe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dffpipe_oe9.tdf                                                 ;             ;
; db/alt_synch_pipe_8pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_synch_pipe_8pl.tdf                                          ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_9pl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_synch_pipe_9pl.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dffpipe_qe9.tdf                                                 ;             ;
; db/cmpr_906.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cmpr_906.tdf                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/altsyncram.tdf                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/lpm_decode.inc                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/altrom.inc                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/altram.inc                                                    ;             ;
; db/altsyncram_tug1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/altsyncram_tug1.tdf                                             ;             ;
; ./Sdram_Control/test.mif                                           ; yes             ; Auto-Found Memory Initialization File        ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/test.mif                                             ;             ;
; db/decode_61a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/decode_61a.tdf                                                  ;             ;
; db/mux_chb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/mux_chb.tdf                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/sld_signaltap.vhd                                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; f:/quartus_17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; f:/quartus_17/quartus/libraries/megafunctions/sld_ela_control.vhd                                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                              ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/lpm_constant.inc                                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/dffeea.inc                                                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; f:/quartus_17/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                 ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; f:/quartus_17/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; f:/quartus_17/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                        ;             ;
; db/altsyncram_1l84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/altsyncram_1l84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/altdpram.tdf                                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/others/maxplus2/memmodes.inc                                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/a_hdffe.inc                                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/altsyncram.inc                                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/lpm_mux.tdf                                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/muxlut.inc                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/bypassff.inc                                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/altshift.inc                                                  ;             ;
; db/mux_flc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/mux_flc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/lpm_decode.tdf                                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/declut.inc                                                    ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/lpm_counter.tdf                                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/cmpconst.inc                                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/alt_counter_stratix.inc                                       ;             ;
; db/cntr_nai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cntr_nai.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_82j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cntr_82j.tdf                                                    ;             ;
; db/cntr_29i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cntr_29i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; f:/quartus_17/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; f:/quartus_17/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; f:/quartus_17/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; f:/quartus_17/quartus/libraries/megafunctions/sld_hub.vhd                                                   ; altera_sld  ;
; db/ip/sldcc47ad15/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; f:/quartus_17/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                              ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/lpm_divide.tdf                                                ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/abs_divider.inc                                               ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; f:/quartus_17/quartus/libraries/megafunctions/sign_div_unsign.inc                                           ;             ;
; db/lpm_divide_i3m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_i3m.tdf                                              ;             ;
; db/sign_div_unsign_llh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/sign_div_unsign_llh.tdf                                         ;             ;
; db/alt_u_div_gve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_u_div_gve.tdf                                               ;             ;
; db/lpm_divide_fbm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_fbm.tdf                                              ;             ;
; db/lpm_divide_ibm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_ibm.tdf                                              ;             ;
; db/sign_div_unsign_olh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/sign_div_unsign_olh.tdf                                         ;             ;
; db/alt_u_div_mve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_u_div_mve.tdf                                               ;             ;
; db/lpm_divide_scm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_scm.tdf                                              ;             ;
; db/sign_div_unsign_2nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/sign_div_unsign_2nh.tdf                                         ;             ;
; db/alt_u_div_a2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_u_div_a2f.tdf                                               ;             ;
; db/lpm_divide_0dm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_0dm.tdf                                              ;             ;
; db/sign_div_unsign_6nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/sign_div_unsign_6nh.tdf                                         ;             ;
; db/alt_u_div_i2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_u_div_i2f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1876                                                                           ;
;                                             ;                                                                                ;
; Combinational ALUT usage for logic          ; 2774                                                                           ;
;     -- 7 input functions                    ; 1                                                                              ;
;     -- 6 input functions                    ; 235                                                                            ;
;     -- 5 input functions                    ; 290                                                                            ;
;     -- 4 input functions                    ; 395                                                                            ;
;     -- <=3 input functions                  ; 1853                                                                           ;
;                                             ;                                                                                ;
; Dedicated logic registers                   ; 2748                                                                           ;
;                                             ;                                                                                ;
; I/O pins                                    ; 206                                                                            ;
; Total MLAB memory bits                      ; 0                                                                              ;
; Total block memory bits                     ; 1617920                                                                        ;
;                                             ;                                                                                ;
; Total DSP Blocks                            ; 0                                                                              ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 4                                                                              ;
;     -- PLLs                                 ; 4                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; pll_test:u0|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 1370                                                                           ;
; Total fan-out                               ; 24386                                                                          ;
; Average fan-out                             ; 3.85                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE0_CV_SDRAM_RTL_Test                                                                                                                  ; 2774 (130)          ; 2748 (66)                 ; 1617920           ; 0          ; 206  ; 0            ; |DE0_CV_SDRAM_RTL_Test                                                                                                                                                                                                                                                                                                                                            ; DE0_CV_SDRAM_RTL_Test             ; work         ;
;    |Rd_Test:u3|                                                                                                                         ; 29 (29)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Rd_Test:u3                                                                                                                                                                                                                                                                                                                                 ; Rd_Test                           ; work         ;
;    |Sdram_Control:u1|                                                                                                                   ; 495 (218)           ; 474 (132)                 ; 16384             ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1                                                                                                                                                                                                                                                                                                                           ; Sdram_Control                     ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                                                                                                        ; 74 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                                                                                                  ; Sdram_RD_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 74 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                          ; dcfifo                            ; work         ;
;             |dcfifo_bg02:auto_generated|                                                                                                ; 74 (14)             ; 114 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                                                                                                                                                                                                               ; dcfifo_bg02                       ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                                                                                                                                               ; a_gray2bin_oab                    ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                                                                                                                                               ; a_gray2bin_oab                    ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                                                   ; a_graycounter_jdc                 ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                                                   ; a_graycounter_nv6                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                    ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                              ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                                    ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                                              ; dffpipe_qe9                       ; work         ;
;                |altsyncram_d3f1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram                                                                                                                                                                                                                      ; altsyncram_d3f1                   ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                                                      ; cmpr_906                          ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                                                       ; cmpr_906                          ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                            ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                            ; dffpipe_oe9                       ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                                                                                                       ; 75 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                                                                                                 ; Sdram_WR_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 75 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                         ; dcfifo                            ; work         ;
;             |dcfifo_bg02:auto_generated|                                                                                                ; 75 (15)             ; 114 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                                                                                                                                                                                                              ; dcfifo_bg02                       ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                                                                                                                                              ; a_gray2bin_oab                    ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                                                                                                                                              ; a_gray2bin_oab                    ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                                            ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                                                  ; a_graycounter_jdc                 ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                                            ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                                                  ; a_graycounter_nv6                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                   ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                             ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                                   ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                                             ; dffpipe_qe9                       ; work         ;
;                |altsyncram_d3f1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram                                                                                                                                                                                                                     ; altsyncram_d3f1                   ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                                                     ; cmpr_906                          ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                                                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                                                      ; cmpr_906                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                                           ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                                           ; dffpipe_oe9                       ; work         ;
;       |command:command1|                                                                                                                ; 54 (54)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1                                                                                                                                                                                                                                                                                                          ; command                           ; work         ;
;       |control_interface:control1|                                                                                                      ; 74 (74)             ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|control_interface:control1                                                                                                                                                                                                                                                                                                ; control_interface                 ; work         ;
;       |sdram_pll0:sdram_pll0_inst|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|sdram_pll0:sdram_pll0_inst                                                                                                                                                                                                                                                                                                ; sdram_pll0                        ; sdram_pll0   ;
;          |sdram_pll0_0002:sdram_pll0_inst|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst                                                                                                                                                                                                                                                                ; sdram_pll0_0002                   ; sdram_pll0   ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                        ; altera_pll                        ; work         ;
;    |Wr_Test:u2|                                                                                                                         ; 105 (66)            ; 50 (44)                   ; 1048576           ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Wr_Test:u2                                                                                                                                                                                                                                                                                                                                 ; Wr_Test                           ; work         ;
;       |rom_test:rom_test_inst|                                                                                                          ; 39 (0)              ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Wr_Test:u2|rom_test:rom_test_inst                                                                                                                                                                                                                                                                                                          ; rom_test                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 39 (0)              ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;             |altsyncram_tug1:auto_generated|                                                                                            ; 39 (0)              ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated                                                                                                                                                                                                                                           ; altsyncram_tug1                   ; work         ;
;                |decode_61a:rden_decode|                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|decode_61a:rden_decode                                                                                                                                                                                                                    ; decode_61a                        ; work         ;
;                |mux_chb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|mux_chb:mux2                                                                                                                                                                                                                              ; mux_chb                           ; work         ;
;    |pll_test:u0|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|pll_test:u0                                                                                                                                                                                                                                                                                                                                ; pll_test                          ; pll_test     ;
;       |pll_test_0002:pll_test_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|pll_test:u0|pll_test_0002:pll_test_inst                                                                                                                                                                                                                                                                                                    ; pll_test_0002                     ; pll_test     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|pll_test:u0|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                            ; altera_pll                        ; work         ;
;    |seven_segment_LED:u4|                                                                                                               ; 1517 (35)           ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4                                                                                                                                                                                                                                                                                                                       ; seven_segment_LED                 ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 217 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div1                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_0dm:auto_generated|                                                                                                ; 217 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div1|lpm_divide_0dm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_0dm                    ; work         ;
;             |sign_div_unsign_6nh:divider|                                                                                               ; 217 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_6nh               ; work         ;
;                |alt_u_div_i2f:divider|                                                                                                  ; 217 (217)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider                                                                                                                                                                                                                       ; alt_u_div_i2f                     ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 259 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div2                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_scm:auto_generated|                                                                                                ; 259 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div2|lpm_divide_scm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_scm                    ; work         ;
;             |sign_div_unsign_2nh:divider|                                                                                               ; 259 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div2|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_2nh               ; work         ;
;                |alt_u_div_a2f:divider|                                                                                                  ; 259 (259)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div2|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider                                                                                                                                                                                                                       ; alt_u_div_a2f                     ; work         ;
;       |lpm_divide:Div3|                                                                                                                 ; 243 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div3                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_ibm:auto_generated|                                                                                                ; 243 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div3|lpm_divide_ibm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_ibm                    ; work         ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 243 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div3|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_olh               ; work         ;
;                |alt_u_div_mve:divider|                                                                                                  ; 243 (243)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div3|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                       ; alt_u_div_mve                     ; work         ;
;       |lpm_divide:Div4|                                                                                                                 ; 155 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div4                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_fbm:auto_generated|                                                                                                ; 155 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div4|lpm_divide_fbm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_fbm                    ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 155 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div4|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_llh               ; work         ;
;                |alt_u_div_gve:divider|                                                                                                  ; 155 (155)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Div4|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                       ; alt_u_div_gve                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                                                ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod1|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_i3m                    ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod1|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_llh               ; work         ;
;                |alt_u_div_gve:divider|                                                                                                  ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod1|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                       ; alt_u_div_gve                     ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 104 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                                                ; 104 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod2|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_i3m                    ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 104 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod2|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_llh               ; work         ;
;                |alt_u_div_gve:divider|                                                                                                  ; 104 (104)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod2|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                       ; alt_u_div_gve                     ; work         ;
;       |lpm_divide:Mod3|                                                                                                                 ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                                                ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod3|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_i3m                    ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 137 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod3|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_llh               ; work         ;
;                |alt_u_div_gve:divider|                                                                                                  ; 137 (137)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod3|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                       ; alt_u_div_gve                     ; work         ;
;       |lpm_divide:Mod4|                                                                                                                 ; 148 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                                                ; 148 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod4|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_i3m                    ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 148 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod4|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_llh               ; work         ;
;                |alt_u_div_gve:divider|                                                                                                  ; 148 (148)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod4|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                       ; alt_u_div_gve                     ; work         ;
;       |lpm_divide:Mod5|                                                                                                                 ; 159 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod5                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_i3m:auto_generated|                                                                                                ; 159 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod5|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_i3m                    ; work         ;
;             |sign_div_unsign_llh:divider|                                                                                               ; 159 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_llh               ; work         ;
;                |alt_u_div_gve:divider|                                                                                                  ; 159 (159)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|seven_segment_LED:u4|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                                                       ; alt_u_div_gve                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 406 (2)             ; 1991 (270)                ; 552960            ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 404 (0)             ; 1721 (0)                  ; 552960            ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 404 (67)            ; 1721 (624)                ; 552960            ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 552960            ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_1l84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 552960            ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1l84:auto_generated                                                                                                                                                 ; altsyncram_1l84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 83 (83)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 165 (1)             ; 691 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 135 (0)             ; 675 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 405 (405)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 135 (0)             ; 270 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 29 (29)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 46 (12)             ; 211 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_nai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated                                                             ; cntr_nai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_82j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                      ; cntr_82j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                            ; cntr_29i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 135 (135)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_CV_SDRAM_RTL_Test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------+
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM                                                                      ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None                     ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM                                                                     ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None                     ;
; Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO       ; ROM              ; 65536        ; 16           ; --           ; --           ; 1048576 ; ./Sdram_Control/test.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1l84:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 4096         ; 135          ; 4096         ; 135          ; 552960  ; None                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                            ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                               ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_CV_SDRAM_RTL_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                               ;
; Altera ; altera_pll   ; 13.0    ; N/A          ; N/A          ; |DE0_CV_SDRAM_RTL_Test|pll_test:u0                                                                                                                                                                                                                                                         ; v/pll_test.v                  ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                           ; Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; altera_pll   ; 13.0    ; N/A          ; N/A          ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|sdram_pll0:sdram_pll0_inst                                                                                                                                                                                                                         ; Sdram_Control/sdram_pll0.v    ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                          ; Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |DE0_CV_SDRAM_RTL_Test|Wr_Test:u2|rom_test:rom_test_inst                                                                                                                                                                                                                                   ; rom_test.v                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Rd_Test:u3|trigger                                                                                                                                        ; yes                                                              ; yes                                        ;
; Wr_Test:u2|write_count[3]                                                                                                                                 ; yes                                                              ; yes                                        ;
; Wr_Test:u2|write_count[2]                                                                                                                                 ; yes                                                              ; yes                                        ;
; Wr_Test:u2|write_count[0]                                                                                                                                 ; yes                                                              ; yes                                        ;
; Wr_Test:u2|write_count[1]                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 85                                                                                                                 ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Register name                                                                                                               ; Reason for Removal                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Rd_Test:u3|address_out[10..24]                                                                                              ; Stuck at GND due to stuck port data_in                ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]  ; Lost fanout                                           ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]  ; Lost fanout                                           ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9] ; Lost fanout                                           ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9] ; Lost fanout                                           ;
; Sdram_Control:u1|rWR_ADDR[0..5]                                                                                             ; Merged with Sdram_Control:u1|rWR_ADDR[6]              ;
; Sdram_Control:u1|command:command1|CKE                                                                                       ; Merged with Sdram_Control:u1|command:command1|CS_N[0] ;
; Sdram_Control:u1|mRD                                                                                                        ; Merged with Sdram_Control:u1|RD_MASK                  ;
; Sdram_Control:u1|mLENGTH[2..6,8]                                                                                            ; Merged with Sdram_Control:u1|mLENGTH[1]               ;
; Sdram_Control:u1|mWR                                                                                                        ; Merged with Sdram_Control:u1|WR_MASK                  ;
; seven_segment_LED:u4|HEX5[0..5]                                                                                             ; Stuck at GND due to stuck port data_in                ;
; Sdram_Control:u1|rWR_ADDR[6]                                                                                                ; Stuck at GND due to stuck port data_in                ;
; Sdram_Control:u1|mLENGTH[1]                                                                                                 ; Stuck at GND due to stuck port data_in                ;
; Wr_Test:u2|write_count[4]                                                                                                   ; Lost fanout                                           ;
; Wr_Test:u2|address[16..24]                                                                                                  ; Lost fanout                                           ;
; Total Number of Removed Registers = 52                                                                                      ;                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                           ;
+------------------------+--------------------+-------------------------------------------------------------------------+
; Register name          ; Reason for Removal ; Registers Removed due to This Register                                  ;
+------------------------+--------------------+-------------------------------------------------------------------------+
; Wr_Test:u2|address[24] ; Lost Fanouts       ; Wr_Test:u2|address[23], Wr_Test:u2|address[22], Wr_Test:u2|address[21], ;
;                        ;                    ; Wr_Test:u2|address[20], Wr_Test:u2|address[19], Wr_Test:u2|address[18], ;
;                        ;                    ; Wr_Test:u2|address[17], Wr_Test:u2|address[16]                          ;
+------------------------+--------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2748  ;
; Number of registers using Synchronous Clear  ; 301   ;
; Number of registers using Synchronous Load   ; 301   ;
; Number of registers using Asynchronous Clear ; 1165  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 968   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                                                                                                             ; 10      ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                                                                                                             ; 8       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                                                                                                                ; 5       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                                                                                                            ; 9       ;
; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                                                                                                                ; 2       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                                                                                                            ; 9       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                                                                                                               ; 2       ;
; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 23                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|BA[1]                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|control_interface:control1|timer[0]                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|command_delay[1]                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|mADDR[7]                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|mADDR[3]                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|SA[12]                                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|SA[9]                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1|rp_shift[1]                                                                                      ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rWR_ADDR[7]                                                                                                       ;
; 16:1               ; 25 bits   ; 250 LEs       ; 0 LEs                ; 250 LEs                ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Wr_Test:u2|address[13]                                                                                                             ;
; 18:1               ; 16 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Wr_Test:u2|writedata[14]                                                                                                           ;
; 18:1               ; 16 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Rd_Test:u3|outdata[11]                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|CMD[0]                                                                                                            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Wr_Test:u2|write_count[1]                                                                                                          ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|ST[2]                                                                                                             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Rd_Test:u3|c_state[0]                                                                                                              ;
; 19:1               ; 4 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Rd_Test:u3|write_count[4]                                                                                                          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[13]                                                                                                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |DE0_CV_SDRAM_RTL_Test|Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|mux_chb:mux2|l3_w6_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for Top-level Entity: |DE0_CV_SDRAM_RTL_Test ;
+------------------------------+-------+------+-------------------+
; Assignment                   ; Value ; From ; To                ;
+------------------------------+-------+------+-------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_start_n      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_start_n      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rd_start_n        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rd_start_n        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[15]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[15]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[14]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[14]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[13]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[13]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[12]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[12]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[11]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[11]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[10]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[10]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[9]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[9]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[8]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[8]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[7]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[7]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[6]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[6]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[5]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[5]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[4]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[4]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; readdata[0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; readdata[0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_rd           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_rd           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_LOAD         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_LOAD         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[24]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[24]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[23]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[23]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[22]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[22]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[21]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[21]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[20]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[20]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[19]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[19]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[18]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[18]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[17]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[17]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[16]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[16]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[15]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[15]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[14]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[14]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[13]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[13]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[12]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[12]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[11]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[11]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[10]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[10]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[9]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[9]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[8]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[8]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_address[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_address[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[15]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[15]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[14]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[14]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[13]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[13]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[12]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[12]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[11]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[11]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[10]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[10]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[9]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[9]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[8]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[8]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[7]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[7]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[6]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[6]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[5]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[5]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[4]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[4]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[3]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[3]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[2]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[2]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; test_data[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; test_data[0]      ;
+------------------------------+-------+------+-------------------+


+-------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1                                 ;
+------------------------------+-------+------+---------------------------+
; Assignment                   ; Value ; From ; To                        ;
+------------------------------+-------+------+---------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_side_fifo_wusedw[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_side_fifo_wusedw[0]  ;
+------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------+
; Assignment                      ; Value ; From ; To                                       ;
+---------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                        ;
+---------------------------------+-------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                            ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for Wr_Test:u2                            ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; PRESERVE_REGISTER            ; on    ; -    ; write_count[0] ;
; PRESERVE_REGISTER            ; on    ; -    ; write_count[1] ;
; PRESERVE_REGISTER            ; on    ; -    ; write_count[2] ;
; PRESERVE_REGISTER            ; on    ; -    ; write_count[3] ;
; PRESERVE_REGISTER            ; on    ; -    ; write_count[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[15]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[15]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[14]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[14]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[13]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[13]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[12]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[12]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[11]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[11]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[10]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[10]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[9]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[9]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[8]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[8]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[7]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[7]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[6]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[6]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[5]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[5]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[4]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[4]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[3]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[3]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[2]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[2]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[1]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[1]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data[0]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data[0]        ;
+------------------------------+-------+------+----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------+
; Source assignments for Rd_Test:u3          ;
+-------------------+-------+------+---------+
; Assignment        ; Value ; From ; To      ;
+-------------------+-------+------+---------+
; PRESERVE_REGISTER ; on    ; -    ; trigger ;
+-------------------+-------+------+---------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                             ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                                           ;
; pll_type                             ; General                ; String                                                                           ;
; pll_subtype                          ; General                ; String                                                                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                   ;
; operation_mode                       ; normal                 ; String                                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                   ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                           ;
; phase_shift1                         ; -3000 ps               ; String                                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                   ;
; clock_name_0                         ;                        ; String                                                                           ;
; clock_name_1                         ;                        ; String                                                                           ;
; clock_name_2                         ;                        ; String                                                                           ;
; clock_name_3                         ;                        ; String                                                                           ;
; clock_name_4                         ;                        ; String                                                                           ;
; clock_name_5                         ;                        ; String                                                                           ;
; clock_name_6                         ;                        ; String                                                                           ;
; clock_name_7                         ;                        ; String                                                                           ;
; clock_name_8                         ;                        ; String                                                                           ;
; clock_name_global_0                  ; false                  ; String                                                                           ;
; clock_name_global_1                  ; false                  ; String                                                                           ;
; clock_name_global_2                  ; false                  ; String                                                                           ;
; clock_name_global_3                  ; false                  ; String                                                                           ;
; clock_name_global_4                  ; false                  ; String                                                                           ;
; clock_name_global_5                  ; false                  ; String                                                                           ;
; clock_name_global_6                  ; false                  ; String                                                                           ;
; clock_name_global_7                  ; false                  ; String                                                                           ;
; clock_name_global_8                  ; false                  ; String                                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                   ;
; pll_slf_rst                          ; false                  ; String                                                                           ;
; pll_bw_sel                           ; low                    ; String                                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                           ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                  ;
; REF_PER        ; 1024  ; Signed Integer                                                  ;
; SC_CL          ; 3     ; Signed Integer                                                  ;
; SC_RCD         ; 3     ; Signed Integer                                                  ;
; SC_RRD         ; 7     ; Signed Integer                                                  ;
; SC_PM          ; 1     ; Signed Integer                                                  ;
; SC_BL          ; 1     ; Signed Integer                                                  ;
; SDR_BL         ; 111   ; Unsigned Binary                                                 ;
; SDR_BT         ; 0     ; Unsigned Binary                                                 ;
; SDR_CL         ; 011   ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|command:command1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                        ;
; REF_PER        ; 1024  ; Signed Integer                                        ;
; SC_CL          ; 3     ; Signed Integer                                        ;
; SC_RCD         ; 3     ; Signed Integer                                        ;
; SC_RRD         ; 7     ; Signed Integer                                        ;
; SC_PM          ; 1     ; Signed Integer                                        ;
; SC_BL          ; 1     ; Signed Integer                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                ;
; REF_PER        ; 1024  ; Signed Integer                                                ;
; SC_CL          ; 3     ; Signed Integer                                                ;
; SC_RCD         ; 3     ; Signed Integer                                                ;
; SC_RRD         ; 7     ; Signed Integer                                                ;
; SC_PM          ; 1     ; Signed Integer                                                ;
; SC_BL          ; 1     ; Signed Integer                                                ;
; SDR_BL         ; 111   ; Unsigned Binary                                               ;
; SDR_BT         ; 0     ; Unsigned Binary                                               ;
; SDR_CL         ; 011   ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                          ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                 ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_test:u0|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 2                      ; Signed Integer                               ;
; operation_mode                       ; normal                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 200.000000 MHz         ; String                                       ;
; phase_shift1                         ; 0 ps                   ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                       ;
; phase_shift2                         ; 0 ps                   ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wr_Test:u2 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; ADDR_W         ; 25    ; Signed Integer                 ;
; DATA_W         ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                           ;
+------------------------------------+--------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                        ;
; WIDTH_A                            ; 16                       ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                       ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                    ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                        ;
; WIDTH_B                            ; 1                        ; Untyped                                        ;
; WIDTHAD_B                          ; 1                        ; Untyped                                        ;
; NUMWORDS_B                         ; 1                        ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                        ;
; BYTE_SIZE                          ; 8                        ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                        ;
; INIT_FILE                          ; ./Sdram_Control/test.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_tug1          ; Untyped                                        ;
+------------------------------------+--------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rd_Test:u3 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; ADDR_W         ; 25    ; Signed Integer                 ;
; DATA_W         ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_segment_LED:u4                                                   ;
+----------------+----------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                            ; Type            ;
+----------------+----------------------------------------------------------------------------------+-----------------+
; ctable         ; 10010000100000001111100010000010100100101001100110110000101001001111100111000000 ; Unsigned Binary ;
+----------------+----------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 135                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 135                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 431                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 135                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Mod5 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Div4 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Mod4 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                     ;
; LPM_WIDTHD             ; 10             ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_scm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                     ;
; LPM_WIDTHD             ; 14             ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:u4|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                    ;
+----------------------------+--------------------------------------------------------------------+
; Name                       ; Value                                                              ;
+----------------------------+--------------------------------------------------------------------+
; Number of entity instances ; 2                                                                  ;
; Entity Instance            ; Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                         ;
;     -- LPM_WIDTH           ; 16                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                ;
;     -- USE_EAB             ; ON                                                                 ;
; Entity Instance            ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                         ;
;     -- LPM_WIDTH           ; 16                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                ;
;     -- USE_EAB             ; ON                                                                 ;
+----------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                 ;
; Entity Instance                           ; Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                               ;
;     -- WIDTH_A                            ; 16                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                            ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
+-------------------------------------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seven_segment_LED:u4"                                                                                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (20 bits) it drives.  Extra input bit(s) "num[19..16]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rd_Test:u3"                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; address_in[24..10] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; outack             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; c_state            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Wr_Test:u2"                                                                                                         ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; read            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; readdata[3..2]  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; readdata[15..4] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; readdata[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; drv_status_fail ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; c_state         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; same            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "pll_test:u0"               ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; rst      ; Input  ; Info     ; Stuck at GND           ;
; outclk_1 ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1"                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1"                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|sdr_data_path:data_path1"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|control_interface:control1"                                                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst" ;
+--------+--------+----------+--------------------------------------------+
; Port   ; Type   ; Severity ; Details                                    ;
+--------+--------+----------+--------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                               ;
; locked ; Output ; Info     ; Explicitly unconnected                     ;
+--------+--------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1"                                                                                                                                                                             ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (25 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR_ADDR[24..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_MAX_ADDR     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR_LENGTH[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_LENGTH[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_LENGTH[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_MAX_ADDR     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_LENGTH       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD_LENGTH[8..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_LENGTH[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N            ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; CLK             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR_FULL         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR_USE          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD_EMPTY        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD_USE          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 135                 ; 135              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 666                         ;
;     CLR               ; 266                         ;
;     CLR SCLR          ; 30                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 28                          ;
;     ENA CLR           ; 108                         ;
;     ENA CLR SCLR      ; 28                          ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 48                          ;
;     SCLR              ; 67                          ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 4                           ;
;     plain             ; 67                          ;
; arriav_io_obuf        ; 98                          ;
; arriav_lcell_comb     ; 2277                        ;
;     arith             ; 986                         ;
;         0 data inputs ; 192                         ;
;         1 data inputs ; 249                         ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 338                         ;
;         4 data inputs ; 166                         ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 1208                        ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 418                         ;
;         3 data inputs ; 276                         ;
;         4 data inputs ; 190                         ;
;         5 data inputs ; 90                          ;
;         6 data inputs ; 148                         ;
;     shared            ; 82                          ;
;         0 data inputs ; 33                          ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 18                          ;
; boundary_port         ; 311                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 29.20                       ;
; Average LUT depth     ; 14.10                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                        ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                             ; Details ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+
; DRAM_ADDR[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[0]                                                                                                        ; N/A     ;
; DRAM_ADDR[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[0]                                                                                                        ; N/A     ;
; DRAM_ADDR[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[10]                                                                                                       ; N/A     ;
; DRAM_ADDR[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[10]                                                                                                       ; N/A     ;
; DRAM_ADDR[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[11]                                                                                                       ; N/A     ;
; DRAM_ADDR[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[11]                                                                                                       ; N/A     ;
; DRAM_ADDR[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[12]                                                                                                       ; N/A     ;
; DRAM_ADDR[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[12]                                                                                                       ; N/A     ;
; DRAM_ADDR[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[1]                                                                                                        ; N/A     ;
; DRAM_ADDR[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[1]                                                                                                        ; N/A     ;
; DRAM_ADDR[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[2]                                                                                                        ; N/A     ;
; DRAM_ADDR[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[2]                                                                                                        ; N/A     ;
; DRAM_ADDR[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[3]                                                                                                        ; N/A     ;
; DRAM_ADDR[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[3]                                                                                                        ; N/A     ;
; DRAM_ADDR[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[4]                                                                                                        ; N/A     ;
; DRAM_ADDR[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[4]                                                                                                        ; N/A     ;
; DRAM_ADDR[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[5]                                                                                                        ; N/A     ;
; DRAM_ADDR[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[5]                                                                                                        ; N/A     ;
; DRAM_ADDR[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[6]                                                                                                        ; N/A     ;
; DRAM_ADDR[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[6]                                                                                                        ; N/A     ;
; DRAM_ADDR[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[7]                                                                                                        ; N/A     ;
; DRAM_ADDR[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[7]                                                                                                        ; N/A     ;
; DRAM_ADDR[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[8]                                                                                                        ; N/A     ;
; DRAM_ADDR[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[8]                                                                                                        ; N/A     ;
; DRAM_ADDR[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[9]                                                                                                        ; N/A     ;
; DRAM_ADDR[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|SA[9]                                                                                                        ; N/A     ;
; DRAM_BA[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|BA[0]                                                                                                        ; N/A     ;
; DRAM_BA[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|BA[0]                                                                                                        ; N/A     ;
; DRAM_BA[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|BA[1]                                                                                                        ; N/A     ;
; DRAM_BA[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|BA[1]                                                                                                        ; N/A     ;
; DRAM_DQ[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[0]                                                                                                                    ; N/A     ;
; DRAM_DQ[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[0]                                                                                                                    ; N/A     ;
; DRAM_DQ[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[10]                                                                                                                   ; N/A     ;
; DRAM_DQ[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[10]                                                                                                                   ; N/A     ;
; DRAM_DQ[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[11]                                                                                                                   ; N/A     ;
; DRAM_DQ[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[11]                                                                                                                   ; N/A     ;
; DRAM_DQ[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[12]                                                                                                                   ; N/A     ;
; DRAM_DQ[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[12]                                                                                                                   ; N/A     ;
; DRAM_DQ[13]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[13]                                                                                                                   ; N/A     ;
; DRAM_DQ[13]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[13]                                                                                                                   ; N/A     ;
; DRAM_DQ[14]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[14]                                                                                                                   ; N/A     ;
; DRAM_DQ[14]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[14]                                                                                                                   ; N/A     ;
; DRAM_DQ[15]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[15]                                                                                                                   ; N/A     ;
; DRAM_DQ[15]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[15]                                                                                                                   ; N/A     ;
; DRAM_DQ[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[1]                                                                                                                    ; N/A     ;
; DRAM_DQ[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[1]                                                                                                                    ; N/A     ;
; DRAM_DQ[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[2]                                                                                                                    ; N/A     ;
; DRAM_DQ[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[2]                                                                                                                    ; N/A     ;
; DRAM_DQ[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[3]                                                                                                                    ; N/A     ;
; DRAM_DQ[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[3]                                                                                                                    ; N/A     ;
; DRAM_DQ[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[4]                                                                                                                    ; N/A     ;
; DRAM_DQ[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[4]                                                                                                                    ; N/A     ;
; DRAM_DQ[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[5]                                                                                                                    ; N/A     ;
; DRAM_DQ[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[5]                                                                                                                    ; N/A     ;
; DRAM_DQ[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[6]                                                                                                                    ; N/A     ;
; DRAM_DQ[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[6]                                                                                                                    ; N/A     ;
; DRAM_DQ[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[7]                                                                                                                    ; N/A     ;
; DRAM_DQ[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[7]                                                                                                                    ; N/A     ;
; DRAM_DQ[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[8]                                                                                                                    ; N/A     ;
; DRAM_DQ[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[8]                                                                                                                    ; N/A     ;
; DRAM_DQ[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[9]                                                                                                                    ; N/A     ;
; DRAM_DQ[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DRAM_DQ[9]                                                                                                                    ; N/A     ;
; Rd_Test:u3|c_state[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|c_state[0]                                                                                                         ; N/A     ;
; Rd_Test:u3|c_state[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|c_state[0]                                                                                                         ; N/A     ;
; Rd_Test:u3|c_state[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|c_state[1]                                                                                                         ; N/A     ;
; Rd_Test:u3|c_state[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|c_state[1]                                                                                                         ; N/A     ;
; Rd_Test:u3|c_state[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|c_state[2]                                                                                                         ; N/A     ;
; Rd_Test:u3|c_state[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|c_state[2]                                                                                                         ; N/A     ;
; Rd_Test:u3|c_state[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|c_state[3]                                                                                                         ; N/A     ;
; Rd_Test:u3|c_state[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|c_state[3]                                                                                                         ; N/A     ;
; Rd_Test:u3|trigger                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|trigger                                                                                                            ; N/A     ;
; Rd_Test:u3|trigger                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|trigger                                                                                                            ; N/A     ;
; Sdram_Control:u1|OUT_VALID                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|OUT_VALID                                                                                                    ; N/A     ;
; Sdram_Control:u1|OUT_VALID                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|OUT_VALID                                                                                                    ; N/A     ;
; Sdram_Control:u1|RD_MASK                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|RD_MASK                                                                                                      ; N/A     ;
; Sdram_Control:u1|RD_MASK                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|RD_MASK                                                                                                      ; N/A     ;
; Sdram_Control:u1|mDATAOUT[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[0]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[0]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[10]                                                                                                 ; N/A     ;
; Sdram_Control:u1|mDATAOUT[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[10]                                                                                                 ; N/A     ;
; Sdram_Control:u1|mDATAOUT[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[11]                                                                                                 ; N/A     ;
; Sdram_Control:u1|mDATAOUT[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[11]                                                                                                 ; N/A     ;
; Sdram_Control:u1|mDATAOUT[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[12]                                                                                                 ; N/A     ;
; Sdram_Control:u1|mDATAOUT[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[12]                                                                                                 ; N/A     ;
; Sdram_Control:u1|mDATAOUT[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[13]                                                                                                 ; N/A     ;
; Sdram_Control:u1|mDATAOUT[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[13]                                                                                                 ; N/A     ;
; Sdram_Control:u1|mDATAOUT[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[14]                                                                                                 ; N/A     ;
; Sdram_Control:u1|mDATAOUT[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[14]                                                                                                 ; N/A     ;
; Sdram_Control:u1|mDATAOUT[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[15]                                                                                                 ; N/A     ;
; Sdram_Control:u1|mDATAOUT[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[15]                                                                                                 ; N/A     ;
; Sdram_Control:u1|mDATAOUT[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[1]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[1]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[2]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[2]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[3]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[3]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[4]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[4]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[5]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[5]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[6]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[6]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[7]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[7]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[8]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[8]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[9]                                                                                                  ; N/A     ;
; Sdram_Control:u1|mDATAOUT[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|mDATAOUT[9]                                                                                                  ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~1                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~1                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~5                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~5                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~9                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~9                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~13                          ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~13                          ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~17                          ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~17                          ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~21                          ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~21                          ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~25                          ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~25                          ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~29                          ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~29                          ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~33                          ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|op_2~33                          ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; Sdram_Control:u1|read_side_fifo_wusedw[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; Wr_Test:u2|c_state[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Wr_Test:u2|c_state[0]                                                                                                         ; N/A     ;
; Wr_Test:u2|c_state[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Wr_Test:u2|c_state[0]                                                                                                         ; N/A     ;
; Wr_Test:u2|c_state[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Wr_Test:u2|c_state[1]                                                                                                         ; N/A     ;
; Wr_Test:u2|c_state[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Wr_Test:u2|c_state[1]                                                                                                         ; N/A     ;
; Wr_Test:u2|c_state[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Wr_Test:u2|c_state[2]                                                                                                         ; N/A     ;
; Wr_Test:u2|c_state[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Wr_Test:u2|c_state[2]                                                                                                         ; N/A     ;
; Wr_Test:u2|c_state[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Wr_Test:u2|c_state[3]                                                                                                         ; N/A     ;
; Wr_Test:u2|c_state[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Wr_Test:u2|c_state[3]                                                                                                         ; N/A     ;
; pll_test:u0|outclk_1                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll_test:u0|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                ; N/A     ;
; rd_start_n                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_start_n                                                                                                                    ; N/A     ;
; rd_start_n                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rd_start_n                                                                                                                    ; N/A     ;
; read_rd                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|read                                                                                                               ; N/A     ;
; read_rd                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|read                                                                                                               ; N/A     ;
; readdata[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[0]  ; N/A     ;
; readdata[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[0]  ; N/A     ;
; readdata[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[10] ; N/A     ;
; readdata[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[10] ; N/A     ;
; readdata[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[11] ; N/A     ;
; readdata[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[11] ; N/A     ;
; readdata[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[12] ; N/A     ;
; readdata[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[12] ; N/A     ;
; readdata[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[13] ; N/A     ;
; readdata[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[13] ; N/A     ;
; readdata[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[14] ; N/A     ;
; readdata[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[14] ; N/A     ;
; readdata[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[15] ; N/A     ;
; readdata[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[15] ; N/A     ;
; readdata[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[1]  ; N/A     ;
; readdata[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[1]  ; N/A     ;
; readdata[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[2]  ; N/A     ;
; readdata[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[2]  ; N/A     ;
; readdata[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[3]  ; N/A     ;
; readdata[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[3]  ; N/A     ;
; readdata[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[4]  ; N/A     ;
; readdata[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[4]  ; N/A     ;
; readdata[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[5]  ; N/A     ;
; readdata[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[5]  ; N/A     ;
; readdata[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[6]  ; N/A     ;
; readdata[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[6]  ; N/A     ;
; readdata[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[7]  ; N/A     ;
; readdata[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[7]  ; N/A     ;
; readdata[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[8]  ; N/A     ;
; readdata[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[8]  ; N/A     ;
; readdata[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[9]  ; N/A     ;
; readdata[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|q_b[9]  ; N/A     ;
; test_LOAD                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|RD_LOAD                                                                                                            ; N/A     ;
; test_LOAD                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|RD_LOAD                                                                                                            ; N/A     ;
; test_address[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[0]                                                                                                     ; N/A     ;
; test_address[0]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[0]                                                                                                     ; N/A     ;
; test_address[10]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[10]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[11]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[11]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[12]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[12]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[13]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[13]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[14]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[14]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[15]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[15]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[16]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[16]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[17]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[17]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[18]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[18]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[19]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[19]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[1]                                                                                                     ; N/A     ;
; test_address[1]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[1]                                                                                                     ; N/A     ;
; test_address[20]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[20]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[21]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[21]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[22]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[22]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[23]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[23]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[24]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[24]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                           ; N/A     ;
; test_address[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[2]                                                                                                     ; N/A     ;
; test_address[2]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[2]                                                                                                     ; N/A     ;
; test_address[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[3]                                                                                                     ; N/A     ;
; test_address[3]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[3]                                                                                                     ; N/A     ;
; test_address[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[4]                                                                                                     ; N/A     ;
; test_address[4]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[4]                                                                                                     ; N/A     ;
; test_address[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[5]                                                                                                     ; N/A     ;
; test_address[5]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[5]                                                                                                     ; N/A     ;
; test_address[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[6]                                                                                                     ; N/A     ;
; test_address[6]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[6]                                                                                                     ; N/A     ;
; test_address[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[7]                                                                                                     ; N/A     ;
; test_address[7]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[7]                                                                                                     ; N/A     ;
; test_address[8]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[8]                                                                                                     ; N/A     ;
; test_address[8]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[8]                                                                                                     ; N/A     ;
; test_address[9]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[9]                                                                                                     ; N/A     ;
; test_address[9]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|address_out[9]                                                                                                     ; N/A     ;
; test_data[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[0]                                                                                                         ; N/A     ;
; test_data[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[0]                                                                                                         ; N/A     ;
; test_data[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[10]                                                                                                        ; N/A     ;
; test_data[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[10]                                                                                                        ; N/A     ;
; test_data[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[11]                                                                                                        ; N/A     ;
; test_data[11]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[11]                                                                                                        ; N/A     ;
; test_data[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[12]                                                                                                        ; N/A     ;
; test_data[12]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[12]                                                                                                        ; N/A     ;
; test_data[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[13]                                                                                                        ; N/A     ;
; test_data[13]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[13]                                                                                                        ; N/A     ;
; test_data[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[14]                                                                                                        ; N/A     ;
; test_data[14]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[14]                                                                                                        ; N/A     ;
; test_data[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[15]                                                                                                        ; N/A     ;
; test_data[15]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[15]                                                                                                        ; N/A     ;
; test_data[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[1]                                                                                                         ; N/A     ;
; test_data[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[1]                                                                                                         ; N/A     ;
; test_data[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[2]                                                                                                         ; N/A     ;
; test_data[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[2]                                                                                                         ; N/A     ;
; test_data[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[3]                                                                                                         ; N/A     ;
; test_data[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[3]                                                                                                         ; N/A     ;
; test_data[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[4]                                                                                                         ; N/A     ;
; test_data[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[4]                                                                                                         ; N/A     ;
; test_data[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[5]                                                                                                         ; N/A     ;
; test_data[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[5]                                                                                                         ; N/A     ;
; test_data[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[6]                                                                                                         ; N/A     ;
; test_data[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[6]                                                                                                         ; N/A     ;
; test_data[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[7]                                                                                                         ; N/A     ;
; test_data[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[7]                                                                                                         ; N/A     ;
; test_data[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[8]                                                                                                         ; N/A     ;
; test_data[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[8]                                                                                                         ; N/A     ;
; test_data[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[9]                                                                                                         ; N/A     ;
; test_data[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Rd_Test:u3|outdata[9]                                                                                                         ; N/A     ;
; test_start_n                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_start_n                                                                                                                  ; N/A     ;
; test_start_n                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; test_start_n                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                           ; N/A     ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Fri May 12 00:11:17 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_SDRAM_RTL_Test -c DE0_CV_SDRAM_RTL_Test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/seven_segment_led.v
    Info (12023): Found entity 1: seven_segment_LED File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll0.v
    Info (12023): Found entity 1: sdram_pll0 File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdram_pll0.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll0/sdram_pll0_0002.v
    Info (12023): Found entity 1: sdram_pll0_0002 File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdram_pll0/sdram_pll0_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/rw_test.v
    Info (12023): Found entity 1: RW_Test File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/RW_Test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_RD_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test.v
    Info (12023): Found entity 1: pll_test File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/pll_test.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test/pll_test_0002.v
    Info (12023): Found entity 1: pll_test_0002 File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/pll_test/pll_test_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/wr_test.v
    Info (12023): Found entity 1: Wr_Test File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Wr_Test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_test.v
    Info (12023): Found entity 1: rom_test File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/rom_test.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/rd_test.v
    Info (12023): Found entity 1: Rd_Test File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Rd_Test.v Line: 1
Warning (12125): Using design file de0_cv_sdram_rtl_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0_CV_SDRAM_RTL_Test File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 36
Info (12127): Elaborating entity "DE0_CV_SDRAM_RTL_Test" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at de0_cv_sdram_rtl_test.v(260): truncated value with size 4 to match size of target (3) File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 260
Warning (10230): Verilog HDL assignment warning at de0_cv_sdram_rtl_test.v(265): truncated value with size 32 to match size of target (24) File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 265
Warning (10034): Output port "LEDR[9..3]" at de0_cv_sdram_rtl_test.v(89) has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 89
Warning (10034): Output port "VGA_B" at de0_cv_sdram_rtl_test.v(109) has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 109
Warning (10034): Output port "VGA_G" at de0_cv_sdram_rtl_test.v(110) has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 110
Warning (10034): Output port "VGA_R" at de0_cv_sdram_rtl_test.v(112) has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 112
Warning (10034): Output port "SD_CLK" at de0_cv_sdram_rtl_test.v(101) has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 101
Warning (10034): Output port "VGA_HS" at de0_cv_sdram_rtl_test.v(111) has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 111
Warning (10034): Output port "VGA_VS" at de0_cv_sdram_rtl_test.v(114) has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 114
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u1" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 161
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(305): truncated value with size 32 to match size of target (10) File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 305
Info (12128): Elaborating entity "sdram_pll0" for hierarchy "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 145
Info (12128): Elaborating entity "sdram_pll0_0002" for hierarchy "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdram_pll0.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdram_pll0/sdram_pll0_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdram_pll0/sdram_pll0_0002.v Line: 88
Info (12133): Instantiated megafunction "Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdram_pll0/sdram_pll0_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u1|control_interface:control1" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 164
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16) File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/control_interface.v Line: 120
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16) File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/control_interface.v Line: 125
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16) File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/control_interface.v Line: 150
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u1|command:command1" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 190
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/command.v Line: 239
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u1|sdr_data_path:data_path1" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 199
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2) File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdr_data_path.v Line: 26
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 212
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_WR_FIFO.v Line: 96
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_WR_FIFO.v Line: 96
Info (12133): Instantiated megafunction "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_WR_FIFO.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_bg02.tdf
    Info (12023): Found entity 1: dcfifo_bg02 File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_bg02" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated" File: f:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/a_gray2bin_oab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/a_graycounter_nv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/a_graycounter_jdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d3f1.tdf
    Info (12023): Found entity 1: altsyncram_d3f1 File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/altsyncram_d3f1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d3f1" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cmpr_906.tdf Line: 22
Info (12128): Elaborating entity "cmpr_906" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf Line: 80
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 238
Info (12128): Elaborating entity "pll_test" for hierarchy "pll_test:u0" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 178
Info (12128): Elaborating entity "pll_test_0002" for hierarchy "pll_test:u0|pll_test_0002:pll_test_inst" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/pll_test.v Line: 21
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_test:u0|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/pll_test/pll_test_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_test:u0|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/pll_test/pll_test_0002.v Line: 88
Info (12133): Instantiated megafunction "pll_test:u0|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/pll_test/pll_test_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Wr_Test" for hierarchy "Wr_Test:u2" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 192
Warning (10230): Verilog HDL assignment warning at Wr_Test.v(174): truncated value with size 32 to match size of target (1) File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Wr_Test.v Line: 174
Warning (10230): Verilog HDL assignment warning at Wr_Test.v(175): truncated value with size 32 to match size of target (1) File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Wr_Test.v Line: 175
Info (12128): Elaborating entity "rom_test" for hierarchy "Wr_Test:u2|rom_test:rom_test_inst" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Wr_Test.v Line: 62
Info (12128): Elaborating entity "altsyncram" for hierarchy "Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/rom_test.v Line: 81
Info (12130): Elaborated megafunction instantiation "Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/rom_test.v Line: 81
Info (12133): Instantiated megafunction "Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/rom_test.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Sdram_Control/test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tug1.tdf
    Info (12023): Found entity 1: altsyncram_tug1 File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/altsyncram_tug1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_tug1" for hierarchy "Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated" File: f:/quartus_17/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/decode_61a.tdf Line: 22
Info (12128): Elaborating entity "decode_61a" for hierarchy "Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|decode_61a:rden_decode" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/altsyncram_tug1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/mux_chb.tdf Line: 22
Info (12128): Elaborating entity "mux_chb" for hierarchy "Wr_Test:u2|rom_test:rom_test_inst|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated|mux_chb:mux2" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/altsyncram_tug1.tdf Line: 41
Info (12128): Elaborating entity "Rd_Test" for hierarchy "Rd_Test:u3" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 207
Info (12128): Elaborating entity "seven_segment_LED" for hierarchy "seven_segment_LED:u4" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 219
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1l84.tdf
    Info (12023): Found entity 1: altsyncram_1l84 File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/altsyncram_1l84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/mux_flc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nai.tdf
    Info (12023): Found entity 1: cntr_nai File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cntr_nai.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cmpr_g9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf
    Info (12023): Found entity 1: cntr_82j File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cntr_82j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cntr_29i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.12.00:11:36 Progress: Loading sldcc47ad15/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc47ad15/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:u4|Mod5" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:u4|Div4" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:u4|Mod4" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:u4|Div3" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:u4|Mod3" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:u4|Div2" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:u4|Mod2" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:u4|Div1" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:u4|Mod1" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 52
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:u4|lpm_divide:Mod5" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 56
Info (12133): Instantiated megafunction "seven_segment_LED:u4|lpm_divide:Mod5" with the following parameter: File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 56
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf
    Info (12023): Found entity 1: lpm_divide_i3m File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_i3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/sign_div_unsign_llh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_u_div_gve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:u4|lpm_divide:Div4" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 55
Info (12133): Instantiated megafunction "seven_segment_LED:u4|lpm_divide:Div4" with the following parameter: File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 55
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf
    Info (12023): Found entity 1: lpm_divide_fbm File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_fbm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:u4|lpm_divide:Mod4" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 55
Info (12133): Instantiated megafunction "seven_segment_LED:u4|lpm_divide:Mod4" with the following parameter: File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 55
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:u4|lpm_divide:Div3" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 54
Info (12133): Instantiated megafunction "seven_segment_LED:u4|lpm_divide:Div3" with the following parameter: File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 54
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_ibm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_u_div_mve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:u4|lpm_divide:Div2" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 53
Info (12133): Instantiated megafunction "seven_segment_LED:u4|lpm_divide:Div2" with the following parameter: File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 53
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_scm.tdf
    Info (12023): Found entity 1: lpm_divide_scm File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_scm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/sign_div_unsign_2nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf
    Info (12023): Found entity 1: alt_u_div_a2f File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_u_div_a2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:u4|lpm_divide:Div1" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 52
Info (12133): Instantiated megafunction "seven_segment_LED:u4|lpm_divide:Div1" with the following parameter: File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v Line: 52
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info (12023): Found entity 1: lpm_divide_0dm File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_0dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/sign_div_unsign_6nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_u_div_i2f.tdf Line: 22
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "CLOCK4_50" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 45
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 64
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 65
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 92
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 93
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 94
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 95
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 102
    Warning (13040): bidirectional pin "SD_DATA[0]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 103
    Warning (13040): bidirectional pin "SD_DATA[1]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 103
    Warning (13040): bidirectional pin "SD_DATA[2]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 103
    Warning (13040): bidirectional pin "SD_DATA[3]" has no driver File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 103
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[0]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[0]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[0]~1" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[10]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[10]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[10]~5" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[1]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[1]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[1]~9" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[11]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[11]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[11]~13" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[2]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[2]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[2]~17" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[12]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[12]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[12]~21" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[3]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[3]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[3]~25" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[13]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[13]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[13]~29" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[4]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[4]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[4]~33" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[14]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[14]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[14]~37" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[5]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[5]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[5]~41" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[15]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[15]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[15]~45" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[6]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[6]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[6]~49" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[16]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[16]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[16]~53" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[7]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[7]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[7]~57" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[17]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[17]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[17]~61" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[8]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[8]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[8]~65" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[18]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[18]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[18]~69" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[9]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[9]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[9]~73" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[19]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[19]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[19]~77" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[20]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[20]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[20]~81" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[21]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[21]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[21]~85" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[22]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[22]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[22]~89" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[23]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[23]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[23]~93" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
    Warning (13310): Register "Sdram_Control:u1|rRD_ADDR[24]" is converted into an equivalent circuit using register "Sdram_Control:u1|rRD_ADDR[24]~_emulated" and latch "Sdram_Control:u1|rRD_ADDR[24]~97" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 353
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 83
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 83
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 83
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 83
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 83
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 83
    Warning (13410): Pin "LEDR[0]" is stuck at VCC File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 89
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 89
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 89
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 89
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 89
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 89
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 89
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 89
    Warning (13410): Pin "SD_CLK" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 101
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 109
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 109
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 109
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 109
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 110
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 110
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 110
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 110
    Warning (13410): Pin "VGA_HS" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 111
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 112
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 112
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 112
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 112
    Warning (13410): Pin "VGA_VS" is stuck at GND File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 114
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Sdram_Control:u1|read_side_fifo_wusedw[0]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 121
    Info (17048): Logic cell "Sdram_Control:u1|read_side_fifo_wusedw[1]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 121
    Info (17048): Logic cell "Sdram_Control:u1|read_side_fifo_wusedw[2]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 121
    Info (17048): Logic cell "Sdram_Control:u1|read_side_fifo_wusedw[3]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 121
    Info (17048): Logic cell "Sdram_Control:u1|read_side_fifo_wusedw[4]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 121
    Info (17048): Logic cell "Sdram_Control:u1|read_side_fifo_wusedw[5]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 121
    Info (17048): Logic cell "Sdram_Control:u1|read_side_fifo_wusedw[6]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 121
    Info (17048): Logic cell "Sdram_Control:u1|read_side_fifo_wusedw[7]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 121
    Info (17048): Logic cell "Sdram_Control:u1|read_side_fifo_wusedw[8]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v Line: 121
    Info (17048): Logic cell "read_rd" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 125
    Info (17048): Logic cell "readdata[0]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[10]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[11]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[12]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[13]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[14]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[15]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[1]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[2]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[3]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[4]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[5]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[6]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[7]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[8]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "readdata[9]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 122
    Info (17048): Logic cell "test_LOAD" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 127
    Info (17048): Logic cell "test_address[0]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 128
    Info (17048): Logic cell "test_address[1]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 128
    Info (17048): Logic cell "test_address[2]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 128
    Info (17048): Logic cell "test_address[3]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 128
    Info (17048): Logic cell "test_address[4]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 128
    Info (17048): Logic cell "test_address[5]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 128
    Info (17048): Logic cell "test_address[6]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 128
    Info (17048): Logic cell "test_address[7]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 128
    Info (17048): Logic cell "test_address[8]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 128
    Info (17048): Logic cell "test_address[9]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 128
    Info (17048): Logic cell "test_data[0]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[10]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[11]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[12]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[13]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[14]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[15]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[1]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[2]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[3]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[4]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[5]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[6]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[7]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[8]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
    Info (17048): Logic cell "test_data[9]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 129
Info (144001): Generated suppressed messages file E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/DE0_CV_SDRAM_RTL_Test.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 303 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 19 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: f:/quartus_17/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll_test:u0|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: f:/quartus_17/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Sdram_Control:u1|sdram_pll0:sdram_pll0_inst|sdram_pll0_0002:sdram_pll0_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: f:/quartus_17/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll_test:u0|pll_test_0002:pll_test_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: f:/quartus_17/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 42
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 86
    Warning (15610): No output dependent on input pin "KEY[2]" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 86
    Warning (15610): No output dependent on input pin "RESET_N" File: E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v Line: 98
Info (21057): Implemented 5331 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 91 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 4821 logic cells
    Info (21064): Implemented 295 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 171 warnings
    Info: Peak virtual memory: 4978 megabytes
    Info: Processing ended: Fri May 12 00:11:49 2023
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/DE0_CV_SDRAM_RTL_Test.map.smsg.


