{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581664663980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581664663983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 23:17:43 2020 " "Processing started: Thu Feb 13 23:17:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581664663983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664663983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scara_controller -c scara_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off scara_controller -c scara_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664663983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581664664562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581664664562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/SinDeg.sv 1 1 " "Found 1 design units, including 1 entities, in source file scripts/SinDeg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SinDeg " "Found entity 1: SinDeg" {  } { { "scripts/SinDeg.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/CosDeg.sv 1 1 " "Found 1 design units, including 1 entities, in source file scripts/CosDeg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CosDeg " "Found entity 1: CosDeg" {  } { { "scripts/CosDeg.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/CosDeg.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Jacobian.sv 1 1 " "Found 1 design units, including 1 entities, in source file Jacobian.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Jacobian " "Found entity 1: Jacobian" {  } { { "Jacobian.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Jacobian.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FK fk scara_controller.sv(55) " "Verilog HDL Declaration information at scara_controller.sv(55): object \"FK\" differs only in case from object \"fk\" in the same scope" {  } { { "scara_controller.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581664679917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "JI ji scara_controller.sv(55) " "Verilog HDL Declaration information at scara_controller.sv(55): object \"JI\" differs only in case from object \"ji\" in the same scope" {  } { { "scara_controller.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581664679917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scara_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file scara_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scara_controller " "Found entity 1: scara_controller" {  } { { "scara_controller.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "degrees_to_steps.sv 1 1 " "Found 1 design units, including 1 entities, in source file degrees_to_steps.sv" { { "Info" "ISGN_ENTITY_NAME" "1 degrees_to_steps " "Found entity 1: degrees_to_steps" {  } { { "degrees_to_steps.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/degrees_to_steps.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_inv_jac.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiply_inv_jac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_inv_jac " "Found entity 1: multiply_inv_jac" {  } { { "multiply_inv_jac.bdf" "" { Schematic "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiply_inv_jac.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIN.v 1 1 " "Found 1 design units, including 1 entities, in source file SIN.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIN " "Found entity 1: SIN" {  } { { "SIN.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/SIN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ForwardKinematics.sv 1 1 " "Found 1 design units, including 1 entities, in source file ForwardKinematics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardKinematics " "Found entity 1: ForwardKinematics" {  } { { "ForwardKinematics.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IntToDouble.v 12 12 " "Found 12 design units, including 12 entities, in source file IntToDouble.v" { { "Info" "ISGN_ENTITY_NAME" "1 IntToDouble_altbarrel_shift_fof " "Found entity 1: IntToDouble_altbarrel_shift_fof" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679926 ""} { "Info" "ISGN_ENTITY_NAME" "2 IntToDouble_altpriority_encoder_3v7 " "Found entity 2: IntToDouble_altpriority_encoder_3v7" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679926 ""} { "Info" "ISGN_ENTITY_NAME" "3 IntToDouble_altpriority_encoder_3e8 " "Found entity 3: IntToDouble_altpriority_encoder_3e8" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679926 ""} { "Info" "ISGN_ENTITY_NAME" "4 IntToDouble_altpriority_encoder_6v7 " "Found entity 4: IntToDouble_altpriority_encoder_6v7" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679926 ""} { "Info" "ISGN_ENTITY_NAME" "5 IntToDouble_altpriority_encoder_6e8 " "Found entity 5: IntToDouble_altpriority_encoder_6e8" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679926 ""} { "Info" "ISGN_ENTITY_NAME" "6 IntToDouble_altpriority_encoder_bv7 " "Found entity 6: IntToDouble_altpriority_encoder_bv7" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679926 ""} { "Info" "ISGN_ENTITY_NAME" "7 IntToDouble_altpriority_encoder_be8 " "Found entity 7: IntToDouble_altpriority_encoder_be8" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679926 ""} { "Info" "ISGN_ENTITY_NAME" "8 IntToDouble_altpriority_encoder_r08 " "Found entity 8: IntToDouble_altpriority_encoder_r08" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679926 ""} { "Info" "ISGN_ENTITY_NAME" "9 IntToDouble_altpriority_encoder_rf8 " "Found entity 9: IntToDouble_altpriority_encoder_rf8" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679926 ""} { "Info" "ISGN_ENTITY_NAME" "10 IntToDouble_altpriority_encoder_qb6 " "Found entity 10: IntToDouble_altpriority_encoder_qb6" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679926 ""} { "Info" "ISGN_ENTITY_NAME" "11 IntToDouble_altfp_convert_4gn " "Found entity 11: IntToDouble_altfp_convert_4gn" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679926 ""} { "Info" "ISGN_ENTITY_NAME" "12 IntToDouble " "Found entity 12: IntToDouble" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Counter.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file Sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sync " "Found entity 1: Sync" {  } { { "Sync.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder.v 26 26 " "Found 26 design units, including 26 entities, in source file Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_altbarrel_shift_otd " "Found entity 1: Adder_altbarrel_shift_otd" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder_altbarrel_shift_u0g " "Found entity 2: Adder_altbarrel_shift_u0g" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder_altpriority_encoder_3e8 " "Found entity 3: Adder_altpriority_encoder_3e8" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder_altpriority_encoder_6e8 " "Found entity 4: Adder_altpriority_encoder_6e8" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "5 Adder_altpriority_encoder_be8 " "Found entity 5: Adder_altpriority_encoder_be8" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "6 Adder_altpriority_encoder_rf8 " "Found entity 6: Adder_altpriority_encoder_rf8" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "7 Adder_altpriority_encoder_3v7 " "Found entity 7: Adder_altpriority_encoder_3v7" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "8 Adder_altpriority_encoder_6v7 " "Found entity 8: Adder_altpriority_encoder_6v7" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "9 Adder_altpriority_encoder_bv7 " "Found entity 9: Adder_altpriority_encoder_bv7" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "10 Adder_altpriority_encoder_r08 " "Found entity 10: Adder_altpriority_encoder_r08" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "11 Adder_altpriority_encoder_tv8 " "Found entity 11: Adder_altpriority_encoder_tv8" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "12 Adder_altpriority_encoder_te9 " "Found entity 12: Adder_altpriority_encoder_te9" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "13 Adder_altpriority_encoder_uu8 " "Found entity 13: Adder_altpriority_encoder_uu8" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "14 Adder_altpriority_encoder_nh8 " "Found entity 14: Adder_altpriority_encoder_nh8" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "15 Adder_altpriority_encoder_qh8 " "Found entity 15: Adder_altpriority_encoder_qh8" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "16 Adder_altpriority_encoder_vh8 " "Found entity 16: Adder_altpriority_encoder_vh8" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 652 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "17 Adder_altpriority_encoder_fj8 " "Found entity 17: Adder_altpriority_encoder_fj8" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "18 Adder_altpriority_encoder_hi9 " "Found entity 18: Adder_altpriority_encoder_hi9" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "19 Adder_altpriority_encoder_n28 " "Found entity 19: Adder_altpriority_encoder_n28" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "20 Adder_altpriority_encoder_q28 " "Found entity 20: Adder_altpriority_encoder_q28" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 787 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "21 Adder_altpriority_encoder_v28 " "Found entity 21: Adder_altpriority_encoder_v28" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "22 Adder_altpriority_encoder_f48 " "Found entity 22: Adder_altpriority_encoder_f48" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "23 Adder_altpriority_encoder_h39 " "Found entity 23: Adder_altpriority_encoder_h39" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 871 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "24 Adder_altpriority_encoder_ina " "Found entity 24: Adder_altpriority_encoder_ina" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "25 Adder_altfp_add_sub_hhk " "Found entity 25: Adder_altfp_add_sub_hhk" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""} { "Info" "ISGN_ENTITY_NAME" "26 Adder " "Found entity 26: Adder" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 3486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679951 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Multiplier.v " "Can't analyze file -- file Multiplier.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1581664679953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JacobianInverse.sv 1 1 " "Found 1 design units, including 1 entities, in source file JacobianInverse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JacobianInverse " "Found entity 1: JacobianInverse" {  } { { "JacobianInverse.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/JacobianInverse.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DoubleDiv.v 3 3 " "Found 3 design units, including 3 entities, in source file DoubleDiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DoubleDiv_altfp_div_pst_99j " "Found entity 1: DoubleDiv_altfp_div_pst_99j" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679962 ""} { "Info" "ISGN_ENTITY_NAME" "2 DoubleDiv_altfp_div_49m " "Found entity 2: DoubleDiv_altfp_div_49m" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679962 ""} { "Info" "ISGN_ENTITY_NAME" "3 DoubleDiv " "Found entity 3: DoubleDiv" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DoubleDivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file DoubleDivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DoubleDivider " "Found entity 1: DoubleDivider" {  } { { "DoubleDivider.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDivider.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664679963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664679963 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MultComplete Jacobian.sv(160) " "Verilog HDL Implicit Net warning at Jacobian.sv(160): created implicit net for \"MultComplete\"" {  } { { "Jacobian.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Jacobian.sv" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664679964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "scara_controller " "Elaborating entity \"scara_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581664680171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MULTEnable scara_controller.sv(51) " "Verilog HDL or VHDL warning at scara_controller.sv(51): object \"MULTEnable\" assigned a value but never read" {  } { { "scara_controller.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581664680175 "|scara_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MULTReset scara_controller.sv(51) " "Verilog HDL or VHDL warning at scara_controller.sv(51): object \"MULTReset\" assigned a value but never read" {  } { { "scara_controller.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581664680175 "|scara_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CONVEnable scara_controller.sv(52) " "Verilog HDL or VHDL warning at scara_controller.sv(52): object \"CONVEnable\" assigned a value but never read" {  } { { "scara_controller.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581664680175 "|scara_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CONVReset scara_controller.sv(52) " "Verilog HDL or VHDL warning at scara_controller.sv(52): object \"CONVReset\" assigned a value but never read" {  } { { "scara_controller.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1581664680175 "|scara_controller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CONVDone scara_controller.sv(52) " "Verilog HDL warning at scara_controller.sv(52): object CONVDone used but never assigned" {  } { { "scara_controller.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1581664680175 "|scara_controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CONVDone 0 scara_controller.sv(52) " "Net \"CONVDone\" at scara_controller.sv(52) has no driver or initial value, using a default initial value '0'" {  } { { "scara_controller.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581664680175 "|scara_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "th1_steps scara_controller.sv(32) " "Output port \"th1_steps\" at scara_controller.sv(32) has no driver" {  } { { "scara_controller.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581664680175 "|scara_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "th2_steps scara_controller.sv(33) " "Output port \"th2_steps\" at scara_controller.sv(33) has no driver" {  } { { "scara_controller.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581664680175 "|scara_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardKinematics ForwardKinematics:fk " "Elaborating entity \"ForwardKinematics\" for hierarchy \"ForwardKinematics:fk\"" {  } { { "scara_controller.sv" "fk" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble ForwardKinematics:fk\|IntToDouble:l1conv " "Elaborating entity \"IntToDouble\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\"" {  } { { "ForwardKinematics.sv" "l1conv" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altfp_convert_4gn ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component " "Elaborating entity \"IntToDouble_altfp_convert_4gn\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\"" {  } { { "IntToDouble.v" "IntToDouble_altfp_convert_4gn_component" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altbarrel_shift_fof ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altbarrel_shift_fof:altbarrel_shift5 " "Elaborating entity \"IntToDouble_altbarrel_shift_fof\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altbarrel_shift_fof:altbarrel_shift5\"" {  } { { "IntToDouble.v" "altbarrel_shift5" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_qb6 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"IntToDouble_altpriority_encoder_qb6\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "IntToDouble.v" "altpriority_encoder2" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_r08 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6 " "Elaborating entity \"IntToDouble_altpriority_encoder_r08\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\"" {  } { { "IntToDouble.v" "altpriority_encoder6" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_bv7 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8 " "Elaborating entity \"IntToDouble_altpriority_encoder_bv7\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\"" {  } { { "IntToDouble.v" "altpriority_encoder8" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_6v7 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10 " "Elaborating entity \"IntToDouble_altpriority_encoder_6v7\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\"" {  } { { "IntToDouble.v" "altpriority_encoder10" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_3v7 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\|IntToDouble_altpriority_encoder_3v7:altpriority_encoder12 " "Elaborating entity \"IntToDouble_altpriority_encoder_3v7\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\|IntToDouble_altpriority_encoder_3v7:altpriority_encoder12\"" {  } { { "IntToDouble.v" "altpriority_encoder12" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_3e8 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\|IntToDouble_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"IntToDouble_altpriority_encoder_3e8\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6v7:altpriority_encoder10\|IntToDouble_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "IntToDouble.v" "altpriority_encoder13" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_6e8 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"IntToDouble_altpriority_encoder_6e8\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_bv7:altpriority_encoder8\|IntToDouble_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "IntToDouble.v" "altpriority_encoder11" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_be8 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_be8:altpriority_encoder9 " "Elaborating entity \"IntToDouble_altpriority_encoder_be8\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_r08:altpriority_encoder6\|IntToDouble_altpriority_encoder_be8:altpriority_encoder9\"" {  } { { "IntToDouble.v" "altpriority_encoder9" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToDouble_altpriority_encoder_rf8 ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_rf8:altpriority_encoder7 " "Elaborating entity \"IntToDouble_altpriority_encoder_rf8\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|IntToDouble_altpriority_encoder_qb6:altpriority_encoder2\|IntToDouble_altpriority_encoder_rf8:altpriority_encoder7\"" {  } { { "IntToDouble.v" "altpriority_encoder7" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\"" {  } { { "IntToDouble.v" "add_sub1" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\"" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 602 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664680758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664680758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664680758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664680758 ""}  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 602 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664680758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_npe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_npe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_npe " "Found entity 1: add_sub_npe" {  } { { "db/add_sub_npe.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_npe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664680851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664680851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_npe ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\|add_sub_npe:auto_generated " "Elaborating entity \"add_sub_npe\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub1\|add_sub_npe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\"" {  } { { "IntToDouble.v" "add_sub3" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\"" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 627 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664680858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664680858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664680858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664680858 ""}  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 627 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664680858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mqe " "Found entity 1: add_sub_mqe" {  } { { "db/add_sub_mqe.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_mqe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664680935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664680935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mqe ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\|add_sub_mqe:auto_generated " "Elaborating entity \"add_sub_mqe\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_add_sub:add_sub3\|add_sub_mqe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\"" {  } { { "IntToDouble.v" "cmpr4" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\"" {  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 653 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664680953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664680953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664680953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664680953 ""}  } { { "IntToDouble.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 653 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664680953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2gg " "Found entity 1: cmpr_2gg" {  } { { "db/cmpr_2gg.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/cmpr_2gg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664681045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664681045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2gg ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\|cmpr_2gg:auto_generated " "Elaborating entity \"cmpr_2gg\" for hierarchy \"ForwardKinematics:fk\|IntToDouble:l1conv\|IntToDouble_altfp_convert_4gn:IntToDouble_altfp_convert_4gn_component\|lpm_compare:cmpr4\|cmpr_2gg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681046 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ClockTimer.sv 1 1 " "Using design file ClockTimer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTimer " "Found entity 1: ClockTimer" {  } { { "ClockTimer.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ClockTimer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664681517 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581664681517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTimer ForwardKinematics:fk\|ClockTimer:LConvTime " "Elaborating entity \"ClockTimer\" for hierarchy \"ForwardKinematics:fk\|ClockTimer:LConvTime\"" {  } { { "ForwardKinematics.sv" "LConvTime" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681518 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res ClockTimer.sv(34) " "Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockTimer.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ClockTimer.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581664681519 "|scara_controller|ForwardKinematics:fk|ClockTimer:LConvTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ClockTimer.sv(52) " "Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "ClockTimer.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ClockTimer.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581664681519 "|scara_controller|ForwardKinematics:fk|ClockTimer:LConvTime"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter ForwardKinematics:fk\|ClockTimer:LConvTime\|Counter:c1 " "Elaborating entity \"Counter\" for hierarchy \"ForwardKinematics:fk\|ClockTimer:LConvTime\|Counter:c1\"" {  } { { "ClockTimer.sv" "c1" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ClockTimer.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter.sv(24) " "Verilog HDL assignment warning at Counter.sv(24): truncated value with size 32 to match size of target (10)" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Counter.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581664681520 "|scara_controller|ForwardKinematics:fk|ClockTimer:LConvTime|Counter:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinDeg ForwardKinematics:fk\|SinDeg:sine " "Elaborating entity \"SinDeg\" for hierarchy \"ForwardKinematics:fk\|SinDeg:sine\"" {  } { { "ForwardKinematics.sv" "sine" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CosDeg ForwardKinematics:fk\|CosDeg:cosine " "Elaborating entity \"CosDeg\" for hierarchy \"ForwardKinematics:fk\|CosDeg:cosine\"" {  } { { "ForwardKinematics.sv" "cosine" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681548 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DoubleMultiply.sv 1 1 " "Using design file DoubleMultiply.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DoubleMultiply " "Found entity 1: DoubleMultiply" {  } { { "DoubleMultiply.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleMultiply.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664681582 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581664681582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleMultiply ForwardKinematics:fk\|DoubleMultiply:multL1Sine " "Elaborating entity \"DoubleMultiply\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\"" {  } { { "ForwardKinematics.sv" "multL1Sine" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681583 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "count DoubleMultiply.sv(31) " "Output port \"count\" at DoubleMultiply.sv(31) has no driver" {  } { { "DoubleMultiply.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleMultiply.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1581664681585 "|scara_controller|ForwardKinematics:fk|DoubleMultiply:multL1Sine"}
{ "Warning" "WSGN_SEARCH_FILE" "SRLatch.sv 1 1 " "Using design file SRLatch.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SRLatch " "Found entity 1: SRLatch" {  } { { "SRLatch.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/SRLatch.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664681590 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581664681590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRLatch ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|SRLatch:InCtrl " "Elaborating entity \"SRLatch\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|SRLatch:InCtrl\"" {  } { { "DoubleMultiply.sv" "InCtrl" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleMultiply.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "MultiplierFP.v 2 2 " "Using design file MultiplierFP.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplierFP_altfp_mult_e0r " "Found entity 1: MultiplierFP_altfp_mult_e0r" {  } { { "MultiplierFP.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664681599 ""} { "Info" "ISGN_ENTITY_NAME" "2 MultiplierFP " "Found entity 2: MultiplierFP" {  } { { "MultiplierFP.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664681599 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581664681599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplierFP ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult " "Elaborating entity \"MultiplierFP\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\"" {  } { { "DoubleMultiply.sv" "mult" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleMultiply.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplierFP_altfp_mult_e0r ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component " "Elaborating entity \"MultiplierFP_altfp_mult_e0r\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\"" {  } { { "MultiplierFP.v" "MultiplierFP_altfp_mult_e0r_component" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MultiplierFP.v" "exp_add_adder" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MultiplierFP.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 423 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681621 ""}  } { { "MultiplierFP.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 423 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664681621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ud.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7ud.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ud " "Found entity 1: add_sub_7ud" {  } { { "db/add_sub_7ud.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_7ud.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664681698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664681698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7ud ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder\|add_sub_7ud:auto_generated " "Elaborating entity \"add_sub_7ud\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_add_adder\|add_sub_7ud:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MultiplierFP.v" "exp_adj_adder" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MultiplierFP.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 447 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681705 ""}  } { { "MultiplierFP.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 447 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664681705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nka " "Found entity 1: add_sub_nka" {  } { { "db/add_sub_nka.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_nka.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664681785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664681785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nka ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder\|add_sub_nka:auto_generated " "Elaborating entity \"add_sub_nka\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_adj_adder\|add_sub_nka:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MultiplierFP.v" "exp_bias_subtr" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MultiplierFP.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 470 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681792 ""}  } { { "MultiplierFP.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 470 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664681792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ldg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ldg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ldg " "Found entity 1: add_sub_ldg" {  } { { "db/add_sub_ldg.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_ldg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664681870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664681870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ldg ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr\|add_sub_ldg:auto_generated " "Elaborating entity \"add_sub_ldg\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:exp_bias_subtr\|add_sub_ldg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder\"" {  } { { "MultiplierFP.v" "man_round_adder" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder\"" {  } { { "MultiplierFP.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 496 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 54 " "Parameter \"lpm_width\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681877 ""}  } { { "MultiplierFP.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 496 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664681877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dmb " "Found entity 1: add_sub_dmb" {  } { { "db/add_sub_dmb.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_dmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664681969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664681969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dmb ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder\|add_sub_dmb:auto_generated " "Elaborating entity \"add_sub_dmb\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_add_sub:man_round_adder\|add_sub_dmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult\"" {  } { { "MultiplierFP.v" "man_product2_mult" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult\"" {  } { { "MultiplierFP.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664681996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 53 " "Parameter \"lpm_widtha\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 53 " "Parameter \"lpm_widthb\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 106 " "Parameter \"lpm_widthp\" = \"106\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664681997 ""}  } { { "MultiplierFP.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664681997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jvs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jvs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jvs " "Found entity 1: mult_jvs" {  } { { "db/mult_jvs.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/mult_jvs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664682082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664682082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_jvs ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult\|mult_jvs:auto_generated " "Elaborating entity \"mult_jvs\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|MultiplierFP:mult\|MultiplierFP_altfp_mult_e0r:MultiplierFP_altfp_mult_e0r_component\|lpm_mult:man_product2_mult\|mult_jvs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTimer ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|ClockTimer:MultTime " "Elaborating entity \"ClockTimer\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|ClockTimer:MultTime\"" {  } { { "DoubleMultiply.sv" "MultTime" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleMultiply.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682089 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res ClockTimer.sv(34) " "Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockTimer.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ClockTimer.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581664682090 "|scara_controller|ForwardKinematics:fk|DoubleMultiply:multL1Sine|ClockTimer:MultTime"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ClockTimer.sv(52) " "Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (5)" {  } { { "ClockTimer.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ClockTimer.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581664682090 "|scara_controller|ForwardKinematics:fk|DoubleMultiply:multL1Sine|ClockTimer:MultTime"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|ClockTimer:MultTime\|Counter:c1 " "Elaborating entity \"Counter\" for hierarchy \"ForwardKinematics:fk\|DoubleMultiply:multL1Sine\|ClockTimer:MultTime\|Counter:c1\"" {  } { { "ClockTimer.sv" "c1" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ClockTimer.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Counter.sv(24) " "Verilog HDL assignment warning at Counter.sv(24): truncated value with size 32 to match size of target (5)" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Counter.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581664682092 "|scara_controller|ForwardKinematics:fk|DoubleMultiply:multL1Sine|ClockTimer:MultTime|Counter:c1"}
{ "Warning" "WSGN_SEARCH_FILE" "DoubleAdder.sv 1 1 " "Using design file DoubleAdder.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DoubleAdder " "Found entity 1: DoubleAdder" {  } { { "DoubleAdder.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664682196 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581664682196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleAdder ForwardKinematics:fk\|DoubleAdder:addy " "Elaborating entity \"DoubleAdder\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\"" {  } { { "ForwardKinematics.sv" "addy" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy " "Elaborating entity \"Adder\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\"" {  } { { "DoubleAdder.sv" "addy" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleAdder.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altfp_add_sub_hhk ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component " "Elaborating entity \"Adder_altfp_add_sub_hhk\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\"" {  } { { "Adder.v" "Adder_altfp_add_sub_hhk_component" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 3512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altbarrel_shift_otd ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altbarrel_shift_otd:lbarrel_shift " "Elaborating entity \"Adder_altbarrel_shift_otd\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altbarrel_shift_otd:lbarrel_shift\"" {  } { { "Adder.v" "lbarrel_shift" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altbarrel_shift_u0g ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altbarrel_shift_u0g:rbarrel_shift " "Elaborating entity \"Adder_altbarrel_shift_u0g\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altbarrel_shift_u0g:rbarrel_shift\"" {  } { { "Adder.v" "rbarrel_shift" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_uu8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt " "Elaborating entity \"Adder_altpriority_encoder_uu8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\"" {  } { { "Adder.v" "leading_zeroes_cnt" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_tv8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7 " "Elaborating entity \"Adder_altpriority_encoder_tv8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\"" {  } { { "Adder.v" "altpriority_encoder7" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_rf8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"Adder_altpriority_encoder_rf8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "Adder.v" "altpriority_encoder10" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_be8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10\|Adder_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"Adder_altpriority_encoder_be8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10\|Adder_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "Adder.v" "altpriority_encoder11" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_6e8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10\|Adder_altpriority_encoder_be8:altpriority_encoder11\|Adder_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"Adder_altpriority_encoder_6e8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10\|Adder_altpriority_encoder_be8:altpriority_encoder11\|Adder_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "Adder.v" "altpriority_encoder13" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_3e8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10\|Adder_altpriority_encoder_be8:altpriority_encoder11\|Adder_altpriority_encoder_6e8:altpriority_encoder13\|Adder_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"Adder_altpriority_encoder_3e8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_rf8:altpriority_encoder10\|Adder_altpriority_encoder_be8:altpriority_encoder11\|Adder_altpriority_encoder_6e8:altpriority_encoder13\|Adder_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "Adder.v" "altpriority_encoder15" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_r08 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"Adder_altpriority_encoder_r08\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "Adder.v" "altpriority_encoder9" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_bv7 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9\|Adder_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"Adder_altpriority_encoder_bv7\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9\|Adder_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "Adder.v" "altpriority_encoder17" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_6v7 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9\|Adder_altpriority_encoder_bv7:altpriority_encoder17\|Adder_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"Adder_altpriority_encoder_6v7\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9\|Adder_altpriority_encoder_bv7:altpriority_encoder17\|Adder_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "Adder.v" "altpriority_encoder19" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_3v7 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9\|Adder_altpriority_encoder_bv7:altpriority_encoder17\|Adder_altpriority_encoder_6v7:altpriority_encoder19\|Adder_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"Adder_altpriority_encoder_3v7\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_tv8:altpriority_encoder7\|Adder_altpriority_encoder_r08:altpriority_encoder9\|Adder_altpriority_encoder_bv7:altpriority_encoder17\|Adder_altpriority_encoder_6v7:altpriority_encoder19\|Adder_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "Adder.v" "altpriority_encoder21" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_te9 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_te9:altpriority_encoder8 " "Elaborating entity \"Adder_altpriority_encoder_te9\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_uu8:leading_zeroes_cnt\|Adder_altpriority_encoder_te9:altpriority_encoder8\"" {  } { { "Adder.v" "altpriority_encoder8" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664682820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_ina ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt " "Elaborating entity \"Adder_altpriority_encoder_ina\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\"" {  } { { "Adder.v" "trailing_zeros_cnt" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664683278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_hi9 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25 " "Elaborating entity \"Adder_altpriority_encoder_hi9\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\"" {  } { { "Adder.v" "altpriority_encoder25" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664683292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_fj8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27 " "Elaborating entity \"Adder_altpriority_encoder_fj8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27\"" {  } { { "Adder.v" "altpriority_encoder27" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664683306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_vh8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27\|Adder_altpriority_encoder_vh8:altpriority_encoder29 " "Elaborating entity \"Adder_altpriority_encoder_vh8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27\|Adder_altpriority_encoder_vh8:altpriority_encoder29\"" {  } { { "Adder.v" "altpriority_encoder29" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664683319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_qh8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27\|Adder_altpriority_encoder_vh8:altpriority_encoder29\|Adder_altpriority_encoder_qh8:altpriority_encoder31 " "Elaborating entity \"Adder_altpriority_encoder_qh8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27\|Adder_altpriority_encoder_vh8:altpriority_encoder29\|Adder_altpriority_encoder_qh8:altpriority_encoder31\"" {  } { { "Adder.v" "altpriority_encoder31" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664683334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_nh8 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27\|Adder_altpriority_encoder_vh8:altpriority_encoder29\|Adder_altpriority_encoder_qh8:altpriority_encoder31\|Adder_altpriority_encoder_nh8:altpriority_encoder33 " "Elaborating entity \"Adder_altpriority_encoder_nh8\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_hi9:altpriority_encoder25\|Adder_altpriority_encoder_fj8:altpriority_encoder27\|Adder_altpriority_encoder_vh8:altpriority_encoder29\|Adder_altpriority_encoder_qh8:altpriority_encoder31\|Adder_altpriority_encoder_nh8:altpriority_encoder33\"" {  } { { "Adder.v" "altpriority_encoder33" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664683351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_h39 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26 " "Elaborating entity \"Adder_altpriority_encoder_h39\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\"" {  } { { "Adder.v" "altpriority_encoder26" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664683767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_f48 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36 " "Elaborating entity \"Adder_altpriority_encoder_f48\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36\"" {  } { { "Adder.v" "altpriority_encoder36" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664683997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_v28 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36\|Adder_altpriority_encoder_v28:altpriority_encoder38 " "Elaborating entity \"Adder_altpriority_encoder_v28\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36\|Adder_altpriority_encoder_v28:altpriority_encoder38\"" {  } { { "Adder.v" "altpriority_encoder38" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_q28 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36\|Adder_altpriority_encoder_v28:altpriority_encoder38\|Adder_altpriority_encoder_q28:altpriority_encoder40 " "Elaborating entity \"Adder_altpriority_encoder_q28\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36\|Adder_altpriority_encoder_v28:altpriority_encoder38\|Adder_altpriority_encoder_q28:altpriority_encoder40\"" {  } { { "Adder.v" "altpriority_encoder40" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_altpriority_encoder_n28 ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36\|Adder_altpriority_encoder_v28:altpriority_encoder38\|Adder_altpriority_encoder_q28:altpriority_encoder40\|Adder_altpriority_encoder_n28:altpriority_encoder42 " "Elaborating entity \"Adder_altpriority_encoder_n28\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|Adder_altpriority_encoder_ina:trailing_zeros_cnt\|Adder_altpriority_encoder_h39:altpriority_encoder26\|Adder_altpriority_encoder_f48:altpriority_encoder36\|Adder_altpriority_encoder_v28:altpriority_encoder38\|Adder_altpriority_encoder_q28:altpriority_encoder40\|Adder_altpriority_encoder_n28:altpriority_encoder42\"" {  } { { "Adder.v" "altpriority_encoder42" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1\"" {  } { { "Adder.v" "add_sub1" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1\"" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2661 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684223 ""}  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2661 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664684223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n3i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n3i " "Found entity 1: add_sub_n3i" {  } { { "db/add_sub_n3i.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_n3i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664684315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664684315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n3i ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1\|add_sub_n3i:auto_generated " "Elaborating entity \"add_sub_n3i\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub1\|add_sub_n3i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3\"" {  } { { "Adder.v" "add_sub3" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684326 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3\"" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2713 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684327 ""}  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2713 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664684327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qoe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qoe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qoe " "Found entity 1: add_sub_qoe" {  } { { "db/add_sub_qoe.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_qoe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664684413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664684413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qoe ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3\|add_sub_qoe:auto_generated " "Elaborating entity \"add_sub_qoe\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub3\|add_sub_qoe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4\"" {  } { { "Adder.v" "add_sub4" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4\"" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2738 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684419 ""}  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2738 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664684419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5pe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5pe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5pe " "Found entity 1: add_sub_5pe" {  } { { "db/add_sub_5pe.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_5pe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664684504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664684504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5pe ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4\|add_sub_5pe:auto_generated " "Elaborating entity \"add_sub_5pe\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub4\|add_sub_5pe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5\"" {  } { { "Adder.v" "add_sub5" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5\"" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2763 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684511 ""}  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2763 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664684511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m2i " "Found entity 1: add_sub_m2i" {  } { { "db/add_sub_m2i.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_m2i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664684595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664684595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m2i ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5\|add_sub_m2i:auto_generated " "Elaborating entity \"add_sub_m2i\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:add_sub5\|add_sub_m2i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "Adder.v" "man_2comp_res_lower" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2806 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 29 " "Parameter \"lpm_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684608 ""}  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2806 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664684608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iqh " "Found entity 1: add_sub_iqh" {  } { { "db/add_sub_iqh.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_iqh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664684688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664684688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iqh ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_iqh:auto_generated " "Elaborating entity \"add_sub_iqh\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_iqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "Adder.v" "man_2comp_res_upper0" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2823 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684696 ""}  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2823 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664684696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mbh " "Found entity 1: add_sub_mbh" {  } { { "db/add_sub_mbh.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_mbh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664684777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664684777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mbh ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_mbh:auto_generated " "Elaborating entity \"add_sub_mbh\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_mbh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "Adder.v" "man_2comp_res_upper1" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2840 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684785 ""}  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2840 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664684785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "Adder.v" "man_res_rounding_add_sub_lower" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2916 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684822 ""}  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2916 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664684822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_78f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_78f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_78f " "Found entity 1: add_sub_78f" {  } { { "db/add_sub_78f.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_78f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664684906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664684906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_78f ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_78f:auto_generated " "Elaborating entity \"add_sub_78f\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_78f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "Adder.v" "man_res_rounding_add_sub_upper1" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2941 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664684914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664684914 ""}  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2941 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664684914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fgf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fgf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fgf " "Found entity 1: add_sub_fgf" {  } { { "db/add_sub_fgf.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_fgf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664685001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664685001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fgf ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_fgf:auto_generated " "Elaborating entity \"add_sub_fgf\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_fgf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664685002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "Adder.v" "trailing_zeros_limit_comparator" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664685007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2967 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664685008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664685008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664685008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664685008 ""}  } { { "Adder.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 2967 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664685008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f7g " "Found entity 1: cmpr_f7g" {  } { { "db/cmpr_f7g.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/cmpr_f7g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664685093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664685093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f7g ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_f7g:auto_generated " "Elaborating entity \"cmpr_f7g\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|Adder:addy\|Adder_altfp_add_sub_hhk:Adder_altfp_add_sub_hhk_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_f7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664685093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTimer ForwardKinematics:fk\|DoubleAdder:addy\|ClockTimer:ct " "Elaborating entity \"ClockTimer\" for hierarchy \"ForwardKinematics:fk\|DoubleAdder:addy\|ClockTimer:ct\"" {  } { { "DoubleAdder.sv" "ct" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleAdder.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664685097 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res ClockTimer.sv(34) " "Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockTimer.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ClockTimer.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581664685098 "|scara_controller|ForwardKinematics:fk|DoubleAdder:addy|ClockTimer:ct"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ClockTimer.sv(52) " "Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (5)" {  } { { "ClockTimer.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ClockTimer.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581664685098 "|scara_controller|ForwardKinematics:fk|DoubleAdder:addy|ClockTimer:ct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jacobian Jacobian:jk " "Elaborating entity \"Jacobian\" for hierarchy \"Jacobian:jk\"" {  } { { "scara_controller.sv" "jk" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664687003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JacobianInverse JacobianInverse:ji " "Elaborating entity \"JacobianInverse\" for hierarchy \"JacobianInverse:ji\"" {  } { { "scara_controller.sv" "ji" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664691882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleDivider JacobianInverse:ji\|DoubleDivider:aDiv " "Elaborating entity \"DoubleDivider\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\"" {  } { { "JacobianInverse.sv" "aDiv" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/JacobianInverse.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664693884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTimer JacobianInverse:ji\|DoubleDivider:aDiv\|ClockTimer:divCount " "Elaborating entity \"ClockTimer\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|ClockTimer:divCount\"" {  } { { "DoubleDivider.sv" "divCount" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDivider.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664693897 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res ClockTimer.sv(34) " "Verilog HDL Always Construct warning at ClockTimer.sv(34): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockTimer.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ClockTimer.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581664693899 "|scara_controller|JacobianInverse:ji|DoubleDivider:aDiv|ClockTimer:divCount"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClockTimer.sv(52) " "Verilog HDL assignment warning at ClockTimer.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "ClockTimer.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ClockTimer.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581664693900 "|scara_controller|JacobianInverse:ji|DoubleDivider:aDiv|ClockTimer:divCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter JacobianInverse:ji\|DoubleDivider:aDiv\|ClockTimer:divCount\|Counter:c1 " "Elaborating entity \"Counter\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|ClockTimer:divCount\|Counter:c1\"" {  } { { "ClockTimer.sv" "c1" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/ClockTimer.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664693908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.sv(24) " "Verilog HDL assignment warning at Counter.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/Counter.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581664693909 "|scara_controller|JacobianInverse:ji|DoubleDivider:aDiv|ClockTimer:divCount|Counter:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleDiv JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider " "Elaborating entity \"DoubleDiv\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\"" {  } { { "DoubleDivider.sv" "divider" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDivider.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664693939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleDiv_altfp_div_49m JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component " "Elaborating entity \"DoubleDiv_altfp_div_49m\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\"" {  } { { "DoubleDiv.v" "DoubleDiv_altfp_div_49m_component" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664693965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleDiv_altfp_div_pst_99j JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1 " "Elaborating entity \"DoubleDiv_altfp_div_pst_99j\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\"" {  } { { "DoubleDiv.v" "altfp_div_pst1" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664693987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "DoubleDiv.v" "altsyncram3" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 316 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DoubleDiv.hex " "Parameter \"init_file\" = \"DoubleDiv.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694064 ""}  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 316 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664694064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2hv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2hv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2hv " "Found entity 1: altsyncram_2hv" {  } { { "db/altsyncram_2hv.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/altsyncram_2hv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664694156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664694156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2hv JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_2hv:auto_generated " "Elaborating entity \"altsyncram_2hv\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_2hv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "DoubleDiv.v" "bias_addition" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction add " "Parameter \"lpm_direction\" = \"add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation signed " "Parameter \"lpm_representation\" = \"signed\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694166 ""}  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664694166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0ji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0ji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0ji " "Found entity 1: add_sub_0ji" {  } { { "db/add_sub_0ji.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_0ji.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664694250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664694250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0ji JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_0ji:auto_generated " "Elaborating entity \"add_sub_0ji\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_0ji:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "DoubleDiv.v" "exp_sub" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1188 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction sub " "Parameter \"lpm_direction\" = \"sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation signed " "Parameter \"lpm_representation\" = \"signed\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694259 ""}  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1188 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664694259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dnh " "Found entity 1: add_sub_dnh" {  } { { "db/add_sub_dnh.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_dnh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664694344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664694344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dnh JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_dnh:auto_generated " "Elaborating entity \"add_sub_dnh\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_dnh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_0\"" {  } { { "DoubleDiv.v" "quotient_accumulate_0" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_0 " "Elaborated megafunction instantiation \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_0\"" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1214 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_0 " "Instantiated megafunction \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction add " "Parameter \"lpm_direction\" = \"add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation unsigned " "Parameter \"lpm_representation\" = \"unsigned\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694352 ""}  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1214 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664694352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gth " "Found entity 1: add_sub_gth" {  } { { "db/add_sub_gth.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_gth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664694452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664694452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gth JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_0\|add_sub_gth:auto_generated " "Elaborating entity \"add_sub_gth\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_0\|add_sub_gth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_1\"" {  } { { "DoubleDiv.v" "quotient_accumulate_1" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_1 " "Elaborated megafunction instantiation \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_1\"" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1240 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_1 " "Instantiated megafunction \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction add " "Parameter \"lpm_direction\" = \"add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation unsigned " "Parameter \"lpm_representation\" = \"unsigned\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694460 ""}  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1240 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664694460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lth " "Found entity 1: add_sub_lth" {  } { { "db/add_sub_lth.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_lth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664694536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664694536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lth JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_1\|add_sub_lth:auto_generated " "Elaborating entity \"add_sub_lth\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_accumulate_1\|add_sub_lth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "DoubleDiv.v" "quotient_process" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1266 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction add " "Parameter \"lpm_direction\" = \"add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation unsigned " "Parameter \"lpm_representation\" = \"unsigned\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 59 " "Parameter \"lpm_width\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694545 ""}  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1266 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664694545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dbf " "Found entity 1: add_sub_dbf" {  } { { "db/add_sub_dbf.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_dbf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664694619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664694619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dbf JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_dbf:auto_generated " "Elaborating entity \"add_sub_dbf\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_dbf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "DoubleDiv.v" "remainder_sub_0" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1291 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction sub " "Parameter \"lpm_direction\" = \"sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation unsigned " "Parameter \"lpm_representation\" = \"unsigned\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 79 " "Parameter \"lpm_width\" = \"79\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694627 ""}  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1291 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664694627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m1f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m1f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m1f " "Found entity 1: add_sub_m1f" {  } { { "db/add_sub_m1f.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/add_sub_m1f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664694711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664694711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m1f JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_m1f:auto_generated " "Elaborating entity \"add_sub_m1f\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_m1f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "DoubleDiv.v" "cmpr2" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1367 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation unsigned " "Parameter \"lpm_representation\" = \"unsigned\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 52 " "Parameter \"lpm_width\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694732 ""}  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1367 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664694732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7gg " "Found entity 1: cmpr_7gg" {  } { { "db/cmpr_7gg.tdf" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/cmpr_7gg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664694816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664694816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7gg JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_7gg:auto_generated " "Elaborating entity \"cmpr_7gg\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_7gg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "DoubleDiv.v" "a1_prod" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1389 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation unsigned " "Parameter \"lpm_representation\" = \"unsigned\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 54 " "Parameter \"lpm_widtha\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint dedicated_multiplier_circuitry=yes " "Parameter \"lpm_hint\" = \"dedicated_multiplier_circuitry=yes\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694825 ""}  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1389 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664694825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5s " "Found entity 1: mult_o5s" {  } { { "db/mult_o5s.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/mult_o5s.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664694910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664694910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_o5s JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:a1_prod\|mult_o5s:auto_generated " "Elaborating entity \"mult_o5s\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:a1_prod\|mult_o5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "DoubleDiv.v" "b1_prod" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664694922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation unsigned " "Parameter \"lpm_representation\" = \"unsigned\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 53 " "Parameter \"lpm_widtha\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 63 " "Parameter \"lpm_widthp\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint dedicated_multiplier_circuitry=yes " "Parameter \"lpm_hint\" = \"dedicated_multiplier_circuitry=yes\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664694922 ""}  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664694922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m5s " "Found entity 1: mult_m5s" {  } { { "db/mult_m5s.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/mult_m5s.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664695007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664695007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_m5s JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:b1_prod\|mult_m5s:auto_generated " "Elaborating entity \"mult_m5s\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:b1_prod\|mult_m5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664695008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "DoubleDiv.v" "q_partial_0" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664695016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1441 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664695017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664695017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation unsigned " "Parameter \"lpm_representation\" = \"unsigned\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664695017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664695017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664695017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664695017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664695017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint dedicated_multiplier_circuitry=yes " "Parameter \"lpm_hint\" = \"dedicated_multiplier_circuitry=yes\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664695017 ""}  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1441 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664695017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r5s " "Found entity 1: mult_r5s" {  } { { "db/mult_r5s.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/mult_r5s.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664695103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664695103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_r5s JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_r5s:auto_generated " "Elaborating entity \"mult_r5s\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_r5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664695104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "DoubleDiv.v" "remainder_mult_0" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664695134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1545 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664695135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664695136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation unsigned " "Parameter \"lpm_representation\" = \"unsigned\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664695136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 63 " "Parameter \"lpm_widtha\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664695136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664695136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 80 " "Parameter \"lpm_widthp\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664695136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664695136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint dedicated_multiplier_circuitry=yes " "Parameter \"lpm_hint\" = \"dedicated_multiplier_circuitry=yes\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581664695136 ""}  } { { "DoubleDiv.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1545 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581664695136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5s " "Found entity 1: mult_t5s" {  } { { "db/mult_t5s.v" "" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/db/mult_t5s.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581664695221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664695221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_t5s JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_t5s:auto_generated " "Elaborating entity \"mult_t5s\" for hierarchy \"JacobianInverse:ji\|DoubleDivider:aDiv\|DoubleDiv:divider\|DoubleDiv_altfp_div_49m:DoubleDiv_altfp_div_49m_component\|DoubleDiv_altfp_div_pst_99j:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_t5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/thomas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664695222 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable bTimesc " "Port \"enable\" does not exist in macrofunction \"bTimesc\"" {  } { { "JacobianInverse.sv" "bTimesc" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/JacobianInverse.sv" 67 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664699003 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "enable aTimesd " "Port \"enable\" does not exist in macrofunction \"aTimesd\"" {  } { { "JacobianInverse.sv" "aTimesd" { Text "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/JacobianInverse.sv" 56 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581664699013 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581664699483 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/output_files/scara_controller.map.smsg " "Generated suppressed messages file /home/thomas/Documents/classes/ECE342/SCARA_robot/hdl/FPGA_controller/output_files/scara_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664708957 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1126 " "Peak virtual memory: 1126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581664710374 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 13 23:18:30 2020 " "Processing ended: Thu Feb 13 23:18:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581664710374 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581664710374 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581664710374 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581664710374 ""}
