Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar  3 09:31:54 2022
| Host         : varuns5600x running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_drc -file toplevel_drc_opted.rpt -pb toplevel_drc_opted.pb -rpx toplevel_drc_opted.rpx
| Design       : toplevel
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 95
+---------+----------+----------------------------+------------+
| Rule    | Severity | Description                | Violations |
+---------+----------+----------------------------+------------+
| DPIP-1  | Warning  | Input pipelining           | 54         |
| DPOP-1  | Warning  | PREG Output pipelining     | 30         |
| LUTLP-2 | Warning  | Combinatorial Loop Allowed | 11         |
+---------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m00 input soc0/processor/execute1_0/multiply_0/m00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m00 input soc0/processor/execute1_0/multiply_0/m00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m01 input soc0/processor/execute1_0/multiply_0/m01/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m01 input soc0/processor/execute1_0/multiply_0/m01/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m02 input soc0/processor/execute1_0/multiply_0/m02/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m02 input soc0/processor/execute1_0/multiply_0/m02/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m03 input soc0/processor/execute1_0/multiply_0/m03/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m03 input soc0/processor/execute1_0/multiply_0/m03/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m10 input soc0/processor/execute1_0/multiply_0/m10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m10 input soc0/processor/execute1_0/multiply_0/m10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m10 input soc0/processor/execute1_0/multiply_0/m10/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m11 input soc0/processor/execute1_0/multiply_0/m11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m11 input soc0/processor/execute1_0/multiply_0/m11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m11 input soc0/processor/execute1_0/multiply_0/m11/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m12 input soc0/processor/execute1_0/multiply_0/m12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m12 input soc0/processor/execute1_0/multiply_0/m12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m12 input soc0/processor/execute1_0/multiply_0/m12/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m13 input soc0/processor/execute1_0/multiply_0/m13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m13 input soc0/processor/execute1_0/multiply_0/m13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m20 input soc0/processor/execute1_0/multiply_0/m20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m20 input soc0/processor/execute1_0/multiply_0/m20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m21 input soc0/processor/execute1_0/multiply_0/m21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m21 input soc0/processor/execute1_0/multiply_0/m21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m22 input soc0/processor/execute1_0/multiply_0/m22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m22 input soc0/processor/execute1_0/multiply_0/m22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m23 input soc0/processor/execute1_0/multiply_0/m23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP soc0/processor/execute1_0/multiply_0/m23 input soc0/processor/execute1_0/multiply_0/m23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m00 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m00 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m01 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m01/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m01 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m01/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m02 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m02/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m02 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m02/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m03 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m03/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m03 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m03/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m10 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m10 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m10 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m10/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m11 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m11 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m11 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m11/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m12 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m12 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m12 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m12/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m13 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m13 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m20 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m20 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m21 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m21 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m22 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m22 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m23 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m23 input soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/m00 output soc0/processor/execute1_0/multiply_0/m00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/m01 output soc0/processor/execute1_0/multiply_0/m01/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/m02 output soc0/processor/execute1_0/multiply_0/m02/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/m03 output soc0/processor/execute1_0/multiply_0/m03/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/m10 output soc0/processor/execute1_0/multiply_0/m10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/m20 output soc0/processor/execute1_0/multiply_0/m20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/m21 output soc0/processor/execute1_0/multiply_0/m21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/m22 output soc0/processor/execute1_0/multiply_0/m22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/m23 output soc0/processor/execute1_0/multiply_0/m23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/p0 output soc0/processor/execute1_0/multiply_0/p0/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/p0 output soc0/processor/execute1_0/multiply_0/p0/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/p0 output soc0/processor/execute1_0/multiply_0/p0/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/p0 output soc0/processor/execute1_0/multiply_0/p0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/p1 output soc0/processor/execute1_0/multiply_0/p1/PATTERNBDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/p1 output soc0/processor/execute1_0/multiply_0/p1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/p1 output soc0/processor/execute1_0/multiply_0/p1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP soc0/processor/execute1_0/multiply_0/s0 output soc0/processor/execute1_0/multiply_0/s0/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m00 output soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m01 output soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m01/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m02 output soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m02/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m03 output soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m03/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m10 output soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m20 output soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m21 output soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m22 output soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m23 output soc0/processor/with_fpu.fpu_0/fpu_multiply_0/m23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/p0 output soc0/processor/with_fpu.fpu_0/fpu_multiply_0/p0/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/p0 output soc0/processor/with_fpu.fpu_0/fpu_multiply_0/p0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/p1 output soc0/processor/with_fpu.fpu_0/fpu_multiply_0/p1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP soc0/processor/with_fpu.fpu_0/fpu_multiply_0/s0 output soc0/processor/with_fpu.fpu_0/fpu_multiply_0/s0/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

LUTLP-2#1 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: soc0/processor/execute1_0/random_0/ro_reg[31]_i_2.
Related violations: <none>

LUTLP-2#2 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: soc0/processor/execute1_0/random_0/ro_reg[32]_i_2.
Related violations: <none>

LUTLP-2#3 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: soc0/processor/execute1_0/random_0/ro_reg[34]_i_2.
Related violations: <none>

LUTLP-2#4 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: soc0/processor/execute1_0/random_0/ro_reg[35]_i_2.
Related violations: <none>

LUTLP-2#5 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: soc0/processor/execute1_0/random_0/ro_reg[56]_i_1.
Related violations: <none>

LUTLP-2#6 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: soc0/processor/execute1_0/random_0/ro_reg[56]_i_2.
Related violations: <none>

LUTLP-2#7 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: soc0/processor/execute1_0/random_0/ro_reg[57]_i_2.
Related violations: <none>

LUTLP-2#8 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: soc0/processor/execute1_0/random_0/ro_reg[62]_i_2.
Related violations: <none>

LUTLP-2#9 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: soc0/processor/execute1_0/random_0/ro_reg[63]_i_1.
Related violations: <none>

LUTLP-2#10 Warning
Combinatorial Loop Allowed  
1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: soc0/processor/execute1_0/random_0/ro_reg[63]_i_2.
Related violations: <none>

LUTLP-2#11 Warning
Combinatorial Loop Allowed  
14 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: soc0/processor/execute1_0/random_0/ro_reg[31]_i_2,
soc0/processor/execute1_0/random_0/ro_reg[31]_i_3,
soc0/processor/execute1_0/random_0/ro_reg[31]_i_4,
soc0/processor/execute1_0/random_0/ro_reg[31]_i_5,
soc0/processor/execute1_0/random_0/ro_reg[32]_i_2,
soc0/processor/execute1_0/random_0/ro_reg[34]_i_1,
soc0/processor/execute1_0/random_0/ro_reg[34]_i_2,
soc0/processor/execute1_0/random_0/ro_reg[35]_i_2,
soc0/processor/execute1_0/random_0/ro_reg[56]_i_1,
soc0/processor/execute1_0/random_0/ro_reg[56]_i_2,
soc0/processor/execute1_0/random_0/ro_reg[57]_i_2,
soc0/processor/execute1_0/random_0/ro_reg[62]_i_2,
soc0/processor/execute1_0/random_0/ro_reg[63]_i_1
soc0/processor/execute1_0/random_0/ro_reg[63]_i_2.
Related violations: <none>


