#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 20 14:06:59 2023
# Process ID: 23660
# Current directory: C:/Users/Mi/Desktop/term_project_1_2/project_1.runs/synth_1
# Command line: vivado.exe -log vending_machine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vending_machine.tcl
# Log file: C:/Users/Mi/Desktop/term_project_1_2/project_1.runs/synth_1/vending_machine.vds
# Journal file: C:/Users/Mi/Desktop/term_project_1_2/project_1.runs/synth_1\vivado.jou
# Running On: 20202012-p01, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17041 MB
#-----------------------------------------------------------
source vending_machine.tcl -notrace
Command: synth_design -top vending_machine -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3052
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1271.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vending_machine' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/vending_machine.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/vending_machine.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/vending_machine.v:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/vending_machine.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/vending_machine.v:120]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Mi/Desktop/term_project_1_2/project_1.runs/synth_1/.Xil/Vivado-23660-20202012-p01/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/Mi/Desktop/term_project_1_2/project_1.runs/synth_1/.Xil/Vivado-23660-20202012-p01/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_buffer' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/clock_buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_buffer' (0#1) [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/clock_buffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/debouncer.v:22]
INFO: [Synth 8-6157] synthesizing module 'dff' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/debouncer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dff' (0#1) [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/debouncer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/debouncer.v:22]
INFO: [Synth 8-6157] synthesizing module 'fsm_ctrlr' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/fsm_ctrlr.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/fsm_ctrlr.v:43]
INFO: [Synth 8-6155] done synthesizing module 'fsm_ctrlr' (0#1) [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/fsm_ctrlr.v:23]
INFO: [Synth 8-6157] synthesizing module 'coin_buffer' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/coin_buffer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/coin_buffer.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/coin_buffer.v:60]
INFO: [Synth 8-6155] done synthesizing module 'coin_buffer' (0#1) [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/coin_buffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'item_buffer' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/item_buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'item_buffer' (0#1) [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/item_buffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ssd' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:147]
INFO: [Synth 8-6155] done synthesizing module 'ssd' (0#1) [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vending_machine' (0#1) [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/vending_machine.v:23]
WARNING: [Synth 8-6014] Unused sequential element btn_reg was removed.  [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/coin_buffer.v:41]
WARNING: [Synth 8-6014] Unused sequential element btn_reg was removed.  [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/vending_machine.v:114]
WARNING: [Synth 8-7129] Port sw3 in module fsm_ctrlr is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1271.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1271.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1271.238 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1271.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Mi/Desktop/term_project_1_2/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Uclk_wiz'
Finished Parsing XDC File [c:/Users/Mi/Desktop/term_project_1_2/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Uclk_wiz'
Parsing XDC File [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/constrs_1/new/arty_s7_50.xdc]
Finished Parsing XDC File [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/constrs_1/new/arty_s7_50.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/constrs_1/new/arty_s7_50.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vending_machine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vending_machine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1311.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1311.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Mi/Desktop/term_project_1_2/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Mi/Desktop/term_project_1_2/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for Uclk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'aa_l_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'aa_h_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'ab_l_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'ab_h_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'ac_l_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'ac_h_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'ad_l_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'ad_h_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'ae_l_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'ae_h_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'af_l_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'af_h_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'ag_l_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'ag_h_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/ssd.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'LED4_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/vending_machine.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'LED3_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/vending_machine.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'LED2_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/vending_machine.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'value_reg' [C:/Users/Mi/Desktop/term_project_1_2/project_1.srcs/sources_1/new/vending_machine.v:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 6     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 16    
	   7 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (value_reg[6]) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (Ussd/aa_h_reg) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (Ussd/ab_h_reg) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (Ussd/ac_h_reg) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (Ussd/ad_h_reg) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (Ussd/ae_h_reg) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (Ussd/af_h_reg) is unused and will be removed from module vending_machine.
WARNING: [Synth 8-3332] Sequential element (Ussd/ag_h_reg) is unused and will be removed from module vending_machine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |     6|
|4     |LUT1    |     4|
|5     |LUT2    |    11|
|6     |LUT3    |    11|
|7     |LUT4    |    24|
|8     |LUT5    |    41|
|9     |LUT6    |    31|
|10    |MUXF7   |     1|
|11    |FDCE    |    48|
|12    |FDRE    |     6|
|13    |LD      |    16|
|14    |IBUF    |     7|
|15    |OBUF    |    12|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1311.551 ; gain = 40.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1311.551 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1311.551 ; gain = 40.312
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1311.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1311.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

Synth Design complete, checksum: d6ca4339
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1311.551 ; gain = 40.312
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mi/Desktop/term_project_1_2/project_1.runs/synth_1/vending_machine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vending_machine_utilization_synth.rpt -pb vending_machine_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 20 14:07:40 2023...
