Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr  5 00:18:27 2025
| Host         : DESKTOP-U6OPGME running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Basys3_control_sets_placed.rpt
| Design       : Basys3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              80 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+---------------------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+---------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               |                                       |                5 |              5 |
|  d_btn_0_BUFG  |               | sw_IBUF[0]                            |                7 |             15 |
|  d_btn_0_BUFG  | load_d        | sw_IBUF[0]                            |                6 |             16 |
|  d_btn_0_BUFG  | q_i_1__28_n_0 | sw_IBUF[0]                            |                6 |             16 |
|  d_btn_0_BUFG  | q_i_1__29_n_0 | sw_IBUF[0]                            |                7 |             16 |
|  d_btn_0_BUFG  | load_c        | sw_IBUF[0]                            |                6 |             16 |
|  clk_IBUF_BUFG |               | inst_Debouncer0/counter[0]_i_1_n_0    |                4 |             16 |
|  clk_IBUF_BUFG |               | inst_Debouncer1/counter[0]_i_1__0_n_0 |                4 |             16 |
|  clk_IBUF_BUFG |               | inst_Debouncer2/counter[0]_i_1__1_n_0 |                4 |             16 |
|  clk_IBUF_BUFG |               | inst_Display_Controller/clear         |                5 |             17 |
+----------------+---------------+---------------------------------------+------------------+----------------+


