// Seed: 3336499741
`default_nettype id_1
module module_0 (
    output id_0,
    input logic id_1
);
  type_4(
      id_1 && id_1 && id_1 && id_1, id_1, id_1, id_1, id_0 - 1, ~id_1 >> id_1
  );
  assign #1 id_0 = 1;
  logic id_2;
endmodule
