###############################################################################
#
# IAR ELF Linker V9.32.2.340/W64 for ARM                  18/Jul/2023  18:15:47
# Copyright 2007-2023 IAR Systems AB.
#
#    Output file  =
#        C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Exe\LedBlinking.out
#    Map file     =
#        C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\List\LedBlinking.map
#    Command line =
#        -f "C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Exe\LedBlinking.out.rsp"
#        ("C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\source\CLOCK.o"
#        "C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\source\Flash.o"
#        "C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\source\main.o"
#        "C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\Peripheral.o"
#        "C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\source\PIT.o"
#        "C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\source\RingBuffer.o"
#        "C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\Srecord.o"
#        "C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\startup\startup_MKL46Z4.o"
#        "C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\source\String_Handle.o"
#        "C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\source\system_MKL46Z4.o"
#        "C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\source\TPM.o"
#        "C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\UART.o"
#        --no_out_extension -o "C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Exe\LedBlinking.out"
#        --map "C:\IAR Embedded
#        Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\List\LedBlinking.map"
#        --config "C:\Program Files\IAR Systems\Embedded Workbench
#        9.1\arm/config/linker/NXP/MKL46Z256xxx4.icf" --semihosting --entry
#        __iar_program_start --vfe --text_out locale --cpu=Cortex-M0+
#        --fpu=None)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__CPP_Runtime   = 1
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because --advanced_heap
was not specified and the application did not appear to
be primarily optimized for speed.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x0 { ro section .intvec };
"P1":  place in [from 0x0 to 0x3ff] |
                [from 0x410 to 0x3'ffff] { ro };
define block CSTACK with size = 2K, alignment = 8 { };
define block HEAP with size = 4K, alignment = 8 { };
"P3":  place in [from 0x1fff'e000 to 0x1fff'ffff] |
                [from 0x2000'0000 to 0x2000'5fff] {
          rw, block CSTACK, block HEAP };
"P5":  place in [from 0x400 to 0x40f] { section FlashConfig };
initialize by copy { rw };

No sections matched the following patterns:

  ro section application_specific_ro  in "P2|P4"
  rw section application_specific_rw  in "P2|P4"


  Section            Kind         Address   Size  Object
  -------            ----         -------   ----  ------
"A0":                                       0xc0
  .intvec            ro code          0x0   0xc0  startup_MKL46Z4.o [3]
                                   - 0xc0   0xc0

"P1", part 1 of 2:                         0x170
  .text              ro code         0xc0    0x2  IntDivZer.o [6]
  .text              ro code         0xc2    0x2  startup_MKL46Z4.o [3]
  .text              ro code         0xc4    0x2  startup_MKL46Z4.o [3]
  .text              ro code         0xc6    0xc  memcpy.o [6]
  .text              ro code         0xd4   0x4e  ABImemcpy.o [6]
  Initializer bytes  const          0x124  0x10c  <for P3 s0>
                                  - 0x230  0x170

"P5":                                       0x10
  FlashConfig        ro code        0x400   0x10  startup_MKL46Z4.o [3]
                                  - 0x410   0x10

"P1", part 2 of 2:                         0xa54
  .text              ro code        0x410  0x24c  UART.o [1]
  .text              ro code        0x65c   0xe0  I32DivModFast.o [6]
  .text              ro code        0x73c  0x172  CLOCK.o [2]
  Veneer             ro code        0x8b0   0x10  - Linker created -
  .text              ro code        0x8c0  0x120  RingBuffer.o [2]
  .text              ro code        0x9e0   0xbc  Flash.o [2]
  .text              ro code        0xa9c   0xdc  main.o [2]
  .text              ro code        0xb78   0xdc  Peripheral.o [1]
  .text              ro code        0xc54    0x2  startup_MKL46Z4.o [3]
  .rodata            const          0xc58   0x3c  RingBuffer.o [2]
  .text              ro code        0xc94   0x3c  zero_init3.o [6]
  .text              ro code        0xcd0   0x30  copy_init3.o [6]
  .text              ro code        0xd00   0x28  data_init.o [6]
  .text              ro code        0xd28   0x24  startup_MKL46Z4.o [3]
  .iar.init_table    const          0xd4c   0x24  - Linker created -
  .text              ro code        0xd70   0x1e  cmain.o [6]
  .text              ro code        0xd8e    0x4  low_level_init.o [4]
  .text              ro code        0xd92    0x8  exit.o [4]
  .text              ro code        0xd9a    0x2  startup_MKL46Z4.o [3]
  .text              ro code        0xd9c    0xa  cexit.o [6]
  .text              ro code        0xda8   0x14  exit.o [7]
  .text              ro code        0xdbc   0x1c  cstartup_M.o [6]
  .rodata            const          0xdd8   0x10  main.o [2]
  .rodata            const          0xde8   0x10  main.o [2]
  .text              ro code        0xdf8    0xc  system_MKL46Z4.o [2]
  .text              ro code        0xe04    0x8  startup_MKL46Z4.o [3]
  .text              ro code        0xe0c    0x8  startup_MKL46Z4.o [3]
  .text              ro code        0xe14    0x8  startup_MKL46Z4.o [3]
  .text              ro code        0xe1c    0x8  startup_MKL46Z4.o [3]
  .text              ro code        0xe24    0x8  startup_MKL46Z4.o [3]
  .text              ro code        0xe2c    0x8  startup_MKL46Z4.o [3]
  .text              ro code        0xe34    0x8  startup_MKL46Z4.o [3]
  .text              ro code        0xe3c    0x8  startup_MKL46Z4.o [3]
  .text              ro code        0xe44    0x8  startup_MKL46Z4.o [3]
  .text              ro code        0xe4c    0x8  startup_MKL46Z4.o [3]
  .text              ro code        0xe54    0x8  startup_MKL46Z4.o [3]
  .text              ro code        0xe5c    0x8  startup_MKL46Z4.o [3]
  .rodata            const          0xe64    0x0  zero_init3.o [6]
  .rodata            const          0xe64    0x0  copy_init3.o [6]
                                  - 0xe64  0xa54

"P3", part 1 of 3:                         0x10c
  P3 s0                       0x1fff'e000  0x10c  <Init block>
    Veneer           inited   0x1fff'e000   0x10  - Linker created -
    .textrw          inited   0x1fff'e010   0x94  RingBuffer.o [2]
    .textrw          inited   0x1fff'e0a4   0x50  Srecord.o [1]
    .textrw          inited   0x1fff'e0f4   0x14  main.o [2]
    .data            inited   0x1fff'e108    0x2  RingBuffer.o [2]
    .data            inited   0x1fff'e10a    0x1  RingBuffer.o [2]
    .data            inited   0x1fff'e10b    0x1  RingBuffer.o [2]
                            - 0x1fff'e10c  0x10c

"P3", part 2 of 3:                         0xae8
  .bss               zero     0x1fff'e10c  0x9c4  RingBuffer.o [2]
  .bss               zero     0x1fff'eb00   0xc0  main.o [2]
  .bss               zero     0x1fff'ebc0    0x4  RingBuffer.o [2]
  .bss               zero     0x1fff'ebc4    0x4  RingBuffer.o [2]
  .bss               zero     0x1fff'ebc8    0x4  RingBuffer.o [2]
  .bss               zero     0x1fff'ebcc    0x4  RingBuffer.o [2]
  .bss               zero     0x1fff'ebd0    0x4  UART.o [1]
  .bss               zero     0x1fff'ebd4    0x4  UART.o [1]
  .bss               zero     0x1fff'ebd8    0x4  UART.o [1]
  .bss               zero     0x1fff'ebdc    0x4  UART.o [1]
  .bss               zero     0x1fff'ebe0    0x4  UART.o [1]
  .bss               zero     0x1fff'ebe4    0x4  UART.o [1]
  .bss               zero     0x1fff'ebe8    0x4  UART.o [1]
  .bss               zero     0x1fff'ebec    0x1  main.o [2]
  .bss               zero     0x1fff'ebed    0x1  RingBuffer.o [2]
  .bss               zero     0x1fff'ebee    0x1  RingBuffer.o [2]
  .bss               zero     0x1fff'ebef    0x1  RingBuffer.o [2]
  .bss               zero     0x1fff'ebf0    0x1  RingBuffer.o [2]
                            - 0x1fff'ebf1  0xae5

"P3", part 3 of 3:                         0x800
  CSTACK                      0x1fff'ebf8  0x800  <Block>
    CSTACK           uninit   0x1fff'ebf8  0x800  <Block tail>
                            - 0x1fff'f3f8  0x800

Unused ranges:

         From           To      Size
         ----           --      ----
        0x230        0x3ff     0x1d0
        0xe64     0x3'ffff  0x3'f19c
  0x1fff'ebf4  0x1fff'ebf7       0x4
  0x1fff'f3f8  0x1fff'ffff     0xc08
  0x2000'0000  0x2000'5fff    0x6000


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0xae5:
          0x1fff'e10c  0xae5

Copy (__iar_copy_init3)
    1 source range, total size 0x10c:
                0x124  0x10c
    1 destination range, total size 0x10c:
          0x1fff'e000  0x10c



*******************************************************************************
*** MODULE SUMMARY
***

    Module             ro code  rw code  ro data  rw data
    ------             -------  -------  -------  -------
command line/config:
    -----------------------------------------------------
    Total:

C:\IAR Embedded Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj: [1]
    Peripheral.o           220
    Srecord.o                        80       80
    UART.o                 588                         28
    -----------------------------------------------------
    Total:                 808       80       80       28

C:\IAR Embedded Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\source: [2]
    CLOCK.o                370
    Flash.o                188
    RingBuffer.o           288      148      212    2'524
    main.o                 220       20       52      193
    system_MKL46Z4.o        12
    -----------------------------------------------------
    Total:               1'078      168      264    2'717

C:\IAR Embedded Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\startup: [3]
    startup_MKL46Z4.o      348
    -----------------------------------------------------
    Total:                 348

dl6M_tln.a: [4]
    exit.o                   8
    low_level_init.o         4
    -----------------------------------------------------
    Total:                  12

m6M_tl.a: [5]
    -----------------------------------------------------
    Total:

rt6M_tl.a: [6]
    ABImemcpy.o             78
    I32DivModFast.o        224
    IntDivZer.o              2
    cexit.o                 10
    cmain.o                 30
    copy_init3.o            48
    cstartup_M.o            28
    data_init.o             40
    memcpy.o                12
    zero_init3.o            60
    -----------------------------------------------------
    Total:                 532

shb_l.a: [7]
    exit.o                  20
    -----------------------------------------------------
    Total:                  20

    Gaps                     6                 2       48
    Linker created          16       16       54    2'048
---------------------------------------------------------
    Grand Total:         2'820      264      400    4'841


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base         0xd4c          --   Gb  - Linker created -
.iar.init_table$$Limit        0xd70          --   Gb  - Linker created -
?main                         0xd71         Code  Gb  cmain.o [6]
ADC0_IRQHandler               0xe5d         Code  Wk  startup_MKL46Z4.o [3]
CMP0_IRQHandler               0xe5d         Code  Wk  startup_MKL46Z4.o [3]
CSTACK$$Base            0x1fff'ebf8          --   Gb  - Linker created -
CSTACK$$Limit           0x1fff'f3f8          --   Gb  - Linker created -
Choose_FLL_PLL                0x73d   0x18  Code  Gb  CLOCK.o [2]
Choose_Frequency_Range        0x801   0x18  Code  Gb  CLOCK.o [2]
Choose_OSCCLK                 0x819   0x18  Code  Gb  CLOCK.o [2]
Choose_PLLCLK2_FLLCLK         0x7e5   0x1c  Code  Gb  CLOCK.o [2]
Convert2ChartoHex       0x1fff'e0a5   0x50  Code  Gb  Srecord.o [1]
DAC0_IRQHandler               0xe5d         Code  Wk  startup_MKL46Z4.o [3]
DMA0_DriverIRQHandler         0xe5d         Code  Wk  startup_MKL46Z4.o [3]
DMA0_IRQHandler               0xe05         Code  Wk  startup_MKL46Z4.o [3]
DMA1_DriverIRQHandler         0xe5d         Code  Wk  startup_MKL46Z4.o [3]
DMA1_IRQHandler               0xe0d         Code  Wk  startup_MKL46Z4.o [3]
DMA2_DriverIRQHandler         0xe5d         Code  Wk  startup_MKL46Z4.o [3]
DMA2_IRQHandler               0xe15         Code  Wk  startup_MKL46Z4.o [3]
DMA3_DriverIRQHandler         0xe5d         Code  Wk  startup_MKL46Z4.o [3]
DMA3_IRQHandler               0xe1d         Code  Wk  startup_MKL46Z4.o [3]
DefaultISR                    0xe5d         Code  Wk  startup_MKL46Z4.o [3]
FTFA_IRQHandler               0xe5d         Code  Wk  startup_MKL46Z4.o [3]
Flash_Erase                   0xa39   0x3e  Code  Gb  Flash.o [2]
Flash_Write                   0x9e1   0x58  Code  Gb  Flash.o [2]
Handle_Queue_Overflow         0x8c1   0x10  Code  Gb  RingBuffer.o [2]
HardFault_Handler             0xb47    0x4  Code  Gb  main.o [2]
I2C0_DriverIRQHandler         0xe5d         Code  Wk  startup_MKL46Z4.o [3]
I2C0_IRQHandler               0xe25         Code  Wk  startup_MKL46Z4.o [3]
I2C1_DriverIRQHandler         0xe5d         Code  Wk  startup_MKL46Z4.o [3]
I2C1_IRQHandler               0xe2d         Code  Wk  startup_MKL46Z4.o [3]
I2S0_DriverIRQHandler         0xe5d         Code  Wk  startup_MKL46Z4.o [3]
I2S0_IRQHandler               0xe55         Code  Wk  startup_MKL46Z4.o [3]
LCD_IRQHandler                0xe5d         Code  Wk  startup_MKL46Z4.o [3]
LLWU_IRQHandler               0xe5d         Code  Wk  startup_MKL46Z4.o [3]
LPTMR0_IRQHandler             0xe5d         Code  Wk  startup_MKL46Z4.o [3]
LVD_LVW_IRQHandler            0xe5d         Code  Wk  startup_MKL46Z4.o [3]
MCGOUTCLK_Clock               0x7d1   0x14  Code  Gb  CLOCK.o [2]
MCGOUTCLK_divide_OUTDIV1_OUTDIV4
                              0x7a7   0x2a  Code  Gb  CLOCK.o [2]
MCG_IRQHandler                0xe5d         Code  Wk  startup_MKL46Z4.o [3]
Move_Vector_Table             0xb2f   0x18  Code  Gb  main.o [2]
Multiply_Out_PLL              0x78f   0x18  Code  Gb  CLOCK.o [2]
NMI_Handler                    0xc3         Code  Wk  startup_MKL46Z4.o [3]
NVIC_EnableIRQ                0xa9d    0xe  Code  Lc  main.o [2]
OSCCLK_Clock_Gate             0x831   0x14  Code  Gb  CLOCK.o [2]
PIT_IRQHandler                0xe5d         Code  Wk  startup_MKL46Z4.o [3]
PLL_Clock_Control             0x76d   0x22  Code  Gb  CLOCK.o [2]
PLL_Source_Divider            0x755   0x18  Code  Gb  CLOCK.o [2]
PORTA_IRQHandler              0xe5d         Code  Wk  startup_MKL46Z4.o [3]
PORTC_PORTD_IRQHandler        0xe5d         Code  Wk  startup_MKL46Z4.o [3]
PendSV_Handler                0xc55         Code  Wk  startup_MKL46Z4.o [3]
Pop_Circular_Queue            0x8d1   0xec  Code  Gb  RingBuffer.o [2]
Pop_Circular_Queue::data_flash
                        0x1fff'ebcc    0x4  Data  Lc  RingBuffer.o [2]
Pop_Circular_Queue::flash_address
                        0x1fff'ebc8    0x4  Data  Lc  RingBuffer.o [2]
Push_Circular_Queue     0x1fff'e011   0x94  Code  Gb  RingBuffer.o [2]
Push_Circular_Queue::pre_data
                        0x1fff'ebf0    0x1  Data  Lc  RingBuffer.o [2]
RTC_IRQHandler                0xe5d         Code  Wk  startup_MKL46Z4.o [3]
RTC_Seconds_IRQHandler        0xe5d         Code  Wk  startup_MKL46Z4.o [3]
Region$$Table$$Base           0xd4c          --   Gb  - Linker created -
Region$$Table$$Limit          0xd70          --   Gb  - Linker created -
Reserved20_IRQHandler         0xe5d         Code  Wk  startup_MKL46Z4.o [3]
Reset_Handler                 0xd29         Code  Wk  startup_MKL46Z4.o [3]
SPI0_DriverIRQHandler         0xe5d         Code  Wk  startup_MKL46Z4.o [3]
SPI0_IRQHandler               0xe35         Code  Wk  startup_MKL46Z4.o [3]
SPI1_DriverIRQHandler         0xe5d         Code  Wk  startup_MKL46Z4.o [3]
SPI1_IRQHandler               0xe3d         Code  Wk  startup_MKL46Z4.o [3]
SVC_Handler                    0xc5         Code  Wk  startup_MKL46Z4.o [3]
SetMSP                        0xaad    0x6  Code  Gb  main.o [2]
SetPC                         0xab5    0x4  Code  Gb  main.o [2]
SysTick_Handler               0xd9b         Code  Wk  startup_MKL46Z4.o [3]
SystemInit                    0xdf9    0x8  Code  Gb  system_MKL46Z4.o [2]
TPM0_IRQHandler               0xe5d         Code  Wk  startup_MKL46Z4.o [3]
TPM1_IRQHandler               0xe5d         Code  Wk  startup_MKL46Z4.o [3]
TPM2_IRQHandler               0xe5d         Code  Wk  startup_MKL46Z4.o [3]
TSI0_IRQHandler               0xe5d         Code  Wk  startup_MKL46Z4.o [3]
UART0_DriverIRQHandler        0xe5d         Code  Wk  startup_MKL46Z4.o [3]
UART0_IRQHandler        0x1fff'e0f5   0x14  Code  Gb  main.o [2]
UART0_setclk                  0x571   0x1c  Code  Gb  UART.o [1]
UART1_DriverIRQHandler        0xe5d         Code  Wk  startup_MKL46Z4.o [3]
UART1_IRQHandler              0xe45         Code  Wk  startup_MKL46Z4.o [3]
UART2_DriverIRQHandler        0xe5d         Code  Wk  startup_MKL46Z4.o [3]
UART2_IRQHandler              0xe4d         Code  Wk  startup_MKL46Z4.o [3]
USB0_IRQHandler               0xe5d         Code  Wk  startup_MKL46Z4.o [3]
Uart_Put_Data                 0x5d3   0x10  Code  Gb  UART.o [1]
Uart_String_Transmission
                              0x5bd   0x16  Code  Gb  UART.o [1]
Vector_Table_To_RAM     0x1fff'eb00   0xc0  Data  Gb  main.o [2]
__Vectors                       0x0          --   Gb  startup_MKL46Z4.o [3]
__Vectors_End                  0xc0         Data  Gb  startup_MKL46Z4.o [3]
__Vectors_Size {Abs}           0xc0          --   Gb  startup_MKL46Z4.o [3]
__aeabi_idiv                  0x689         Code  Gb  I32DivModFast.o [6]
__aeabi_idiv0                  0xc1         Code  Gb  IntDivZer.o [6]
__aeabi_idivmod               0x689         Code  Gb  I32DivModFast.o [6]
__aeabi_memcpy                0x109         Code  Gb  ABImemcpy.o [6]
__aeabi_memcpy4                0xd5         Code  Gb  ABImemcpy.o [6]
__aeabi_memcpy8                0xd5         Code  Gb  ABImemcpy.o [6]
__aeabi_uidiv                 0x68f         Code  Gb  I32DivModFast.o [6]
__aeabi_uidivmod              0x68f         Code  Gb  I32DivModFast.o [6]
__cmain                       0xd71         Code  Gb  cmain.o [6]
__exit                        0xda9   0x14  Code  Gb  exit.o [7]
__iar_Memcpy                  0x115         Code  Gb  ABImemcpy.o [6]
__iar_copy_init3              0xcd1   0x30  Code  Gb  copy_init3.o [6]
__iar_data_init3              0xd01   0x28  Code  Gb  data_init.o [6]
__iar_program_start           0xdbd         Code  Gb  cstartup_M.o [6]
__iar_zero_init3              0xc95   0x3c  Code  Gb  zero_init3.o [6]
__low_level_init              0xd8f    0x4  Code  Gb  low_level_init.o [4]
__vector_table                  0x0         Data  Gb  startup_MKL46Z4.o [3]
__vector_table_0x1c            0x1c         Data  Gb  startup_MKL46Z4.o [3]
_call_main                    0xd7d         Code  Gb  cmain.o [6]
_exit                         0xd9d         Code  Gb  cexit.o [6]
add_restart             0x1fff'ebc0    0x4  Data  Gb  RingBuffer.o [2]
count                   0x1fff'e108    0x2  Data  Gb  RingBuffer.o [2]
driver_update_flag      0x1fff'e10b    0x1  Data  Gb  RingBuffer.o [2]
exit                          0xd93    0x8  Code  Gb  exit.o [4]
false_setup_uart              0x56d    0x4  Code  Gb  UART.o [1]
initLed                       0xb79   0xac  Code  Gb  Peripheral.o [1]
init_clock                    0x86d   0x42  Code  Gb  CLOCK.o [2]
main                          0xab9   0x76  Code  Gb  main.o [2]
memcpy                         0xc7    0xc  Code  Gb  memcpy.o [6]
msp_restart             0x1fff'ebc4    0x4  Data  Gb  RingBuffer.o [2]
queue_head              0x1fff'ebed    0x1  Data  Gb  RingBuffer.o [2]
queue_overflow_flag     0x1fff'e10a    0x1  Data  Gb  RingBuffer.o [2]
queue_tail              0x1fff'ebee    0x1  Data  Gb  RingBuffer.o [2]
srec_lines_pushed       0x1fff'ebef    0x1  Data  Gb  RingBuffer.o [2]
srec_lines_recorded     0x1fff'ebec    0x1  Data  Gb  main.o [2]
srec_queue              0x1fff'e10c  0x9c4  Data  Gb  RingBuffer.o [2]
uart0_control                 0x411   0x14  Code  Gb  UART.o [1]
uart0_receive                 0x5a5   0x18  Code  Gb  UART.o [1]
uart0_set_baurate             0x425  0x148  Code  Gb  UART.o [1]
uart0_set_baurate::u32_div
                        0x1fff'ebe8    0x4  Data  Lc  UART.o [1]
uart0_set_baurate::u32_min_diff
                        0x1fff'ebe0    0x4  Data  Lc  UART.o [1]
uart0_set_baurate::u32_osr
                        0x1fff'ebd4    0x4  Data  Lc  UART.o [1]
uart0_set_baurate::u32_sbr
                        0x1fff'ebd0    0x4  Data  Lc  UART.o [1]
uart0_set_baurate::u32_temp_diff
                        0x1fff'ebe4    0x4  Data  Lc  UART.o [1]
uart0_set_baurate::u32_temp_osr
                        0x1fff'ebdc    0x4  Data  Lc  UART.o [1]
uart0_set_baurate::u32_temp_sbr
                        0x1fff'ebd8    0x4  Data  Lc  UART.o [1]
uart0_transmission            0x58d   0x18  Code  Gb  UART.o [1]
uart_init                     0x5e3   0x30  Code  Gb  UART.o [1]


[1] = C:\IAR Embedded Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj
[2] = C:\IAR Embedded Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\source
[3] = C:\IAR Embedded Workbench\LinhVT18_EMB_Assignment_16_new\project\Debug\Obj\startup
[4] = dl6M_tln.a
[5] = m6M_tl.a
[6] = rt6M_tl.a
[7] = shb_l.a

  2'820 bytes of readonly  code memory
    264 bytes of readwrite code memory
    400 bytes of readonly  data memory
  4'841 bytes of readwrite data memory

Errors: none
Warnings: none
