
main_mod.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000608  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000007c  00800060  00000608  0000069c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000021  008000dc  008000dc  00000718  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00000718  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00000de4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000040  00000000  00000000  00000e69  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000179  00000000  00000000  00000ea9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000009f9  00000000  00000000  00001022  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000047f  00000000  00000000  00001a1b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000847  00000000  00000000  00001e9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000100  00000000  00000000  000026e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000273  00000000  00000000  000027e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000005da  00000000  00000000  00002a57  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 00000070  00000000  00000000  00003031  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000078  00000000  00000000  000030a1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e8 e0       	ldi	r30, 0x08	; 8
  68:	f6 e0       	ldi	r31, 0x06	; 6
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	ac 3d       	cpi	r26, 0xDC	; 220
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	ac ed       	ldi	r26, 0xDC	; 220
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ad 3f       	cpi	r26, 0xFD	; 253
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 49 00 	call	0x92	; 0x92 <main>
  8a:	0c 94 02 03 	jmp	0x604	; 0x604 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <main>:
	UPBIT(LEDPORT, point+4);
}


int main ()
{
  92:	bf 92       	push	r11
  94:	cf 92       	push	r12
  96:	df 92       	push	r13
  98:	ef 92       	push	r14
  9a:	ff 92       	push	r15
  9c:	0f 93       	push	r16
  9e:	1f 93       	push	r17
  a0:	df 93       	push	r29
  a2:	cf 93       	push	r28
  a4:	00 d0       	rcall	.+0      	; 0xa6 <main+0x14>
  a6:	00 d0       	rcall	.+0      	; 0xa8 <main+0x16>
  a8:	00 d0       	rcall	.+0      	; 0xaa <main+0x18>
  aa:	cd b7       	in	r28, 0x3d	; 61
  ac:	de b7       	in	r29, 0x3e	; 62
	Init_Spi();
  ae:	0e 94 1b 01 	call	0x236	; 0x236 <Init_Spi>
	RFM73_Initialize();
  b2:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <RFM73_Initialize>
	SwitchToRxMode();
  b6:	0e 94 94 01 	call	0x328	; 0x328 <SwitchToRxMode>

	COLORDDRPORT1 |= (COLORRED | COLORBLUE);
  ba:	87 b3       	in	r24, 0x17	; 23
  bc:	83 60       	ori	r24, 0x03	; 3
  be:	87 bb       	out	0x17, r24	; 23
	COLORPORT1 |= (COLORRED | COLORBLUE);
  c0:	88 b3       	in	r24, 0x18	; 24
  c2:	83 60       	ori	r24, 0x03	; 3
  c4:	88 bb       	out	0x18, r24	; 24
	COLORDDRPORT2 |= COLORGREEN;
  c6:	d0 9a       	sbi	0x1a, 0	; 26
	COLORPORT2 |= COLORGREEN;
  c8:	d8 9a       	sbi	0x1b, 0	; 27


	LEDDDRPORT = ALLLEDON;
  ca:	8f ef       	ldi	r24, 0xFF	; 255
  cc:	84 bb       	out	0x14, r24	; 20
	LEDPORT = ALLLEDOFF;
  ce:	15 ba       	out	0x15, r1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  d0:	4f e7       	ldi	r20, 0x7F	; 127
  d2:	5a e1       	ldi	r21, 0x1A	; 26
  d4:	66 e0       	ldi	r22, 0x06	; 6
  d6:	41 50       	subi	r20, 0x01	; 1
  d8:	50 40       	sbci	r21, 0x00	; 0
  da:	60 40       	sbci	r22, 0x00	; 0
  dc:	e1 f7       	brne	.-8      	; 0xd6 <main+0x44>
  de:	00 c0       	rjmp	.+0      	; 0xe0 <main+0x4e>
  e0:	00 00       	nop

	while (1)
	{
		char showed_point = 0;
		char less_power[6];
		for (char j=0; j<6; j++) less_power[j] = 5;
  e2:	80 e0       	ldi	r24, 0x00	; 0
		for(char i = 0; i < 96; i++){
			_delay_ms(10);

			UINT8 len = Receive_Packet(rx_buf, MAX_PACKET_LEN);
			if (len > 0){
				if (rx_buf[POINTPOWER] < less_power[rx_buf[POINTNUMBER]])
  e4:	7e 01       	movw	r14, r28
  e6:	08 94       	sec
  e8:	e1 1c       	adc	r14, r1
  ea:	f1 1c       	adc	r15, r1

		showPower(ALLLEDOFF, ALLLEDOFF);

		for (char n=0; n<6; n++){
			if (less_power[n] != 5){
				showPower(n+1, 4-less_power[n]);
  ec:	24 e0       	ldi	r18, 0x04	; 4
  ee:	c2 2e       	mov	r12, r18
		for (char i=0; i<power; i++)
			UPBIT(LEDPORT, i);	

	if (num >= 4)
		for (char i=0; i<power; i++)
			UPBIT(LEDPORT, i+4);	
  f0:	01 e0       	ldi	r16, 0x01	; 1
  f2:	10 e0       	ldi	r17, 0x00	; 0

	while (1)
	{
		char showed_point = 0;
		char less_power[6];
		for (char j=0; j<6; j++) less_power[j] = 5;
  f4:	95 e0       	ldi	r25, 0x05	; 5
  f6:	d9 2e       	mov	r13, r25
  f8:	05 c0       	rjmp	.+10     	; 0x104 <main+0x72>
  fa:	f7 01       	movw	r30, r14
  fc:	e8 0f       	add	r30, r24
  fe:	f1 1d       	adc	r31, r1
 100:	d0 82       	st	Z, r13
 102:	8f 5f       	subi	r24, 0xFF	; 255
 104:	86 30       	cpi	r24, 0x06	; 6
 106:	c8 f3       	brcs	.-14     	; 0xfa <main+0x68>
 108:	80 e6       	ldi	r24, 0x60	; 96
 10a:	b8 2e       	mov	r11, r24
 10c:	83 ec       	ldi	r24, 0xC3	; 195
 10e:	99 e0       	ldi	r25, 0x09	; 9
 110:	01 97       	sbiw	r24, 0x01	; 1
 112:	f1 f7       	brne	.-4      	; 0x110 <main+0x7e>
 114:	00 c0       	rjmp	.+0      	; 0x116 <main+0x84>
 116:	00 00       	nop

		// get statistic 
		for(char i = 0; i < 96; i++){
			_delay_ms(10);

			UINT8 len = Receive_Packet(rx_buf, MAX_PACKET_LEN);
 118:	8c ed       	ldi	r24, 0xDC	; 220
 11a:	90 e0       	ldi	r25, 0x00	; 0
 11c:	60 e2       	ldi	r22, 0x20	; 32
 11e:	0e 94 d6 02 	call	0x5ac	; 0x5ac <Receive_Packet>
			if (len > 0){
 122:	88 23       	and	r24, r24
 124:	59 f0       	breq	.+22     	; 0x13c <main+0xaa>
				if (rx_buf[POINTPOWER] < less_power[rx_buf[POINTNUMBER]])
 126:	80 91 de 00 	lds	r24, 0x00DE
 12a:	90 91 dd 00 	lds	r25, 0x00DD
 12e:	f7 01       	movw	r30, r14
 130:	e9 0f       	add	r30, r25
 132:	f1 1d       	adc	r31, r1
 134:	90 81       	ld	r25, Z
 136:	89 17       	cp	r24, r25
 138:	08 f4       	brcc	.+2      	; 0x13c <main+0xaa>
					less_power[rx_buf[POINTNUMBER]] = rx_buf[POINTPOWER];
 13a:	80 83       	st	Z, r24
 13c:	ba 94       	dec	r11
		for (char j=0; j<6; j++) less_power[j] = 5;



		// get statistic 
		for(char i = 0; i < 96; i++){
 13e:	31 f7       	brne	.-52     	; 0x10c <main+0x7a>
#define LEDDDRPORT	DDRC
#define ALLLEDON	0xFF
#define ALLLEDOFF	0x00

inline void shutDownLeds(){
	COLORPORT1 = COLORPORT1 & (~(COLORRED));
 140:	c0 98       	cbi	0x18, 0	; 24
	COLORPORT1 = COLORPORT1 & (~(COLORBLUE));
 142:	c1 98       	cbi	0x18, 1	; 24
	COLORPORT2 = COLORPORT2 & (~(COLORGREEN));
 144:	d8 98       	cbi	0x1b, 0	; 27

	LEDPORT = ALLLEDOFF;
 146:	15 ba       	out	0x15, r1	; 21
 148:	f7 01       	movw	r30, r14
 14a:	61 e0       	ldi	r22, 0x01	; 1



	while (1)
	{
		char showed_point = 0;
 14c:	70 e0       	ldi	r23, 0x00	; 0
		}

		showPower(ALLLEDOFF, ALLLEDOFF);

		for (char n=0; n<6; n++){
			if (less_power[n] != 5){
 14e:	81 91       	ld	r24, Z+
 150:	85 30       	cpi	r24, 0x05	; 5
 152:	d1 f1       	breq	.+116    	; 0x1c8 <main+0x136>
				showPower(n+1, 4-less_power[n]);
 154:	2c 2d       	mov	r18, r12
 156:	28 1b       	sub	r18, r24
		return;
	}


	// set COLOR
	switch (num){
 158:	63 30       	cpi	r22, 0x03	; 3
 15a:	69 f0       	breq	.+26     	; 0x176 <main+0xe4>
 15c:	64 30       	cpi	r22, 0x04	; 4
 15e:	18 f4       	brcc	.+6      	; 0x166 <main+0xd4>
 160:	62 30       	cpi	r22, 0x02	; 2
 162:	29 f4       	brne	.+10     	; 0x16e <main+0xdc>
 164:	06 c0       	rjmp	.+12     	; 0x172 <main+0xe0>
 166:	65 30       	cpi	r22, 0x05	; 5
 168:	21 f0       	breq	.+8      	; 0x172 <main+0xe0>
 16a:	66 30       	cpi	r22, 0x06	; 6
 16c:	21 f0       	breq	.+8      	; 0x176 <main+0xe4>
		case 1:
		case 4:
		{
			COLORPORT1 |= COLORRED;
 16e:	c0 9a       	sbi	0x18, 0	; 24
 170:	03 c0       	rjmp	.+6      	; 0x178 <main+0xe6>
			break;
		}
		case 2:
		case 5:
		{
			COLORPORT2 |= COLORGREEN;
 172:	d8 9a       	sbi	0x1b, 0	; 27
 174:	01 c0       	rjmp	.+2      	; 0x178 <main+0xe6>
			break;
		}
		case 3:
		case 6:
		{
			COLORPORT1 |= COLORBLUE;
 176:	c1 9a       	sbi	0x18, 1	; 24
	}	
	


	// set POWER
	if (num <= 3)
 178:	64 30       	cpi	r22, 0x04	; 4
 17a:	18 f4       	brcc	.+6      	; 0x182 <main+0xf0>
 17c:	80 e0       	ldi	r24, 0x00	; 0
 17e:	90 e0       	ldi	r25, 0x00	; 0
 180:	11 c0       	rjmp	.+34     	; 0x1a4 <main+0x112>
	UPBIT(LEDPORT, point);
	UPBIT(LEDPORT, point+4);
}


int main ()
 182:	30 e0       	ldi	r19, 0x00	; 0
 184:	2c 5f       	subi	r18, 0xFC	; 252
 186:	3f 4f       	sbci	r19, 0xFF	; 255
 188:	84 e0       	ldi	r24, 0x04	; 4
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	19 c0       	rjmp	.+50     	; 0x1c0 <main+0x12e>


	// set POWER
	if (num <= 3)
		for (char i=0; i<power; i++)
			UPBIT(LEDPORT, i);	
 18e:	35 b3       	in	r19, 0x15	; 21
 190:	a8 01       	movw	r20, r16
 192:	08 2e       	mov	r0, r24
 194:	02 c0       	rjmp	.+4      	; 0x19a <main+0x108>
 196:	44 0f       	add	r20, r20
 198:	55 1f       	adc	r21, r21
 19a:	0a 94       	dec	r0
 19c:	e2 f7       	brpl	.-8      	; 0x196 <main+0x104>
 19e:	34 2b       	or	r19, r20
 1a0:	35 bb       	out	0x15, r19	; 21
 1a2:	01 96       	adiw	r24, 0x01	; 1
	


	// set POWER
	if (num <= 3)
		for (char i=0; i<power; i++)
 1a4:	82 17       	cp	r24, r18
 1a6:	98 f3       	brcs	.-26     	; 0x18e <main+0xfc>
 1a8:	0e c0       	rjmp	.+28     	; 0x1c6 <main+0x134>
			UPBIT(LEDPORT, i);	

	if (num >= 4)
		for (char i=0; i<power; i++)
			UPBIT(LEDPORT, i+4);	
 1aa:	a5 b3       	in	r26, 0x15	; 21
 1ac:	a8 01       	movw	r20, r16
 1ae:	08 2e       	mov	r0, r24
 1b0:	02 c0       	rjmp	.+4      	; 0x1b6 <main+0x124>
 1b2:	44 0f       	add	r20, r20
 1b4:	55 1f       	adc	r21, r21
 1b6:	0a 94       	dec	r0
 1b8:	e2 f7       	brpl	.-8      	; 0x1b2 <main+0x120>
 1ba:	a4 2b       	or	r26, r20
 1bc:	a5 bb       	out	0x15, r26	; 21
 1be:	01 96       	adiw	r24, 0x01	; 1
	if (num <= 3)
		for (char i=0; i<power; i++)
			UPBIT(LEDPORT, i);	

	if (num >= 4)
		for (char i=0; i<power; i++)
 1c0:	82 17       	cp	r24, r18
 1c2:	93 07       	cpc	r25, r19
 1c4:	91 f7       	brne	.-28     	; 0x1aa <main+0x118>
		showPower(ALLLEDOFF, ALLLEDOFF);

		for (char n=0; n<6; n++){
			if (less_power[n] != 5){
				showPower(n+1, 4-less_power[n]);
				showed_point++;
 1c6:	7f 5f       	subi	r23, 0xFF	; 255
 1c8:	6f 5f       	subi	r22, 0xFF	; 255
			}
		}

		showPower(ALLLEDOFF, ALLLEDOFF);

		for (char n=0; n<6; n++){
 1ca:	67 30       	cpi	r22, 0x07	; 7
 1cc:	09 f0       	breq	.+2      	; 0x1d0 <main+0x13e>
 1ce:	bf cf       	rjmp	.-130    	; 0x14e <main+0xbc>
				showPower(n+1, 4-less_power[n]);
				showed_point++;
			}
		}

		if(!showed_point)
 1d0:	77 23       	and	r23, r23
 1d2:	79 f5       	brne	.+94     	; 0x232 <main+0x1a0>

inline void wowImAlive(){

	static char point = 4;

	if(point++ >= 4)
 1d4:	80 91 60 00 	lds	r24, 0x0060
 1d8:	98 2f       	mov	r25, r24
 1da:	9f 5f       	subi	r25, 0xFF	; 255
 1dc:	90 93 60 00 	sts	0x0060, r25
 1e0:	84 30       	cpi	r24, 0x04	; 4
 1e2:	10 f0       	brcs	.+4      	; 0x1e8 <main+0x156>
		point = 0;
 1e4:	10 92 60 00 	sts	0x0060, r1

	switch (point){
 1e8:	20 91 60 00 	lds	r18, 0x0060
 1ec:	21 30       	cpi	r18, 0x01	; 1
 1ee:	59 f0       	breq	.+22     	; 0x206 <main+0x174>
 1f0:	21 30       	cpi	r18, 0x01	; 1
 1f2:	28 f0       	brcs	.+10     	; 0x1fe <main+0x16c>
 1f4:	22 30       	cpi	r18, 0x02	; 2
 1f6:	29 f0       	breq	.+10     	; 0x202 <main+0x170>
 1f8:	23 30       	cpi	r18, 0x03	; 3
 1fa:	31 f4       	brne	.+12     	; 0x208 <main+0x176>
 1fc:	04 c0       	rjmp	.+8      	; 0x206 <main+0x174>
		case 0:
		{
			COLORPORT1 |= COLORRED;
 1fe:	c0 9a       	sbi	0x18, 0	; 24
 200:	03 c0       	rjmp	.+6      	; 0x208 <main+0x176>
			COLORPORT2 |= COLORGREEN;
			break;				
		}
		case 2:
		{
			COLORPORT1 |= COLORBLUE;
 202:	c1 9a       	sbi	0x18, 1	; 24
 204:	01 c0       	rjmp	.+2      	; 0x208 <main+0x176>
			break;				
		}
		case 3:
		{
//			COLORPORT1 |= (COLORRED | COLORBLUE);
			COLORPORT2 |= COLORGREEN;
 206:	d8 9a       	sbi	0x1b, 0	; 27
		}
		default:
			break;
	}

	UPBIT(LEDPORT, point);
 208:	45 b3       	in	r20, 0x15	; 21
 20a:	82 2f       	mov	r24, r18
 20c:	90 e0       	ldi	r25, 0x00	; 0
 20e:	d8 01       	movw	r26, r16
 210:	02 c0       	rjmp	.+4      	; 0x216 <main+0x184>
 212:	aa 0f       	add	r26, r26
 214:	bb 1f       	adc	r27, r27
 216:	2a 95       	dec	r18
 218:	e2 f7       	brpl	.-8      	; 0x212 <main+0x180>
 21a:	4a 2b       	or	r20, r26
 21c:	45 bb       	out	0x15, r20	; 21
	UPBIT(LEDPORT, point+4);
 21e:	25 b3       	in	r18, 0x15	; 21
 220:	04 96       	adiw	r24, 0x04	; 4
 222:	a8 01       	movw	r20, r16
 224:	02 c0       	rjmp	.+4      	; 0x22a <main+0x198>
 226:	44 0f       	add	r20, r20
 228:	55 1f       	adc	r21, r21
 22a:	8a 95       	dec	r24
 22c:	e2 f7       	brpl	.-8      	; 0x226 <main+0x194>
 22e:	24 2b       	or	r18, r20
 230:	25 bb       	out	0x15, r18	; 21

	while (1)
	{
		char showed_point = 0;
		char less_power[6];
		for (char j=0; j<6; j++) less_power[j] = 5;
 232:	80 e0       	ldi	r24, 0x00	; 0
 234:	62 cf       	rjmp	.-316    	; 0xfa <main+0x68>

00000236 <Init_Spi>:

//*************** SPI PART

void Init_Spi()
{
	PORTB=0x00;
 236:	18 ba       	out	0x18, r1	; 24
	DDRB=0xB8;
 238:	88 eb       	ldi	r24, 0xB8	; 184
 23a:	87 bb       	out	0x17, r24	; 23
	SPCR=0x51;
 23c:	81 e5       	ldi	r24, 0x51	; 81
 23e:	8d b9       	out	0x0d, r24	; 13
	SPSR=0x00;
 240:	1e b8       	out	0x0e, r1	; 14
}
 242:	08 95       	ret

00000244 <ReadWrite_Spi>:

UINT8 ReadWrite_Spi(UINT8 value)
{

	SPDR = value;
 244:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF)));
 246:	77 9b       	sbis	0x0e, 7	; 14
 248:	fe cf       	rjmp	.-4      	; 0x246 <ReadWrite_Spi+0x2>
//	if (SPDR)
//		PORTC = PORTC ^ (1<<7);
	return SPDR;
 24a:	8f b1       	in	r24, 0x0f	; 15
		DOWNBIT(SPIPORT,SCK);//SCK = 0;            		  // ..then set SCK low again
	}
	return(value);           		  // return read UINT8
*/

}
 24c:	08 95       	ret

0000024e <SPI_Write_Reg>:
                                                            
Description:                                                
	Writes value 'value' to register 'reg'              
**************************************************/        
void SPI_Write_Reg(UINT8 reg, UINT8 value)                 
{
 24e:	df 93       	push	r29
 250:	cf 93       	push	r28
 252:	0f 92       	push	r0
 254:	cd b7       	in	r28, 0x3d	; 61
 256:	de b7       	in	r29, 0x3e	; 62
	DOWNBIT(PORTB, CSN);                   // CSN low, init SPI transaction
 258:	c4 98       	cbi	0x18, 4	; 24
	op_status = ReadWrite_Spi(reg);      // select register
 25a:	69 83       	std	Y+1, r22	; 0x01
 25c:	0e 94 22 01 	call	0x244	; 0x244 <ReadWrite_Spi>
 260:	80 93 fc 00 	sts	0x00FC, r24
	ReadWrite_Spi(value);             // ..and write value to it..
 264:	69 81       	ldd	r22, Y+1	; 0x01
 266:	86 2f       	mov	r24, r22
 268:	0e 94 22 01 	call	0x244	; 0x244 <ReadWrite_Spi>
	UPBIT(PORTB, CSN);                   // CSN high again
 26c:	c4 9a       	sbi	0x18, 4	; 24
}                                                         
 26e:	0f 90       	pop	r0
 270:	cf 91       	pop	r28
 272:	df 91       	pop	r29
 274:	08 95       	ret

00000276 <SPI_Read_Reg>:
	Read one UINT8 from BK2421 register, 'reg'           
**************************************************/        
UINT8 SPI_Read_Reg(UINT8 reg)                               
{                                                           
	UINT8 value;
	DOWNBIT(PORTB, CSN);               // CSN low, initialize SPI communication...
 276:	c4 98       	cbi	0x18, 4	; 24
	op_status=ReadWrite_Spi(reg);            // Select register to read from..
 278:	0e 94 22 01 	call	0x244	; 0x244 <ReadWrite_Spi>
 27c:	80 93 fc 00 	sts	0x00FC, r24
	value = ReadWrite_Spi(0);    // ..then read register value
 280:	80 e0       	ldi	r24, 0x00	; 0
 282:	0e 94 22 01 	call	0x244	; 0x244 <ReadWrite_Spi>
	UPBIT(PORTB, CSN);                // CSN high, terminate SPI communication
 286:	c4 9a       	sbi	0x18, 4	; 24

	return(value);        // return register value
}                                                           
 288:	08 95       	ret

0000028a <SPI_Read_Buf>:
                                                            
Description:                                                
	Reads 'length' #of length from register 'reg'         
/**************************************************/        
void SPI_Read_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)     
{                                                           
 28a:	ef 92       	push	r14
 28c:	ff 92       	push	r15
 28e:	0f 93       	push	r16
 290:	1f 93       	push	r17
 292:	df 93       	push	r29
 294:	cf 93       	push	r28
 296:	0f 92       	push	r0
 298:	cd b7       	in	r28, 0x3d	; 61
 29a:	de b7       	in	r29, 0x3e	; 62
 29c:	16 2f       	mov	r17, r22
 29e:	04 2f       	mov	r16, r20
	UINT8 status,byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                    		// Set CSN l
 2a0:	c4 98       	cbi	0x18, 4	; 24
	status = ReadWrite_Spi(reg);       		// Select register to write, and read status UINT8
 2a2:	79 83       	std	Y+1, r23	; 0x01
 2a4:	0e 94 22 01 	call	0x244	; 0x244 <ReadWrite_Spi>
                                                            
	for(byte_ctr=0;byte_ctr<length;byte_ctr++)           
 2a8:	79 81       	ldd	r23, Y+1	; 0x01
 2aa:	41 2f       	mov	r20, r17
 2ac:	57 2f       	mov	r21, r23
 2ae:	7a 01       	movw	r14, r20
 2b0:	06 c0       	rjmp	.+12     	; 0x2be <SPI_Read_Buf+0x34>
		pBuf[byte_ctr] = ReadWrite_Spi(0);    // Perform ReadWrite_Spi to read UINT8 from RFM73 
 2b2:	80 e0       	ldi	r24, 0x00	; 0
 2b4:	0e 94 22 01 	call	0x244	; 0x244 <ReadWrite_Spi>
 2b8:	f7 01       	movw	r30, r14
 2ba:	81 93       	st	Z+, r24
 2bc:	7f 01       	movw	r14, r30
	UINT8 status,byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                    		// Set CSN l
	status = ReadWrite_Spi(reg);       		// Select register to write, and read status UINT8
                                                            
	for(byte_ctr=0;byte_ctr<length;byte_ctr++)           
 2be:	8e 2d       	mov	r24, r14
 2c0:	81 1b       	sub	r24, r17
 2c2:	80 17       	cp	r24, r16
 2c4:	b0 f3       	brcs	.-20     	; 0x2b2 <SPI_Read_Buf+0x28>
		pBuf[byte_ctr] = ReadWrite_Spi(0);    // Perform ReadWrite_Spi to read UINT8 from RFM73 
                                                            
	UPBIT(SPIPORT,CSN);//CSN = 1;                           // Set CSN high again
 2c6:	c4 9a       	sbi	0x18, 4	; 24
               
}                                                           
 2c8:	0f 90       	pop	r0
 2ca:	cf 91       	pop	r28
 2cc:	df 91       	pop	r29
 2ce:	1f 91       	pop	r17
 2d0:	0f 91       	pop	r16
 2d2:	ff 90       	pop	r15
 2d4:	ef 90       	pop	r14
 2d6:	08 95       	ret

000002d8 <SPI_Write_Buf>:
                                                            
Description:                                                
	Writes contents of buffer '*pBuf' to RFM73         
/**************************************************/        
void SPI_Write_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)    
{                                                           
 2d8:	ef 92       	push	r14
 2da:	ff 92       	push	r15
 2dc:	0f 93       	push	r16
 2de:	1f 93       	push	r17
 2e0:	df 93       	push	r29
 2e2:	cf 93       	push	r28
 2e4:	0f 92       	push	r0
 2e6:	cd b7       	in	r28, 0x3d	; 61
 2e8:	de b7       	in	r29, 0x3e	; 62
 2ea:	16 2f       	mov	r17, r22
 2ec:	04 2f       	mov	r16, r20
	UINT8 byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                   // Set CSN low, init SPI tranaction
 2ee:	c4 98       	cbi	0x18, 4	; 24
	op_status = ReadWrite_Spi(reg);    // Select register to write to and read status UINT8
 2f0:	79 83       	std	Y+1, r23	; 0x01
 2f2:	0e 94 22 01 	call	0x244	; 0x244 <ReadWrite_Spi>
 2f6:	80 93 fc 00 	sts	0x00FC, r24
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all UINT8 in buffer(*pBuf) 
 2fa:	79 81       	ldd	r23, Y+1	; 0x01
 2fc:	41 2f       	mov	r20, r17
 2fe:	57 2f       	mov	r21, r23
 300:	7a 01       	movw	r14, r20
 302:	05 c0       	rjmp	.+10     	; 0x30e <SPI_Write_Buf+0x36>
		ReadWrite_Spi(*pBuf++);                                    
 304:	f7 01       	movw	r30, r14
 306:	81 91       	ld	r24, Z+
 308:	7f 01       	movw	r14, r30
 30a:	0e 94 22 01 	call	0x244	; 0x244 <ReadWrite_Spi>
{                                                           
	UINT8 byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                   // Set CSN low, init SPI tranaction
	op_status = ReadWrite_Spi(reg);    // Select register to write to and read status UINT8
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all UINT8 in buffer(*pBuf) 
 30e:	8e 2d       	mov	r24, r14
 310:	81 1b       	sub	r24, r17
 312:	80 17       	cp	r24, r16
 314:	b8 f3       	brcs	.-18     	; 0x304 <SPI_Write_Buf+0x2c>
		ReadWrite_Spi(*pBuf++);                                    
	UPBIT(SPIPORT,CSN);//CSN = 1;                 // Set CSN high again      
 316:	c4 9a       	sbi	0x18, 4	; 24

}
 318:	0f 90       	pop	r0
 31a:	cf 91       	pop	r28
 31c:	df 91       	pop	r29
 31e:	1f 91       	pop	r17
 320:	0f 91       	pop	r16
 322:	ff 90       	pop	r15
 324:	ef 90       	pop	r14
 326:	08 95       	ret

00000328 <SwitchToRxMode>:
/**************************************************/
void SwitchToRxMode()
{
	UINT8 value;

	SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 328:	82 ee       	ldi	r24, 0xE2	; 226
 32a:	60 e0       	ldi	r22, 0x00	; 0
 32c:	0e 94 27 01 	call	0x24e	; 0x24e <SPI_Write_Reg>

	value=SPI_Read_Reg(STATUS);	// read register STATUS's value
 330:	87 e0       	ldi	r24, 0x07	; 7
 332:	0e 94 3b 01 	call	0x276	; 0x276 <SPI_Read_Reg>
 336:	68 2f       	mov	r22, r24
	SPI_Write_Reg(WRITE_REG|STATUS,value);// clear RX_DR or TX_DS or MAX_RT interrupt flag
 338:	87 e2       	ldi	r24, 0x27	; 39
 33a:	0e 94 27 01 	call	0x24e	; 0x24e <SPI_Write_Reg>

	DOWNBIT(SPIPORT,CE);//CE=0;
 33e:	c3 98       	cbi	0x18, 3	; 24

	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 340:	80 e0       	ldi	r24, 0x00	; 0
 342:	0e 94 3b 01 	call	0x276	; 0x276 <SPI_Read_Reg>
	
//PRX
	value=value|0x01;//set bit 1
 346:	68 2f       	mov	r22, r24
 348:	61 60       	ori	r22, 0x01	; 1
  	SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled..
 34a:	80 e2       	ldi	r24, 0x20	; 32
 34c:	0e 94 27 01 	call	0x24e	; 0x24e <SPI_Write_Reg>
	UPBIT(SPIPORT,CE);//CE=1;
 350:	c3 9a       	sbi	0x18, 3	; 24
}
 352:	08 95       	ret

00000354 <SwitchToTxMode>:
	switch to Tx mode
/**************************************************/
void SwitchToTxMode()
{
	UINT8 value;
	SPI_Write_Reg(FLUSH_TX,0);//flush Tx
 354:	81 ee       	ldi	r24, 0xE1	; 225
 356:	60 e0       	ldi	r22, 0x00	; 0
 358:	0e 94 27 01 	call	0x24e	; 0x24e <SPI_Write_Reg>

	DOWNBIT(SPIPORT,CE);//CE=0;
 35c:	c3 98       	cbi	0x18, 3	; 24
	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 35e:	80 e0       	ldi	r24, 0x00	; 0
 360:	0e 94 3b 01 	call	0x276	; 0x276 <SPI_Read_Reg>
//PTX
	value=value&0xfe;//set bit 0
 364:	68 2f       	mov	r22, r24
 366:	6e 7f       	andi	r22, 0xFE	; 254
  	SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled.
 368:	80 e2       	ldi	r24, 0x20	; 32
 36a:	0e 94 27 01 	call	0x24e	; 0x24e <SPI_Write_Reg>
	
	UPBIT(SPIPORT,CE);//CE=1;
 36e:	c3 9a       	sbi	0x18, 3	; 24
}
 370:	08 95       	ret

00000372 <SwitchCFG>:
	          0:register bank0
Return:
     None
/**************************************************/
void SwitchCFG(char _cfg)//1:Bank1 0:Bank0
{
 372:	1f 93       	push	r17
 374:	18 2f       	mov	r17, r24
	UINT8 Tmp;

	Tmp=SPI_Read_Reg(7);
 376:	87 e0       	ldi	r24, 0x07	; 7
 378:	0e 94 3b 01 	call	0x276	; 0x276 <SPI_Read_Reg>
	Tmp=Tmp&0x80;

	if( ( (Tmp)&&(_cfg==0) )
 37c:	87 ff       	sbrs	r24, 7
 37e:	03 c0       	rjmp	.+6      	; 0x386 <SwitchCFG+0x14>
 380:	11 23       	and	r17, r17
 382:	19 f0       	breq	.+6      	; 0x38a <SwitchCFG+0x18>
 384:	06 c0       	rjmp	.+12     	; 0x392 <SwitchCFG+0x20>
	||( ((Tmp)==0)&&(_cfg) ) )
 386:	11 23       	and	r17, r17
 388:	21 f0       	breq	.+8      	; 0x392 <SwitchCFG+0x20>
	{
		SPI_Write_Reg(ACTIVATE_CMD,0x53);
 38a:	80 e5       	ldi	r24, 0x50	; 80
 38c:	63 e5       	ldi	r22, 0x53	; 83
 38e:	0e 94 27 01 	call	0x24e	; 0x24e <SPI_Write_Reg>
	}
}
 392:	1f 91       	pop	r17
 394:	08 95       	ret

00000396 <SetChannelNum>:
Description:
	set channel number

/**************************************************/
void SetChannelNum(UINT8 ch)
{
 396:	68 2f       	mov	r22, r24
	SPI_Write_Reg((UINT8)(WRITE_REG|5),(UINT8)(ch));
 398:	85 e2       	ldi	r24, 0x25	; 37
 39a:	0e 94 27 01 	call	0x24e	; 0x24e <SPI_Write_Reg>
}
 39e:	08 95       	ret

000003a0 <RFM73_Initialize>:

Description:                                                
	register initialization
/**************************************************/   
void RFM73_Initialize()
{
 3a0:	cf 92       	push	r12
 3a2:	df 92       	push	r13
 3a4:	ef 92       	push	r14
 3a6:	ff 92       	push	r15
 3a8:	0f 93       	push	r16
 3aa:	1f 93       	push	r17
 3ac:	df 93       	push	r29
 3ae:	cf 93       	push	r28
 3b0:	cd b7       	in	r28, 0x3d	; 61
 3b2:	de b7       	in	r29, 0x3e	; 62
 3b4:	2d 97       	sbiw	r28, 0x0d	; 13
 3b6:	0f b6       	in	r0, 0x3f	; 63
 3b8:	f8 94       	cli
 3ba:	de bf       	out	0x3e, r29	; 62
 3bc:	0f be       	out	0x3f, r0	; 63
 3be:	cd bf       	out	0x3d, r28	; 61
 3c0:	8f e4       	ldi	r24, 0x4F	; 79
 3c2:	93 ec       	ldi	r25, 0xC3	; 195
 3c4:	01 97       	sbiw	r24, 0x01	; 1
 3c6:	f1 f7       	brne	.-4      	; 0x3c4 <RFM73_Initialize+0x24>
 3c8:	00 c0       	rjmp	.+0      	; 0x3ca <RFM73_Initialize+0x2a>
 3ca:	00 00       	nop
 	UINT8 WriteArr[12];

	//DelayMs(100);//delay more than 50ms.
	_delay_ms(200);
	
	SwitchCFG(0);
 3cc:	80 e0       	ldi	r24, 0x00	; 0
 3ce:	0e 94 b9 01 	call	0x372	; 0x372 <SwitchCFG>
 3d2:	04 ea       	ldi	r16, 0xA4	; 164
 3d4:	10 e0       	ldi	r17, 0x00	; 0

	for(i=0;i<20;i++)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 3d6:	f8 01       	movw	r30, r16
 3d8:	80 81       	ld	r24, Z
 3da:	80 62       	ori	r24, 0x20	; 32
 3dc:	61 81       	ldd	r22, Z+1	; 0x01
 3de:	0e 94 27 01 	call	0x24e	; 0x24e <SPI_Write_Reg>
 3e2:	0e 5f       	subi	r16, 0xFE	; 254
 3e4:	1f 4f       	sbci	r17, 0xFF	; 255
	//DelayMs(100);//delay more than 50ms.
	_delay_ms(200);
	
	SwitchCFG(0);

	for(i=0;i<20;i++)
 3e6:	f0 e0       	ldi	r31, 0x00	; 0
 3e8:	0c 3c       	cpi	r16, 0xCC	; 204
 3ea:	1f 07       	cpc	r17, r31
 3ec:	a1 f7       	brne	.-24     	; 0x3d6 <RFM73_Initialize+0x36>
	SPI_Write_Buf((WRITE_REG|16),RX0_Address,5);*/

//reg 10 - Rx0 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 3ee:	34 e3       	ldi	r19, 0x34	; 52
 3f0:	c3 2e       	mov	r12, r19
 3f2:	c9 82       	std	Y+1, r12	; 0x01
 3f4:	23 e4       	ldi	r18, 0x43	; 67
 3f6:	d2 2e       	mov	r13, r18
 3f8:	da 82       	std	Y+2, r13	; 0x02
 3fa:	90 e1       	ldi	r25, 0x10	; 16
 3fc:	e9 2e       	mov	r14, r25
 3fe:	eb 82       	std	Y+3, r14	; 0x03
 400:	ec 82       	std	Y+4, r14	; 0x04
 402:	ff 24       	eor	r15, r15
 404:	f3 94       	inc	r15
 406:	fd 82       	std	Y+5, r15	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|10),&(WriteArr[0]),5);
 408:	8a e2       	ldi	r24, 0x2A	; 42
 40a:	8e 01       	movw	r16, r28
 40c:	0f 5f       	subi	r16, 0xFF	; 255
 40e:	1f 4f       	sbci	r17, 0xFF	; 255
 410:	b8 01       	movw	r22, r16
 412:	45 e0       	ldi	r20, 0x05	; 5
 414:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <SPI_Write_Buf>
	
//REG 11 - Rx1 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX1_Address[j];
 418:	89 e3       	ldi	r24, 0x39	; 57
 41a:	89 83       	std	Y+1, r24	; 0x01
 41c:	88 e3       	ldi	r24, 0x38	; 56
 41e:	8a 83       	std	Y+2, r24	; 0x02
 420:	87 e3       	ldi	r24, 0x37	; 55
 422:	8b 83       	std	Y+3, r24	; 0x03
 424:	86 e3       	ldi	r24, 0x36	; 54
 426:	8c 83       	std	Y+4, r24	; 0x04
 428:	82 ec       	ldi	r24, 0xC2	; 194
 42a:	8d 83       	std	Y+5, r24	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|11),&(WriteArr[0]),5);
 42c:	8b e2       	ldi	r24, 0x2B	; 43
 42e:	b8 01       	movw	r22, r16
 430:	45 e0       	ldi	r20, 0x05	; 5
 432:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <SPI_Write_Buf>
//REG 16 - TX addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 436:	c9 82       	std	Y+1, r12	; 0x01
 438:	da 82       	std	Y+2, r13	; 0x02
 43a:	eb 82       	std	Y+3, r14	; 0x03
 43c:	ec 82       	std	Y+4, r14	; 0x04
 43e:	fd 82       	std	Y+5, r15	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|16),&(WriteArr[0]),5);
 440:	80 e3       	ldi	r24, 0x30	; 48
 442:	b8 01       	movw	r22, r16
 444:	45 e0       	ldi	r20, 0x05	; 5
 446:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <SPI_Write_Buf>
	
//	printf("\nEnd Load Reg");

	i=SPI_Read_Reg(29);//read Feature Register ???????§??¶??¬?¤¶?»??? Payload With ACK?¬???????????¬·??? ACTIVATE????????????0x73),?»??????¶??¬?¤¶?»??? Payload With ACK (REG28,REG29).
 44a:	8d e1       	ldi	r24, 0x1D	; 29
 44c:	0e 94 3b 01 	call	0x276	; 0x276 <SPI_Read_Reg>
	if(i==0) // i!=0 showed that chip has been actived.so do not active again.
 450:	88 23       	and	r24, r24
 452:	21 f4       	brne	.+8      	; 0x45c <RFM73_Initialize+0xbc>
		SPI_Write_Reg(ACTIVATE_CMD,0x73);// Active
 454:	80 e5       	ldi	r24, 0x50	; 80
 456:	63 e7       	ldi	r22, 0x73	; 115
 458:	0e 94 27 01 	call	0x24e	; 0x24e <SPI_Write_Reg>
	for(i=22;i>=21;i--)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 45c:	8d e3       	ldi	r24, 0x3D	; 61
 45e:	67 e0       	ldi	r22, 0x07	; 7
 460:	0e 94 27 01 	call	0x24e	; 0x24e <SPI_Write_Reg>
 464:	8c e3       	ldi	r24, 0x3C	; 60
 466:	6f e3       	ldi	r22, 0x3F	; 63
 468:	0e 94 27 01 	call	0x24e	; 0x24e <SPI_Write_Reg>
		//SPI_Write_Reg_Bank0(Bank0_Reg[i][0],Bank0_Reg[i][1]);
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
 46c:	81 e0       	ldi	r24, 0x01	; 1
 46e:	0e 94 b9 01 	call	0x372	; 0x372 <SwitchCFG>
 472:	01 e6       	ldi	r16, 0x61	; 97
 474:	10 e0       	ldi	r17, 0x00	; 0
	
	for(i=0;i<=8;i++)//reverse
 476:	90 e0       	ldi	r25, 0x00	; 0
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 478:	7e 01       	movw	r14, r28
 47a:	08 94       	sec
 47c:	e1 1c       	adc	r14, r1
 47e:	f1 1c       	adc	r15, r1
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;
 480:	f8 01       	movw	r30, r16
 482:	21 91       	ld	r18, Z+
 484:	31 91       	ld	r19, Z+
 486:	41 91       	ld	r20, Z+
 488:	51 91       	ld	r21, Z+
 48a:	8f 01       	movw	r16, r30
 48c:	29 83       	std	Y+1, r18	; 0x01
 48e:	3a 83       	std	Y+2, r19	; 0x02
 490:	4b 83       	std	Y+3, r20	; 0x03
 492:	5c 83       	std	Y+4, r21	; 0x04

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 494:	89 2f       	mov	r24, r25
 496:	80 62       	ori	r24, 0x20	; 32
 498:	b7 01       	movw	r22, r14
 49a:	44 e0       	ldi	r20, 0x04	; 4
 49c:	9d 87       	std	Y+13, r25	; 0x0d
 49e:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <SPI_Write_Buf>
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
 4a2:	9d 85       	ldd	r25, Y+13	; 0x0d
 4a4:	9f 5f       	subi	r25, 0xFF	; 255
 4a6:	99 30       	cpi	r25, 0x09	; 9
 4a8:	59 f7       	brne	.-42     	; 0x480 <__stack+0x21>
 4aa:	85 e8       	ldi	r24, 0x85	; 133
 4ac:	e8 2e       	mov	r14, r24
 4ae:	80 e0       	ldi	r24, 0x00	; 0
 4b0:	f8 2e       	mov	r15, r24
	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 4b2:	8e 01       	movw	r16, r28
 4b4:	0f 5f       	subi	r16, 0xFF	; 255
 4b6:	1f 4f       	sbci	r17, 0xFF	; 255
	}

	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;
 4b8:	f7 01       	movw	r30, r14
 4ba:	21 91       	ld	r18, Z+
 4bc:	31 91       	ld	r19, Z+
 4be:	41 91       	ld	r20, Z+
 4c0:	51 91       	ld	r21, Z+
 4c2:	7f 01       	movw	r14, r30
 4c4:	59 83       	std	Y+1, r21	; 0x01
 4c6:	4a 83       	std	Y+2, r20	; 0x02
 4c8:	3b 83       	std	Y+3, r19	; 0x03
 4ca:	2c 83       	std	Y+4, r18	; 0x04

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 4cc:	89 2f       	mov	r24, r25
 4ce:	80 62       	ori	r24, 0x20	; 32
 4d0:	b8 01       	movw	r22, r16
 4d2:	44 e0       	ldi	r20, 0x04	; 4
 4d4:	9d 87       	std	Y+13, r25	; 0x0d
 4d6:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <SPI_Write_Buf>
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	for(i=9;i<=13;i++)
 4da:	9d 85       	ldd	r25, Y+13	; 0x0d
 4dc:	9f 5f       	subi	r25, 0xFF	; 255
 4de:	9e 30       	cpi	r25, 0x0E	; 14
 4e0:	59 f7       	brne	.-42     	; 0x4b8 <__stack+0x59>
 4e2:	e9 e9       	ldi	r30, 0x99	; 153
 4e4:	f0 e0       	ldi	r31, 0x00	; 0
 4e6:	d8 01       	movw	r26, r16
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
	{
		WriteArr[j]=Bank1_Reg14[j];
 4e8:	81 91       	ld	r24, Z+
 4ea:	8d 93       	st	X+, r24

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
 4ec:	80 e0       	ldi	r24, 0x00	; 0
 4ee:	e4 3a       	cpi	r30, 0xA4	; 164
 4f0:	f8 07       	cpc	r31, r24
 4f2:	d1 f7       	brne	.-12     	; 0x4e8 <__stack+0x89>
	{
		WriteArr[j]=Bank1_Reg14[j];
	}
	SPI_Write_Buf((WRITE_REG|14),&(WriteArr[0]),11);
 4f4:	8e e2       	ldi	r24, 0x2E	; 46
 4f6:	8e 01       	movw	r16, r28
 4f8:	0f 5f       	subi	r16, 0xFF	; 255
 4fa:	1f 4f       	sbci	r17, 0xFF	; 255
 4fc:	b8 01       	movw	r22, r16
 4fe:	4b e0       	ldi	r20, 0x0B	; 11
 500:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <SPI_Write_Buf>

//toggle REG4<25,26>
	for(j=0;j<4;j++)
		//WriteArr[j]=(RegArrFSKAnalog[4]>>(8*(j) ) )&0xff;
		WriteArr[j]=(Bank1_Reg0_13[4]>>(8*(j) ) )&0xff;
 504:	86 e9       	ldi	r24, 0x96	; 150
 506:	8a 83       	std	Y+2, r24	; 0x02
 508:	82 e8       	ldi	r24, 0x82	; 130
 50a:	8b 83       	std	Y+3, r24	; 0x03
 50c:	8b e1       	ldi	r24, 0x1B	; 27
 50e:	8c 83       	std	Y+4, r24	; 0x04

	WriteArr[0]=WriteArr[0]|0x06;
 510:	8f ed       	ldi	r24, 0xDF	; 223
 512:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 514:	84 e2       	ldi	r24, 0x24	; 36
 516:	b8 01       	movw	r22, r16
 518:	44 e0       	ldi	r20, 0x04	; 4
 51a:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <SPI_Write_Buf>

	WriteArr[0]=WriteArr[0]&0xf9;
 51e:	89 81       	ldd	r24, Y+1	; 0x01
 520:	89 7f       	andi	r24, 0xF9	; 249
 522:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 524:	84 e2       	ldi	r24, 0x24	; 36
 526:	b8 01       	movw	r22, r16
 528:	44 e0       	ldi	r20, 0x04	; 4
 52a:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <SPI_Write_Buf>
 52e:	e3 ed       	ldi	r30, 0xD3	; 211
 530:	f0 e3       	ldi	r31, 0x30	; 48
 532:	31 97       	sbiw	r30, 0x01	; 1
 534:	f1 f7       	brne	.-4      	; 0x532 <__stack+0xd3>
 536:	00 c0       	rjmp	.+0      	; 0x538 <__stack+0xd9>
 538:	00 00       	nop
	
	//DelayMs(10);
	_delay_ms(50);
	
//********************switch back to Bank0 register access******************
	SwitchCFG(0);
 53a:	80 e0       	ldi	r24, 0x00	; 0
 53c:	0e 94 b9 01 	call	0x372	; 0x372 <SwitchCFG>
	SwitchToRxMode();//switch to RX mode
 540:	0e 94 94 01 	call	0x328	; 0x328 <SwitchToRxMode>
}
 544:	2d 96       	adiw	r28, 0x0d	; 13
 546:	0f b6       	in	r0, 0x3f	; 63
 548:	f8 94       	cli
 54a:	de bf       	out	0x3e, r29	; 62
 54c:	0f be       	out	0x3f, r0	; 63
 54e:	cd bf       	out	0x3d, r28	; 61
 550:	cf 91       	pop	r28
 552:	df 91       	pop	r29
 554:	1f 91       	pop	r17
 556:	0f 91       	pop	r16
 558:	ff 90       	pop	r15
 55a:	ef 90       	pop	r14
 55c:	df 90       	pop	r13
 55e:	cf 90       	pop	r12
 560:	08 95       	ret

00000562 <Send_Packet>:
	len: packet length
Return:
	None
**************************************************/
char Send_Packet(UINT8 type,UINT8* pbuf,UINT8 len)
{
 562:	ef 92       	push	r14
 564:	ff 92       	push	r15
 566:	1f 93       	push	r17
 568:	df 93       	push	r29
 56a:	cf 93       	push	r28
 56c:	0f 92       	push	r0
 56e:	cd b7       	in	r28, 0x3d	; 61
 570:	de b7       	in	r29, 0x3e	; 62
 572:	18 2f       	mov	r17, r24
 574:	7b 01       	movw	r14, r22
	UINT8 fifo_sta;
	
	SwitchToTxMode();  //switch to tx mode
 576:	49 83       	std	Y+1, r20	; 0x01
 578:	0e 94 aa 01 	call	0x354	; 0x354 <SwitchToTxMode>

	fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 57c:	87 e1       	ldi	r24, 0x17	; 23
 57e:	0e 94 3b 01 	call	0x276	; 0x276 <SPI_Read_Reg>
	if((fifo_sta&FIFO_STATUS_TX_FULL)==0)//if not full, send data (write buff)
 582:	49 81       	ldd	r20, Y+1	; 0x01
 584:	85 fd       	sbrc	r24, 5
 586:	0a c0       	rjmp	.+20     	; 0x59c <Send_Packet+0x3a>
	{ 
	  	//RED_LED = 1;
		
		SPI_Write_Buf(type, pbuf, len); // Writes data to buffer
 588:	81 2f       	mov	r24, r17
 58a:	b7 01       	movw	r22, r14
 58c:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <SPI_Write_Buf>
 590:	87 ea       	ldi	r24, 0xA7	; 167
 592:	91 e6       	ldi	r25, 0x61	; 97
 594:	01 97       	sbiw	r24, 0x01	; 1
 596:	f1 f7       	brne	.-4      	; 0x594 <Send_Packet+0x32>
 598:	00 c0       	rjmp	.+0      	; 0x59a <Send_Packet+0x38>
 59a:	00 00       	nop
		//delay_50ms();
		_delay_ms(100);
	}	  
	
	return 0;	 	
}
 59c:	80 e0       	ldi	r24, 0x00	; 0
 59e:	0f 90       	pop	r0
 5a0:	cf 91       	pop	r28
 5a2:	df 91       	pop	r29
 5a4:	1f 91       	pop	r17
 5a6:	ff 90       	pop	r15
 5a8:	ef 90       	pop	r14
 5aa:	08 95       	ret

000005ac <Receive_Packet>:
	None
Return:
	None
**************************************************/
char Receive_Packet(char * buf, char buf_len)
{
 5ac:	0f 93       	push	r16
 5ae:	1f 93       	push	r17
 5b0:	cf 93       	push	r28
 5b2:	df 93       	push	r29
 5b4:	ec 01       	movw	r28, r24
	UINT8 len,i,sta,fifo_sta,value,chksum,aa, res = 0;
	UINT8 rx_buf[MAX_PACKET_LEN];

	sta=SPI_Read_Reg(STATUS);	// read register STATUS's value
 5b6:	87 e0       	ldi	r24, 0x07	; 7
 5b8:	0e 94 3b 01 	call	0x276	; 0x276 <SPI_Read_Reg>
 5bc:	08 2f       	mov	r16, r24

	if((STATUS_RX_DR&sta) == 0x40)				// if receive data ready (RX_DR) interrupt
 5be:	86 ff       	sbrs	r24, 6
 5c0:	16 c0       	rjmp	.+44     	; 0x5ee <Receive_Packet+0x42>
	{
		do
		{
			len=SPI_Read_Reg(R_RX_PL_WID_CMD);	// read len
 5c2:	80 e6       	ldi	r24, 0x60	; 96
 5c4:	0e 94 3b 01 	call	0x276	; 0x276 <SPI_Read_Reg>
 5c8:	18 2f       	mov	r17, r24

			if(len<=MAX_PACKET_LEN)
 5ca:	81 32       	cpi	r24, 0x21	; 33
 5cc:	30 f4       	brcc	.+12     	; 0x5da <Receive_Packet+0x2e>
			{
				SPI_Read_Buf(RD_RX_PLOAD,buf,len);// read receive payload from RX_FIFO buffer
 5ce:	81 e6       	ldi	r24, 0x61	; 97
 5d0:	be 01       	movw	r22, r28
 5d2:	41 2f       	mov	r20, r17
 5d4:	0e 94 45 01 	call	0x28a	; 0x28a <SPI_Read_Buf>
 5d8:	04 c0       	rjmp	.+8      	; 0x5e2 <Receive_Packet+0x36>
			}
			else
			{
				SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 5da:	82 ee       	ldi	r24, 0xE2	; 226
 5dc:	60 e0       	ldi	r22, 0x00	; 0
 5de:	0e 94 27 01 	call	0x24e	; 0x24e <SPI_Write_Reg>
			}

			fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 5e2:	87 e1       	ldi	r24, 0x17	; 23
 5e4:	0e 94 3b 01 	call	0x276	; 0x276 <SPI_Read_Reg>
							
		}while((fifo_sta&FIFO_STATUS_RX_EMPTY)==0); //while not empty
 5e8:	80 ff       	sbrs	r24, 0
 5ea:	eb cf       	rjmp	.-42     	; 0x5c2 <Receive_Packet+0x16>
 5ec:	01 c0       	rjmp	.+2      	; 0x5f0 <Receive_Packet+0x44>
Return:
	None
**************************************************/
char Receive_Packet(char * buf, char buf_len)
{
	UINT8 len,i,sta,fifo_sta,value,chksum,aa, res = 0;
 5ee:	10 e0       	ldi	r17, 0x00	; 0
		}
		
*/
		res = len;		
	}
	SPI_Write_Reg(WRITE_REG|STATUS,sta);// clear RX_DR or TX_DS or MAX_RT interrupt flag
 5f0:	87 e2       	ldi	r24, 0x27	; 39
 5f2:	60 2f       	mov	r22, r16
 5f4:	0e 94 27 01 	call	0x24e	; 0x24e <SPI_Write_Reg>
	
	return res;	
}
 5f8:	81 2f       	mov	r24, r17
 5fa:	df 91       	pop	r29
 5fc:	cf 91       	pop	r28
 5fe:	1f 91       	pop	r17
 600:	0f 91       	pop	r16
 602:	08 95       	ret

00000604 <_exit>:
 604:	f8 94       	cli

00000606 <__stop_program>:
 606:	ff cf       	rjmp	.-2      	; 0x606 <__stop_program>
