/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [10:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [23:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[106] & in_data[122]);
  assign celloutsig_1_17z = ~in_data[180];
  assign celloutsig_0_10z = ~((in_data[38] | celloutsig_0_6z) & celloutsig_0_7z);
  assign celloutsig_1_6z = ~((celloutsig_1_1z | celloutsig_1_2z) & celloutsig_1_5z[9]);
  assign celloutsig_1_3z = celloutsig_1_1z | in_data[164];
  assign celloutsig_0_3z = { celloutsig_0_2z[2], celloutsig_0_0z } && { in_data[5], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_4z[5:1] && { celloutsig_0_0z[4:1], celloutsig_0_3z };
  assign celloutsig_0_6z = { celloutsig_0_4z[8:5], celloutsig_0_2z } && celloutsig_0_0z[8:2];
  assign celloutsig_0_13z = { celloutsig_0_12z[4:0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_0z } && { in_data[52:26], celloutsig_0_10z };
  assign celloutsig_0_12z = celloutsig_0_4z[9:4] % { 1'h1, celloutsig_0_9z[7], celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[172:158] % { 1'h1, in_data[135:122] };
  assign celloutsig_0_2z = - celloutsig_0_0z[5:3];
  assign celloutsig_1_19z = celloutsig_1_5z[8] & celloutsig_1_3z;
  assign celloutsig_0_7z = celloutsig_0_1z[2] & celloutsig_0_5z;
  assign celloutsig_1_2z = in_data[158] & in_data[124];
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } >>> { celloutsig_0_4z[4:0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_8z = celloutsig_1_0z[13:7] >>> celloutsig_1_0z[10:4];
  assign celloutsig_1_15z = { celloutsig_1_8z[5:0], celloutsig_1_3z } >>> in_data[190:184];
  assign celloutsig_1_18z = { in_data[162:149], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_3z } ~^ { celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_7z };
  assign celloutsig_1_7z = { in_data[106:96], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z } ~^ { in_data[128:115], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_4z = in_data[25:16] ^ { in_data[21:13], celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[27:25] ^ celloutsig_0_0z[3:1];
  assign celloutsig_1_5z = { celloutsig_1_0z[12:2], celloutsig_1_2z } ^ in_data[147:136];
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 9'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_0z = in_data[94:86];
  always_latch
    if (!clkin_data[0]) celloutsig_0_17z = 11'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_17z = { celloutsig_0_1z[1:0], celloutsig_0_0z };
  assign { out_data[151:128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_17z };
endmodule
