
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -9.62

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.62

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.62

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.30 source latency dpath.a_reg.out[12]$_DFFE_PP_/CLK ^
  -0.29 target latency dpath.a_reg.out[15]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: ctrl.state.out[2]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.50    0.50 ^ input external delay
     1    0.00    0.00    0.00    0.50 ^ reset (in)
                                         reset (net)
                  0.00    0.00    0.50 ^ input34/A (sky130_fd_sc_hd__clkbuf_1)
     3    0.01    0.13    0.12    0.62 ^ input34/X (sky130_fd_sc_hd__clkbuf_1)
                                         net35 (net)
                  0.13    0.00    0.62 ^ _262_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.06    0.68 v _262_/Y (sky130_fd_sc_hd__nor2_1)
                                         _002_ (net)
                  0.04    0.00    0.68 v ctrl.state.out[2]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.68   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.04    0.08    0.16    0.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.29 ^ ctrl.state.out[2]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00    0.29   clock reconvergence pessimism
                         -0.04    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.29 ^ dpath.a_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     3    0.01    0.09    0.40    0.69 v dpath.a_reg.out[0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         dpath.a_lt_b$in0[0] (net)
                  0.09    0.00    0.69 v _243_/A_N (sky130_fd_sc_hd__and2b_2)
     5    0.02    0.10    0.28    0.96 ^ _243_/X (sky130_fd_sc_hd__and2b_2)
                                         _003_ (net)
                  0.10    0.00    0.96 ^ _367_/A2 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.05    0.07    1.03 v _367_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _119_ (net)
                  0.05    0.00    1.03 v _369_/A4 (sky130_fd_sc_hd__a41o_1)
     3    0.02    0.10    0.30    1.33 v _369_/X (sky130_fd_sc_hd__a41o_1)
                                         _121_ (net)
                  0.10    0.00    1.33 v _374_/A1 (sky130_fd_sc_hd__o31ai_4)
     4    0.02    0.32    0.38    1.71 ^ _374_/Y (sky130_fd_sc_hd__o31ai_4)
                                         _126_ (net)
                  0.32    0.00    1.71 ^ _378_/A2 (sky130_fd_sc_hd__a21oi_2)
     2    0.01    0.09    0.12    1.83 v _378_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _130_ (net)
                  0.09    0.00    1.83 v _385_/C (sky130_fd_sc_hd__maj3_2)
     2    0.01    0.07    0.34    2.17 v _385_/X (sky130_fd_sc_hd__maj3_2)
                                         _135_ (net)
                  0.07    0.00    2.17 v _450_/A2 (sky130_fd_sc_hd__a22oi_2)
     2    0.01    0.18    0.22    2.39 ^ _450_/Y (sky130_fd_sc_hd__a22oi_2)
                                         _194_ (net)
                  0.18    0.00    2.39 ^ _533_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.14    0.14    2.54 ^ _533_/Y (sky130_fd_sc_hd__xnor2_1)
                                         net44 (net)
                  0.14    0.00    2.54 ^ output43/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.62 ^ output43/X (sky130_fd_sc_hd__clkbuf_1)
                                         resp_msg[15] (net)
                  0.02    0.00    2.62 ^ resp_msg[15] (out)
                                  2.62   data arrival time

                          2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock network delay (propagated)
                          0.00    2.50   clock reconvergence pessimism
                         -0.50    2.00   output external delay
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -2.62   data arrival time
-----------------------------------------------------------------------------
                                 -0.62   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    0.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.29 ^ dpath.a_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     3    0.01    0.09    0.40    0.69 v dpath.a_reg.out[0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         dpath.a_lt_b$in0[0] (net)
                  0.09    0.00    0.69 v _243_/A_N (sky130_fd_sc_hd__and2b_2)
     5    0.02    0.10    0.28    0.96 ^ _243_/X (sky130_fd_sc_hd__and2b_2)
                                         _003_ (net)
                  0.10    0.00    0.96 ^ _367_/A2 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.05    0.07    1.03 v _367_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _119_ (net)
                  0.05    0.00    1.03 v _369_/A4 (sky130_fd_sc_hd__a41o_1)
     3    0.02    0.10    0.30    1.33 v _369_/X (sky130_fd_sc_hd__a41o_1)
                                         _121_ (net)
                  0.10    0.00    1.33 v _374_/A1 (sky130_fd_sc_hd__o31ai_4)
     4    0.02    0.32    0.38    1.71 ^ _374_/Y (sky130_fd_sc_hd__o31ai_4)
                                         _126_ (net)
                  0.32    0.00    1.71 ^ _378_/A2 (sky130_fd_sc_hd__a21oi_2)
     2    0.01    0.09    0.12    1.83 v _378_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _130_ (net)
                  0.09    0.00    1.83 v _385_/C (sky130_fd_sc_hd__maj3_2)
     2    0.01    0.07    0.34    2.17 v _385_/X (sky130_fd_sc_hd__maj3_2)
                                         _135_ (net)
                  0.07    0.00    2.17 v _450_/A2 (sky130_fd_sc_hd__a22oi_2)
     2    0.01    0.18    0.22    2.39 ^ _450_/Y (sky130_fd_sc_hd__a22oi_2)
                                         _194_ (net)
                  0.18    0.00    2.39 ^ _533_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.14    0.14    2.54 ^ _533_/Y (sky130_fd_sc_hd__xnor2_1)
                                         net44 (net)
                  0.14    0.00    2.54 ^ output43/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.62 ^ output43/X (sky130_fd_sc_hd__clkbuf_1)
                                         resp_msg[15] (net)
                  0.02    0.00    2.62 ^ resp_msg[15] (out)
                                  2.62   data arrival time

                          2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock network delay (propagated)
                          0.00    2.50   clock reconvergence pessimism
                         -0.50    2.00   output external delay
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -2.62   data arrival time
-----------------------------------------------------------------------------
                                 -0.62   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.0580977201461792

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7119

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.02779923379421234

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7589

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 46

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[13]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ dpath.a_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.40    0.69 v dpath.a_reg.out[0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.28    0.96 ^ _243_/X (sky130_fd_sc_hd__and2b_2)
   0.07    1.03 v _367_/Y (sky130_fd_sc_hd__o21ai_1)
   0.30    1.33 v _369_/X (sky130_fd_sc_hd__a41o_1)
   0.38    1.71 ^ _374_/Y (sky130_fd_sc_hd__o31ai_4)
   0.26    1.96 ^ rebuffer3/X (sky130_fd_sc_hd__dlygate4sd1_1)
   0.07    2.04 v _421_/Y (sky130_fd_sc_hd__a221oi_2)
   0.10    2.14 v rebuffer20/X (sky130_fd_sc_hd__buf_1)
   0.10    2.24 v rebuffer19/X (sky130_fd_sc_hd__buf_2)
   0.35    2.59 v _428_/X (sky130_fd_sc_hd__or3_1)
   0.18    2.76 ^ _429_/Y (sky130_fd_sc_hd__a22oi_2)
   0.13    2.90 ^ _430_/Y (sky130_fd_sc_hd__xnor2_1)
   0.08    2.98 v _432_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    2.98 v dpath.a_reg.out[13]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
           2.98   data arrival time

   2.50    2.50   clock core_clock (rise edge)
   0.00    2.50   clock source latency
   0.00    2.50 ^ clk (in)
   0.13    2.63 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    2.80 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    2.80 ^ dpath.a_reg.out[13]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    2.80   clock reconvergence pessimism
  -0.25    2.55   library setup time
           2.55   data required time
---------------------------------------------------------
           2.55   data required time
          -2.98   data arrival time
---------------------------------------------------------
          -0.43   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ ctrl.state.out[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.31    0.60 v ctrl.state.out[1]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.07    0.67 ^ _269_/Y (sky130_fd_sc_hd__o21ai_0)
   0.06    0.73 v _271_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    0.73 v ctrl.state.out[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.73   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ ctrl.state.out[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.29   clock reconvergence pessimism
  -0.05    0.24   library hold time
           0.24   data required time
---------------------------------------------------------
           0.24   data required time
          -0.73   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2953

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2923

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.6194

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.6194

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-23.646637

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.26e-04   6.35e-05   3.51e-10   7.90e-04  30.6%
Combinational          6.52e-04   6.59e-04   1.25e-09   1.31e-03  50.8%
Clock                  2.52e-04   2.28e-04   5.15e-11   4.80e-04  18.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.63e-03   9.50e-04   1.66e-09   2.58e-03 100.0%
                          63.2%      36.8%       0.0%
