<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_pq</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_pq'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_pq')">kv_pq</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.73</td>
<td class="s10 cl rt"><a href="mod48.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod48.html#Cond" > 93.92</a></td>
<td class="s6 cl rt"><a href="mod48.html#Toggle" > 66.07</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod48.html#Branch" > 94.92</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod48.html#inst_tag_1422"  onclick="showContent('inst_tag_1422')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_ifu.u_kv_pq</a></td>
<td class="s8 cl rt"> 88.73</td>
<td class="s10 cl rt"><a href="mod48.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod48.html#Cond" > 93.92</a></td>
<td class="s6 cl rt"><a href="mod48.html#Toggle" > 66.07</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod48.html#Branch" > 94.92</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_pq'>
<hr>
<a name="inst_tag_1422"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_1422" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_ifu.u_kv_pq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.73</td>
<td class="s10 cl rt"><a href="mod48.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod48.html#Cond" > 93.92</a></td>
<td class="s6 cl rt"><a href="mod48.html#Toggle" > 66.07</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod48.html#Branch" > 94.92</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.57</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.92</td>
<td class="s6 cl rt"> 65.45</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.92</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.26</td>
<td class="s9 cl rt"> 94.80</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s4 cl rt"> 47.91</td>
<td class="s3 cl rt"> 37.14</td>
<td class="s7 cl rt"> 72.83</td>
<td class="wht cl rt"></td>
<td><a href="mod1276.html#inst_tag_74826" >kv_ifu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3254.html#inst_tag_246731" id="tag_urg_inst_246731">gen_btb_pred_yes.u_ifu_i0_pc_sext</a></td>
<td class="s6 cl rt"> 63.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3254.html#inst_tag_246732" id="tag_urg_inst_246732">gen_btb_pred_yes.u_ifu_i1_pc_sext</a></td>
<td class="s6 cl rt"> 63.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_pq'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod48.html" >kv_pq</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>100</td><td>100</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57810</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57824</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57836</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57845</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57860</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57869</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57880</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57895</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57921</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57933</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57945</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57956</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57996</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58015</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58025</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58054</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58065</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58092</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58101</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58110</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58126</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58138</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58185</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>58208</td><td>6</td><td>6</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
57809                           always @(posedge core_clk or negedge core_reset_n) begin
57810      1/1                      if (!core_reset_n) begin
57811      1/1                          s85 &lt;= 10'b0;
57812                               end
57813      1/1                      else if (s131) begin
57814      1/1                          s85 &lt;= s86;
57815                               end
                        MISSING_ELSE
57816                           end
57817                   
57818                           assign s7 = bpu_info_target;
57819                           assign s74 = (redirect &amp; fetch_req_ready &amp; ~resume) | (f0_valid &amp; fetch_req_ready &amp; ~s136 &amp; s25 &amp; f0_bblk_start &amp; ~s137 &amp; fetch_normal) | (s33 &amp; fetch_req_ready &amp; ~s137 &amp; ~recover_entry_update &amp; fetch_normal) | (s8 &amp; fetch_req_ready &amp; ~s137 &amp; ~recover_entry_update &amp; fetch_normal) | (s38 &amp; fetch_req_ready &amp; s25 &amp; ~s136 &amp; ~s137 &amp; ~recover_entry_update &amp; fetch_normal) | (s83 &amp; fetch_req_ready &amp; s25 &amp; ~s136 &amp; ~s137 &amp; ~recover_entry_update &amp; fetch_normal);
57820                           assign s75 = s136 | s137 | recover_entry_update;
57821                           assign s76 = (s73 &amp; ~s75) | s74;
57822                           assign s77 = s74 | s75;
57823                           always @(posedge core_clk or negedge core_reset_n) begin
57824      1/1                      if (!core_reset_n) begin
57825      1/1                          s73 &lt;= 1'b0;
57826                               end
57827      1/1                      else if (s77) begin
57828      1/1                          s73 &lt;= s76;
57829                               end
                        MISSING_ELSE
57830                           end
57831                   
57832                           assign s33 = s73 &amp; s136 &amp; (~(|s85[9:4])) &amp; (~(|bpu_info_offset[9:4])) &amp; (s85[3:0] &gt;= bpu_info_offset[3:0]);
57833                           assign fetch_nxt_seq_kill_needed_f2 = s73 &amp; s136 &amp; (((s132 &gt;= 10'd4) &amp; s6) | ((s132 &gt;= 10'd2) &amp; ~s6)) &amp; (s85 &gt;= bpu_info_offset);
57834                           assign s9 = s136 &amp; s135 &amp; fetch_normal &amp; ~redirect &amp; ~s33 &amp; s25 &amp; (s133 &lt;= s96);
57835                           always @(posedge core_clk or negedge core_reset_n) begin
57836      1/1                      if (!core_reset_n) begin
57837      1/1                          s8 &lt;= 1'b0;
57838                               end
57839                               else begin
57840      1/1                          s8 &lt;= s9;
57841                               end
57842                           end
57843                   
57844                           always @(posedge core_clk or negedge core_reset_n) begin
57845      1/1                      if (!core_reset_n) begin
57846      1/1                          s34 &lt;= {VALEN{1'b0}};
57847      1/1                          s41 &lt;= 1'b0;
57848                               end
57849      1/1                      else if (s136) begin
57850      1/1                          s34 &lt;= s7;
57851      1/1                          s41 &lt;= bpu_info_pred_taken;
57852                               end
                        MISSING_ELSE
57853                           end
57854                   
57855                           assign s35 = {s64[BBLK_START_PC_MSB:BBLK_START_PC_LSB],{UNUSED_PC_BIT_NUM{1'b0}}};
57856                           assign s36 = s64[BBLK_PRED_TAKEN_BIT];
57857                           assign s37 = s64[BBLK_OFFSET_MSB:BBLK_OFFSET_LSB];
57858                           assign s39 = (s134 &lt;= s96) &amp; ~s25 &amp; s135 &amp; fetch_normal &amp; ~redirect;
57859                           always @(posedge core_clk or negedge core_reset_n) begin
57860      1/1                      if (!core_reset_n) begin
57861      1/1                          s38 &lt;= 1'b0;
57862                               end
57863                               else begin
57864      1/1                          s38 &lt;= s39;
57865                               end
57866                           end
57867                   
57868                           always @(posedge core_clk or negedge core_reset_n) begin
57869      1/1                      if (!core_reset_n) begin
57870      1/1                          s40 &lt;= 1'b0;
57871                               end
57872      1/1                      else if (s39) begin
57873      1/1                          s40 &lt;= s36;
57874                               end
                        MISSING_ELSE
57875                           end
57876                   
57877                           reg [VALEN - 1:0] s144;
57878                           reg s145;
57879                           always @(posedge core_clk or negedge core_reset_n) begin
57880      1/1                      if (!core_reset_n) begin
57881      1/1                          s144 &lt;= {VALEN{1'b0}};
57882      1/1                          s145 &lt;= 1'b0;
57883                               end
57884      1/1                      else if (s66 &amp; ~s67) begin
57885      1/1                          s144 &lt;= target_pc;
57886      1/1                          s145 &lt;= target_pred_taken;
57887                               end
                        MISSING_ELSE
57888                           end
57889                   
57890                           assign s66 = s33 | s8 | s38;
57891                           assign s67 = s135 | s137 | recover_entry_update | fetch_recover;
57892                           assign s68 = (s66 | s83) &amp; ~s67;
57893                           assign s69 = s66 | s67;
57894                           always @(posedge core_clk or negedge core_reset_n) begin
57895      1/1                      if (!core_reset_n) begin
57896      1/1                          s65 &lt;= 1'b0;
57897                               end
57898      1/1                      else if (s69) begin
57899      1/1                          s65 &lt;= s68;
57900                               end
                        MISSING_ELSE
57901                           end
57902                   
57903                           assign s83 = s65;
57904                           assign target_pc[VALEN - 1:0] = s33 ? s7 : s8 ? s34 : s38 &amp; s25 ? s34 : s38 ? s35 : s83 ? s144 : seq_pc;
57905                           assign target_bblk_start = s33 | s8 | s38 | s83;
57906                           assign target_pred_taken = s33 ? (bpu_info_pred_taken | fetch_nxt_seq_kill_needed_f2) : s8 ? s41 : s38 &amp; s25 ? s41 : s38 ? s40 : s145;
57907                           reg s146;
57908                           wire s147;
57909                           wire s148;
57910                           wire s149;
57911                           wire s150;
57912                           wire s151;
57913                           wire [9:0] s152 = s95 + s85;
57914                           wire [9:0] s153 = s37 - s152;
57915                           wire s154 = ~s25 &amp; ~s38;
57916                           assign s147 = (s154 &amp; s135 &amp; ~f0_valid &amp; (s153 == 10'd1) &amp; ~s137 &amp; fetch_normal) | (s154 &amp; s135 &amp; ~f0_valid &amp; (s153 == 10'd2) &amp; ~s137 &amp; fetch_normal &amp; s6);
57917                           assign s148 = s135 | s137 | fetch_recover;
57918                           assign s149 = (s146 &amp; ~s148) | s147;
57919                           assign s150 = s147 | s148;
57920                           always @(posedge core_clk or negedge core_reset_n) begin
57921      1/1                      if (!core_reset_n) begin
57922      1/1                          s146 &lt;= 1'b0;
57923                               end
57924      1/1                      else if (s150) begin
57925      1/1                          s146 &lt;= s149;
57926                               end
                        MISSING_ELSE
57927                           end
57928                   
57929                           assign s151 = ~s25 &amp; s38;
57930                           assign target_rd_low_word_only = (s151 &amp; (s37 == 10'd1) &amp; ~s35[2] &amp; ~s137) | (s151 &amp; (s37 == 10'd2) &amp; ~(|s35[2:1]) &amp; ~s137 &amp; s6) | (s146 &amp; ~s137);
57931                           integer s155;
57932                           always @(posedge core_clk or negedge core_reset_n) begin
57933      1/1                      if (!core_reset_n) begin
57934      1/1                          for (s155 = 0; s155 &lt; BBLK_Q_DEPTH; s155 = s155 + 1)
57935      1/1                          s10[s155] &lt;= {BBLK_DATA_WIDTH{1'b0}};
57936                               end
57937      1/1                      else if (s136) begin
57938      1/1                          s10[s23] &lt;= s24;
57939                               end
                        MISSING_ELSE
57940                           end
57941                   
57942                           assign s24 = {bpu_info_start_pc[VALEN - 1:VALEN - BBLK_START_PC_WIDTH],bpu_info_offset,bpu_info_pred_taken,bpu_info_way,bpu_info_pred_cnt,bpu_info_ret};
57943                           assign s64 = s10[s11[BBLK_Q_PTR_MSB - 1:0]];
57944                           always @(posedge core_clk or negedge core_reset_n) begin
57945      1/1                      if (!core_reset_n) begin
57946      1/1                          s11 &lt;= s140;
57947                               end
57948      1/1                      else if (s13) begin
57949      1/1                          s11 &lt;= s12;
57950                               end
                        MISSING_ELSE
57951                           end
57952                   
57953                           assign s12 = (resume | redirect | retry) ? s140 : fetch_recover ? s103 : s29;
57954                           assign s13 = resume | redirect | retry | s9 | s33 | s39 | fetch_recover;
57955                           always @(posedge core_clk or negedge core_reset_n) begin
57956      1/1                      if (!core_reset_n) begin
57957      1/1                          s20 &lt;= s140;
57958                               end
57959      1/1                      else if (s22) begin
57960      1/1                          s20 &lt;= s21;
57961                               end
                        MISSING_ELSE
57962                           end
57963                   
57964                           assign s23 = s20[BBLK_Q_PTR_MSB - 1:0];
57965                           assign s21 = (resume | redirect | retry) ? s140 : s28;
57966                           assign s22 = s136 | resume | redirect | retry;
57967                           assign s122 = (bpu_info_offset[1:0] == 2'b01);
57968                           assign s123 = (bpu_info_offset[1:0] == 2'b10);
57969                           assign s124 = (bpu_info_offset[1:0] == 2'b11);
57970                           assign s125 = (bpu_info_offset[1:0] == 2'b00);
57971                           assign s126 = (s105[1:0] == 2'b01);
57972                           assign s127 = (s105[1:0] == 2'b10);
57973                           assign s128 = (s105[1:0] == 2'b11);
57974                           assign s129 = (s105[1:0] == 2'b00);
57975                           assign s110[9:3] = 7'b0;
57976                           assign s110[2] = fetch_resp_valid[3];
57977                           assign s110[1] = ~fetch_resp_valid[3] &amp; (fetch_resp_valid[2] | fetch_resp_valid[1]);
57978                           assign s110[0] = ~fetch_resp_valid[3] &amp; (fetch_resp_valid[2] | fetch_resp_valid[0] &amp; ~fetch_resp_valid[1]);
57979                           assign s111[9:2] = 8'b0;
57980                           assign s111[1] = fetch_resp_valid[3];
57981                           assign s111[0] = fetch_resp_valid[1] &amp; ~fetch_resp_valid[3];
57982                           assign s112[9:3] = 7'b0;
57983                           assign s112[2] = fetch_resp_valid_raw[3];
57984                           assign s112[1] = ~fetch_resp_valid_raw[3] &amp; (fetch_resp_valid_raw[2] | fetch_resp_valid_raw[1]);
57985                           assign s112[0] = ~fetch_resp_valid_raw[3] &amp; (fetch_resp_valid_raw[2] | fetch_resp_valid_raw[0] &amp; ~fetch_resp_valid_raw[1]);
57986                           assign s113[9:2] = 8'b0;
57987                           assign s113[1] = fetch_resp_valid_raw[3];
57988                           assign s113[0] = fetch_resp_valid_raw[1] &amp; ~fetch_resp_valid_raw[3];
57989                           assign s108 = s6 ? s110 : s111;
57990                           assign s109 = s6 ? s112 : s113;
57991                           assign s99 = s10[s14[BBLK_Q_PTR_MSB - 1:0]];
57992                           assign s100 = s10[s30[BBLK_Q_PTR_MSB - 1:0]];
57993                           assign s97 = s99[BBLK_OFFSET_MSB:BBLK_OFFSET_LSB];
57994                           assign s98 = s100[BBLK_OFFSET_MSB:BBLK_OFFSET_LSB];
57995                           always @(posedge core_clk or negedge core_reset_n) begin
57996      1/1                      if (!core_reset_n) begin
57997      1/1                          s14 &lt;= s140;
57998                               end
57999      1/1                      else if (s16) begin
58000      1/1                          s14 &lt;= s15;
58001                               end
                        MISSING_ELSE
58002                           end
58003                   
58004                           assign s15 = (resume | redirect | retry) ? s140 : fetch_recover ? s103 : s30;
58005                           assign s16 = resume | redirect | s130 | fetch_recover | retry;
58006                           assign s101 = (s14 == s20);
58007                           assign s130 = (|fetch_resp_valid) &amp; (s114 | s115);
58008                           assign s114 = (s101 &amp; (s109 &gt;= bpu_info_offset) &amp; s136);
58009                           assign s115 = (~s101 &amp; (s109 &gt;= s105));
58010                           assign resp_raw_is_bblk_end_f2 = (s114 | s115);
58011                           assign s116 = (s20 == s30);
58012                           assign s107 = ((s14 == s20) &amp; s136) | (|fetch_resp_valid &amp; s115 &amp; ~s116 &amp; ~recover_entry_update) | (|fetch_resp_valid &amp; s115 &amp; s136 &amp; ~recover_entry_update) | (|fetch_resp_valid &amp; ~recover_entry_update);
58013                           assign s106 = ((s14 == s20) &amp; s136) ? (|fetch_resp_valid) ? bpu_info_offset - s109 : bpu_info_offset : (s115 &amp; ~s116) ? s98 : (s115 &amp; s136) ? bpu_info_offset : s105 - s109;
58014                           always @(posedge core_clk or negedge core_reset_n) begin
58015      1/1                      if (!core_reset_n) begin
58016      1/1                          s105 &lt;= 10'b0;
58017                               end
58018      1/1                      else if (s107) begin
58019      1/1                          s105 &lt;= s106;
58020                               end
                        MISSING_ELSE
58021                           end
58022                   
58023                           assign fetch_end_offset = ~resp_raw_is_bblk_end_f2 ? 4'b1000 : (s14 == s20) ? s6 ? {s125,s124,s123,s122} : {s123,1'b0,s122,1'b0} : s6 ? {s129,s128,s127,s126} : {s127,1'b0,s126,1'b0};
58024                           always @(posedge core_clk or negedge core_reset_n) begin
58025      1/1                      if (!core_reset_n) begin
58026      1/1                          s17 &lt;= s140;
58027                               end
58028      1/1                      else if (s19) begin
58029      1/1                          s17 &lt;= s18;
58030                               end
                        MISSING_ELSE
58031                           end
58032                   
58033                           assign s18 = (resume | redirect | retry) ? s140 : (ifu_i0_pred_hit &amp; s2 &amp; ifu_i1_pred_hit &amp; s5) ? s32 : s31;
58034                           assign s19 = resume | redirect | retry | ifu_i0_pred_hit &amp; s2 | ifu_i1_pred_hit &amp; s5;
58035                           assign s25 = (s11 == s20);
58036                           assign s26 = (s17 == s20);
58037                           assign s28 = (s20[BBLK_Q_PTR_MSB - 1:0] == BBLK_Q_WRAP_NUM) ? {~s20[BBLK_Q_PTR_MSB],s138} : s20 + s141;
58038                           assign s29 = (s11[BBLK_Q_PTR_MSB - 1:0] == BBLK_Q_WRAP_NUM) ? {~s11[BBLK_Q_PTR_MSB],s138} : s11 + s141;
58039                           assign s30 = (s14[BBLK_Q_PTR_MSB - 1:0] == BBLK_Q_WRAP_NUM) ? {~s14[BBLK_Q_PTR_MSB],s138} : s14 + s141;
58040                           assign s31 = (s17[BBLK_Q_PTR_MSB - 1:0] == BBLK_Q_WRAP_NUM) ? {~s17[BBLK_Q_PTR_MSB],s138} : s17 + s141;
58041                           assign s32 = (s17[BBLK_Q_PTR_MSB - 1:0] == BBLK_Q_WRAP_NUM) ? {~s17[BBLK_Q_PTR_MSB],s139} : (s17[BBLK_Q_PTR_MSB - 1:0] == BBLK_Q_WRAP_NUM_DEC1) ? {~s17[BBLK_Q_PTR_MSB],s138} : s17 + {{BBLK_Q_PTR_MSB - 1{1'b0}},2'b10};
58042                           assign s72 = (s20[BBLK_Q_PTR_MSB - 1:0] == s17[BBLK_Q_PTR_MSB - 1:0]) &amp; (s20[BBLK_Q_PTR_MSB] != s17[BBLK_Q_PTR_MSB]);
58043                           assign s27 = (s28[BBLK_Q_PTR_MSB - 1:0] == s17[BBLK_Q_PTR_MSB - 1:0]) &amp; (s28[BBLK_Q_PTR_MSB] != s17[BBLK_Q_PTR_MSB]);
58044                           reg s156;
58045                           wire s157;
58046                           wire s158;
58047                           wire s159;
58048                           wire s160;
58049                           assign s157 = bpu_rd_ack &amp; ~s136 | redirect | resume | retry;
58050                           assign s158 = redirect &amp; redirect_for_cti &amp; ~resume;
58051                           assign s159 = (s156 | s157) &amp; ~s158;
58052                           assign s160 = s157 | s158;
58053                           always @(posedge core_clk or negedge core_reset_n) begin
58054      1/1                      if (!core_reset_n) begin
58055      1/1                          s156 &lt;= 1'b1;
58056                               end
58057      1/1                      else if (s160) begin
58058      1/1                          s156 &lt;= s159;
58059                               end
                        MISSING_ELSE
58060                           end
58061                   
58062                           assign s82 = bpu_rd_valid &amp; bpu_rd_ready;
58063                           assign bpu_rd_valid = (redirect &amp; redirect_for_cti) | (s136 &amp; ~s27 &amp; ~redirect) | (~s70 &amp; ~s71 &amp; ~s72 &amp; ~s156 &amp; ~redirect);
58064                           always @(posedge core_clk or negedge core_reset_n) begin
58065      1/1                      if (!core_reset_n) begin
58066      1/1                          s70 &lt;= 1'b0;
58067      1/1                          s71 &lt;= 1'b0;
58068                               end
58069                               else begin
58070      1/1                          s70 &lt;= s82 &amp; ~resume &amp; ~(retry &amp; ~(redirect &amp; redirect_for_cti));
58071      1/1                          s71 &lt;= s70 &amp; ~s137;
58072                               end
58073                           end
58074                   
58075                           assign s61 = s10[s17[BBLK_Q_PTR_MSB - 1:0]];
58076                           assign s62 = s10[s31[BBLK_Q_PTR_MSB - 1:0]];
58077                           assign s63 = s10[s32[BBLK_Q_PTR_MSB - 1:0]];
58078                           assign s42 = {s61[BBLK_START_PC_MSB:BBLK_START_PC_LSB],{UNUSED_PC_BIT_NUM{1'b0}}};
58079                           assign s43 = {s62[BBLK_START_PC_MSB:BBLK_START_PC_LSB],{UNUSED_PC_BIT_NUM{1'b0}}};
58080                           assign s44 = {s63[BBLK_START_PC_MSB:BBLK_START_PC_LSB],{UNUSED_PC_BIT_NUM{1'b0}}};
58081                           assign s45 = s52 ? s49 : s46;
58082                           assign s48 = s2 | resume | redirect | retry;
58083                           assign s56 = s1 ? ifu_i0_pc : s45;
58084                           assign s47 = resume ? resume_pc : redirect ? redirect_pc : retry ? retry_pc : s56 + s58;
58085                           assign s51 = s5;
58086                           assign s57 = s4 ? ifu_i1_pc : s56 + s58;
58087                           assign s50 = s57 + s59;
58088                           assign s53 = s5 &amp; ~s137;
58089                           assign s54 = s137 | s2;
58090                           assign s55 = (s52 &amp; ~s54) | s53;
58091                           always @(posedge core_clk or negedge core_reset_n) begin
58092      1/1                      if (!core_reset_n) begin
58093      1/1                          s46 &lt;= {EXTVALEN{1'b0}};
58094                               end
58095      1/1                      else if (s48) begin
58096      1/1                          s46 &lt;= s47;
58097                               end
                        MISSING_ELSE
58098                           end
58099                   
58100                           always @(posedge core_clk or negedge core_reset_n) begin
58101      1/1                      if (!core_reset_n) begin
58102      1/1                          s49 &lt;= {EXTVALEN{1'b0}};
58103                               end
58104      1/1                      else if (s51) begin
58105      1/1                          s49 &lt;= s50;
58106                               end
                        MISSING_ELSE
58107                           end
58108                   
58109                           always @(posedge core_clk or negedge core_reset_n) begin
58110      1/1                      if (!core_reset_n) begin
58111      1/1                          s52 &lt;= 1'b0;
58112                               end
58113                               else begin
58114      1/1                          s52 &lt;= s55;
58115                               end
58116                           end
58117                   
58118                           assign s58 = {{(EXTVALEN - 3){1'b0}},s0,~s0,1'b0};
58119                           assign s59 = {{(EXTVALEN - 3){1'b0}},s3,~s3,1'b0};
58120                           assign s84 = ~s26 &amp; (s31 != s20);
58121                           assign s60 = s84 &amp; (s32 != s20);
58122                           reg s161;
58123                           wire s162;
58124                           assign s162 = resume ? resume_pc[EXTVALEN - 1] : redirect ? redirect_pc[EXTVALEN - 1] : retry_pc[EXTVALEN - 1];
58125                           always @(posedge core_clk or negedge core_reset_n) begin
58126      1/1                      if (!core_reset_n) begin
58127      1/1                          s161 &lt;= 1'b0;
58128                               end
58129      1/1                      else if (s137) begin
58130      1/1                          s161 &lt;= s162;
58131                               end
                        MISSING_ELSE
58132                           end
58133                   
58134                           assign s79 = s137;
58135                           assign s80 = s2;
58136                           assign s81 = (s78 &amp; ~s80) | s79;
58137                           always @(posedge core_clk or negedge core_reset_n) begin
58138      1/1                      if (!core_reset_n) begin
58139      1/1                          s78 &lt;= 1'b1;
58140                               end
58141                               else begin
58142      1/1                          s78 &lt;= s81;
58143                               end
58144                           end
58145                   
58146                           wire [VALEN - 1:0] s163;
58147                           wire [VALEN - 1:0] s164;
58148                           wire [VALEN:0] s165;
58149                           wire [VALEN:0] s166;
58150                           assign s163 = (s1 &amp; s26 &amp; ~s78) ? s34 : (s1 &amp; ~s26) ? s42 : s45[VALEN - 1:0];
58151                           assign s164 = ~s4 ? s163 + {{(VALEN - 3){1'b0}},s0,~s0,1'b0} : s84 ? s43 : s34;
58152                           kv_sign_ext #(
58153                               .OW(VALEN + 1),
58154                               .IW(VALEN)
58155                           ) u_ifu_i0_pc_sext (
58156                               .out(s165),
58157                               .in(s163)
58158                           );
58159                           kv_sign_ext #(
58160                               .OW(VALEN + 1),
58161                               .IW(VALEN)
58162                           ) u_ifu_i1_pc_sext (
58163                               .out(s166),
58164                               .in(s164)
58165                           );
58166                           assign ifu_i0_pc = s78 ? {s161,s163[EXTVALEN - 2:0]} : s165[EXTVALEN - 1:0];
58167                           assign ifu_i1_pc = s166[EXTVALEN - 1:0];
58168                           wire s167;
58169                           wire s168;
58170                           assign s167 = 1'b0;
58171                           assign s168 = 1'b0;
58172                           assign ifu_i0_keep_bhr = 1'b0;
58173                           assign ifu_i0_pred_valid = ~s26 | s167;
58174                           assign ifu_i0_pred_way = s61[BBLK_HIT_WAY_MSB:BBLK_HIT_WAY_LSB];
58175                           assign ifu_i0_pred_ret = s61[BBLK_RET_BIT];
58176                           assign ifu_i0_pred_cnt = s61[BBLK_PCNT_MSB:BBLK_PCNT_LSB];
58177                           assign ifu_i0_pred_taken = (s61[BBLK_PRED_TAKEN_BIT] &amp; ifu_i0_pred_hit) | s168;
58178                           assign ifu_i0_pred_npc = s84 ? s43[VALEN - 1:0] : s34[VALEN - 1:0];
58179                           assign ifu_i0_pred_brk = s117;
58180                           assign s118 = redirect &amp; ~redirect_for_cti | retry &amp; ~redirect;
58181                           assign s119 = resume | (redirect &amp; redirect_for_cti);
58182                           assign s120 = (s118 | s117) &amp; ~s119;
58183                           assign s121 = s118 | s119;
58184                           always @(posedge core_clk or negedge core_reset_n) begin
58185      1/1                      if (!core_reset_n) begin
58186      1/1                          s117 &lt;= 1'b0;
58187                               end
58188      1/1                      else if (s121) begin
58189      1/1                          s117 &lt;= s120;
58190                               end
                        MISSING_ELSE
58191                           end
58192                   
58193                           wire s169;
58194                           wire s170;
58195                           assign s169 = 1'b0;
58196                           assign s170 = 1'b0;
58197                           assign ifu_i1_keep_bhr = 1'b0;
58198                           assign ifu_i1_pred_valid = (s4 ? s84 : ~s26) | s169;
58199                           assign ifu_i1_pred_way = s4 ? s62[BBLK_HIT_WAY_MSB:BBLK_HIT_WAY_LSB] : s61[BBLK_HIT_WAY_MSB:BBLK_HIT_WAY_LSB];
58200                           assign ifu_i1_pred_ret = s4 ? s62[BBLK_RET_BIT] : s61[BBLK_RET_BIT];
58201                           assign ifu_i1_pred_cnt = s4 ? s62[BBLK_PCNT_MSB:BBLK_PCNT_LSB] : s61[BBLK_PCNT_MSB:BBLK_PCNT_LSB];
58202                           assign ifu_i1_pred_taken = (s4 ? s62[BBLK_PRED_TAKEN_BIT] &amp; ifu_i1_pred_hit : s61[BBLK_PRED_TAKEN_BIT] &amp; ifu_i1_pred_hit) | s170;
58203                           assign ifu_i1_pred_npc = ~ifu_i0_pred_hit ? s84 ? s43[VALEN - 1:0] : s34[VALEN - 1:0] : s60 ? s44[VALEN - 1:0] : s34[VALEN - 1:0];
58204                           assign ifu_i1_pred_brk = 1'b0;
58205                           assign no_addr_valid_stall = (~bpu_rd_ready &amp; redirect &amp; redirect_for_cti) | (~bpu_rd_ready &amp; f0_valid &amp; ~s70 &amp; ~s71) | (~bpu_rd_ready &amp; s33) | (~bpu_rd_ready &amp; s8) | (~bpu_rd_ready &amp; s38 &amp; s25) | (~bpu_rd_ready &amp; s83 &amp; s25) | (s72 &amp; s25 &amp; ~redirect) | (s27 &amp; s136 &amp; s73);
58206                           assign s104 = ((s14 == s20) &amp; s73) ? 10'b0 : ((s14 == s20) &amp; (s85 == 10'b0)) ? 10'b0 : s97 - s105;
58207                           always @(posedge core_clk or negedge core_reset_n) begin
58208      1/1                      if (!core_reset_n) begin
58209      1/1                          s102 &lt;= 10'b0;
58210      1/1                          s103 &lt;= {BBLK_Q_PTR_MSB + 1{1'b0}};
58211                               end
58212      1/1                      else if (recover_entry_update) begin
58213      1/1                          s102 &lt;= s104;
58214      1/1                          s103 &lt;= s14;
58215                               end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod48.html" >kv_pq</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>148</td><td>139</td><td>93.92</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>148</td><td>139</td><td>93.92</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57797
 EXPRESSION (f0_valid ? gen_btb_pred_yes.s94 : gen_btb_pred_yes.s95)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57800
 EXPRESSION (gen_btb_pred_yes.s135 ? gen_btb_pred_yes.s93 : 10'b0)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57801
 EXPRESSION (gen_btb_pred_yes.s135 ? gen_btb_pred_yes.s95 : 10'b0)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57802
 EXPRESSION 
 Number  Term
      1  resume ? 10'b0 : (redirect ? gen_btb_pred_yes.s142 : (retry ? 10'b0 : (fetch_recover ? gen_btb_pred_yes.s102 : (gen_btb_pred_yes.s9 ? 10'b0 : (gen_btb_pred_yes.s39 ? 10'b0 : (((f0_valid &amp; fetch_normal)) ? ((gen_btb_pred_yes.s94 + gen_btb_pred_yes.s85)) : (gen_btb_pred_yes.s33 ? gen_btb_pred_yes.s143 : ((gen_btb_pred_yes.s95 + gen_btb_pred_yes.s85))))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57802
 SUB-EXPRESSION 
 Number  Term
      1  redirect ? gen_btb_pred_yes.s142 : (retry ? 10'b0 : (fetch_recover ? gen_btb_pred_yes.s102 : (gen_btb_pred_yes.s9 ? 10'b0 : (gen_btb_pred_yes.s39 ? 10'b0 : (((f0_valid &amp; fetch_normal)) ? ((gen_btb_pred_yes.s94 + gen_btb_pred_yes.s85)) : (gen_btb_pred_yes.s33 ? gen_btb_pred_yes.s143 : ((gen_btb_pred_yes.s95 + gen_btb_pred_yes.s85)))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57802
 SUB-EXPRESSION 
 Number  Term
      1  retry ? 10'b0 : (fetch_recover ? gen_btb_pred_yes.s102 : (gen_btb_pred_yes.s9 ? 10'b0 : (gen_btb_pred_yes.s39 ? 10'b0 : (((f0_valid &amp; fetch_normal)) ? ((gen_btb_pred_yes.s94 + gen_btb_pred_yes.s85)) : (gen_btb_pred_yes.s33 ? gen_btb_pred_yes.s143 : ((gen_btb_pred_yes.s95 + gen_btb_pred_yes.s85))))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57802
 SUB-EXPRESSION 
 Number  Term
      1  fetch_recover ? gen_btb_pred_yes.s102 : (gen_btb_pred_yes.s9 ? 10'b0 : (gen_btb_pred_yes.s39 ? 10'b0 : (((f0_valid &amp; fetch_normal)) ? ((gen_btb_pred_yes.s94 + gen_btb_pred_yes.s85)) : (gen_btb_pred_yes.s33 ? gen_btb_pred_yes.s143 : ((gen_btb_pred_yes.s95 + gen_btb_pred_yes.s85)))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57802
 SUB-EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s9 ? 10'b0 : (gen_btb_pred_yes.s39 ? 10'b0 : (((f0_valid &amp; fetch_normal)) ? ((gen_btb_pred_yes.s94 + gen_btb_pred_yes.s85)) : (gen_btb_pred_yes.s33 ? gen_btb_pred_yes.s143 : ((gen_btb_pred_yes.s95 + gen_btb_pred_yes.s85))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57802
 SUB-EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s39 ? 10'b0 : (((f0_valid &amp; fetch_normal)) ? ((gen_btb_pred_yes.s94 + gen_btb_pred_yes.s85)) : (gen_btb_pred_yes.s33 ? gen_btb_pred_yes.s143 : ((gen_btb_pred_yes.s95 + gen_btb_pred_yes.s85)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57802
 SUB-EXPRESSION 
 Number  Term
      1  ((f0_valid &amp; fetch_normal)) ? ((gen_btb_pred_yes.s94 + gen_btb_pred_yes.s85)) : (gen_btb_pred_yes.s33 ? gen_btb_pred_yes.s143 : ((gen_btb_pred_yes.s95 + gen_btb_pred_yes.s85))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57802
 SUB-EXPRESSION (gen_btb_pred_yes.s33 ? gen_btb_pred_yes.s143 : ((gen_btb_pred_yes.s95 + gen_btb_pred_yes.s85)))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57803
 EXPRESSION ((redirect_pc[2:1] == 2'b0) ? 10'd4 : ((redirect_pc[2:1] == 2'b1) ? 10'd3 : ((redirect_pc[2:1] == 2'b10) ? 10'd2 : 10'b1)))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57803
 SUB-EXPRESSION ((redirect_pc[2:1] == 2'b1) ? 10'd3 : ((redirect_pc[2:1] == 2'b10) ? 10'd2 : 10'b1))
                 -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57803
 SUB-EXPRESSION ((redirect_pc[2:1] == 2'b10) ? 10'd2 : 10'b1)
                 -------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57805
 EXPRESSION ((f0_pc[2:1] == 2'b0) ? 10'd4 : ((f0_pc[2:1] == 2'b1) ? 10'd3 : ((f0_pc[2:1] == 2'b10) ? 10'd2 : 10'b1)))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57805
 SUB-EXPRESSION ((f0_pc[2:1] == 2'b1) ? 10'd3 : ((f0_pc[2:1] == 2'b10) ? 10'd2 : 10'b1))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57805
 SUB-EXPRESSION ((f0_pc[2:1] == 2'b10) ? 10'd2 : 10'b1)
                 ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57807
 EXPRESSION ((target_pc[2:1] == 2'b0) ? 10'd4 : ((target_pc[2:1] == 2'b1) ? 10'd3 : ((target_pc[2:1] == 2'b10) ? 10'd2 : 10'b1)))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57807
 SUB-EXPRESSION ((target_pc[2:1] == 2'b1) ? 10'd3 : ((target_pc[2:1] == 2'b10) ? 10'd2 : 10'b1))
                 ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57807
 SUB-EXPRESSION ((target_pc[2:1] == 2'b10) ? 10'd2 : 10'b1)
                 ------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57904
 EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s33 ? gen_btb_pred_yes.s7 : (gen_btb_pred_yes.s8 ? gen_btb_pred_yes.s34 : (((gen_btb_pred_yes.s38 &amp; gen_btb_pred_yes.s25)) ? gen_btb_pred_yes.s34 : (gen_btb_pred_yes.s38 ? gen_btb_pred_yes.s35 : (gen_btb_pred_yes.s83 ? gen_btb_pred_yes.s144 : seq_pc)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57904
 SUB-EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s8 ? gen_btb_pred_yes.s34 : (((gen_btb_pred_yes.s38 &amp; gen_btb_pred_yes.s25)) ? gen_btb_pred_yes.s34 : (gen_btb_pred_yes.s38 ? gen_btb_pred_yes.s35 : (gen_btb_pred_yes.s83 ? gen_btb_pred_yes.s144 : seq_pc))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57904
 SUB-EXPRESSION 
 Number  Term
      1  ((gen_btb_pred_yes.s38 &amp; gen_btb_pred_yes.s25)) ? gen_btb_pred_yes.s34 : (gen_btb_pred_yes.s38 ? gen_btb_pred_yes.s35 : (gen_btb_pred_yes.s83 ? gen_btb_pred_yes.s144 : seq_pc)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57904
 SUB-EXPRESSION (gen_btb_pred_yes.s38 ? gen_btb_pred_yes.s35 : (gen_btb_pred_yes.s83 ? gen_btb_pred_yes.s144 : seq_pc))
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57904
 SUB-EXPRESSION (gen_btb_pred_yes.s83 ? gen_btb_pred_yes.s144 : seq_pc)
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57906
 EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s33 ? ((bpu_info_pred_taken | fetch_nxt_seq_kill_needed_f2)) : (gen_btb_pred_yes.s8 ? gen_btb_pred_yes.s41 : (((gen_btb_pred_yes.s38 &amp; gen_btb_pred_yes.s25)) ? gen_btb_pred_yes.s41 : (gen_btb_pred_yes.s38 ? gen_btb_pred_yes.s40 : gen_btb_pred_yes.s145))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57906
 SUB-EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s8 ? gen_btb_pred_yes.s41 : (((gen_btb_pred_yes.s38 &amp; gen_btb_pred_yes.s25)) ? gen_btb_pred_yes.s41 : (gen_btb_pred_yes.s38 ? gen_btb_pred_yes.s40 : gen_btb_pred_yes.s145)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57906
 SUB-EXPRESSION (((gen_btb_pred_yes.s38 &amp; gen_btb_pred_yes.s25)) ? gen_btb_pred_yes.s41 : (gen_btb_pred_yes.s38 ? gen_btb_pred_yes.s40 : gen_btb_pred_yes.s145))
                 -----------------------1-----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57906
 SUB-EXPRESSION (gen_btb_pred_yes.s38 ? gen_btb_pred_yes.s40 : gen_btb_pred_yes.s145)
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57953
 EXPRESSION ((((resume | redirect) | retry)) ? gen_btb_pred_yes.s140 : (fetch_recover ? gen_btb_pred_yes.s103 : gen_btb_pred_yes.s29))
             ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57953
 SUB-EXPRESSION (fetch_recover ? gen_btb_pred_yes.s103 : gen_btb_pred_yes.s29)
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57965
 EXPRESSION ((((resume | redirect) | retry)) ? gen_btb_pred_yes.s140 : gen_btb_pred_yes.s28)
             ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57989
 EXPRESSION (gen_btb_pred_yes.s6 ? gen_btb_pred_yes.s110 : gen_btb_pred_yes.s111)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57990
 EXPRESSION (gen_btb_pred_yes.s6 ? gen_btb_pred_yes.s112 : gen_btb_pred_yes.s113)
             ---------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58004
 EXPRESSION ((((resume | redirect) | retry)) ? gen_btb_pred_yes.s140 : (fetch_recover ? gen_btb_pred_yes.s103 : gen_btb_pred_yes.s30))
             ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58004
 SUB-EXPRESSION (fetch_recover ? gen_btb_pred_yes.s103 : gen_btb_pred_yes.s30)
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58013
 EXPRESSION 
 Number  Term
      1  (((gen_btb_pred_yes.s14 == gen_btb_pred_yes.s20) &amp; gen_btb_pred_yes.s136)) ? (((|fetch_resp_valid)) ? ((bpu_info_offset - gen_btb_pred_yes.s109)) : bpu_info_offset) : (((gen_btb_pred_yes.s115 &amp; (~gen_btb_pred_yes.s116))) ? gen_btb_pred_yes.s98 : (((gen_btb_pred_yes.s115 &amp; gen_btb_pred_yes.s136)) ? bpu_info_offset : ((gen_btb_pred_yes.s105 - gen_btb_pred_yes.s109)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58013
 SUB-EXPRESSION (((|fetch_resp_valid)) ? ((bpu_info_offset - gen_btb_pred_yes.s109)) : bpu_info_offset)
                 ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58013
 SUB-EXPRESSION 
 Number  Term
      1  ((gen_btb_pred_yes.s115 &amp; (~gen_btb_pred_yes.s116))) ? gen_btb_pred_yes.s98 : (((gen_btb_pred_yes.s115 &amp; gen_btb_pred_yes.s136)) ? bpu_info_offset : ((gen_btb_pred_yes.s105 - gen_btb_pred_yes.s109))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58013
 SUB-EXPRESSION (((gen_btb_pred_yes.s115 &amp; gen_btb_pred_yes.s136)) ? bpu_info_offset : ((gen_btb_pred_yes.s105 - gen_btb_pred_yes.s109)))
                 ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58023
 EXPRESSION 
 Number  Term
      1  ((~resp_raw_is_bblk_end_f2)) ? 4'b1000 : ((gen_btb_pred_yes.s14 == gen_btb_pred_yes.s20) ? (gen_btb_pred_yes.s6 ? ({gen_btb_pred_yes.s125, gen_btb_pred_yes.s124, gen_btb_pred_yes.s123, gen_btb_pred_yes.s122}) : ({gen_btb_pred_yes.s123, 1'b0, gen_btb_pred_yes.s122, 1'b0})) : (gen_btb_pred_yes.s6 ? ({gen_btb_pred_yes.s129, gen_btb_pred_yes.s128, gen_btb_pred_yes.s127, gen_btb_pred_yes.s126}) : ({gen_btb_pred_yes.s127, 1'b0, gen_btb_pred_yes.s126, 1'b0}))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58023
 SUB-EXPRESSION 
 Number  Term
      1  (gen_btb_pred_yes.s14 == gen_btb_pred_yes.s20) ? (gen_btb_pred_yes.s6 ? ({gen_btb_pred_yes.s125, gen_btb_pred_yes.s124, gen_btb_pred_yes.s123, gen_btb_pred_yes.s122}) : ({gen_btb_pred_yes.s123, 1'b0, gen_btb_pred_yes.s122, 1'b0})) : (gen_btb_pred_yes.s6 ? ({gen_btb_pred_yes.s129, gen_btb_pred_yes.s128, gen_btb_pred_yes.s127, gen_btb_pred_yes.s126}) : ({gen_btb_pred_yes.s127, 1'b0, gen_btb_pred_yes.s126, 1'b0})))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58023
 SUB-EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s6 ? ({gen_btb_pred_yes.s125, gen_btb_pred_yes.s124, gen_btb_pred_yes.s123, gen_btb_pred_yes.s122}) : ({gen_btb_pred_yes.s123, 1'b0, gen_btb_pred_yes.s122, 1'b0}))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58023
 SUB-EXPRESSION 
 Number  Term
      1  gen_btb_pred_yes.s6 ? ({gen_btb_pred_yes.s129, gen_btb_pred_yes.s128, gen_btb_pred_yes.s127, gen_btb_pred_yes.s126}) : ({gen_btb_pred_yes.s127, 1'b0, gen_btb_pred_yes.s126, 1'b0}))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58033
 EXPRESSION 
 Number  Term
      1  (((resume | redirect) | retry)) ? gen_btb_pred_yes.s140 : (((((ifu_i0_pred_hit &amp; s2) &amp; ifu_i1_pred_hit) &amp; s5)) ? gen_btb_pred_yes.s32 : gen_btb_pred_yes.s31))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58033
 SUB-EXPRESSION (((((ifu_i0_pred_hit &amp; s2) &amp; ifu_i1_pred_hit) &amp; s5)) ? gen_btb_pred_yes.s32 : gen_btb_pred_yes.s31)
                 -------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58037
 EXPRESSION 
 Number  Term
      1  (gen_btb_pred_yes.s20[(BBLK_Q_PTR_MSB - 1):0] == BBLK_Q_WRAP_NUM) ? ({(~gen_btb_pred_yes.s20[BBLK_Q_PTR_MSB]), gen_btb_pred_yes.s138}) : ((gen_btb_pred_yes.s20 + gen_btb_pred_yes.s141)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58038
 EXPRESSION 
 Number  Term
      1  (gen_btb_pred_yes.s11[(BBLK_Q_PTR_MSB - 1):0] == BBLK_Q_WRAP_NUM) ? ({(~gen_btb_pred_yes.s11[BBLK_Q_PTR_MSB]), gen_btb_pred_yes.s138}) : ((gen_btb_pred_yes.s11 + gen_btb_pred_yes.s141)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58039
 EXPRESSION 
 Number  Term
      1  (gen_btb_pred_yes.s14[(BBLK_Q_PTR_MSB - 1):0] == BBLK_Q_WRAP_NUM) ? ({(~gen_btb_pred_yes.s14[BBLK_Q_PTR_MSB]), gen_btb_pred_yes.s138}) : ((gen_btb_pred_yes.s14 + gen_btb_pred_yes.s141)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58040
 EXPRESSION 
 Number  Term
      1  (gen_btb_pred_yes.s17[(BBLK_Q_PTR_MSB - 1):0] == BBLK_Q_WRAP_NUM) ? ({(~gen_btb_pred_yes.s17[BBLK_Q_PTR_MSB]), gen_btb_pred_yes.s138}) : ((gen_btb_pred_yes.s17 + gen_btb_pred_yes.s141)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58041
 EXPRESSION 
 Number  Term
      1  (gen_btb_pred_yes.s17[(BBLK_Q_PTR_MSB - 1):0] == BBLK_Q_WRAP_NUM) ? ({(~gen_btb_pred_yes.s17[BBLK_Q_PTR_MSB]), gen_btb_pred_yes.s139}) : ((gen_btb_pred_yes.s17[(BBLK_Q_PTR_MSB - 1):0] == BBLK_Q_WRAP_NUM_DEC1) ? ({(~gen_btb_pred_yes.s17[BBLK_Q_PTR_MSB]), gen_btb_pred_yes.s138}) : ((gen_btb_pred_yes.s17 + {{(BBLK_Q_PTR_MSB - 1) {1'b0}}, 2'b10}))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58041
 SUB-EXPRESSION 
 Number  Term
      1  (gen_btb_pred_yes.s17[(BBLK_Q_PTR_MSB - 1):0] == BBLK_Q_WRAP_NUM_DEC1) ? ({(~gen_btb_pred_yes.s17[BBLK_Q_PTR_MSB]), gen_btb_pred_yes.s138}) : ((gen_btb_pred_yes.s17 + {{(BBLK_Q_PTR_MSB - 1) {1'b0}}, 2'b10})))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58081
 EXPRESSION (gen_btb_pred_yes.s52 ? gen_btb_pred_yes.s49 : gen_btb_pred_yes.s46)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58083
 EXPRESSION (s1 ? ifu_i0_pc : gen_btb_pred_yes.s45)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58084
 EXPRESSION (resume ? resume_pc : (redirect ? redirect_pc : (retry ? retry_pc : ((gen_btb_pred_yes.s56 + gen_btb_pred_yes.s58)))))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58084
 SUB-EXPRESSION (redirect ? redirect_pc : (retry ? retry_pc : ((gen_btb_pred_yes.s56 + gen_btb_pred_yes.s58))))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58084
 SUB-EXPRESSION (retry ? retry_pc : ((gen_btb_pred_yes.s56 + gen_btb_pred_yes.s58)))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58086
 EXPRESSION (s4 ? ifu_i1_pc : ((gen_btb_pred_yes.s56 + gen_btb_pred_yes.s58)))
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58124
 EXPRESSION (resume ? resume_pc[(EXTVALEN - 1)] : (redirect ? redirect_pc[(EXTVALEN - 1)] : retry_pc[(EXTVALEN - 1)]))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58124
 SUB-EXPRESSION (redirect ? redirect_pc[(EXTVALEN - 1)] : retry_pc[(EXTVALEN - 1)])
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58150
 EXPRESSION 
 Number  Term
      1  (((s1 &amp; gen_btb_pred_yes.s26) &amp; (~gen_btb_pred_yes.s78))) ? gen_btb_pred_yes.s34 : (((s1 &amp; (~gen_btb_pred_yes.s26))) ? gen_btb_pred_yes.s42 : gen_btb_pred_yes.s45[(VALEN - 1):0]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58150
 SUB-EXPRESSION (((s1 &amp; (~gen_btb_pred_yes.s26))) ? gen_btb_pred_yes.s42 : gen_btb_pred_yes.s45[(VALEN - 1):0])
                 ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58151
 EXPRESSION 
 Number  Term
      1  ((~s4)) ? ((gen_btb_pred_yes.s163 + {{(VALEN - 3) {1'b0}}, s0, (~s0), 1'b0})) : (gen_btb_pred_yes.s84 ? gen_btb_pred_yes.s43 : gen_btb_pred_yes.s34))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58151
 SUB-EXPRESSION (gen_btb_pred_yes.s84 ? gen_btb_pred_yes.s43 : gen_btb_pred_yes.s34)
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58166
 EXPRESSION (gen_btb_pred_yes.s78 ? ({gen_btb_pred_yes.s161, gen_btb_pred_yes.s163[(EXTVALEN - 2):0]}) : gen_btb_pred_yes.s165[(EXTVALEN - 1):0])
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58178
 EXPRESSION (gen_btb_pred_yes.s84 ? gen_btb_pred_yes.s43[(VALEN - 1):0] : gen_btb_pred_yes.s34[(VALEN - 1):0])
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58199
 EXPRESSION (s4 ? gen_btb_pred_yes.s62[BBLK_HIT_WAY_MSB:BBLK_HIT_WAY_LSB] : gen_btb_pred_yes.s61[BBLK_HIT_WAY_MSB:BBLK_HIT_WAY_LSB])
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58200
 EXPRESSION (s4 ? gen_btb_pred_yes.s62[BBLK_RET_BIT] : gen_btb_pred_yes.s61[BBLK_RET_BIT])
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58201
 EXPRESSION (s4 ? gen_btb_pred_yes.s62[BBLK_PCNT_MSB:BBLK_PCNT_LSB] : gen_btb_pred_yes.s61[BBLK_PCNT_MSB:BBLK_PCNT_LSB])
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58203
 EXPRESSION 
 Number  Term
      1  ((~ifu_i0_pred_hit)) ? (gen_btb_pred_yes.s84 ? gen_btb_pred_yes.s43[(VALEN - 1):0] : gen_btb_pred_yes.s34[(VALEN - 1):0]) : (gen_btb_pred_yes.s60 ? gen_btb_pred_yes.s44[(VALEN - 1):0] : gen_btb_pred_yes.s34[(VALEN - 1):0]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58203
 SUB-EXPRESSION (gen_btb_pred_yes.s84 ? gen_btb_pred_yes.s43[(VALEN - 1):0] : gen_btb_pred_yes.s34[(VALEN - 1):0])
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58203
 SUB-EXPRESSION (gen_btb_pred_yes.s60 ? gen_btb_pred_yes.s44[(VALEN - 1):0] : gen_btb_pred_yes.s34[(VALEN - 1):0])
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58206
 EXPRESSION 
 Number  Term
      1  (((gen_btb_pred_yes.s14 == gen_btb_pred_yes.s20) &amp; gen_btb_pred_yes.s73)) ? 10'b0 : ((((gen_btb_pred_yes.s14 == gen_btb_pred_yes.s20) &amp; (gen_btb_pred_yes.s85 == 10'b0))) ? 10'b0 : ((gen_btb_pred_yes.s97 - gen_btb_pred_yes.s105))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58206
 SUB-EXPRESSION ((((gen_btb_pred_yes.s14 == gen_btb_pred_yes.s20) &amp; (gen_btb_pred_yes.s85 == 10'b0))) ? 10'b0 : ((gen_btb_pred_yes.s97 - gen_btb_pred_yes.s105)))
                 ------------------------------------------1-----------------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod48.html" >kv_pq</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">68</td>
<td class="rt">48</td>
<td class="rt">70.59 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">1002</td>
<td class="rt">662</td>
<td class="rt">66.07 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">501</td>
<td class="rt">350</td>
<td class="rt">69.86 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">501</td>
<td class="rt">312</td>
<td class="rt">62.28 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">68</td>
<td class="rt">48</td>
<td class="rt">70.59 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">1002</td>
<td class="rt">662</td>
<td class="rt">66.07 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">501</td>
<td class="rt">350</td>
<td class="rt">69.86 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">501</td>
<td class="rt">312</td>
<td class="rt">62.28 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resume</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[18:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resume_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>retry</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>retry_pc[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>redirect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc[18:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>redirect_for_cti</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>f0_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>f0_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>f0_pc[17:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>f0_pc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>f0_pc[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>f0_pc[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>f0_pc[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>f0_pc[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>f0_pc[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>f0_pc[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>f0_pc[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>f0_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>f0_vectored</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>f0_bblk_start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fetch_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fetch_req_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>seq_pc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>seq_pc[17:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>seq_pc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>seq_pc[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>seq_pc[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>seq_pc[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>seq_pc[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>seq_pc[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>seq_pc[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>seq_pc[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>seq_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fetch_resp_valid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fetch_resp_valid_raw[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fetch_normal</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fetch_recover</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>recover_entry_update</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_rd_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_fall_thru_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_target[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_target[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_target[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_target[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_target[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_target[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_target[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_start_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_start_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_start_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_start_pc[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_start_pc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_start_pc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_start_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_offset[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_offset[9:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_way[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_ucond</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_ret</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_pred_taken</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_info_pred_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_rd_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bpu_rd_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>target_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>target_pc[17:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>target_pc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>target_pc[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>target_pc[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>target_pc[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>target_pc[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>target_pc[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>target_pc[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>target_pc[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>target_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>target_bblk_start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>target_pred_taken</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>target_rd_low_word_only</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[18:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_way[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_taken</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_ret</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_brk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_npc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_keep_bhr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i0_pred_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_i0_bblk_start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_i0_32b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_i0_issue</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_i1_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[18:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_way[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_taken</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_ret</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_brk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_npc[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_keep_bhr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_i1_pred_hit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_i1_bblk_start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_i1_32b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_i1_issue</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>no_addr_valid_stall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fetch_nxt_seq_kill_needed_f2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fetch_end_offset[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>fetch_end_offset[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fetch_end_offset[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>resp_raw_is_bblk_end_f2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod48.html" >kv_pq</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">177</td>
<td class="rt">168</td>
<td class="rt">94.92 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57797</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57800</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57801</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>TERNARY</td>
<td class="rt">57802</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57803</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57805</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">57807</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57904</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57906</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57953</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57965</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">57989</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">57990</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58004</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>TERNARY</td>
<td class="rt">58013</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">58023</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">58033</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58037</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58038</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58039</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58040</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58041</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58081</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58083</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">58084</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58086</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58124</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58150</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58151</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58166</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58178</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58199</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58200</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58201</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58203</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">58206</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57810</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57824</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57836</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57845</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57860</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57869</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57880</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57895</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57921</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57933</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57945</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57956</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57996</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58015</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58025</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58054</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58065</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58092</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58101</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58110</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58126</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58138</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58185</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">58208</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57797              assign s96 = f0_valid ? s94 : s95;
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57800              assign s142 = s135 ? s93 : 10'b0;
                                      <font color = "green">-1-</font>  
                                      <font color = "green">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57801              assign s143 = s135 ? s95 : 10'b0;
                                      <font color = "green">-1-</font>  
                                      <font color = "green">==></font>  
                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57802              assign s86 = resume ? 10'b0 : redirect ? s142 : retry ? 10'b0 : fetch_recover ? s102 : s9 ? 10'b0 : s39 ? 10'b0 : f0_valid & fetch_normal ? s94 + s85 : s33 ? s143 : s95 + s85;
                                       <font color = "green">-1-</font>                <font color = "green">-2-</font>            <font color = "red">-3-</font>                     <font color = "green">-4-</font>         <font color = "green">-5-</font>           <font color = "green">-6-</font>                               <font color = "green">-7-</font>               <font color = "green">-8-</font>                     
                                       <font color = "green">==></font>                <font color = "green">==></font>            <font color = "red">==></font>                     <font color = "green">==></font>         <font color = "green">==></font>           <font color = "green">==></font>                               <font color = "green">==></font>               <font color = "green">==></font>                     
                                                                                                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57803              assign s87 = (redirect_pc[2:1] == 2'b00) ? 10'd4 : (redirect_pc[2:1] == 2'b01) ? 10'd3 : (redirect_pc[2:1] == 2'b10) ? 10'd2 : 10'd1;
                                                            <font color = "green">-1-</font>                                   <font color = "green">-2-</font>                                   <font color = "green">-3-</font>      
                                                            <font color = "green">==></font>                                   <font color = "green">==></font>                                   <font color = "green">==></font>      
                                                                                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57805              assign s88 = (f0_pc[2:1] == 2'b00) ? 10'd4 : (f0_pc[2:1] == 2'b01) ? 10'd3 : (f0_pc[2:1] == 2'b10) ? 10'd2 : 10'd1;
                                                      <font color = "green">-1-</font>                             <font color = "green">-2-</font>                             <font color = "green">-3-</font>      
                                                      <font color = "green">==></font>                             <font color = "green">==></font>                             <font color = "green">==></font>      
                                                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57807              assign s89 = (target_pc[2:1] == 2'b00) ? 10'd4 : (target_pc[2:1] == 2'b01) ? 10'd3 : (target_pc[2:1] == 2'b10) ? 10'd2 : 10'd1;
                                                          <font color = "green">-1-</font>                                 <font color = "green">-2-</font>                                 <font color = "red">-3-</font>      
                                                          <font color = "green">==></font>                                 <font color = "green">==></font>                                 <font color = "green">==></font>      
                                                                                                                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57904              assign target_pc[VALEN - 1:0] = s33 ? s7 : s8 ? s34 : s38 & s25 ? s34 : s38 ? s35 : s83 ? s144 : seq_pc;
                                                       <font color = "green">-1-</font>       <font color = "green">-2-</font>               <font color = "green">-3-</font>         <font color = "green">-4-</font>         <font color = "green">-5-</font>            
                                                       <font color = "green">==></font>       <font color = "green">==></font>               <font color = "green">==></font>         <font color = "green">==></font>         <font color = "green">==></font>            
                                                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57906              assign target_pred_taken = s33 ? (bpu_info_pred_taken | fetch_nxt_seq_kill_needed_f2) : s8 ? s41 : s38 & s25 ? s41 : s38 ? s40 : s145;
                                                  <font color = "green">-1-</font>                                                         <font color = "green">-2-</font>               <font color = "green">-3-</font>         <font color = "green">-4-</font>         
                                                  <font color = "green">==></font>                                                         <font color = "green">==></font>               <font color = "green">==></font>         <font color = "green">==></font>         
                                                                                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57953              assign s12 = (resume | redirect | retry) ? s140 : fetch_recover ? s103 : s29;
                                                            <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
                                                            <font color = "green">==></font>                    <font color = "green">==></font>   
                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57965              assign s21 = (resume | redirect | retry) ? s140 : s28;
                                                            <font color = "green">-1-</font>  
                                                            <font color = "green">==></font>  
                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57989              assign s108 = s6 ? s110 : s111;
                                    <font color = "red">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57990              assign s109 = s6 ? s112 : s113;
                                    <font color = "red">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58004              assign s15 = (resume | redirect | retry) ? s140 : fetch_recover ? s103 : s30;
                                                            <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
                                                            <font color = "green">==></font>                    <font color = "green">==></font>   
                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58013              assign s106 = ((s14 == s20) & s136) ? (|fetch_resp_valid) ? bpu_info_offset - s109 : bpu_info_offset : (s115 & ~s116) ? s98 : (s115 & s136) ? bpu_info_offset : s105 - s109;
                                                       <font color = "green">-1-</font>                   <font color = "green">-2-</font>                                                         <font color = "green">-3-</font>                   <font color = "red">-4-</font>         
                                                                             <font color = "green">==></font>                                                         <font color = "green">==></font>                   <font color = "red">==></font>      
                                                                             <font color = "green">==></font>                                                                               <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58023              assign fetch_end_offset = ~resp_raw_is_bblk_end_f2 ? 4'b1000 : (s14 == s20) ? s6 ? {s125,s124,s123,s122} : {s123,1'b0,s122,1'b0} : s6 ? {s129,s128,s127,s126} : {s127,1'b0,s126,1'b0};
                                                                      <font color = "green">-1-</font>                      <font color = "green">-2-</font>  <font color = "red">-3-</font>                                                  <font color = "red">-4-</font>         
                                                                      <font color = "green">==></font>                           <font color = "green">==></font>                                                  <font color = "green">==></font>      
                                                                                                    <font color = "red">==></font>                                                  <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58033              assign s18 = (resume | redirect | retry) ? s140 : (ifu_i0_pred_hit & s2 & ifu_i1_pred_hit & s5) ? s32 : s31;
                                                            <font color = "green">-1-</font>                                                    <font color = "red">-2-</font>   
                                                            <font color = "green">==></font>                                                    <font color = "red">==></font>   
                                                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58037              assign s28 = (s20[BBLK_Q_PTR_MSB - 1:0] == BBLK_Q_WRAP_NUM) ? {~s20[BBLK_Q_PTR_MSB],s138} : s20 + s141;
                                                                               <font color = "green">-1-</font>  
                                                                               <font color = "green">==></font>  
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58038              assign s29 = (s11[BBLK_Q_PTR_MSB - 1:0] == BBLK_Q_WRAP_NUM) ? {~s11[BBLK_Q_PTR_MSB],s138} : s11 + s141;
                                                                               <font color = "green">-1-</font>  
                                                                               <font color = "green">==></font>  
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58039              assign s30 = (s14[BBLK_Q_PTR_MSB - 1:0] == BBLK_Q_WRAP_NUM) ? {~s14[BBLK_Q_PTR_MSB],s138} : s14 + s141;
                                                                               <font color = "green">-1-</font>  
                                                                               <font color = "green">==></font>  
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58040              assign s31 = (s17[BBLK_Q_PTR_MSB - 1:0] == BBLK_Q_WRAP_NUM) ? {~s17[BBLK_Q_PTR_MSB],s138} : s17 + s141;
                                                                               <font color = "green">-1-</font>  
                                                                               <font color = "green">==></font>  
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58041              assign s32 = (s17[BBLK_Q_PTR_MSB - 1:0] == BBLK_Q_WRAP_NUM) ? {~s17[BBLK_Q_PTR_MSB],s139} : (s17[BBLK_Q_PTR_MSB - 1:0] == BBLK_Q_WRAP_NUM_DEC1) ? {~s17[BBLK_Q_PTR_MSB],s138} : s17 + {{BBLK_Q_PTR_MSB - 1{1'b0}},2'b10};
                                                                               <font color = "green">-1-</font>                                                                                 <font color = "green">-2-</font>   
                                                                               <font color = "green">==></font>                                                                                 <font color = "green">==></font>   
                                                                                                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58081              assign s45 = s52 ? s49 : s46;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58083              assign s56 = s1 ? ifu_i0_pc : s45;
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58084              assign s47 = resume ? resume_pc : redirect ? redirect_pc : retry ? retry_pc : s56 + s58;
                                       <font color = "green">-1-</font>                    <font color = "green">-2-</font>                   <font color = "red">-3-</font>      
                                       <font color = "green">==></font>                    <font color = "green">==></font>                   <font color = "red">==></font>      
                                                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58086              assign s57 = s4 ? ifu_i1_pc : s56 + s58;
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58124              assign s162 = resume ? resume_pc[EXTVALEN - 1] : redirect ? redirect_pc[EXTVALEN - 1] : retry_pc[EXTVALEN - 1];
                                        <font color = "green">-1-</font>                                  <font color = "green">-2-</font>   
                                        <font color = "green">==></font>                                  <font color = "green">==></font>   
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58150              assign s163 = (s1 & s26 & ~s78) ? s34 : (s1 & ~s26) ? s42 : s45[VALEN - 1:0];
                                                   <font color = "green">-1-</font>                 <font color = "green">-2-</font>   
                                                   <font color = "green">==></font>                 <font color = "green">==></font>   
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58151              assign s164 = ~s4 ? s163 + {{(VALEN - 3){1'b0}},s0,~s0,1'b0} : s84 ? s43 : s34;
                                     <font color = "green">-1-</font>                                              <font color = "green">-2-</font>   
                                     <font color = "green">==></font>                                              <font color = "green">==></font>   
                                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58166              assign ifu_i0_pc = s78 ? {s161,s163[EXTVALEN - 2:0]} : s165[EXTVALEN - 1:0];
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58178              assign ifu_i0_pred_npc = s84 ? s43[VALEN - 1:0] : s34[VALEN - 1:0];
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58199              assign ifu_i1_pred_way = s4 ? s62[BBLK_HIT_WAY_MSB:BBLK_HIT_WAY_LSB] : s61[BBLK_HIT_WAY_MSB:BBLK_HIT_WAY_LSB];
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58200              assign ifu_i1_pred_ret = s4 ? s62[BBLK_RET_BIT] : s61[BBLK_RET_BIT];
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58201              assign ifu_i1_pred_cnt = s4 ? s62[BBLK_PCNT_MSB:BBLK_PCNT_LSB] : s61[BBLK_PCNT_MSB:BBLK_PCNT_LSB];
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58203              assign ifu_i1_pred_npc = ~ifu_i0_pred_hit ? s84 ? s43[VALEN - 1:0] : s34[VALEN - 1:0] : s60 ? s44[VALEN - 1:0] : s34[VALEN - 1:0];
                                                             <font color = "green">-1-</font>   <font color = "green">-2-</font>                                         <font color = "green">-3-</font>      
                                                                   <font color = "green">==></font>                                         <font color = "green">==></font>   
                                                                   <font color = "green">==></font>                                         <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58206              assign s104 = ((s14 == s20) & s73) ? 10'b0 : ((s14 == s20) & (s85 == 10'b0)) ? 10'b0 : s97 - s105;
                                                      <font color = "green">-1-</font>                                       <font color = "green">-2-</font>   
                                                      <font color = "green">==></font>                                       <font color = "green">==></font>   
                                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57810                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
57811                      s85 <= 10'b0;
           <font color = "green">                ==></font>
57812                  end
57813                  else if (s131) begin
                            <font color = "green">-2-</font>  
57814                      s85 <= s86;
           <font color = "green">                ==></font>
57815                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57824                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
57825                      s73 <= 1'b0;
           <font color = "green">                ==></font>
57826                  end
57827                  else if (s77) begin
                            <font color = "green">-2-</font>  
57828                      s73 <= s76;
           <font color = "green">                ==></font>
57829                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57836                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
57837                      s8 <= 1'b0;
           <font color = "green">                ==></font>
57838                  end
57839                  else begin
57840                      s8 <= s9;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57845                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
57846                      s34 <= {VALEN{1'b0}};
           <font color = "green">                ==></font>
57847                      s41 <= 1'b0;
57848                  end
57849                  else if (s136) begin
                            <font color = "green">-2-</font>  
57850                      s34 <= s7;
           <font color = "green">                ==></font>
57851                      s41 <= bpu_info_pred_taken;
57852                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57860                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
57861                      s38 <= 1'b0;
           <font color = "green">                ==></font>
57862                  end
57863                  else begin
57864                      s38 <= s39;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57869                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
57870                      s40 <= 1'b0;
           <font color = "green">                ==></font>
57871                  end
57872                  else if (s39) begin
                            <font color = "green">-2-</font>  
57873                      s40 <= s36;
           <font color = "green">                ==></font>
57874                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57880                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
57881                      s144 <= {VALEN{1'b0}};
           <font color = "green">                ==></font>
57882                      s145 <= 1'b0;
57883                  end
57884                  else if (s66 & ~s67) begin
                            <font color = "green">-2-</font>  
57885                      s144 <= target_pc;
           <font color = "green">                ==></font>
57886                      s145 <= target_pred_taken;
57887                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57895                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
57896                      s65 <= 1'b0;
           <font color = "green">                ==></font>
57897                  end
57898                  else if (s69) begin
                            <font color = "green">-2-</font>  
57899                      s65 <= s68;
           <font color = "green">                ==></font>
57900                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57921                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
57922                      s146 <= 1'b0;
           <font color = "green">                ==></font>
57923                  end
57924                  else if (s150) begin
                            <font color = "green">-2-</font>  
57925                      s146 <= s149;
           <font color = "green">                ==></font>
57926                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57933                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
57934                      for (s155 = 0; s155 < BBLK_Q_DEPTH; s155 = s155 + 1)
           <font color = "green">                ==></font>
57935                      s10[s155] <= {BBLK_DATA_WIDTH{1'b0}};
57936                  end
57937                  else if (s136) begin
                            <font color = "green">-2-</font>  
57938                      s10[s23] <= s24;
           <font color = "green">                ==></font>
57939                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57945                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
57946                      s11 <= s140;
           <font color = "green">                ==></font>
57947                  end
57948                  else if (s13) begin
                            <font color = "green">-2-</font>  
57949                      s11 <= s12;
           <font color = "green">                ==></font>
57950                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57956                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
57957                      s20 <= s140;
           <font color = "green">                ==></font>
57958                  end
57959                  else if (s22) begin
                            <font color = "green">-2-</font>  
57960                      s20 <= s21;
           <font color = "green">                ==></font>
57961                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57996                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
57997                      s14 <= s140;
           <font color = "green">                ==></font>
57998                  end
57999                  else if (s16) begin
                            <font color = "green">-2-</font>  
58000                      s14 <= s15;
           <font color = "green">                ==></font>
58001                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58015                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
58016                      s105 <= 10'b0;
           <font color = "green">                ==></font>
58017                  end
58018                  else if (s107) begin
                            <font color = "green">-2-</font>  
58019                      s105 <= s106;
           <font color = "green">                ==></font>
58020                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58025                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
58026                      s17 <= s140;
           <font color = "green">                ==></font>
58027                  end
58028                  else if (s19) begin
                            <font color = "green">-2-</font>  
58029                      s17 <= s18;
           <font color = "green">                ==></font>
58030                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58054                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
58055                      s156 <= 1'b1;
           <font color = "green">                ==></font>
58056                  end
58057                  else if (s160) begin
                            <font color = "green">-2-</font>  
58058                      s156 <= s159;
           <font color = "green">                ==></font>
58059                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58065                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
58066                      s70 <= 1'b0;
           <font color = "green">                ==></font>
58067                      s71 <= 1'b0;
58068                  end
58069                  else begin
58070                      s70 <= s82 & ~resume & ~(retry & ~(redirect & redirect_for_cti));
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58092                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
58093                      s46 <= {EXTVALEN{1'b0}};
           <font color = "green">                ==></font>
58094                  end
58095                  else if (s48) begin
                            <font color = "green">-2-</font>  
58096                      s46 <= s47;
           <font color = "green">                ==></font>
58097                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58101                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
58102                      s49 <= {EXTVALEN{1'b0}};
           <font color = "green">                ==></font>
58103                  end
58104                  else if (s51) begin
                            <font color = "green">-2-</font>  
58105                      s49 <= s50;
           <font color = "green">                ==></font>
58106                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58110                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
58111                      s52 <= 1'b0;
           <font color = "green">                ==></font>
58112                  end
58113                  else begin
58114                      s52 <= s55;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58126                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
58127                      s161 <= 1'b0;
           <font color = "green">                ==></font>
58128                  end
58129                  else if (s137) begin
                            <font color = "green">-2-</font>  
58130                      s161 <= s162;
           <font color = "green">                ==></font>
58131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58138                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
58139                      s78 <= 1'b1;
           <font color = "green">                ==></font>
58140                  end
58141                  else begin
58142                      s78 <= s81;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58185                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
58186                      s117 <= 1'b0;
           <font color = "green">                ==></font>
58187                  end
58188                  else if (s121) begin
                            <font color = "green">-2-</font>  
58189                      s117 <= s120;
           <font color = "green">                ==></font>
58190                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
58208                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
58209                      s102 <= 10'b0;
           <font color = "green">                ==></font>
58210                      s103 <= {BBLK_Q_PTR_MSB + 1{1'b0}};
58211                  end
58212                  else if (recover_entry_update) begin
                            <font color = "green">-2-</font>  
58213                      s102 <= s104;
           <font color = "green">                ==></font>
58214                      s103 <= s14;
58215                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1422">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_pq">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
