// Seed: 2499015571
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    output tri0  id_2
);
  assign id_2 = id_0 ? 1 : "" ? id_1 : -1;
  wire [-1 : -1  -  1 'b0] id_4;
  wor id_5;
  assign id_5 = id_4 ? -1'd0 - 1'b0 : id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd86
) (
    input tri1 id_0,
    input tri id_1,
    input wand id_2,
    input wand id_3,
    input uwire id_4,
    input tri0 id_5,
    output tri0 _id_6,
    output supply0 id_7,
    output tri1 id_8,
    input wor id_9,
    output wire id_10
);
  wire \id_12 ;
  assign id_7 = id_5;
  logic [id_6 : -1] id_13;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_8
  );
endmodule
