
AVRASM ver. 2.1.30  D:\Atmega128_GPIO\git\Atmega128_egg\3_timer0\List\timer0_1ms.asm Tue Jan 26 23:46:21 2021

                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega128
                 ;Program type             : Application
                 ;Clock frequency          : 16.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 1024 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega128
                 	#pragma AVRPART MEMORY PROG_FLASH 131072
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4351
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU RAMPZ=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x10FF
                 	.EQU __DSTACK_SIZE=0x0400
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0046 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0067 	JMP  _timer0_ovf_isr
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 __RESET:
000046 94f8      	CLI
000047 27ee      	CLR  R30
000048 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000049 e0f1      	LDI  R31,1
00004a bff5      	OUT  MCUCR,R31
00004b bfe5      	OUT  MCUCR,R30
00004c 93e0 006c 	STS  XMCRB,R30
                 
                 ;DISABLE WATCHDOG
00004e e1f8      	LDI  R31,0x18
00004f bdf1      	OUT  WDTCR,R31
000050 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000051 e08d      	LDI  R24,(14-2)+1
000052 e0a2      	LDI  R26,2
000053 27bb      	CLR  R27
                 __CLEAR_REG:
000054 93ed      	ST   X+,R30
000055 958a      	DEC  R24
000056 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000057 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000058 e190      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000059 e0a0      	LDI  R26,LOW(__SRAM_START)
00005a e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
00005b 93ed      	ST   X+,R30
00005c 9701      	SBIW R24,1
00005d f7e9      	BRNE __CLEAR_SRAM
                 
00005e bf8b      	OUT  RAMPZ,R24
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00005f efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000060 bfed      	OUT  SPL,R30
000061 e1e0      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000062 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000063 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000064 e0d5      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000065 940c 008f 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 2020-10-18
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega128
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 1024
                 ;*****************************************************/
                 ;
                 ;#include <mega128.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x1C
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powersave=0x18
                 	.EQU __sm_standby=0x14
                 	.EQU __sm_ext_standby=0x1C
                 	.EQU __sm_adc_noise_red=0x08
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;typedef unsigned char BYTE;
                 ;typedef unsigned int  WORD;
                 ;
                 ;#define SET             1
                 ;#define CLR             0
                 ;
                 ;#define BIT_SET(reg, n)     (reg |= (0x01 << n))
                 ;#define BIT_CLEAR(reg, n)     (reg &= ~(0x01 << n))
                 ;#define BIT_TEST(reg, n)     ((reg >> n) & 0x01)
                 ;#define BIT_TOG(reg, n)     (reg ^= (0x01 << n))
                 ;#define _BV(bit) (1 << (bit))   //PORTA |= _BV(2);
                 ;#define nop()                 asm volatile("nop"::)   // 1clock (625nSec)  ex) nop x 16 = 1uSec.
                 ;
                 ;#define FAN1_PORT PORTA
                 ;#define FAN2_PORT PORTA
                 ;#define STATUS_PORT PORTA
                 ;
                 ;#define FAN1_PIN 7
                 ;#define FAN2_PIN 6
                 ;#define STATUS_LED 0
                 ;
                 ;#define FAN1_OFF()   BIT_CLEAR(FAN1_PORT, FAN1_PIN)
                 ;#define FAN2_OFF()   BIT_CLEAR(FAN2_PORT, FAN2_PIN)
                 ;
                 ;#define FAN1_ON()   BIT_SET(FAN1_PORT, FAN1_PIN)
                 ;#define FAN2_ON()   BIT_SET(FAN2_PORT, FAN2_PIN)
                 ;#define _1msec  1000
                 ;#define MIN5    300
                 ;#define MIN10   600
                 ;
                 ;volatile WORD total_overflow_count;     //
                 ;volatile WORD min5_count = 0;           // 300sec
                 ;volatile WORD min10_count = 0;          // 600sec
                 ;volatile BYTE key_scan_cnt = 0;
                 ;volatile BYTE newKeyCheck = 0;
                 ;//volatile BYTE flagSW = 0;
                 ;volatile BYTE min5_completed = 0;
                 ;volatile BYTE min10_completed = 0;
                 ;
                 ;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0045 {
                 
                 	.CSEG
                 _timer0_ovf_isr:
000067 93aa      	ST   -Y,R26
000068 93ba      	ST   -Y,R27
000069 93ea      	ST   -Y,R30
00006a 93fa      	ST   -Y,R31
00006b b7ef      	IN   R30,SREG
00006c 93ea      	ST   -Y,R30
                 ; 0000 0046 // Place your code here
                 ; 0000 0047    #asm("cli")
00006d 94f8      	cli
                 ; 0000 0048     if ( ++key_scan_cnt >= 20 && newKeyCheck == CLR)
00006e 91a0 0506 	LDS  R26,_key_scan_cnt
000070 5faf      	SUBI R26,-LOW(1)
000071 93a0 0506 	STS  _key_scan_cnt,R26
000073 31a4      	CPI  R26,LOW(0x14)
000074 f020      	BRLO _0x4
000075 91a0 0507 	LDS  R26,_newKeyCheck
000077 30a0      	CPI  R26,LOW(0x0)
000078 f009      	BREQ _0x5
                 _0x4:
000079 c008      	RJMP _0x3
                 _0x5:
                 ; 0000 0049     {
                 ; 0000 004A         key_scan_cnt = 0;
00007a e0e0      	LDI  R30,LOW(0)
00007b 93e0 0506 	STS  _key_scan_cnt,R30
                 ; 0000 004B         if ( (PINE & 0x10 ) == 0x00)
00007d 990c      	SBIC 0x1,4
00007e c003      	RJMP _0x6
                 ; 0000 004C         {
                 ; 0000 004D             newKeyCheck = SET;
00007f e0e1      	LDI  R30,LOW(1)
000080 93e0 0507 	STS  _newKeyCheck,R30
                 ; 0000 004E         }
                 ; 0000 004F     }
                 _0x6:
                 ; 0000 0050     total_overflow_count++;
                 _0x3:
000082 e0a0      	LDI  R26,LOW(_total_overflow_count)
000083 e0b5      	LDI  R27,HIGH(_total_overflow_count)
000084 d0c3      	RCALL SUBOPT_0x0
                 ; 0000 0051     TCNT0 = 7;       // 16Mhz / 64 = 4us
000085 e0e7      	LDI  R30,LOW(7)
000086 bfe2      	OUT  0x32,R30
                 ; 0000 0052     // 1ms / 4us -1 = 249   ===> 256 - 249 = 7
                 ; 0000 0053     #asm("sei")
000087 9478      	sei
                 ; 0000 0054 }
000088 91e9      	LD   R30,Y+
000089 bfef      	OUT  SREG,R30
00008a 91f9      	LD   R31,Y+
00008b 91e9      	LD   R30,Y+
00008c 91b9      	LD   R27,Y+
00008d 91a9      	LD   R26,Y+
00008e 9518      	RETI
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0059 {
                 _main:
                 ; 0000 005A // Declare your local variables here
                 ; 0000 005B 
                 ; 0000 005C // Input/Output Ports initialization
                 ; 0000 005D // Port A initialization
                 ; 0000 005E // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 005F // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ; 0000 0060 PORTA=0x00;
00008f e0e0      	LDI  R30,LOW(0)
000090 bbeb      	OUT  0x1B,R30
                 ; 0000 0061 DDRA=0xFF;
000091 efef      	LDI  R30,LOW(255)
000092 bbea      	OUT  0x1A,R30
                 ; 0000 0062 
                 ; 0000 0063 // Port B initialization
                 ; 0000 0064 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0065 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0066 PORTB=0x00;
000093 e0e0      	LDI  R30,LOW(0)
000094 bbe8      	OUT  0x18,R30
                 ; 0000 0067 DDRB=0x00;
000095 bbe7      	OUT  0x17,R30
                 ; 0000 0068 
                 ; 0000 0069 // Port C initialization
                 ; 0000 006A // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 006B // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 006C PORTC=0x00;
000096 bbe5      	OUT  0x15,R30
                 ; 0000 006D DDRC=0x00;
000097 bbe4      	OUT  0x14,R30
                 ; 0000 006E 
                 ; 0000 006F // Port D initialization
                 ; 0000 0070 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0071 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0072 PORTD=0x00;
000098 bbe2      	OUT  0x12,R30
                 ; 0000 0073 DDRD=0x00;
000099 bbe1      	OUT  0x11,R30
                 ; 0000 0074 
                 ; 0000 0075 // Port E initialization
                 ; 0000 0076 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0077 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0078 PORTE=0x00;
00009a b9e3      	OUT  0x3,R30
                 ; 0000 0079 DDRE=0x00;
00009b b9e2      	OUT  0x2,R30
                 ; 0000 007A 
                 ; 0000 007B // Port F initialization
                 ; 0000 007C // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 007D // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 007E PORTF=0x00;
00009c 93e0 0062 	STS  98,R30
                 ; 0000 007F DDRF=0x00;
00009e 93e0 0061 	STS  97,R30
                 ; 0000 0080 
                 ; 0000 0081 // Port G initialization
                 ; 0000 0082 // Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0083 // State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0084 PORTG=0x00;
0000a0 93e0 0065 	STS  101,R30
                 ; 0000 0085 DDRG=0x00;
0000a2 93e0 0064 	STS  100,R30
                 ; 0000 0086 
                 ; 0000 0087 // Timer/Counter 0 initialization
                 ; 0000 0088 // Clock source: System Clock
                 ; 0000 0089 // Clock value: Timer 0 Stopped
                 ; 0000 008A // Mode: Normal top=0xFF
                 ; 0000 008B // OC0 output: Disconnected
                 ; 0000 008C ASSR=0x00;
0000a4 bfe0      	OUT  0x30,R30
                 ; 0000 008D TCCR0=0x04;     // 64∫–¡÷
0000a5 e0e4      	LDI  R30,LOW(4)
0000a6 bfe3      	OUT  0x33,R30
                 ; 0000 008E TCNT0=0x07;     // 1ms
0000a7 e0e7      	LDI  R30,LOW(7)
0000a8 bfe2      	OUT  0x32,R30
                 ; 0000 008F OCR0=0x00;
0000a9 e0e0      	LDI  R30,LOW(0)
0000aa bfe1      	OUT  0x31,R30
                 ; 0000 0090 
                 ; 0000 0091 // Timer/Counter 1 initialization
                 ; 0000 0092 // Clock source: System Clock
                 ; 0000 0093 // Clock value: Timer1 Stopped
                 ; 0000 0094 // Mode: Normal top=0xFFFF
                 ; 0000 0095 // OC1A output: Discon.
                 ; 0000 0096 // OC1B output: Discon.
                 ; 0000 0097 // OC1C output: Discon.
                 ; 0000 0098 // Noise Canceler: Off
                 ; 0000 0099 // Input Capture on Falling Edge
                 ; 0000 009A // Timer1 Overflow Interrupt: Off
                 ; 0000 009B // Input Capture Interrupt: Off
                 ; 0000 009C // Compare A Match Interrupt: Off
                 ; 0000 009D // Compare B Match Interrupt: Off
                 ; 0000 009E // Compare C Match Interrupt: Off
                 ; 0000 009F TCCR1A=0x00;
0000ab bdef      	OUT  0x2F,R30
                 ; 0000 00A0 TCCR1B=0x00;
0000ac bdee      	OUT  0x2E,R30
                 ; 0000 00A1 TCNT1H=0x00;
0000ad bded      	OUT  0x2D,R30
                 ; 0000 00A2 TCNT1L=0x00;
0000ae bdec      	OUT  0x2C,R30
                 ; 0000 00A3 ICR1H=0x00;
0000af bde7      	OUT  0x27,R30
                 ; 0000 00A4 ICR1L=0x00;
0000b0 bde6      	OUT  0x26,R30
                 ; 0000 00A5 OCR1AH=0x00;
0000b1 bdeb      	OUT  0x2B,R30
                 ; 0000 00A6 OCR1AL=0x00;
0000b2 bdea      	OUT  0x2A,R30
                 ; 0000 00A7 OCR1BH=0x00;
0000b3 bde9      	OUT  0x29,R30
                 ; 0000 00A8 OCR1BL=0x00;
0000b4 bde8      	OUT  0x28,R30
                 ; 0000 00A9 OCR1CH=0x00;
0000b5 93e0 0079 	STS  121,R30
                 ; 0000 00AA OCR1CL=0x00;
0000b7 93e0 0078 	STS  120,R30
                 ; 0000 00AB 
                 ; 0000 00AC // Timer/Counter 2 initialization
                 ; 0000 00AD // Clock source: System Clock
                 ; 0000 00AE // Clock value: Timer2 Stopped
                 ; 0000 00AF // Mode: Normal top=0xFF
                 ; 0000 00B0 // OC2 output: Disconnected
                 ; 0000 00B1 TCCR2=0x00;
0000b9 bde5      	OUT  0x25,R30
                 ; 0000 00B2 TCNT2=0x00;
0000ba bde4      	OUT  0x24,R30
                 ; 0000 00B3 OCR2=0x00;
0000bb bde3      	OUT  0x23,R30
                 ; 0000 00B4 
                 ; 0000 00B5 // Timer/Counter 3 initialization
                 ; 0000 00B6 // Clock source: System Clock
                 ; 0000 00B7 // Clock value: Timer3 Stopped
                 ; 0000 00B8 // Mode: Normal top=0xFFFF
                 ; 0000 00B9 // OC3A output: Discon.
                 ; 0000 00BA // OC3B output: Discon.
                 ; 0000 00BB // OC3C output: Discon.
                 ; 0000 00BC // Noise Canceler: Off
                 ; 0000 00BD // Input Capture on Falling Edge
                 ; 0000 00BE // Timer3 Overflow Interrupt: Off
                 ; 0000 00BF // Input Capture Interrupt: Off
                 ; 0000 00C0 // Compare A Match Interrupt: Off
                 ; 0000 00C1 // Compare B Match Interrupt: Off
                 ; 0000 00C2 // Compare C Match Interrupt: Off
                 ; 0000 00C3 TCCR3A=0x00;
0000bc 93e0 008b 	STS  139,R30
                 ; 0000 00C4 TCCR3B=0x00;
0000be 93e0 008a 	STS  138,R30
                 ; 0000 00C5 TCNT3H=0x00;
0000c0 93e0 0089 	STS  137,R30
                 ; 0000 00C6 TCNT3L=0x00;
0000c2 93e0 0088 	STS  136,R30
                 ; 0000 00C7 ICR3H=0x00;
0000c4 93e0 0081 	STS  129,R30
                 ; 0000 00C8 ICR3L=0x00;
0000c6 93e0 0080 	STS  128,R30
                 ; 0000 00C9 OCR3AH=0x00;
0000c8 93e0 0087 	STS  135,R30
                 ; 0000 00CA OCR3AL=0x00;
0000ca 93e0 0086 	STS  134,R30
                 ; 0000 00CB OCR3BH=0x00;
0000cc 93e0 0085 	STS  133,R30
                 ; 0000 00CC OCR3BL=0x00;
0000ce 93e0 0084 	STS  132,R30
                 ; 0000 00CD OCR3CH=0x00;
0000d0 93e0 0083 	STS  131,R30
                 ; 0000 00CE OCR3CL=0x00;
0000d2 93e0 0082 	STS  130,R30
                 ; 0000 00CF 
                 ; 0000 00D0 // External Interrupt(s) initialization
                 ; 0000 00D1 // INT0: Off
                 ; 0000 00D2 // INT1: Off
                 ; 0000 00D3 // INT2: Off
                 ; 0000 00D4 // INT3: Off
                 ; 0000 00D5 // INT4: Off
                 ; 0000 00D6 // INT5: Off
                 ; 0000 00D7 // INT6: Off
                 ; 0000 00D8 // INT7: Off
                 ; 0000 00D9 EICRA=0x00;
0000d4 93e0 006a 	STS  106,R30
                 ; 0000 00DA EICRB=0x00;
0000d6 bfea      	OUT  0x3A,R30
                 ; 0000 00DB EIMSK=0x00;
0000d7 bfe9      	OUT  0x39,R30
                 ; 0000 00DC 
                 ; 0000 00DD // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00DE TIMSK=0x01;
0000d8 e0e1      	LDI  R30,LOW(1)
0000d9 bfe7      	OUT  0x37,R30
                 ; 0000 00DF 
                 ; 0000 00E0 ETIMSK=0x00;
0000da e0e0      	LDI  R30,LOW(0)
0000db 93e0 007d 	STS  125,R30
                 ; 0000 00E1 
                 ; 0000 00E2 // USART0 initialization
                 ; 0000 00E3 // USART0 disabled
                 ; 0000 00E4 UCSR0B=0x00;
0000dd b9ea      	OUT  0xA,R30
                 ; 0000 00E5 
                 ; 0000 00E6 // USART1 initialization
                 ; 0000 00E7 // USART1 disabled
                 ; 0000 00E8 UCSR1B=0x00;
0000de 93e0 009a 	STS  154,R30
                 ; 0000 00E9 
                 ; 0000 00EA // Analog Comparator initialization
                 ; 0000 00EB // Analog Comparator: Off
                 ; 0000 00EC // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00ED ACSR=0x80;
0000e0 e8e0      	LDI  R30,LOW(128)
0000e1 b9e8      	OUT  0x8,R30
                 ; 0000 00EE SFIOR=0x00;
0000e2 e0e0      	LDI  R30,LOW(0)
0000e3 bde0      	OUT  0x20,R30
                 ; 0000 00EF 
                 ; 0000 00F0 // ADC initialization
                 ; 0000 00F1 // ADC disabled
                 ; 0000 00F2 ADCSRA=0x00;
0000e4 b9e6      	OUT  0x6,R30
                 ; 0000 00F3 
                 ; 0000 00F4 // SPI initialization
                 ; 0000 00F5 // SPI disabled
                 ; 0000 00F6 SPCR=0x00;
0000e5 b9ed      	OUT  0xD,R30
                 ; 0000 00F7 
                 ; 0000 00F8 // TWI initialization
                 ; 0000 00F9 // TWI disabled
                 ; 0000 00FA TWCR=0x00;
0000e6 93e0 0074 	STS  116,R30
                 ; 0000 00FB 
                 ; 0000 00FC // Global enable interrupts
                 ; 0000 00FD #asm("sei")
0000e8 9478      	sei
                 ; 0000 00FE 
                 ; 0000 00FF while (1)
                 _0x7:
                 ; 0000 0100       {
                 ; 0000 0101           if ( (total_overflow_count > _1msec) && (newKeyCheck == SET))
0000e9 91a0 0500 	LDS  R26,_total_overflow_count
0000eb 91b0 0501 	LDS  R27,_total_overflow_count+1
0000ed 3ea9      	CPI  R26,LOW(0x3E9)
0000ee e0e3      	LDI  R30,HIGH(0x3E9)
0000ef 07be      	CPC  R27,R30
0000f0 f020      	BRLO _0xB
0000f1 91a0 0507 	LDS  R26,_newKeyCheck
0000f3 30a1      	CPI  R26,LOW(0x1)
0000f4 f009      	BREQ _0xC
                 _0xB:
0000f5 c013      	RJMP _0xA
                 _0xC:
                 ; 0000 0102           {
                 ; 0000 0103             total_overflow_count = 0;
0000f6 e0e0      	LDI  R30,LOW(0)
0000f7 93e0 0500 	STS  _total_overflow_count,R30
0000f9 93e0 0501 	STS  _total_overflow_count+1,R30
                 ; 0000 0104             min5_count++;
0000fb e0a2      	LDI  R26,LOW(_min5_count)
0000fc e0b5      	LDI  R27,HIGH(_min5_count)
0000fd d04a      	RCALL SUBOPT_0x0
                 ; 0000 0105             min10_count++;
0000fe e0a4      	LDI  R26,LOW(_min10_count)
0000ff e0b5      	LDI  R27,HIGH(_min10_count)
000100 d047      	RCALL SUBOPT_0x0
                 ; 0000 0106             BIT_TOG( STATUS_PORT, STATUS_LED);
000101 b3eb      	IN   R30,0x1B
000102 e0a1      	LDI  R26,LOW(1)
000103 27ea      	EOR  R30,R26
000104 bbeb      	OUT  0x1B,R30
                 ; 0000 0107             FAN1_ON();
000105 9adf      	SBI  0x1B,7
                 ; 0000 0108             min10_completed = CLR;
000106 e0e0      	LDI  R30,LOW(0)
000107 93e0 0509 	STS  _min10_completed,R30
                 ; 0000 0109           }
                 ; 0000 010A 
                 ; 0000 010B           if ( newKeyCheck == SET && min10_count > MIN10 && min10_completed == CLR)
                 _0xA:
000109 91a0 0507 	LDS  R26,_newKeyCheck
00010b 30a1      	CPI  R26,LOW(0x1)
00010c f461      	BRNE _0xE
00010d 91a0 0504 	LDS  R26,_min10_count
00010f 91b0 0505 	LDS  R27,_min10_count+1
000111 35a9      	CPI  R26,LOW(0x259)
000112 e0e2      	LDI  R30,HIGH(0x259)
000113 07be      	CPC  R27,R30
000114 f020      	BRLO _0xE
000115 91a0 0509 	LDS  R26,_min10_completed
000117 30a0      	CPI  R26,LOW(0x0)
000118 f009      	BREQ _0xF
                 _0xE:
000119 c012      	RJMP _0xD
                 _0xF:
                 ; 0000 010C           {
                 ; 0000 010D             FAN1_OFF();
00011a 98df      	CBI  0x1B,7
                 ; 0000 010E             FAN2_OFF();
00011b 98de      	CBI  0x1B,6
                 ; 0000 010F 
                 ; 0000 0110             newKeyCheck = CLR;
00011c e0e0      	LDI  R30,LOW(0)
00011d 93e0 0507 	STS  _newKeyCheck,R30
                 ; 0000 0111             min5_count = CLR;
00011f 93e0 0502 	STS  _min5_count,R30
000121 93e0 0503 	STS  _min5_count+1,R30
                 ; 0000 0112             min10_count = CLR;
000123 93e0 0504 	STS  _min10_count,R30
000125 93e0 0505 	STS  _min10_count+1,R30
                 ; 0000 0113             min5_completed = CLR;
000127 93e0 0508 	STS  _min5_completed,R30
                 ; 0000 0114             min10_completed = SET;
000129 e0e1      	LDI  R30,LOW(1)
00012a 93e0 0509 	STS  _min10_completed,R30
                 ; 0000 0115           }
                 ; 0000 0116 
                 ; 0000 0117           if ( newKeyCheck == SET && min5_count > MIN5 && min5_completed == CLR)
                 _0xD:
00012c 91a0 0507 	LDS  R26,_newKeyCheck
00012e 30a1      	CPI  R26,LOW(0x1)
00012f f461      	BRNE _0x11
000130 91a0 0502 	LDS  R26,_min5_count
000132 91b0 0503 	LDS  R27,_min5_count+1
000134 32ad      	CPI  R26,LOW(0x12D)
000135 e0e1      	LDI  R30,HIGH(0x12D)
000136 07be      	CPC  R27,R30
000137 f020      	BRLO _0x11
000138 91a0 0508 	LDS  R26,_min5_completed
00013a 30a0      	CPI  R26,LOW(0x0)
00013b f009      	BREQ _0x12
                 _0x11:
00013c c009      	RJMP _0x10
                 _0x12:
                 ; 0000 0118           {
                 ; 0000 0119             min5_count = 0;
00013d e0e0      	LDI  R30,LOW(0)
00013e 93e0 0502 	STS  _min5_count,R30
000140 93e0 0503 	STS  _min5_count+1,R30
                 ; 0000 011A             FAN2_ON();
000142 9ade      	SBI  0x1B,6
                 ; 0000 011B             min5_completed = SET;
000143 e0e1      	LDI  R30,LOW(1)
000144 93e0 0508 	STS  _min5_completed,R30
                 ; 0000 011C           }
                 ; 0000 011D       }
                 _0x10:
000146 cfa2      	RJMP _0x7
                 ; 0000 011E }
                 _0x13:
000147 cfff      	RJMP _0x13
                 
                 	.DSEG
                 _total_overflow_count:
000500           	.BYTE 0x2
                 _min5_count:
000502           	.BYTE 0x2
                 _min10_count:
000504           	.BYTE 0x2
                 _key_scan_cnt:
000506           	.BYTE 0x1
                 _newKeyCheck:
000507           	.BYTE 0x1
                 _min5_completed:
000508           	.BYTE 0x1
                 _min10_completed:
000509           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x0:
000148 91ed      	LD   R30,X+
000149 91fd      	LD   R31,X+
00014a 9631      	ADIW R30,1
00014b 93fe      	ST   -X,R31
00014c 93ee      	ST   -X,R30
00014d 9508      	RET
                 
                 
                 	.CSEG
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega128 register use summary:
r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   0 r23:   0 
r24:   5 r25:   1 r26:  31 r27:  13 r28:   1 r29:   1 r30: 121 r31:   8 
x  :   6 y  :  10 z  :   0 
Registers used: 10 out of 35 (28.6%)

ATmega128 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   1 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   4 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   4 
brlt  :   0 brmi  :   0 brne  :   4 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   0 
cbi   :   2 cbr   :   0 clc   :   0 clh   :   0 cli   :   2 cln   :   0 
clr   :   2 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   0 cpc   :   3 cpi   :  10 cpse  :   0 dec   :   1 des   :   0 
elpm  :   0 eor   :   1 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :   2 inc   :   0 jmp   :  36 ld    :   7 ldd   :   0 
ldi   :  41 lds   :  13 lpm   :   0 lsl   :   0 lsr   :   0 mov   :   0 
movw  :   0 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 
or    :   0 ori   :   0 out   :  46 pop   :   0 push  :   0 rcall :   3 
ret   :   1 reti  :   1 rjmp  :   7 rol   :   0 ror   :   0 sbc   :   0 
sbci  :   0 sbi   :   2 sbic  :   1 sbis  :   0 sbiw  :   1 sbr   :   0 
sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 sei   :   2 sen   :   0 
ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :   9 std   :   0 sts   :  39 sub   :   0 subi  :   1 
swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 28 out of 117 (23.9%)

ATmega128 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00029c    668      0    668  131072   0.5%
[.dseg] 0x000100 0x00050a      0     10     10    4351   0.2%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 0 warnings
