# Welcome to Simple-BPNetwork!

This is a Simple **BPNetwork** implementation in Verilog HDL.

# Software & Hardware editions

- This project mainly uses **Quartus Prime Lite Edition 17.1**. You can find it here
>https://fpgasoftware.intel.com/17.1/?edition=lite&platform=windows

- We are using **ModelSim-Intel FPGA Edition**, which can be downloaded from the same place as above.

- Terasic DE1-SoC kit is provided. All editions of MATLAB suported.

# Files

- You can find sources Verilog files in ~/src

- Testbench files in ~/sim

- MATLAB files in ~/MATLAB



