# Day 1 â€“ 2-Input AND Gate

### ğŸ” Description:
Created a basic 2-input AND gate using Verilog and simulated it with a testbench.

### ğŸ“ Files:
- design.sv â€“ Verilog module
- testbench.sv â€“ Testbench
- waveform.png â€“ Simulation waveform

### âš™ Simulation Output:
