// ==============================================================
// Generated by Vitis HLS v2024.2.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module harness_load (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        numEvents,
        m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY,
        m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY,
        m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY,
        m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID,
        m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA,
        m_axi_gmem0_0_RLAST,
        m_axi_gmem0_0_RID,
        m_axi_gmem0_0_RFIFONUM,
        m_axi_gmem0_0_RUSER,
        m_axi_gmem0_0_RRESP,
        m_axi_gmem0_0_BVALID,
        m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP,
        m_axi_gmem0_0_BID,
        m_axi_gmem0_0_BUSER,
        inputNumList,
        inFeatureList,
        inputStream_0_din,
        inputStream_0_full_n,
        inputStream_0_write,
        inputStream_0_num_data_valid,
        inputStream_0_fifo_cap,
        inputStream_1_din,
        inputStream_1_full_n,
        inputStream_1_write,
        inputStream_1_num_data_valid,
        inputStream_1_fifo_cap,
        numStream_din,
        numStream_full_n,
        numStream_write,
        numStream_num_data_valid,
        numStream_fifo_cap
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] numEvents;
output   m_axi_gmem0_0_AWVALID;
input   m_axi_gmem0_0_AWREADY;
output  [63:0] m_axi_gmem0_0_AWADDR;
output  [0:0] m_axi_gmem0_0_AWID;
output  [31:0] m_axi_gmem0_0_AWLEN;
output  [2:0] m_axi_gmem0_0_AWSIZE;
output  [1:0] m_axi_gmem0_0_AWBURST;
output  [1:0] m_axi_gmem0_0_AWLOCK;
output  [3:0] m_axi_gmem0_0_AWCACHE;
output  [2:0] m_axi_gmem0_0_AWPROT;
output  [3:0] m_axi_gmem0_0_AWQOS;
output  [3:0] m_axi_gmem0_0_AWREGION;
output  [0:0] m_axi_gmem0_0_AWUSER;
output   m_axi_gmem0_0_WVALID;
input   m_axi_gmem0_0_WREADY;
output  [1023:0] m_axi_gmem0_0_WDATA;
output  [127:0] m_axi_gmem0_0_WSTRB;
output   m_axi_gmem0_0_WLAST;
output  [0:0] m_axi_gmem0_0_WID;
output  [0:0] m_axi_gmem0_0_WUSER;
output   m_axi_gmem0_0_ARVALID;
input   m_axi_gmem0_0_ARREADY;
output  [63:0] m_axi_gmem0_0_ARADDR;
output  [0:0] m_axi_gmem0_0_ARID;
output  [31:0] m_axi_gmem0_0_ARLEN;
output  [2:0] m_axi_gmem0_0_ARSIZE;
output  [1:0] m_axi_gmem0_0_ARBURST;
output  [1:0] m_axi_gmem0_0_ARLOCK;
output  [3:0] m_axi_gmem0_0_ARCACHE;
output  [2:0] m_axi_gmem0_0_ARPROT;
output  [3:0] m_axi_gmem0_0_ARQOS;
output  [3:0] m_axi_gmem0_0_ARREGION;
output  [0:0] m_axi_gmem0_0_ARUSER;
input   m_axi_gmem0_0_RVALID;
output   m_axi_gmem0_0_RREADY;
input  [1023:0] m_axi_gmem0_0_RDATA;
input   m_axi_gmem0_0_RLAST;
input  [0:0] m_axi_gmem0_0_RID;
input  [8:0] m_axi_gmem0_0_RFIFONUM;
input  [0:0] m_axi_gmem0_0_RUSER;
input  [1:0] m_axi_gmem0_0_RRESP;
input   m_axi_gmem0_0_BVALID;
output   m_axi_gmem0_0_BREADY;
input  [1:0] m_axi_gmem0_0_BRESP;
input  [0:0] m_axi_gmem0_0_BID;
input  [0:0] m_axi_gmem0_0_BUSER;
input  [63:0] inputNumList;
input  [63:0] inFeatureList;
output  [295:0] inputStream_0_din;
input   inputStream_0_full_n;
output   inputStream_0_write;
input  [2:0] inputStream_0_num_data_valid;
input  [2:0] inputStream_0_fifo_cap;
output  [295:0] inputStream_1_din;
input   inputStream_1_full_n;
output   inputStream_1_write;
input  [2:0] inputStream_1_num_data_valid;
input  [2:0] inputStream_1_fifo_cap;
output  [31:0] numStream_din;
input   numStream_full_n;
output   numStream_write;
input  [13:0] numStream_num_data_valid;
input  [13:0] numStream_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_gmem0_0_ARVALID;
reg[63:0] m_axi_gmem0_0_ARADDR;
reg[0:0] m_axi_gmem0_0_ARID;
reg[31:0] m_axi_gmem0_0_ARLEN;
reg[2:0] m_axi_gmem0_0_ARSIZE;
reg[1:0] m_axi_gmem0_0_ARBURST;
reg[1:0] m_axi_gmem0_0_ARLOCK;
reg[3:0] m_axi_gmem0_0_ARCACHE;
reg[2:0] m_axi_gmem0_0_ARPROT;
reg[3:0] m_axi_gmem0_0_ARQOS;
reg[3:0] m_axi_gmem0_0_ARREGION;
reg[0:0] m_axi_gmem0_0_ARUSER;
reg m_axi_gmem0_0_RREADY;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [12:0] nums_1_address0;
reg    nums_1_ce0;
reg    nums_1_we0;
wire   [31:0] nums_1_q0;
reg   [63:0] inputNumList_read_reg_177;
reg    ap_block_state1;
reg   [31:0] numEvents_read_reg_182;
wire   [30:0] trunc_ln54_fu_113_p1;
reg   [30:0] trunc_ln54_reg_187;
reg   [63:0] inFeatureList_read_reg_192;
wire    ap_CS_fsm_state3;
wire   [31:0] empty_fu_130_p2;
reg   [31:0] empty_reg_197;
wire   [6:0] trunc_ln61_fu_136_p1;
reg   [6:0] trunc_ln61_reg_202;
wire   [1:0] p_cast5_i_cast_fu_147_p3;
reg   [1:0] p_cast5_i_cast_reg_207;
wire   [9:0] tmp_s_fu_156_p3;
reg   [9:0] tmp_s_reg_212;
wire    grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_start;
wire    grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_done;
wire    grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_idle;
wire    grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_ready;
wire    grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWVALID;
wire   [63:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWID;
wire   [31:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWUSER;
wire    grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_WVALID;
wire   [1023:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_WDATA;
wire   [127:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_WSTRB;
wire    grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_WID;
wire   [0:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_WUSER;
wire    grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARVALID;
wire   [63:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARID;
wire   [31:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARUSER;
wire    grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_RREADY;
wire    grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_BREADY;
wire   [31:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_numStream_din;
wire    grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_numStream_write;
wire   [12:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_nums_1_address0;
wire    grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_nums_1_ce0;
wire    grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_nums_1_we0;
wire   [31:0] grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_nums_1_d0;
wire    grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_start;
wire    grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_done;
wire    grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_idle;
wire    grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_ready;
wire    grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWVALID;
wire   [63:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWID;
wire   [31:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWUSER;
wire    grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_WVALID;
wire   [1023:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_WDATA;
wire   [127:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_WSTRB;
wire    grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_WID;
wire   [0:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_WUSER;
wire    grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARVALID;
wire   [63:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARID;
wire   [31:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARUSER;
wire    grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_RREADY;
wire    grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_BREADY;
wire   [295:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_inputStream_0_din;
wire    grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_inputStream_0_write;
wire   [295:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_inputStream_1_din;
wire    grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_inputStream_1_write;
wire   [12:0] grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_nums_1_address0;
wire    grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_nums_1_ce0;
reg    grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_start_reg;
reg    ap_block_state1_ignore_call9;
wire    ap_CS_fsm_state2;
reg    grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_start_reg;
wire    ap_CS_fsm_state4;
wire   [0:0] empty_57_fu_141_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_start_reg = 1'b0;
#0 grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_start_reg = 1'b0;
end

harness_load_nums_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
nums_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(nums_1_address0),
    .ce0(nums_1_ce0),
    .we0(nums_1_we0),
    .d0(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_nums_1_d0),
    .q0(nums_1_q0)
);

harness_load_Pipeline_VITIS_LOOP_54_1 grp_load_Pipeline_VITIS_LOOP_54_1_fu_82(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_start),
    .ap_done(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_done),
    .ap_idle(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_idle),
    .ap_ready(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_ready),
    .m_axi_gmem0_0_AWVALID(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(1'b0),
    .m_axi_gmem0_0_AWADDR(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(1'b0),
    .m_axi_gmem0_0_WDATA(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(m_axi_gmem0_0_ARREADY),
    .m_axi_gmem0_0_ARADDR(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(m_axi_gmem0_0_RVALID),
    .m_axi_gmem0_0_RREADY(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(m_axi_gmem0_0_RDATA),
    .m_axi_gmem0_0_RLAST(m_axi_gmem0_0_RLAST),
    .m_axi_gmem0_0_RID(m_axi_gmem0_0_RID),
    .m_axi_gmem0_0_RFIFONUM(m_axi_gmem0_0_RFIFONUM),
    .m_axi_gmem0_0_RUSER(m_axi_gmem0_0_RUSER),
    .m_axi_gmem0_0_RRESP(m_axi_gmem0_0_RRESP),
    .m_axi_gmem0_0_BVALID(1'b0),
    .m_axi_gmem0_0_BREADY(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .numStream_din(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_numStream_din),
    .numStream_full_n(numStream_full_n),
    .numStream_write(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_numStream_write),
    .numStream_num_data_valid(14'd0),
    .numStream_fifo_cap(14'd0),
    .empty(trunc_ln54_reg_187),
    .inputNumList(inputNumList_read_reg_177),
    .nums_1_address0(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_nums_1_address0),
    .nums_1_ce0(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_nums_1_ce0),
    .nums_1_we0(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_nums_1_we0),
    .nums_1_d0(grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_nums_1_d0)
);

harness_load_Pipeline_VITIS_LOOP_61_2 grp_load_Pipeline_VITIS_LOOP_61_2_fu_95(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_start),
    .ap_done(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_done),
    .ap_idle(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_idle),
    .ap_ready(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_ready),
    .m_axi_gmem0_0_AWVALID(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(1'b0),
    .m_axi_gmem0_0_AWADDR(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(1'b0),
    .m_axi_gmem0_0_WDATA(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(m_axi_gmem0_0_ARREADY),
    .m_axi_gmem0_0_ARADDR(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(m_axi_gmem0_0_RVALID),
    .m_axi_gmem0_0_RREADY(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(m_axi_gmem0_0_RDATA),
    .m_axi_gmem0_0_RLAST(m_axi_gmem0_0_RLAST),
    .m_axi_gmem0_0_RID(m_axi_gmem0_0_RID),
    .m_axi_gmem0_0_RFIFONUM(m_axi_gmem0_0_RFIFONUM),
    .m_axi_gmem0_0_RUSER(m_axi_gmem0_0_RUSER),
    .m_axi_gmem0_0_RRESP(m_axi_gmem0_0_RRESP),
    .m_axi_gmem0_0_BVALID(1'b0),
    .m_axi_gmem0_0_BREADY(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .inputStream_0_din(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_inputStream_0_din),
    .inputStream_0_full_n(inputStream_0_full_n),
    .inputStream_0_write(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_inputStream_0_write),
    .inputStream_0_num_data_valid(3'd0),
    .inputStream_0_fifo_cap(3'd0),
    .inputStream_1_din(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_inputStream_1_din),
    .inputStream_1_full_n(inputStream_1_full_n),
    .inputStream_1_write(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_inputStream_1_write),
    .inputStream_1_num_data_valid(3'd0),
    .inputStream_1_fifo_cap(3'd0),
    .empty_25(empty_reg_197),
    .zext_ln61(tmp_s_reg_212),
    .inFeatureList(inFeatureList_read_reg_192),
    .p_cast5_i_cast(p_cast5_i_cast_reg_207),
    .empty(trunc_ln61_reg_202),
    .nums_1_address0(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_nums_1_address0),
    .nums_1_ce0(grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_nums_1_ce0),
    .nums_1_q0(nums_1_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1_ignore_call9))) begin
            grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_start_reg <= 1'b1;
        end else if ((grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_ready == 1'b1)) begin
            grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_start_reg <= 1'b1;
        end else if ((grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_ready == 1'b1)) begin
            grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        empty_reg_197 <= empty_fu_130_p2;
        inFeatureList_read_reg_192 <= inFeatureList;
        p_cast5_i_cast_reg_207[0] <= p_cast5_i_cast_fu_147_p3[0];
        tmp_s_reg_212[9 : 3] <= tmp_s_fu_156_p3[9 : 3];
        trunc_ln61_reg_202 <= trunc_ln61_fu_136_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        inputNumList_read_reg_177 <= inputNumList;
        numEvents_read_reg_182 <= numEvents;
        trunc_ln54_reg_187 <= trunc_ln54_fu_113_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_0_ARADDR = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_0_ARADDR = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARADDR;
    end else begin
        m_axi_gmem0_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_0_ARBURST = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_0_ARBURST = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARBURST;
    end else begin
        m_axi_gmem0_0_ARBURST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_0_ARCACHE = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_0_ARCACHE = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARCACHE;
    end else begin
        m_axi_gmem0_0_ARCACHE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_0_ARID = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARID;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_0_ARID = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARID;
    end else begin
        m_axi_gmem0_0_ARID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_0_ARLEN = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_0_ARLEN = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARLEN;
    end else begin
        m_axi_gmem0_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_0_ARLOCK = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_0_ARLOCK = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARLOCK;
    end else begin
        m_axi_gmem0_0_ARLOCK = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_0_ARPROT = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_0_ARPROT = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARPROT;
    end else begin
        m_axi_gmem0_0_ARPROT = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_0_ARQOS = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_0_ARQOS = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARQOS;
    end else begin
        m_axi_gmem0_0_ARQOS = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_0_ARREGION = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_0_ARREGION = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARREGION;
    end else begin
        m_axi_gmem0_0_ARREGION = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_0_ARSIZE = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_0_ARSIZE = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARSIZE;
    end else begin
        m_axi_gmem0_0_ARSIZE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_0_ARUSER = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_0_ARUSER = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARUSER;
    end else begin
        m_axi_gmem0_0_ARUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_0_ARVALID = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_0_ARVALID = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_ARVALID;
    end else begin
        m_axi_gmem0_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem0_0_RREADY = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_m_axi_gmem0_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_0_RREADY = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_m_axi_gmem0_0_RREADY;
    end else begin
        m_axi_gmem0_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        nums_1_address0 = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_nums_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        nums_1_address0 = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_nums_1_address0;
    end else begin
        nums_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        nums_1_ce0 = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_nums_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        nums_1_ce0 = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_nums_1_ce0;
    end else begin
        nums_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        nums_1_we0 = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_nums_1_we0;
    end else begin
        nums_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call9 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign empty_57_fu_141_p2 = ((trunc_ln61_fu_136_p1 != 7'd0) ? 1'b1 : 1'b0);

assign empty_fu_130_p2 = numEvents_read_reg_182 << 32'd4;

assign grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_start = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_ap_start_reg;

assign grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_start = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_ap_start_reg;

assign inputStream_0_din = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_inputStream_0_din;

assign inputStream_0_write = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_inputStream_0_write;

assign inputStream_1_din = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_inputStream_1_din;

assign inputStream_1_write = grp_load_Pipeline_VITIS_LOOP_61_2_fu_95_inputStream_1_write;

assign m_axi_gmem0_0_AWADDR = 64'd0;

assign m_axi_gmem0_0_AWBURST = 2'd0;

assign m_axi_gmem0_0_AWCACHE = 4'd0;

assign m_axi_gmem0_0_AWID = 1'd0;

assign m_axi_gmem0_0_AWLEN = 32'd0;

assign m_axi_gmem0_0_AWLOCK = 2'd0;

assign m_axi_gmem0_0_AWPROT = 3'd0;

assign m_axi_gmem0_0_AWQOS = 4'd0;

assign m_axi_gmem0_0_AWREGION = 4'd0;

assign m_axi_gmem0_0_AWSIZE = 3'd0;

assign m_axi_gmem0_0_AWUSER = 1'd0;

assign m_axi_gmem0_0_AWVALID = 1'b0;

assign m_axi_gmem0_0_BREADY = 1'b0;

assign m_axi_gmem0_0_WDATA = 1024'd0;

assign m_axi_gmem0_0_WID = 1'd0;

assign m_axi_gmem0_0_WLAST = 1'b0;

assign m_axi_gmem0_0_WSTRB = 128'd0;

assign m_axi_gmem0_0_WUSER = 1'd0;

assign m_axi_gmem0_0_WVALID = 1'b0;

assign numStream_din = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_numStream_din;

assign numStream_write = grp_load_Pipeline_VITIS_LOOP_54_1_fu_82_numStream_write;

assign p_cast5_i_cast_fu_147_p3 = ((empty_57_fu_141_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign start_out = real_start;

assign tmp_s_fu_156_p3 = {{trunc_ln61_fu_136_p1}, {3'd0}};

assign trunc_ln54_fu_113_p1 = numEvents[30:0];

assign trunc_ln61_fu_136_p1 = inFeatureList[6:0];

always @ (posedge ap_clk) begin
    p_cast5_i_cast_reg_207[1] <= 1'b1;
    tmp_s_reg_212[2:0] <= 3'b000;
end

endmodule //harness_load
