
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000939c  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000724  080095f4  080095f4  0000a5f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d18  08009d18  0000b02c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009d18  08009d18  0000ad18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d20  08009d20  0000b02c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d20  08009d20  0000ad20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009d24  08009d24  0000ad24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08009d28  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000062e0  20000030  08009d54  0000b030  2**4
                  ALLOC
 10 ._user_heap_stack 00000600  20006310  08009d54  0000b310  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000b02c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000154d5  00000000  00000000  0000b062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000323f  00000000  00000000  00020537  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea8  00000000  00000000  00023778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b48  00000000  00000000  00024620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020f93  00000000  00000000  00025168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014fd9  00000000  00000000  000460fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c3860  00000000  00000000  0005b0d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011e934  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b18  00000000  00000000  0011e978  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00122490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	20000030 	.word	0x20000030
 8000274:	00000000 	.word	0x00000000
 8000278:	080095dc 	.word	0x080095dc

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	20000034 	.word	0x20000034
 8000294:	080095dc 	.word	0x080095dc

08000298 <strlen>:
 8000298:	4603      	mov	r3, r0
 800029a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800029e:	2a00      	cmp	r2, #0
 80002a0:	d1fb      	bne.n	800029a <strlen+0x2>
 80002a2:	1a18      	subs	r0, r3, r0
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr

080002a8 <__aeabi_uldivmod>:
 80002a8:	b953      	cbnz	r3, 80002c0 <__aeabi_uldivmod+0x18>
 80002aa:	b94a      	cbnz	r2, 80002c0 <__aeabi_uldivmod+0x18>
 80002ac:	2900      	cmp	r1, #0
 80002ae:	bf08      	it	eq
 80002b0:	2800      	cmpeq	r0, #0
 80002b2:	bf1c      	itt	ne
 80002b4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002bc:	f000 b9b0 	b.w	8000620 <__aeabi_idiv0>
 80002c0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c8:	f000 f806 	bl	80002d8 <__udivmoddi4>
 80002cc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002d4:	b004      	add	sp, #16
 80002d6:	4770      	bx	lr

080002d8 <__udivmoddi4>:
 80002d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002dc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002de:	4688      	mov	r8, r1
 80002e0:	4604      	mov	r4, r0
 80002e2:	468e      	mov	lr, r1
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d14a      	bne.n	800037e <__udivmoddi4+0xa6>
 80002e8:	428a      	cmp	r2, r1
 80002ea:	4617      	mov	r7, r2
 80002ec:	d95f      	bls.n	80003ae <__udivmoddi4+0xd6>
 80002ee:	fab2 f682 	clz	r6, r2
 80002f2:	b14e      	cbz	r6, 8000308 <__udivmoddi4+0x30>
 80002f4:	f1c6 0320 	rsb	r3, r6, #32
 80002f8:	fa01 fe06 	lsl.w	lr, r1, r6
 80002fc:	40b7      	lsls	r7, r6
 80002fe:	40b4      	lsls	r4, r6
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	ea43 0e0e 	orr.w	lr, r3, lr
 8000308:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800030c:	fa1f fc87 	uxth.w	ip, r7
 8000310:	0c23      	lsrs	r3, r4, #16
 8000312:	fbbe f1f8 	udiv	r1, lr, r8
 8000316:	fb08 ee11 	mls	lr, r8, r1, lr
 800031a:	fb01 f20c 	mul.w	r2, r1, ip
 800031e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000322:	429a      	cmp	r2, r3
 8000324:	d907      	bls.n	8000336 <__udivmoddi4+0x5e>
 8000326:	18fb      	adds	r3, r7, r3
 8000328:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800032c:	d202      	bcs.n	8000334 <__udivmoddi4+0x5c>
 800032e:	429a      	cmp	r2, r3
 8000330:	f200 8154 	bhi.w	80005dc <__udivmoddi4+0x304>
 8000334:	4601      	mov	r1, r0
 8000336:	1a9b      	subs	r3, r3, r2
 8000338:	b2a2      	uxth	r2, r4
 800033a:	fbb3 f0f8 	udiv	r0, r3, r8
 800033e:	fb08 3310 	mls	r3, r8, r0, r3
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800034a:	4594      	cmp	ip, r2
 800034c:	d90b      	bls.n	8000366 <__udivmoddi4+0x8e>
 800034e:	18ba      	adds	r2, r7, r2
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000354:	bf2c      	ite	cs
 8000356:	2401      	movcs	r4, #1
 8000358:	2400      	movcc	r4, #0
 800035a:	4594      	cmp	ip, r2
 800035c:	d902      	bls.n	8000364 <__udivmoddi4+0x8c>
 800035e:	2c00      	cmp	r4, #0
 8000360:	f000 813f 	beq.w	80005e2 <__udivmoddi4+0x30a>
 8000364:	4618      	mov	r0, r3
 8000366:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800036a:	eba2 020c 	sub.w	r2, r2, ip
 800036e:	2100      	movs	r1, #0
 8000370:	b11d      	cbz	r5, 800037a <__udivmoddi4+0xa2>
 8000372:	40f2      	lsrs	r2, r6
 8000374:	2300      	movs	r3, #0
 8000376:	e9c5 2300 	strd	r2, r3, [r5]
 800037a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800037e:	428b      	cmp	r3, r1
 8000380:	d905      	bls.n	800038e <__udivmoddi4+0xb6>
 8000382:	b10d      	cbz	r5, 8000388 <__udivmoddi4+0xb0>
 8000384:	e9c5 0100 	strd	r0, r1, [r5]
 8000388:	2100      	movs	r1, #0
 800038a:	4608      	mov	r0, r1
 800038c:	e7f5      	b.n	800037a <__udivmoddi4+0xa2>
 800038e:	fab3 f183 	clz	r1, r3
 8000392:	2900      	cmp	r1, #0
 8000394:	d14e      	bne.n	8000434 <__udivmoddi4+0x15c>
 8000396:	4543      	cmp	r3, r8
 8000398:	f0c0 8112 	bcc.w	80005c0 <__udivmoddi4+0x2e8>
 800039c:	4282      	cmp	r2, r0
 800039e:	f240 810f 	bls.w	80005c0 <__udivmoddi4+0x2e8>
 80003a2:	4608      	mov	r0, r1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e8      	beq.n	800037a <__udivmoddi4+0xa2>
 80003a8:	e9c5 4e00 	strd	r4, lr, [r5]
 80003ac:	e7e5      	b.n	800037a <__udivmoddi4+0xa2>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f000 80ac 	beq.w	800050c <__udivmoddi4+0x234>
 80003b4:	fab2 f682 	clz	r6, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	f040 80bb 	bne.w	8000534 <__udivmoddi4+0x25c>
 80003be:	1a8b      	subs	r3, r1, r2
 80003c0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003c4:	b2bc      	uxth	r4, r7
 80003c6:	2101      	movs	r1, #1
 80003c8:	0c02      	lsrs	r2, r0, #16
 80003ca:	b280      	uxth	r0, r0
 80003cc:	fbb3 fcfe 	udiv	ip, r3, lr
 80003d0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003d8:	fb04 f20c 	mul.w	r2, r4, ip
 80003dc:	429a      	cmp	r2, r3
 80003de:	d90e      	bls.n	80003fe <__udivmoddi4+0x126>
 80003e0:	18fb      	adds	r3, r7, r3
 80003e2:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003e6:	bf2c      	ite	cs
 80003e8:	f04f 0901 	movcs.w	r9, #1
 80003ec:	f04f 0900 	movcc.w	r9, #0
 80003f0:	429a      	cmp	r2, r3
 80003f2:	d903      	bls.n	80003fc <__udivmoddi4+0x124>
 80003f4:	f1b9 0f00 	cmp.w	r9, #0
 80003f8:	f000 80ec 	beq.w	80005d4 <__udivmoddi4+0x2fc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f8fe 	udiv	r8, r3, lr
 8000404:	fb0e 3318 	mls	r3, lr, r8, r3
 8000408:	fb04 f408 	mul.w	r4, r4, r8
 800040c:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000410:	4294      	cmp	r4, r2
 8000412:	d90b      	bls.n	800042c <__udivmoddi4+0x154>
 8000414:	18ba      	adds	r2, r7, r2
 8000416:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800041a:	bf2c      	ite	cs
 800041c:	2001      	movcs	r0, #1
 800041e:	2000      	movcc	r0, #0
 8000420:	4294      	cmp	r4, r2
 8000422:	d902      	bls.n	800042a <__udivmoddi4+0x152>
 8000424:	2800      	cmp	r0, #0
 8000426:	f000 80d1 	beq.w	80005cc <__udivmoddi4+0x2f4>
 800042a:	4698      	mov	r8, r3
 800042c:	1b12      	subs	r2, r2, r4
 800042e:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000432:	e79d      	b.n	8000370 <__udivmoddi4+0x98>
 8000434:	f1c1 0620 	rsb	r6, r1, #32
 8000438:	408b      	lsls	r3, r1
 800043a:	fa08 f401 	lsl.w	r4, r8, r1
 800043e:	fa00 f901 	lsl.w	r9, r0, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	fa28 f806 	lsr.w	r8, r8, r6
 800044a:	408a      	lsls	r2, r1
 800044c:	431f      	orrs	r7, r3
 800044e:	fa20 f306 	lsr.w	r3, r0, r6
 8000452:	0c38      	lsrs	r0, r7, #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fa1f fc87 	uxth.w	ip, r7
 800045a:	0c1c      	lsrs	r4, r3, #16
 800045c:	fbb8 fef0 	udiv	lr, r8, r0
 8000460:	fb00 881e 	mls	r8, r0, lr, r8
 8000464:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000468:	fb0e f80c 	mul.w	r8, lr, ip
 800046c:	45a0      	cmp	r8, r4
 800046e:	d90e      	bls.n	800048e <__udivmoddi4+0x1b6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000476:	bf2c      	ite	cs
 8000478:	f04f 0b01 	movcs.w	fp, #1
 800047c:	f04f 0b00 	movcc.w	fp, #0
 8000480:	45a0      	cmp	r8, r4
 8000482:	d903      	bls.n	800048c <__udivmoddi4+0x1b4>
 8000484:	f1bb 0f00 	cmp.w	fp, #0
 8000488:	f000 80b8 	beq.w	80005fc <__udivmoddi4+0x324>
 800048c:	46d6      	mov	lr, sl
 800048e:	eba4 0408 	sub.w	r4, r4, r8
 8000492:	fa1f f883 	uxth.w	r8, r3
 8000496:	fbb4 f3f0 	udiv	r3, r4, r0
 800049a:	fb00 4413 	mls	r4, r0, r3, r4
 800049e:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a2:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d90e      	bls.n	80004c8 <__udivmoddi4+0x1f0>
 80004aa:	193c      	adds	r4, r7, r4
 80004ac:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004b0:	bf2c      	ite	cs
 80004b2:	f04f 0801 	movcs.w	r8, #1
 80004b6:	f04f 0800 	movcc.w	r8, #0
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d903      	bls.n	80004c6 <__udivmoddi4+0x1ee>
 80004be:	f1b8 0f00 	cmp.w	r8, #0
 80004c2:	f000 809f 	beq.w	8000604 <__udivmoddi4+0x32c>
 80004c6:	4603      	mov	r3, r0
 80004c8:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004cc:	eba4 040c 	sub.w	r4, r4, ip
 80004d0:	fba0 ec02 	umull	lr, ip, r0, r2
 80004d4:	4564      	cmp	r4, ip
 80004d6:	4673      	mov	r3, lr
 80004d8:	46e0      	mov	r8, ip
 80004da:	d302      	bcc.n	80004e2 <__udivmoddi4+0x20a>
 80004dc:	d107      	bne.n	80004ee <__udivmoddi4+0x216>
 80004de:	45f1      	cmp	r9, lr
 80004e0:	d205      	bcs.n	80004ee <__udivmoddi4+0x216>
 80004e2:	ebbe 0302 	subs.w	r3, lr, r2
 80004e6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ea:	3801      	subs	r0, #1
 80004ec:	46e0      	mov	r8, ip
 80004ee:	b15d      	cbz	r5, 8000508 <__udivmoddi4+0x230>
 80004f0:	ebb9 0203 	subs.w	r2, r9, r3
 80004f4:	eb64 0408 	sbc.w	r4, r4, r8
 80004f8:	fa04 f606 	lsl.w	r6, r4, r6
 80004fc:	fa22 f301 	lsr.w	r3, r2, r1
 8000500:	40cc      	lsrs	r4, r1
 8000502:	431e      	orrs	r6, r3
 8000504:	e9c5 6400 	strd	r6, r4, [r5]
 8000508:	2100      	movs	r1, #0
 800050a:	e736      	b.n	800037a <__udivmoddi4+0xa2>
 800050c:	fbb1 fcf2 	udiv	ip, r1, r2
 8000510:	0c01      	lsrs	r1, r0, #16
 8000512:	4614      	mov	r4, r2
 8000514:	b280      	uxth	r0, r0
 8000516:	4696      	mov	lr, r2
 8000518:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800051c:	2620      	movs	r6, #32
 800051e:	4690      	mov	r8, r2
 8000520:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000524:	4610      	mov	r0, r2
 8000526:	fbb1 f1f2 	udiv	r1, r1, r2
 800052a:	eba3 0308 	sub.w	r3, r3, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e74b      	b.n	80003cc <__udivmoddi4+0xf4>
 8000534:	40b7      	lsls	r7, r6
 8000536:	f1c6 0320 	rsb	r3, r6, #32
 800053a:	fa01 f206 	lsl.w	r2, r1, r6
 800053e:	fa21 f803 	lsr.w	r8, r1, r3
 8000542:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000546:	fa20 f303 	lsr.w	r3, r0, r3
 800054a:	b2bc      	uxth	r4, r7
 800054c:	40b0      	lsls	r0, r6
 800054e:	4313      	orrs	r3, r2
 8000550:	0c02      	lsrs	r2, r0, #16
 8000552:	0c19      	lsrs	r1, r3, #16
 8000554:	b280      	uxth	r0, r0
 8000556:	fbb8 f9fe 	udiv	r9, r8, lr
 800055a:	fb0e 8819 	mls	r8, lr, r9, r8
 800055e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000562:	fb09 f804 	mul.w	r8, r9, r4
 8000566:	4588      	cmp	r8, r1
 8000568:	d951      	bls.n	800060e <__udivmoddi4+0x336>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000570:	bf2c      	ite	cs
 8000572:	f04f 0a01 	movcs.w	sl, #1
 8000576:	f04f 0a00 	movcc.w	sl, #0
 800057a:	4588      	cmp	r8, r1
 800057c:	d902      	bls.n	8000584 <__udivmoddi4+0x2ac>
 800057e:	f1ba 0f00 	cmp.w	sl, #0
 8000582:	d031      	beq.n	80005e8 <__udivmoddi4+0x310>
 8000584:	eba1 0108 	sub.w	r1, r1, r8
 8000588:	fbb1 f9fe 	udiv	r9, r1, lr
 800058c:	fb09 f804 	mul.w	r8, r9, r4
 8000590:	fb0e 1119 	mls	r1, lr, r9, r1
 8000594:	b29b      	uxth	r3, r3
 8000596:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800059a:	4543      	cmp	r3, r8
 800059c:	d235      	bcs.n	800060a <__udivmoddi4+0x332>
 800059e:	18fb      	adds	r3, r7, r3
 80005a0:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005a4:	bf2c      	ite	cs
 80005a6:	f04f 0a01 	movcs.w	sl, #1
 80005aa:	f04f 0a00 	movcc.w	sl, #0
 80005ae:	4543      	cmp	r3, r8
 80005b0:	d2bb      	bcs.n	800052a <__udivmoddi4+0x252>
 80005b2:	f1ba 0f00 	cmp.w	sl, #0
 80005b6:	d1b8      	bne.n	800052a <__udivmoddi4+0x252>
 80005b8:	f1a9 0102 	sub.w	r1, r9, #2
 80005bc:	443b      	add	r3, r7
 80005be:	e7b4      	b.n	800052a <__udivmoddi4+0x252>
 80005c0:	1a84      	subs	r4, r0, r2
 80005c2:	eb68 0203 	sbc.w	r2, r8, r3
 80005c6:	2001      	movs	r0, #1
 80005c8:	4696      	mov	lr, r2
 80005ca:	e6eb      	b.n	80003a4 <__udivmoddi4+0xcc>
 80005cc:	443a      	add	r2, r7
 80005ce:	f1a8 0802 	sub.w	r8, r8, #2
 80005d2:	e72b      	b.n	800042c <__udivmoddi4+0x154>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	443b      	add	r3, r7
 80005da:	e710      	b.n	80003fe <__udivmoddi4+0x126>
 80005dc:	3902      	subs	r1, #2
 80005de:	443b      	add	r3, r7
 80005e0:	e6a9      	b.n	8000336 <__udivmoddi4+0x5e>
 80005e2:	443a      	add	r2, r7
 80005e4:	3802      	subs	r0, #2
 80005e6:	e6be      	b.n	8000366 <__udivmoddi4+0x8e>
 80005e8:	eba7 0808 	sub.w	r8, r7, r8
 80005ec:	f1a9 0c02 	sub.w	ip, r9, #2
 80005f0:	4441      	add	r1, r8
 80005f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f6:	fb09 f804 	mul.w	r8, r9, r4
 80005fa:	e7c9      	b.n	8000590 <__udivmoddi4+0x2b8>
 80005fc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000600:	443c      	add	r4, r7
 8000602:	e744      	b.n	800048e <__udivmoddi4+0x1b6>
 8000604:	3b02      	subs	r3, #2
 8000606:	443c      	add	r4, r7
 8000608:	e75e      	b.n	80004c8 <__udivmoddi4+0x1f0>
 800060a:	4649      	mov	r1, r9
 800060c:	e78d      	b.n	800052a <__udivmoddi4+0x252>
 800060e:	eba1 0108 	sub.w	r1, r1, r8
 8000612:	46cc      	mov	ip, r9
 8000614:	fbb1 f9fe 	udiv	r9, r1, lr
 8000618:	fb09 f804 	mul.w	r8, r9, r4
 800061c:	e7b8      	b.n	8000590 <__udivmoddi4+0x2b8>
 800061e:	bf00      	nop

08000620 <__aeabi_idiv0>:
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop

08000624 <MX_GPDMA1_Init>:

/* USER CODE END 0 */

/* GPDMA1 init function */
void MX_GPDMA1_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 800062a:	4b11      	ldr	r3, [pc, #68]	@ (8000670 <MX_GPDMA1_Init+0x4c>)
 800062c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000630:	4a0f      	ldr	r2, [pc, #60]	@ (8000670 <MX_GPDMA1_Init+0x4c>)
 8000632:	f043 0301 	orr.w	r3, r3, #1
 8000636:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800063a:	4b0d      	ldr	r3, [pc, #52]	@ (8000670 <MX_GPDMA1_Init+0x4c>)
 800063c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000640:	f003 0301 	and.w	r3, r3, #1
 8000644:	607b      	str	r3, [r7, #4]
 8000646:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8000648:	2200      	movs	r2, #0
 800064a:	2100      	movs	r1, #0
 800064c:	201b      	movs	r0, #27
 800064e:	f000 fe01 	bl	8001254 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 8000652:	201b      	movs	r0, #27
 8000654:	f000 fe18 	bl	8001288 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel1_IRQn, 0, 0);
 8000658:	2200      	movs	r2, #0
 800065a:	2100      	movs	r1, #0
 800065c:	201c      	movs	r0, #28
 800065e:	f000 fdf9 	bl	8001254 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel1_IRQn);
 8000662:	201c      	movs	r0, #28
 8000664:	f000 fe10 	bl	8001288 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8000668:	bf00      	nop
 800066a:	3708      	adds	r7, #8
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	44020c00 	.word	0x44020c00

08000674 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800067a:	4b12      	ldr	r3, [pc, #72]	@ (80006c4 <MX_GPIO_Init+0x50>)
 800067c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000680:	4a10      	ldr	r2, [pc, #64]	@ (80006c4 <MX_GPIO_Init+0x50>)
 8000682:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000686:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800068a:	4b0e      	ldr	r3, [pc, #56]	@ (80006c4 <MX_GPIO_Init+0x50>)
 800068c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000690:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000694:	607b      	str	r3, [r7, #4]
 8000696:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000698:	4b0a      	ldr	r3, [pc, #40]	@ (80006c4 <MX_GPIO_Init+0x50>)
 800069a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800069e:	4a09      	ldr	r2, [pc, #36]	@ (80006c4 <MX_GPIO_Init+0x50>)
 80006a0:	f043 0301 	orr.w	r3, r3, #1
 80006a4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80006a8:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <MX_GPIO_Init+0x50>)
 80006aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006ae:	f003 0301 	and.w	r3, r3, #1
 80006b2:	603b      	str	r3, [r7, #0]
 80006b4:	683b      	ldr	r3, [r7, #0]

}
 80006b6:	bf00      	nop
 80006b8:	370c      	adds	r7, #12
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	44020c00 	.word	0x44020c00

080006c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006cc:	f000 fbc0 	bl	8000e50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d0:	f000 f810 	bl	80006f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006d4:	f7ff ffce 	bl	8000674 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 80006d8:	f7ff ffa4 	bl	8000624 <MX_GPDMA1_Init>
  MX_USART1_UART_Init();
 80006dc:	f000 f9b8 	bl	8000a50 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  IAP_Init();
 80006e0:	f007 ff51 	bl	8008586 <IAP_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if( !IAP_Update())
 80006e4:	f007 ffc6 	bl	8008674 <IAP_Update>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d1fa      	bne.n	80006e4 <main+0x1c>
	  {
		  IAP_RunApp();
 80006ee:	f007 ff51 	bl	8008594 <IAP_RunApp>
	  if( !IAP_Update())
 80006f2:	e7f7      	b.n	80006e4 <main+0x1c>

080006f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b09c      	sub	sp, #112	@ 0x70
 80006f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fa:	f107 0320 	add.w	r3, r7, #32
 80006fe:	2250      	movs	r2, #80	@ 0x50
 8000700:	2100      	movs	r1, #0
 8000702:	4618      	mov	r0, r3
 8000704:	f008 ff30 	bl	8009568 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000708:	f107 0308 	add.w	r3, r7, #8
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
 8000710:	605a      	str	r2, [r3, #4]
 8000712:	609a      	str	r2, [r3, #8]
 8000714:	60da      	str	r2, [r3, #12]
 8000716:	611a      	str	r2, [r3, #16]
 8000718:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800071a:	4b2d      	ldr	r3, [pc, #180]	@ (80007d0 <SystemClock_Config+0xdc>)
 800071c:	691b      	ldr	r3, [r3, #16]
 800071e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000722:	4a2b      	ldr	r2, [pc, #172]	@ (80007d0 <SystemClock_Config+0xdc>)
 8000724:	f043 0320 	orr.w	r3, r3, #32
 8000728:	6113      	str	r3, [r2, #16]
 800072a:	4b29      	ldr	r3, [pc, #164]	@ (80007d0 <SystemClock_Config+0xdc>)
 800072c:	691b      	ldr	r3, [r3, #16]
 800072e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000736:	bf00      	nop
 8000738:	4b25      	ldr	r3, [pc, #148]	@ (80007d0 <SystemClock_Config+0xdc>)
 800073a:	695b      	ldr	r3, [r3, #20]
 800073c:	f003 0308 	and.w	r3, r3, #8
 8000740:	2b08      	cmp	r3, #8
 8000742:	d1f9      	bne.n	8000738 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000744:	2301      	movs	r3, #1
 8000746:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000748:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800074c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800074e:	2302      	movs	r3, #2
 8000750:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8000752:	2303      	movs	r3, #3
 8000754:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8000756:	2306      	movs	r3, #6
 8000758:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 800075a:	2364      	movs	r3, #100	@ 0x64
 800075c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800075e:	2302      	movs	r3, #2
 8000760:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000762:	2302      	movs	r3, #2
 8000764:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000766:	2302      	movs	r3, #2
 8000768:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 800076a:	2308      	movs	r3, #8
 800076c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800076e:	2300      	movs	r3, #0
 8000770:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000772:	2300      	movs	r3, #0
 8000774:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000776:	f107 0320 	add.w	r3, r7, #32
 800077a:	4618      	mov	r0, r3
 800077c:	f002 f8f8 	bl	8002970 <HAL_RCC_OscConfig>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000786:	f000 f827 	bl	80007d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800078a:	231f      	movs	r3, #31
 800078c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078e:	2303      	movs	r3, #3
 8000790:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000792:	2308      	movs	r3, #8
 8000794:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000796:	2300      	movs	r3, #0
 8000798:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800079a:	2300      	movs	r3, #0
 800079c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800079e:	2300      	movs	r3, #0
 80007a0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007a2:	f107 0308 	add.w	r3, r7, #8
 80007a6:	2105      	movs	r1, #5
 80007a8:	4618      	mov	r0, r3
 80007aa:	f002 fd19 	bl	80031e0 <HAL_RCC_ClockConfig>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80007b4:	f000 f810 	bl	80007d8 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 80007b8:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <SystemClock_Config+0xe0>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80007c0:	4a04      	ldr	r2, [pc, #16]	@ (80007d4 <SystemClock_Config+0xe0>)
 80007c2:	f043 0320 	orr.w	r3, r3, #32
 80007c6:	6013      	str	r3, [r2, #0]
}
 80007c8:	bf00      	nop
 80007ca:	3770      	adds	r7, #112	@ 0x70
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	44020800 	.word	0x44020800
 80007d4:	40022000 	.word	0x40022000

080007d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007dc:	b672      	cpsid	i
}
 80007de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007e0:	bf00      	nop
 80007e2:	e7fd      	b.n	80007e0 <Error_Handler+0x8>

080007e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007e8:	bf00      	nop
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
	...

080007f4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80007f8:	f3bf 8f4f 	dsb	sy
}
 80007fc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80007fe:	4b06      	ldr	r3, [pc, #24]	@ (8000818 <__NVIC_SystemReset+0x24>)
 8000800:	68db      	ldr	r3, [r3, #12]
 8000802:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000806:	4904      	ldr	r1, [pc, #16]	@ (8000818 <__NVIC_SystemReset+0x24>)
 8000808:	4b04      	ldr	r3, [pc, #16]	@ (800081c <__NVIC_SystemReset+0x28>)
 800080a:	4313      	orrs	r3, r2
 800080c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800080e:	f3bf 8f4f 	dsb	sy
}
 8000812:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000814:	bf00      	nop
 8000816:	e7fd      	b.n	8000814 <__NVIC_SystemReset+0x20>
 8000818:	e000ed00 	.word	0xe000ed00
 800081c:	05fa0004 	.word	0x05fa0004

08000820 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  volatile uint32_t nmi_source = 0;  // 用于调试观察NMI源
 8000826:	2300      	movs	r3, #0
 8000828:	607b      	str	r3, [r7, #4]
  
  // 1. 检查 HSE 时钟安全系统
  if (__HAL_RCC_GET_IT(RCC_IT_HSECSS))
 800082a:	4b20      	ldr	r3, [pc, #128]	@ (80008ac <NMI_Handler+0x8c>)
 800082c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800082e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000832:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000836:	d107      	bne.n	8000848 <NMI_Handler+0x28>
  {
    nmi_source = 1;  // HSE CSS
 8000838:	2301      	movs	r3, #1
 800083a:	607b      	str	r3, [r7, #4]
    __HAL_RCC_CLEAR_IT(RCC_IT_HSECSS);
 800083c:	4b1b      	ldr	r3, [pc, #108]	@ (80008ac <NMI_Handler+0x8c>)
 800083e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000842:	659a      	str	r2, [r3, #88]	@ 0x58
    NVIC_SystemReset();
 8000844:	f7ff ffd6 	bl	80007f4 <__NVIC_SystemReset>
//    nmi_source = 2;  // LSE CSS
//    __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
//  }
  
  // 3. 检查 Flash ECC 错误（双bit错误会触发NMI）
  if (READ_BIT(FLASH->ECCDETR, FLASH_ECCR_ECCD) != 0U)
 8000848:	4b19      	ldr	r3, [pc, #100]	@ (80008b0 <NMI_Handler+0x90>)
 800084a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800084e:	2b00      	cmp	r3, #0
 8000850:	da0f      	bge.n	8000872 <NMI_Handler+0x52>
  {
    nmi_source = 3;  // Flash ECC Double Detection
 8000852:	2303      	movs	r3, #3
 8000854:	607b      	str	r3, [r7, #4]
    // 记录错误地址
    volatile uint32_t ecc_addr = FLASH->ECCDR & FLASH_ECCR_ADDR_ECC;
 8000856:	4b16      	ldr	r3, [pc, #88]	@ (80008b0 <NMI_Handler+0x90>)
 8000858:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800085c:	b29b      	uxth	r3, r3
 800085e:	603b      	str	r3, [r7, #0]
    SET_BIT(FLASH->ECCDETR, FLASH_ECCR_ECCD);  // 清除标志
 8000860:	4b13      	ldr	r3, [pc, #76]	@ (80008b0 <NMI_Handler+0x90>)
 8000862:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8000866:	4a12      	ldr	r2, [pc, #72]	@ (80008b0 <NMI_Handler+0x90>)
 8000868:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800086c:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
    (void)ecc_addr;  // 防止编译器优化
 8000870:	683b      	ldr	r3, [r7, #0]
  }
  
  // 4. 检查 SRAM ECC 错误
  if (READ_BIT(RAMCFG_SRAM1->IER, RAMCFG_IER_ECCNMI) != 0U)
 8000872:	4b10      	ldr	r3, [pc, #64]	@ (80008b4 <NMI_Handler+0x94>)
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	f003 0308 	and.w	r3, r3, #8
 800087a:	2b00      	cmp	r3, #0
 800087c:	d00d      	beq.n	800089a <NMI_Handler+0x7a>
  {
    if (READ_BIT(RAMCFG_SRAM1->ISR, RAMCFG_ISR_DED) != 0U)
 800087e:	4b0d      	ldr	r3, [pc, #52]	@ (80008b4 <NMI_Handler+0x94>)
 8000880:	689b      	ldr	r3, [r3, #8]
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	2b00      	cmp	r3, #0
 8000888:	d007      	beq.n	800089a <NMI_Handler+0x7a>
    {
      nmi_source = 4;  // SRAM ECC错误
 800088a:	2304      	movs	r3, #4
 800088c:	607b      	str	r3, [r7, #4]
      SET_BIT(RAMCFG_SRAM1->ICR, RAMCFG_ICR_CDED);  // 清除标志
 800088e:	4b09      	ldr	r3, [pc, #36]	@ (80008b4 <NMI_Handler+0x94>)
 8000890:	695b      	ldr	r3, [r3, #20]
 8000892:	4a08      	ldr	r2, [pc, #32]	@ (80008b4 <NMI_Handler+0x94>)
 8000894:	f043 0302 	orr.w	r3, r3, #2
 8000898:	6153      	str	r3, [r2, #20]
    }
  }
  
  // 5. 如果没有找到明确的NMI源，可能是硬件问题或栈溢出
  if (nmi_source == 0)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d102      	bne.n	80008a6 <NMI_Handler+0x86>
  {
    nmi_source = 99;  // 未知NMI源
 80008a0:	2363      	movs	r3, #99	@ 0x63
 80008a2:	607b      	str	r3, [r7, #4]
  
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  // 在调试器中设置断点查看 nmi_source 的值
  // 1 = HSE CSS, 2 = LSE CSS, 3 = Flash ECC, 4 = SRAM ECC, 99 = 未知
  while (1)
 80008a4:	bf00      	nop
 80008a6:	bf00      	nop
 80008a8:	e7fd      	b.n	80008a6 <NMI_Handler+0x86>
 80008aa:	bf00      	nop
 80008ac:	44020c00 	.word	0x44020c00
 80008b0:	40022000 	.word	0x40022000
 80008b4:	40026000 	.word	0x40026000

080008b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b085      	sub	sp, #20
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	   uint32_t cfsr = SCB->CFSR;    // 配置错误状态寄存器
 80008be:	4b07      	ldr	r3, [pc, #28]	@ (80008dc <HardFault_Handler+0x24>)
 80008c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008c2:	60fb      	str	r3, [r7, #12]
	    uint32_t hfsr = SCB->HFSR;    // HardFault状态寄存器
 80008c4:	4b05      	ldr	r3, [pc, #20]	@ (80008dc <HardFault_Handler+0x24>)
 80008c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008c8:	60bb      	str	r3, [r7, #8]
	    uint32_t mmfar = SCB->MMFAR;  // 内存管理fault地址
 80008ca:	4b04      	ldr	r3, [pc, #16]	@ (80008dc <HardFault_Handler+0x24>)
 80008cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008ce:	607b      	str	r3, [r7, #4]
	    uint32_t bfar = SCB->BFAR;    // 总线fault地址
 80008d0:	4b02      	ldr	r3, [pc, #8]	@ (80008dc <HardFault_Handler+0x24>)
 80008d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80008d4:	603b      	str	r3, [r7, #0]
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008d6:	bf00      	nop
 80008d8:	e7fd      	b.n	80008d6 <HardFault_Handler+0x1e>
 80008da:	bf00      	nop
 80008dc:	e000ed00 	.word	0xe000ed00

080008e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008e4:	bf00      	nop
 80008e6:	e7fd      	b.n	80008e4 <MemManage_Handler+0x4>

080008e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ec:	bf00      	nop
 80008ee:	e7fd      	b.n	80008ec <BusFault_Handler+0x4>

080008f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008f4:	bf00      	nop
 80008f6:	e7fd      	b.n	80008f4 <UsageFault_Handler+0x4>

080008f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008fc:	bf00      	nop
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr

08000906 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000906:	b480      	push	{r7}
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800090a:	bf00      	nop
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr

08000914 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000918:	bf00      	nop
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000922:	b580      	push	{r7, lr}
 8000924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000926:	f000 fb75 	bl	8001014 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
	...

08000930 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8000934:	4802      	ldr	r0, [pc, #8]	@ (8000940 <GPDMA1_Channel0_IRQHandler+0x10>)
 8000936:	f001 f808 	bl	800194a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	20000158 	.word	0x20000158

08000944 <GPDMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 1 global interrupt.
  */
void GPDMA1_Channel1_IRQHandler(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel1_IRQn 0 */

  /* USER CODE END GPDMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel1);
 8000948:	4802      	ldr	r0, [pc, #8]	@ (8000954 <GPDMA1_Channel1_IRQHandler+0x10>)
 800094a:	f000 fffe 	bl	800194a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel1_IRQn 1 */

  /* USER CODE END GPDMA1_Channel1_IRQn 1 */
}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	200000e0 	.word	0x200000e0

08000958 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800095c:	4802      	ldr	r0, [pc, #8]	@ (8000968 <USART1_IRQHandler+0x10>)
 800095e:	f005 fb69 	bl	8006034 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	2000004c 	.word	0x2000004c

0800096c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000972:	4b30      	ldr	r3, [pc, #192]	@ (8000a34 <SystemInit+0xc8>)
 8000974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000978:	4a2e      	ldr	r2, [pc, #184]	@ (8000a34 <SystemInit+0xc8>)
 800097a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800097e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000982:	4b2d      	ldr	r3, [pc, #180]	@ (8000a38 <SystemInit+0xcc>)
 8000984:	2201      	movs	r2, #1
 8000986:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000988:	4b2b      	ldr	r3, [pc, #172]	@ (8000a38 <SystemInit+0xcc>)
 800098a:	2200      	movs	r2, #0
 800098c:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800098e:	4b2a      	ldr	r3, [pc, #168]	@ (8000a38 <SystemInit+0xcc>)
 8000990:	2200      	movs	r2, #0
 8000992:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000994:	4b28      	ldr	r3, [pc, #160]	@ (8000a38 <SystemInit+0xcc>)
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	4927      	ldr	r1, [pc, #156]	@ (8000a38 <SystemInit+0xcc>)
 800099a:	4b28      	ldr	r3, [pc, #160]	@ (8000a3c <SystemInit+0xd0>)
 800099c:	4013      	ands	r3, r2
 800099e:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80009a0:	4b25      	ldr	r3, [pc, #148]	@ (8000a38 <SystemInit+0xcc>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80009a6:	4b24      	ldr	r3, [pc, #144]	@ (8000a38 <SystemInit+0xcc>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80009ac:	4b22      	ldr	r3, [pc, #136]	@ (8000a38 <SystemInit+0xcc>)
 80009ae:	4a24      	ldr	r2, [pc, #144]	@ (8000a40 <SystemInit+0xd4>)
 80009b0:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80009b2:	4b21      	ldr	r3, [pc, #132]	@ (8000a38 <SystemInit+0xcc>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 80009b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000a38 <SystemInit+0xcc>)
 80009ba:	4a21      	ldr	r2, [pc, #132]	@ (8000a40 <SystemInit+0xd4>)
 80009bc:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80009be:	4b1e      	ldr	r3, [pc, #120]	@ (8000a38 <SystemInit+0xcc>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80009c4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a38 <SystemInit+0xcc>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a1b      	ldr	r2, [pc, #108]	@ (8000a38 <SystemInit+0xcc>)
 80009ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80009ce:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80009d0:	4b19      	ldr	r3, [pc, #100]	@ (8000a38 <SystemInit+0xcc>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80009d6:	4b17      	ldr	r3, [pc, #92]	@ (8000a34 <SystemInit+0xc8>)
 80009d8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80009dc:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80009de:	4b19      	ldr	r3, [pc, #100]	@ (8000a44 <SystemInit+0xd8>)
 80009e0:	699b      	ldr	r3, [r3, #24]
 80009e2:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 80009e6:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80009ee:	d003      	beq.n	80009f8 <SystemInit+0x8c>
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80009f6:	d117      	bne.n	8000a28 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80009f8:	4b12      	ldr	r3, [pc, #72]	@ (8000a44 <SystemInit+0xd8>)
 80009fa:	69db      	ldr	r3, [r3, #28]
 80009fc:	f003 0301 	and.w	r3, r3, #1
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d005      	beq.n	8000a10 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000a04:	4b0f      	ldr	r3, [pc, #60]	@ (8000a44 <SystemInit+0xd8>)
 8000a06:	4a10      	ldr	r2, [pc, #64]	@ (8000a48 <SystemInit+0xdc>)
 8000a08:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a44 <SystemInit+0xd8>)
 8000a0c:	4a0f      	ldr	r2, [pc, #60]	@ (8000a4c <SystemInit+0xe0>)
 8000a0e:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000a10:	4b0c      	ldr	r3, [pc, #48]	@ (8000a44 <SystemInit+0xd8>)
 8000a12:	69db      	ldr	r3, [r3, #28]
 8000a14:	4a0b      	ldr	r2, [pc, #44]	@ (8000a44 <SystemInit+0xd8>)
 8000a16:	f043 0302 	orr.w	r3, r3, #2
 8000a1a:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000a1c:	4b09      	ldr	r3, [pc, #36]	@ (8000a44 <SystemInit+0xd8>)
 8000a1e:	69db      	ldr	r3, [r3, #28]
 8000a20:	4a08      	ldr	r2, [pc, #32]	@ (8000a44 <SystemInit+0xd8>)
 8000a22:	f043 0301 	orr.w	r3, r3, #1
 8000a26:	61d3      	str	r3, [r2, #28]
  }
}
 8000a28:	bf00      	nop
 8000a2a:	370c      	adds	r7, #12
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	e000ed00 	.word	0xe000ed00
 8000a38:	44020c00 	.word	0x44020c00
 8000a3c:	fae2eae3 	.word	0xfae2eae3
 8000a40:	01010280 	.word	0x01010280
 8000a44:	40022000 	.word	0x40022000
 8000a48:	08192a3b 	.word	0x08192a3b
 8000a4c:	4c5d6e7f 	.word	0x4c5d6e7f

08000a50 <MX_USART1_UART_Init>:
DMA_HandleTypeDef handle_GPDMA1_Channel0;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a54:	4b23      	ldr	r3, [pc, #140]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000a56:	4a24      	ldr	r2, [pc, #144]	@ (8000ae8 <MX_USART1_UART_Init+0x98>)
 8000a58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a5a:	4b22      	ldr	r3, [pc, #136]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000a5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a62:	4b20      	ldr	r3, [pc, #128]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a68:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a74:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000a76:	220c      	movs	r2, #12
 8000a78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a80:	4b18      	ldr	r3, [pc, #96]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a86:	4b17      	ldr	r3, [pc, #92]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a8c:	4b15      	ldr	r3, [pc, #84]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a92:	4b14      	ldr	r3, [pc, #80]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a98:	4812      	ldr	r0, [pc, #72]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000a9a:	f004 ffb5 	bl	8005a08 <HAL_UART_Init>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000aa4:	f7ff fe98 	bl	80007d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000aa8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000aac:	480d      	ldr	r0, [pc, #52]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000aae:	f007 fac2 	bl	8008036 <HAL_UARTEx_SetTxFifoThreshold>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8000ab8:	f7ff fe8e 	bl	80007d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000abc:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000ac0:	4808      	ldr	r0, [pc, #32]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000ac2:	f007 faf6 	bl	80080b2 <HAL_UARTEx_SetRxFifoThreshold>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_USART1_UART_Init+0x80>
  {
    Error_Handler();
 8000acc:	f7ff fe84 	bl	80007d8 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8000ad0:	4804      	ldr	r0, [pc, #16]	@ (8000ae4 <MX_USART1_UART_Init+0x94>)
 8000ad2:	f007 fa75 	bl	8007fc0 <HAL_UARTEx_EnableFifoMode>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_USART1_UART_Init+0x90>
  {
    Error_Handler();
 8000adc:	f7ff fe7c 	bl	80007d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ae0:	bf00      	nop
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	2000004c 	.word	0x2000004c
 8000ae8:	40013800 	.word	0x40013800

08000aec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b0ac      	sub	sp, #176	@ 0xb0
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
 8000afc:	605a      	str	r2, [r3, #4]
 8000afe:	609a      	str	r2, [r3, #8]
 8000b00:	60da      	str	r2, [r3, #12]
 8000b02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b04:	f107 0310 	add.w	r3, r7, #16
 8000b08:	2288      	movs	r2, #136	@ 0x88
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f008 fd2b 	bl	8009568 <memset>
  if(uartHandle->Instance==USART1)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4a78      	ldr	r2, [pc, #480]	@ (8000cf8 <HAL_UART_MspInit+0x20c>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	f040 80e9 	bne.w	8000cf0 <HAL_UART_MspInit+0x204>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b1e:	f04f 0201 	mov.w	r2, #1
 8000b22:	f04f 0300 	mov.w	r3, #0
 8000b26:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 8000b2a:	2303      	movs	r3, #3
 8000b2c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 6;
 8000b2e:	2306      	movs	r3, #6
 8000b30:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2N = 36;
 8000b32:	2324      	movs	r3, #36	@ 0x24
 8000b34:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000b36:	2302      	movs	r3, #2
 8000b38:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 8000b42:	2308      	movs	r3, #8
 8000b44:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
 8000b46:	2300      	movs	r3, #0
 8000b48:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVQ;
 8000b4e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PLL2Q;
 8000b54:	2301      	movs	r3, #1
 8000b56:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b58:	f107 0310 	add.w	r3, r7, #16
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f002 fe81 	bl	8003864 <HAL_RCCEx_PeriphCLKConfig>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <HAL_UART_MspInit+0x80>
    {
      Error_Handler();
 8000b68:	f7ff fe36 	bl	80007d8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b6c:	4b63      	ldr	r3, [pc, #396]	@ (8000cfc <HAL_UART_MspInit+0x210>)
 8000b6e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000b72:	4a62      	ldr	r2, [pc, #392]	@ (8000cfc <HAL_UART_MspInit+0x210>)
 8000b74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b78:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000b7c:	4b5f      	ldr	r3, [pc, #380]	@ (8000cfc <HAL_UART_MspInit+0x210>)
 8000b7e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000b82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	4b5c      	ldr	r3, [pc, #368]	@ (8000cfc <HAL_UART_MspInit+0x210>)
 8000b8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000b90:	4a5a      	ldr	r2, [pc, #360]	@ (8000cfc <HAL_UART_MspInit+0x210>)
 8000b92:	f043 0301 	orr.w	r3, r3, #1
 8000b96:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000b9a:	4b58      	ldr	r3, [pc, #352]	@ (8000cfc <HAL_UART_MspInit+0x210>)
 8000b9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ba0:	f003 0301 	and.w	r3, r3, #1
 8000ba4:	60bb      	str	r3, [r7, #8]
 8000ba6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000ba8:	2306      	movs	r3, #6
 8000baa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART1;
 8000bc0:	2308      	movs	r3, #8
 8000bc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000bca:	4619      	mov	r1, r3
 8000bcc:	484c      	ldr	r0, [pc, #304]	@ (8000d00 <HAL_UART_MspInit+0x214>)
 8000bce:	f001 fcb5 	bl	800253c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* GPDMA1_REQUEST_USART1_TX Init */
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 8000bd2:	4b4c      	ldr	r3, [pc, #304]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000bd4:	4a4c      	ldr	r2, [pc, #304]	@ (8000d08 <HAL_UART_MspInit+0x21c>)
 8000bd6:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel1.Init.Request = GPDMA1_REQUEST_USART1_TX;
 8000bd8:	4b4a      	ldr	r3, [pc, #296]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000bda:	2216      	movs	r2, #22
 8000bdc:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel1.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000bde:	4b49      	ldr	r3, [pc, #292]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000be4:	4b47      	ldr	r3, [pc, #284]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000be6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000bea:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel1.Init.SrcInc = DMA_SINC_INCREMENTED;
 8000bec:	4b45      	ldr	r3, [pc, #276]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000bee:	2208      	movs	r2, #8
 8000bf0:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel1.Init.DestInc = DMA_DINC_FIXED;
 8000bf2:	4b44      	ldr	r3, [pc, #272]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel1.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8000bf8:	4b42      	ldr	r3, [pc, #264]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel1.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8000bfe:	4b41      	ldr	r3, [pc, #260]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel1.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8000c04:	4b3f      	ldr	r3, [pc, #252]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000c06:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000c0a:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel1.Init.SrcBurstLength = 1;
 8000c0c:	4b3d      	ldr	r3, [pc, #244]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000c0e:	2201      	movs	r2, #1
 8000c10:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel1.Init.DestBurstLength = 1;
 8000c12:	4b3c      	ldr	r3, [pc, #240]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000c14:	2201      	movs	r2, #1
 8000c16:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel1.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8000c18:	4b3a      	ldr	r3, [pc, #232]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel1.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000c1e:	4b39      	ldr	r3, [pc, #228]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel1.Init.Mode = DMA_NORMAL;
 8000c24:	4b37      	ldr	r3, [pc, #220]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel1) != HAL_OK)
 8000c2a:	4836      	ldr	r0, [pc, #216]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000c2c:	f000 fbf8 	bl	8001420 <HAL_DMA_Init>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <HAL_UART_MspInit+0x14e>
    {
      Error_Handler();
 8000c36:	f7ff fdcf 	bl	80007d8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle, hdmatx, handle_GPDMA1_Channel1);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4a31      	ldr	r2, [pc, #196]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000c3e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000c40:	4a30      	ldr	r2, [pc, #192]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000c46:	2110      	movs	r1, #16
 8000c48:	482e      	ldr	r0, [pc, #184]	@ (8000d04 <HAL_UART_MspInit+0x218>)
 8000c4a:	f000 ffeb 	bl	8001c24 <HAL_DMA_ConfigChannelAttributes>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <HAL_UART_MspInit+0x16c>
    {
      Error_Handler();
 8000c54:	f7ff fdc0 	bl	80007d8 <Error_Handler>
    }

    /* GPDMA1_REQUEST_USART1_RX Init */
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8000c58:	4b2c      	ldr	r3, [pc, #176]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000c5a:	4a2d      	ldr	r2, [pc, #180]	@ (8000d10 <HAL_UART_MspInit+0x224>)
 8000c5c:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_USART1_RX;
 8000c5e:	4b2b      	ldr	r3, [pc, #172]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000c60:	2215      	movs	r2, #21
 8000c62:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000c64:	4b29      	ldr	r3, [pc, #164]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c6a:	4b28      	ldr	r3, [pc, #160]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 8000c70:	4b26      	ldr	r3, [pc, #152]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_INCREMENTED;
 8000c76:	4b25      	ldr	r3, [pc, #148]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000c78:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000c7c:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8000c7e:	4b23      	ldr	r3, [pc, #140]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8000c84:	4b21      	ldr	r3, [pc, #132]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_HIGH_PRIORITY;
 8000c8a:	4b20      	ldr	r3, [pc, #128]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000c8c:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000c90:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8000c92:	4b1e      	ldr	r3, [pc, #120]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8000c98:	4b1c      	ldr	r3, [pc, #112]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8000c9e:	4b1b      	ldr	r3, [pc, #108]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000ca4:	4b19      	ldr	r3, [pc, #100]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8000caa:	4b18      	ldr	r3, [pc, #96]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8000cb0:	4816      	ldr	r0, [pc, #88]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000cb2:	f000 fbb5 	bl	8001420 <HAL_DMA_Init>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <HAL_UART_MspInit+0x1d4>
    {
      Error_Handler();
 8000cbc:	f7ff fd8c 	bl	80007d8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel0);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	4a12      	ldr	r2, [pc, #72]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000cc4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000cc8:	4a10      	ldr	r2, [pc, #64]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000cce:	2110      	movs	r1, #16
 8000cd0:	480e      	ldr	r0, [pc, #56]	@ (8000d0c <HAL_UART_MspInit+0x220>)
 8000cd2:	f000 ffa7 	bl	8001c24 <HAL_DMA_ConfigChannelAttributes>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <HAL_UART_MspInit+0x1f4>
    {
      Error_Handler();
 8000cdc:	f7ff fd7c 	bl	80007d8 <Error_Handler>
    }

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	203a      	movs	r0, #58	@ 0x3a
 8000ce6:	f000 fab5 	bl	8001254 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000cea:	203a      	movs	r0, #58	@ 0x3a
 8000cec:	f000 facc 	bl	8001288 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000cf0:	bf00      	nop
 8000cf2:	37b0      	adds	r7, #176	@ 0xb0
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	40013800 	.word	0x40013800
 8000cfc:	44020c00 	.word	0x44020c00
 8000d00:	42020000 	.word	0x42020000
 8000d04:	200000e0 	.word	0x200000e0
 8000d08:	400200d0 	.word	0x400200d0
 8000d0c:	20000158 	.word	0x20000158
 8000d10:	40020050 	.word	0x40020050

08000d14 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a10      	ldr	r2, [pc, #64]	@ (8000d64 <HAL_UART_MspDeInit+0x50>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d119      	bne.n	8000d5a <HAL_UART_MspDeInit+0x46>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8000d26:	4b10      	ldr	r3, [pc, #64]	@ (8000d68 <HAL_UART_MspDeInit+0x54>)
 8000d28:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000d2c:	4a0e      	ldr	r2, [pc, #56]	@ (8000d68 <HAL_UART_MspDeInit+0x54>)
 8000d2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000d32:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2);
 8000d36:	2106      	movs	r1, #6
 8000d38:	480c      	ldr	r0, [pc, #48]	@ (8000d6c <HAL_UART_MspDeInit+0x58>)
 8000d3a:	f001 fd5d 	bl	80027f8 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000d42:	4618      	mov	r0, r3
 8000d44:	f000 fc38 	bl	80015b8 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f000 fc32 	bl	80015b8 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8000d54:	203a      	movs	r0, #58	@ 0x3a
 8000d56:	f000 faa5 	bl	80012a4 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40013800 	.word	0x40013800
 8000d68:	44020c00 	.word	0x44020c00
 8000d6c:	42020000 	.word	0x42020000

08000d70 <HAL_UARTEx_RxEventCallback>:
uint8_t UART1_Complete_flag=0;
extern uint8_t cmdStr[128];
uint16_t rx_len = 0;
extern uint8_t rx_buffer[MAX_FRAME_SIZE];
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b084      	sub	sp, #16
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
 8000d78:	460b      	mov	r3, r1
 8000d7a:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a18      	ldr	r2, [pc, #96]	@ (8000de4 <HAL_UARTEx_RxEventCallback+0x74>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d12a      	bne.n	8000ddc <HAL_UARTEx_RxEventCallback+0x6c>
	{
		// ⚠️ Update模式下的处理
		if (UART1_in_update_mode)
 8000d86:	4b18      	ldr	r3, [pc, #96]	@ (8000de8 <HAL_UARTEx_RxEventCallback+0x78>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d013      	beq.n	8000db6 <HAL_UARTEx_RxEventCallback+0x46>
		{
			// ✅ 只设置标志，不在中断中计算 rx_len
			// rx_len 将在主循环中读取 DMA 计数器计算（那时更稳定）
			UART1_Complete_flag = 1;
 8000d8e:	4b17      	ldr	r3, [pc, #92]	@ (8000dec <HAL_UARTEx_RxEventCallback+0x7c>)
 8000d90:	2201      	movs	r2, #1
 8000d92:	701a      	strb	r2, [r3, #0]
			
			// 清除标志防止干扰
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	2210      	movs	r2, #16
 8000d9a:	621a      	str	r2, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2208      	movs	r2, #8
 8000da2:	621a      	str	r2, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2204      	movs	r2, #4
 8000daa:	621a      	str	r2, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2202      	movs	r2, #2
 8000db2:	621a      	str	r2, [r3, #32]
			return;
 8000db4:	e012      	b.n	8000ddc <HAL_UARTEx_RxEventCallback+0x6c>
		}

		// Menu 模式：使用中断接收
		uint32_t event_type = HAL_UARTEx_GetRxEventType(huart);
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f007 fa6c 	bl	8008294 <HAL_UARTEx_GetRxEventType>
 8000dbc:	60f8      	str	r0, [r7, #12]
		// 如果是空闲事件，设置标志让主循环知道
		if (event_type == HAL_UART_RXEVENT_IDLE)  // 或 HAL_UART_RXEVENT_TC
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	2b02      	cmp	r3, #2
 8000dc2:	d106      	bne.n	8000dd2 <HAL_UARTEx_RxEventCallback+0x62>
		{
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	2210      	movs	r2, #16
 8000dca:	621a      	str	r2, [r3, #32]
			UART1_flag=1;
 8000dcc:	4b08      	ldr	r3, [pc, #32]	@ (8000df0 <HAL_UARTEx_RxEventCallback+0x80>)
 8000dce:	2201      	movs	r2, #1
 8000dd0:	701a      	strb	r2, [r3, #0]
		}
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, 128);
 8000dd2:	2280      	movs	r2, #128	@ 0x80
 8000dd4:	4907      	ldr	r1, [pc, #28]	@ (8000df4 <HAL_UARTEx_RxEventCallback+0x84>)
 8000dd6:	4808      	ldr	r0, [pc, #32]	@ (8000df8 <HAL_UARTEx_RxEventCallback+0x88>)
 8000dd8:	f007 f9a9 	bl	800812e <HAL_UARTEx_ReceiveToIdle_IT>
	}
}
 8000ddc:	3710      	adds	r7, #16
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	40013800 	.word	0x40013800
 8000de8:	200001d1 	.word	0x200001d1
 8000dec:	200001d2 	.word	0x200001d2
 8000df0:	200001d0 	.word	0x200001d0
 8000df4:	200001e4 	.word	0x200001e4
 8000df8:	2000004c 	.word	0x2000004c

08000dfc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000dfc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e34 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000e00:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000e02:	e003      	b.n	8000e0c <LoopCopyDataInit>

08000e04 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000e04:	4b0c      	ldr	r3, [pc, #48]	@ (8000e38 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000e06:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000e08:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000e0a:	3104      	adds	r1, #4

08000e0c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000e0c:	480b      	ldr	r0, [pc, #44]	@ (8000e3c <LoopForever+0xa>)
	ldr	r3, =_edata
 8000e0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e40 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000e10:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000e12:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000e14:	d3f6      	bcc.n	8000e04 <CopyDataInit>
	ldr	r2, =_sbss
 8000e16:	4a0b      	ldr	r2, [pc, #44]	@ (8000e44 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000e18:	e002      	b.n	8000e20 <LoopFillZerobss>

08000e1a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000e1a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000e1c:	f842 3b04 	str.w	r3, [r2], #4

08000e20 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000e20:	4b09      	ldr	r3, [pc, #36]	@ (8000e48 <LoopForever+0x16>)
	cmp	r2, r3
 8000e22:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000e24:	d3f9      	bcc.n	8000e1a <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e26:	f7ff fda1 	bl	800096c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e2a:	f008 fba5 	bl	8009578 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e2e:	f7ff fc4b 	bl	80006c8 <main>

08000e32 <LoopForever>:

LoopForever:
    b LoopForever
 8000e32:	e7fe      	b.n	8000e32 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000e34:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8000e38:	08009d28 	.word	0x08009d28
	ldr	r0, =_sdata
 8000e3c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000e40:	2000002c 	.word	0x2000002c
	ldr	r2, =_sbss
 8000e44:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 8000e48:	20006310 	.word	0x20006310

08000e4c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e4c:	e7fe      	b.n	8000e4c <ADC1_IRQHandler>
	...

08000e50 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e54:	2003      	movs	r0, #3
 8000e56:	f000 f9f2 	bl	800123e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000e5a:	f002 fb79 	bl	8003550 <HAL_RCC_GetSysClockFreq>
 8000e5e:	4602      	mov	r2, r0
 8000e60:	4b0c      	ldr	r3, [pc, #48]	@ (8000e94 <HAL_Init+0x44>)
 8000e62:	6a1b      	ldr	r3, [r3, #32]
 8000e64:	f003 030f 	and.w	r3, r3, #15
 8000e68:	490b      	ldr	r1, [pc, #44]	@ (8000e98 <HAL_Init+0x48>)
 8000e6a:	5ccb      	ldrb	r3, [r1, r3]
 8000e6c:	fa22 f303 	lsr.w	r3, r2, r3
 8000e70:	4a0a      	ldr	r2, [pc, #40]	@ (8000e9c <HAL_Init+0x4c>)
 8000e72:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000e74:	2004      	movs	r0, #4
 8000e76:	f000 fa45 	bl	8001304 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e7a:	200f      	movs	r0, #15
 8000e7c:	f000 f854 	bl	8000f28 <HAL_InitTick>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	e002      	b.n	8000e90 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000e8a:	f7ff fcab 	bl	80007e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e8e:	2300      	movs	r3, #0
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	44020c00 	.word	0x44020c00
 8000e98:	080098d8 	.word	0x080098d8
 8000e9c:	20000000 	.word	0x20000000

08000ea0 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000ea4:	4b15      	ldr	r3, [pc, #84]	@ (8000efc <HAL_DeInit+0x5c>)
 8000ea6:	4a16      	ldr	r2, [pc, #88]	@ (8000f00 <HAL_DeInit+0x60>)
 8000ea8:	675a      	str	r2, [r3, #116]	@ 0x74
 8000eaa:	4b14      	ldr	r3, [pc, #80]	@ (8000efc <HAL_DeInit+0x5c>)
 8000eac:	4a15      	ldr	r2, [pc, #84]	@ (8000f04 <HAL_DeInit+0x64>)
 8000eae:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 8000eb0:	4b12      	ldr	r3, [pc, #72]	@ (8000efc <HAL_DeInit+0x5c>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	675a      	str	r2, [r3, #116]	@ 0x74
 8000eb6:	4b11      	ldr	r3, [pc, #68]	@ (8000efc <HAL_DeInit+0x5c>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 8000ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8000efc <HAL_DeInit+0x5c>)
 8000ebe:	4a12      	ldr	r2, [pc, #72]	@ (8000f08 <HAL_DeInit+0x68>)
 8000ec0:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 8000ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8000efc <HAL_DeInit+0x5c>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_APB3_FORCE_RESET();
 8000ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8000efc <HAL_DeInit+0x5c>)
 8000eca:	4a10      	ldr	r2, [pc, #64]	@ (8000f0c <HAL_DeInit+0x6c>)
 8000ecc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  __HAL_RCC_APB3_RELEASE_RESET();
 8000ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8000efc <HAL_DeInit+0x5c>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  __HAL_RCC_AHB1_FORCE_RESET();
 8000ed8:	4b08      	ldr	r3, [pc, #32]	@ (8000efc <HAL_DeInit+0x5c>)
 8000eda:	4a0d      	ldr	r2, [pc, #52]	@ (8000f10 <HAL_DeInit+0x70>)
 8000edc:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000ede:	4b07      	ldr	r3, [pc, #28]	@ (8000efc <HAL_DeInit+0x5c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 8000ee4:	4b05      	ldr	r3, [pc, #20]	@ (8000efc <HAL_DeInit+0x5c>)
 8000ee6:	4a0b      	ldr	r2, [pc, #44]	@ (8000f14 <HAL_DeInit+0x74>)
 8000ee8:	665a      	str	r2, [r3, #100]	@ 0x64
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000eea:	4b04      	ldr	r3, [pc, #16]	@ (8000efc <HAL_DeInit+0x5c>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	665a      	str	r2, [r3, #100]	@ 0x64
  __HAL_RCC_AHB4_FORCE_RESET();
  __HAL_RCC_AHB4_RELEASE_RESET();
#endif /* AHB4PERIPH_BASE */

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000ef0:	f000 f812 	bl	8000f18 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8000ef4:	2300      	movs	r3, #0
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	44020c00 	.word	0x44020c00
 8000f00:	dffec1ff 	.word	0xdffec1ff
 8000f04:	4080062b 	.word	0x4080062b
 8000f08:	017f7800 	.word	0x017f7800
 8000f0c:	001008e0 	.word	0x001008e0
 8000f10:	010ad003 	.word	0x010ad003
 8000f14:	001f1dff 	.word	0x001f1dff

08000f18 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
	...

08000f28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000f30:	2300      	movs	r3, #0
 8000f32:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000f34:	4b33      	ldr	r3, [pc, #204]	@ (8001004 <HAL_InitTick+0xdc>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d101      	bne.n	8000f40 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	e05c      	b.n	8000ffa <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000f40:	4b31      	ldr	r3, [pc, #196]	@ (8001008 <HAL_InitTick+0xe0>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f003 0304 	and.w	r3, r3, #4
 8000f48:	2b04      	cmp	r3, #4
 8000f4a:	d10c      	bne.n	8000f66 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000f4c:	4b2f      	ldr	r3, [pc, #188]	@ (800100c <HAL_InitTick+0xe4>)
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	4b2c      	ldr	r3, [pc, #176]	@ (8001004 <HAL_InitTick+0xdc>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	4619      	mov	r1, r3
 8000f56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	e037      	b.n	8000fd6 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000f66:	f000 fa25 	bl	80013b4 <HAL_SYSTICK_GetCLKSourceConfig>
 8000f6a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d023      	beq.n	8000fba <HAL_InitTick+0x92>
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d82d      	bhi.n	8000fd4 <HAL_InitTick+0xac>
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d003      	beq.n	8000f86 <HAL_InitTick+0x5e>
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d00d      	beq.n	8000fa0 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000f84:	e026      	b.n	8000fd4 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000f86:	4b21      	ldr	r3, [pc, #132]	@ (800100c <HAL_InitTick+0xe4>)
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001004 <HAL_InitTick+0xdc>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	4619      	mov	r1, r3
 8000f90:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000f94:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f98:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f9c:	60fb      	str	r3, [r7, #12]
        break;
 8000f9e:	e01a      	b.n	8000fd6 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000fa0:	4b18      	ldr	r3, [pc, #96]	@ (8001004 <HAL_InitTick+0xdc>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000faa:	fbb3 f3f2 	udiv	r3, r3, r2
 8000fae:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fb6:	60fb      	str	r3, [r7, #12]
        break;
 8000fb8:	e00d      	b.n	8000fd6 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000fba:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <HAL_InitTick+0xdc>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fc4:	fbb3 f3f2 	udiv	r3, r3, r2
 8000fc8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fd0:	60fb      	str	r3, [r7, #12]
        break;
 8000fd2:	e000      	b.n	8000fd6 <HAL_InitTick+0xae>
        break;
 8000fd4:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000fd6:	68f8      	ldr	r0, [r7, #12]
 8000fd8:	f000 f972 	bl	80012c0 <HAL_SYSTICK_Config>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e009      	b.n	8000ffa <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	6879      	ldr	r1, [r7, #4]
 8000fea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000fee:	f000 f931 	bl	8001254 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000ff2:	4a07      	ldr	r2, [pc, #28]	@ (8001010 <HAL_InitTick+0xe8>)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000008 	.word	0x20000008
 8001008:	e000e010 	.word	0xe000e010
 800100c:	20000000 	.word	0x20000000
 8001010:	20000004 	.word	0x20000004

08001014 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001018:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <HAL_IncTick+0x20>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	461a      	mov	r2, r3
 800101e:	4b06      	ldr	r3, [pc, #24]	@ (8001038 <HAL_IncTick+0x24>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4413      	add	r3, r2
 8001024:	4a04      	ldr	r2, [pc, #16]	@ (8001038 <HAL_IncTick+0x24>)
 8001026:	6013      	str	r3, [r2, #0]
}
 8001028:	bf00      	nop
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	20000008 	.word	0x20000008
 8001038:	200001d8 	.word	0x200001d8

0800103c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  return uwTick;
 8001040:	4b03      	ldr	r3, [pc, #12]	@ (8001050 <HAL_GetTick+0x14>)
 8001042:	681b      	ldr	r3, [r3, #0]
}
 8001044:	4618      	mov	r0, r3
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	200001d8 	.word	0x200001d8

08001054 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800105c:	f7ff ffee 	bl	800103c <HAL_GetTick>
 8001060:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800106c:	d005      	beq.n	800107a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800106e:	4b0a      	ldr	r3, [pc, #40]	@ (8001098 <HAL_Delay+0x44>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	461a      	mov	r2, r3
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	4413      	add	r3, r2
 8001078:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800107a:	bf00      	nop
 800107c:	f7ff ffde 	bl	800103c <HAL_GetTick>
 8001080:	4602      	mov	r2, r0
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	68fa      	ldr	r2, [r7, #12]
 8001088:	429a      	cmp	r2, r3
 800108a:	d8f7      	bhi.n	800107c <HAL_Delay+0x28>
  {
  }
}
 800108c:	bf00      	nop
 800108e:	bf00      	nop
 8001090:	3710      	adds	r7, #16
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	20000008 	.word	0x20000008

0800109c <__NVIC_SetPriorityGrouping>:
{
 800109c:	b480      	push	{r7}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f003 0307 	and.w	r3, r3, #7
 80010aa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010ac:	4b0c      	ldr	r3, [pc, #48]	@ (80010e0 <__NVIC_SetPriorityGrouping+0x44>)
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010b2:	68ba      	ldr	r2, [r7, #8]
 80010b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010b8:	4013      	ands	r3, r2
 80010ba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010ce:	4a04      	ldr	r2, [pc, #16]	@ (80010e0 <__NVIC_SetPriorityGrouping+0x44>)
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	60d3      	str	r3, [r2, #12]
}
 80010d4:	bf00      	nop
 80010d6:	3714      	adds	r7, #20
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	e000ed00 	.word	0xe000ed00

080010e4 <__NVIC_GetPriorityGrouping>:
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010e8:	4b04      	ldr	r3, [pc, #16]	@ (80010fc <__NVIC_GetPriorityGrouping+0x18>)
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	0a1b      	lsrs	r3, r3, #8
 80010ee:	f003 0307 	and.w	r3, r3, #7
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	e000ed00 	.word	0xe000ed00

08001100 <__NVIC_EnableIRQ>:
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800110a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800110e:	2b00      	cmp	r3, #0
 8001110:	db0b      	blt.n	800112a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001112:	88fb      	ldrh	r3, [r7, #6]
 8001114:	f003 021f 	and.w	r2, r3, #31
 8001118:	4907      	ldr	r1, [pc, #28]	@ (8001138 <__NVIC_EnableIRQ+0x38>)
 800111a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800111e:	095b      	lsrs	r3, r3, #5
 8001120:	2001      	movs	r0, #1
 8001122:	fa00 f202 	lsl.w	r2, r0, r2
 8001126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800112a:	bf00      	nop
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	e000e100 	.word	0xe000e100

0800113c <__NVIC_DisableIRQ>:
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001146:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800114a:	2b00      	cmp	r3, #0
 800114c:	db12      	blt.n	8001174 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800114e:	88fb      	ldrh	r3, [r7, #6]
 8001150:	f003 021f 	and.w	r2, r3, #31
 8001154:	490a      	ldr	r1, [pc, #40]	@ (8001180 <__NVIC_DisableIRQ+0x44>)
 8001156:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800115a:	095b      	lsrs	r3, r3, #5
 800115c:	2001      	movs	r0, #1
 800115e:	fa00 f202 	lsl.w	r2, r0, r2
 8001162:	3320      	adds	r3, #32
 8001164:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001168:	f3bf 8f4f 	dsb	sy
}
 800116c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800116e:	f3bf 8f6f 	isb	sy
}
 8001172:	bf00      	nop
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	e000e100 	.word	0xe000e100

08001184 <__NVIC_SetPriority>:
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	6039      	str	r1, [r7, #0]
 800118e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001190:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001194:	2b00      	cmp	r3, #0
 8001196:	db0a      	blt.n	80011ae <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	b2da      	uxtb	r2, r3
 800119c:	490c      	ldr	r1, [pc, #48]	@ (80011d0 <__NVIC_SetPriority+0x4c>)
 800119e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011a2:	0112      	lsls	r2, r2, #4
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	440b      	add	r3, r1
 80011a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80011ac:	e00a      	b.n	80011c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	b2da      	uxtb	r2, r3
 80011b2:	4908      	ldr	r1, [pc, #32]	@ (80011d4 <__NVIC_SetPriority+0x50>)
 80011b4:	88fb      	ldrh	r3, [r7, #6]
 80011b6:	f003 030f 	and.w	r3, r3, #15
 80011ba:	3b04      	subs	r3, #4
 80011bc:	0112      	lsls	r2, r2, #4
 80011be:	b2d2      	uxtb	r2, r2
 80011c0:	440b      	add	r3, r1
 80011c2:	761a      	strb	r2, [r3, #24]
}
 80011c4:	bf00      	nop
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	e000e100 	.word	0xe000e100
 80011d4:	e000ed00 	.word	0xe000ed00

080011d8 <NVIC_EncodePriority>:
{
 80011d8:	b480      	push	{r7}
 80011da:	b089      	sub	sp, #36	@ 0x24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	f003 0307 	and.w	r3, r3, #7
 80011ea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011ec:	69fb      	ldr	r3, [r7, #28]
 80011ee:	f1c3 0307 	rsb	r3, r3, #7
 80011f2:	2b04      	cmp	r3, #4
 80011f4:	bf28      	it	cs
 80011f6:	2304      	movcs	r3, #4
 80011f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	3304      	adds	r3, #4
 80011fe:	2b06      	cmp	r3, #6
 8001200:	d902      	bls.n	8001208 <NVIC_EncodePriority+0x30>
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	3b03      	subs	r3, #3
 8001206:	e000      	b.n	800120a <NVIC_EncodePriority+0x32>
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800120c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001210:	69bb      	ldr	r3, [r7, #24]
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	43da      	mvns	r2, r3
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	401a      	ands	r2, r3
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001220:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	fa01 f303 	lsl.w	r3, r1, r3
 800122a:	43d9      	mvns	r1, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001230:	4313      	orrs	r3, r2
}
 8001232:	4618      	mov	r0, r3
 8001234:	3724      	adds	r7, #36	@ 0x24
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800123e:	b580      	push	{r7, lr}
 8001240:	b082      	sub	sp, #8
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f7ff ff28 	bl	800109c <__NVIC_SetPriorityGrouping>
}
 800124c:	bf00      	nop
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	60b9      	str	r1, [r7, #8]
 800125e:	607a      	str	r2, [r7, #4]
 8001260:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001262:	f7ff ff3f 	bl	80010e4 <__NVIC_GetPriorityGrouping>
 8001266:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	68b9      	ldr	r1, [r7, #8]
 800126c:	6978      	ldr	r0, [r7, #20]
 800126e:	f7ff ffb3 	bl	80011d8 <NVIC_EncodePriority>
 8001272:	4602      	mov	r2, r0
 8001274:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001278:	4611      	mov	r1, r2
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff ff82 	bl	8001184 <__NVIC_SetPriority>
}
 8001280:	bf00      	nop
 8001282:	3718      	adds	r7, #24
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}

08001288 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001292:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff ff32 	bl	8001100 <__NVIC_EnableIRQ>
}
 800129c:	bf00      	nop
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80012ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff ff42 	bl	800113c <__NVIC_DisableIRQ>
}
 80012b8:	bf00      	nop
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	3b01      	subs	r3, #1
 80012cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012d0:	d301      	bcc.n	80012d6 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80012d2:	2301      	movs	r3, #1
 80012d4:	e00d      	b.n	80012f2 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80012d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001300 <HAL_SYSTICK_Config+0x40>)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	3b01      	subs	r3, #1
 80012dc:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80012de:	4b08      	ldr	r3, [pc, #32]	@ (8001300 <HAL_SYSTICK_Config+0x40>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80012e4:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <HAL_SYSTICK_Config+0x40>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a05      	ldr	r2, [pc, #20]	@ (8001300 <HAL_SYSTICK_Config+0x40>)
 80012ea:	f043 0303 	orr.w	r3, r3, #3
 80012ee:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80012f0:	2300      	movs	r3, #0
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	e000e010 	.word	0xe000e010

08001304 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2b04      	cmp	r3, #4
 8001310:	d844      	bhi.n	800139c <HAL_SYSTICK_CLKSourceConfig+0x98>
 8001312:	a201      	add	r2, pc, #4	@ (adr r2, 8001318 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001318:	0800133b 	.word	0x0800133b
 800131c:	08001359 	.word	0x08001359
 8001320:	0800137b 	.word	0x0800137b
 8001324:	0800139d 	.word	0x0800139d
 8001328:	0800132d 	.word	0x0800132d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800132c:	4b1f      	ldr	r3, [pc, #124]	@ (80013ac <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a1e      	ldr	r2, [pc, #120]	@ (80013ac <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001332:	f043 0304 	orr.w	r3, r3, #4
 8001336:	6013      	str	r3, [r2, #0]
      break;
 8001338:	e031      	b.n	800139e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800133a:	4b1c      	ldr	r3, [pc, #112]	@ (80013ac <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a1b      	ldr	r2, [pc, #108]	@ (80013ac <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001340:	f023 0304 	bic.w	r3, r3, #4
 8001344:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8001346:	4b1a      	ldr	r3, [pc, #104]	@ (80013b0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001348:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800134c:	4a18      	ldr	r2, [pc, #96]	@ (80013b0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800134e:	f023 030c 	bic.w	r3, r3, #12
 8001352:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001356:	e022      	b.n	800139e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001358:	4b14      	ldr	r3, [pc, #80]	@ (80013ac <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a13      	ldr	r2, [pc, #76]	@ (80013ac <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800135e:	f023 0304 	bic.w	r3, r3, #4
 8001362:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001364:	4b12      	ldr	r3, [pc, #72]	@ (80013b0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001366:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800136a:	f023 030c 	bic.w	r3, r3, #12
 800136e:	4a10      	ldr	r2, [pc, #64]	@ (80013b0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001370:	f043 0304 	orr.w	r3, r3, #4
 8001374:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001378:	e011      	b.n	800139e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800137a:	4b0c      	ldr	r3, [pc, #48]	@ (80013ac <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a0b      	ldr	r2, [pc, #44]	@ (80013ac <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001380:	f023 0304 	bic.w	r3, r3, #4
 8001384:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8001386:	4b0a      	ldr	r3, [pc, #40]	@ (80013b0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001388:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800138c:	f023 030c 	bic.w	r3, r3, #12
 8001390:	4a07      	ldr	r2, [pc, #28]	@ (80013b0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001392:	f043 0308 	orr.w	r3, r3, #8
 8001396:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800139a:	e000      	b.n	800139e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800139c:	bf00      	nop
  }
}
 800139e:	bf00      	nop
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	e000e010 	.word	0xe000e010
 80013b0:	44020c00 	.word	0x44020c00

080013b4 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80013ba:	4b17      	ldr	r3, [pc, #92]	@ (8001418 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f003 0304 	and.w	r3, r3, #4
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d002      	beq.n	80013cc <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80013c6:	2304      	movs	r3, #4
 80013c8:	607b      	str	r3, [r7, #4]
 80013ca:	e01e      	b.n	800140a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80013cc:	4b13      	ldr	r3, [pc, #76]	@ (800141c <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80013ce:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80013d2:	f003 030c 	and.w	r3, r3, #12
 80013d6:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	2b08      	cmp	r3, #8
 80013dc:	d00f      	beq.n	80013fe <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	2b08      	cmp	r3, #8
 80013e2:	d80f      	bhi.n	8001404 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d003      	beq.n	80013f2 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	2b04      	cmp	r3, #4
 80013ee:	d003      	beq.n	80013f8 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80013f0:	e008      	b.n	8001404 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80013f2:	2300      	movs	r3, #0
 80013f4:	607b      	str	r3, [r7, #4]
        break;
 80013f6:	e008      	b.n	800140a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80013f8:	2301      	movs	r3, #1
 80013fa:	607b      	str	r3, [r7, #4]
        break;
 80013fc:	e005      	b.n	800140a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80013fe:	2302      	movs	r3, #2
 8001400:	607b      	str	r3, [r7, #4]
        break;
 8001402:	e002      	b.n	800140a <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001404:	2300      	movs	r3, #0
 8001406:	607b      	str	r3, [r7, #4]
        break;
 8001408:	bf00      	nop
    }
  }
  return systick_source;
 800140a:	687b      	ldr	r3, [r7, #4]
}
 800140c:	4618      	mov	r0, r3
 800140e:	370c      	adds	r7, #12
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr
 8001418:	e000e010 	.word	0xe000e010
 800141c:	44020c00 	.word	0x44020c00

08001420 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8001428:	f7ff fe08 	bl	800103c <HAL_GetTick>
 800142c:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d101      	bne.n	8001438 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	e09a      	b.n	800156e <HAL_DMA_Init+0x14e>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a4e      	ldr	r2, [pc, #312]	@ (8001578 <HAL_DMA_Init+0x158>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d049      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a4d      	ldr	r2, [pc, #308]	@ (800157c <HAL_DMA_Init+0x15c>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d044      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a4b      	ldr	r2, [pc, #300]	@ (8001580 <HAL_DMA_Init+0x160>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d03f      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a4a      	ldr	r2, [pc, #296]	@ (8001584 <HAL_DMA_Init+0x164>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d03a      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a48      	ldr	r2, [pc, #288]	@ (8001588 <HAL_DMA_Init+0x168>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d035      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a47      	ldr	r2, [pc, #284]	@ (800158c <HAL_DMA_Init+0x16c>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d030      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a45      	ldr	r2, [pc, #276]	@ (8001590 <HAL_DMA_Init+0x170>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d02b      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a44      	ldr	r2, [pc, #272]	@ (8001594 <HAL_DMA_Init+0x174>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d026      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a42      	ldr	r2, [pc, #264]	@ (8001598 <HAL_DMA_Init+0x178>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d021      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a41      	ldr	r2, [pc, #260]	@ (800159c <HAL_DMA_Init+0x17c>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d01c      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a3f      	ldr	r2, [pc, #252]	@ (80015a0 <HAL_DMA_Init+0x180>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d017      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a3e      	ldr	r2, [pc, #248]	@ (80015a4 <HAL_DMA_Init+0x184>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d012      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a3c      	ldr	r2, [pc, #240]	@ (80015a8 <HAL_DMA_Init+0x188>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d00d      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a3b      	ldr	r2, [pc, #236]	@ (80015ac <HAL_DMA_Init+0x18c>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d008      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a39      	ldr	r2, [pc, #228]	@ (80015b0 <HAL_DMA_Init+0x190>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d003      	beq.n	80014d6 <HAL_DMA_Init+0xb6>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a38      	ldr	r2, [pc, #224]	@ (80015b4 <HAL_DMA_Init+0x194>)
 80014d4:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2200      	movs	r2, #0
 80014da:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d10e      	bne.n	8001508 <HAL_DMA_Init+0xe8>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2200      	movs	r2, #0
 80014ee:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2200      	movs	r2, #0
 80014fa:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2200      	movs	r2, #0
 8001500:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2200      	movs	r2, #0
 8001506:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2202      	movs	r2, #2
 800150c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	695a      	ldr	r2, [r3, #20]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f042 0206 	orr.w	r2, r2, #6
 800151e:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8001520:	e00f      	b.n	8001542 <HAL_DMA_Init+0x122>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001522:	f7ff fd8b 	bl	800103c <HAL_GetTick>
 8001526:	4602      	mov	r2, r0
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	2b05      	cmp	r3, #5
 800152e:	d908      	bls.n	8001542 <HAL_DMA_Init+0x122>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2210      	movs	r2, #16
 8001534:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2203      	movs	r2, #3
 800153a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e015      	b.n	800156e <HAL_DMA_Init+0x14e>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	695b      	ldr	r3, [r3, #20]
 8001548:	f003 0301 	and.w	r3, r3, #1
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1e8      	bne.n	8001522 <HAL_DMA_Init+0x102>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f000 fbc9 	bl	8001ce8 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2200      	movs	r2, #0
 8001562:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2201      	movs	r2, #1
 8001568:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800156c:	2300      	movs	r3, #0
}
 800156e:	4618      	mov	r0, r3
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40020050 	.word	0x40020050
 800157c:	400200d0 	.word	0x400200d0
 8001580:	40020150 	.word	0x40020150
 8001584:	400201d0 	.word	0x400201d0
 8001588:	40020250 	.word	0x40020250
 800158c:	400202d0 	.word	0x400202d0
 8001590:	40020350 	.word	0x40020350
 8001594:	400203d0 	.word	0x400203d0
 8001598:	40021050 	.word	0x40021050
 800159c:	400210d0 	.word	0x400210d0
 80015a0:	40021150 	.word	0x40021150
 80015a4:	400211d0 	.word	0x400211d0
 80015a8:	40021250 	.word	0x40021250
 80015ac:	400212d0 	.word	0x400212d0
 80015b0:	40021350 	.word	0x40021350
 80015b4:	400213d0 	.word	0x400213d0

080015b8 <HAL_DMA_DeInit>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *const hdma)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]

  DMA_TypeDef *p_dma_instance;

  uint32_t tickstart = HAL_GetTick();
 80015c0:	f7ff fd3c 	bl	800103c <HAL_GetTick>
 80015c4:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d101      	bne.n	80015d0 <HAL_DMA_DeInit+0x18>
  {
    return HAL_ERROR;
 80015cc:	2301      	movs	r3, #1
 80015ce:	e0a5      	b.n	800171c <HAL_DMA_DeInit+0x164>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80015d8:	f023 030f 	bic.w	r3, r3, #15
 80015dc:	60bb      	str	r3, [r7, #8]

  /* Disable the selected DMA Channel */
  __HAL_DMA_DISABLE(hdma);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	695a      	ldr	r2, [r3, #20]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f042 0206 	orr.w	r2, r2, #6
 80015ec:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80015ee:	e00f      	b.n	8001610 <HAL_DMA_DeInit+0x58>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80015f0:	f7ff fd24 	bl	800103c <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	2b05      	cmp	r3, #5
 80015fc:	d908      	bls.n	8001610 <HAL_DMA_DeInit+0x58>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2210      	movs	r2, #16
 8001602:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2203      	movs	r2, #3
 8001608:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 800160c:	2301      	movs	r3, #1
 800160e:	e085      	b.n	800171c <HAL_DMA_DeInit+0x164>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	695b      	ldr	r3, [r3, #20]
 8001616:	f003 0301 	and.w	r3, r3, #1
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1e8      	bne.n	80015f0 <HAL_DMA_DeInit+0x38>
    }
  }

  /* Reset DMA Channel registers */
  hdma->Instance->CLBAR = 0U;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
  hdma->Instance->CCR   = 0U;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2200      	movs	r2, #0
 800162c:	615a      	str	r2, [r3, #20]
  hdma->Instance->CTR1  = 0U;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2200      	movs	r2, #0
 8001634:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->Instance->CTR2  = 0U;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2200      	movs	r2, #0
 800163c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->Instance->CBR1  = 0U;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2200      	movs	r2, #0
 8001644:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->Instance->CSAR  = 0U;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	2200      	movs	r2, #0
 800164c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->Instance->CDAR  = 0U;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	2200      	movs	r2, #0
 8001654:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->Instance->CLLR  = 0U;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2200      	movs	r2, #0
 800165c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Reset 2D Addressing registers */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a30      	ldr	r2, [pc, #192]	@ (8001724 <HAL_DMA_DeInit+0x16c>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d00e      	beq.n	8001686 <HAL_DMA_DeInit+0xce>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a2e      	ldr	r2, [pc, #184]	@ (8001728 <HAL_DMA_DeInit+0x170>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d009      	beq.n	8001686 <HAL_DMA_DeInit+0xce>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a2d      	ldr	r2, [pc, #180]	@ (800172c <HAL_DMA_DeInit+0x174>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d004      	beq.n	8001686 <HAL_DMA_DeInit+0xce>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a2b      	ldr	r2, [pc, #172]	@ (8001730 <HAL_DMA_DeInit+0x178>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d101      	bne.n	800168a <HAL_DMA_DeInit+0xd2>
 8001686:	2301      	movs	r3, #1
 8001688:	e000      	b.n	800168c <HAL_DMA_DeInit+0xd4>
 800168a:	2300      	movs	r3, #0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d007      	beq.n	80016a0 <HAL_DMA_DeInit+0xe8>
  {
    hdma->Instance->CTR3 = 0U;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2200      	movs	r2, #0
 8001696:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->Instance->CBR2 = 0U;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2200      	movs	r2, #0
 800169e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear privilege attribute */
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	685a      	ldr	r2, [r3, #4]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016ac:	3b50      	subs	r3, #80	@ 0x50
 80016ae:	09db      	lsrs	r3, r3, #7
 80016b0:	f003 031f 	and.w	r3, r3, #31
 80016b4:	2101      	movs	r1, #1
 80016b6:	fa01 f303 	lsl.w	r3, r1, r3
 80016ba:	43db      	mvns	r3, r3
 80016bc:	401a      	ands	r2, r3
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	605a      	str	r2, [r3, #4]
  /* Clear secure attribute */
  CLEAR_BIT(p_dma_instance->SECCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80016ca:	60da      	str	r2, [r3, #12]
                              DMA_FLAG_TO));

  /* Clean all callbacks */
  hdma->XferCpltCallback     = NULL;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	661a      	str	r2, [r3, #96]	@ 0x60
  hdma->XferHalfCpltCallback = NULL;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	665a      	str	r2, [r3, #100]	@ 0x64
  hdma->XferErrorCallback    = NULL;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2200      	movs	r2, #0
 80016dc:	669a      	str	r2, [r3, #104]	@ 0x68
  hdma->XferAbortCallback    = NULL;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2200      	movs	r2, #0
 80016e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  hdma->XferSuspendCallback  = NULL;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Clean DMA queue */
  hdma->LinkedListQueue = NULL;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2200      	movs	r2, #0
 80016ee:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Clean DMA parent */
  if (hdma->Parent != NULL)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d002      	beq.n	80016fe <HAL_DMA_DeInit+0x146>
  {
    hdma->Parent = NULL;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Update DMA channel operation mode */
  hdma->Mode = DMA_NORMAL;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2200      	movs	r2, #0
 8001702:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2200      	movs	r2, #0
 8001708:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_RESET;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2200      	movs	r2, #0
 800170e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2200      	movs	r2, #0
 8001716:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 800171a:	2300      	movs	r3, #0
}
 800171c:	4618      	mov	r0, r3
 800171e:	3710      	adds	r7, #16
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40020350 	.word	0x40020350
 8001728:	400203d0 	.word	0x400203d0
 800172c:	40021350 	.word	0x40021350
 8001730:	400213d0 	.word	0x400213d0

08001734 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
 8001740:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d101      	bne.n	800174c <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e055      	b.n	80017f8 <HAL_DMA_Start_IT+0xc4>
  }

  /* Check the DMA Mode is DMA_NORMAL */
  if (hdma->Mode != DMA_NORMAL)
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <HAL_DMA_Start_IT+0x24>
  {
    return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e04f      	b.n	80017f8 <HAL_DMA_Start_IT+0xc4>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800175e:	2b01      	cmp	r3, #1
 8001760:	d101      	bne.n	8001766 <HAL_DMA_Start_IT+0x32>
 8001762:	2302      	movs	r3, #2
 8001764:	e048      	b.n	80017f8 <HAL_DMA_Start_IT+0xc4>
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	2201      	movs	r2, #1
 800176a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001774:	b2db      	uxtb	r3, r3
 8001776:	2b01      	cmp	r3, #1
 8001778:	d136      	bne.n	80017e8 <HAL_DMA_Start_IT+0xb4>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	2202      	movs	r2, #2
 800177e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	2200      	movs	r2, #0
 8001786:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	68b9      	ldr	r1, [r7, #8]
 800178e:	68f8      	ldr	r0, [r7, #12]
 8001790:	f000 fa84 	bl	8001c9c <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	695a      	ldr	r2, [r3, #20]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80017a2:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d007      	beq.n	80017bc <HAL_DMA_Start_IT+0x88>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	695a      	ldr	r2, [r3, #20]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80017ba:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d007      	beq.n	80017d4 <HAL_DMA_Start_IT+0xa0>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	695a      	ldr	r2, [r3, #20]
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80017d2:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	695a      	ldr	r2, [r3, #20]
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f042 0201 	orr.w	r2, r2, #1
 80017e2:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
 80017e6:	e007      	b.n	80017f8 <HAL_DMA_Start_IT+0xc4>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	2240      	movs	r2, #64	@ 0x40
 80017ec:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2200      	movs	r2, #0
 80017f2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8001808:	f7ff fc18 	bl	800103c <HAL_GetTick>
 800180c:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d101      	bne.n	8001818 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e06b      	b.n	80018f0 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800181e:	b2db      	uxtb	r3, r3
 8001820:	2b02      	cmp	r3, #2
 8001822:	d008      	beq.n	8001836 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2220      	movs	r2, #32
 8001828:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e05c      	b.n	80018f0 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	695a      	ldr	r2, [r3, #20]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f042 0204 	orr.w	r2, r2, #4
 8001844:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2205      	movs	r2, #5
 800184a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800184e:	e020      	b.n	8001892 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001850:	f7ff fbf4 	bl	800103c <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	2b05      	cmp	r3, #5
 800185c:	d919      	bls.n	8001892 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001862:	f043 0210 	orr.w	r2, r3, #16
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2203      	movs	r2, #3
 800186e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800187a:	2b00      	cmp	r3, #0
 800187c:	d003      	beq.n	8001886 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001882:	2201      	movs	r2, #1
 8001884:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2200      	movs	r2, #0
 800188a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e02e      	b.n	80018f0 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	691b      	ldr	r3, [r3, #16]
 8001898:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d0d7      	beq.n	8001850 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	695a      	ldr	r2, [r3, #20]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f042 0202 	orr.w	r2, r2, #2
 80018ae:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2204      	movs	r2, #4
 80018b4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80018c0:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2201      	movs	r2, #1
 80018c6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d007      	beq.n	80018e6 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80018da:	2201      	movs	r2, #1
 80018dc:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2200      	movs	r2, #0
 80018e4:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2200      	movs	r2, #0
 80018ea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80018ee:	2300      	movs	r3, #0
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d101      	bne.n	800190a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
 8001908:	e019      	b.n	800193e <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001910:	b2db      	uxtb	r3, r3
 8001912:	2b02      	cmp	r3, #2
 8001914:	d004      	beq.n	8001920 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2220      	movs	r2, #32
 800191a:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e00e      	b.n	800193e <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2204      	movs	r2, #4
 8001924:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	695b      	ldr	r3, [r3, #20]
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	6812      	ldr	r2, [r2, #0]
 8001932:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001936:	f043 0304 	orr.w	r3, r3, #4
 800193a:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 800193c:	2300      	movs	r3, #0
}
 800193e:	4618      	mov	r0, r3
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr

0800194a <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b086      	sub	sp, #24
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800195a:	f023 030f 	bic.w	r3, r3, #15
 800195e:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001968:	3b50      	subs	r3, #80	@ 0x50
 800196a:	09db      	lsrs	r3, r3, #7
 800196c:	f003 031f 	and.w	r3, r3, #31
 8001970:	2201      	movs	r2, #1
 8001972:	fa02 f303 	lsl.w	r3, r2, r3
 8001976:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	4013      	ands	r3, r2
 8001980:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	2b00      	cmp	r3, #0
 8001986:	f000 813b 	beq.w	8001c00 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	691b      	ldr	r3, [r3, #16]
 8001990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001994:	2b00      	cmp	r3, #0
 8001996:	d011      	beq.n	80019bc <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	695b      	ldr	r3, [r3, #20]
 800199e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d00a      	beq.n	80019bc <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019ae:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b4:	f043 0201 	orr.w	r2, r3, #1
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	691b      	ldr	r3, [r3, #16]
 80019c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d011      	beq.n	80019ee <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	695b      	ldr	r3, [r3, #20]
 80019d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d00a      	beq.n	80019ee <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80019e0:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e6:	f043 0202 	orr.w	r2, r3, #2
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	691b      	ldr	r3, [r3, #16]
 80019f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d011      	beq.n	8001a20 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	695b      	ldr	r3, [r3, #20]
 8001a02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d00a      	beq.n	8001a20 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a12:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a18:	f043 0204 	orr.w	r2, r3, #4
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	691b      	ldr	r3, [r3, #16]
 8001a26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d011      	beq.n	8001a52 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	695b      	ldr	r3, [r3, #20]
 8001a34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d00a      	beq.n	8001a52 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a44:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4a:	f043 0208 	orr.w	r2, r3, #8
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	691b      	ldr	r3, [r3, #16]
 8001a58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d013      	beq.n	8001a88 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d00c      	beq.n	8001a88 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a76:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d003      	beq.n	8001a88 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d04c      	beq.n	8001b30 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	695b      	ldr	r3, [r3, #20]
 8001a9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d045      	beq.n	8001b30 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001aac:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	2b04      	cmp	r3, #4
 8001ab8:	d12e      	bne.n	8001b18 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	695a      	ldr	r2, [r3, #20]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001ac8:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	695a      	ldr	r2, [r3, #20]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f042 0202 	orr.w	r2, r2, #2
 8001ad8:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2201      	movs	r2, #1
 8001ade:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ae6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d007      	beq.n	8001afe <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001af2:	2201      	movs	r2, #1
 8001af4:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2200      	movs	r2, #0
 8001afc:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2200      	movs	r2, #0
 8001b02:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d07a      	beq.n	8001c04 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	4798      	blx	r3
        }

        return;
 8001b16:	e075      	b.n	8001c04 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2205      	movs	r2, #5
 8001b1c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d003      	beq.n	8001b30 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	691b      	ldr	r3, [r3, #16]
 8001b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d039      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	695b      	ldr	r3, [r3, #20]
 8001b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d032      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d012      	beq.n	8001b7e <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d116      	bne.n	8001b90 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d111      	bne.n	8001b90 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b78:	2201      	movs	r2, #1
 8001b7a:	731a      	strb	r2, [r3, #12]
 8001b7c:	e008      	b.n	8001b90 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d103      	bne.n	8001b90 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001b98:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d003      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d025      	beq.n	8001c06 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	695a      	ldr	r2, [r3, #20]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f042 0202 	orr.w	r2, r2, #2
 8001bc8:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2201      	movs	r2, #1
 8001bce:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d003      	beq.n	8001be6 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001be2:	2201      	movs	r2, #1
 8001be4:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d007      	beq.n	8001c06 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	4798      	blx	r3
 8001bfe:	e002      	b.n	8001c06 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8001c00:	bf00      	nop
 8001c02:	e000      	b.n	8001c06 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8001c04:	bf00      	nop
    }
  }
}
 8001c06:	3718      	adds	r7, #24
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <HAL_DMA_GetError>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA Error Code.
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef const *const hdma)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel error code */
  return hdma->ErrorCode;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d101      	bne.n	8001c38 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e02b      	b.n	8001c90 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001c40:	f023 030f 	bic.w	r3, r3, #15
 8001c44:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c4e:	3b50      	subs	r3, #80	@ 0x50
 8001c50:	09db      	lsrs	r3, r3, #7
 8001c52:	f003 031f 	and.w	r3, r3, #31
 8001c56:	2201      	movs	r2, #1
 8001c58:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5c:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	f003 0310 	and.w	r3, r3, #16
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d012      	beq.n	8001c8e <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	f003 0311 	and.w	r3, r3, #17
 8001c6e:	2b11      	cmp	r3, #17
 8001c70:	d106      	bne.n	8001c80 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	685a      	ldr	r2, [r3, #4]
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	431a      	orrs	r2, r3
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	e006      	b.n	8001c8e <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	685a      	ldr	r2, [r3, #4]
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	43db      	mvns	r3, r3
 8001c88:	401a      	ands	r2, r3
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3714      	adds	r7, #20
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
 8001ca8:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cb0:	0c1b      	lsrs	r3, r3, #16
 8001cb2:	041b      	lsls	r3, r3, #16
 8001cb4:	683a      	ldr	r2, [r7, #0]
 8001cb6:	b291      	uxth	r1, r2
 8001cb8:	68fa      	ldr	r2, [r7, #12]
 8001cba:	6812      	ldr	r2, [r2, #0]
 8001cbc:	430b      	orrs	r3, r1
 8001cbe:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001cc8:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	68ba      	ldr	r2, [r7, #8]
 8001cd0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001cda:	bf00      	nop
 8001cdc:	3714      	adds	r7, #20
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
	...

08001ce8 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a1b      	ldr	r3, [r3, #32]
 8001cf4:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	695b      	ldr	r3, [r3, #20]
 8001cfc:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68fa      	ldr	r2, [r7, #12]
 8001d06:	430a      	orrs	r2, r1
 8001d08:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	695a      	ldr	r2, [r3, #20]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	431a      	orrs	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	691b      	ldr	r3, [r3, #16]
 8001d18:	431a      	orrs	r2, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	699b      	ldr	r3, [r3, #24]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a82      	ldr	r2, [pc, #520]	@ (8001f30 <DMA_Init+0x248>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d04a      	beq.n	8001dc2 <DMA_Init+0xda>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a80      	ldr	r2, [pc, #512]	@ (8001f34 <DMA_Init+0x24c>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d045      	beq.n	8001dc2 <DMA_Init+0xda>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a7f      	ldr	r2, [pc, #508]	@ (8001f38 <DMA_Init+0x250>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d040      	beq.n	8001dc2 <DMA_Init+0xda>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a7d      	ldr	r2, [pc, #500]	@ (8001f3c <DMA_Init+0x254>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d03b      	beq.n	8001dc2 <DMA_Init+0xda>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a7c      	ldr	r2, [pc, #496]	@ (8001f40 <DMA_Init+0x258>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d036      	beq.n	8001dc2 <DMA_Init+0xda>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a7a      	ldr	r2, [pc, #488]	@ (8001f44 <DMA_Init+0x25c>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d031      	beq.n	8001dc2 <DMA_Init+0xda>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a79      	ldr	r2, [pc, #484]	@ (8001f48 <DMA_Init+0x260>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d02c      	beq.n	8001dc2 <DMA_Init+0xda>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a77      	ldr	r2, [pc, #476]	@ (8001f4c <DMA_Init+0x264>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d027      	beq.n	8001dc2 <DMA_Init+0xda>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a76      	ldr	r2, [pc, #472]	@ (8001f50 <DMA_Init+0x268>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d022      	beq.n	8001dc2 <DMA_Init+0xda>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a74      	ldr	r2, [pc, #464]	@ (8001f54 <DMA_Init+0x26c>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d01d      	beq.n	8001dc2 <DMA_Init+0xda>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a73      	ldr	r2, [pc, #460]	@ (8001f58 <DMA_Init+0x270>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d018      	beq.n	8001dc2 <DMA_Init+0xda>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a71      	ldr	r2, [pc, #452]	@ (8001f5c <DMA_Init+0x274>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d013      	beq.n	8001dc2 <DMA_Init+0xda>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a70      	ldr	r2, [pc, #448]	@ (8001f60 <DMA_Init+0x278>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d00e      	beq.n	8001dc2 <DMA_Init+0xda>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a6e      	ldr	r2, [pc, #440]	@ (8001f64 <DMA_Init+0x27c>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d009      	beq.n	8001dc2 <DMA_Init+0xda>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a6d      	ldr	r2, [pc, #436]	@ (8001f68 <DMA_Init+0x280>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d004      	beq.n	8001dc2 <DMA_Init+0xda>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a6b      	ldr	r2, [pc, #428]	@ (8001f6c <DMA_Init+0x284>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d101      	bne.n	8001dc6 <DMA_Init+0xde>
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e000      	b.n	8001dc8 <DMA_Init+0xe0>
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d012      	beq.n	8001df2 <DMA_Init+0x10a>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dd4:	3b01      	subs	r3, #1
 8001dd6:	051b      	lsls	r3, r3, #20
 8001dd8:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8001ddc:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de2:	3b01      	subs	r3, #1
 8001de4:	011b      	lsls	r3, r3, #4
 8001de6:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8001dea:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8001dec:	68fa      	ldr	r2, [r7, #12]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 1 (CTR1) */
#if defined (DMA_CTR1_SSEC)
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689a      	ldr	r2, [r3, #8]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	431a      	orrs	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e16:	d159      	bne.n	8001ecc <DMA_Init+0x1e4>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a44      	ldr	r2, [pc, #272]	@ (8001f30 <DMA_Init+0x248>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d04a      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a43      	ldr	r2, [pc, #268]	@ (8001f34 <DMA_Init+0x24c>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d045      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a41      	ldr	r2, [pc, #260]	@ (8001f38 <DMA_Init+0x250>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d040      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a40      	ldr	r2, [pc, #256]	@ (8001f3c <DMA_Init+0x254>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d03b      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a3e      	ldr	r2, [pc, #248]	@ (8001f40 <DMA_Init+0x258>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d036      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a3d      	ldr	r2, [pc, #244]	@ (8001f44 <DMA_Init+0x25c>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d031      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a3b      	ldr	r2, [pc, #236]	@ (8001f48 <DMA_Init+0x260>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d02c      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a3a      	ldr	r2, [pc, #232]	@ (8001f4c <DMA_Init+0x264>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d027      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a38      	ldr	r2, [pc, #224]	@ (8001f50 <DMA_Init+0x268>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d022      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a37      	ldr	r2, [pc, #220]	@ (8001f54 <DMA_Init+0x26c>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d01d      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a35      	ldr	r2, [pc, #212]	@ (8001f58 <DMA_Init+0x270>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d018      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a34      	ldr	r2, [pc, #208]	@ (8001f5c <DMA_Init+0x274>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d013      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a32      	ldr	r2, [pc, #200]	@ (8001f60 <DMA_Init+0x278>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d00e      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a31      	ldr	r2, [pc, #196]	@ (8001f64 <DMA_Init+0x27c>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d009      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a2f      	ldr	r2, [pc, #188]	@ (8001f68 <DMA_Init+0x280>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d004      	beq.n	8001eb8 <DMA_Init+0x1d0>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a2e      	ldr	r2, [pc, #184]	@ (8001f6c <DMA_Init+0x284>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d101      	bne.n	8001ebc <DMA_Init+0x1d4>
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e000      	b.n	8001ebe <DMA_Init+0x1d6>
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d00d      	beq.n	8001ede <DMA_Init+0x1f6>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	e008      	b.n	8001ede <DMA_Init+0x1f6>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ed4:	d103      	bne.n	8001ede <DMA_Init+0x1f6>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001edc:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ee2:	68fa      	ldr	r2, [r7, #12]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001eee:	4b20      	ldr	r3, [pc, #128]	@ (8001f70 <DMA_Init+0x288>)
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	6812      	ldr	r2, [r2, #0]
 8001ef6:	68f9      	ldr	r1, [r7, #12]
 8001ef8:	430b      	orrs	r3, r1
 8001efa:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2200      	movs	r2, #0
 8001f02:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a0f      	ldr	r2, [pc, #60]	@ (8001f48 <DMA_Init+0x260>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d00e      	beq.n	8001f2c <DMA_Init+0x244>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a0e      	ldr	r2, [pc, #56]	@ (8001f4c <DMA_Init+0x264>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d009      	beq.n	8001f2c <DMA_Init+0x244>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a12      	ldr	r2, [pc, #72]	@ (8001f68 <DMA_Init+0x280>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d004      	beq.n	8001f2c <DMA_Init+0x244>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a11      	ldr	r2, [pc, #68]	@ (8001f6c <DMA_Init+0x284>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d123      	bne.n	8001f74 <DMA_Init+0x28c>
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e022      	b.n	8001f76 <DMA_Init+0x28e>
 8001f30:	40020050 	.word	0x40020050
 8001f34:	400200d0 	.word	0x400200d0
 8001f38:	40020150 	.word	0x40020150
 8001f3c:	400201d0 	.word	0x400201d0
 8001f40:	40020250 	.word	0x40020250
 8001f44:	400202d0 	.word	0x400202d0
 8001f48:	40020350 	.word	0x40020350
 8001f4c:	400203d0 	.word	0x400203d0
 8001f50:	40021050 	.word	0x40021050
 8001f54:	400210d0 	.word	0x400210d0
 8001f58:	40021150 	.word	0x40021150
 8001f5c:	400211d0 	.word	0x400211d0
 8001f60:	40021250 	.word	0x40021250
 8001f64:	400212d0 	.word	0x400212d0
 8001f68:	40021350 	.word	0x40021350
 8001f6c:	400213d0 	.word	0x400213d0
 8001f70:	3cc02100 	.word	0x3cc02100
 8001f74:	2300      	movs	r3, #0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d007      	beq.n	8001f8a <DMA_Init+0x2a2>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2200      	movs	r2, #0
 8001f88:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8001f92:	bf00      	nop
 8001f94:	3714      	adds	r7, #20
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop

08001fa0 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_DMAEx_List_Start_IT+0x16>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e088      	b.n	80020cc <HAL_DMAEx_List_Start_IT+0x12c>
  }

  /* Check the DMA Mode is not DMA_NORMAL */
  if (hdma->Mode == DMA_NORMAL)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d101      	bne.n	8001fc6 <HAL_DMAEx_List_Start_IT+0x26>
  {
    return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e082      	b.n	80020cc <HAL_DMAEx_List_Start_IT+0x12c>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001fcc:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	695b      	ldr	r3, [r3, #20]
 8001fd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fd8:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 8001fda:	7dfb      	ldrb	r3, [r7, #23]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d005      	beq.n	8001fec <HAL_DMAEx_List_Start_IT+0x4c>
 8001fe0:	7dfb      	ldrb	r3, [r7, #23]
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d16a      	bne.n	80020bc <HAL_DMAEx_List_Start_IT+0x11c>
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d067      	beq.n	80020bc <HAL_DMAEx_List_Start_IT+0x11c>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d157      	bne.n	80020a8 <HAL_DMAEx_List_Start_IT+0x108>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d101      	bne.n	8002006 <HAL_DMAEx_List_Start_IT+0x66>
 8002002:	2302      	movs	r3, #2
 8002004:	e062      	b.n	80020cc <HAL_DMAEx_List_Start_IT+0x12c>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2201      	movs	r2, #1
 800200a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2202      	movs	r2, #2
 8002012:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800201a:	2202      	movs	r2, #2
 800201c:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002028:	2200      	movs	r2, #0
 800202a:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	695a      	ldr	r2, [r3, #20]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 800203a:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002040:	2b00      	cmp	r3, #0
 8002042:	d007      	beq.n	8002054 <HAL_DMAEx_List_Start_IT+0xb4>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	695a      	ldr	r2, [r3, #20]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002052:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002058:	2b00      	cmp	r3, #0
 800205a:	d007      	beq.n	800206c <HAL_DMAEx_List_Start_IT+0xcc>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	695a      	ldr	r2, [r3, #20]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800206a:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f107 010c 	add.w	r1, r7, #12
 8002076:	2200      	movs	r2, #0
 8002078:	4618      	mov	r0, r3
 800207a:	f000 f82b 	bl	80020d4 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4619      	mov	r1, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	0c0b      	lsrs	r3, r1, #16
 800208c:	041b      	lsls	r3, r3, #16
 800208e:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	461a      	mov	r2, r3
 8002098:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800209c:	4013      	ands	r3, r2
 800209e:	68f9      	ldr	r1, [r7, #12]
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	6812      	ldr	r2, [r2, #0]
 80020a4:	430b      	orrs	r3, r1
 80020a6:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	695a      	ldr	r2, [r3, #20]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f042 0201 	orr.w	r2, r2, #1
 80020b6:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80020b8:	2300      	movs	r3, #0
 80020ba:	e007      	b.n	80020cc <HAL_DMAEx_List_Start_IT+0x12c>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2240      	movs	r2, #64	@ 0x40
 80020c0:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3718      	adds	r7, #24
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}

080020d4 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	f003 0302 	and.w	r3, r3, #2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d00c      	beq.n	8002106 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d002      	beq.n	80020f8 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	4a0d      	ldr	r2, [pc, #52]	@ (800212c <DMA_List_GetCLLRNodeInfo+0x58>)
 80020f6:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d00f      	beq.n	800211e <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2207      	movs	r2, #7
 8002102:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8002104:	e00b      	b.n	800211e <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d002      	beq.n	8002112 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	4a08      	ldr	r2, [pc, #32]	@ (8002130 <DMA_List_GetCLLRNodeInfo+0x5c>)
 8002110:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d002      	beq.n	800211e <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2205      	movs	r2, #5
 800211c:	601a      	str	r2, [r3, #0]
}
 800211e:	bf00      	nop
 8002120:	3714      	adds	r7, #20
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	fe010000 	.word	0xfe010000
 8002130:	f8010000 	.word	0xf8010000

08002134 <HAL_FLASH_Program>:
  * @param  DataAddress specifies the address of data to be programmed
  *         This parameter shall be 32-bit aligned
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002140:	4b19      	ldr	r3, [pc, #100]	@ (80021a8 <HAL_FLASH_Program+0x74>)
 8002142:	2200      	movs	r2, #0
 8002144:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002146:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800214a:	f000 f873 	bl	8002234 <FLASH_WaitForLastOperation>
 800214e:	4603      	mov	r3, r0
 8002150:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002152:	7dfb      	ldrb	r3, [r7, #23]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d121      	bne.n	800219c <HAL_FLASH_Program+0x68>
  {
    /* Set current operation type */
    pFlash.ProcedureOnGoing = TypeProgram;
 8002158:	4a13      	ldr	r2, [pc, #76]	@ (80021a8 <HAL_FLASH_Program+0x74>)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
    reg_cr = &(FLASH_NS->NSCR);
 800215e:	4b13      	ldr	r3, [pc, #76]	@ (80021ac <HAL_FLASH_Program+0x78>)
 8002160:	613b      	str	r3, [r7, #16]
#endif /* FLASH_OPTSR2_TZEN */

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002168:	2b02      	cmp	r3, #2
 800216a:	d104      	bne.n	8002176 <HAL_FLASH_Program+0x42>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_USER_MEM_ADDRESS(FlashAddress));

      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(FlashAddress, DataAddress);
 800216c:	6879      	ldr	r1, [r7, #4]
 800216e:	68b8      	ldr	r0, [r7, #8]
 8002170:	f000 f8ae 	bl	80022d0 <FLASH_Program_QuadWord>
 8002174:	e003      	b.n	800217e <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_OTP_ADDRESS(FlashAddress));

      /* Program an OTP half-word at a specified address */
      FLASH_Program_HalfWord(FlashAddress, DataAddress);
 8002176:	6879      	ldr	r1, [r7, #4]
 8002178:	68b8      	ldr	r0, [r7, #8]
 800217a:	f000 f8e5 	bl	8002348 <FLASH_Program_HalfWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800217e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002182:	f000 f857 	bl	8002234 <FLASH_WaitForLastOperation>
 8002186:	4603      	mov	r3, r0
 8002188:	75fb      	strb	r3, [r7, #23]
      reg_obkcfgr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECOBKCFGR) : &(FLASH_NS->NSOBKCFGR);
      CLEAR_BIT((*reg_obkcfgr), FLASH_OBKCFGR_ALT_SECT);
    }
#else
    /* If the program operation is completed, disable the PG */
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK |  FLASH_OTP)));
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002194:	43db      	mvns	r3, r3
 8002196:	401a      	ands	r2, r3
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	601a      	str	r2, [r3, #0]
#endif /* FLASH_SR_OBKERR */
  }
  /* return status */
  return status;
 800219c:	7dfb      	ldrb	r3, [r7, #23]
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3718      	adds	r7, #24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	2000000c 	.word	0x2000000c
 80021ac:	40022028 	.word	0x40022028

080021b0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80021b6:	2300      	movs	r3, #0
 80021b8:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 80021ba:	4b0d      	ldr	r3, [pc, #52]	@ (80021f0 <HAL_FLASH_Unlock+0x40>)
 80021bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00d      	beq.n	80021e2 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Control Register access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 80021c6:	4b0a      	ldr	r3, [pc, #40]	@ (80021f0 <HAL_FLASH_Unlock+0x40>)
 80021c8:	4a0a      	ldr	r2, [pc, #40]	@ (80021f4 <HAL_FLASH_Unlock+0x44>)
 80021ca:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 80021cc:	4b08      	ldr	r3, [pc, #32]	@ (80021f0 <HAL_FLASH_Unlock+0x40>)
 80021ce:	4a0a      	ldr	r2, [pc, #40]	@ (80021f8 <HAL_FLASH_Unlock+0x48>)
 80021d0:	605a      	str	r2, [r3, #4]

    /* Verify Flash CR is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 80021d2:	4b07      	ldr	r3, [pc, #28]	@ (80021f0 <HAL_FLASH_Unlock+0x40>)
 80021d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 80021e2:	79fb      	ldrb	r3, [r7, #7]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr
 80021f0:	40022000 	.word	0x40022000
 80021f4:	45670123 	.word	0x45670123
 80021f8:	cdef89ab 	.word	0xcdef89ab

080021fc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002202:	2300      	movs	r3, #0
 8002204:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Control Register access */
  SET_BIT(FLASH->NSCR, FLASH_CR_LOCK);
 8002206:	4b0a      	ldr	r3, [pc, #40]	@ (8002230 <HAL_FLASH_Lock+0x34>)
 8002208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800220a:	4a09      	ldr	r2, [pc, #36]	@ (8002230 <HAL_FLASH_Lock+0x34>)
 800220c:	f043 0301 	orr.w	r3, r3, #1
 8002210:	6293      	str	r3, [r2, #40]	@ 0x28

  /* Verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) == 0U)
 8002212:	4b07      	ldr	r3, [pc, #28]	@ (8002230 <HAL_FLASH_Lock+0x34>)
 8002214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	2b00      	cmp	r3, #0
 800221c:	d101      	bne.n	8002222 <HAL_FLASH_Lock+0x26>
  {
    status = HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8002222:	79fb      	ldrb	r3, [r7, #7]
}
 8002224:	4618      	mov	r0, r3
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr
 8002230:	40022000 	.word	0x40022000

08002234 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]

  uint32_t errorflag;
  const __IO uint32_t *reg_sr;
  __IO uint32_t *reg_ccr;

  uint32_t tickstart = HAL_GetTick();
 800223c:	f7fe fefe 	bl	800103c <HAL_GetTick>
 8002240:	6178      	str	r0, [r7, #20]

  /* Access to SR register depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
#else
  reg_sr = &(FLASH_NS->NSSR);
 8002242:	4b20      	ldr	r3, [pc, #128]	@ (80022c4 <FLASH_WaitForLastOperation+0x90>)
 8002244:	613b      	str	r3, [r7, #16]
#endif /* FLASH_OPTSR2_TZEN */

  /* Wait on BSY, WBNE and DBNE flags to be reset */
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 8002246:	e010      	b.n	800226a <FLASH_WaitForLastOperation+0x36>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800224e:	d00c      	beq.n	800226a <FLASH_WaitForLastOperation+0x36>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002250:	f7fe fef4 	bl	800103c <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	429a      	cmp	r2, r3
 800225e:	d302      	bcc.n	8002266 <FLASH_WaitForLastOperation+0x32>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d101      	bne.n	800226a <FLASH_WaitForLastOperation+0x36>
      {
        return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e027      	b.n	80022ba <FLASH_WaitForLastOperation+0x86>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 030b 	and.w	r3, r3, #11
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1e8      	bne.n	8002248 <FLASH_WaitForLastOperation+0x14>

  /* Access to CCR register depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_ccr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCCR) : &(FLASH_NS->NSCCR);
#else
  reg_ccr = &(FLASH_NS->NSCCR);
 8002276:	4b14      	ldr	r3, [pc, #80]	@ (80022c8 <FLASH_WaitForLastOperation+0x94>)
 8002278:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Check FLASH operation error flags */
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f403 031e 	and.w	r3, r3, #10354688	@ 0x9e0000
 8002282:	60bb      	str	r3, [r7, #8]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  errorflag |= (FLASH->NSSR & FLASH_FLAG_OPTCHANGEERR);
#endif /* __ARM_FEATURE_CMSE */

  /* In case of error reported in Flash SR or OPTSR registers */
  if (errorflag != 0U)
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d00c      	beq.n	80022a4 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 800228a:	4b10      	ldr	r3, [pc, #64]	@ (80022cc <FLASH_WaitForLastOperation+0x98>)
 800228c:	685a      	ldr	r2, [r3, #4]
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	4313      	orrs	r3, r2
 8002292:	4a0e      	ldr	r2, [pc, #56]	@ (80022cc <FLASH_WaitForLastOperation+0x98>)
 8002294:	6053      	str	r3, [r2, #4]

    /* Clear error flags */
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	f403 021e 	and.w	r2, r3, #10354688	@ 0x9e0000
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSCCR = FLASH_FLAG_OPTCHANGEERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
 80022a0:	2301      	movs	r3, #1
 80022a2:	e00a      	b.n	80022ba <FLASH_WaitForLastOperation+0x86>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d003      	beq.n	80022b8 <FLASH_WaitForLastOperation+0x84>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_ccr) = FLASH_FLAG_EOP;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80022b6:	601a      	str	r2, [r3, #0]
  }

  /* If there is no error flag set */
  return HAL_OK;
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3718      	adds	r7, #24
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	40022020 	.word	0x40022020
 80022c8:	40022030 	.word	0x40022030
 80022cc:	2000000c 	.word	0x2000000c

080022d0 <FLASH_Program_QuadWord>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_QuadWord(uint32_t FlashAddress, uint32_t DataAddress)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b08b      	sub	sp, #44	@ 0x2c
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	6039      	str	r1, [r7, #0]
  uint8_t index = 4;
 80022da:	2304      	movs	r3, #4
 80022dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)FlashAddress;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr  = (uint32_t *)DataAddress;
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	61fb      	str	r3, [r7, #28]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 80022e8:	4b16      	ldr	r3, [pc, #88]	@ (8002344 <FLASH_Program_QuadWord+0x74>)
 80022ea:	61bb      	str	r3, [r7, #24]
#endif /* FLASH_OPTSR2_TZEN */

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f043 0202 	orr.w	r2, r3, #2
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	601a      	str	r2, [r3, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80022f8:	f3ef 8310 	mrs	r3, PRIMASK
 80022fc:	613b      	str	r3, [r7, #16]
  return(result);
 80022fe:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8002300:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002302:	b672      	cpsid	i
}
 8002304:	bf00      	nop
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	6a3b      	ldr	r3, [r7, #32]
 800230c:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800230e:	6a3b      	ldr	r3, [r7, #32]
 8002310:	3304      	adds	r3, #4
 8002312:	623b      	str	r3, [r7, #32]
    src_addr++;
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	3304      	adds	r3, #4
 8002318:	61fb      	str	r3, [r7, #28]
    index--;
 800231a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800231e:	3b01      	subs	r3, #1
 8002320:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (index != 0U);
 8002324:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002328:	2b00      	cmp	r3, #0
 800232a:	d1ec      	bne.n	8002306 <FLASH_Program_QuadWord+0x36>
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f383 8810 	msr	PRIMASK, r3
}
 8002336:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8002338:	bf00      	nop
 800233a:	372c      	adds	r7, #44	@ 0x2c
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr
 8002344:	40022028 	.word	0x40022028

08002348 <FLASH_Program_HalfWord>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t FlashAddress, uint32_t DataAddress)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 8002352:	4b09      	ldr	r3, [pc, #36]	@ (8002378 <FLASH_Program_HalfWord+0x30>)
 8002354:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Set HalfWord_PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f043 0202 	orr.w	r2, r3, #2
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	601a      	str	r2, [r3, #0]

  /* Program a halfword word (16 bits) */
  *(__IO uint16_t *)FlashAddress = *(__IO uint16_t *)DataAddress;
 8002362:	683a      	ldr	r2, [r7, #0]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	8812      	ldrh	r2, [r2, #0]
 8002368:	b292      	uxth	r2, r2
 800236a:	801a      	strh	r2, [r3, #0]
}
 800236c:	bf00      	nop
 800236e:	3714      	adds	r7, #20
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr
 8002378:	40022028 	.word	0x40022028

0800237c <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased).
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002386:	4b33      	ldr	r3, [pc, #204]	@ (8002454 <HAL_FLASHEx_Erase+0xd8>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d101      	bne.n	8002392 <HAL_FLASHEx_Erase+0x16>
 800238e:	2302      	movs	r3, #2
 8002390:	e05c      	b.n	800244c <HAL_FLASHEx_Erase+0xd0>
 8002392:	4b30      	ldr	r3, [pc, #192]	@ (8002454 <HAL_FLASHEx_Erase+0xd8>)
 8002394:	2201      	movs	r2, #1
 8002396:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002398:	4b2e      	ldr	r3, [pc, #184]	@ (8002454 <HAL_FLASHEx_Erase+0xd8>)
 800239a:	2200      	movs	r2, #0
 800239c:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800239e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023a2:	f7ff ff47 	bl	8002234 <FLASH_WaitForLastOperation>
 80023a6:	4603      	mov	r3, r0
 80023a8:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80023aa:	7dfb      	ldrb	r3, [r7, #23]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d149      	bne.n	8002444 <HAL_FLASHEx_Erase+0xc8>
  {
    /* Current operation type */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a27      	ldr	r2, [pc, #156]	@ (8002454 <HAL_FLASHEx_Erase+0xd8>)
 80023b6:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
    reg_cr = &(FLASH_NS->NSCR);
 80023b8:	4b27      	ldr	r3, [pc, #156]	@ (8002458 <HAL_FLASHEx_Erase+0xdc>)
 80023ba:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80023c4:	f248 0208 	movw	r2, #32776	@ 0x8008
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d10b      	bne.n	80023e4 <HAL_FLASHEx_Erase+0x68>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	4618      	mov	r0, r3
 80023d2:	f000 f843 	bl	800245c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80023d6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023da:	f7ff ff2b 	bl	8002234 <FLASH_WaitForLastOperation>
 80023de:	4603      	mov	r3, r0
 80023e0:	75fb      	strb	r3, [r7, #23]
 80023e2:	e025      	b.n	8002430 <HAL_FLASHEx_Erase+0xb4>
    }
#endif /* FLASH_SR_OBKERR */
    else
    {
      /* Initialization of SectorError variable */
      *SectorError = 0xFFFFFFFFU;
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80023ea:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	613b      	str	r3, [r7, #16]
 80023f2:	e015      	b.n	8002420 <HAL_FLASHEx_Erase+0xa4>
           sector_index++)
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	4619      	mov	r1, r3
 80023fa:	6938      	ldr	r0, [r7, #16]
 80023fc:	f000 f866 	bl	80024cc <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002400:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002404:	f7ff ff16 	bl	8002234 <FLASH_WaitForLastOperation>
 8002408:	4603      	mov	r3, r0
 800240a:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
 800240c:	7dfb      	ldrb	r3, [r7, #23]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d003      	beq.n	800241a <HAL_FLASHEx_Erase+0x9e>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	601a      	str	r2, [r3, #0]
          break;
 8002418:	e00a      	b.n	8002430 <HAL_FLASHEx_Erase+0xb4>
           sector_index++)
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	3301      	adds	r3, #1
 800241e:	613b      	str	r3, [r7, #16]
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	68da      	ldr	r2, [r3, #12]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	4413      	add	r3, r2
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	429a      	cmp	r2, r3
 800242e:	d3e1      	bcc.n	80023f4 <HAL_FLASHEx_Erase+0x78>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800243c:	43db      	mvns	r3, r3
 800243e:	401a      	ands	r2, r3
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002444:	4b03      	ldr	r3, [pc, #12]	@ (8002454 <HAL_FLASHEx_Erase+0xd8>)
 8002446:	2200      	movs	r2, #0
 8002448:	701a      	strb	r2, [r3, #0]

  return status;
 800244a:	7dfb      	ldrb	r3, [r7, #23]
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	2000000c 	.word	0x2000000c
 8002458:	40022028 	.word	0x40022028

0800245c <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 8002464:	4b18      	ldr	r3, [pc, #96]	@ (80024c8 <FLASH_MassErase+0x6c>)
 8002466:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Flash Mass Erase */
  if ((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f003 0303 	and.w	r3, r3, #3
 800246e:	2b03      	cmp	r3, #3
 8002470:	d108      	bne.n	8002484 <FLASH_MassErase+0x28>
  {
    /* Set Mass Erase Bit */
    SET_BIT((*reg_cr), FLASH_CR_MER | FLASH_CR_START);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800247a:	f043 0320 	orr.w	r3, r3, #32
 800247e:	68fa      	ldr	r2, [r7, #12]
 8002480:	6013      	str	r3, [r2, #0]
    {
      /* Erase Bank2 */
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
    }
  }
}
 8002482:	e01b      	b.n	80024bc <FLASH_MassErase+0x60>
    if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	2b00      	cmp	r3, #0
 800248c:	d009      	beq.n	80024a2 <FLASH_MassErase+0x46>
      MODIFY_REG((*reg_cr), (FLASH_CR_BKSEL | FLASH_CR_BER | FLASH_CR_START), (FLASH_CR_BER | FLASH_CR_START));
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002496:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800249a:	f043 0228 	orr.w	r2, r3, #40	@ 0x28
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	601a      	str	r2, [r3, #0]
    if ((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f003 0302 	and.w	r3, r3, #2
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d007      	beq.n	80024bc <FLASH_MassErase+0x60>
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80024b4:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 80024b8:	68fa      	ldr	r2, [r7, #12]
 80024ba:	6013      	str	r3, [r2, #0]
}
 80024bc:	bf00      	nop
 80024be:	3714      	adds	r7, #20
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr
 80024c8:	40022028 	.word	0x40022028

080024cc <FLASH_Erase_Sector>:
  *            @arg FLASH_BANK_1: Sector in bank 1 to be erased
  *            @arg FLASH_BANK_2: Sector in bank 2 to be erased
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 80024d6:	4b18      	ldr	r3, [pc, #96]	@ (8002538 <FLASH_Erase_Sector+0x6c>)
 80024d8:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	f003 0301 	and.w	r3, r3, #1
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d011      	beq.n	8002508 <FLASH_Erase_Sector+0x3c>
  {
    /* Reset Sector Number for Bank1 */
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024ec:	f423 53fe 	bic.w	r3, r3, #8128	@ 0x1fc0
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	6013      	str	r3, [r2, #0]

    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	019b      	lsls	r3, r3, #6
 80024fc:	4313      	orrs	r3, r2
 80024fe:	f043 0224 	orr.w	r2, r3, #36	@ 0x24
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	601a      	str	r2, [r3, #0]
    /* Reset Sector Number for Bank2 */
    (*reg_cr) &= ~(FLASH_CR_SNB);

    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
  }
}
 8002506:	e010      	b.n	800252a <FLASH_Erase_Sector+0x5e>
    (*reg_cr) &= ~(FLASH_CR_SNB);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f423 52fe 	bic.w	r2, r3, #8128	@ 0x1fc0
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	601a      	str	r2, [r3, #0]
    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	019b      	lsls	r3, r3, #6
 800251c:	4313      	orrs	r3, r2
 800251e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002522:	f043 0324 	orr.w	r3, r3, #36	@ 0x24
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	6013      	str	r3, [r2, #0]
}
 800252a:	bf00      	nop
 800252c:	3714      	adds	r7, #20
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	40022028 	.word	0x40022028

0800253c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800253c:	b480      	push	{r7}
 800253e:	b087      	sub	sp, #28
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002546:	2300      	movs	r3, #0
 8002548:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800254a:	e142      	b.n	80027d2 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	2101      	movs	r1, #1
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	fa01 f303 	lsl.w	r3, r1, r3
 8002558:	4013      	ands	r3, r2
 800255a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2b00      	cmp	r3, #0
 8002560:	f000 8134 	beq.w	80027cc <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	2b02      	cmp	r3, #2
 800256a:	d003      	beq.n	8002574 <HAL_GPIO_Init+0x38>
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	2b12      	cmp	r3, #18
 8002572:	d125      	bne.n	80025c0 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	08da      	lsrs	r2, r3, #3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3208      	adds	r2, #8
 800257c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002580:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	f003 0307 	and.w	r3, r3, #7
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	220f      	movs	r2, #15
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43db      	mvns	r3, r3
 8002592:	697a      	ldr	r2, [r7, #20]
 8002594:	4013      	ands	r3, r2
 8002596:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	f003 020f 	and.w	r2, r3, #15
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	f003 0307 	and.w	r3, r3, #7
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ac:	697a      	ldr	r2, [r7, #20]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	08da      	lsrs	r2, r3, #3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	3208      	adds	r2, #8
 80025ba:	6979      	ldr	r1, [r7, #20]
 80025bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	2203      	movs	r2, #3
 80025cc:	fa02 f303 	lsl.w	r3, r2, r3
 80025d0:	43db      	mvns	r3, r3
 80025d2:	697a      	ldr	r2, [r7, #20]
 80025d4:	4013      	ands	r3, r2
 80025d6:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 0203 	and.w	r2, r3, #3
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	697a      	ldr	r2, [r7, #20]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	697a      	ldr	r2, [r7, #20]
 80025f2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d00b      	beq.n	8002614 <HAL_GPIO_Init+0xd8>
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	2b02      	cmp	r3, #2
 8002602:	d007      	beq.n	8002614 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002608:	2b11      	cmp	r3, #17
 800260a:	d003      	beq.n	8002614 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	2b12      	cmp	r3, #18
 8002612:	d130      	bne.n	8002676 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	005b      	lsls	r3, r3, #1
 800261e:	2203      	movs	r2, #3
 8002620:	fa02 f303 	lsl.w	r3, r2, r3
 8002624:	43db      	mvns	r3, r3
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	4013      	ands	r3, r2
 800262a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	68da      	ldr	r2, [r3, #12]
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	4313      	orrs	r3, r2
 800263c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	697a      	ldr	r2, [r7, #20]
 8002642:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800264a:	2201      	movs	r2, #1
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	fa02 f303 	lsl.w	r3, r2, r3
 8002652:	43db      	mvns	r3, r3
 8002654:	697a      	ldr	r2, [r7, #20]
 8002656:	4013      	ands	r3, r2
 8002658:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	091b      	lsrs	r3, r3, #4
 8002660:	f003 0201 	and.w	r2, r3, #1
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	4313      	orrs	r3, r2
 800266e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f003 0303 	and.w	r3, r3, #3
 800267e:	2b03      	cmp	r3, #3
 8002680:	d109      	bne.n	8002696 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800268a:	2b03      	cmp	r3, #3
 800268c:	d11b      	bne.n	80026c6 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d017      	beq.n	80026c6 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	005b      	lsls	r3, r3, #1
 80026a0:	2203      	movs	r2, #3
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	43db      	mvns	r3, r3
 80026a8:	697a      	ldr	r2, [r7, #20]
 80026aa:	4013      	ands	r3, r2
 80026ac:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	689a      	ldr	r2, [r3, #8]
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	005b      	lsls	r3, r3, #1
 80026b6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ba:	697a      	ldr	r2, [r7, #20]
 80026bc:	4313      	orrs	r3, r2
 80026be:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d07c      	beq.n	80027cc <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80026d2:	4a47      	ldr	r2, [pc, #284]	@ (80027f0 <HAL_GPIO_Init+0x2b4>)
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	089b      	lsrs	r3, r3, #2
 80026d8:	3318      	adds	r3, #24
 80026da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026de:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	f003 0303 	and.w	r3, r3, #3
 80026e6:	00db      	lsls	r3, r3, #3
 80026e8:	220f      	movs	r2, #15
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	43db      	mvns	r3, r3
 80026f0:	697a      	ldr	r2, [r7, #20]
 80026f2:	4013      	ands	r3, r2
 80026f4:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	0a9a      	lsrs	r2, r3, #10
 80026fa:	4b3e      	ldr	r3, [pc, #248]	@ (80027f4 <HAL_GPIO_Init+0x2b8>)
 80026fc:	4013      	ands	r3, r2
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	f002 0203 	and.w	r2, r2, #3
 8002704:	00d2      	lsls	r2, r2, #3
 8002706:	4093      	lsls	r3, r2
 8002708:	697a      	ldr	r2, [r7, #20]
 800270a:	4313      	orrs	r3, r2
 800270c:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800270e:	4938      	ldr	r1, [pc, #224]	@ (80027f0 <HAL_GPIO_Init+0x2b4>)
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	089b      	lsrs	r3, r3, #2
 8002714:	3318      	adds	r3, #24
 8002716:	697a      	ldr	r2, [r7, #20]
 8002718:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800271c:	4b34      	ldr	r3, [pc, #208]	@ (80027f0 <HAL_GPIO_Init+0x2b4>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	43db      	mvns	r3, r3
 8002726:	697a      	ldr	r2, [r7, #20]
 8002728:	4013      	ands	r3, r2
 800272a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002734:	2b00      	cmp	r3, #0
 8002736:	d003      	beq.n	8002740 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8002738:	697a      	ldr	r2, [r7, #20]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	4313      	orrs	r3, r2
 800273e:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002740:	4a2b      	ldr	r2, [pc, #172]	@ (80027f0 <HAL_GPIO_Init+0x2b4>)
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002746:	4b2a      	ldr	r3, [pc, #168]	@ (80027f0 <HAL_GPIO_Init+0x2b4>)
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	43db      	mvns	r3, r3
 8002750:	697a      	ldr	r2, [r7, #20]
 8002752:	4013      	ands	r3, r2
 8002754:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d003      	beq.n	800276a <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8002762:	697a      	ldr	r2, [r7, #20]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	4313      	orrs	r3, r2
 8002768:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800276a:	4a21      	ldr	r2, [pc, #132]	@ (80027f0 <HAL_GPIO_Init+0x2b4>)
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002770:	4b1f      	ldr	r3, [pc, #124]	@ (80027f0 <HAL_GPIO_Init+0x2b4>)
 8002772:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002776:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	43db      	mvns	r3, r3
 800277c:	697a      	ldr	r2, [r7, #20]
 800277e:	4013      	ands	r3, r2
 8002780:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d003      	beq.n	8002796 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800278e:	697a      	ldr	r2, [r7, #20]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4313      	orrs	r3, r2
 8002794:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002796:	4a16      	ldr	r2, [pc, #88]	@ (80027f0 <HAL_GPIO_Init+0x2b4>)
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800279e:	4b14      	ldr	r3, [pc, #80]	@ (80027f0 <HAL_GPIO_Init+0x2b4>)
 80027a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027a4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	43db      	mvns	r3, r3
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	4013      	ands	r3, r2
 80027ae:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d003      	beq.n	80027c4 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 80027bc:	697a      	ldr	r2, [r7, #20]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80027c4:	4a0a      	ldr	r2, [pc, #40]	@ (80027f0 <HAL_GPIO_Init+0x2b4>)
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	3301      	adds	r3, #1
 80027d0:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	fa22 f303 	lsr.w	r3, r2, r3
 80027dc:	2b00      	cmp	r3, #0
 80027de:	f47f aeb5 	bne.w	800254c <HAL_GPIO_Init+0x10>
  }
}
 80027e2:	bf00      	nop
 80027e4:	bf00      	nop
 80027e6:	371c      	adds	r7, #28
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr
 80027f0:	44022000 	.word	0x44022000
 80027f4:	002f7f7f 	.word	0x002f7f7f

080027f8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b087      	sub	sp, #28
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002802:	2300      	movs	r3, #0
 8002804:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8002806:	e0a0      	b.n	800294a <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8002808:	2201      	movs	r2, #1
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	683a      	ldr	r2, [r7, #0]
 8002812:	4013      	ands	r3, r2
 8002814:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	2b00      	cmp	r3, #0
 800281a:	f000 8093 	beq.w	8002944 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 800281e:	4a52      	ldr	r2, [pc, #328]	@ (8002968 <HAL_GPIO_DeInit+0x170>)
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	089b      	lsrs	r3, r3, #2
 8002824:	3318      	adds	r3, #24
 8002826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800282a:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	f003 0303 	and.w	r3, r3, #3
 8002832:	00db      	lsls	r3, r3, #3
 8002834:	220f      	movs	r2, #15
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	68fa      	ldr	r2, [r7, #12]
 800283c:	4013      	ands	r3, r2
 800283e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	0a9a      	lsrs	r2, r3, #10
 8002844:	4b49      	ldr	r3, [pc, #292]	@ (800296c <HAL_GPIO_DeInit+0x174>)
 8002846:	4013      	ands	r3, r2
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	f002 0203 	and.w	r2, r2, #3
 800284e:	00d2      	lsls	r2, r2, #3
 8002850:	4093      	lsls	r3, r2
 8002852:	68fa      	ldr	r2, [r7, #12]
 8002854:	429a      	cmp	r2, r3
 8002856:	d136      	bne.n	80028c6 <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002858:	4b43      	ldr	r3, [pc, #268]	@ (8002968 <HAL_GPIO_DeInit+0x170>)
 800285a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	43db      	mvns	r3, r3
 8002862:	4941      	ldr	r1, [pc, #260]	@ (8002968 <HAL_GPIO_DeInit+0x170>)
 8002864:	4013      	ands	r3, r2
 8002866:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800286a:	4b3f      	ldr	r3, [pc, #252]	@ (8002968 <HAL_GPIO_DeInit+0x170>)
 800286c:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	43db      	mvns	r3, r3
 8002874:	493c      	ldr	r1, [pc, #240]	@ (8002968 <HAL_GPIO_DeInit+0x170>)
 8002876:	4013      	ands	r3, r2
 8002878:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800287c:	4b3a      	ldr	r3, [pc, #232]	@ (8002968 <HAL_GPIO_DeInit+0x170>)
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	43db      	mvns	r3, r3
 8002884:	4938      	ldr	r1, [pc, #224]	@ (8002968 <HAL_GPIO_DeInit+0x170>)
 8002886:	4013      	ands	r3, r2
 8002888:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800288a:	4b37      	ldr	r3, [pc, #220]	@ (8002968 <HAL_GPIO_DeInit+0x170>)
 800288c:	685a      	ldr	r2, [r3, #4]
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	43db      	mvns	r3, r3
 8002892:	4935      	ldr	r1, [pc, #212]	@ (8002968 <HAL_GPIO_DeInit+0x170>)
 8002894:	4013      	ands	r3, r2
 8002896:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	f003 0303 	and.w	r3, r3, #3
 800289e:	00db      	lsls	r3, r3, #3
 80028a0:	220f      	movs	r2, #15
 80028a2:	fa02 f303 	lsl.w	r3, r2, r3
 80028a6:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 80028a8:	4a2f      	ldr	r2, [pc, #188]	@ (8002968 <HAL_GPIO_DeInit+0x170>)
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	089b      	lsrs	r3, r3, #2
 80028ae:	3318      	adds	r3, #24
 80028b0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	43da      	mvns	r2, r3
 80028b8:	482b      	ldr	r0, [pc, #172]	@ (8002968 <HAL_GPIO_DeInit+0x170>)
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	089b      	lsrs	r3, r3, #2
 80028be:	400a      	ands	r2, r1
 80028c0:	3318      	adds	r3, #24
 80028c2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	2103      	movs	r1, #3
 80028d0:	fa01 f303 	lsl.w	r3, r1, r3
 80028d4:	431a      	orrs	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	08da      	lsrs	r2, r3, #3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	3208      	adds	r2, #8
 80028e2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	220f      	movs	r2, #15
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	43db      	mvns	r3, r3
 80028f6:	697a      	ldr	r2, [r7, #20]
 80028f8:	08d2      	lsrs	r2, r2, #3
 80028fa:	4019      	ands	r1, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	3208      	adds	r2, #8
 8002900:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689a      	ldr	r2, [r3, #8]
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	2103      	movs	r1, #3
 800290e:	fa01 f303 	lsl.w	r3, r1, r3
 8002912:	43db      	mvns	r3, r3
 8002914:	401a      	ands	r2, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685a      	ldr	r2, [r3, #4]
 800291e:	2101      	movs	r1, #1
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	fa01 f303 	lsl.w	r3, r1, r3
 8002926:	43db      	mvns	r3, r3
 8002928:	401a      	ands	r2, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	68da      	ldr	r2, [r3, #12]
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	2103      	movs	r1, #3
 8002938:	fa01 f303 	lsl.w	r3, r1, r3
 800293c:	43db      	mvns	r3, r3
 800293e:	401a      	ands	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	3301      	adds	r3, #1
 8002948:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 800294a:	683a      	ldr	r2, [r7, #0]
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	fa22 f303 	lsr.w	r3, r2, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	f47f af58 	bne.w	8002808 <HAL_GPIO_DeInit+0x10>
  }
}
 8002958:	bf00      	nop
 800295a:	bf00      	nop
 800295c:	371c      	adds	r7, #28
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	44022000 	.word	0x44022000
 800296c:	002f7f7f 	.word	0x002f7f7f

08002970 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b088      	sub	sp, #32
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d102      	bne.n	8002984 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	f000 bc28 	b.w	80031d4 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002984:	4b94      	ldr	r3, [pc, #592]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002986:	69db      	ldr	r3, [r3, #28]
 8002988:	f003 0318 	and.w	r3, r3, #24
 800298c:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 800298e:	4b92      	ldr	r3, [pc, #584]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002992:	f003 0303 	and.w	r3, r3, #3
 8002996:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0310 	and.w	r3, r3, #16
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d05b      	beq.n	8002a5c <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	2b08      	cmp	r3, #8
 80029a8:	d005      	beq.n	80029b6 <HAL_RCC_OscConfig+0x46>
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	2b18      	cmp	r3, #24
 80029ae:	d114      	bne.n	80029da <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d111      	bne.n	80029da <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	69db      	ldr	r3, [r3, #28]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d102      	bne.n	80029c4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	f000 bc08 	b.w	80031d4 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80029c4:	4b84      	ldr	r3, [pc, #528]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 80029c6:	699b      	ldr	r3, [r3, #24]
 80029c8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	041b      	lsls	r3, r3, #16
 80029d2:	4981      	ldr	r1, [pc, #516]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80029d8:	e040      	b.n	8002a5c <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	69db      	ldr	r3, [r3, #28]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d023      	beq.n	8002a2a <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80029e2:	4b7d      	ldr	r3, [pc, #500]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a7c      	ldr	r2, [pc, #496]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 80029e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ee:	f7fe fb25 	bl	800103c <HAL_GetTick>
 80029f2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80029f4:	e008      	b.n	8002a08 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80029f6:	f7fe fb21 	bl	800103c <HAL_GetTick>
 80029fa:	4602      	mov	r2, r0
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d901      	bls.n	8002a08 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8002a04:	2303      	movs	r3, #3
 8002a06:	e3e5      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002a08:	4b73      	ldr	r3, [pc, #460]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d0f0      	beq.n	80029f6 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8002a14:	4b70      	ldr	r3, [pc, #448]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a1b      	ldr	r3, [r3, #32]
 8002a20:	041b      	lsls	r3, r3, #16
 8002a22:	496d      	ldr	r1, [pc, #436]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	618b      	str	r3, [r1, #24]
 8002a28:	e018      	b.n	8002a5c <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002a2a:	4b6b      	ldr	r3, [pc, #428]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a6a      	ldr	r2, [pc, #424]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002a30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a36:	f7fe fb01 	bl	800103c <HAL_GetTick>
 8002a3a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002a3c:	e008      	b.n	8002a50 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002a3e:	f7fe fafd 	bl	800103c <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d901      	bls.n	8002a50 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e3c1      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002a50:	4b61      	ldr	r3, [pc, #388]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1f0      	bne.n	8002a3e <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0301 	and.w	r3, r3, #1
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	f000 80a0 	beq.w	8002baa <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	2b10      	cmp	r3, #16
 8002a6e:	d005      	beq.n	8002a7c <HAL_RCC_OscConfig+0x10c>
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	2b18      	cmp	r3, #24
 8002a74:	d109      	bne.n	8002a8a <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	2b03      	cmp	r3, #3
 8002a7a:	d106      	bne.n	8002a8a <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f040 8092 	bne.w	8002baa <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e3a4      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a92:	d106      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x132>
 8002a94:	4b50      	ldr	r3, [pc, #320]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a4f      	ldr	r2, [pc, #316]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002a9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a9e:	6013      	str	r3, [r2, #0]
 8002aa0:	e058      	b.n	8002b54 <HAL_RCC_OscConfig+0x1e4>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d112      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x160>
 8002aaa:	4b4b      	ldr	r3, [pc, #300]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a4a      	ldr	r2, [pc, #296]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002ab0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ab4:	6013      	str	r3, [r2, #0]
 8002ab6:	4b48      	ldr	r3, [pc, #288]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a47      	ldr	r2, [pc, #284]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002abc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002ac0:	6013      	str	r3, [r2, #0]
 8002ac2:	4b45      	ldr	r3, [pc, #276]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a44      	ldr	r2, [pc, #272]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002ac8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002acc:	6013      	str	r3, [r2, #0]
 8002ace:	e041      	b.n	8002b54 <HAL_RCC_OscConfig+0x1e4>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ad8:	d112      	bne.n	8002b00 <HAL_RCC_OscConfig+0x190>
 8002ada:	4b3f      	ldr	r3, [pc, #252]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a3e      	ldr	r2, [pc, #248]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002ae0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ae4:	6013      	str	r3, [r2, #0]
 8002ae6:	4b3c      	ldr	r3, [pc, #240]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a3b      	ldr	r2, [pc, #236]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002aec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002af0:	6013      	str	r3, [r2, #0]
 8002af2:	4b39      	ldr	r3, [pc, #228]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a38      	ldr	r2, [pc, #224]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002af8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002afc:	6013      	str	r3, [r2, #0]
 8002afe:	e029      	b.n	8002b54 <HAL_RCC_OscConfig+0x1e4>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002b08:	d112      	bne.n	8002b30 <HAL_RCC_OscConfig+0x1c0>
 8002b0a:	4b33      	ldr	r3, [pc, #204]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a32      	ldr	r2, [pc, #200]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002b10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b14:	6013      	str	r3, [r2, #0]
 8002b16:	4b30      	ldr	r3, [pc, #192]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a2f      	ldr	r2, [pc, #188]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002b1c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b20:	6013      	str	r3, [r2, #0]
 8002b22:	4b2d      	ldr	r3, [pc, #180]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a2c      	ldr	r2, [pc, #176]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002b28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b2c:	6013      	str	r3, [r2, #0]
 8002b2e:	e011      	b.n	8002b54 <HAL_RCC_OscConfig+0x1e4>
 8002b30:	4b29      	ldr	r3, [pc, #164]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a28      	ldr	r2, [pc, #160]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002b36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b3a:	6013      	str	r3, [r2, #0]
 8002b3c:	4b26      	ldr	r3, [pc, #152]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a25      	ldr	r2, [pc, #148]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002b42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b46:	6013      	str	r3, [r2, #0]
 8002b48:	4b23      	ldr	r3, [pc, #140]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a22      	ldr	r2, [pc, #136]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002b4e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002b52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d013      	beq.n	8002b84 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b5c:	f7fe fa6e 	bl	800103c <HAL_GetTick>
 8002b60:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b62:	e008      	b.n	8002b76 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002b64:	f7fe fa6a 	bl	800103c <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	2b64      	cmp	r3, #100	@ 0x64
 8002b70:	d901      	bls.n	8002b76 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e32e      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b76:	4b18      	ldr	r3, [pc, #96]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d0f0      	beq.n	8002b64 <HAL_RCC_OscConfig+0x1f4>
 8002b82:	e012      	b.n	8002baa <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b84:	f7fe fa5a 	bl	800103c <HAL_GetTick>
 8002b88:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b8a:	e008      	b.n	8002b9e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002b8c:	f7fe fa56 	bl	800103c <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	2b64      	cmp	r3, #100	@ 0x64
 8002b98:	d901      	bls.n	8002b9e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e31a      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8002bd8 <HAL_RCC_OscConfig+0x268>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d1f0      	bne.n	8002b8c <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f000 809a 	beq.w	8002cec <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d005      	beq.n	8002bca <HAL_RCC_OscConfig+0x25a>
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	2b18      	cmp	r3, #24
 8002bc2:	d149      	bne.n	8002c58 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d146      	bne.n	8002c58 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d104      	bne.n	8002bdc <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e2fe      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
 8002bd6:	bf00      	nop
 8002bd8:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d11c      	bne.n	8002c1c <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8002be2:	4b9a      	ldr	r3, [pc, #616]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0218 	and.w	r2, r3, #24
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d014      	beq.n	8002c1c <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002bf2:	4b96      	ldr	r3, [pc, #600]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f023 0218 	bic.w	r2, r3, #24
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	4993      	ldr	r1, [pc, #588]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8002c04:	f000 fdd0 	bl	80037a8 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002c08:	4b91      	ldr	r3, [pc, #580]	@ (8002e50 <HAL_RCC_OscConfig+0x4e0>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7fe f98b 	bl	8000f28 <HAL_InitTick>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d001      	beq.n	8002c1c <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e2db      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c1c:	f7fe fa0e 	bl	800103c <HAL_GetTick>
 8002c20:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c22:	e008      	b.n	8002c36 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002c24:	f7fe fa0a 	bl	800103c <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d901      	bls.n	8002c36 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e2ce      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c36:	4b85      	ldr	r3, [pc, #532]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d0f0      	beq.n	8002c24 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002c42:	4b82      	ldr	r3, [pc, #520]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	695b      	ldr	r3, [r3, #20]
 8002c4e:	041b      	lsls	r3, r3, #16
 8002c50:	497e      	ldr	r1, [pc, #504]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002c52:	4313      	orrs	r3, r2
 8002c54:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8002c56:	e049      	b.n	8002cec <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d02c      	beq.n	8002cba <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8002c60:	4b7a      	ldr	r3, [pc, #488]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f023 0218 	bic.w	r2, r3, #24
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	4977      	ldr	r1, [pc, #476]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8002c72:	4b76      	ldr	r3, [pc, #472]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a75      	ldr	r2, [pc, #468]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002c78:	f043 0301 	orr.w	r3, r3, #1
 8002c7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c7e:	f7fe f9dd 	bl	800103c <HAL_GetTick>
 8002c82:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c84:	e008      	b.n	8002c98 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002c86:	f7fe f9d9 	bl	800103c <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d901      	bls.n	8002c98 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e29d      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c98:	4b6c      	ldr	r3, [pc, #432]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d0f0      	beq.n	8002c86 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8002ca4:	4b69      	ldr	r3, [pc, #420]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002ca6:	691b      	ldr	r3, [r3, #16]
 8002ca8:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	695b      	ldr	r3, [r3, #20]
 8002cb0:	041b      	lsls	r3, r3, #16
 8002cb2:	4966      	ldr	r1, [pc, #408]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	610b      	str	r3, [r1, #16]
 8002cb8:	e018      	b.n	8002cec <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cba:	4b64      	ldr	r3, [pc, #400]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a63      	ldr	r2, [pc, #396]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002cc0:	f023 0301 	bic.w	r3, r3, #1
 8002cc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc6:	f7fe f9b9 	bl	800103c <HAL_GetTick>
 8002cca:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ccc:	e008      	b.n	8002ce0 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002cce:	f7fe f9b5 	bl	800103c <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d901      	bls.n	8002ce0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e279      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ce0:	4b5a      	ldr	r3, [pc, #360]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d1f0      	bne.n	8002cce <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0308 	and.w	r3, r3, #8
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d03c      	beq.n	8002d72 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d01c      	beq.n	8002d3a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d00:	4b52      	ldr	r3, [pc, #328]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002d02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d06:	4a51      	ldr	r2, [pc, #324]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002d08:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002d0c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d10:	f7fe f994 	bl	800103c <HAL_GetTick>
 8002d14:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002d16:	e008      	b.n	8002d2a <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002d18:	f7fe f990 	bl	800103c <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d901      	bls.n	8002d2a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e254      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002d2a:	4b48      	ldr	r3, [pc, #288]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002d2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d0ef      	beq.n	8002d18 <HAL_RCC_OscConfig+0x3a8>
 8002d38:	e01b      	b.n	8002d72 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d3a:	4b44      	ldr	r3, [pc, #272]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002d3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d40:	4a42      	ldr	r2, [pc, #264]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002d42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002d46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d4a:	f7fe f977 	bl	800103c <HAL_GetTick>
 8002d4e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002d50:	e008      	b.n	8002d64 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002d52:	f7fe f973 	bl	800103c <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d901      	bls.n	8002d64 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e237      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002d64:	4b39      	ldr	r3, [pc, #228]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002d66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1ef      	bne.n	8002d52 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0304 	and.w	r3, r3, #4
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f000 80d2 	beq.w	8002f24 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002d80:	4b34      	ldr	r3, [pc, #208]	@ (8002e54 <HAL_RCC_OscConfig+0x4e4>)
 8002d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d84:	f003 0301 	and.w	r3, r3, #1
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d118      	bne.n	8002dbe <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002d8c:	4b31      	ldr	r3, [pc, #196]	@ (8002e54 <HAL_RCC_OscConfig+0x4e4>)
 8002d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d90:	4a30      	ldr	r2, [pc, #192]	@ (8002e54 <HAL_RCC_OscConfig+0x4e4>)
 8002d92:	f043 0301 	orr.w	r3, r3, #1
 8002d96:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d98:	f7fe f950 	bl	800103c <HAL_GetTick>
 8002d9c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002d9e:	e008      	b.n	8002db2 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002da0:	f7fe f94c 	bl	800103c <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e210      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002db2:	4b28      	ldr	r3, [pc, #160]	@ (8002e54 <HAL_RCC_OscConfig+0x4e4>)
 8002db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d0f0      	beq.n	8002da0 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d108      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x468>
 8002dc6:	4b21      	ldr	r3, [pc, #132]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002dc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002dcc:	4a1f      	ldr	r2, [pc, #124]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002dce:	f043 0301 	orr.w	r3, r3, #1
 8002dd2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002dd6:	e074      	b.n	8002ec2 <HAL_RCC_OscConfig+0x552>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d118      	bne.n	8002e12 <HAL_RCC_OscConfig+0x4a2>
 8002de0:	4b1a      	ldr	r3, [pc, #104]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002de2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002de6:	4a19      	ldr	r2, [pc, #100]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002de8:	f023 0301 	bic.w	r3, r3, #1
 8002dec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002df0:	4b16      	ldr	r3, [pc, #88]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002df2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002df6:	4a15      	ldr	r2, [pc, #84]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002df8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002dfc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002e00:	4b12      	ldr	r3, [pc, #72]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002e02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e06:	4a11      	ldr	r2, [pc, #68]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002e08:	f023 0304 	bic.w	r3, r3, #4
 8002e0c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002e10:	e057      	b.n	8002ec2 <HAL_RCC_OscConfig+0x552>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	2b05      	cmp	r3, #5
 8002e18:	d11e      	bne.n	8002e58 <HAL_RCC_OscConfig+0x4e8>
 8002e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002e1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e20:	4a0a      	ldr	r2, [pc, #40]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002e22:	f043 0304 	orr.w	r3, r3, #4
 8002e26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002e2a:	4b08      	ldr	r3, [pc, #32]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002e2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e30:	4a06      	ldr	r2, [pc, #24]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002e32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002e3a:	4b04      	ldr	r3, [pc, #16]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002e3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e40:	4a02      	ldr	r2, [pc, #8]	@ (8002e4c <HAL_RCC_OscConfig+0x4dc>)
 8002e42:	f043 0301 	orr.w	r3, r3, #1
 8002e46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002e4a:	e03a      	b.n	8002ec2 <HAL_RCC_OscConfig+0x552>
 8002e4c:	44020c00 	.word	0x44020c00
 8002e50:	20000004 	.word	0x20000004
 8002e54:	44020800 	.word	0x44020800
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	2b85      	cmp	r3, #133	@ 0x85
 8002e5e:	d118      	bne.n	8002e92 <HAL_RCC_OscConfig+0x522>
 8002e60:	4ba2      	ldr	r3, [pc, #648]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002e62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e66:	4aa1      	ldr	r2, [pc, #644]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002e68:	f043 0304 	orr.w	r3, r3, #4
 8002e6c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002e70:	4b9e      	ldr	r3, [pc, #632]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002e72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e76:	4a9d      	ldr	r2, [pc, #628]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002e78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e7c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002e80:	4b9a      	ldr	r3, [pc, #616]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002e82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e86:	4a99      	ldr	r2, [pc, #612]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002e88:	f043 0301 	orr.w	r3, r3, #1
 8002e8c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002e90:	e017      	b.n	8002ec2 <HAL_RCC_OscConfig+0x552>
 8002e92:	4b96      	ldr	r3, [pc, #600]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002e94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e98:	4a94      	ldr	r2, [pc, #592]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002e9a:	f023 0301 	bic.w	r3, r3, #1
 8002e9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002ea2:	4b92      	ldr	r3, [pc, #584]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002ea4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ea8:	4a90      	ldr	r2, [pc, #576]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002eaa:	f023 0304 	bic.w	r3, r3, #4
 8002eae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002eb2:	4b8e      	ldr	r3, [pc, #568]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002eb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002eb8:	4a8c      	ldr	r2, [pc, #560]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002eba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ebe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d016      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eca:	f7fe f8b7 	bl	800103c <HAL_GetTick>
 8002ece:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ed0:	e00a      	b.n	8002ee8 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ed2:	f7fe f8b3 	bl	800103c <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d901      	bls.n	8002ee8 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	e175      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ee8:	4b80      	ldr	r3, [pc, #512]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002eea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002eee:	f003 0302 	and.w	r3, r3, #2
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d0ed      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x562>
 8002ef6:	e015      	b.n	8002f24 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ef8:	f7fe f8a0 	bl	800103c <HAL_GetTick>
 8002efc:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002efe:	e00a      	b.n	8002f16 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f00:	f7fe f89c 	bl	800103c <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d901      	bls.n	8002f16 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	e15e      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f16:	4b75      	ldr	r3, [pc, #468]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002f18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f1c:	f003 0302 	and.w	r3, r3, #2
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d1ed      	bne.n	8002f00 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0320 	and.w	r3, r3, #32
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d036      	beq.n	8002f9e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d019      	beq.n	8002f6c <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002f38:	4b6c      	ldr	r3, [pc, #432]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a6b      	ldr	r2, [pc, #428]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002f3e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002f42:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f44:	f7fe f87a 	bl	800103c <HAL_GetTick>
 8002f48:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002f4a:	e008      	b.n	8002f5e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002f4c:	f7fe f876 	bl	800103c <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e13a      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002f5e:	4b63      	ldr	r3, [pc, #396]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d0f0      	beq.n	8002f4c <HAL_RCC_OscConfig+0x5dc>
 8002f6a:	e018      	b.n	8002f9e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002f6c:	4b5f      	ldr	r3, [pc, #380]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a5e      	ldr	r2, [pc, #376]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002f72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002f76:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f78:	f7fe f860 	bl	800103c <HAL_GetTick>
 8002f7c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002f80:	f7fe f85c 	bl	800103c <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e120      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002f92:	4b56      	ldr	r3, [pc, #344]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1f0      	bne.n	8002f80 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	f000 8115 	beq.w	80031d2 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	2b18      	cmp	r3, #24
 8002fac:	f000 80af 	beq.w	800310e <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	f040 8086 	bne.w	80030c6 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002fba:	4b4c      	ldr	r3, [pc, #304]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a4b      	ldr	r2, [pc, #300]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002fc0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc6:	f7fe f839 	bl	800103c <HAL_GetTick>
 8002fca:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002fcc:	e008      	b.n	8002fe0 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002fce:	f7fe f835 	bl	800103c <HAL_GetTick>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d901      	bls.n	8002fe0 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e0f9      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002fe0:	4b42      	ldr	r3, [pc, #264]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1f0      	bne.n	8002fce <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8002fec:	4b3f      	ldr	r3, [pc, #252]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8002fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002ff4:	f023 0303 	bic.w	r3, r3, #3
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003000:	0212      	lsls	r2, r2, #8
 8003002:	430a      	orrs	r2, r1
 8003004:	4939      	ldr	r1, [pc, #228]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8003006:	4313      	orrs	r3, r2
 8003008:	628b      	str	r3, [r1, #40]	@ 0x28
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800300e:	3b01      	subs	r3, #1
 8003010:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003018:	3b01      	subs	r3, #1
 800301a:	025b      	lsls	r3, r3, #9
 800301c:	b29b      	uxth	r3, r3
 800301e:	431a      	orrs	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003024:	3b01      	subs	r3, #1
 8003026:	041b      	lsls	r3, r3, #16
 8003028:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800302c:	431a      	orrs	r2, r3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	3b01      	subs	r3, #1
 8003034:	061b      	lsls	r3, r3, #24
 8003036:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800303a:	492c      	ldr	r1, [pc, #176]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 800303c:	4313      	orrs	r3, r2
 800303e:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8003040:	4b2a      	ldr	r3, [pc, #168]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8003042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003044:	4a29      	ldr	r2, [pc, #164]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8003046:	f023 0310 	bic.w	r3, r3, #16
 800304a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003050:	4a26      	ldr	r2, [pc, #152]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8003056:	4b25      	ldr	r3, [pc, #148]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8003058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800305a:	4a24      	ldr	r2, [pc, #144]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 800305c:	f043 0310 	orr.w	r3, r3, #16
 8003060:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8003062:	4b22      	ldr	r3, [pc, #136]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8003064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003066:	f023 020c 	bic.w	r2, r3, #12
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800306e:	491f      	ldr	r1, [pc, #124]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8003070:	4313      	orrs	r3, r2
 8003072:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8003074:	4b1d      	ldr	r3, [pc, #116]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8003076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003078:	f023 0220 	bic.w	r2, r3, #32
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003080:	491a      	ldr	r1, [pc, #104]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8003082:	4313      	orrs	r3, r2
 8003084:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003086:	4b19      	ldr	r3, [pc, #100]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8003088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800308a:	4a18      	ldr	r2, [pc, #96]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 800308c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003090:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8003092:	4b16      	ldr	r3, [pc, #88]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a15      	ldr	r2, [pc, #84]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 8003098:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800309c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800309e:	f7fd ffcd 	bl	800103c <HAL_GetTick>
 80030a2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80030a4:	e008      	b.n	80030b8 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80030a6:	f7fd ffc9 	bl	800103c <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d901      	bls.n	80030b8 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e08d      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80030b8:	4b0c      	ldr	r3, [pc, #48]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d0f0      	beq.n	80030a6 <HAL_RCC_OscConfig+0x736>
 80030c4:	e085      	b.n	80031d2 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80030c6:	4b09      	ldr	r3, [pc, #36]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a08      	ldr	r2, [pc, #32]	@ (80030ec <HAL_RCC_OscConfig+0x77c>)
 80030cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d2:	f7fd ffb3 	bl	800103c <HAL_GetTick>
 80030d6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80030d8:	e00a      	b.n	80030f0 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80030da:	f7fd ffaf 	bl	800103c <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d903      	bls.n	80030f0 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e073      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
 80030ec:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80030f0:	4b3a      	ldr	r3, [pc, #232]	@ (80031dc <HAL_RCC_OscConfig+0x86c>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d1ee      	bne.n	80030da <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80030fc:	4b37      	ldr	r3, [pc, #220]	@ (80031dc <HAL_RCC_OscConfig+0x86c>)
 80030fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003100:	4a36      	ldr	r2, [pc, #216]	@ (80031dc <HAL_RCC_OscConfig+0x86c>)
 8003102:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003106:	f023 0303 	bic.w	r3, r3, #3
 800310a:	6293      	str	r3, [r2, #40]	@ 0x28
 800310c:	e061      	b.n	80031d2 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800310e:	4b33      	ldr	r3, [pc, #204]	@ (80031dc <HAL_RCC_OscConfig+0x86c>)
 8003110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003112:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003114:	4b31      	ldr	r3, [pc, #196]	@ (80031dc <HAL_RCC_OscConfig+0x86c>)
 8003116:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003118:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800311e:	2b01      	cmp	r3, #1
 8003120:	d031      	beq.n	8003186 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	f003 0203 	and.w	r2, r3, #3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800312c:	429a      	cmp	r2, r3
 800312e:	d12a      	bne.n	8003186 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	0a1b      	lsrs	r3, r3, #8
 8003134:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800313c:	429a      	cmp	r2, r3
 800313e:	d122      	bne.n	8003186 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800314a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800314c:	429a      	cmp	r2, r3
 800314e:	d11a      	bne.n	8003186 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	0a5b      	lsrs	r3, r3, #9
 8003154:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800315c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800315e:	429a      	cmp	r2, r3
 8003160:	d111      	bne.n	8003186 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	0c1b      	lsrs	r3, r3, #16
 8003166:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800316e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8003170:	429a      	cmp	r2, r3
 8003172:	d108      	bne.n	8003186 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	0e1b      	lsrs	r3, r3, #24
 8003178:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003180:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8003182:	429a      	cmp	r2, r3
 8003184:	d001      	beq.n	800318a <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e024      	b.n	80031d4 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800318a:	4b14      	ldr	r3, [pc, #80]	@ (80031dc <HAL_RCC_OscConfig+0x86c>)
 800318c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800318e:	08db      	lsrs	r3, r3, #3
 8003190:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8003198:	429a      	cmp	r2, r3
 800319a:	d01a      	beq.n	80031d2 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800319c:	4b0f      	ldr	r3, [pc, #60]	@ (80031dc <HAL_RCC_OscConfig+0x86c>)
 800319e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031a0:	4a0e      	ldr	r2, [pc, #56]	@ (80031dc <HAL_RCC_OscConfig+0x86c>)
 80031a2:	f023 0310 	bic.w	r3, r3, #16
 80031a6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a8:	f7fd ff48 	bl	800103c <HAL_GetTick>
 80031ac:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80031ae:	bf00      	nop
 80031b0:	f7fd ff44 	bl	800103c <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d0f9      	beq.n	80031b0 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031c0:	4a06      	ldr	r2, [pc, #24]	@ (80031dc <HAL_RCC_OscConfig+0x86c>)
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80031c6:	4b05      	ldr	r3, [pc, #20]	@ (80031dc <HAL_RCC_OscConfig+0x86c>)
 80031c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ca:	4a04      	ldr	r2, [pc, #16]	@ (80031dc <HAL_RCC_OscConfig+0x86c>)
 80031cc:	f043 0310 	orr.w	r3, r3, #16
 80031d0:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80031d2:	2300      	movs	r3, #0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3720      	adds	r7, #32
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	44020c00 	.word	0x44020c00

080031e0 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d101      	bne.n	80031f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e19e      	b.n	8003532 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031f4:	4b83      	ldr	r3, [pc, #524]	@ (8003404 <HAL_RCC_ClockConfig+0x224>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 030f 	and.w	r3, r3, #15
 80031fc:	683a      	ldr	r2, [r7, #0]
 80031fe:	429a      	cmp	r2, r3
 8003200:	d910      	bls.n	8003224 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003202:	4b80      	ldr	r3, [pc, #512]	@ (8003404 <HAL_RCC_ClockConfig+0x224>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f023 020f 	bic.w	r2, r3, #15
 800320a:	497e      	ldr	r1, [pc, #504]	@ (8003404 <HAL_RCC_ClockConfig+0x224>)
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	4313      	orrs	r3, r2
 8003210:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003212:	4b7c      	ldr	r3, [pc, #496]	@ (8003404 <HAL_RCC_ClockConfig+0x224>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 030f 	and.w	r3, r3, #15
 800321a:	683a      	ldr	r2, [r7, #0]
 800321c:	429a      	cmp	r2, r3
 800321e:	d001      	beq.n	8003224 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e186      	b.n	8003532 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0310 	and.w	r3, r3, #16
 800322c:	2b00      	cmp	r3, #0
 800322e:	d012      	beq.n	8003256 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	695a      	ldr	r2, [r3, #20]
 8003234:	4b74      	ldr	r3, [pc, #464]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	0a1b      	lsrs	r3, r3, #8
 800323a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800323e:	429a      	cmp	r2, r3
 8003240:	d909      	bls.n	8003256 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8003242:	4b71      	ldr	r3, [pc, #452]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 8003244:	6a1b      	ldr	r3, [r3, #32]
 8003246:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	695b      	ldr	r3, [r3, #20]
 800324e:	021b      	lsls	r3, r3, #8
 8003250:	496d      	ldr	r1, [pc, #436]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 8003252:	4313      	orrs	r3, r2
 8003254:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0308 	and.w	r3, r3, #8
 800325e:	2b00      	cmp	r3, #0
 8003260:	d012      	beq.n	8003288 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	691a      	ldr	r2, [r3, #16]
 8003266:	4b68      	ldr	r3, [pc, #416]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	091b      	lsrs	r3, r3, #4
 800326c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003270:	429a      	cmp	r2, r3
 8003272:	d909      	bls.n	8003288 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8003274:	4b64      	ldr	r3, [pc, #400]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 8003276:	6a1b      	ldr	r3, [r3, #32]
 8003278:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	011b      	lsls	r3, r3, #4
 8003282:	4961      	ldr	r1, [pc, #388]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 8003284:	4313      	orrs	r3, r2
 8003286:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0304 	and.w	r3, r3, #4
 8003290:	2b00      	cmp	r3, #0
 8003292:	d010      	beq.n	80032b6 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	68da      	ldr	r2, [r3, #12]
 8003298:	4b5b      	ldr	r3, [pc, #364]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d908      	bls.n	80032b6 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80032a4:	4b58      	ldr	r3, [pc, #352]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 80032a6:	6a1b      	ldr	r3, [r3, #32]
 80032a8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	4955      	ldr	r1, [pc, #340]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d010      	beq.n	80032e4 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	689a      	ldr	r2, [r3, #8]
 80032c6:	4b50      	ldr	r3, [pc, #320]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 80032c8:	6a1b      	ldr	r3, [r3, #32]
 80032ca:	f003 030f 	and.w	r3, r3, #15
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d908      	bls.n	80032e4 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80032d2:	4b4d      	ldr	r3, [pc, #308]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 80032d4:	6a1b      	ldr	r3, [r3, #32]
 80032d6:	f023 020f 	bic.w	r2, r3, #15
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	494a      	ldr	r1, [pc, #296]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	f000 8093 	beq.w	8003418 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	2b03      	cmp	r3, #3
 80032f8:	d107      	bne.n	800330a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80032fa:	4b43      	ldr	r3, [pc, #268]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d121      	bne.n	800334a <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e113      	b.n	8003532 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	2b02      	cmp	r3, #2
 8003310:	d107      	bne.n	8003322 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003312:	4b3d      	ldr	r3, [pc, #244]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d115      	bne.n	800334a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e107      	b.n	8003532 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2b01      	cmp	r3, #1
 8003328:	d107      	bne.n	800333a <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800332a:	4b37      	ldr	r3, [pc, #220]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003332:	2b00      	cmp	r3, #0
 8003334:	d109      	bne.n	800334a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e0fb      	b.n	8003532 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800333a:	4b33      	ldr	r3, [pc, #204]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e0f3      	b.n	8003532 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800334a:	4b2f      	ldr	r3, [pc, #188]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 800334c:	69db      	ldr	r3, [r3, #28]
 800334e:	f023 0203 	bic.w	r2, r3, #3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	492c      	ldr	r1, [pc, #176]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 8003358:	4313      	orrs	r3, r2
 800335a:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800335c:	f7fd fe6e 	bl	800103c <HAL_GetTick>
 8003360:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	2b03      	cmp	r3, #3
 8003368:	d112      	bne.n	8003390 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800336a:	e00a      	b.n	8003382 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800336c:	f7fd fe66 	bl	800103c <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	f241 3288 	movw	r2, #5000	@ 0x1388
 800337a:	4293      	cmp	r3, r2
 800337c:	d901      	bls.n	8003382 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e0d7      	b.n	8003532 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003382:	4b21      	ldr	r3, [pc, #132]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 8003384:	69db      	ldr	r3, [r3, #28]
 8003386:	f003 0318 	and.w	r3, r3, #24
 800338a:	2b18      	cmp	r3, #24
 800338c:	d1ee      	bne.n	800336c <HAL_RCC_ClockConfig+0x18c>
 800338e:	e043      	b.n	8003418 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	2b02      	cmp	r3, #2
 8003396:	d112      	bne.n	80033be <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003398:	e00a      	b.n	80033b0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800339a:	f7fd fe4f 	bl	800103c <HAL_GetTick>
 800339e:	4602      	mov	r2, r0
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d901      	bls.n	80033b0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80033ac:	2303      	movs	r3, #3
 80033ae:	e0c0      	b.n	8003532 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80033b0:	4b15      	ldr	r3, [pc, #84]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 80033b2:	69db      	ldr	r3, [r3, #28]
 80033b4:	f003 0318 	and.w	r3, r3, #24
 80033b8:	2b10      	cmp	r3, #16
 80033ba:	d1ee      	bne.n	800339a <HAL_RCC_ClockConfig+0x1ba>
 80033bc:	e02c      	b.n	8003418 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d122      	bne.n	800340c <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80033c6:	e00a      	b.n	80033de <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80033c8:	f7fd fe38 	bl	800103c <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e0a9      	b.n	8003532 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80033de:	4b0a      	ldr	r3, [pc, #40]	@ (8003408 <HAL_RCC_ClockConfig+0x228>)
 80033e0:	69db      	ldr	r3, [r3, #28]
 80033e2:	f003 0318 	and.w	r3, r3, #24
 80033e6:	2b08      	cmp	r3, #8
 80033e8:	d1ee      	bne.n	80033c8 <HAL_RCC_ClockConfig+0x1e8>
 80033ea:	e015      	b.n	8003418 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80033ec:	f7fd fe26 	bl	800103c <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d906      	bls.n	800340c <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e097      	b.n	8003532 <HAL_RCC_ClockConfig+0x352>
 8003402:	bf00      	nop
 8003404:	40022000 	.word	0x40022000
 8003408:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800340c:	4b4b      	ldr	r3, [pc, #300]	@ (800353c <HAL_RCC_ClockConfig+0x35c>)
 800340e:	69db      	ldr	r3, [r3, #28]
 8003410:	f003 0318 	and.w	r3, r3, #24
 8003414:	2b00      	cmp	r3, #0
 8003416:	d1e9      	bne.n	80033ec <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d010      	beq.n	8003446 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	4b44      	ldr	r3, [pc, #272]	@ (800353c <HAL_RCC_ClockConfig+0x35c>)
 800342a:	6a1b      	ldr	r3, [r3, #32]
 800342c:	f003 030f 	and.w	r3, r3, #15
 8003430:	429a      	cmp	r2, r3
 8003432:	d208      	bcs.n	8003446 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8003434:	4b41      	ldr	r3, [pc, #260]	@ (800353c <HAL_RCC_ClockConfig+0x35c>)
 8003436:	6a1b      	ldr	r3, [r3, #32]
 8003438:	f023 020f 	bic.w	r2, r3, #15
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	493e      	ldr	r1, [pc, #248]	@ (800353c <HAL_RCC_ClockConfig+0x35c>)
 8003442:	4313      	orrs	r3, r2
 8003444:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003446:	4b3e      	ldr	r3, [pc, #248]	@ (8003540 <HAL_RCC_ClockConfig+0x360>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 030f 	and.w	r3, r3, #15
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	429a      	cmp	r2, r3
 8003452:	d210      	bcs.n	8003476 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003454:	4b3a      	ldr	r3, [pc, #232]	@ (8003540 <HAL_RCC_ClockConfig+0x360>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f023 020f 	bic.w	r2, r3, #15
 800345c:	4938      	ldr	r1, [pc, #224]	@ (8003540 <HAL_RCC_ClockConfig+0x360>)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	4313      	orrs	r3, r2
 8003462:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003464:	4b36      	ldr	r3, [pc, #216]	@ (8003540 <HAL_RCC_ClockConfig+0x360>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 030f 	and.w	r3, r3, #15
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	429a      	cmp	r2, r3
 8003470:	d001      	beq.n	8003476 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e05d      	b.n	8003532 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0304 	and.w	r3, r3, #4
 800347e:	2b00      	cmp	r3, #0
 8003480:	d010      	beq.n	80034a4 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	68da      	ldr	r2, [r3, #12]
 8003486:	4b2d      	ldr	r3, [pc, #180]	@ (800353c <HAL_RCC_ClockConfig+0x35c>)
 8003488:	6a1b      	ldr	r3, [r3, #32]
 800348a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800348e:	429a      	cmp	r2, r3
 8003490:	d208      	bcs.n	80034a4 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8003492:	4b2a      	ldr	r3, [pc, #168]	@ (800353c <HAL_RCC_ClockConfig+0x35c>)
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	4927      	ldr	r1, [pc, #156]	@ (800353c <HAL_RCC_ClockConfig+0x35c>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0308 	and.w	r3, r3, #8
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d012      	beq.n	80034d6 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	691a      	ldr	r2, [r3, #16]
 80034b4:	4b21      	ldr	r3, [pc, #132]	@ (800353c <HAL_RCC_ClockConfig+0x35c>)
 80034b6:	6a1b      	ldr	r3, [r3, #32]
 80034b8:	091b      	lsrs	r3, r3, #4
 80034ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80034be:	429a      	cmp	r2, r3
 80034c0:	d209      	bcs.n	80034d6 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80034c2:	4b1e      	ldr	r3, [pc, #120]	@ (800353c <HAL_RCC_ClockConfig+0x35c>)
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	011b      	lsls	r3, r3, #4
 80034d0:	491a      	ldr	r1, [pc, #104]	@ (800353c <HAL_RCC_ClockConfig+0x35c>)
 80034d2:	4313      	orrs	r3, r2
 80034d4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0310 	and.w	r3, r3, #16
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d012      	beq.n	8003508 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	695a      	ldr	r2, [r3, #20]
 80034e6:	4b15      	ldr	r3, [pc, #84]	@ (800353c <HAL_RCC_ClockConfig+0x35c>)
 80034e8:	6a1b      	ldr	r3, [r3, #32]
 80034ea:	0a1b      	lsrs	r3, r3, #8
 80034ec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d209      	bcs.n	8003508 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80034f4:	4b11      	ldr	r3, [pc, #68]	@ (800353c <HAL_RCC_ClockConfig+0x35c>)
 80034f6:	6a1b      	ldr	r3, [r3, #32]
 80034f8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	695b      	ldr	r3, [r3, #20]
 8003500:	021b      	lsls	r3, r3, #8
 8003502:	490e      	ldr	r1, [pc, #56]	@ (800353c <HAL_RCC_ClockConfig+0x35c>)
 8003504:	4313      	orrs	r3, r2
 8003506:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003508:	f000 f822 	bl	8003550 <HAL_RCC_GetSysClockFreq>
 800350c:	4602      	mov	r2, r0
 800350e:	4b0b      	ldr	r3, [pc, #44]	@ (800353c <HAL_RCC_ClockConfig+0x35c>)
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	f003 030f 	and.w	r3, r3, #15
 8003516:	490b      	ldr	r1, [pc, #44]	@ (8003544 <HAL_RCC_ClockConfig+0x364>)
 8003518:	5ccb      	ldrb	r3, [r1, r3]
 800351a:	fa22 f303 	lsr.w	r3, r2, r3
 800351e:	4a0a      	ldr	r2, [pc, #40]	@ (8003548 <HAL_RCC_ClockConfig+0x368>)
 8003520:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003522:	4b0a      	ldr	r3, [pc, #40]	@ (800354c <HAL_RCC_ClockConfig+0x36c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4618      	mov	r0, r3
 8003528:	f7fd fcfe 	bl	8000f28 <HAL_InitTick>
 800352c:	4603      	mov	r3, r0
 800352e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8003530:	7afb      	ldrb	r3, [r7, #11]
}
 8003532:	4618      	mov	r0, r3
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	44020c00 	.word	0x44020c00
 8003540:	40022000 	.word	0x40022000
 8003544:	080098d8 	.word	0x080098d8
 8003548:	20000000 	.word	0x20000000
 800354c:	20000004 	.word	0x20000004

08003550 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003550:	b480      	push	{r7}
 8003552:	b089      	sub	sp, #36	@ 0x24
 8003554:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8003556:	4b8c      	ldr	r3, [pc, #560]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 8003558:	69db      	ldr	r3, [r3, #28]
 800355a:	f003 0318 	and.w	r3, r3, #24
 800355e:	2b08      	cmp	r3, #8
 8003560:	d102      	bne.n	8003568 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003562:	4b8a      	ldr	r3, [pc, #552]	@ (800378c <HAL_RCC_GetSysClockFreq+0x23c>)
 8003564:	61fb      	str	r3, [r7, #28]
 8003566:	e107      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003568:	4b87      	ldr	r3, [pc, #540]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 800356a:	69db      	ldr	r3, [r3, #28]
 800356c:	f003 0318 	and.w	r3, r3, #24
 8003570:	2b00      	cmp	r3, #0
 8003572:	d112      	bne.n	800359a <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8003574:	4b84      	ldr	r3, [pc, #528]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0320 	and.w	r3, r3, #32
 800357c:	2b00      	cmp	r3, #0
 800357e:	d009      	beq.n	8003594 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003580:	4b81      	ldr	r3, [pc, #516]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	08db      	lsrs	r3, r3, #3
 8003586:	f003 0303 	and.w	r3, r3, #3
 800358a:	4a81      	ldr	r2, [pc, #516]	@ (8003790 <HAL_RCC_GetSysClockFreq+0x240>)
 800358c:	fa22 f303 	lsr.w	r3, r2, r3
 8003590:	61fb      	str	r3, [r7, #28]
 8003592:	e0f1      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8003594:	4b7e      	ldr	r3, [pc, #504]	@ (8003790 <HAL_RCC_GetSysClockFreq+0x240>)
 8003596:	61fb      	str	r3, [r7, #28]
 8003598:	e0ee      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800359a:	4b7b      	ldr	r3, [pc, #492]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 800359c:	69db      	ldr	r3, [r3, #28]
 800359e:	f003 0318 	and.w	r3, r3, #24
 80035a2:	2b10      	cmp	r3, #16
 80035a4:	d102      	bne.n	80035ac <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80035a6:	4b7b      	ldr	r3, [pc, #492]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x244>)
 80035a8:	61fb      	str	r3, [r7, #28]
 80035aa:	e0e5      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035ac:	4b76      	ldr	r3, [pc, #472]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 80035ae:	69db      	ldr	r3, [r3, #28]
 80035b0:	f003 0318 	and.w	r3, r3, #24
 80035b4:	2b18      	cmp	r3, #24
 80035b6:	f040 80dd 	bne.w	8003774 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80035ba:	4b73      	ldr	r3, [pc, #460]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 80035bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035be:	f003 0303 	and.w	r3, r3, #3
 80035c2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80035c4:	4b70      	ldr	r3, [pc, #448]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 80035c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c8:	0a1b      	lsrs	r3, r3, #8
 80035ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80035ce:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80035d0:	4b6d      	ldr	r3, [pc, #436]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 80035d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d4:	091b      	lsrs	r3, r3, #4
 80035d6:	f003 0301 	and.w	r3, r3, #1
 80035da:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80035dc:	4b6a      	ldr	r3, [pc, #424]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 80035de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80035e0:	08db      	lsrs	r3, r3, #3
 80035e2:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	fb02 f303 	mul.w	r3, r2, r3
 80035ec:	ee07 3a90 	vmov	s15, r3
 80035f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035f4:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f000 80b7 	beq.w	800376e <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	2b01      	cmp	r3, #1
 8003604:	d003      	beq.n	800360e <HAL_RCC_GetSysClockFreq+0xbe>
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	2b03      	cmp	r3, #3
 800360a:	d056      	beq.n	80036ba <HAL_RCC_GetSysClockFreq+0x16a>
 800360c:	e077      	b.n	80036fe <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800360e:	4b5e      	ldr	r3, [pc, #376]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0320 	and.w	r3, r3, #32
 8003616:	2b00      	cmp	r3, #0
 8003618:	d02d      	beq.n	8003676 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800361a:	4b5b      	ldr	r3, [pc, #364]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	08db      	lsrs	r3, r3, #3
 8003620:	f003 0303 	and.w	r3, r3, #3
 8003624:	4a5a      	ldr	r2, [pc, #360]	@ (8003790 <HAL_RCC_GetSysClockFreq+0x240>)
 8003626:	fa22 f303 	lsr.w	r3, r2, r3
 800362a:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	ee07 3a90 	vmov	s15, r3
 8003632:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	ee07 3a90 	vmov	s15, r3
 800363c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003640:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003644:	4b50      	ldr	r3, [pc, #320]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 8003646:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003648:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800364c:	ee07 3a90 	vmov	s15, r3
 8003650:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003654:	ed97 6a02 	vldr	s12, [r7, #8]
 8003658:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8003798 <HAL_RCC_GetSysClockFreq+0x248>
 800365c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003660:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8003664:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003668:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800366c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003670:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8003674:	e065      	b.n	8003742 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	ee07 3a90 	vmov	s15, r3
 800367c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003680:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800379c <HAL_RCC_GetSysClockFreq+0x24c>
 8003684:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003688:	4b3f      	ldr	r3, [pc, #252]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 800368a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800368c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003690:	ee07 3a90 	vmov	s15, r3
 8003694:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8003698:	ed97 6a02 	vldr	s12, [r7, #8]
 800369c:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8003798 <HAL_RCC_GetSysClockFreq+0x248>
 80036a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80036a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80036a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80036b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036b4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80036b8:	e043      	b.n	8003742 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	ee07 3a90 	vmov	s15, r3
 80036c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036c4:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80037a0 <HAL_RCC_GetSysClockFreq+0x250>
 80036c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036cc:	4b2e      	ldr	r3, [pc, #184]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 80036ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036d4:	ee07 3a90 	vmov	s15, r3
 80036d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80036dc:	ed97 6a02 	vldr	s12, [r7, #8]
 80036e0:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8003798 <HAL_RCC_GetSysClockFreq+0x248>
 80036e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80036e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80036ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80036f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036f8:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80036fc:	e021      	b.n	8003742 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	ee07 3a90 	vmov	s15, r3
 8003704:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003708:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80037a4 <HAL_RCC_GetSysClockFreq+0x254>
 800370c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003710:	4b1d      	ldr	r3, [pc, #116]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 8003712:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003714:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003718:	ee07 3a90 	vmov	s15, r3
 800371c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003720:	ed97 6a02 	vldr	s12, [r7, #8]
 8003724:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8003798 <HAL_RCC_GetSysClockFreq+0x248>
 8003728:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800372c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8003730:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003734:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003738:	ee67 7a27 	vmul.f32	s15, s14, s15
 800373c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8003740:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8003742:	4b11      	ldr	r3, [pc, #68]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x238>)
 8003744:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003746:	0a5b      	lsrs	r3, r3, #9
 8003748:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800374c:	3301      	adds	r3, #1
 800374e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	ee07 3a90 	vmov	s15, r3
 8003756:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800375a:	edd7 6a06 	vldr	s13, [r7, #24]
 800375e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003762:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003766:	ee17 3a90 	vmov	r3, s15
 800376a:	61fb      	str	r3, [r7, #28]
 800376c:	e004      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800376e:	2300      	movs	r3, #0
 8003770:	61fb      	str	r3, [r7, #28]
 8003772:	e001      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8003774:	4b06      	ldr	r3, [pc, #24]	@ (8003790 <HAL_RCC_GetSysClockFreq+0x240>)
 8003776:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8003778:	69fb      	ldr	r3, [r7, #28]
}
 800377a:	4618      	mov	r0, r3
 800377c:	3724      	adds	r7, #36	@ 0x24
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	44020c00 	.word	0x44020c00
 800378c:	003d0900 	.word	0x003d0900
 8003790:	03d09000 	.word	0x03d09000
 8003794:	016e3600 	.word	0x016e3600
 8003798:	46000000 	.word	0x46000000
 800379c:	4c742400 	.word	0x4c742400
 80037a0:	4bb71b00 	.word	0x4bb71b00
 80037a4:	4a742400 	.word	0x4a742400

080037a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80037ac:	f7ff fed0 	bl	8003550 <HAL_RCC_GetSysClockFreq>
 80037b0:	4602      	mov	r2, r0
 80037b2:	4b08      	ldr	r3, [pc, #32]	@ (80037d4 <HAL_RCC_GetHCLKFreq+0x2c>)
 80037b4:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80037b6:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80037ba:	4907      	ldr	r1, [pc, #28]	@ (80037d8 <HAL_RCC_GetHCLKFreq+0x30>)
 80037bc:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80037be:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80037c2:	fa22 f303 	lsr.w	r3, r2, r3
 80037c6:	4a05      	ldr	r2, [pc, #20]	@ (80037dc <HAL_RCC_GetHCLKFreq+0x34>)
 80037c8:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80037ca:	4b04      	ldr	r3, [pc, #16]	@ (80037dc <HAL_RCC_GetHCLKFreq+0x34>)
 80037cc:	681b      	ldr	r3, [r3, #0]
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	44020c00 	.word	0x44020c00
 80037d8:	080098d8 	.word	0x080098d8
 80037dc:	20000000 	.word	0x20000000

080037e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80037e4:	f7ff ffe0 	bl	80037a8 <HAL_RCC_GetHCLKFreq>
 80037e8:	4602      	mov	r2, r0
 80037ea:	4b06      	ldr	r3, [pc, #24]	@ (8003804 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037ec:	6a1b      	ldr	r3, [r3, #32]
 80037ee:	091b      	lsrs	r3, r3, #4
 80037f0:	f003 0307 	and.w	r3, r3, #7
 80037f4:	4904      	ldr	r1, [pc, #16]	@ (8003808 <HAL_RCC_GetPCLK1Freq+0x28>)
 80037f6:	5ccb      	ldrb	r3, [r1, r3]
 80037f8:	f003 031f 	and.w	r3, r3, #31
 80037fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003800:	4618      	mov	r0, r3
 8003802:	bd80      	pop	{r7, pc}
 8003804:	44020c00 	.word	0x44020c00
 8003808:	080098e8 	.word	0x080098e8

0800380c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8003810:	f7ff ffca 	bl	80037a8 <HAL_RCC_GetHCLKFreq>
 8003814:	4602      	mov	r2, r0
 8003816:	4b06      	ldr	r3, [pc, #24]	@ (8003830 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	0a1b      	lsrs	r3, r3, #8
 800381c:	f003 0307 	and.w	r3, r3, #7
 8003820:	4904      	ldr	r1, [pc, #16]	@ (8003834 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003822:	5ccb      	ldrb	r3, [r1, r3]
 8003824:	f003 031f 	and.w	r3, r3, #31
 8003828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800382c:	4618      	mov	r0, r3
 800382e:	bd80      	pop	{r7, pc}
 8003830:	44020c00 	.word	0x44020c00
 8003834:	080098e8 	.word	0x080098e8

08003838 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 800383c:	f7ff ffb4 	bl	80037a8 <HAL_RCC_GetHCLKFreq>
 8003840:	4602      	mov	r2, r0
 8003842:	4b06      	ldr	r3, [pc, #24]	@ (800385c <HAL_RCC_GetPCLK3Freq+0x24>)
 8003844:	6a1b      	ldr	r3, [r3, #32]
 8003846:	0b1b      	lsrs	r3, r3, #12
 8003848:	f003 0307 	and.w	r3, r3, #7
 800384c:	4904      	ldr	r1, [pc, #16]	@ (8003860 <HAL_RCC_GetPCLK3Freq+0x28>)
 800384e:	5ccb      	ldrb	r3, [r1, r3]
 8003850:	f003 031f 	and.w	r3, r3, #31
 8003854:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003858:	4618      	mov	r0, r3
 800385a:	bd80      	pop	{r7, pc}
 800385c:	44020c00 	.word	0x44020c00
 8003860:	080098e8 	.word	0x080098e8

08003864 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003864:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003868:	b0aa      	sub	sp, #168	@ 0xa8
 800386a:	af00      	add	r7, sp, #0
 800386c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003870:	2300      	movs	r3, #0
 8003872:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003876:	2300      	movs	r3, #0
 8003878:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800387c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003884:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8003888:	2500      	movs	r5, #0
 800388a:	ea54 0305 	orrs.w	r3, r4, r5
 800388e:	d00b      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8003890:	4bb8      	ldr	r3, [pc, #736]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003892:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003896:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800389a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800389e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a0:	4ab4      	ldr	r2, [pc, #720]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80038a2:	430b      	orrs	r3, r1
 80038a4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b0:	f002 0801 	and.w	r8, r2, #1
 80038b4:	f04f 0900 	mov.w	r9, #0
 80038b8:	ea58 0309 	orrs.w	r3, r8, r9
 80038bc:	d038      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80038be:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038c4:	2b05      	cmp	r3, #5
 80038c6:	d819      	bhi.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x98>
 80038c8:	a201      	add	r2, pc, #4	@ (adr r2, 80038d0 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80038ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ce:	bf00      	nop
 80038d0:	08003905 	.word	0x08003905
 80038d4:	080038e9 	.word	0x080038e9
 80038d8:	080038fd 	.word	0x080038fd
 80038dc:	08003905 	.word	0x08003905
 80038e0:	08003905 	.word	0x08003905
 80038e4:	08003905 	.word	0x08003905
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80038e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80038ec:	3308      	adds	r3, #8
 80038ee:	4618      	mov	r0, r3
 80038f0:	f001 fff2 	bl	80058d8 <RCCEx_PLL2_Config>
 80038f4:	4603      	mov	r3, r0
 80038f6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 80038fa:	e004      	b.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003902:	e000      	b.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8003904:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003906:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d10c      	bne.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800390e:	4b99      	ldr	r3, [pc, #612]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003910:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003914:	f023 0107 	bic.w	r1, r3, #7
 8003918:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800391c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800391e:	4a95      	ldr	r2, [pc, #596]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003920:	430b      	orrs	r3, r1
 8003922:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003926:	e003      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003928:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800392c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003930:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003938:	f002 0a02 	and.w	sl, r2, #2
 800393c:	f04f 0b00 	mov.w	fp, #0
 8003940:	ea5a 030b 	orrs.w	r3, sl, fp
 8003944:	d03c      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8003946:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800394a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800394c:	2b28      	cmp	r3, #40	@ 0x28
 800394e:	d01b      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x124>
 8003950:	2b28      	cmp	r3, #40	@ 0x28
 8003952:	d815      	bhi.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003954:	2b20      	cmp	r3, #32
 8003956:	d019      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x128>
 8003958:	2b20      	cmp	r3, #32
 800395a:	d811      	bhi.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 800395c:	2b18      	cmp	r3, #24
 800395e:	d017      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8003960:	2b18      	cmp	r3, #24
 8003962:	d80d      	bhi.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003964:	2b00      	cmp	r3, #0
 8003966:	d015      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8003968:	2b08      	cmp	r3, #8
 800396a:	d109      	bne.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800396c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003970:	3308      	adds	r3, #8
 8003972:	4618      	mov	r0, r3
 8003974:	f001 ffb0 	bl	80058d8 <RCCEx_PLL2_Config>
 8003978:	4603      	mov	r3, r0
 800397a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 800397e:	e00a      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003986:	e006      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003988:	bf00      	nop
 800398a:	e004      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 800398c:	bf00      	nop
 800398e:	e002      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003990:	bf00      	nop
 8003992:	e000      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8003994:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003996:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d10c      	bne.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800399e:	4b75      	ldr	r3, [pc, #468]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80039a0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80039a4:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80039a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ae:	4a71      	ldr	r2, [pc, #452]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80039b0:	430b      	orrs	r3, r1
 80039b2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80039b6:	e003      	b.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039b8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80039bc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80039c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c8:	f002 0304 	and.w	r3, r2, #4
 80039cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80039d0:	2300      	movs	r3, #0
 80039d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80039d6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80039da:	460b      	mov	r3, r1
 80039dc:	4313      	orrs	r3, r2
 80039de:	d040      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80039e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80039e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039e6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80039ea:	d01e      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 80039ec:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80039f0:	d817      	bhi.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80039f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039f6:	d01a      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 80039f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039fc:	d811      	bhi.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80039fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a00:	d017      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8003a02:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a04:	d80d      	bhi.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d015      	beq.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8003a0a:	2b40      	cmp	r3, #64	@ 0x40
 8003a0c:	d109      	bne.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a12:	3308      	adds	r3, #8
 8003a14:	4618      	mov	r0, r3
 8003a16:	f001 ff5f 	bl	80058d8 <RCCEx_PLL2_Config>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8003a20:	e00a      	b.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003a28:	e006      	b.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003a2a:	bf00      	nop
 8003a2c:	e004      	b.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003a2e:	bf00      	nop
 8003a30:	e002      	b.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003a32:	bf00      	nop
 8003a34:	e000      	b.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8003a36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a38:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d10c      	bne.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003a40:	4b4c      	ldr	r3, [pc, #304]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003a42:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003a46:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003a4a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a50:	4a48      	ldr	r2, [pc, #288]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003a52:	430b      	orrs	r3, r1
 8003a54:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003a58:	e003      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a5a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003a5e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a62:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003a6e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003a72:	2300      	movs	r3, #0
 8003a74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003a78:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	d043      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8003a82:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a88:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003a8c:	d021      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003a8e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003a92:	d81a      	bhi.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003a94:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a98:	d01d      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8003a9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a9e:	d814      	bhi.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003aa0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003aa4:	d019      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x276>
 8003aa6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003aaa:	d80e      	bhi.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x266>
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d016      	beq.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8003ab0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ab4:	d109      	bne.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ab6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003aba:	3308      	adds	r3, #8
 8003abc:	4618      	mov	r0, r3
 8003abe:	f001 ff0b 	bl	80058d8 <RCCEx_PLL2_Config>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8003ac8:	e00a      	b.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003ad0:	e006      	b.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003ad2:	bf00      	nop
 8003ad4:	e004      	b.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003ad6:	bf00      	nop
 8003ad8:	e002      	b.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003ada:	bf00      	nop
 8003adc:	e000      	b.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8003ade:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ae0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d10c      	bne.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8003ae8:	4b22      	ldr	r3, [pc, #136]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003aea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003aee:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003af2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af8:	4a1e      	ldr	r2, [pc, #120]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003afa:	430b      	orrs	r3, r1
 8003afc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003b00:	e003      	b.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b02:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b06:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b12:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003b16:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b18:	2300      	movs	r3, #0
 8003b1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003b1c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003b20:	460b      	mov	r3, r1
 8003b22:	4313      	orrs	r3, r2
 8003b24:	d03e      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8003b26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b2c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b30:	d01b      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x306>
 8003b32:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b36:	d814      	bhi.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003b38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b3c:	d017      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8003b3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b42:	d80e      	bhi.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d017      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8003b48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b4c:	d109      	bne.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b4e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b52:	3308      	adds	r3, #8
 8003b54:	4618      	mov	r0, r3
 8003b56:	f001 febf 	bl	80058d8 <RCCEx_PLL2_Config>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8003b60:	e00b      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003b68:	e007      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8003b6a:	bf00      	nop
 8003b6c:	e005      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8003b6e:	bf00      	nop
 8003b70:	e003      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x316>
 8003b72:	bf00      	nop
 8003b74:	44020c00 	.word	0x44020c00
        break;
 8003b78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b7a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d10c      	bne.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003b82:	4ba5      	ldr	r3, [pc, #660]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b84:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003b88:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003b8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b92:	4aa1      	ldr	r2, [pc, #644]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003b94:	430b      	orrs	r3, r1
 8003b96:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003b9a:	e003      	b.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b9c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ba0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ba4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bac:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003bb0:	673b      	str	r3, [r7, #112]	@ 0x70
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	677b      	str	r3, [r7, #116]	@ 0x74
 8003bb6:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003bba:	460b      	mov	r3, r1
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	d03b      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8003bc0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bc6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003bca:	d01b      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8003bcc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003bd0:	d814      	bhi.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x398>
 8003bd2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003bd6:	d017      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8003bd8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003bdc:	d80e      	bhi.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x398>
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d014      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8003be2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003be6:	d109      	bne.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003be8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003bec:	3308      	adds	r3, #8
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f001 fe72 	bl	80058d8 <RCCEx_PLL2_Config>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8003bfa:	e008      	b.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c02:	e004      	b.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003c04:	bf00      	nop
 8003c06:	e002      	b.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003c08:	bf00      	nop
 8003c0a:	e000      	b.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8003c0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c0e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d10c      	bne.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8003c16:	4b80      	ldr	r3, [pc, #512]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003c18:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003c1c:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003c20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c26:	4a7c      	ldr	r2, [pc, #496]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003c28:	430b      	orrs	r3, r1
 8003c2a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003c2e:	e003      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c30:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c34:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8003c38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c40:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003c44:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c46:	2300      	movs	r3, #0
 8003c48:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003c4a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003c4e:	460b      	mov	r3, r1
 8003c50:	4313      	orrs	r3, r2
 8003c52:	d033      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8003c54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c5e:	d015      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x428>
 8003c60:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c64:	d80e      	bhi.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d012      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8003c6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c6e:	d109      	bne.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003c74:	3308      	adds	r3, #8
 8003c76:	4618      	mov	r0, r3
 8003c78:	f001 fe2e 	bl	80058d8 <RCCEx_PLL2_Config>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003c82:	e006      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003c8a:	e002      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8003c8c:	bf00      	nop
 8003c8e:	e000      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8003c90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c92:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10c      	bne.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8003c9a:	4b5f      	ldr	r3, [pc, #380]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003c9c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003ca0:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8003ca4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003caa:	4a5b      	ldr	r2, [pc, #364]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003cac:	430b      	orrs	r3, r1
 8003cae:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003cb2:	e003      	b.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cb4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003cb8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8003cbc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc4:	2100      	movs	r1, #0
 8003cc6:	6639      	str	r1, [r7, #96]	@ 0x60
 8003cc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ccc:	667b      	str	r3, [r7, #100]	@ 0x64
 8003cce:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003cd2:	460b      	mov	r3, r1
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	d033      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8003cd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ce2:	d015      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8003ce4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ce8:	d80e      	bhi.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d012      	beq.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003cee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003cf2:	d109      	bne.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003cf4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cf8:	3308      	adds	r3, #8
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f001 fdec 	bl	80058d8 <RCCEx_PLL2_Config>
 8003d00:	4603      	mov	r3, r0
 8003d02:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8003d06:	e006      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003d0e:	e002      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003d10:	bf00      	nop
 8003d12:	e000      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8003d14:	bf00      	nop
    }
    if (ret == HAL_OK)
 8003d16:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10c      	bne.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8003d1e:	4b3e      	ldr	r3, [pc, #248]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003d20:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003d24:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003d28:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d2e:	4a3a      	ldr	r2, [pc, #232]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003d30:	430b      	orrs	r3, r1
 8003d32:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003d36:	e003      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d38:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003d3c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003d40:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d48:	2100      	movs	r1, #0
 8003d4a:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003d4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003d52:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003d56:	460b      	mov	r3, r1
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	d00e      	beq.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003d5c:	4b2e      	ldr	r3, [pc, #184]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003d5e:	69db      	ldr	r3, [r3, #28]
 8003d60:	4a2d      	ldr	r2, [pc, #180]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003d62:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003d66:	61d3      	str	r3, [r2, #28]
 8003d68:	4b2b      	ldr	r3, [pc, #172]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003d6a:	69d9      	ldr	r1, [r3, #28]
 8003d6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d74:	4a28      	ldr	r2, [pc, #160]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003d76:	430b      	orrs	r3, r1
 8003d78:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d82:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003d86:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d88:	2300      	movs	r3, #0
 8003d8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d8c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003d90:	460b      	mov	r3, r1
 8003d92:	4313      	orrs	r3, r2
 8003d94:	d046      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8003d96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d9c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003da0:	d021      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8003da2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003da6:	d81a      	bhi.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003da8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dac:	d01d      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x586>
 8003dae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003db2:	d814      	bhi.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003db4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003db8:	d019      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8003dba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dbe:	d80e      	bhi.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d016      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8003dc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dc8:	d109      	bne.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003dca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003dce:	3308      	adds	r3, #8
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f001 fd81 	bl	80058d8 <RCCEx_PLL2_Config>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003ddc:	e00a      	b.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003de4:	e006      	b.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003de6:	bf00      	nop
 8003de8:	e004      	b.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003dea:	bf00      	nop
 8003dec:	e002      	b.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003dee:	bf00      	nop
 8003df0:	e000      	b.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8003df2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003df4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d10f      	bne.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003dfc:	4b06      	ldr	r3, [pc, #24]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003dfe:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003e02:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003e06:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e0c:	4a02      	ldr	r2, [pc, #8]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8003e0e:	430b      	orrs	r3, r1
 8003e10:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003e14:	e006      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003e16:	bf00      	nop
 8003e18:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e1c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003e20:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003e24:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e2c:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003e30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e32:	2300      	movs	r3, #0
 8003e34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e36:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003e3a:	460b      	mov	r3, r1
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	d043      	beq.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8003e40:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e46:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003e4a:	d021      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8003e4c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003e50:	d81a      	bhi.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003e52:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e56:	d01d      	beq.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x630>
 8003e58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e5c:	d814      	bhi.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003e5e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003e62:	d019      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x634>
 8003e64:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003e68:	d80e      	bhi.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d016      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x638>
 8003e6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e72:	d109      	bne.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003e74:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003e78:	3308      	adds	r3, #8
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f001 fd2c 	bl	80058d8 <RCCEx_PLL2_Config>
 8003e80:	4603      	mov	r3, r0
 8003e82:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8003e86:	e00a      	b.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003e8e:	e006      	b.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003e90:	bf00      	nop
 8003e92:	e004      	b.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003e94:	bf00      	nop
 8003e96:	e002      	b.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003e98:	bf00      	nop
 8003e9a:	e000      	b.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8003e9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e9e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d10c      	bne.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003ea6:	4bb6      	ldr	r3, [pc, #728]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003ea8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003eac:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003eb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eb6:	4ab2      	ldr	r2, [pc, #712]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003eb8:	430b      	orrs	r3, r1
 8003eba:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003ebe:	e003      	b.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ec0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003ec4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003ec8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003ed4:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003eda:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003ede:	460b      	mov	r3, r1
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	d030      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003ee4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ee8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003eea:	2b05      	cmp	r3, #5
 8003eec:	d80f      	bhi.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003eee:	2b03      	cmp	r3, #3
 8003ef0:	d211      	bcs.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d911      	bls.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d109      	bne.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003efa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003efe:	3308      	adds	r3, #8
 8003f00:	4618      	mov	r0, r3
 8003f02:	f001 fce9 	bl	80058d8 <RCCEx_PLL2_Config>
 8003f06:	4603      	mov	r3, r0
 8003f08:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003f0c:	e006      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003f14:	e002      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003f16:	bf00      	nop
 8003f18:	e000      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003f1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f1c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d10c      	bne.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003f24:	4b96      	ldr	r3, [pc, #600]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f2a:	f023 0107 	bic.w	r1, r3, #7
 8003f2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f34:	4a92      	ldr	r2, [pc, #584]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f36:	430b      	orrs	r3, r1
 8003f38:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003f3c:	e003      	b.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f3e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f42:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003f46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f4e:	2100      	movs	r1, #0
 8003f50:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003f52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f58:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003f5c:	460b      	mov	r3, r1
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	d022      	beq.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003f62:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f66:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d005      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x714>
 8003f6c:	2b08      	cmp	r3, #8
 8003f6e:	d005      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003f76:	e002      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003f78:	bf00      	nop
 8003f7a:	e000      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003f7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f7e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d10c      	bne.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8003f86:	4b7e      	ldr	r3, [pc, #504]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f8c:	f023 0108 	bic.w	r1, r3, #8
 8003f90:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f96:	4a7a      	ldr	r2, [pc, #488]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003f98:	430b      	orrs	r3, r1
 8003f9a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003f9e:	e003      	b.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fa0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003fa4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fa8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003fb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fba:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003fbe:	460b      	mov	r3, r1
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	f000 80b0 	beq.w	8004126 <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003fc6:	4b6f      	ldr	r3, [pc, #444]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fca:	4a6e      	ldr	r2, [pc, #440]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003fcc:	f043 0301 	orr.w	r3, r3, #1
 8003fd0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003fd2:	f7fd f833 	bl	800103c <HAL_GetTick>
 8003fd6:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003fda:	e00b      	b.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fdc:	f7fd f82e 	bl	800103c <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d903      	bls.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8003fec:	2303      	movs	r3, #3
 8003fee:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003ff2:	e005      	b.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003ff4:	4b63      	ldr	r3, [pc, #396]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff8:	f003 0301 	and.w	r3, r3, #1
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d0ed      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8004000:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004004:	2b00      	cmp	r3, #0
 8004006:	f040 808a 	bne.w	800411e <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800400a:	4b5d      	ldr	r3, [pc, #372]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800400c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004010:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004014:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8004018:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800401c:	2b00      	cmp	r3, #0
 800401e:	d022      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x802>
 8004020:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004024:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004026:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800402a:	429a      	cmp	r2, r3
 800402c:	d01b      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800402e:	4b54      	ldr	r3, [pc, #336]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004030:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004034:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004038:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800403c:	4b50      	ldr	r3, [pc, #320]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800403e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004042:	4a4f      	ldr	r2, [pc, #316]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004044:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004048:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800404c:	4b4c      	ldr	r3, [pc, #304]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800404e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004052:	4a4b      	ldr	r2, [pc, #300]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004054:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004058:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800405c:	4a48      	ldr	r2, [pc, #288]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800405e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004062:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004066:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b00      	cmp	r3, #0
 8004070:	d019      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004072:	f7fc ffe3 	bl	800103c <HAL_GetTick>
 8004076:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800407a:	e00d      	b.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800407c:	f7fc ffde 	bl	800103c <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	f241 3288 	movw	r2, #5000	@ 0x1388
 800408c:	4293      	cmp	r3, r2
 800408e:	d903      	bls.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 8004096:	e006      	b.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004098:	4b39      	ldr	r3, [pc, #228]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800409a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800409e:	f003 0302 	and.w	r3, r3, #2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d0ea      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 80040a6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d132      	bne.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80040ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040bc:	d10f      	bne.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x87a>
 80040be:	4b30      	ldr	r3, [pc, #192]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80040c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80040ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040cc:	091b      	lsrs	r3, r3, #4
 80040ce:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80040d2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80040d6:	4a2a      	ldr	r2, [pc, #168]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80040d8:	430b      	orrs	r3, r1
 80040da:	61d3      	str	r3, [r2, #28]
 80040dc:	e005      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x886>
 80040de:	4b28      	ldr	r3, [pc, #160]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80040e0:	69db      	ldr	r3, [r3, #28]
 80040e2:	4a27      	ldr	r2, [pc, #156]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80040e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80040e8:	61d3      	str	r3, [r2, #28]
 80040ea:	4b25      	ldr	r3, [pc, #148]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80040ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040f0:	4a23      	ldr	r2, [pc, #140]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80040f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80040fa:	4b21      	ldr	r3, [pc, #132]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80040fc:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8004100:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004104:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004106:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800410a:	4a1d      	ldr	r2, [pc, #116]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800410c:	430b      	orrs	r3, r1
 800410e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004112:	e008      	b.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004114:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004118:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 800411c:	e003      	b.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800411e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004122:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004126:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800412a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800412e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8004132:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004134:	2300      	movs	r3, #0
 8004136:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004138:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800413c:	460b      	mov	r3, r1
 800413e:	4313      	orrs	r3, r2
 8004140:	d038      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8004142:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004146:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004148:	2b30      	cmp	r3, #48	@ 0x30
 800414a:	d014      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x912>
 800414c:	2b30      	cmp	r3, #48	@ 0x30
 800414e:	d80e      	bhi.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8004150:	2b20      	cmp	r3, #32
 8004152:	d012      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x916>
 8004154:	2b20      	cmp	r3, #32
 8004156:	d80a      	bhi.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8004158:	2b00      	cmp	r3, #0
 800415a:	d015      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800415c:	2b10      	cmp	r3, #16
 800415e:	d106      	bne.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004160:	4b07      	ldr	r3, [pc, #28]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004164:	4a06      	ldr	r2, [pc, #24]	@ (8004180 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8004166:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800416a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 800416c:	e00d      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004174:	e009      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8004176:	bf00      	nop
 8004178:	e007      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 800417a:	bf00      	nop
 800417c:	e005      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x926>
 800417e:	bf00      	nop
 8004180:	44020c00 	.word	0x44020c00
 8004184:	44020800 	.word	0x44020800
        break;
 8004188:	bf00      	nop
    }

    if (ret == HAL_OK)
 800418a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10c      	bne.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8004192:	4bb5      	ldr	r3, [pc, #724]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004194:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004198:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800419c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041a2:	49b1      	ldr	r1, [pc, #708]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80041aa:	e003      	b.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ac:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80041b0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80041b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041bc:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80041c0:	623b      	str	r3, [r7, #32]
 80041c2:	2300      	movs	r3, #0
 80041c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80041c6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80041ca:	460b      	mov	r3, r1
 80041cc:	4313      	orrs	r3, r2
 80041ce:	d03c      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80041d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041d6:	2b04      	cmp	r3, #4
 80041d8:	d81d      	bhi.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 80041da:	a201      	add	r2, pc, #4	@ (adr r2, 80041e0 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 80041dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e0:	080041f5 	.word	0x080041f5
 80041e4:	08004203 	.word	0x08004203
 80041e8:	08004217 	.word	0x08004217
 80041ec:	0800421f 	.word	0x0800421f
 80041f0:	0800421f 	.word	0x0800421f
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041f4:	4b9c      	ldr	r3, [pc, #624]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80041f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041f8:	4a9b      	ldr	r2, [pc, #620]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80041fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041fe:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004200:	e00e      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004202:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004206:	3308      	adds	r3, #8
 8004208:	4618      	mov	r0, r3
 800420a:	f001 fb65 	bl	80058d8 <RCCEx_PLL2_Config>
 800420e:	4603      	mov	r3, r0
 8004210:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004214:	e004      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800421c:	e000      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 800421e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004220:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004224:	2b00      	cmp	r3, #0
 8004226:	d10c      	bne.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8004228:	4b8f      	ldr	r3, [pc, #572]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800422a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800422e:	f023 0207 	bic.w	r2, r3, #7
 8004232:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004236:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004238:	498b      	ldr	r1, [pc, #556]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800423a:	4313      	orrs	r3, r2
 800423c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004240:	e003      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004242:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004246:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800424a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800424e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004252:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004256:	61bb      	str	r3, [r7, #24]
 8004258:	2300      	movs	r3, #0
 800425a:	61fb      	str	r3, [r7, #28]
 800425c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004260:	460b      	mov	r3, r1
 8004262:	4313      	orrs	r3, r2
 8004264:	d03c      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8004266:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800426a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800426c:	2b20      	cmp	r3, #32
 800426e:	d01f      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8004270:	2b20      	cmp	r3, #32
 8004272:	d819      	bhi.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8004274:	2b18      	cmp	r3, #24
 8004276:	d01d      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8004278:	2b18      	cmp	r3, #24
 800427a:	d815      	bhi.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 800427c:	2b00      	cmp	r3, #0
 800427e:	d002      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8004280:	2b08      	cmp	r3, #8
 8004282:	d007      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8004284:	e010      	b.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004286:	4b78      	ldr	r3, [pc, #480]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800428a:	4a77      	ldr	r2, [pc, #476]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800428c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004290:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004292:	e010      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004294:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004298:	3308      	adds	r3, #8
 800429a:	4618      	mov	r0, r3
 800429c:	f001 fb1c 	bl	80058d8 <RCCEx_PLL2_Config>
 80042a0:	4603      	mov	r3, r0
 80042a2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80042a6:	e006      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80042ae:	e002      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80042b0:	bf00      	nop
 80042b2:	e000      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80042b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042b6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10c      	bne.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80042be:	4b6a      	ldr	r3, [pc, #424]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80042c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042c4:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80042c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ce:	4966      	ldr	r1, [pc, #408]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80042d0:	4313      	orrs	r3, r2
 80042d2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80042d6:	e003      	b.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042d8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80042dc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80042e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80042ec:	613b      	str	r3, [r7, #16]
 80042ee:	2300      	movs	r3, #0
 80042f0:	617b      	str	r3, [r7, #20]
 80042f2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80042f6:	460b      	mov	r3, r1
 80042f8:	4313      	orrs	r3, r2
 80042fa:	d03e      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 80042fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004300:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004302:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004306:	d020      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8004308:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800430c:	d819      	bhi.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0xade>
 800430e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004310:	d01d      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8004312:	2bc0      	cmp	r3, #192	@ 0xc0
 8004314:	d815      	bhi.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8004316:	2b00      	cmp	r3, #0
 8004318:	d002      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 800431a:	2b40      	cmp	r3, #64	@ 0x40
 800431c:	d007      	beq.n	800432e <HAL_RCCEx_PeriphCLKConfig+0xaca>
 800431e:	e010      	b.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004320:	4b51      	ldr	r3, [pc, #324]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004324:	4a50      	ldr	r2, [pc, #320]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004326:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800432a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800432c:	e010      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800432e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004332:	3308      	adds	r3, #8
 8004334:	4618      	mov	r0, r3
 8004336:	f001 facf 	bl	80058d8 <RCCEx_PLL2_Config>
 800433a:	4603      	mov	r3, r0
 800433c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004340:	e006      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004348:	e002      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 800434a:	bf00      	nop
 800434c:	e000      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 800434e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004350:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004354:	2b00      	cmp	r3, #0
 8004356:	d10c      	bne.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8004358:	4b43      	ldr	r3, [pc, #268]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800435a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800435e:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8004362:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004366:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004368:	493f      	ldr	r1, [pc, #252]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800436a:	4313      	orrs	r3, r2
 800436c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004370:	e003      	b.n	800437a <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004372:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004376:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800437a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800437e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004382:	2100      	movs	r1, #0
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	f003 0304 	and.w	r3, r3, #4
 800438a:	60fb      	str	r3, [r7, #12]
 800438c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004390:	460b      	mov	r3, r1
 8004392:	4313      	orrs	r3, r2
 8004394:	d038      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8004396:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800439a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800439c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043a0:	d00e      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 80043a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043a6:	d815      	bhi.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d017      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0xb78>
 80043ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043b0:	d110      	bne.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043b2:	4b2d      	ldr	r3, [pc, #180]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80043b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b6:	4a2c      	ldr	r2, [pc, #176]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80043b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043bc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80043be:	e00e      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80043c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80043c4:	3308      	adds	r3, #8
 80043c6:	4618      	mov	r0, r3
 80043c8:	f001 fa86 	bl	80058d8 <RCCEx_PLL2_Config>
 80043cc:	4603      	mov	r3, r0
 80043ce:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80043d2:	e004      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80043da:	e000      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 80043dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043de:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d10c      	bne.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80043e6:	4b20      	ldr	r3, [pc, #128]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80043e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80043ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80043f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043f6:	491c      	ldr	r1, [pc, #112]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80043f8:	4313      	orrs	r3, r2
 80043fa:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80043fe:	e003      	b.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004400:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004404:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004408:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800440c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004410:	2100      	movs	r1, #0
 8004412:	6039      	str	r1, [r7, #0]
 8004414:	f003 0310 	and.w	r3, r3, #16
 8004418:	607b      	str	r3, [r7, #4]
 800441a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800441e:	460b      	mov	r3, r1
 8004420:	4313      	orrs	r3, r2
 8004422:	d039      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8004424:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004428:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800442a:	2b30      	cmp	r3, #48	@ 0x30
 800442c:	d01e      	beq.n	800446c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800442e:	2b30      	cmp	r3, #48	@ 0x30
 8004430:	d815      	bhi.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8004432:	2b10      	cmp	r3, #16
 8004434:	d002      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8004436:	2b20      	cmp	r3, #32
 8004438:	d007      	beq.n	800444a <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 800443a:	e010      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800443c:	4b0a      	ldr	r3, [pc, #40]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800443e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004440:	4a09      	ldr	r2, [pc, #36]	@ (8004468 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8004442:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004446:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8004448:	e011      	b.n	800446e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800444a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800444e:	3308      	adds	r3, #8
 8004450:	4618      	mov	r0, r3
 8004452:	f001 fa41 	bl	80058d8 <RCCEx_PLL2_Config>
 8004456:	4603      	mov	r3, r0
 8004458:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800445c:	e007      	b.n	800446e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8004464:	e003      	b.n	800446e <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8004466:	bf00      	nop
 8004468:	44020c00 	.word	0x44020c00
        break;
 800446c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800446e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10c      	bne.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8004476:	4b0c      	ldr	r3, [pc, #48]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004478:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800447c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004480:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004484:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004486:	4908      	ldr	r1, [pc, #32]	@ (80044a8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8004488:	4313      	orrs	r3, r2
 800448a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800448e:	e003      	b.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004490:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004494:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 8004498:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 800449c:	4618      	mov	r0, r3
 800449e:	37a8      	adds	r7, #168	@ 0xa8
 80044a0:	46bd      	mov	sp, r7
 80044a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044a6:	bf00      	nop
 80044a8:	44020c00 	.word	0x44020c00

080044ac <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b08b      	sub	sp, #44	@ 0x2c
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80044b4:	4bae      	ldr	r3, [pc, #696]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044bc:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80044be:	4bac      	ldr	r3, [pc, #688]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044c2:	f003 0303 	and.w	r3, r3, #3
 80044c6:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80044c8:	4ba9      	ldr	r3, [pc, #676]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044cc:	0a1b      	lsrs	r3, r3, #8
 80044ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044d2:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80044d4:	4ba6      	ldr	r3, [pc, #664]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d8:	091b      	lsrs	r3, r3, #4
 80044da:	f003 0301 	and.w	r3, r3, #1
 80044de:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80044e0:	4ba3      	ldr	r3, [pc, #652]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e4:	08db      	lsrs	r3, r3, #3
 80044e6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80044ea:	697a      	ldr	r2, [r7, #20]
 80044ec:	fb02 f303 	mul.w	r3, r2, r3
 80044f0:	ee07 3a90 	vmov	s15, r3
 80044f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044f8:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	f000 8126 	beq.w	8004750 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	2b03      	cmp	r3, #3
 8004508:	d053      	beq.n	80045b2 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	2b03      	cmp	r3, #3
 800450e:	d86f      	bhi.n	80045f0 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d003      	beq.n	800451e <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	2b02      	cmp	r3, #2
 800451a:	d02b      	beq.n	8004574 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800451c:	e068      	b.n	80045f0 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800451e:	4b94      	ldr	r3, [pc, #592]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	08db      	lsrs	r3, r3, #3
 8004524:	f003 0303 	and.w	r3, r3, #3
 8004528:	4a92      	ldr	r2, [pc, #584]	@ (8004774 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800452a:	fa22 f303 	lsr.w	r3, r2, r3
 800452e:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	ee07 3a90 	vmov	s15, r3
 8004536:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	ee07 3a90 	vmov	s15, r3
 8004540:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004544:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004548:	6a3b      	ldr	r3, [r7, #32]
 800454a:	ee07 3a90 	vmov	s15, r3
 800454e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004552:	ed97 6a04 	vldr	s12, [r7, #16]
 8004556:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004778 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800455a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800455e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004562:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004566:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800456a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800456e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004572:	e068      	b.n	8004646 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004574:	69bb      	ldr	r3, [r7, #24]
 8004576:	ee07 3a90 	vmov	s15, r3
 800457a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800457e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800477c <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8004582:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004586:	6a3b      	ldr	r3, [r7, #32]
 8004588:	ee07 3a90 	vmov	s15, r3
 800458c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004590:	ed97 6a04 	vldr	s12, [r7, #16]
 8004594:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004778 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004598:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800459c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045ac:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80045b0:	e049      	b.n	8004646 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	ee07 3a90 	vmov	s15, r3
 80045b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045bc:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004780 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80045c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045c4:	6a3b      	ldr	r3, [r7, #32]
 80045c6:	ee07 3a90 	vmov	s15, r3
 80045ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045ce:	ed97 6a04 	vldr	s12, [r7, #16]
 80045d2:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004778 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80045d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045ea:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80045ee:	e02a      	b.n	8004646 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80045f0:	4b5f      	ldr	r3, [pc, #380]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	08db      	lsrs	r3, r3, #3
 80045f6:	f003 0303 	and.w	r3, r3, #3
 80045fa:	4a5e      	ldr	r2, [pc, #376]	@ (8004774 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80045fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004600:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	ee07 3a90 	vmov	s15, r3
 8004608:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800460c:	69bb      	ldr	r3, [r7, #24]
 800460e:	ee07 3a90 	vmov	s15, r3
 8004612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004616:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800461a:	6a3b      	ldr	r3, [r7, #32]
 800461c:	ee07 3a90 	vmov	s15, r3
 8004620:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004624:	ed97 6a04 	vldr	s12, [r7, #16]
 8004628:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004778 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800462c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004630:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004634:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004638:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800463c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004640:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004644:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004646:	4b4a      	ldr	r3, [pc, #296]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800464e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004652:	d121      	bne.n	8004698 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8004654:	4b46      	ldr	r3, [pc, #280]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004658:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800465c:	2b00      	cmp	r3, #0
 800465e:	d017      	beq.n	8004690 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004660:	4b43      	ldr	r3, [pc, #268]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004662:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004664:	0a5b      	lsrs	r3, r3, #9
 8004666:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800466a:	ee07 3a90 	vmov	s15, r3
 800466e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8004672:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004676:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800467a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800467e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004682:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004686:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	601a      	str	r2, [r3, #0]
 800468e:	e006      	b.n	800469e <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	601a      	str	r2, [r3, #0]
 8004696:	e002      	b.n	800469e <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800469e:	4b34      	ldr	r3, [pc, #208]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80046aa:	d121      	bne.n	80046f0 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80046ac:	4b30      	ldr	r3, [pc, #192]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80046ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d017      	beq.n	80046e8 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80046b8:	4b2d      	ldr	r3, [pc, #180]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80046ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046bc:	0c1b      	lsrs	r3, r3, #16
 80046be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046c2:	ee07 3a90 	vmov	s15, r3
 80046c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80046ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046ce:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80046d2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80046d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046de:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	605a      	str	r2, [r3, #4]
 80046e6:	e006      	b.n	80046f6 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	605a      	str	r2, [r3, #4]
 80046ee:	e002      	b.n	80046f6 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2200      	movs	r2, #0
 80046f4:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80046f6:	4b1e      	ldr	r3, [pc, #120]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004702:	d121      	bne.n	8004748 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8004704:	4b1a      	ldr	r3, [pc, #104]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004708:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800470c:	2b00      	cmp	r3, #0
 800470e:	d017      	beq.n	8004740 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004710:	4b17      	ldr	r3, [pc, #92]	@ (8004770 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004712:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004714:	0e1b      	lsrs	r3, r3, #24
 8004716:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800471a:	ee07 3a90 	vmov	s15, r3
 800471e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8004722:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004726:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800472a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800472e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004732:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004736:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800473e:	e010      	b.n	8004762 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	609a      	str	r2, [r3, #8]
}
 8004746:	e00c      	b.n	8004762 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	609a      	str	r2, [r3, #8]
}
 800474e:	e008      	b.n	8004762 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	609a      	str	r2, [r3, #8]
}
 8004762:	bf00      	nop
 8004764:	372c      	adds	r7, #44	@ 0x2c
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
 800476e:	bf00      	nop
 8004770:	44020c00 	.word	0x44020c00
 8004774:	03d09000 	.word	0x03d09000
 8004778:	46000000 	.word	0x46000000
 800477c:	4a742400 	.word	0x4a742400
 8004780:	4bb71b00 	.word	0x4bb71b00

08004784 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8004784:	b480      	push	{r7}
 8004786:	b08b      	sub	sp, #44	@ 0x2c
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800478c:	4bae      	ldr	r3, [pc, #696]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800478e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004790:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004794:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8004796:	4bac      	ldr	r3, [pc, #688]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800479a:	f003 0303 	and.w	r3, r3, #3
 800479e:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80047a0:	4ba9      	ldr	r3, [pc, #676]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80047a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a4:	0a1b      	lsrs	r3, r3, #8
 80047a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047aa:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80047ac:	4ba6      	ldr	r3, [pc, #664]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80047ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b0:	091b      	lsrs	r3, r3, #4
 80047b2:	f003 0301 	and.w	r3, r3, #1
 80047b6:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80047b8:	4ba3      	ldr	r3, [pc, #652]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80047ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047bc:	08db      	lsrs	r3, r3, #3
 80047be:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80047c2:	697a      	ldr	r2, [r7, #20]
 80047c4:	fb02 f303 	mul.w	r3, r2, r3
 80047c8:	ee07 3a90 	vmov	s15, r3
 80047cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047d0:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f000 8126 	beq.w	8004a28 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80047dc:	69fb      	ldr	r3, [r7, #28]
 80047de:	2b03      	cmp	r3, #3
 80047e0:	d053      	beq.n	800488a <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	2b03      	cmp	r3, #3
 80047e6:	d86f      	bhi.n	80048c8 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d003      	beq.n	80047f6 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d02b      	beq.n	800484c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80047f4:	e068      	b.n	80048c8 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80047f6:	4b94      	ldr	r3, [pc, #592]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	08db      	lsrs	r3, r3, #3
 80047fc:	f003 0303 	and.w	r3, r3, #3
 8004800:	4a92      	ldr	r2, [pc, #584]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8004802:	fa22 f303 	lsr.w	r3, r2, r3
 8004806:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	ee07 3a90 	vmov	s15, r3
 800480e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004812:	69bb      	ldr	r3, [r7, #24]
 8004814:	ee07 3a90 	vmov	s15, r3
 8004818:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800481c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004820:	6a3b      	ldr	r3, [r7, #32]
 8004822:	ee07 3a90 	vmov	s15, r3
 8004826:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800482a:	ed97 6a04 	vldr	s12, [r7, #16]
 800482e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004a50 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004832:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004836:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800483a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800483e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004846:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800484a:	e068      	b.n	800491e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	ee07 3a90 	vmov	s15, r3
 8004852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004856:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8004a54 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800485a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800485e:	6a3b      	ldr	r3, [r7, #32]
 8004860:	ee07 3a90 	vmov	s15, r3
 8004864:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004868:	ed97 6a04 	vldr	s12, [r7, #16]
 800486c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004a50 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004870:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004874:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004878:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800487c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004880:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004884:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004888:	e049      	b.n	800491e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	ee07 3a90 	vmov	s15, r3
 8004890:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004894:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004a58 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8004898:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800489c:	6a3b      	ldr	r3, [r7, #32]
 800489e:	ee07 3a90 	vmov	s15, r3
 80048a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048a6:	ed97 6a04 	vldr	s12, [r7, #16]
 80048aa:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004a50 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80048ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048c2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80048c6:	e02a      	b.n	800491e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80048c8:	4b5f      	ldr	r3, [pc, #380]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	08db      	lsrs	r3, r3, #3
 80048ce:	f003 0303 	and.w	r3, r3, #3
 80048d2:	4a5e      	ldr	r2, [pc, #376]	@ (8004a4c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80048d4:	fa22 f303 	lsr.w	r3, r2, r3
 80048d8:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	ee07 3a90 	vmov	s15, r3
 80048e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	ee07 3a90 	vmov	s15, r3
 80048ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048f2:	6a3b      	ldr	r3, [r7, #32]
 80048f4:	ee07 3a90 	vmov	s15, r3
 80048f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048fc:	ed97 6a04 	vldr	s12, [r7, #16]
 8004900:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004a50 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004904:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004908:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800490c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004910:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004914:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004918:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800491c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800491e:	4b4a      	ldr	r3, [pc, #296]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004926:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800492a:	d121      	bne.n	8004970 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800492c:	4b46      	ldr	r3, [pc, #280]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800492e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004930:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d017      	beq.n	8004968 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004938:	4b43      	ldr	r3, [pc, #268]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800493a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800493c:	0a5b      	lsrs	r3, r3, #9
 800493e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004942:	ee07 3a90 	vmov	s15, r3
 8004946:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800494a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800494e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004952:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004956:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800495a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800495e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	601a      	str	r2, [r3, #0]
 8004966:	e006      	b.n	8004976 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	601a      	str	r2, [r3, #0]
 800496e:	e002      	b.n	8004976 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004976:	4b34      	ldr	r3, [pc, #208]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800497e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004982:	d121      	bne.n	80049c8 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8004984:	4b30      	ldr	r3, [pc, #192]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004988:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d017      	beq.n	80049c0 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004990:	4b2d      	ldr	r3, [pc, #180]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004992:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004994:	0c1b      	lsrs	r3, r3, #16
 8004996:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800499a:	ee07 3a90 	vmov	s15, r3
 800499e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80049a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049a6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80049aa:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80049ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049b6:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	605a      	str	r2, [r3, #4]
 80049be:	e006      	b.n	80049ce <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2200      	movs	r2, #0
 80049c4:	605a      	str	r2, [r3, #4]
 80049c6:	e002      	b.n	80049ce <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80049ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049da:	d121      	bne.n	8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80049dc:	4b1a      	ldr	r3, [pc, #104]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80049de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d017      	beq.n	8004a18 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80049e8:	4b17      	ldr	r3, [pc, #92]	@ (8004a48 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80049ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049ec:	0e1b      	lsrs	r3, r3, #24
 80049ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049f2:	ee07 3a90 	vmov	s15, r3
 80049f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80049fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049fe:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004a02:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004a06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a0e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004a16:	e010      	b.n	8004a3a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	609a      	str	r2, [r3, #8]
}
 8004a1e:	e00c      	b.n	8004a3a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	609a      	str	r2, [r3, #8]
}
 8004a26:	e008      	b.n	8004a3a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	609a      	str	r2, [r3, #8]
}
 8004a3a:	bf00      	nop
 8004a3c:	372c      	adds	r7, #44	@ 0x2c
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	44020c00 	.word	0x44020c00
 8004a4c:	03d09000 	.word	0x03d09000
 8004a50:	46000000 	.word	0x46000000
 8004a54:	4a742400 	.word	0x4a742400
 8004a58:	4bb71b00 	.word	0x4bb71b00

08004a5c <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b08c      	sub	sp, #48	@ 0x30
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8004a66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a6a:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8004a6e:	430b      	orrs	r3, r1
 8004a70:	d14b      	bne.n	8004b0a <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004a72:	4bc4      	ldr	r3, [pc, #784]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004a74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a7c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8004a7e:	4bc1      	ldr	r3, [pc, #772]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004a80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a84:	f003 0302 	and.w	r3, r3, #2
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d108      	bne.n	8004a9e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8004a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a92:	d104      	bne.n	8004a9e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8004a94:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a9a:	f000 bf14 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8004a9e:	4bb9      	ldr	r3, [pc, #740]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004aa0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004aa4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004aa8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004aac:	d108      	bne.n	8004ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8004aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ab4:	d104      	bne.n	8004ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8004ab6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004abc:	f000 bf03 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8004ac0:	4bb0      	ldr	r3, [pc, #704]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ac8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004acc:	d119      	bne.n	8004b02 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8004ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ad4:	d115      	bne.n	8004b02 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004ad6:	4bab      	ldr	r3, [pc, #684]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004ad8:	69db      	ldr	r3, [r3, #28]
 8004ada:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8004ade:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ae2:	d30a      	bcc.n	8004afa <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8004ae4:	4ba7      	ldr	r3, [pc, #668]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004ae6:	69db      	ldr	r3, [r3, #28]
 8004ae8:	0a1b      	lsrs	r3, r3, #8
 8004aea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004aee:	4aa6      	ldr	r2, [pc, #664]	@ (8004d88 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8004af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004af6:	f000 bee6 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 8004afa:	2300      	movs	r3, #0
 8004afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004afe:	f000 bee2 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8004b02:	2300      	movs	r3, #0
 8004b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b06:	f000 bede 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8004b0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b0e:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 8004b12:	ea52 0301 	orrs.w	r3, r2, r1
 8004b16:	f000 838e 	beq.w	8005236 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8004b1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b1e:	2a01      	cmp	r2, #1
 8004b20:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8004b24:	f080 86cc 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004b28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b2c:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8004b30:	ea52 0301 	orrs.w	r3, r2, r1
 8004b34:	f000 82aa 	beq.w	800508c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8004b38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b3c:	2a01      	cmp	r2, #1
 8004b3e:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8004b42:	f080 86bd 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004b46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b4a:	f1a3 0110 	sub.w	r1, r3, #16
 8004b4e:	ea52 0301 	orrs.w	r3, r2, r1
 8004b52:	f000 8681 	beq.w	8005858 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8004b56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b5a:	2a01      	cmp	r2, #1
 8004b5c:	f173 0310 	sbcs.w	r3, r3, #16
 8004b60:	f080 86ae 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004b64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b68:	1f19      	subs	r1, r3, #4
 8004b6a:	ea52 0301 	orrs.w	r3, r2, r1
 8004b6e:	f000 84b1 	beq.w	80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8004b72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b76:	2a01      	cmp	r2, #1
 8004b78:	f173 0304 	sbcs.w	r3, r3, #4
 8004b7c:	f080 86a0 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004b80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b84:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8004b88:	430b      	orrs	r3, r1
 8004b8a:	f000 85aa 	beq.w	80056e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 8004b8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b92:	497e      	ldr	r1, [pc, #504]	@ (8004d8c <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8004b94:	428a      	cmp	r2, r1
 8004b96:	f173 0300 	sbcs.w	r3, r3, #0
 8004b9a:	f080 8691 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004b9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ba2:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8004ba6:	430b      	orrs	r3, r1
 8004ba8:	f000 8532 	beq.w	8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8004bac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bb0:	4977      	ldr	r1, [pc, #476]	@ (8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8004bb2:	428a      	cmp	r2, r1
 8004bb4:	f173 0300 	sbcs.w	r3, r3, #0
 8004bb8:	f080 8682 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004bbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bc0:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8004bc4:	430b      	orrs	r3, r1
 8004bc6:	f000 84bc 	beq.w	8005542 <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 8004bca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bce:	4971      	ldr	r1, [pc, #452]	@ (8004d94 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8004bd0:	428a      	cmp	r2, r1
 8004bd2:	f173 0300 	sbcs.w	r3, r3, #0
 8004bd6:	f080 8673 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004bda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bde:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8004be2:	430b      	orrs	r3, r1
 8004be4:	f000 85f2 	beq.w	80057cc <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 8004be8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bec:	496a      	ldr	r1, [pc, #424]	@ (8004d98 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8004bee:	428a      	cmp	r2, r1
 8004bf0:	f173 0300 	sbcs.w	r3, r3, #0
 8004bf4:	f080 8664 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004bf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bfc:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8004c00:	430b      	orrs	r3, r1
 8004c02:	f000 81e5 	beq.w	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8004c06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c0a:	4964      	ldr	r1, [pc, #400]	@ (8004d9c <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8004c0c:	428a      	cmp	r2, r1
 8004c0e:	f173 0300 	sbcs.w	r3, r3, #0
 8004c12:	f080 8655 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004c16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c1a:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8004c1e:	430b      	orrs	r3, r1
 8004c20:	f000 83cc 	beq.w	80053bc <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8004c24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c28:	495d      	ldr	r1, [pc, #372]	@ (8004da0 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8004c2a:	428a      	cmp	r2, r1
 8004c2c:	f173 0300 	sbcs.w	r3, r3, #0
 8004c30:	f080 8646 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004c34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c38:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8004c3c:	430b      	orrs	r3, r1
 8004c3e:	f000 8331 	beq.w	80052a4 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8004c42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c46:	4957      	ldr	r1, [pc, #348]	@ (8004da4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8004c48:	428a      	cmp	r2, r1
 8004c4a:	f173 0300 	sbcs.w	r3, r3, #0
 8004c4e:	f080 8637 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004c52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c56:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004c5a:	430b      	orrs	r3, r1
 8004c5c:	f000 82bb 	beq.w	80051d6 <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8004c60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c64:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8004c68:	f173 0300 	sbcs.w	r3, r3, #0
 8004c6c:	f080 8628 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004c70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c74:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8004c78:	430b      	orrs	r3, r1
 8004c7a:	f000 826d 	beq.w	8005158 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8004c7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c82:	f244 0101 	movw	r1, #16385	@ 0x4001
 8004c86:	428a      	cmp	r2, r1
 8004c88:	f173 0300 	sbcs.w	r3, r3, #0
 8004c8c:	f080 8618 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004c90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c94:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8004c98:	430b      	orrs	r3, r1
 8004c9a:	f000 821e 	beq.w	80050da <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8004c9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ca2:	f242 0101 	movw	r1, #8193	@ 0x2001
 8004ca6:	428a      	cmp	r2, r1
 8004ca8:	f173 0300 	sbcs.w	r3, r3, #0
 8004cac:	f080 8608 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004cb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cb4:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8004cb8:	430b      	orrs	r3, r1
 8004cba:	f000 8137 	beq.w	8004f2c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8004cbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cc2:	f241 0101 	movw	r1, #4097	@ 0x1001
 8004cc6:	428a      	cmp	r2, r1
 8004cc8:	f173 0300 	sbcs.w	r3, r3, #0
 8004ccc:	f080 85f8 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004cd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cd4:	1f11      	subs	r1, r2, #4
 8004cd6:	430b      	orrs	r3, r1
 8004cd8:	f000 80d2 	beq.w	8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8004cdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ce0:	2a05      	cmp	r2, #5
 8004ce2:	f173 0300 	sbcs.w	r3, r3, #0
 8004ce6:	f080 85eb 	bcs.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8004cea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cee:	1e51      	subs	r1, r2, #1
 8004cf0:	430b      	orrs	r3, r1
 8004cf2:	d006      	beq.n	8004d02 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8004cf4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cf8:	1e91      	subs	r1, r2, #2
 8004cfa:	430b      	orrs	r3, r1
 8004cfc:	d06c      	beq.n	8004dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8004cfe:	f000 bddf 	b.w	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004d02:	4b20      	ldr	r3, [pc, #128]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004d04:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004d08:	f003 0307 	and.w	r3, r3, #7
 8004d0c:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8004d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d104      	bne.n	8004d1e <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8004d14:	f7fe fd7a 	bl	800380c <HAL_RCC_GetPCLK2Freq>
 8004d18:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004d1a:	f000 bdd4 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8004d1e:	4b19      	ldr	r3, [pc, #100]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d2a:	d10a      	bne.n	8004d42 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8004d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d107      	bne.n	8004d42 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d32:	f107 030c 	add.w	r3, r7, #12
 8004d36:	4618      	mov	r0, r3
 8004d38:	f7ff fd24 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d40:	e048      	b.n	8004dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8004d42:	4b10      	ldr	r3, [pc, #64]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0302 	and.w	r3, r3, #2
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d10c      	bne.n	8004d68 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8004d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d50:	2b03      	cmp	r3, #3
 8004d52:	d109      	bne.n	8004d68 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004d54:	4b0b      	ldr	r3, [pc, #44]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	08db      	lsrs	r3, r3, #3
 8004d5a:	f003 0303 	and.w	r3, r3, #3
 8004d5e:	4a12      	ldr	r2, [pc, #72]	@ (8004da8 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8004d60:	fa22 f303 	lsr.w	r3, r2, r3
 8004d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d66:	e035      	b.n	8004dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8004d68:	4b06      	ldr	r3, [pc, #24]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d74:	d11c      	bne.n	8004db0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d78:	2b04      	cmp	r3, #4
 8004d7a:	d119      	bne.n	8004db0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8004d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004dac <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8004d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d80:	e028      	b.n	8004dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8004d82:	bf00      	nop
 8004d84:	44020c00 	.word	0x44020c00
 8004d88:	016e3600 	.word	0x016e3600
 8004d8c:	20000001 	.word	0x20000001
 8004d90:	10000001 	.word	0x10000001
 8004d94:	08000001 	.word	0x08000001
 8004d98:	04000001 	.word	0x04000001
 8004d9c:	00200001 	.word	0x00200001
 8004da0:	00040001 	.word	0x00040001
 8004da4:	00020001 	.word	0x00020001
 8004da8:	03d09000 	.word	0x03d09000
 8004dac:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8004db0:	4b9f      	ldr	r3, [pc, #636]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004db2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	2b02      	cmp	r3, #2
 8004dbc:	d106      	bne.n	8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8004dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dc0:	2b05      	cmp	r3, #5
 8004dc2:	d103      	bne.n	8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 8004dc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dca:	e003      	b.n	8004dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004dd0:	f000 bd79 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004dd4:	f000 bd77 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004dd8:	4b95      	ldr	r3, [pc, #596]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004dda:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004dde:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004de2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8004de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d104      	bne.n	8004df4 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004dea:	f7fe fcf9 	bl	80037e0 <HAL_RCC_GetPCLK1Freq>
 8004dee:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004df0:	f000 bd69 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8004df4:	4b8e      	ldr	r3, [pc, #568]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dfc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e00:	d10a      	bne.n	8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8004e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e04:	2b08      	cmp	r3, #8
 8004e06:	d107      	bne.n	8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e08:	f107 030c 	add.w	r3, r7, #12
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f7ff fcb9 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e16:	e031      	b.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8004e18:	4b85      	ldr	r3, [pc, #532]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0302 	and.w	r3, r3, #2
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d10c      	bne.n	8004e3e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8004e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e26:	2b18      	cmp	r3, #24
 8004e28:	d109      	bne.n	8004e3e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004e2a:	4b81      	ldr	r3, [pc, #516]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	08db      	lsrs	r3, r3, #3
 8004e30:	f003 0303 	and.w	r3, r3, #3
 8004e34:	4a7f      	ldr	r2, [pc, #508]	@ (8005034 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004e36:	fa22 f303 	lsr.w	r3, r2, r3
 8004e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e3c:	e01e      	b.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8004e3e:	4b7c      	ldr	r3, [pc, #496]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e4a:	d105      	bne.n	8004e58 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8004e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4e:	2b20      	cmp	r3, #32
 8004e50:	d102      	bne.n	8004e58 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8004e52:	4b79      	ldr	r3, [pc, #484]	@ (8005038 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e56:	e011      	b.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8004e58:	4b75      	ldr	r3, [pc, #468]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004e5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004e5e:	f003 0302 	and.w	r3, r3, #2
 8004e62:	2b02      	cmp	r3, #2
 8004e64:	d106      	bne.n	8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8004e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e68:	2b28      	cmp	r3, #40	@ 0x28
 8004e6a:	d103      	bne.n	8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8004e6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e72:	e003      	b.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8004e74:	2300      	movs	r3, #0
 8004e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e78:	f000 bd25 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004e7c:	f000 bd23 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004e80:	4b6b      	ldr	r3, [pc, #428]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004e82:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004e86:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8004e8a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8004e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d104      	bne.n	8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004e92:	f7fe fca5 	bl	80037e0 <HAL_RCC_GetPCLK1Freq>
 8004e96:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8004e98:	f000 bd15 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8004e9c:	4b64      	ldr	r3, [pc, #400]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ea4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ea8:	d10a      	bne.n	8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 8004eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eac:	2b40      	cmp	r3, #64	@ 0x40
 8004eae:	d107      	bne.n	8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004eb0:	f107 030c 	add.w	r3, r7, #12
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f7ff fc65 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ebe:	e033      	b.n	8004f28 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8004ec0:	4b5b      	ldr	r3, [pc, #364]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 0302 	and.w	r3, r3, #2
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d10c      	bne.n	8004ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8004ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ece:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ed0:	d109      	bne.n	8004ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004ed2:	4b57      	ldr	r3, [pc, #348]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	08db      	lsrs	r3, r3, #3
 8004ed8:	f003 0303 	and.w	r3, r3, #3
 8004edc:	4a55      	ldr	r2, [pc, #340]	@ (8005034 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004ede:	fa22 f303 	lsr.w	r3, r2, r3
 8004ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ee4:	e020      	b.n	8004f28 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8004ee6:	4b52      	ldr	r3, [pc, #328]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004eee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ef2:	d106      	bne.n	8004f02 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8004ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ef6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004efa:	d102      	bne.n	8004f02 <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8004efc:	4b4e      	ldr	r3, [pc, #312]	@ (8005038 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004efe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f00:	e012      	b.n	8004f28 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8004f02:	4b4b      	ldr	r3, [pc, #300]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004f04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d107      	bne.n	8004f20 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8004f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f12:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004f16:	d103      	bne.n	8004f20 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 8004f18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f1e:	e003      	b.n	8004f28 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8004f20:	2300      	movs	r3, #0
 8004f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f24:	f000 bccf 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004f28:	f000 bccd 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004f2c:	4b40      	ldr	r3, [pc, #256]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004f2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f32:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8004f36:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8004f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d104      	bne.n	8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004f3e:	f7fe fc7b 	bl	8003838 <HAL_RCC_GetPCLK3Freq>
 8004f42:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004f44:	f000 bcbf 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8004f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f4e:	d108      	bne.n	8004f62 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f50:	f107 030c 	add.w	r3, r7, #12
 8004f54:	4618      	mov	r0, r3
 8004f56:	f7ff fc15 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f5e:	f000 bcb2 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8004f62:	4b33      	ldr	r3, [pc, #204]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d10d      	bne.n	8004f8a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8004f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f70:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004f74:	d109      	bne.n	8004f8a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004f76:	4b2e      	ldr	r3, [pc, #184]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	08db      	lsrs	r3, r3, #3
 8004f7c:	f003 0303 	and.w	r3, r3, #3
 8004f80:	4a2c      	ldr	r2, [pc, #176]	@ (8005034 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004f82:	fa22 f303 	lsr.w	r3, r2, r3
 8004f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f88:	e020      	b.n	8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8004f8a:	4b29      	ldr	r3, [pc, #164]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f96:	d106      	bne.n	8004fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8004f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f9e:	d102      	bne.n	8004fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 8004fa0:	4b25      	ldr	r3, [pc, #148]	@ (8005038 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fa4:	e012      	b.n	8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8004fa6:	4b22      	ldr	r3, [pc, #136]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004fa8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004fac:	f003 0302 	and.w	r3, r3, #2
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d107      	bne.n	8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 8004fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fb6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004fba:	d103      	bne.n	8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 8004fbc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fc2:	e003      	b.n	8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004fc8:	f000 bc7d 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004fcc:	f000 bc7b 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8004fd0:	4b17      	ldr	r3, [pc, #92]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004fd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fd6:	f003 0307 	and.w	r3, r3, #7
 8004fda:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8004fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d104      	bne.n	8004fec <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8004fe2:	f7fe fbe1 	bl	80037a8 <HAL_RCC_GetHCLKFreq>
 8004fe6:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8004fe8:	f000 bc6d 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8004fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d104      	bne.n	8004ffc <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004ff2:	f7fe faad 	bl	8003550 <HAL_RCC_GetSysClockFreq>
 8004ff6:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 8004ff8:	f000 bc65 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8004ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	d108      	bne.n	8005014 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005002:	f107 030c 	add.w	r3, r7, #12
 8005006:	4618      	mov	r0, r3
 8005008:	f7ff fbbc 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005010:	f000 bc59 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8005014:	4b06      	ldr	r3, [pc, #24]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800501c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005020:	d10e      	bne.n	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8005022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005024:	2b03      	cmp	r3, #3
 8005026:	d10b      	bne.n	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 8005028:	4b04      	ldr	r3, [pc, #16]	@ (800503c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800502a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800502c:	e02c      	b.n	8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 800502e:	bf00      	nop
 8005030:	44020c00 	.word	0x44020c00
 8005034:	03d09000 	.word	0x03d09000
 8005038:	003d0900 	.word	0x003d0900
 800503c:	016e3600 	.word	0x016e3600
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8005040:	4b95      	ldr	r3, [pc, #596]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0302 	and.w	r3, r3, #2
 8005048:	2b02      	cmp	r3, #2
 800504a:	d10c      	bne.n	8005066 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 800504c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800504e:	2b04      	cmp	r3, #4
 8005050:	d109      	bne.n	8005066 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005052:	4b91      	ldr	r3, [pc, #580]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	08db      	lsrs	r3, r3, #3
 8005058:	f003 0303 	and.w	r3, r3, #3
 800505c:	4a8f      	ldr	r2, [pc, #572]	@ (800529c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800505e:	fa22 f303 	lsr.w	r3, r2, r3
 8005062:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005064:	e010      	b.n	8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8005066:	4b8c      	ldr	r3, [pc, #560]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800506e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005072:	d105      	bne.n	8005080 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8005074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005076:	2b05      	cmp	r3, #5
 8005078:	d102      	bne.n	8005080 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 800507a:	4b89      	ldr	r3, [pc, #548]	@ (80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800507c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800507e:	e003      	b.n	8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8005080:	2300      	movs	r3, #0
 8005082:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005084:	f000 bc1f 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005088:	f000 bc1d 	b.w	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800508c:	4b82      	ldr	r3, [pc, #520]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800508e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005092:	f003 0308 	and.w	r3, r3, #8
 8005096:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8005098:	4b7f      	ldr	r3, [pc, #508]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800509a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800509e:	f003 0302 	and.w	r3, r3, #2
 80050a2:	2b02      	cmp	r3, #2
 80050a4:	d106      	bne.n	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80050a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d103      	bne.n	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 80050ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050b2:	e011      	b.n	80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 80050b4:	4b78      	ldr	r3, [pc, #480]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80050b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80050ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050c2:	d106      	bne.n	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 80050c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c6:	2b08      	cmp	r3, #8
 80050c8:	d103      	bne.n	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 80050ca:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80050ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050d0:	e002      	b.n	80050d8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 80050d2:	2300      	movs	r3, #0
 80050d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 80050d6:	e3f6      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80050d8:	e3f5      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80050da:	4b6f      	ldr	r3, [pc, #444]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80050dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80050e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80050e4:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80050e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d103      	bne.n	80050f4 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80050ec:	f7fe fb78 	bl	80037e0 <HAL_RCC_GetPCLK1Freq>
 80050f0:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80050f2:	e3e8      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 80050f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050fa:	d107      	bne.n	800510c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80050fc:	f107 030c 	add.w	r3, r7, #12
 8005100:	4618      	mov	r0, r3
 8005102:	f7ff fb3f 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800510a:	e3dc      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800510c:	4b62      	ldr	r3, [pc, #392]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0302 	and.w	r3, r3, #2
 8005114:	2b02      	cmp	r3, #2
 8005116:	d10d      	bne.n	8005134 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8005118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800511a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800511e:	d109      	bne.n	8005134 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005120:	4b5d      	ldr	r3, [pc, #372]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	08db      	lsrs	r3, r3, #3
 8005126:	f003 0303 	and.w	r3, r3, #3
 800512a:	4a5c      	ldr	r2, [pc, #368]	@ (800529c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800512c:	fa22 f303 	lsr.w	r3, r2, r3
 8005130:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005132:	e010      	b.n	8005156 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8005134:	4b58      	ldr	r3, [pc, #352]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800513c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005140:	d106      	bne.n	8005150 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8005142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005144:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005148:	d102      	bne.n	8005150 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 800514a:	4b55      	ldr	r3, [pc, #340]	@ (80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800514c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800514e:	e002      	b.n	8005156 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8005150:	2300      	movs	r3, #0
 8005152:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005154:	e3b7      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005156:	e3b6      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8005158:	4b4f      	ldr	r3, [pc, #316]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800515a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800515e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005162:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8005164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005166:	2b00      	cmp	r3, #0
 8005168:	d103      	bne.n	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800516a:	f7fe fb39 	bl	80037e0 <HAL_RCC_GetPCLK1Freq>
 800516e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8005170:	e3a9      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8005172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005174:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005178:	d107      	bne.n	800518a <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800517a:	f107 030c 	add.w	r3, r7, #12
 800517e:	4618      	mov	r0, r3
 8005180:	f7ff fb00 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005188:	e39d      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800518a:	4b43      	ldr	r3, [pc, #268]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0302 	and.w	r3, r3, #2
 8005192:	2b02      	cmp	r3, #2
 8005194:	d10d      	bne.n	80051b2 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8005196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005198:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800519c:	d109      	bne.n	80051b2 <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800519e:	4b3e      	ldr	r3, [pc, #248]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	08db      	lsrs	r3, r3, #3
 80051a4:	f003 0303 	and.w	r3, r3, #3
 80051a8:	4a3c      	ldr	r2, [pc, #240]	@ (800529c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80051aa:	fa22 f303 	lsr.w	r3, r2, r3
 80051ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051b0:	e010      	b.n	80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 80051b2:	4b39      	ldr	r3, [pc, #228]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051be:	d106      	bne.n	80051ce <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 80051c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051c2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80051c6:	d102      	bne.n	80051ce <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 80051c8:	4b35      	ldr	r3, [pc, #212]	@ (80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80051ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051cc:	e002      	b.n	80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 80051ce:	2300      	movs	r3, #0
 80051d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80051d2:	e378      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80051d4:	e377      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80051d6:	4b30      	ldr	r3, [pc, #192]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80051d8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80051dc:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80051e0:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80051e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d103      	bne.n	80051f0 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80051e8:	f7fe fafa 	bl	80037e0 <HAL_RCC_GetPCLK1Freq>
 80051ec:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80051ee:	e36a      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 80051f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051f6:	d107      	bne.n	8005208 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80051f8:	f107 030c 	add.w	r3, r7, #12
 80051fc:	4618      	mov	r0, r3
 80051fe:	f7ff fac1 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005206:	e35e      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8005208:	4b23      	ldr	r3, [pc, #140]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 0302 	and.w	r3, r3, #2
 8005210:	2b02      	cmp	r3, #2
 8005212:	d10d      	bne.n	8005230 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8005214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005216:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800521a:	d109      	bne.n	8005230 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800521c:	4b1e      	ldr	r3, [pc, #120]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	08db      	lsrs	r3, r3, #3
 8005222:	f003 0303 	and.w	r3, r3, #3
 8005226:	4a1d      	ldr	r2, [pc, #116]	@ (800529c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005228:	fa22 f303 	lsr.w	r3, r2, r3
 800522c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800522e:	e34a      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005230:	2300      	movs	r3, #0
 8005232:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005234:	e347      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8005236:	4b18      	ldr	r3, [pc, #96]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005238:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800523c:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8005240:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8005242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005244:	2b00      	cmp	r3, #0
 8005246:	d103      	bne.n	8005250 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8005248:	f7fe faf6 	bl	8003838 <HAL_RCC_GetPCLK3Freq>
 800524c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800524e:	e33a      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8005250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005252:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005256:	d107      	bne.n	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005258:	f107 030c 	add.w	r3, r7, #12
 800525c:	4618      	mov	r0, r3
 800525e:	f7ff fa91 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005266:	e32e      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8005268:	4b0b      	ldr	r3, [pc, #44]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b02      	cmp	r3, #2
 8005272:	d10d      	bne.n	8005290 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8005274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005276:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800527a:	d109      	bne.n	8005290 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800527c:	4b06      	ldr	r3, [pc, #24]	@ (8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	08db      	lsrs	r3, r3, #3
 8005282:	f003 0303 	and.w	r3, r3, #3
 8005286:	4a05      	ldr	r2, [pc, #20]	@ (800529c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005288:	fa22 f303 	lsr.w	r3, r2, r3
 800528c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800528e:	e31a      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8005290:	2300      	movs	r3, #0
 8005292:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005294:	e317      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005296:	bf00      	nop
 8005298:	44020c00 	.word	0x44020c00
 800529c:	03d09000 	.word	0x03d09000
 80052a0:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80052a4:	4b9b      	ldr	r3, [pc, #620]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80052a6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80052aa:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80052ae:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 80052b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80052b6:	d044      	beq.n	8005342 <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80052b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ba:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80052be:	d879      	bhi.n	80053b4 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80052c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052c6:	d02d      	beq.n	8005324 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80052c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052ce:	d871      	bhi.n	80053b4 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80052d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052d6:	d017      	beq.n	8005308 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 80052d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052de:	d869      	bhi.n	80053b4 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80052e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d004      	beq.n	80052f0 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80052e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052ec:	d004      	beq.n	80052f8 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 80052ee:	e061      	b.n	80053b4 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80052f0:	f7fe faa2 	bl	8003838 <HAL_RCC_GetPCLK3Freq>
 80052f4:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 80052f6:	e060      	b.n	80053ba <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80052f8:	f107 030c 	add.w	r3, r7, #12
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7ff fa41 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005306:	e058      	b.n	80053ba <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005308:	4b82      	ldr	r3, [pc, #520]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800530a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800530e:	f003 0302 	and.w	r3, r3, #2
 8005312:	2b02      	cmp	r3, #2
 8005314:	d103      	bne.n	800531e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 8005316:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800531a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800531c:	e04d      	b.n	80053ba <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 800531e:	2300      	movs	r3, #0
 8005320:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005322:	e04a      	b.n	80053ba <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8005324:	4b7b      	ldr	r3, [pc, #492]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005326:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800532a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800532e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005332:	d103      	bne.n	800533c <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8005334:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005338:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800533a:	e03e      	b.n	80053ba <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 800533c:	2300      	movs	r3, #0
 800533e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005340:	e03b      	b.n	80053ba <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005342:	4b74      	ldr	r3, [pc, #464]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005344:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005348:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800534c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800534e:	4b71      	ldr	r3, [pc, #452]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0302 	and.w	r3, r3, #2
 8005356:	2b02      	cmp	r3, #2
 8005358:	d10c      	bne.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 800535a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535c:	2b00      	cmp	r3, #0
 800535e:	d109      	bne.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005360:	4b6c      	ldr	r3, [pc, #432]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	08db      	lsrs	r3, r3, #3
 8005366:	f003 0303 	and.w	r3, r3, #3
 800536a:	4a6b      	ldr	r2, [pc, #428]	@ (8005518 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 800536c:	fa22 f303 	lsr.w	r3, r2, r3
 8005370:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005372:	e01e      	b.n	80053b2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005374:	4b67      	ldr	r3, [pc, #412]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800537c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005380:	d106      	bne.n	8005390 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 8005382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005384:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005388:	d102      	bne.n	8005390 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800538a:	4b64      	ldr	r3, [pc, #400]	@ (800551c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 800538c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800538e:	e010      	b.n	80053b2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005390:	4b60      	ldr	r3, [pc, #384]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005398:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800539c:	d106      	bne.n	80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 800539e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053a4:	d102      	bne.n	80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80053a6:	4b5e      	ldr	r3, [pc, #376]	@ (8005520 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80053a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053aa:	e002      	b.n	80053b2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80053ac:	2300      	movs	r3, #0
 80053ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80053b0:	e003      	b.n	80053ba <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 80053b2:	e002      	b.n	80053ba <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 80053b4:	2300      	movs	r3, #0
 80053b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80053b8:	bf00      	nop
          }
        }
        break;
 80053ba:	e284      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80053bc:	4b55      	ldr	r3, [pc, #340]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80053be:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80053c2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80053c6:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 80053c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ca:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80053ce:	d044      	beq.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 80053d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053d2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80053d6:	d879      	bhi.n	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80053d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80053de:	d02d      	beq.n	800543c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 80053e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80053e6:	d871      	bhi.n	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80053e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80053ee:	d017      	beq.n	8005420 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 80053f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80053f6:	d869      	bhi.n	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80053f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d004      	beq.n	8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 80053fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005400:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005404:	d004      	beq.n	8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8005406:	e061      	b.n	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8005408:	f7fe f9ea 	bl	80037e0 <HAL_RCC_GetPCLK1Freq>
 800540c:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 800540e:	e060      	b.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005410:	f107 030c 	add.w	r3, r7, #12
 8005414:	4618      	mov	r0, r3
 8005416:	f7ff f9b5 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800541e:	e058      	b.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005420:	4b3c      	ldr	r3, [pc, #240]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005422:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b02      	cmp	r3, #2
 800542c:	d103      	bne.n	8005436 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 800542e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005432:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005434:	e04d      	b.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8005436:	2300      	movs	r3, #0
 8005438:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800543a:	e04a      	b.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800543c:	4b35      	ldr	r3, [pc, #212]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800543e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005442:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005446:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800544a:	d103      	bne.n	8005454 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 800544c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005450:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8005452:	e03e      	b.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8005454:	2300      	movs	r3, #0
 8005456:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005458:	e03b      	b.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800545a:	4b2e      	ldr	r3, [pc, #184]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800545c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005460:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005464:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005466:	4b2b      	ldr	r3, [pc, #172]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0302 	and.w	r3, r3, #2
 800546e:	2b02      	cmp	r3, #2
 8005470:	d10c      	bne.n	800548c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 8005472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005474:	2b00      	cmp	r3, #0
 8005476:	d109      	bne.n	800548c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005478:	4b26      	ldr	r3, [pc, #152]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	08db      	lsrs	r3, r3, #3
 800547e:	f003 0303 	and.w	r3, r3, #3
 8005482:	4a25      	ldr	r2, [pc, #148]	@ (8005518 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8005484:	fa22 f303 	lsr.w	r3, r2, r3
 8005488:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800548a:	e01e      	b.n	80054ca <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800548c:	4b21      	ldr	r3, [pc, #132]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005494:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005498:	d106      	bne.n	80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 800549a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800549c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054a0:	d102      	bne.n	80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80054a2:	4b1e      	ldr	r3, [pc, #120]	@ (800551c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80054a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054a6:	e010      	b.n	80054ca <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80054a8:	4b1a      	ldr	r3, [pc, #104]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054b4:	d106      	bne.n	80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 80054b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054bc:	d102      	bne.n	80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80054be:	4b18      	ldr	r3, [pc, #96]	@ (8005520 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80054c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054c2:	e002      	b.n	80054ca <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80054c4:	2300      	movs	r3, #0
 80054c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80054c8:	e003      	b.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 80054ca:	e002      	b.n	80054d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 80054cc:	2300      	movs	r3, #0
 80054ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80054d0:	bf00      	nop
          }
        }
        break;
 80054d2:	e1f8      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80054d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80054d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054de:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80054e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054ec:	d105      	bne.n	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 80054ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d102      	bne.n	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 80054f4:	4b0a      	ldr	r3, [pc, #40]	@ (8005520 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80054f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 80054f8:	e1e5      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 80054fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005500:	d110      	bne.n	8005524 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005502:	f107 0318 	add.w	r3, r7, #24
 8005506:	4618      	mov	r0, r3
 8005508:	f7fe ffd0 	bl	80044ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005510:	e1d9      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005512:	bf00      	nop
 8005514:	44020c00 	.word	0x44020c00
 8005518:	03d09000 	.word	0x03d09000
 800551c:	003d0900 	.word	0x003d0900
 8005520:	016e3600 	.word	0x016e3600
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8005524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005526:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800552a:	d107      	bne.n	800553c <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800552c:	f107 030c 	add.w	r3, r7, #12
 8005530:	4618      	mov	r0, r3
 8005532:	f7ff f927 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800553a:	e1c4      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 800553c:	2300      	movs	r3, #0
 800553e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005540:	e1c1      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8005542:	4b9d      	ldr	r3, [pc, #628]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005544:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005548:	f003 0307 	and.w	r3, r3, #7
 800554c:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 800554e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005550:	2b04      	cmp	r3, #4
 8005552:	d859      	bhi.n	8005608 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8005554:	a201      	add	r2, pc, #4	@ (adr r2, 800555c <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800555a:	bf00      	nop
 800555c:	08005571 	.word	0x08005571
 8005560:	08005581 	.word	0x08005581
 8005564:	08005609 	.word	0x08005609
 8005568:	08005591 	.word	0x08005591
 800556c:	08005597 	.word	0x08005597
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005570:	f107 0318 	add.w	r3, r7, #24
 8005574:	4618      	mov	r0, r3
 8005576:	f7fe ff99 	bl	80044ac <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800557e:	e046      	b.n	800560e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005580:	f107 030c 	add.w	r3, r7, #12
 8005584:	4618      	mov	r0, r3
 8005586:	f7ff f8fd 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800558e:	e03e      	b.n	800560e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005590:	4b8a      	ldr	r3, [pc, #552]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005592:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005594:	e03b      	b.n	800560e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005596:	4b88      	ldr	r3, [pc, #544]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005598:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800559c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80055a0:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80055a2:	4b85      	ldr	r3, [pc, #532]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 0302 	and.w	r3, r3, #2
 80055aa:	2b02      	cmp	r3, #2
 80055ac:	d10c      	bne.n	80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 80055ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d109      	bne.n	80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80055b4:	4b80      	ldr	r3, [pc, #512]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	08db      	lsrs	r3, r3, #3
 80055ba:	f003 0303 	and.w	r3, r3, #3
 80055be:	4a80      	ldr	r2, [pc, #512]	@ (80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80055c0:	fa22 f303 	lsr.w	r3, r2, r3
 80055c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055c6:	e01e      	b.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80055c8:	4b7b      	ldr	r3, [pc, #492]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055d4:	d106      	bne.n	80055e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 80055d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055dc:	d102      	bne.n	80055e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80055de:	4b79      	ldr	r3, [pc, #484]	@ (80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80055e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055e2:	e010      	b.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80055e4:	4b74      	ldr	r3, [pc, #464]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055f0:	d106      	bne.n	8005600 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 80055f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80055f8:	d102      	bne.n	8005600 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80055fa:	4b73      	ldr	r3, [pc, #460]	@ (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80055fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055fe:	e002      	b.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8005600:	2300      	movs	r3, #0
 8005602:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8005604:	e003      	b.n	800560e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 8005606:	e002      	b.n	800560e <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 8005608:	2300      	movs	r3, #0
 800560a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800560c:	bf00      	nop
          }
        }
        break;
 800560e:	e15a      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8005610:	4b69      	ldr	r3, [pc, #420]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005612:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005616:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800561a:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 800561c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800561e:	2b20      	cmp	r3, #32
 8005620:	d022      	beq.n	8005668 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 8005622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005624:	2b20      	cmp	r3, #32
 8005626:	d858      	bhi.n	80056da <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8005628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800562a:	2b18      	cmp	r3, #24
 800562c:	d019      	beq.n	8005662 <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 800562e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005630:	2b18      	cmp	r3, #24
 8005632:	d852      	bhi.n	80056da <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8005634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005636:	2b00      	cmp	r3, #0
 8005638:	d003      	beq.n	8005642 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 800563a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800563c:	2b08      	cmp	r3, #8
 800563e:	d008      	beq.n	8005652 <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8005640:	e04b      	b.n	80056da <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005642:	f107 0318 	add.w	r3, r7, #24
 8005646:	4618      	mov	r0, r3
 8005648:	f7fe ff30 	bl	80044ac <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800564c:	69fb      	ldr	r3, [r7, #28]
 800564e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005650:	e046      	b.n	80056e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005652:	f107 030c 	add.w	r3, r7, #12
 8005656:	4618      	mov	r0, r3
 8005658:	f7ff f894 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005660:	e03e      	b.n	80056e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005662:	4b56      	ldr	r3, [pc, #344]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005664:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005666:	e03b      	b.n	80056e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005668:	4b53      	ldr	r3, [pc, #332]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800566a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800566e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005672:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005674:	4b50      	ldr	r3, [pc, #320]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 0302 	and.w	r3, r3, #2
 800567c:	2b02      	cmp	r3, #2
 800567e:	d10c      	bne.n	800569a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8005680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005682:	2b00      	cmp	r3, #0
 8005684:	d109      	bne.n	800569a <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005686:	4b4c      	ldr	r3, [pc, #304]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	08db      	lsrs	r3, r3, #3
 800568c:	f003 0303 	and.w	r3, r3, #3
 8005690:	4a4b      	ldr	r2, [pc, #300]	@ (80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005692:	fa22 f303 	lsr.w	r3, r2, r3
 8005696:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005698:	e01e      	b.n	80056d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800569a:	4b47      	ldr	r3, [pc, #284]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056a6:	d106      	bne.n	80056b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80056a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056ae:	d102      	bne.n	80056b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80056b0:	4b44      	ldr	r3, [pc, #272]	@ (80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80056b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056b4:	e010      	b.n	80056d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80056b6:	4b40      	ldr	r3, [pc, #256]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80056c2:	d106      	bne.n	80056d2 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 80056c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80056ca:	d102      	bne.n	80056d2 <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80056cc:	4b3e      	ldr	r3, [pc, #248]	@ (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80056ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056d0:	e002      	b.n	80056d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80056d2:	2300      	movs	r3, #0
 80056d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80056d6:	e003      	b.n	80056e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 80056d8:	e002      	b.n	80056e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 80056da:	2300      	movs	r3, #0
 80056dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80056de:	bf00      	nop
          }
        }
        break;
 80056e0:	e0f1      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80056e2:	4b35      	ldr	r3, [pc, #212]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80056e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056e8:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80056ec:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 80056ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056f4:	d023      	beq.n	800573e <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 80056f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056fc:	d858      	bhi.n	80057b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 80056fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005700:	2bc0      	cmp	r3, #192	@ 0xc0
 8005702:	d019      	beq.n	8005738 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8005704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005706:	2bc0      	cmp	r3, #192	@ 0xc0
 8005708:	d852      	bhi.n	80057b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 800570a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800570c:	2b00      	cmp	r3, #0
 800570e:	d003      	beq.n	8005718 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 8005710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005712:	2b40      	cmp	r3, #64	@ 0x40
 8005714:	d008      	beq.n	8005728 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8005716:	e04b      	b.n	80057b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005718:	f107 0318 	add.w	r3, r7, #24
 800571c:	4618      	mov	r0, r3
 800571e:	f7fe fec5 	bl	80044ac <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005726:	e046      	b.n	80057b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005728:	f107 030c 	add.w	r3, r7, #12
 800572c:	4618      	mov	r0, r3
 800572e:	f7ff f829 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8005736:	e03e      	b.n	80057b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8005738:	4b20      	ldr	r3, [pc, #128]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800573a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800573c:	e03b      	b.n	80057b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800573e:	4b1e      	ldr	r3, [pc, #120]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005740:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005744:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005748:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800574a:	4b1b      	ldr	r3, [pc, #108]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 0302 	and.w	r3, r3, #2
 8005752:	2b02      	cmp	r3, #2
 8005754:	d10c      	bne.n	8005770 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8005756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005758:	2b00      	cmp	r3, #0
 800575a:	d109      	bne.n	8005770 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800575c:	4b16      	ldr	r3, [pc, #88]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	08db      	lsrs	r3, r3, #3
 8005762:	f003 0303 	and.w	r3, r3, #3
 8005766:	4a16      	ldr	r2, [pc, #88]	@ (80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005768:	fa22 f303 	lsr.w	r3, r2, r3
 800576c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800576e:	e01e      	b.n	80057ae <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005770:	4b11      	ldr	r3, [pc, #68]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800577c:	d106      	bne.n	800578c <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 800577e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005784:	d102      	bne.n	800578c <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005786:	4b0f      	ldr	r3, [pc, #60]	@ (80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8005788:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800578a:	e010      	b.n	80057ae <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800578c:	4b0a      	ldr	r3, [pc, #40]	@ (80057b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005794:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005798:	d106      	bne.n	80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 800579a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800579c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057a0:	d102      	bne.n	80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80057a2:	4b09      	ldr	r3, [pc, #36]	@ (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80057a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057a6:	e002      	b.n	80057ae <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80057a8:	2300      	movs	r3, #0
 80057aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80057ac:	e003      	b.n	80057b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 80057ae:	e002      	b.n	80057b6 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 80057b0:	2300      	movs	r3, #0
 80057b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80057b4:	bf00      	nop
          }
        }
        break;
 80057b6:	e086      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80057b8:	44020c00 	.word	0x44020c00
 80057bc:	00bb8000 	.word	0x00bb8000
 80057c0:	03d09000 	.word	0x03d09000
 80057c4:	003d0900 	.word	0x003d0900
 80057c8:	016e3600 	.word	0x016e3600
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80057cc:	4b40      	ldr	r3, [pc, #256]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80057ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80057d2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80057d6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80057d8:	4b3d      	ldr	r3, [pc, #244]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057e4:	d105      	bne.n	80057f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 80057e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d102      	bne.n	80057f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 80057ec:	4b39      	ldr	r3, [pc, #228]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 80057ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057f0:	e031      	b.n	8005856 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 80057f2:	4b37      	ldr	r3, [pc, #220]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80057fe:	d10a      	bne.n	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8005800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005802:	2b10      	cmp	r3, #16
 8005804:	d107      	bne.n	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005806:	f107 0318 	add.w	r3, r7, #24
 800580a:	4618      	mov	r0, r3
 800580c:	f7fe fe4e 	bl	80044ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005814:	e01f      	b.n	8005856 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8005816:	4b2e      	ldr	r3, [pc, #184]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005818:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800581c:	f003 0302 	and.w	r3, r3, #2
 8005820:	2b02      	cmp	r3, #2
 8005822:	d106      	bne.n	8005832 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8005824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005826:	2b20      	cmp	r3, #32
 8005828:	d103      	bne.n	8005832 <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 800582a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800582e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005830:	e011      	b.n	8005856 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8005832:	4b27      	ldr	r3, [pc, #156]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8005834:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005838:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800583c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005840:	d106      	bne.n	8005850 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 8005842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005844:	2b30      	cmp	r3, #48	@ 0x30
 8005846:	d103      	bne.n	8005850 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8005848:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800584c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800584e:	e002      	b.n	8005856 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8005850:	2300      	movs	r3, #0
 8005852:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8005854:	e037      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8005856:	e036      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8005858:	4b1d      	ldr	r3, [pc, #116]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800585a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800585e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005862:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8005864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005866:	2b10      	cmp	r3, #16
 8005868:	d107      	bne.n	800587a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800586a:	f107 0318 	add.w	r3, r7, #24
 800586e:	4618      	mov	r0, r3
 8005870:	f7fe fe1c 	bl	80044ac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8005878:	e025      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 800587a:	4b15      	ldr	r3, [pc, #84]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005882:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005886:	d10a      	bne.n	800589e <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8005888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800588a:	2b20      	cmp	r3, #32
 800588c:	d107      	bne.n	800589e <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800588e:	f107 030c 	add.w	r3, r7, #12
 8005892:	4618      	mov	r0, r3
 8005894:	f7fe ff76 	bl	8004784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800589c:	e00f      	b.n	80058be <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800589e:	4b0c      	ldr	r3, [pc, #48]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80058a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058aa:	d105      	bne.n	80058b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 80058ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ae:	2b30      	cmp	r3, #48	@ 0x30
 80058b0:	d102      	bne.n	80058b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 80058b2:	4b08      	ldr	r3, [pc, #32]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 80058b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058b6:	e002      	b.n	80058be <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80058b8:	2300      	movs	r3, #0
 80058ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 80058bc:	e003      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80058be:	e002      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 80058c0:	2300      	movs	r3, #0
 80058c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80058c4:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 80058c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3730      	adds	r7, #48	@ 0x30
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	44020c00 	.word	0x44020c00
 80058d4:	02dc6c00 	.word	0x02dc6c00

080058d8 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b084      	sub	sp, #16
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80058e0:	4b48      	ldr	r3, [pc, #288]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a47      	ldr	r2, [pc, #284]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 80058e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80058ea:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80058ec:	f7fb fba6 	bl	800103c <HAL_GetTick>
 80058f0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80058f2:	e008      	b.n	8005906 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80058f4:	f7fb fba2 	bl	800103c <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d901      	bls.n	8005906 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	e07a      	b.n	80059fc <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005906:	4b3f      	ldr	r3, [pc, #252]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1f0      	bne.n	80058f4 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8005912:	4b3c      	ldr	r3, [pc, #240]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 8005914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005916:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800591a:	f023 0303 	bic.w	r3, r3, #3
 800591e:	687a      	ldr	r2, [r7, #4]
 8005920:	6811      	ldr	r1, [r2, #0]
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	6852      	ldr	r2, [r2, #4]
 8005926:	0212      	lsls	r2, r2, #8
 8005928:	430a      	orrs	r2, r1
 800592a:	4936      	ldr	r1, [pc, #216]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 800592c:	4313      	orrs	r3, r2
 800592e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	3b01      	subs	r3, #1
 8005936:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	3b01      	subs	r3, #1
 8005940:	025b      	lsls	r3, r3, #9
 8005942:	b29b      	uxth	r3, r3
 8005944:	431a      	orrs	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	691b      	ldr	r3, [r3, #16]
 800594a:	3b01      	subs	r3, #1
 800594c:	041b      	lsls	r3, r3, #16
 800594e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005952:	431a      	orrs	r2, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	695b      	ldr	r3, [r3, #20]
 8005958:	3b01      	subs	r3, #1
 800595a:	061b      	lsls	r3, r3, #24
 800595c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005960:	4928      	ldr	r1, [pc, #160]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 8005962:	4313      	orrs	r3, r2
 8005964:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8005966:	4b27      	ldr	r3, [pc, #156]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 8005968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800596a:	f023 020c 	bic.w	r2, r3, #12
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	699b      	ldr	r3, [r3, #24]
 8005972:	4924      	ldr	r1, [pc, #144]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 8005974:	4313      	orrs	r3, r2
 8005976:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8005978:	4b22      	ldr	r3, [pc, #136]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 800597a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800597c:	f023 0220 	bic.w	r2, r3, #32
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	69db      	ldr	r3, [r3, #28]
 8005984:	491f      	ldr	r1, [pc, #124]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 8005986:	4313      	orrs	r3, r2
 8005988:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800598a:	4b1e      	ldr	r3, [pc, #120]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 800598c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005992:	491c      	ldr	r1, [pc, #112]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 8005994:	4313      	orrs	r3, r2
 8005996:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8005998:	4b1a      	ldr	r3, [pc, #104]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 800599a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800599c:	4a19      	ldr	r2, [pc, #100]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 800599e:	f023 0310 	bic.w	r3, r3, #16
 80059a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80059a4:	4b17      	ldr	r3, [pc, #92]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 80059a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80059ac:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	6a12      	ldr	r2, [r2, #32]
 80059b4:	00d2      	lsls	r2, r2, #3
 80059b6:	4913      	ldr	r1, [pc, #76]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 80059b8:	4313      	orrs	r3, r2
 80059ba:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80059bc:	4b11      	ldr	r3, [pc, #68]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 80059be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c0:	4a10      	ldr	r2, [pc, #64]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 80059c2:	f043 0310 	orr.w	r3, r3, #16
 80059c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80059c8:	4b0e      	ldr	r3, [pc, #56]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a0d      	ldr	r2, [pc, #52]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 80059ce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80059d2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80059d4:	f7fb fb32 	bl	800103c <HAL_GetTick>
 80059d8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80059da:	e008      	b.n	80059ee <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80059dc:	f7fb fb2e 	bl	800103c <HAL_GetTick>
 80059e0:	4602      	mov	r2, r0
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d901      	bls.n	80059ee <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80059ea:	2303      	movs	r3, #3
 80059ec:	e006      	b.n	80059fc <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80059ee:	4b05      	ldr	r3, [pc, #20]	@ (8005a04 <RCCEx_PLL2_Config+0x12c>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d0f0      	beq.n	80059dc <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 80059fa:	2300      	movs	r3, #0

}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3710      	adds	r7, #16
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}
 8005a04:	44020c00 	.word	0x44020c00

08005a08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d101      	bne.n	8005a1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e042      	b.n	8005aa0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d106      	bne.n	8005a32 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f7fb f85d 	bl	8000aec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2224      	movs	r2, #36	@ 0x24
 8005a36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 0201 	bic.w	r2, r2, #1
 8005a48:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d002      	beq.n	8005a58 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f000 ff8c 	bl	8006970 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f000 fe0b 	bl	8006674 <UART_SetConfig>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d101      	bne.n	8005a68 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e01b      	b.n	8005aa0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	685a      	ldr	r2, [r3, #4]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a76:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	689a      	ldr	r2, [r3, #8]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a86:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f042 0201 	orr.w	r2, r2, #1
 8005a96:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f001 f80b 	bl	8006ab4 <UART_CheckIdleState>
 8005a9e:	4603      	mov	r3, r0
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3708      	adds	r7, #8
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b08a      	sub	sp, #40	@ 0x28
 8005aac:	af02      	add	r7, sp, #8
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	603b      	str	r3, [r7, #0]
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005abe:	2b20      	cmp	r3, #32
 8005ac0:	f040 808b 	bne.w	8005bda <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d002      	beq.n	8005ad0 <HAL_UART_Transmit+0x28>
 8005aca:	88fb      	ldrh	r3, [r7, #6]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d101      	bne.n	8005ad4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e083      	b.n	8005bdc <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ade:	2b80      	cmp	r3, #128	@ 0x80
 8005ae0:	d107      	bne.n	8005af2 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	689a      	ldr	r2, [r3, #8]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005af0:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2221      	movs	r2, #33	@ 0x21
 8005afe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b02:	f7fb fa9b 	bl	800103c <HAL_GetTick>
 8005b06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	88fa      	ldrh	r2, [r7, #6]
 8005b0c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	88fa      	ldrh	r2, [r7, #6]
 8005b14:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b20:	d108      	bne.n	8005b34 <HAL_UART_Transmit+0x8c>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	691b      	ldr	r3, [r3, #16]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d104      	bne.n	8005b34 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	61bb      	str	r3, [r7, #24]
 8005b32:	e003      	b.n	8005b3c <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005b3c:	e030      	b.n	8005ba0 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	9300      	str	r3, [sp, #0]
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	2200      	movs	r2, #0
 8005b46:	2180      	movs	r1, #128	@ 0x80
 8005b48:	68f8      	ldr	r0, [r7, #12]
 8005b4a:	f001 f85d 	bl	8006c08 <UART_WaitOnFlagUntilTimeout>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d005      	beq.n	8005b60 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2220      	movs	r2, #32
 8005b58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	e03d      	b.n	8005bdc <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10b      	bne.n	8005b7e <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b66:	69bb      	ldr	r3, [r7, #24]
 8005b68:	881b      	ldrh	r3, [r3, #0]
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b74:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005b76:	69bb      	ldr	r3, [r7, #24]
 8005b78:	3302      	adds	r3, #2
 8005b7a:	61bb      	str	r3, [r7, #24]
 8005b7c:	e007      	b.n	8005b8e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	781a      	ldrb	r2, [r3, #0]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005b94:	b29b      	uxth	r3, r3
 8005b96:	3b01      	subs	r3, #1
 8005b98:	b29a      	uxth	r2, r3
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d1c8      	bne.n	8005b3e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	9300      	str	r3, [sp, #0]
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	2140      	movs	r1, #64	@ 0x40
 8005bb6:	68f8      	ldr	r0, [r7, #12]
 8005bb8:	f001 f826 	bl	8006c08 <UART_WaitOnFlagUntilTimeout>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d005      	beq.n	8005bce <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2220      	movs	r2, #32
 8005bc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005bca:	2303      	movs	r3, #3
 8005bcc:	e006      	b.n	8005bdc <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2220      	movs	r2, #32
 8005bd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	e000      	b.n	8005bdc <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8005bda:	2302      	movs	r3, #2
  }
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3720      	adds	r7, #32
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b094      	sub	sp, #80	@ 0x50
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bf4:	e853 3f00 	ldrex	r3, [r3]
 8005bf8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfc:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8005c00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	461a      	mov	r2, r3
 8005c08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c0a:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c0c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c12:	e841 2300 	strex	r3, r2, [r1]
 8005c16:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1e6      	bne.n	8005bec <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	3308      	adds	r3, #8
 8005c24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c26:	6a3b      	ldr	r3, [r7, #32]
 8005c28:	e853 3f00 	ldrex	r3, [r3]
 8005c2c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8005c34:	f023 0301 	bic.w	r3, r3, #1
 8005c38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	3308      	adds	r3, #8
 8005c40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c44:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c4a:	e841 2300 	strex	r3, r2, [r1]
 8005c4e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1e3      	bne.n	8005c1e <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d118      	bne.n	8005c90 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	e853 3f00 	ldrex	r3, [r3]
 8005c6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	f023 0310 	bic.w	r3, r3, #16
 8005c72:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	461a      	mov	r2, r3
 8005c7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c7c:	61bb      	str	r3, [r7, #24]
 8005c7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c80:	6979      	ldr	r1, [r7, #20]
 8005c82:	69ba      	ldr	r2, [r7, #24]
 8005c84:	e841 2300 	strex	r3, r2, [r1]
 8005c88:	613b      	str	r3, [r7, #16]
   return(result);
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d1e6      	bne.n	8005c5e <HAL_UART_Abort+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c9a:	2b80      	cmp	r3, #128	@ 0x80
 8005c9c:	d11d      	bne.n	8005cda <HAL_UART_Abort+0xf6>
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d019      	beq.n	8005cda <HAL_UART_Abort+0xf6>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005caa:	2200      	movs	r2, #0
 8005cac:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7fb fda4 	bl	8001800 <HAL_DMA_Abort>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00d      	beq.n	8005cda <HAL_UART_Abort+0xf6>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f7fb ffa2 	bl	8001c0c <HAL_DMA_GetError>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	2b10      	cmp	r3, #16
 8005ccc:	d105      	bne.n	8005cda <HAL_UART_Abort+0xf6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2210      	movs	r2, #16
 8005cd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e059      	b.n	8005d8e <HAL_UART_Abort+0x1aa>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ce4:	2b40      	cmp	r3, #64	@ 0x40
 8005ce6:	d121      	bne.n	8005d2c <HAL_UART_Abort+0x148>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d01c      	beq.n	8005d2c <HAL_UART_Abort+0x148>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7fb fd7c 	bl	8001800 <HAL_DMA_Abort>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00e      	beq.n	8005d2c <HAL_UART_Abort+0x148>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d14:	4618      	mov	r0, r3
 8005d16:	f7fb ff79 	bl	8001c0c <HAL_DMA_GetError>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	2b10      	cmp	r3, #16
 8005d1e:	d105      	bne.n	8005d2c <HAL_UART_Abort+0x148>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2210      	movs	r2, #16
 8005d24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8005d28:	2303      	movs	r3, #3
 8005d2a:	e030      	b.n	8005d8e <HAL_UART_Abort+0x1aa>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	220f      	movs	r2, #15
 8005d42:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d4c:	d107      	bne.n	8005d5e <HAL_UART_Abort+0x17a>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	699a      	ldr	r2, [r3, #24]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f042 0210 	orr.w	r2, r2, #16
 8005d5c:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	699a      	ldr	r2, [r3, #24]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f042 0208 	orr.w	r2, r2, #8
 8005d6c:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2220      	movs	r2, #32
 8005d72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2220      	movs	r2, #32
 8005d7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2200      	movs	r2, #0
 8005d82:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3750      	adds	r7, #80	@ 0x50
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}

08005d96 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8005d96:	b580      	push	{r7, lr}
 8005d98:	b094      	sub	sp, #80	@ 0x50
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005da6:	e853 3f00 	ldrex	r3, [r3]
 8005daa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005db2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	461a      	mov	r2, r3
 8005dba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dbc:	643b      	str	r3, [r7, #64]	@ 0x40
 8005dbe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005dc2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005dc4:	e841 2300 	strex	r3, r2, [r1]
 8005dc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d1e6      	bne.n	8005d9e <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	3308      	adds	r3, #8
 8005dd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd8:	6a3b      	ldr	r3, [r7, #32]
 8005dda:	e853 3f00 	ldrex	r3, [r3]
 8005dde:	61fb      	str	r3, [r7, #28]
   return(result);
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005de6:	f023 0301 	bic.w	r3, r3, #1
 8005dea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	3308      	adds	r3, #8
 8005df2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005df4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005df6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005dfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005dfc:	e841 2300 	strex	r3, r2, [r1]
 8005e00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d1e3      	bne.n	8005dd0 <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d118      	bne.n	8005e42 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	e853 3f00 	ldrex	r3, [r3]
 8005e1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	f023 0310 	bic.w	r3, r3, #16
 8005e24:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e2e:	61bb      	str	r3, [r7, #24]
 8005e30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e32:	6979      	ldr	r1, [r7, #20]
 8005e34:	69ba      	ldr	r2, [r7, #24]
 8005e36:	e841 2300 	strex	r3, r2, [r1]
 8005e3a:	613b      	str	r3, [r7, #16]
   return(result);
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d1e6      	bne.n	8005e10 <HAL_UART_AbortReceive+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e4c:	2b40      	cmp	r3, #64	@ 0x40
 8005e4e:	d121      	bne.n	8005e94 <HAL_UART_AbortReceive+0xfe>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d01c      	beq.n	8005e94 <HAL_UART_AbortReceive+0xfe>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e60:	2200      	movs	r2, #0
 8005e62:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f7fb fcc8 	bl	8001800 <HAL_DMA_Abort>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d00e      	beq.n	8005e94 <HAL_UART_AbortReceive+0xfe>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f7fb fec5 	bl	8001c0c <HAL_DMA_GetError>
 8005e82:	4603      	mov	r3, r0
 8005e84:	2b10      	cmp	r3, #16
 8005e86:	d105      	bne.n	8005e94 <HAL_UART_AbortReceive+0xfe>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2210      	movs	r2, #16
 8005e8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e017      	b.n	8005ec4 <HAL_UART_AbortReceive+0x12e>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	220f      	movs	r2, #15
 8005ea2:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	699a      	ldr	r2, [r3, #24]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f042 0208 	orr.w	r2, r2, #8
 8005eb2:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2220      	movs	r2, #32
 8005eb8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 8005ec2:	2300      	movs	r3, #0
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3750      	adds	r7, #80	@ 0x50
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b094      	sub	sp, #80	@ 0x50
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005edc:	e853 3f00 	ldrex	r3, [r3]
 8005ee0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ee4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ee8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	461a      	mov	r2, r3
 8005ef0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ef2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ef4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ef8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005efa:	e841 2300 	strex	r3, r2, [r1]
 8005efe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1e6      	bne.n	8005ed4 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	3308      	adds	r3, #8
 8005f0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f0e:	6a3b      	ldr	r3, [r7, #32]
 8005f10:	e853 3f00 	ldrex	r3, [r3]
 8005f14:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f1c:	f023 0301 	bic.w	r3, r3, #1
 8005f20:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	3308      	adds	r3, #8
 8005f28:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f2e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f32:	e841 2300 	strex	r3, r2, [r1]
 8005f36:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d1e3      	bne.n	8005f06 <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d118      	bne.n	8005f78 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	e853 3f00 	ldrex	r3, [r3]
 8005f52:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	f023 0310 	bic.w	r3, r3, #16
 8005f5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	461a      	mov	r2, r3
 8005f62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f64:	61bb      	str	r3, [r7, #24]
 8005f66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f68:	6979      	ldr	r1, [r7, #20]
 8005f6a:	69ba      	ldr	r2, [r7, #24]
 8005f6c:	e841 2300 	strex	r3, r2, [r1]
 8005f70:	613b      	str	r3, [r7, #16]
   return(result);
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d1e6      	bne.n	8005f46 <HAL_UART_AbortReceive_IT+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f82:	2b40      	cmp	r3, #64	@ 0x40
 8005f84:	d13a      	bne.n	8005ffc <HAL_UART_AbortReceive_IT+0x130>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d017      	beq.n	8005fc0 <HAL_UART_AbortReceive_IT+0xf4>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f96:	4a26      	ldr	r2, [pc, #152]	@ (8006030 <HAL_UART_AbortReceive_IT+0x164>)
 8005f98:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f7fb fca9 	bl	80018f8 <HAL_DMA_Abort_IT>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d03c      	beq.n	8006026 <HAL_UART_AbortReceive_IT+0x15a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005fba:	4610      	mov	r0, r2
 8005fbc:	4798      	blx	r3
 8005fbe:	e032      	b.n	8006026 <HAL_UART_AbortReceive_IT+0x15a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	220f      	movs	r2, #15
 8005fd4:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	699a      	ldr	r2, [r3, #24]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f042 0208 	orr.w	r2, r2, #8
 8005fe4:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2220      	movs	r2, #32
 8005fea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f000 fb33 	bl	8006660 <HAL_UART_AbortReceiveCpltCallback>
 8005ffa:	e014      	b.n	8006026 <HAL_UART_AbortReceive_IT+0x15a>
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	220f      	movs	r2, #15
 8006010:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2220      	movs	r2, #32
 8006016:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f000 fb1d 	bl	8006660 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8006026:	2300      	movs	r3, #0
}
 8006028:	4618      	mov	r0, r3
 800602a:	3750      	adds	r7, #80	@ 0x50
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}
 8006030:	080074a5 	.word	0x080074a5

08006034 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b0ae      	sub	sp, #184	@ 0xb8
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	69db      	ldr	r3, [r3, #28]
 8006042:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800605a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800605e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006062:	4013      	ands	r3, r2
 8006064:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 8006068:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800606c:	2b00      	cmp	r3, #0
 800606e:	d11b      	bne.n	80060a8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006070:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006074:	f003 0320 	and.w	r3, r3, #32
 8006078:	2b00      	cmp	r3, #0
 800607a:	d015      	beq.n	80060a8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800607c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006080:	f003 0320 	and.w	r3, r3, #32
 8006084:	2b00      	cmp	r3, #0
 8006086:	d105      	bne.n	8006094 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006088:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800608c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006090:	2b00      	cmp	r3, #0
 8006092:	d009      	beq.n	80060a8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006098:	2b00      	cmp	r3, #0
 800609a:	f000 82ac 	beq.w	80065f6 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	4798      	blx	r3
      }
      return;
 80060a6:	e2a6      	b.n	80065f6 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80060a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	f000 80fd 	beq.w	80062ac <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80060b2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80060b6:	4b7a      	ldr	r3, [pc, #488]	@ (80062a0 <HAL_UART_IRQHandler+0x26c>)
 80060b8:	4013      	ands	r3, r2
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d106      	bne.n	80060cc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80060be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80060c2:	4b78      	ldr	r3, [pc, #480]	@ (80062a4 <HAL_UART_IRQHandler+0x270>)
 80060c4:	4013      	ands	r3, r2
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	f000 80f0 	beq.w	80062ac <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80060cc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80060d0:	f003 0301 	and.w	r3, r3, #1
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d011      	beq.n	80060fc <HAL_UART_IRQHandler+0xc8>
 80060d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80060dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d00b      	beq.n	80060fc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2201      	movs	r2, #1
 80060ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060f2:	f043 0201 	orr.w	r2, r3, #1
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006100:	f003 0302 	and.w	r3, r3, #2
 8006104:	2b00      	cmp	r3, #0
 8006106:	d011      	beq.n	800612c <HAL_UART_IRQHandler+0xf8>
 8006108:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800610c:	f003 0301 	and.w	r3, r3, #1
 8006110:	2b00      	cmp	r3, #0
 8006112:	d00b      	beq.n	800612c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2202      	movs	r2, #2
 800611a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006122:	f043 0204 	orr.w	r2, r3, #4
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800612c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006130:	f003 0304 	and.w	r3, r3, #4
 8006134:	2b00      	cmp	r3, #0
 8006136:	d011      	beq.n	800615c <HAL_UART_IRQHandler+0x128>
 8006138:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800613c:	f003 0301 	and.w	r3, r3, #1
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00b      	beq.n	800615c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2204      	movs	r2, #4
 800614a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006152:	f043 0202 	orr.w	r2, r3, #2
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800615c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006160:	f003 0308 	and.w	r3, r3, #8
 8006164:	2b00      	cmp	r3, #0
 8006166:	d017      	beq.n	8006198 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006168:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800616c:	f003 0320 	and.w	r3, r3, #32
 8006170:	2b00      	cmp	r3, #0
 8006172:	d105      	bne.n	8006180 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006174:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006178:	4b49      	ldr	r3, [pc, #292]	@ (80062a0 <HAL_UART_IRQHandler+0x26c>)
 800617a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800617c:	2b00      	cmp	r3, #0
 800617e:	d00b      	beq.n	8006198 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	2208      	movs	r2, #8
 8006186:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800618e:	f043 0208 	orr.w	r2, r3, #8
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006198:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800619c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d012      	beq.n	80061ca <HAL_UART_IRQHandler+0x196>
 80061a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80061a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d00c      	beq.n	80061ca <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80061b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061c0:	f043 0220 	orr.w	r2, r3, #32
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	f000 8212 	beq.w	80065fa <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80061d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80061da:	f003 0320 	and.w	r3, r3, #32
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d013      	beq.n	800620a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80061e2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80061e6:	f003 0320 	and.w	r3, r3, #32
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d105      	bne.n	80061fa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80061ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80061f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d007      	beq.n	800620a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d003      	beq.n	800620a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006210:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800621e:	2b40      	cmp	r3, #64	@ 0x40
 8006220:	d005      	beq.n	800622e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006222:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006226:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800622a:	2b00      	cmp	r3, #0
 800622c:	d02e      	beq.n	800628c <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f000 ffb3 	bl	800719a <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800623e:	2b40      	cmp	r3, #64	@ 0x40
 8006240:	d120      	bne.n	8006284 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006248:	2b00      	cmp	r3, #0
 800624a:	d017      	beq.n	800627c <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006252:	4a15      	ldr	r2, [pc, #84]	@ (80062a8 <HAL_UART_IRQHandler+0x274>)
 8006254:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800625c:	4618      	mov	r0, r3
 800625e:	f7fb fb4b 	bl	80018f8 <HAL_DMA_Abort_IT>
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d019      	beq.n	800629c <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800626e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006276:	4610      	mov	r0, r2
 8006278:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800627a:	e00f      	b.n	800629c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 f9e5 	bl	800664c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006282:	e00b      	b.n	800629c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 f9e1 	bl	800664c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800628a:	e007      	b.n	800629c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f000 f9dd 	bl	800664c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2200      	movs	r2, #0
 8006296:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800629a:	e1ae      	b.n	80065fa <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800629c:	bf00      	nop
    return;
 800629e:	e1ac      	b.n	80065fa <HAL_UART_IRQHandler+0x5c6>
 80062a0:	10000001 	.word	0x10000001
 80062a4:	04000120 	.word	0x04000120
 80062a8:	08007481 	.word	0x08007481

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	f040 8142 	bne.w	800653a <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80062b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80062ba:	f003 0310 	and.w	r3, r3, #16
 80062be:	2b00      	cmp	r3, #0
 80062c0:	f000 813b 	beq.w	800653a <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80062c4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80062c8:	f003 0310 	and.w	r3, r3, #16
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f000 8134 	beq.w	800653a <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2210      	movs	r2, #16
 80062d8:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062e4:	2b40      	cmp	r3, #64	@ 0x40
 80062e6:	f040 80aa 	bne.w	800643e <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062f4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 80062f8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	f000 8084 	beq.w	800640a <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006308:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800630c:	429a      	cmp	r2, r3
 800630e:	d27c      	bcs.n	800640a <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8006316:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006320:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006322:	2b81      	cmp	r3, #129	@ 0x81
 8006324:	d060      	beq.n	80063e8 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800632c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800632e:	e853 3f00 	ldrex	r3, [r3]
 8006332:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006334:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006336:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800633a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	461a      	mov	r2, r3
 8006344:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006348:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800634c:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800634e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006350:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006354:	e841 2300 	strex	r3, r2, [r1]
 8006358:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800635a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800635c:	2b00      	cmp	r3, #0
 800635e:	d1e2      	bne.n	8006326 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	3308      	adds	r3, #8
 8006366:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006368:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800636a:	e853 3f00 	ldrex	r3, [r3]
 800636e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006370:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006372:	f023 0301 	bic.w	r3, r3, #1
 8006376:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	3308      	adds	r3, #8
 8006380:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006384:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006386:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006388:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800638a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800638c:	e841 2300 	strex	r3, r2, [r1]
 8006390:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006392:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006394:	2b00      	cmp	r3, #0
 8006396:	d1e3      	bne.n	8006360 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2220      	movs	r2, #32
 800639c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063ae:	e853 3f00 	ldrex	r3, [r3]
 80063b2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80063b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063b6:	f023 0310 	bic.w	r3, r3, #16
 80063ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	461a      	mov	r2, r3
 80063c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80063c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80063ca:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80063ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80063d0:	e841 2300 	strex	r3, r2, [r1]
 80063d4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80063d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d1e4      	bne.n	80063a6 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063e2:	4618      	mov	r0, r3
 80063e4:	f7fb fa0c 	bl	8001800 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2202      	movs	r2, #2
 80063ec:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	b29b      	uxth	r3, r3
 8006400:	4619      	mov	r1, r3
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f7fa fcb4 	bl	8000d70 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006408:	e0f9      	b.n	80065fe <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006410:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8006414:	429a      	cmp	r2, r3
 8006416:	f040 80f2 	bne.w	80065fe <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006420:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006422:	2b81      	cmp	r3, #129	@ 0x81
 8006424:	f040 80eb 	bne.w	80065fe <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2202      	movs	r2, #2
 800642c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006434:	4619      	mov	r1, r3
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f7fa fc9a 	bl	8000d70 <HAL_UARTEx_RxEventCallback>
      return;
 800643c:	e0df      	b.n	80065fe <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800644a:	b29b      	uxth	r3, r3
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006458:	b29b      	uxth	r3, r3
 800645a:	2b00      	cmp	r3, #0
 800645c:	f000 80d1 	beq.w	8006602 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 8006460:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8006464:	2b00      	cmp	r3, #0
 8006466:	f000 80cc 	beq.w	8006602 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006472:	e853 3f00 	ldrex	r3, [r3]
 8006476:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800647a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800647e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	461a      	mov	r2, r3
 8006488:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800648c:	647b      	str	r3, [r7, #68]	@ 0x44
 800648e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006490:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006492:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006494:	e841 2300 	strex	r3, r2, [r1]
 8006498:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800649a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800649c:	2b00      	cmp	r3, #0
 800649e:	d1e4      	bne.n	800646a <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	3308      	adds	r3, #8
 80064a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064aa:	e853 3f00 	ldrex	r3, [r3]
 80064ae:	623b      	str	r3, [r7, #32]
   return(result);
 80064b0:	6a3b      	ldr	r3, [r7, #32]
 80064b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80064b6:	f023 0301 	bic.w	r3, r3, #1
 80064ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	3308      	adds	r3, #8
 80064c4:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80064c8:	633a      	str	r2, [r7, #48]	@ 0x30
 80064ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80064ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064d0:	e841 2300 	strex	r3, r2, [r1]
 80064d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80064d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d1e1      	bne.n	80064a0 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2220      	movs	r2, #32
 80064e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	e853 3f00 	ldrex	r3, [r3]
 80064fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f023 0310 	bic.w	r3, r3, #16
 8006504:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	461a      	mov	r2, r3
 800650e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006512:	61fb      	str	r3, [r7, #28]
 8006514:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006516:	69b9      	ldr	r1, [r7, #24]
 8006518:	69fa      	ldr	r2, [r7, #28]
 800651a:	e841 2300 	strex	r3, r2, [r1]
 800651e:	617b      	str	r3, [r7, #20]
   return(result);
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d1e4      	bne.n	80064f0 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2202      	movs	r2, #2
 800652a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800652c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8006530:	4619      	mov	r1, r3
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f7fa fc1c 	bl	8000d70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006538:	e063      	b.n	8006602 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800653a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800653e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d00e      	beq.n	8006564 <HAL_UART_IRQHandler+0x530>
 8006546:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800654a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d008      	beq.n	8006564 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800655a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f001 fd11 	bl	8007f84 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006562:	e051      	b.n	8006608 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006564:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800656c:	2b00      	cmp	r3, #0
 800656e:	d014      	beq.n	800659a <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006570:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006574:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006578:	2b00      	cmp	r3, #0
 800657a:	d105      	bne.n	8006588 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800657c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006580:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006584:	2b00      	cmp	r3, #0
 8006586:	d008      	beq.n	800659a <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800658c:	2b00      	cmp	r3, #0
 800658e:	d03a      	beq.n	8006606 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	4798      	blx	r3
    }
    return;
 8006598:	e035      	b.n	8006606 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800659a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800659e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d009      	beq.n	80065ba <HAL_UART_IRQHandler+0x586>
 80065a6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80065aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d003      	beq.n	80065ba <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 ff9b 	bl	80074ee <UART_EndTransmit_IT>
    return;
 80065b8:	e026      	b.n	8006608 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80065ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80065be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d009      	beq.n	80065da <HAL_UART_IRQHandler+0x5a6>
 80065c6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80065ca:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d003      	beq.n	80065da <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f001 fcea 	bl	8007fac <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80065d8:	e016      	b.n	8006608 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80065da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80065de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d010      	beq.n	8006608 <HAL_UART_IRQHandler+0x5d4>
 80065e6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	da0c      	bge.n	8006608 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f001 fcd2 	bl	8007f98 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80065f4:	e008      	b.n	8006608 <HAL_UART_IRQHandler+0x5d4>
      return;
 80065f6:	bf00      	nop
 80065f8:	e006      	b.n	8006608 <HAL_UART_IRQHandler+0x5d4>
    return;
 80065fa:	bf00      	nop
 80065fc:	e004      	b.n	8006608 <HAL_UART_IRQHandler+0x5d4>
      return;
 80065fe:	bf00      	nop
 8006600:	e002      	b.n	8006608 <HAL_UART_IRQHandler+0x5d4>
      return;
 8006602:	bf00      	nop
 8006604:	e000      	b.n	8006608 <HAL_UART_IRQHandler+0x5d4>
    return;
 8006606:	bf00      	nop
  }
}
 8006608:	37b8      	adds	r7, #184	@ 0xb8
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}
 800660e:	bf00      	nop

08006610 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006610:	b480      	push	{r7}
 8006612:	b083      	sub	sp, #12
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006618:	bf00      	nop
 800661a:	370c      	adds	r7, #12
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006624:	b480      	push	{r7}
 8006626:	b083      	sub	sp, #12
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800662c:	bf00      	nop
 800662e:	370c      	adds	r7, #12
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006638:	b480      	push	{r7}
 800663a:	b083      	sub	sp, #12
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006640:	bf00      	nop
 8006642:	370c      	adds	r7, #12
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr

0800664c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800664c:	b480      	push	{r7}
 800664e:	b083      	sub	sp, #12
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006654:	bf00      	nop
 8006656:	370c      	adds	r7, #12
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8006668:	bf00      	nop
 800666a:	370c      	adds	r7, #12
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr

08006674 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006678:	b094      	sub	sp, #80	@ 0x50
 800667a:	af00      	add	r7, sp, #0
 800667c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800667e:	2300      	movs	r3, #0
 8006680:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006686:	689a      	ldr	r2, [r3, #8]
 8006688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800668a:	691b      	ldr	r3, [r3, #16]
 800668c:	431a      	orrs	r2, r3
 800668e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	431a      	orrs	r2, r3
 8006694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006696:	69db      	ldr	r3, [r3, #28]
 8006698:	4313      	orrs	r3, r2
 800669a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800669c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	498a      	ldr	r1, [pc, #552]	@ (80068cc <UART_SetConfig+0x258>)
 80066a4:	4019      	ands	r1, r3
 80066a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066ac:	430b      	orrs	r3, r1
 80066ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80066ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066bc:	68d9      	ldr	r1, [r3, #12]
 80066be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066c0:	681a      	ldr	r2, [r3, #0]
 80066c2:	ea40 0301 	orr.w	r3, r0, r1
 80066c6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80066c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ca:	699b      	ldr	r3, [r3, #24]
 80066cc:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80066ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	4b7f      	ldr	r3, [pc, #508]	@ (80068d0 <UART_SetConfig+0x25c>)
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d004      	beq.n	80066e2 <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80066d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066da:	6a1a      	ldr	r2, [r3, #32]
 80066dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066de:	4313      	orrs	r3, r2
 80066e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80066e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	689b      	ldr	r3, [r3, #8]
 80066e8:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80066ec:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80066f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066f6:	430b      	orrs	r3, r1
 80066f8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80066fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006700:	f023 000f 	bic.w	r0, r3, #15
 8006704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006706:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	ea40 0301 	orr.w	r3, r0, r1
 8006710:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	4b6f      	ldr	r3, [pc, #444]	@ (80068d4 <UART_SetConfig+0x260>)
 8006718:	429a      	cmp	r2, r3
 800671a:	d102      	bne.n	8006722 <UART_SetConfig+0xae>
 800671c:	2301      	movs	r3, #1
 800671e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006720:	e01a      	b.n	8006758 <UART_SetConfig+0xe4>
 8006722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	4b6c      	ldr	r3, [pc, #432]	@ (80068d8 <UART_SetConfig+0x264>)
 8006728:	429a      	cmp	r2, r3
 800672a:	d102      	bne.n	8006732 <UART_SetConfig+0xbe>
 800672c:	2302      	movs	r3, #2
 800672e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006730:	e012      	b.n	8006758 <UART_SetConfig+0xe4>
 8006732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	4b69      	ldr	r3, [pc, #420]	@ (80068dc <UART_SetConfig+0x268>)
 8006738:	429a      	cmp	r2, r3
 800673a:	d102      	bne.n	8006742 <UART_SetConfig+0xce>
 800673c:	2304      	movs	r3, #4
 800673e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006740:	e00a      	b.n	8006758 <UART_SetConfig+0xe4>
 8006742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	4b62      	ldr	r3, [pc, #392]	@ (80068d0 <UART_SetConfig+0x25c>)
 8006748:	429a      	cmp	r2, r3
 800674a:	d103      	bne.n	8006754 <UART_SetConfig+0xe0>
 800674c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006750:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006752:	e001      	b.n	8006758 <UART_SetConfig+0xe4>
 8006754:	2300      	movs	r3, #0
 8006756:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	4b5c      	ldr	r3, [pc, #368]	@ (80068d0 <UART_SetConfig+0x25c>)
 800675e:	429a      	cmp	r2, r3
 8006760:	d171      	bne.n	8006846 <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006762:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006764:	2200      	movs	r2, #0
 8006766:	623b      	str	r3, [r7, #32]
 8006768:	627a      	str	r2, [r7, #36]	@ 0x24
 800676a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800676e:	f7fe f975 	bl	8004a5c <HAL_RCCEx_GetPeriphCLKFreq>
 8006772:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8006774:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006776:	2b00      	cmp	r3, #0
 8006778:	f000 80e2 	beq.w	8006940 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800677c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800677e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006780:	4a57      	ldr	r2, [pc, #348]	@ (80068e0 <UART_SetConfig+0x26c>)
 8006782:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006786:	461a      	mov	r2, r3
 8006788:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800678a:	fbb3 f3f2 	udiv	r3, r3, r2
 800678e:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006792:	685a      	ldr	r2, [r3, #4]
 8006794:	4613      	mov	r3, r2
 8006796:	005b      	lsls	r3, r3, #1
 8006798:	4413      	add	r3, r2
 800679a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800679c:	429a      	cmp	r2, r3
 800679e:	d305      	bcc.n	80067ac <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80067a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80067a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d903      	bls.n	80067b4 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80067b2:	e0c5      	b.n	8006940 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067b6:	2200      	movs	r2, #0
 80067b8:	61bb      	str	r3, [r7, #24]
 80067ba:	61fa      	str	r2, [r7, #28]
 80067bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c0:	4a47      	ldr	r2, [pc, #284]	@ (80068e0 <UART_SetConfig+0x26c>)
 80067c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	2200      	movs	r2, #0
 80067ca:	613b      	str	r3, [r7, #16]
 80067cc:	617a      	str	r2, [r7, #20]
 80067ce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80067d2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80067d6:	f7f9 fd67 	bl	80002a8 <__aeabi_uldivmod>
 80067da:	4602      	mov	r2, r0
 80067dc:	460b      	mov	r3, r1
 80067de:	4610      	mov	r0, r2
 80067e0:	4619      	mov	r1, r3
 80067e2:	f04f 0200 	mov.w	r2, #0
 80067e6:	f04f 0300 	mov.w	r3, #0
 80067ea:	020b      	lsls	r3, r1, #8
 80067ec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80067f0:	0202      	lsls	r2, r0, #8
 80067f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067f4:	6849      	ldr	r1, [r1, #4]
 80067f6:	0849      	lsrs	r1, r1, #1
 80067f8:	2000      	movs	r0, #0
 80067fa:	460c      	mov	r4, r1
 80067fc:	4605      	mov	r5, r0
 80067fe:	eb12 0804 	adds.w	r8, r2, r4
 8006802:	eb43 0905 	adc.w	r9, r3, r5
 8006806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	2200      	movs	r2, #0
 800680c:	60bb      	str	r3, [r7, #8]
 800680e:	60fa      	str	r2, [r7, #12]
 8006810:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006814:	4640      	mov	r0, r8
 8006816:	4649      	mov	r1, r9
 8006818:	f7f9 fd46 	bl	80002a8 <__aeabi_uldivmod>
 800681c:	4602      	mov	r2, r0
 800681e:	460b      	mov	r3, r1
 8006820:	4613      	mov	r3, r2
 8006822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006824:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006826:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800682a:	d308      	bcc.n	800683e <UART_SetConfig+0x1ca>
 800682c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800682e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006832:	d204      	bcs.n	800683e <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 8006834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800683a:	60da      	str	r2, [r3, #12]
 800683c:	e080      	b.n	8006940 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 800683e:	2301      	movs	r3, #1
 8006840:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006844:	e07c      	b.n	8006940 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006848:	69db      	ldr	r3, [r3, #28]
 800684a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800684e:	d149      	bne.n	80068e4 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006850:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006852:	2200      	movs	r2, #0
 8006854:	603b      	str	r3, [r7, #0]
 8006856:	607a      	str	r2, [r7, #4]
 8006858:	e9d7 0100 	ldrd	r0, r1, [r7]
 800685c:	f7fe f8fe 	bl	8004a5c <HAL_RCCEx_GetPeriphCLKFreq>
 8006860:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006862:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006864:	2b00      	cmp	r3, #0
 8006866:	d06b      	beq.n	8006940 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800686a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800686c:	4a1c      	ldr	r2, [pc, #112]	@ (80068e0 <UART_SetConfig+0x26c>)
 800686e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006872:	461a      	mov	r2, r3
 8006874:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006876:	fbb3 f3f2 	udiv	r3, r3, r2
 800687a:	005a      	lsls	r2, r3, #1
 800687c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	085b      	lsrs	r3, r3, #1
 8006882:	441a      	add	r2, r3
 8006884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	fbb2 f3f3 	udiv	r3, r2, r3
 800688c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800688e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006890:	2b0f      	cmp	r3, #15
 8006892:	d916      	bls.n	80068c2 <UART_SetConfig+0x24e>
 8006894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006896:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800689a:	d212      	bcs.n	80068c2 <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800689c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800689e:	b29b      	uxth	r3, r3
 80068a0:	f023 030f 	bic.w	r3, r3, #15
 80068a4:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80068a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068a8:	085b      	lsrs	r3, r3, #1
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	f003 0307 	and.w	r3, r3, #7
 80068b0:	b29a      	uxth	r2, r3
 80068b2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80068b4:	4313      	orrs	r3, r2
 80068b6:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 80068b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80068be:	60da      	str	r2, [r3, #12]
 80068c0:	e03e      	b.n	8006940 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80068c8:	e03a      	b.n	8006940 <UART_SetConfig+0x2cc>
 80068ca:	bf00      	nop
 80068cc:	cfff69f3 	.word	0xcfff69f3
 80068d0:	44002400 	.word	0x44002400
 80068d4:	40013800 	.word	0x40013800
 80068d8:	40004400 	.word	0x40004400
 80068dc:	40004800 	.word	0x40004800
 80068e0:	080098f0 	.word	0x080098f0
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80068e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068e6:	2200      	movs	r2, #0
 80068e8:	469a      	mov	sl, r3
 80068ea:	4693      	mov	fp, r2
 80068ec:	4650      	mov	r0, sl
 80068ee:	4659      	mov	r1, fp
 80068f0:	f7fe f8b4 	bl	8004a5c <HAL_RCCEx_GetPeriphCLKFreq>
 80068f4:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80068f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d021      	beq.n	8006940 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006900:	4a1a      	ldr	r2, [pc, #104]	@ (800696c <UART_SetConfig+0x2f8>)
 8006902:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006906:	461a      	mov	r2, r3
 8006908:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800690a:	fbb3 f2f2 	udiv	r2, r3, r2
 800690e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	085b      	lsrs	r3, r3, #1
 8006914:	441a      	add	r2, r3
 8006916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	fbb2 f3f3 	udiv	r3, r2, r3
 800691e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006920:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006922:	2b0f      	cmp	r3, #15
 8006924:	d909      	bls.n	800693a <UART_SetConfig+0x2c6>
 8006926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006928:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800692c:	d205      	bcs.n	800693a <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800692e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006930:	b29a      	uxth	r2, r3
 8006932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	60da      	str	r2, [r3, #12]
 8006938:	e002      	b.n	8006940 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 800693a:	2301      	movs	r3, #1
 800693c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006942:	2201      	movs	r2, #1
 8006944:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800694a:	2201      	movs	r2, #1
 800694c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006952:	2200      	movs	r2, #0
 8006954:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006958:	2200      	movs	r2, #0
 800695a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800695c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006960:	4618      	mov	r0, r3
 8006962:	3750      	adds	r7, #80	@ 0x50
 8006964:	46bd      	mov	sp, r7
 8006966:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800696a:	bf00      	nop
 800696c:	080098f0 	.word	0x080098f0

08006970 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800697c:	f003 0308 	and.w	r3, r3, #8
 8006980:	2b00      	cmp	r3, #0
 8006982:	d00a      	beq.n	800699a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	430a      	orrs	r2, r1
 8006998:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800699e:	f003 0301 	and.w	r3, r3, #1
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d00a      	beq.n	80069bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	430a      	orrs	r2, r1
 80069ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c0:	f003 0302 	and.w	r3, r3, #2
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d00a      	beq.n	80069de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	430a      	orrs	r2, r1
 80069dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069e2:	f003 0304 	and.w	r3, r3, #4
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d00a      	beq.n	8006a00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	430a      	orrs	r2, r1
 80069fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a04:	f003 0310 	and.w	r3, r3, #16
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d00a      	beq.n	8006a22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	689b      	ldr	r3, [r3, #8]
 8006a12:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	430a      	orrs	r2, r1
 8006a20:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a26:	f003 0320 	and.w	r3, r3, #32
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d00a      	beq.n	8006a44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	430a      	orrs	r2, r1
 8006a42:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d01a      	beq.n	8006a86 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	430a      	orrs	r2, r1
 8006a64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a6e:	d10a      	bne.n	8006a86 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	430a      	orrs	r2, r1
 8006a84:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d00a      	beq.n	8006aa8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	430a      	orrs	r2, r1
 8006aa6:	605a      	str	r2, [r3, #4]
  }
}
 8006aa8:	bf00      	nop
 8006aaa:	370c      	adds	r7, #12
 8006aac:	46bd      	mov	sp, r7
 8006aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab2:	4770      	bx	lr

08006ab4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b098      	sub	sp, #96	@ 0x60
 8006ab8:	af02      	add	r7, sp, #8
 8006aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ac4:	f7fa faba 	bl	800103c <HAL_GetTick>
 8006ac8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f003 0308 	and.w	r3, r3, #8
 8006ad4:	2b08      	cmp	r3, #8
 8006ad6:	d12f      	bne.n	8006b38 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ad8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006adc:	9300      	str	r3, [sp, #0]
 8006ade:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f000 f88e 	bl	8006c08 <UART_WaitOnFlagUntilTimeout>
 8006aec:	4603      	mov	r3, r0
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d022      	beq.n	8006b38 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006afa:	e853 3f00 	ldrex	r3, [r3]
 8006afe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b06:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	461a      	mov	r2, r3
 8006b0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b10:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b12:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b18:	e841 2300 	strex	r3, r2, [r1]
 8006b1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d1e6      	bne.n	8006af2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2220      	movs	r2, #32
 8006b28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b34:	2303      	movs	r3, #3
 8006b36:	e063      	b.n	8006c00 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 0304 	and.w	r3, r3, #4
 8006b42:	2b04      	cmp	r3, #4
 8006b44:	d149      	bne.n	8006bda <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b46:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b4a:	9300      	str	r3, [sp, #0]
 8006b4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f000 f857 	bl	8006c08 <UART_WaitOnFlagUntilTimeout>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d03c      	beq.n	8006bda <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b68:	e853 3f00 	ldrex	r3, [r3]
 8006b6c:	623b      	str	r3, [r7, #32]
   return(result);
 8006b6e:	6a3b      	ldr	r3, [r7, #32]
 8006b70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b74:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b7e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b80:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b86:	e841 2300 	strex	r3, r2, [r1]
 8006b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d1e6      	bne.n	8006b60 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	3308      	adds	r3, #8
 8006b98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	e853 3f00 	ldrex	r3, [r3]
 8006ba0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f023 0301 	bic.w	r3, r3, #1
 8006ba8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	3308      	adds	r3, #8
 8006bb0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006bb2:	61fa      	str	r2, [r7, #28]
 8006bb4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb6:	69b9      	ldr	r1, [r7, #24]
 8006bb8:	69fa      	ldr	r2, [r7, #28]
 8006bba:	e841 2300 	strex	r3, r2, [r1]
 8006bbe:	617b      	str	r3, [r7, #20]
   return(result);
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d1e5      	bne.n	8006b92 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2220      	movs	r2, #32
 8006bca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	e012      	b.n	8006c00 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2220      	movs	r2, #32
 8006bde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2220      	movs	r2, #32
 8006be6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2200      	movs	r2, #0
 8006bee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006bfe:	2300      	movs	r3, #0
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3758      	adds	r7, #88	@ 0x58
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	60b9      	str	r1, [r7, #8]
 8006c12:	603b      	str	r3, [r7, #0]
 8006c14:	4613      	mov	r3, r2
 8006c16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c18:	e04f      	b.n	8006cba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c20:	d04b      	beq.n	8006cba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c22:	f7fa fa0b 	bl	800103c <HAL_GetTick>
 8006c26:	4602      	mov	r2, r0
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	1ad3      	subs	r3, r2, r3
 8006c2c:	69ba      	ldr	r2, [r7, #24]
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d302      	bcc.n	8006c38 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c32:	69bb      	ldr	r3, [r7, #24]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d101      	bne.n	8006c3c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006c38:	2303      	movs	r3, #3
 8006c3a:	e04e      	b.n	8006cda <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f003 0304 	and.w	r3, r3, #4
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d037      	beq.n	8006cba <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	2b80      	cmp	r3, #128	@ 0x80
 8006c4e:	d034      	beq.n	8006cba <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	2b40      	cmp	r3, #64	@ 0x40
 8006c54:	d031      	beq.n	8006cba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	69db      	ldr	r3, [r3, #28]
 8006c5c:	f003 0308 	and.w	r3, r3, #8
 8006c60:	2b08      	cmp	r3, #8
 8006c62:	d110      	bne.n	8006c86 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2208      	movs	r2, #8
 8006c6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c6c:	68f8      	ldr	r0, [r7, #12]
 8006c6e:	f000 fa94 	bl	800719a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2208      	movs	r2, #8
 8006c76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e029      	b.n	8006cda <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	69db      	ldr	r3, [r3, #28]
 8006c8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c94:	d111      	bne.n	8006cba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ca0:	68f8      	ldr	r0, [r7, #12]
 8006ca2:	f000 fa7a 	bl	800719a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	2220      	movs	r2, #32
 8006caa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006cb6:	2303      	movs	r3, #3
 8006cb8:	e00f      	b.n	8006cda <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	69da      	ldr	r2, [r3, #28]
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	4013      	ands	r3, r2
 8006cc4:	68ba      	ldr	r2, [r7, #8]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	bf0c      	ite	eq
 8006cca:	2301      	moveq	r3, #1
 8006ccc:	2300      	movne	r3, #0
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	461a      	mov	r2, r3
 8006cd2:	79fb      	ldrb	r3, [r7, #7]
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d0a0      	beq.n	8006c1a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cd8:	2300      	movs	r3, #0
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3710      	adds	r7, #16
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
	...

08006ce4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b0a3      	sub	sp, #140	@ 0x8c
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	60b9      	str	r1, [r7, #8]
 8006cee:	4613      	mov	r3, r2
 8006cf0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	68ba      	ldr	r2, [r7, #8]
 8006cf6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	88fa      	ldrh	r2, [r7, #6]
 8006cfc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	88fa      	ldrh	r2, [r7, #6]
 8006d04:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	689b      	ldr	r3, [r3, #8]
 8006d12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d16:	d10e      	bne.n	8006d36 <UART_Start_Receive_IT+0x52>
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	691b      	ldr	r3, [r3, #16]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d105      	bne.n	8006d2c <UART_Start_Receive_IT+0x48>
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006d26:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d2a:	e02d      	b.n	8006d88 <UART_Start_Receive_IT+0xa4>
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	22ff      	movs	r2, #255	@ 0xff
 8006d30:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d34:	e028      	b.n	8006d88 <UART_Start_Receive_IT+0xa4>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	689b      	ldr	r3, [r3, #8]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d10d      	bne.n	8006d5a <UART_Start_Receive_IT+0x76>
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	691b      	ldr	r3, [r3, #16]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d104      	bne.n	8006d50 <UART_Start_Receive_IT+0x6c>
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	22ff      	movs	r2, #255	@ 0xff
 8006d4a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d4e:	e01b      	b.n	8006d88 <UART_Start_Receive_IT+0xa4>
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	227f      	movs	r2, #127	@ 0x7f
 8006d54:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d58:	e016      	b.n	8006d88 <UART_Start_Receive_IT+0xa4>
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d62:	d10d      	bne.n	8006d80 <UART_Start_Receive_IT+0x9c>
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	691b      	ldr	r3, [r3, #16]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d104      	bne.n	8006d76 <UART_Start_Receive_IT+0x92>
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	227f      	movs	r2, #127	@ 0x7f
 8006d70:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d74:	e008      	b.n	8006d88 <UART_Start_Receive_IT+0xa4>
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	223f      	movs	r2, #63	@ 0x3f
 8006d7a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006d7e:	e003      	b.n	8006d88 <UART_Start_Receive_IT+0xa4>
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2222      	movs	r2, #34	@ 0x22
 8006d94:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	3308      	adds	r3, #8
 8006d9e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006da2:	e853 3f00 	ldrex	r3, [r3]
 8006da6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006da8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006daa:	f043 0301 	orr.w	r3, r3, #1
 8006dae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	3308      	adds	r3, #8
 8006db8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006dbc:	673a      	str	r2, [r7, #112]	@ 0x70
 8006dbe:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006dc2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006dc4:	e841 2300 	strex	r3, r2, [r1]
 8006dc8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006dca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d1e3      	bne.n	8006d98 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006dd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006dd8:	d14f      	bne.n	8006e7a <UART_Start_Receive_IT+0x196>
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006de0:	88fa      	ldrh	r2, [r7, #6]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d349      	bcc.n	8006e7a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dee:	d107      	bne.n	8006e00 <UART_Start_Receive_IT+0x11c>
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	691b      	ldr	r3, [r3, #16]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d103      	bne.n	8006e00 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	4a47      	ldr	r2, [pc, #284]	@ (8006f18 <UART_Start_Receive_IT+0x234>)
 8006dfc:	675a      	str	r2, [r3, #116]	@ 0x74
 8006dfe:	e002      	b.n	8006e06 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	4a46      	ldr	r2, [pc, #280]	@ (8006f1c <UART_Start_Receive_IT+0x238>)
 8006e04:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d01a      	beq.n	8006e44 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e16:	e853 3f00 	ldrex	r3, [r3]
 8006e1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006e1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e22:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	461a      	mov	r2, r3
 8006e2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006e30:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e32:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e34:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006e36:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006e38:	e841 2300 	strex	r3, r2, [r1]
 8006e3c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006e3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d1e4      	bne.n	8006e0e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	3308      	adds	r3, #8
 8006e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e4e:	e853 3f00 	ldrex	r3, [r3]
 8006e52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	3308      	adds	r3, #8
 8006e62:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006e64:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006e66:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e68:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006e6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e6c:	e841 2300 	strex	r3, r2, [r1]
 8006e70:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006e72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d1e5      	bne.n	8006e44 <UART_Start_Receive_IT+0x160>
 8006e78:	e046      	b.n	8006f08 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e82:	d107      	bne.n	8006e94 <UART_Start_Receive_IT+0x1b0>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	691b      	ldr	r3, [r3, #16]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d103      	bne.n	8006e94 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	4a24      	ldr	r2, [pc, #144]	@ (8006f20 <UART_Start_Receive_IT+0x23c>)
 8006e90:	675a      	str	r2, [r3, #116]	@ 0x74
 8006e92:	e002      	b.n	8006e9a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	4a23      	ldr	r2, [pc, #140]	@ (8006f24 <UART_Start_Receive_IT+0x240>)
 8006e98:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	691b      	ldr	r3, [r3, #16]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d019      	beq.n	8006ed6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eaa:	e853 3f00 	ldrex	r3, [r3]
 8006eae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006eb6:	677b      	str	r3, [r7, #116]	@ 0x74
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	461a      	mov	r2, r3
 8006ebe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ec0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ec2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006ec6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006ec8:	e841 2300 	strex	r3, r2, [r1]
 8006ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d1e6      	bne.n	8006ea2 <UART_Start_Receive_IT+0x1be>
 8006ed4:	e018      	b.n	8006f08 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	e853 3f00 	ldrex	r3, [r3]
 8006ee2:	613b      	str	r3, [r7, #16]
   return(result);
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	f043 0320 	orr.w	r3, r3, #32
 8006eea:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ef4:	623b      	str	r3, [r7, #32]
 8006ef6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef8:	69f9      	ldr	r1, [r7, #28]
 8006efa:	6a3a      	ldr	r2, [r7, #32]
 8006efc:	e841 2300 	strex	r3, r2, [r1]
 8006f00:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f02:	69bb      	ldr	r3, [r7, #24]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d1e6      	bne.n	8006ed6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	378c      	adds	r7, #140	@ 0x8c
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr
 8006f16:	bf00      	nop
 8006f18:	08007c19 	.word	0x08007c19
 8006f1c:	080078b5 	.word	0x080078b5
 8006f20:	080076fd 	.word	0x080076fd
 8006f24:	08007545 	.word	0x08007545

08006f28 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b098      	sub	sp, #96	@ 0x60
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	60f8      	str	r0, [r7, #12]
 8006f30:	60b9      	str	r1, [r7, #8]
 8006f32:	4613      	mov	r3, r2
 8006f34:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint16_t nbByte = Size;
 8006f36:	88fb      	ldrh	r3, [r7, #6]
 8006f38:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

  huart->pRxBuffPtr = pData;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	68ba      	ldr	r2, [r7, #8]
 8006f40:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	88fa      	ldrh	r2, [r7, #6]
 8006f46:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2222      	movs	r2, #34	@ 0x22
 8006f56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d07c      	beq.n	800705e <UART_Start_Receive_DMA+0x136>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f6a:	4a68      	ldr	r2, [pc, #416]	@ (800710c <UART_Start_Receive_DMA+0x1e4>)
 8006f6c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f74:	4a66      	ldr	r2, [pc, #408]	@ (8007110 <UART_Start_Receive_DMA+0x1e8>)
 8006f76:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f7e:	4a65      	ldr	r2, [pc, #404]	@ (8007114 <UART_Start_Receive_DMA+0x1ec>)
 8006f80:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f88:	2200      	movs	r2, #0
 8006f8a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, so nbByte should be equal to Size * 2 */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f94:	d107      	bne.n	8006fa6 <UART_Start_Receive_DMA+0x7e>
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	691b      	ldr	r3, [r3, #16]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d103      	bne.n	8006fa6 <UART_Start_Receive_DMA+0x7e>
    {
      nbByte = Size * 2U;
 8006f9e:	88fb      	ldrh	r3, [r7, #6]
 8006fa0:	005b      	lsls	r3, r3, #1
 8006fa2:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    }

    /* Check linked list mode */
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d034      	beq.n	8007020 <UART_Start_Receive_DMA+0xf8>
    {
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d02a      	beq.n	8007018 <UART_Start_Receive_DMA+0xf0>
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d023      	beq.n	8007018 <UART_Start_Receive_DMA+0xf0>
      {
        /* Set DMA data size */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 8006fde:	609a      	str	r2, [r3, #8]

        /* Set DMA source address */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
          (uint32_t)&huart->Instance->RDR;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f103 0224 	add.w	r2, r3, #36	@ 0x24
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	60da      	str	r2, [r3, #12]

        /* Set DMA destination address */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)huart->pRxBuffPtr;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ffe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	611a      	str	r2, [r3, #16]

        /* Enable the UART receive DMA channel */
        status = HAL_DMAEx_List_Start_IT(huart->hdmarx);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800700a:	4618      	mov	r0, r3
 800700c:	f7fa ffc8 	bl	8001fa0 <HAL_DMAEx_List_Start_IT>
 8007010:	4603      	mov	r3, r0
 8007012:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007016:	e014      	b.n	8007042 <UART_Start_Receive_DMA+0x11a>
      }
      else
      {
        /* Update status */
        status = HAL_ERROR;
 8007018:	2301      	movs	r3, #1
 800701a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800701e:	e010      	b.n	8007042 <UART_Start_Receive_DMA+0x11a>
      }
    }
    else
    {
      /* Enable the UART receive DMA channel */
      status = HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, nbByte);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	3324      	adds	r3, #36	@ 0x24
 800702c:	4619      	mov	r1, r3
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007032:	461a      	mov	r2, r3
 8007034:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8007038:	f7fa fb7c 	bl	8001734 <HAL_DMA_Start_IT>
 800703c:	4603      	mov	r3, r0
 800703e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    }

    if (status != HAL_OK)
 8007042:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007046:	2b00      	cmp	r3, #0
 8007048:	d009      	beq.n	800705e <UART_Start_Receive_DMA+0x136>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2210      	movs	r2, #16
 800704e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2220      	movs	r2, #32
 8007056:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	e051      	b.n	8007102 <UART_Start_Receive_DMA+0x1da>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	691b      	ldr	r3, [r3, #16]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d018      	beq.n	8007098 <UART_Start_Receive_DMA+0x170>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800706c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800706e:	e853 3f00 	ldrex	r3, [r3]
 8007072:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007074:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007076:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800707a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	461a      	mov	r2, r3
 8007082:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007084:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007086:	64ba      	str	r2, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007088:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800708a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800708c:	e841 2300 	strex	r3, r2, [r1]
 8007090:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007092:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007094:	2b00      	cmp	r3, #0
 8007096:	d1e6      	bne.n	8007066 <UART_Start_Receive_DMA+0x13e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	3308      	adds	r3, #8
 800709e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070a2:	e853 3f00 	ldrex	r3, [r3]
 80070a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80070a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070aa:	f043 0301 	orr.w	r3, r3, #1
 80070ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	3308      	adds	r3, #8
 80070b6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80070b8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80070ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070bc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80070be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80070c0:	e841 2300 	strex	r3, r2, [r1]
 80070c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80070c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d1e5      	bne.n	8007098 <UART_Start_Receive_DMA+0x170>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	3308      	adds	r3, #8
 80070d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070d4:	69bb      	ldr	r3, [r7, #24]
 80070d6:	e853 3f00 	ldrex	r3, [r3]
 80070da:	617b      	str	r3, [r7, #20]
   return(result);
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	3308      	adds	r3, #8
 80070ea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80070ec:	627a      	str	r2, [r7, #36]	@ 0x24
 80070ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f0:	6a39      	ldr	r1, [r7, #32]
 80070f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070f4:	e841 2300 	strex	r3, r2, [r1]
 80070f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80070fa:	69fb      	ldr	r3, [r7, #28]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d1e5      	bne.n	80070cc <UART_Start_Receive_DMA+0x1a4>

  return HAL_OK;
 8007100:	2300      	movs	r3, #0
}
 8007102:	4618      	mov	r0, r3
 8007104:	3760      	adds	r7, #96	@ 0x60
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}
 800710a:	bf00      	nop
 800710c:	08007267 	.word	0x08007267
 8007110:	0800738f 	.word	0x0800738f
 8007114:	08007401 	.word	0x08007401

08007118 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007118:	b480      	push	{r7}
 800711a:	b08f      	sub	sp, #60	@ 0x3c
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007126:	6a3b      	ldr	r3, [r7, #32]
 8007128:	e853 3f00 	ldrex	r3, [r3]
 800712c:	61fb      	str	r3, [r7, #28]
   return(result);
 800712e:	69fb      	ldr	r3, [r7, #28]
 8007130:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007134:	637b      	str	r3, [r7, #52]	@ 0x34
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	461a      	mov	r2, r3
 800713c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800713e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007140:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007142:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007144:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007146:	e841 2300 	strex	r3, r2, [r1]
 800714a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800714c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714e:	2b00      	cmp	r3, #0
 8007150:	d1e6      	bne.n	8007120 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	3308      	adds	r3, #8
 8007158:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	e853 3f00 	ldrex	r3, [r3]
 8007160:	60bb      	str	r3, [r7, #8]
   return(result);
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007168:	633b      	str	r3, [r7, #48]	@ 0x30
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	3308      	adds	r3, #8
 8007170:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007172:	61ba      	str	r2, [r7, #24]
 8007174:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007176:	6979      	ldr	r1, [r7, #20]
 8007178:	69ba      	ldr	r2, [r7, #24]
 800717a:	e841 2300 	strex	r3, r2, [r1]
 800717e:	613b      	str	r3, [r7, #16]
   return(result);
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1e5      	bne.n	8007152 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2220      	movs	r2, #32
 800718a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800718e:	bf00      	nop
 8007190:	373c      	adds	r7, #60	@ 0x3c
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr

0800719a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800719a:	b480      	push	{r7}
 800719c:	b095      	sub	sp, #84	@ 0x54
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071aa:	e853 3f00 	ldrex	r3, [r3]
 80071ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80071b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	461a      	mov	r2, r3
 80071be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80071c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80071c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80071c8:	e841 2300 	strex	r3, r2, [r1]
 80071cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80071ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d1e6      	bne.n	80071a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	3308      	adds	r3, #8
 80071da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071dc:	6a3b      	ldr	r3, [r7, #32]
 80071de:	e853 3f00 	ldrex	r3, [r3]
 80071e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80071e4:	69fb      	ldr	r3, [r7, #28]
 80071e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80071ea:	f023 0301 	bic.w	r3, r3, #1
 80071ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	3308      	adds	r3, #8
 80071f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80071fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007200:	e841 2300 	strex	r3, r2, [r1]
 8007204:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007208:	2b00      	cmp	r3, #0
 800720a:	d1e3      	bne.n	80071d4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007210:	2b01      	cmp	r3, #1
 8007212:	d118      	bne.n	8007246 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	e853 3f00 	ldrex	r3, [r3]
 8007220:	60bb      	str	r3, [r7, #8]
   return(result);
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	f023 0310 	bic.w	r3, r3, #16
 8007228:	647b      	str	r3, [r7, #68]	@ 0x44
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	461a      	mov	r2, r3
 8007230:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007232:	61bb      	str	r3, [r7, #24]
 8007234:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007236:	6979      	ldr	r1, [r7, #20]
 8007238:	69ba      	ldr	r2, [r7, #24]
 800723a:	e841 2300 	strex	r3, r2, [r1]
 800723e:	613b      	str	r3, [r7, #16]
   return(result);
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1e6      	bne.n	8007214 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2220      	movs	r2, #32
 800724a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2200      	movs	r2, #0
 8007252:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2200      	movs	r2, #0
 8007258:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800725a:	bf00      	nop
 800725c:	3754      	adds	r7, #84	@ 0x54
 800725e:	46bd      	mov	sp, r7
 8007260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007264:	4770      	bx	lr

08007266 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007266:	b580      	push	{r7, lr}
 8007268:	b096      	sub	sp, #88	@ 0x58
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007272:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007278:	2b81      	cmp	r3, #129	@ 0x81
 800727a:	d057      	beq.n	800732c <UART_DMAReceiveCplt+0xc6>
  {
    huart->RxXferCount = 0U;
 800727c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800727e:	2200      	movs	r2, #0
 8007280:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007284:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800728c:	e853 3f00 	ldrex	r3, [r3]
 8007290:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007294:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007298:	653b      	str	r3, [r7, #80]	@ 0x50
 800729a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	461a      	mov	r2, r3
 80072a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80072a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80072a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80072aa:	e841 2300 	strex	r3, r2, [r1]
 80072ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80072b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1e6      	bne.n	8007284 <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	3308      	adds	r3, #8
 80072bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072be:	6a3b      	ldr	r3, [r7, #32]
 80072c0:	e853 3f00 	ldrex	r3, [r3]
 80072c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80072c6:	69fb      	ldr	r3, [r7, #28]
 80072c8:	f023 0301 	bic.w	r3, r3, #1
 80072cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80072ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	3308      	adds	r3, #8
 80072d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80072d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80072d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80072dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072de:	e841 2300 	strex	r3, r2, [r1]
 80072e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80072e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d1e5      	bne.n	80072b6 <UART_DMAReceiveCplt+0x50>
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80072ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072ec:	2220      	movs	r2, #32
 80072ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d118      	bne.n	800732c <UART_DMAReceiveCplt+0xc6>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	e853 3f00 	ldrex	r3, [r3]
 8007306:	60bb      	str	r3, [r7, #8]
   return(result);
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	f023 0310 	bic.w	r3, r3, #16
 800730e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007310:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	461a      	mov	r2, r3
 8007316:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007318:	61bb      	str	r3, [r7, #24]
 800731a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800731c:	6979      	ldr	r1, [r7, #20]
 800731e:	69ba      	ldr	r2, [r7, #24]
 8007320:	e841 2300 	strex	r3, r2, [r1]
 8007324:	613b      	str	r3, [r7, #16]
   return(result);
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d1e6      	bne.n	80072fa <UART_DMAReceiveCplt+0x94>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800732c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800732e:	2200      	movs	r2, #0
 8007330:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007332:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007334:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007336:	2b01      	cmp	r3, #1
 8007338:	d122      	bne.n	8007380 <UART_DMAReceiveCplt+0x11a>
  {
    huart->RxXferCount = 0;
 800733a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800733c:	2200      	movs	r2, #0
 800733e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007348:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (nb_remaining_rx_data < huart->RxXferSize)
 800734c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800734e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007352:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8007356:	429a      	cmp	r2, r3
 8007358:	d204      	bcs.n	8007364 <UART_DMAReceiveCplt+0xfe>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800735a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800735c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8007360:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007364:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007366:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800736a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800736c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007370:	b29b      	uxth	r3, r3
 8007372:	1ad3      	subs	r3, r2, r3
 8007374:	b29b      	uxth	r3, r3
 8007376:	4619      	mov	r1, r3
 8007378:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800737a:	f7f9 fcf9 	bl	8000d70 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800737e:	e002      	b.n	8007386 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8007380:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8007382:	f7ff f94f 	bl	8006624 <HAL_UART_RxCpltCallback>
}
 8007386:	bf00      	nop
 8007388:	3758      	adds	r7, #88	@ 0x58
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}

0800738e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800738e:	b580      	push	{r7, lr}
 8007390:	b084      	sub	sp, #16
 8007392:	af00      	add	r7, sp, #0
 8007394:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800739a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2201      	movs	r2, #1
 80073a0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073a6:	2b01      	cmp	r3, #1
 80073a8:	d123      	bne.n	80073f2 <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80073b0:	085b      	lsrs	r3, r3, #1
 80073b2:	b29a      	uxth	r2, r3
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073c0:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80073c8:	897a      	ldrh	r2, [r7, #10]
 80073ca:	429a      	cmp	r2, r3
 80073cc:	d803      	bhi.n	80073d6 <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	897a      	ldrh	r2, [r7, #10]
 80073d2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80073e2:	b29b      	uxth	r3, r3
 80073e4:	1ad3      	subs	r3, r2, r3
 80073e6:	b29b      	uxth	r3, r3
 80073e8:	4619      	mov	r1, r3
 80073ea:	68f8      	ldr	r0, [r7, #12]
 80073ec:	f7f9 fcc0 	bl	8000d70 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80073f0:	e002      	b.n	80073f8 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 80073f2:	68f8      	ldr	r0, [r7, #12]
 80073f4:	f7ff f920 	bl	8006638 <HAL_UART_RxHalfCpltCallback>
}
 80073f8:	bf00      	nop
 80073fa:	3710      	adds	r7, #16
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}

08007400 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b086      	sub	sp, #24
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800740c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007414:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800741c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007428:	2b80      	cmp	r3, #128	@ 0x80
 800742a:	d109      	bne.n	8007440 <UART_DMAError+0x40>
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	2b21      	cmp	r3, #33	@ 0x21
 8007430:	d106      	bne.n	8007440 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	2200      	movs	r2, #0
 8007436:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800743a:	6978      	ldr	r0, [r7, #20]
 800743c:	f7ff fe6c 	bl	8007118 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	689b      	ldr	r3, [r3, #8]
 8007446:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800744a:	2b40      	cmp	r3, #64	@ 0x40
 800744c:	d109      	bne.n	8007462 <UART_DMAError+0x62>
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2b22      	cmp	r3, #34	@ 0x22
 8007452:	d106      	bne.n	8007462 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	2200      	movs	r2, #0
 8007458:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800745c:	6978      	ldr	r0, [r7, #20]
 800745e:	f7ff fe9c 	bl	800719a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007468:	f043 0210 	orr.w	r2, r3, #16
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007472:	6978      	ldr	r0, [r7, #20]
 8007474:	f7ff f8ea 	bl	800664c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007478:	bf00      	nop
 800747a:	3718      	adds	r7, #24
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b084      	sub	sp, #16
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800748c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2200      	movs	r2, #0
 8007492:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007496:	68f8      	ldr	r0, [r7, #12]
 8007498:	f7ff f8d8 	bl	800664c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800749c:	bf00      	nop
 800749e:	3710      	adds	r7, #16
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}

080074a4 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074b0:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	220f      	movs	r2, #15
 80074c0:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	699a      	ldr	r2, [r3, #24]
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f042 0208 	orr.w	r2, r2, #8
 80074d0:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2220      	movs	r2, #32
 80074d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2200      	movs	r2, #0
 80074de:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 80074e0:	68f8      	ldr	r0, [r7, #12]
 80074e2:	f7ff f8bd 	bl	8006660 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074e6:	bf00      	nop
 80074e8:	3710      	adds	r7, #16
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}

080074ee <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80074ee:	b580      	push	{r7, lr}
 80074f0:	b088      	sub	sp, #32
 80074f2:	af00      	add	r7, sp, #0
 80074f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	e853 3f00 	ldrex	r3, [r3]
 8007502:	60bb      	str	r3, [r7, #8]
   return(result);
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800750a:	61fb      	str	r3, [r7, #28]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	461a      	mov	r2, r3
 8007512:	69fb      	ldr	r3, [r7, #28]
 8007514:	61bb      	str	r3, [r7, #24]
 8007516:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007518:	6979      	ldr	r1, [r7, #20]
 800751a:	69ba      	ldr	r2, [r7, #24]
 800751c:	e841 2300 	strex	r3, r2, [r1]
 8007520:	613b      	str	r3, [r7, #16]
   return(result);
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d1e6      	bne.n	80074f6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2220      	movs	r2, #32
 800752c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2200      	movs	r2, #0
 8007534:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f7ff f86a 	bl	8006610 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800753c:	bf00      	nop
 800753e:	3720      	adds	r7, #32
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}

08007544 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b09c      	sub	sp, #112	@ 0x70
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007552:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800755c:	2b22      	cmp	r3, #34	@ 0x22
 800755e:	f040 80be 	bne.w	80076de <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007568:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800756c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007570:	b2d9      	uxtb	r1, r3
 8007572:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007576:	b2da      	uxtb	r2, r3
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800757c:	400a      	ands	r2, r1
 800757e:	b2d2      	uxtb	r2, r2
 8007580:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007586:	1c5a      	adds	r2, r3, #1
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007592:	b29b      	uxth	r3, r3
 8007594:	3b01      	subs	r3, #1
 8007596:	b29a      	uxth	r2, r3
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	f040 80a1 	bne.w	80076ee <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075b4:	e853 3f00 	ldrex	r3, [r3]
 80075b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80075ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	461a      	mov	r2, r3
 80075c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80075ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80075cc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80075d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80075d2:	e841 2300 	strex	r3, r2, [r1]
 80075d6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80075d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d1e6      	bne.n	80075ac <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	3308      	adds	r3, #8
 80075e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e8:	e853 3f00 	ldrex	r3, [r3]
 80075ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075f0:	f023 0301 	bic.w	r3, r3, #1
 80075f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	3308      	adds	r3, #8
 80075fc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80075fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8007600:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007602:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007604:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007606:	e841 2300 	strex	r3, r2, [r1]
 800760a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800760c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1e5      	bne.n	80075de <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2220      	movs	r2, #32
 8007616:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2200      	movs	r2, #0
 8007624:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a33      	ldr	r2, [pc, #204]	@ (80076f8 <UART_RxISR_8BIT+0x1b4>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d01f      	beq.n	8007670 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800763a:	2b00      	cmp	r3, #0
 800763c:	d018      	beq.n	8007670 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007646:	e853 3f00 	ldrex	r3, [r3]
 800764a:	623b      	str	r3, [r7, #32]
   return(result);
 800764c:	6a3b      	ldr	r3, [r7, #32]
 800764e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007652:	663b      	str	r3, [r7, #96]	@ 0x60
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	461a      	mov	r2, r3
 800765a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800765c:	633b      	str	r3, [r7, #48]	@ 0x30
 800765e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007660:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007662:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007664:	e841 2300 	strex	r3, r2, [r1]
 8007668:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800766a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800766c:	2b00      	cmp	r3, #0
 800766e:	d1e6      	bne.n	800763e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007674:	2b01      	cmp	r3, #1
 8007676:	d12e      	bne.n	80076d6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2200      	movs	r2, #0
 800767c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	e853 3f00 	ldrex	r3, [r3]
 800768a:	60fb      	str	r3, [r7, #12]
   return(result);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f023 0310 	bic.w	r3, r3, #16
 8007692:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	461a      	mov	r2, r3
 800769a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800769c:	61fb      	str	r3, [r7, #28]
 800769e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a0:	69b9      	ldr	r1, [r7, #24]
 80076a2:	69fa      	ldr	r2, [r7, #28]
 80076a4:	e841 2300 	strex	r3, r2, [r1]
 80076a8:	617b      	str	r3, [r7, #20]
   return(result);
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d1e6      	bne.n	800767e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	69db      	ldr	r3, [r3, #28]
 80076b6:	f003 0310 	and.w	r3, r3, #16
 80076ba:	2b10      	cmp	r3, #16
 80076bc:	d103      	bne.n	80076c6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	2210      	movs	r2, #16
 80076c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80076cc:	4619      	mov	r1, r3
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f7f9 fb4e 	bl	8000d70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80076d4:	e00b      	b.n	80076ee <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f7fe ffa4 	bl	8006624 <HAL_UART_RxCpltCallback>
}
 80076dc:	e007      	b.n	80076ee <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	699a      	ldr	r2, [r3, #24]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f042 0208 	orr.w	r2, r2, #8
 80076ec:	619a      	str	r2, [r3, #24]
}
 80076ee:	bf00      	nop
 80076f0:	3770      	adds	r7, #112	@ 0x70
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
 80076f6:	bf00      	nop
 80076f8:	44002400 	.word	0x44002400

080076fc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b09c      	sub	sp, #112	@ 0x70
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800770a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007714:	2b22      	cmp	r3, #34	@ 0x22
 8007716:	f040 80be 	bne.w	8007896 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007720:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007728:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800772a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800772e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007732:	4013      	ands	r3, r2
 8007734:	b29a      	uxth	r2, r3
 8007736:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007738:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800773e:	1c9a      	adds	r2, r3, #2
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800774a:	b29b      	uxth	r3, r3
 800774c:	3b01      	subs	r3, #1
 800774e:	b29a      	uxth	r2, r3
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800775c:	b29b      	uxth	r3, r3
 800775e:	2b00      	cmp	r3, #0
 8007760:	f040 80a1 	bne.w	80078a6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800776c:	e853 3f00 	ldrex	r3, [r3]
 8007770:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007772:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007774:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007778:	667b      	str	r3, [r7, #100]	@ 0x64
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	461a      	mov	r2, r3
 8007780:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007782:	657b      	str	r3, [r7, #84]	@ 0x54
 8007784:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007786:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007788:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800778a:	e841 2300 	strex	r3, r2, [r1]
 800778e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007790:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007792:	2b00      	cmp	r3, #0
 8007794:	d1e6      	bne.n	8007764 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	3308      	adds	r3, #8
 800779c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800779e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077a0:	e853 3f00 	ldrex	r3, [r3]
 80077a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a8:	f023 0301 	bic.w	r3, r3, #1
 80077ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	3308      	adds	r3, #8
 80077b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80077b6:	643a      	str	r2, [r7, #64]	@ 0x40
 80077b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80077bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077be:	e841 2300 	strex	r3, r2, [r1]
 80077c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d1e5      	bne.n	8007796 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2220      	movs	r2, #32
 80077ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	4a33      	ldr	r2, [pc, #204]	@ (80078b0 <UART_RxISR_16BIT+0x1b4>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d01f      	beq.n	8007828 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d018      	beq.n	8007828 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fc:	6a3b      	ldr	r3, [r7, #32]
 80077fe:	e853 3f00 	ldrex	r3, [r3]
 8007802:	61fb      	str	r3, [r7, #28]
   return(result);
 8007804:	69fb      	ldr	r3, [r7, #28]
 8007806:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800780a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	461a      	mov	r2, r3
 8007812:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007814:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007816:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007818:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800781a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800781c:	e841 2300 	strex	r3, r2, [r1]
 8007820:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007824:	2b00      	cmp	r3, #0
 8007826:	d1e6      	bne.n	80077f6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800782c:	2b01      	cmp	r3, #1
 800782e:	d12e      	bne.n	800788e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2200      	movs	r2, #0
 8007834:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	e853 3f00 	ldrex	r3, [r3]
 8007842:	60bb      	str	r3, [r7, #8]
   return(result);
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	f023 0310 	bic.w	r3, r3, #16
 800784a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	461a      	mov	r2, r3
 8007852:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007854:	61bb      	str	r3, [r7, #24]
 8007856:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007858:	6979      	ldr	r1, [r7, #20]
 800785a:	69ba      	ldr	r2, [r7, #24]
 800785c:	e841 2300 	strex	r3, r2, [r1]
 8007860:	613b      	str	r3, [r7, #16]
   return(result);
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d1e6      	bne.n	8007836 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	69db      	ldr	r3, [r3, #28]
 800786e:	f003 0310 	and.w	r3, r3, #16
 8007872:	2b10      	cmp	r3, #16
 8007874:	d103      	bne.n	800787e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	2210      	movs	r2, #16
 800787c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007884:	4619      	mov	r1, r3
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f7f9 fa72 	bl	8000d70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800788c:	e00b      	b.n	80078a6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f7fe fec8 	bl	8006624 <HAL_UART_RxCpltCallback>
}
 8007894:	e007      	b.n	80078a6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	699a      	ldr	r2, [r3, #24]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f042 0208 	orr.w	r2, r2, #8
 80078a4:	619a      	str	r2, [r3, #24]
}
 80078a6:	bf00      	nop
 80078a8:	3770      	adds	r7, #112	@ 0x70
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}
 80078ae:	bf00      	nop
 80078b0:	44002400 	.word	0x44002400

080078b4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b0ac      	sub	sp, #176	@ 0xb0
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80078c2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	69db      	ldr	r3, [r3, #28]
 80078cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078ea:	2b22      	cmp	r3, #34	@ 0x22
 80078ec:	f040 8183 	bne.w	8007bf6 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80078f6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80078fa:	e126      	b.n	8007b4a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007902:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007906:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800790a:	b2d9      	uxtb	r1, r3
 800790c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007910:	b2da      	uxtb	r2, r3
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007916:	400a      	ands	r2, r1
 8007918:	b2d2      	uxtb	r2, r2
 800791a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007920:	1c5a      	adds	r2, r3, #1
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800792c:	b29b      	uxth	r3, r3
 800792e:	3b01      	subs	r3, #1
 8007930:	b29a      	uxth	r2, r3
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	69db      	ldr	r3, [r3, #28]
 800793e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007942:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007946:	f003 0307 	and.w	r3, r3, #7
 800794a:	2b00      	cmp	r3, #0
 800794c:	d053      	beq.n	80079f6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800794e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007952:	f003 0301 	and.w	r3, r3, #1
 8007956:	2b00      	cmp	r3, #0
 8007958:	d011      	beq.n	800797e <UART_RxISR_8BIT_FIFOEN+0xca>
 800795a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800795e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007962:	2b00      	cmp	r3, #0
 8007964:	d00b      	beq.n	800797e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	2201      	movs	r2, #1
 800796c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007974:	f043 0201 	orr.w	r2, r3, #1
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800797e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007982:	f003 0302 	and.w	r3, r3, #2
 8007986:	2b00      	cmp	r3, #0
 8007988:	d011      	beq.n	80079ae <UART_RxISR_8BIT_FIFOEN+0xfa>
 800798a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800798e:	f003 0301 	and.w	r3, r3, #1
 8007992:	2b00      	cmp	r3, #0
 8007994:	d00b      	beq.n	80079ae <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	2202      	movs	r2, #2
 800799c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079a4:	f043 0204 	orr.w	r2, r3, #4
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80079ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079b2:	f003 0304 	and.w	r3, r3, #4
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d011      	beq.n	80079de <UART_RxISR_8BIT_FIFOEN+0x12a>
 80079ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80079be:	f003 0301 	and.w	r3, r3, #1
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d00b      	beq.n	80079de <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	2204      	movs	r2, #4
 80079cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079d4:	f043 0202 	orr.w	r2, r3, #2
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d006      	beq.n	80079f6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f7fe fe2f 	bl	800664c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2200      	movs	r2, #0
 80079f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80079fc:	b29b      	uxth	r3, r3
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	f040 80a3 	bne.w	8007b4a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a0c:	e853 3f00 	ldrex	r3, [r3]
 8007a10:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007a12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	461a      	mov	r2, r3
 8007a22:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007a26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007a28:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a2a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8007a2c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007a2e:	e841 2300 	strex	r3, r2, [r1]
 8007a32:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8007a34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d1e4      	bne.n	8007a04 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	3308      	adds	r3, #8
 8007a40:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a44:	e853 3f00 	ldrex	r3, [r3]
 8007a48:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007a4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007a4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a50:	f023 0301 	bic.w	r3, r3, #1
 8007a54:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	3308      	adds	r3, #8
 8007a5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007a62:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007a64:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a66:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007a68:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007a6a:	e841 2300 	strex	r3, r2, [r1]
 8007a6e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007a70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d1e1      	bne.n	8007a3a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2220      	movs	r2, #32
 8007a7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4a60      	ldr	r2, [pc, #384]	@ (8007c10 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d021      	beq.n	8007ad8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d01a      	beq.n	8007ad8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007aaa:	e853 3f00 	ldrex	r3, [r3]
 8007aae:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007ab0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ab2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007ab6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	461a      	mov	r2, r3
 8007ac0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007ac4:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ac6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007aca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007acc:	e841 2300 	strex	r3, r2, [r1]
 8007ad0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007ad2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d1e4      	bne.n	8007aa2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d130      	bne.n	8007b42 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007aee:	e853 3f00 	ldrex	r3, [r3]
 8007af2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af6:	f023 0310 	bic.w	r3, r3, #16
 8007afa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	461a      	mov	r2, r3
 8007b04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b08:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b0a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b0e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b10:	e841 2300 	strex	r3, r2, [r1]
 8007b14:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d1e4      	bne.n	8007ae6 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	69db      	ldr	r3, [r3, #28]
 8007b22:	f003 0310 	and.w	r3, r3, #16
 8007b26:	2b10      	cmp	r3, #16
 8007b28:	d103      	bne.n	8007b32 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	2210      	movs	r2, #16
 8007b30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b38:	4619      	mov	r1, r3
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f7f9 f918 	bl	8000d70 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007b40:	e00e      	b.n	8007b60 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f7fe fd6e 	bl	8006624 <HAL_UART_RxCpltCallback>
        break;
 8007b48:	e00a      	b.n	8007b60 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007b4a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d006      	beq.n	8007b60 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8007b52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b56:	f003 0320 	and.w	r3, r3, #32
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	f47f aece 	bne.w	80078fc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b66:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007b6a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d049      	beq.n	8007c06 <UART_RxISR_8BIT_FIFOEN+0x352>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007b78:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d242      	bcs.n	8007c06 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	3308      	adds	r3, #8
 8007b86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b88:	6a3b      	ldr	r3, [r7, #32]
 8007b8a:	e853 3f00 	ldrex	r3, [r3]
 8007b8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b90:	69fb      	ldr	r3, [r7, #28]
 8007b92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	3308      	adds	r3, #8
 8007ba0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007ba4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007baa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bac:	e841 2300 	strex	r3, r2, [r1]
 8007bb0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d1e3      	bne.n	8007b80 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	4a16      	ldr	r2, [pc, #88]	@ (8007c14 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8007bbc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	e853 3f00 	ldrex	r3, [r3]
 8007bca:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	f043 0320 	orr.w	r3, r3, #32
 8007bd2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	461a      	mov	r2, r3
 8007bdc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007be0:	61bb      	str	r3, [r7, #24]
 8007be2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be4:	6979      	ldr	r1, [r7, #20]
 8007be6:	69ba      	ldr	r2, [r7, #24]
 8007be8:	e841 2300 	strex	r3, r2, [r1]
 8007bec:	613b      	str	r3, [r7, #16]
   return(result);
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d1e4      	bne.n	8007bbe <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007bf4:	e007      	b.n	8007c06 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	699a      	ldr	r2, [r3, #24]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f042 0208 	orr.w	r2, r2, #8
 8007c04:	619a      	str	r2, [r3, #24]
}
 8007c06:	bf00      	nop
 8007c08:	37b0      	adds	r7, #176	@ 0xb0
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
 8007c0e:	bf00      	nop
 8007c10:	44002400 	.word	0x44002400
 8007c14:	08007545 	.word	0x08007545

08007c18 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b0ae      	sub	sp, #184	@ 0xb8
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007c26:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	69db      	ldr	r3, [r3, #28]
 8007c30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	689b      	ldr	r3, [r3, #8]
 8007c44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c4e:	2b22      	cmp	r3, #34	@ 0x22
 8007c50:	f040 8187 	bne.w	8007f62 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007c5a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007c5e:	e12a      	b.n	8007eb6 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c66:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007c72:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8007c76:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8007c7a:	4013      	ands	r3, r2
 8007c7c:	b29a      	uxth	r2, r3
 8007c7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007c82:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c88:	1c9a      	adds	r2, r3, #2
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	3b01      	subs	r3, #1
 8007c98:	b29a      	uxth	r2, r3
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	69db      	ldr	r3, [r3, #28]
 8007ca6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007caa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007cae:	f003 0307 	and.w	r3, r3, #7
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d053      	beq.n	8007d5e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007cb6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007cba:	f003 0301 	and.w	r3, r3, #1
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d011      	beq.n	8007ce6 <UART_RxISR_16BIT_FIFOEN+0xce>
 8007cc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d00b      	beq.n	8007ce6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cdc:	f043 0201 	orr.w	r2, r3, #1
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ce6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007cea:	f003 0302 	and.w	r3, r3, #2
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d011      	beq.n	8007d16 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007cf2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007cf6:	f003 0301 	and.w	r3, r3, #1
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d00b      	beq.n	8007d16 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	2202      	movs	r2, #2
 8007d04:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d0c:	f043 0204 	orr.w	r2, r3, #4
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007d1a:	f003 0304 	and.w	r3, r3, #4
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d011      	beq.n	8007d46 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007d22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007d26:	f003 0301 	and.w	r3, r3, #1
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d00b      	beq.n	8007d46 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	2204      	movs	r2, #4
 8007d34:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d3c:	f043 0202 	orr.w	r2, r3, #2
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d006      	beq.n	8007d5e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f7fe fc7b 	bl	800664c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	f040 80a5 	bne.w	8007eb6 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d74:	e853 3f00 	ldrex	r3, [r3]
 8007d78:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007d7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	461a      	mov	r2, r3
 8007d8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007d8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007d92:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d94:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007d96:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007d9a:	e841 2300 	strex	r3, r2, [r1]
 8007d9e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007da0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d1e2      	bne.n	8007d6c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	3308      	adds	r3, #8
 8007dac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007db0:	e853 3f00 	ldrex	r3, [r3]
 8007db4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007db6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007db8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007dbc:	f023 0301 	bic.w	r3, r3, #1
 8007dc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	3308      	adds	r3, #8
 8007dca:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8007dce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007dd0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007dd4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007dd6:	e841 2300 	strex	r3, r2, [r1]
 8007dda:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007ddc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d1e1      	bne.n	8007da6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2220      	movs	r2, #32
 8007de6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2200      	movs	r2, #0
 8007dee:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2200      	movs	r2, #0
 8007df4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a60      	ldr	r2, [pc, #384]	@ (8007f7c <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d021      	beq.n	8007e44 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d01a      	beq.n	8007e44 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e16:	e853 3f00 	ldrex	r3, [r3]
 8007e1a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007e1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e1e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007e22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007e30:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e32:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e34:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007e36:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007e38:	e841 2300 	strex	r3, r2, [r1]
 8007e3c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007e3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d1e4      	bne.n	8007e0e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d130      	bne.n	8007eae <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e5a:	e853 3f00 	ldrex	r3, [r3]
 8007e5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e62:	f023 0310 	bic.w	r3, r3, #16
 8007e66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	461a      	mov	r2, r3
 8007e70:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007e74:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e76:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e7c:	e841 2300 	strex	r3, r2, [r1]
 8007e80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d1e4      	bne.n	8007e52 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	69db      	ldr	r3, [r3, #28]
 8007e8e:	f003 0310 	and.w	r3, r3, #16
 8007e92:	2b10      	cmp	r3, #16
 8007e94:	d103      	bne.n	8007e9e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	2210      	movs	r2, #16
 8007e9c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007ea4:	4619      	mov	r1, r3
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f7f8 ff62 	bl	8000d70 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007eac:	e00e      	b.n	8007ecc <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f7fe fbb8 	bl	8006624 <HAL_UART_RxCpltCallback>
        break;
 8007eb4:	e00a      	b.n	8007ecc <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007eb6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d006      	beq.n	8007ecc <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8007ebe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007ec2:	f003 0320 	and.w	r3, r3, #32
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	f47f aeca 	bne.w	8007c60 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ed2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007ed6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d049      	beq.n	8007f72 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007ee4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d242      	bcs.n	8007f72 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	3308      	adds	r3, #8
 8007ef2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef6:	e853 3f00 	ldrex	r3, [r3]
 8007efa:	623b      	str	r3, [r7, #32]
   return(result);
 8007efc:	6a3b      	ldr	r3, [r7, #32]
 8007efe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f02:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	3308      	adds	r3, #8
 8007f0c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007f10:	633a      	str	r2, [r7, #48]	@ 0x30
 8007f12:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f18:	e841 2300 	strex	r3, r2, [r1]
 8007f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d1e3      	bne.n	8007eec <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	4a16      	ldr	r2, [pc, #88]	@ (8007f80 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8007f28:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f30:	693b      	ldr	r3, [r7, #16]
 8007f32:	e853 3f00 	ldrex	r3, [r3]
 8007f36:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f043 0320 	orr.w	r3, r3, #32
 8007f3e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	461a      	mov	r2, r3
 8007f48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007f4c:	61fb      	str	r3, [r7, #28]
 8007f4e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f50:	69b9      	ldr	r1, [r7, #24]
 8007f52:	69fa      	ldr	r2, [r7, #28]
 8007f54:	e841 2300 	strex	r3, r2, [r1]
 8007f58:	617b      	str	r3, [r7, #20]
   return(result);
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d1e4      	bne.n	8007f2a <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007f60:	e007      	b.n	8007f72 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	699a      	ldr	r2, [r3, #24]
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f042 0208 	orr.w	r2, r2, #8
 8007f70:	619a      	str	r2, [r3, #24]
}
 8007f72:	bf00      	nop
 8007f74:	37b8      	adds	r7, #184	@ 0xb8
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}
 8007f7a:	bf00      	nop
 8007f7c:	44002400 	.word	0x44002400
 8007f80:	080076fd 	.word	0x080076fd

08007f84 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007f8c:	bf00      	nop
 8007f8e:	370c      	adds	r7, #12
 8007f90:	46bd      	mov	sp, r7
 8007f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f96:	4770      	bx	lr

08007f98 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b083      	sub	sp, #12
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007fa0:	bf00      	nop
 8007fa2:	370c      	adds	r7, #12
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr

08007fac <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b083      	sub	sp, #12
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007fb4:	bf00      	nop
 8007fb6:	370c      	adds	r7, #12
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbe:	4770      	bx	lr

08007fc0 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b084      	sub	sp, #16
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	d101      	bne.n	8007fd6 <HAL_UARTEx_EnableFifoMode+0x16>
 8007fd2:	2302      	movs	r3, #2
 8007fd4:	e02b      	b.n	800802e <HAL_UARTEx_EnableFifoMode+0x6e>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2201      	movs	r2, #1
 8007fda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2224      	movs	r2, #36	@ 0x24
 8007fe2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f022 0201 	bic.w	r2, r2, #1
 8007ffc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008004:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800800c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68fa      	ldr	r2, [r7, #12]
 8008014:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 f948 	bl	80082ac <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2220      	movs	r2, #32
 8008020:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2200      	movs	r2, #0
 8008028:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800802c:	2300      	movs	r3, #0
}
 800802e:	4618      	mov	r0, r3
 8008030:	3710      	adds	r7, #16
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}

08008036 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008036:	b580      	push	{r7, lr}
 8008038:	b084      	sub	sp, #16
 800803a:	af00      	add	r7, sp, #0
 800803c:	6078      	str	r0, [r7, #4]
 800803e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008046:	2b01      	cmp	r3, #1
 8008048:	d101      	bne.n	800804e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800804a:	2302      	movs	r3, #2
 800804c:	e02d      	b.n	80080aa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2201      	movs	r2, #1
 8008052:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2224      	movs	r2, #36	@ 0x24
 800805a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	681a      	ldr	r2, [r3, #0]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f022 0201 	bic.w	r2, r2, #1
 8008074:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	689b      	ldr	r3, [r3, #8]
 800807c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	683a      	ldr	r2, [r7, #0]
 8008086:	430a      	orrs	r2, r1
 8008088:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f000 f90e 	bl	80082ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	68fa      	ldr	r2, [r7, #12]
 8008096:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2220      	movs	r2, #32
 800809c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2200      	movs	r2, #0
 80080a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80080a8:	2300      	movs	r3, #0
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3710      	adds	r7, #16
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}

080080b2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80080b2:	b580      	push	{r7, lr}
 80080b4:	b084      	sub	sp, #16
 80080b6:	af00      	add	r7, sp, #0
 80080b8:	6078      	str	r0, [r7, #4]
 80080ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d101      	bne.n	80080ca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80080c6:	2302      	movs	r3, #2
 80080c8:	e02d      	b.n	8008126 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2201      	movs	r2, #1
 80080ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2224      	movs	r2, #36	@ 0x24
 80080d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	681a      	ldr	r2, [r3, #0]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f022 0201 	bic.w	r2, r2, #1
 80080f0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	683a      	ldr	r2, [r7, #0]
 8008102:	430a      	orrs	r2, r1
 8008104:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f000 f8d0 	bl	80082ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	68fa      	ldr	r2, [r7, #12]
 8008112:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2220      	movs	r2, #32
 8008118:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2200      	movs	r2, #0
 8008120:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008124:	2300      	movs	r3, #0
}
 8008126:	4618      	mov	r0, r3
 8008128:	3710      	adds	r7, #16
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}

0800812e <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800812e:	b580      	push	{r7, lr}
 8008130:	b08c      	sub	sp, #48	@ 0x30
 8008132:	af00      	add	r7, sp, #0
 8008134:	60f8      	str	r0, [r7, #12]
 8008136:	60b9      	str	r1, [r7, #8]
 8008138:	4613      	mov	r3, r2
 800813a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800813c:	2300      	movs	r3, #0
 800813e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008148:	2b20      	cmp	r3, #32
 800814a:	d14a      	bne.n	80081e2 <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d002      	beq.n	8008158 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8008152:	88fb      	ldrh	r3, [r7, #6]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d101      	bne.n	800815c <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	e043      	b.n	80081e4 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008166:	2b40      	cmp	r3, #64	@ 0x40
 8008168:	d107      	bne.n	800817a <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	689a      	ldr	r2, [r3, #8]
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008178:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2201      	movs	r2, #1
 800817e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2200      	movs	r2, #0
 8008184:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8008186:	88fb      	ldrh	r3, [r7, #6]
 8008188:	461a      	mov	r2, r3
 800818a:	68b9      	ldr	r1, [r7, #8]
 800818c:	68f8      	ldr	r0, [r7, #12]
 800818e:	f7fe fda9 	bl	8006ce4 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008196:	2b01      	cmp	r3, #1
 8008198:	d11d      	bne.n	80081d6 <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2210      	movs	r2, #16
 80081a0:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a8:	69bb      	ldr	r3, [r7, #24]
 80081aa:	e853 3f00 	ldrex	r3, [r3]
 80081ae:	617b      	str	r3, [r7, #20]
   return(result);
 80081b0:	697b      	ldr	r3, [r7, #20]
 80081b2:	f043 0310 	orr.w	r3, r3, #16
 80081b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	461a      	mov	r2, r3
 80081be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80081c2:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c4:	6a39      	ldr	r1, [r7, #32]
 80081c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081c8:	e841 2300 	strex	r3, r2, [r1]
 80081cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80081ce:	69fb      	ldr	r3, [r7, #28]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1e6      	bne.n	80081a2 <HAL_UARTEx_ReceiveToIdle_IT+0x74>
 80081d4:	e002      	b.n	80081dc <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80081dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80081e0:	e000      	b.n	80081e4 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80081e2:	2302      	movs	r3, #2
  }
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3730      	adds	r7, #48	@ 0x30
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b08c      	sub	sp, #48	@ 0x30
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	60f8      	str	r0, [r7, #12]
 80081f4:	60b9      	str	r1, [r7, #8]
 80081f6:	4613      	mov	r3, r2
 80081f8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008200:	2b20      	cmp	r3, #32
 8008202:	d142      	bne.n	800828a <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d002      	beq.n	8008210 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800820a:	88fb      	ldrh	r3, [r7, #6]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d101      	bne.n	8008214 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8008210:	2301      	movs	r3, #1
 8008212:	e03b      	b.n	800828c <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2201      	movs	r2, #1
 8008218:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	2200      	movs	r2, #0
 800821e:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008220:	88fb      	ldrh	r3, [r7, #6]
 8008222:	461a      	mov	r2, r3
 8008224:	68b9      	ldr	r1, [r7, #8]
 8008226:	68f8      	ldr	r0, [r7, #12]
 8008228:	f7fe fe7e 	bl	8006f28 <UART_Start_Receive_DMA>
 800822c:	4603      	mov	r3, r0
 800822e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008232:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008236:	2b00      	cmp	r3, #0
 8008238:	d124      	bne.n	8008284 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800823e:	2b01      	cmp	r3, #1
 8008240:	d11d      	bne.n	800827e <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	2210      	movs	r2, #16
 8008248:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008250:	69bb      	ldr	r3, [r7, #24]
 8008252:	e853 3f00 	ldrex	r3, [r3]
 8008256:	617b      	str	r3, [r7, #20]
   return(result);
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	f043 0310 	orr.w	r3, r3, #16
 800825e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	461a      	mov	r2, r3
 8008266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008268:	627b      	str	r3, [r7, #36]	@ 0x24
 800826a:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826c:	6a39      	ldr	r1, [r7, #32]
 800826e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008270:	e841 2300 	strex	r3, r2, [r1]
 8008274:	61fb      	str	r3, [r7, #28]
   return(result);
 8008276:	69fb      	ldr	r3, [r7, #28]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d1e6      	bne.n	800824a <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800827c:	e002      	b.n	8008284 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800827e:	2301      	movs	r3, #1
 8008280:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8008284:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008288:	e000      	b.n	800828c <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800828a:	2302      	movs	r3, #2
  }
}
 800828c:	4618      	mov	r0, r3
 800828e:	3730      	adds	r7, #48	@ 0x30
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <HAL_UARTEx_GetRxEventType>:
  *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception process;
  * @param  huart UART handle.
  * @retval Rx Event Type (return vale will be a value of @ref UART_RxEvent_Type_Values)
  */
HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(const UART_HandleTypeDef *huart)
{
 8008294:	b480      	push	{r7}
 8008296:	b083      	sub	sp, #12
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  /* Return Rx Event type value, as stored in UART handle */
  return (huart->RxEventType);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	370c      	adds	r7, #12
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr

080082ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b085      	sub	sp, #20
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d108      	bne.n	80082ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2201      	movs	r2, #1
 80082c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2201      	movs	r2, #1
 80082c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80082cc:	e031      	b.n	8008332 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80082ce:	2308      	movs	r3, #8
 80082d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80082d2:	2308      	movs	r3, #8
 80082d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	0e5b      	lsrs	r3, r3, #25
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	f003 0307 	and.w	r3, r3, #7
 80082e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	689b      	ldr	r3, [r3, #8]
 80082ec:	0f5b      	lsrs	r3, r3, #29
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	f003 0307 	and.w	r3, r3, #7
 80082f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80082f6:	7bbb      	ldrb	r3, [r7, #14]
 80082f8:	7b3a      	ldrb	r2, [r7, #12]
 80082fa:	4911      	ldr	r1, [pc, #68]	@ (8008340 <UARTEx_SetNbDataToProcess+0x94>)
 80082fc:	5c8a      	ldrb	r2, [r1, r2]
 80082fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008302:	7b3a      	ldrb	r2, [r7, #12]
 8008304:	490f      	ldr	r1, [pc, #60]	@ (8008344 <UARTEx_SetNbDataToProcess+0x98>)
 8008306:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008308:	fb93 f3f2 	sdiv	r3, r3, r2
 800830c:	b29a      	uxth	r2, r3
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008314:	7bfb      	ldrb	r3, [r7, #15]
 8008316:	7b7a      	ldrb	r2, [r7, #13]
 8008318:	4909      	ldr	r1, [pc, #36]	@ (8008340 <UARTEx_SetNbDataToProcess+0x94>)
 800831a:	5c8a      	ldrb	r2, [r1, r2]
 800831c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008320:	7b7a      	ldrb	r2, [r7, #13]
 8008322:	4908      	ldr	r1, [pc, #32]	@ (8008344 <UARTEx_SetNbDataToProcess+0x98>)
 8008324:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008326:	fb93 f3f2 	sdiv	r3, r3, r2
 800832a:	b29a      	uxth	r2, r3
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008332:	bf00      	nop
 8008334:	3714      	adds	r7, #20
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	08009908 	.word	0x08009908
 8008344:	08009910 	.word	0x08009910

08008348 <Int2Str>:
  * @param  str: The string
  * @param  intnum: The intger to be converted
  * @retval None
  */
void Int2Str(uint8_t* str, int32_t intnum)
{
 8008348:	b480      	push	{r7}
 800834a:	b087      	sub	sp, #28
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
 8008350:	6039      	str	r1, [r7, #0]
	uint32_t i, Div = 1000000000, j = 0, Status = 0;
 8008352:	4b26      	ldr	r3, [pc, #152]	@ (80083ec <Int2Str+0xa4>)
 8008354:	613b      	str	r3, [r7, #16]
 8008356:	2300      	movs	r3, #0
 8008358:	60fb      	str	r3, [r7, #12]
 800835a:	2300      	movs	r3, #0
 800835c:	60bb      	str	r3, [r7, #8]

	for (i = 0; i < 10; i++)
 800835e:	2300      	movs	r3, #0
 8008360:	617b      	str	r3, [r7, #20]
 8008362:	e038      	b.n	80083d6 <Int2Str+0x8e>
	{
		str[j++] = (intnum / Div) + 48;
 8008364:	683a      	ldr	r2, [r7, #0]
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	fbb2 f3f3 	udiv	r3, r2, r3
 800836c:	b2da      	uxtb	r2, r3
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	1c59      	adds	r1, r3, #1
 8008372:	60f9      	str	r1, [r7, #12]
 8008374:	6879      	ldr	r1, [r7, #4]
 8008376:	440b      	add	r3, r1
 8008378:	3230      	adds	r2, #48	@ 0x30
 800837a:	b2d2      	uxtb	r2, r2
 800837c:	701a      	strb	r2, [r3, #0]

		intnum = intnum % Div;
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	693a      	ldr	r2, [r7, #16]
 8008382:	fbb3 f2f2 	udiv	r2, r3, r2
 8008386:	6939      	ldr	r1, [r7, #16]
 8008388:	fb01 f202 	mul.w	r2, r1, r2
 800838c:	1a9b      	subs	r3, r3, r2
 800838e:	603b      	str	r3, [r7, #0]
		Div /= 10;
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	4a17      	ldr	r2, [pc, #92]	@ (80083f0 <Int2Str+0xa8>)
 8008394:	fba2 2303 	umull	r2, r3, r2, r3
 8008398:	08db      	lsrs	r3, r3, #3
 800839a:	613b      	str	r3, [r7, #16]
		if ((str[j-1] == '0') & (Status == 0))
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	3b01      	subs	r3, #1
 80083a0:	687a      	ldr	r2, [r7, #4]
 80083a2:	4413      	add	r3, r2
 80083a4:	781b      	ldrb	r3, [r3, #0]
 80083a6:	2b30      	cmp	r3, #48	@ 0x30
 80083a8:	bf0c      	ite	eq
 80083aa:	2301      	moveq	r3, #1
 80083ac:	2300      	movne	r3, #0
 80083ae:	b2da      	uxtb	r2, r3
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	bf0c      	ite	eq
 80083b6:	2301      	moveq	r3, #1
 80083b8:	2300      	movne	r3, #0
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	4013      	ands	r3, r2
 80083be:	b2db      	uxtb	r3, r3
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d002      	beq.n	80083ca <Int2Str+0x82>
		{
			j = 0;
 80083c4:	2300      	movs	r3, #0
 80083c6:	60fb      	str	r3, [r7, #12]
 80083c8:	e002      	b.n	80083d0 <Int2Str+0x88>
		}
		else
		{
			Status++;
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	3301      	adds	r3, #1
 80083ce:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 10; i++)
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	3301      	adds	r3, #1
 80083d4:	617b      	str	r3, [r7, #20]
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	2b09      	cmp	r3, #9
 80083da:	d9c3      	bls.n	8008364 <Int2Str+0x1c>
		}
	}
}
 80083dc:	bf00      	nop
 80083de:	bf00      	nop
 80083e0:	371c      	adds	r7, #28
 80083e2:	46bd      	mov	sp, r7
 80083e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e8:	4770      	bx	lr
 80083ea:	bf00      	nop
 80083ec:	3b9aca00 	.word	0x3b9aca00
 80083f0:	cccccccd 	.word	0xcccccccd

080083f4 <Serial_PutString>:
  * @brief  Print a string on the HyperTerminal
  * @param  s: The string to be printed
  * @retval None
  */
void Serial_PutString(uint8_t *s)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b082      	sub	sp, #8
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
	// while (*s != '\0')
	// {
	// 	SerialPutChar(*s);
	// 	s++;
	// }
	HAL_UART_Transmit(&huart1, s, strlen((const char*)s),1000);
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f7f7 ff4b 	bl	8000298 <strlen>
 8008402:	4603      	mov	r3, r0
 8008404:	b29a      	uxth	r2, r3
 8008406:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800840a:	6879      	ldr	r1, [r7, #4]
 800840c:	4803      	ldr	r0, [pc, #12]	@ (800841c <Serial_PutString+0x28>)
 800840e:	f7fd fb4b 	bl	8005aa8 <HAL_UART_Transmit>
#endif
}
 8008412:	bf00      	nop
 8008414:	3708      	adds	r7, #8
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}
 800841a:	bf00      	nop
 800841c:	2000004c 	.word	0x2000004c

08008420 <FLASH_PagesMask>:
  * @brief  Calculate the number of pages
  * @param  Size: The image size
  * @retval The number of pages
  */
uint32_t FLASH_PagesMask(__IO uint32_t Size)
{
 8008420:	b480      	push	{r7}
 8008422:	b085      	sub	sp, #20
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
	uint32_t pagenumber = 0x0;
 8008428:	2300      	movs	r3, #0
 800842a:	60fb      	str	r3, [r7, #12]
	uint32_t size = Size;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	60bb      	str	r3, [r7, #8]

	if ((size % PAGE_SIZE) != 0)
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008436:	2b00      	cmp	r3, #0
 8008438:	d004      	beq.n	8008444 <FLASH_PagesMask+0x24>
	{
		pagenumber = (size / PAGE_SIZE) + 1;
 800843a:	68bb      	ldr	r3, [r7, #8]
 800843c:	0b5b      	lsrs	r3, r3, #13
 800843e:	3301      	adds	r3, #1
 8008440:	60fb      	str	r3, [r7, #12]
 8008442:	e002      	b.n	800844a <FLASH_PagesMask+0x2a>
	}
	else
	{
		pagenumber = size / PAGE_SIZE;
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	0b5b      	lsrs	r3, r3, #13
 8008448:	60fb      	str	r3, [r7, #12]
	}
	return pagenumber;
 800844a:	68fb      	ldr	r3, [r7, #12]
}
 800844c:	4618      	mov	r0, r3
 800844e:	3714      	adds	r7, #20
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <EraseSomePages>:

uint8_t EraseSomePages(__IO uint32_t size, uint8_t outPutCont)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b08e      	sub	sp, #56	@ 0x38
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	460b      	mov	r3, r1
 8008462:	70fb      	strb	r3, [r7, #3]
	   uint32_t EraseCounter = 0x0;
 8008464:	2300      	movs	r3, #0
 8008466:	637b      	str	r3, [r7, #52]	@ 0x34
	    uint8_t erase_cont[3] = {0};
 8008468:	f107 031c 	add.w	r3, r7, #28
 800846c:	2100      	movs	r1, #0
 800846e:	460a      	mov	r2, r1
 8008470:	801a      	strh	r2, [r3, #0]
 8008472:	460a      	mov	r2, r1
 8008474:	709a      	strb	r2, [r3, #2]
	    HAL_StatusTypeDef status = HAL_OK;
 8008476:	2300      	movs	r3, #0
 8008478:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    FLASH_EraseInitTypeDef EraseInitStruct;
	    uint32_t SectorError = 0;
 800847c:	2300      	movs	r3, #0
 800847e:	60bb      	str	r3, [r7, #8]

	    // 计算全局起始扇区和总扇区数
	    uint32_t global_start_sector = (ApplicationAddress - FLASH_BASE) / PAGE_SIZE;  // = 6
 8008480:	2306      	movs	r3, #6
 8008482:	62bb      	str	r3, [r7, #40]	@ 0x28
	    uint32_t total_sectors = FLASH_PagesMask(size);  // 例如 = 4
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	4618      	mov	r0, r3
 8008488:	f7ff ffca 	bl	8008420 <FLASH_PagesMask>
 800848c:	62f8      	str	r0, [r7, #44]	@ 0x2c

	    uint32_t sectors_per_bank = 8;  // 每个 Bank 8 个扇区
 800848e:	2308      	movs	r3, #8
 8008490:	627b      	str	r3, [r7, #36]	@ 0x24

	    HAL_FLASH_Unlock();
 8008492:	f7f9 fe8d 	bl	80021b0 <HAL_FLASH_Unlock>
	    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8008496:	2304      	movs	r3, #4
 8008498:	60fb      	str	r3, [r7, #12]

	    // Bank 1 擦除（如果起始在 Bank 1）
	    if (global_start_sector < sectors_per_bank) {
 800849a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800849c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800849e:	429a      	cmp	r2, r3
 80084a0:	d220      	bcs.n	80084e4 <EraseSomePages+0x8c>
	        // 计算 Bank 1 能擦除的扇区数
	        uint32_t bank1_sectors = (global_start_sector + total_sectors <= sectors_per_bank)
 80084a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80084a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084a6:	4413      	add	r3, r2
	                                 ? total_sectors
	                                 : (sectors_per_bank - global_start_sector);
 80084a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d203      	bcs.n	80084b6 <EraseSomePages+0x5e>
 80084ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084b2:	1ad3      	subs	r3, r2, r3
 80084b4:	e000      	b.n	80084b8 <EraseSomePages+0x60>
 80084b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	        uint32_t bank1_sectors = (global_start_sector + total_sectors <= sectors_per_bank)
 80084b8:	623b      	str	r3, [r7, #32]

	        EraseInitStruct.Banks = FLASH_BANK_1;
 80084ba:	2301      	movs	r3, #1
 80084bc:	613b      	str	r3, [r7, #16]
	        EraseInitStruct.Sector = global_start_sector;  // Bank 1 的扇区 6
 80084be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084c0:	617b      	str	r3, [r7, #20]
	        EraseInitStruct.NbSectors = bank1_sectors;
 80084c2:	6a3b      	ldr	r3, [r7, #32]
 80084c4:	61bb      	str	r3, [r7, #24]
	        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 80084c6:	f107 0208 	add.w	r2, r7, #8
 80084ca:	f107 030c 	add.w	r3, r7, #12
 80084ce:	4611      	mov	r1, r2
 80084d0:	4618      	mov	r0, r3
 80084d2:	f7f9 ff53 	bl	800237c <HAL_FLASHEx_Erase>
 80084d6:	4603      	mov	r3, r0
 80084d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	        total_sectors -= bank1_sectors;
 80084dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084de:	6a3b      	ldr	r3, [r7, #32]
 80084e0:	1ad3      	subs	r3, r2, r3
 80084e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    }

	    // Bank 2 擦除（如果还有剩余扇区）
	    if (total_sectors > 0 && status == HAL_OK) {
 80084e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d014      	beq.n	8008514 <EraseSomePages+0xbc>
 80084ea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d110      	bne.n	8008514 <EraseSomePages+0xbc>
	        EraseInitStruct.Banks = FLASH_BANK_2;
 80084f2:	2302      	movs	r3, #2
 80084f4:	613b      	str	r3, [r7, #16]
	        EraseInitStruct.Sector = 0;  // Bank 2 从扇区 0 开始
 80084f6:	2300      	movs	r3, #0
 80084f8:	617b      	str	r3, [r7, #20]
	        EraseInitStruct.NbSectors = total_sectors;
 80084fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084fc:	61bb      	str	r3, [r7, #24]
	        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 80084fe:	f107 0208 	add.w	r2, r7, #8
 8008502:	f107 030c 	add.w	r3, r7, #12
 8008506:	4611      	mov	r1, r2
 8008508:	4618      	mov	r0, r3
 800850a:	f7f9 ff37 	bl	800237c <HAL_FLASHEx_Erase>
 800850e:	4603      	mov	r3, r0
 8008510:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	    }

	if(status == HAL_OK)
 8008514:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008518:	2b00      	cmp	r3, #0
 800851a:	d11d      	bne.n	8008558 <EraseSomePages+0x100>
	{
		for (EraseCounter = 0; EraseCounter < total_sectors; EraseCounter++)
 800851c:	2300      	movs	r3, #0
 800851e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008520:	e016      	b.n	8008550 <EraseSomePages+0xf8>
		{
			if(outPutCont == 1)
 8008522:	78fb      	ldrb	r3, [r7, #3]
 8008524:	2b01      	cmp	r3, #1
 8008526:	d110      	bne.n	800854a <EraseSomePages+0xf2>
			{
				Int2Str(erase_cont, EraseCounter + 1);
 8008528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800852a:	3301      	adds	r3, #1
 800852c:	461a      	mov	r2, r3
 800852e:	f107 031c 	add.w	r3, r7, #28
 8008532:	4611      	mov	r1, r2
 8008534:	4618      	mov	r0, r3
 8008536:	f7ff ff07 	bl	8008348 <Int2Str>
				SerialPutString(erase_cont);
 800853a:	f107 031c 	add.w	r3, r7, #28
 800853e:	4618      	mov	r0, r3
 8008540:	f7ff ff58 	bl	80083f4 <Serial_PutString>
				SerialPutString("@");
 8008544:	480b      	ldr	r0, [pc, #44]	@ (8008574 <EraseSomePages+0x11c>)
 8008546:	f7ff ff55 	bl	80083f4 <Serial_PutString>
		for (EraseCounter = 0; EraseCounter < total_sectors; EraseCounter++)
 800854a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800854c:	3301      	adds	r3, #1
 800854e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008550:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008554:	429a      	cmp	r2, r3
 8008556:	d3e4      	bcc.n	8008522 <EraseSomePages+0xca>
			}
		}
	}

	HAL_FLASH_Lock();
 8008558:	f7f9 fe50 	bl	80021fc <HAL_FLASH_Lock>

	if(status != HAL_OK)
 800855c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008560:	2b00      	cmp	r3, #0
 8008562:	d001      	beq.n	8008568 <EraseSomePages+0x110>
	{
		return 0;
 8008564:	2300      	movs	r3, #0
 8008566:	e000      	b.n	800856a <EraseSomePages+0x112>
	}
	return 1;
 8008568:	2301      	movs	r3, #1
}
 800856a:	4618      	mov	r0, r3
 800856c:	3738      	adds	r7, #56	@ 0x38
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}
 8008572:	bf00      	nop
 8008574:	08009638 	.word	0x08009638

08008578 <IAP_UART_Init>:
}


/************************************************************************/
void IAP_UART_Init(void)
{
 8008578:	b480      	push	{r7}
 800857a:	af00      	add	r7, sp, #0
    // USART initialization is handled by MX_USART1_UART_Init() in main.c
}
 800857c:	bf00      	nop
 800857e:	46bd      	mov	sp, r7
 8008580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008584:	4770      	bx	lr

08008586 <IAP_Init>:

void IAP_Init(void)
{
 8008586:	b580      	push	{r7, lr}
 8008588:	af00      	add	r7, sp, #0
    IAP_UART_Init();
 800858a:	f7ff fff5 	bl	8008578 <IAP_UART_Init>
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
#endif
}
 800858e:	bf00      	nop
 8008590:	bd80      	pop	{r7, pc}
	...

08008594 <IAP_RunApp>:
/************************************************************************/
extern UART_HandleTypeDef huart1;
int8_t IAP_RunApp(void)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b084      	sub	sp, #16
 8008598:	af00      	add	r7, sp, #0
		// 读取应用程序的初始栈指针
	uint32_t sp = (*(__IO uint32_t*)ApplicationAddress);
 800859a:	4b2b      	ldr	r3, [pc, #172]	@ (8008648 <IAP_RunApp+0xb4>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	60bb      	str	r3, [r7, #8]
	
	// 验证栈指针是否有效 (STM32H503 SRAM: 0x20000000-0x20008000, 32KB)
	// 栈指针应该在 SRAM 起始地址和结束地址之间（含结束地址）
	if (sp >= 0x20000000 && sp <= 0x20008000)
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085a6:	d345      	bcc.n	8008634 <IAP_RunApp+0xa0>
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	4a28      	ldr	r2, [pc, #160]	@ (800864c <IAP_RunApp+0xb8>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d841      	bhi.n	8008634 <IAP_RunApp+0xa0>
	{   
		SerialPutString("\r\n Run to app.\r\n");
 80085b0:	4827      	ldr	r0, [pc, #156]	@ (8008650 <IAP_RunApp+0xbc>)
 80085b2:	f7ff ff1f 	bl	80083f4 <Serial_PutString>
  __ASM volatile ("cpsid i" : : : "memory");
 80085b6:	b672      	cpsid	i
}
 80085b8:	bf00      	nop
		
		// 1. 关闭全局中断
		__disable_irq();
		
		// 2. 去初始化外设
		HAL_UART_MspDeInit(&huart1);
 80085ba:	4826      	ldr	r0, [pc, #152]	@ (8008654 <IAP_RunApp+0xc0>)
 80085bc:	f7f8 fbaa 	bl	8000d14 <HAL_UART_MspDeInit>
		HAL_DeInit();
 80085c0:	f7f8 fc6e 	bl	8000ea0 <HAL_DeInit>
		
		// 3. 关闭 SysTick
		SysTick->CTRL = 0;
 80085c4:	4b24      	ldr	r3, [pc, #144]	@ (8008658 <IAP_RunApp+0xc4>)
 80085c6:	2200      	movs	r2, #0
 80085c8:	601a      	str	r2, [r3, #0]
		SysTick->LOAD = 0;
 80085ca:	4b23      	ldr	r3, [pc, #140]	@ (8008658 <IAP_RunApp+0xc4>)
 80085cc:	2200      	movs	r2, #0
 80085ce:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
 80085d0:	4b21      	ldr	r3, [pc, #132]	@ (8008658 <IAP_RunApp+0xc4>)
 80085d2:	2200      	movs	r2, #0
 80085d4:	609a      	str	r2, [r3, #8]
		
		// 4. 清除所有挂起的中断
		for (uint8_t i = 0; i < 8; i++)
 80085d6:	2300      	movs	r3, #0
 80085d8:	73fb      	strb	r3, [r7, #15]
 80085da:	e010      	b.n	80085fe <IAP_RunApp+0x6a>
		{
			NVIC->ICER[i] = 0xFFFFFFFF;
 80085dc:	4a1f      	ldr	r2, [pc, #124]	@ (800865c <IAP_RunApp+0xc8>)
 80085de:	7bfb      	ldrb	r3, [r7, #15]
 80085e0:	3320      	adds	r3, #32
 80085e2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80085e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			NVIC->ICPR[i] = 0xFFFFFFFF;
 80085ea:	4a1c      	ldr	r2, [pc, #112]	@ (800865c <IAP_RunApp+0xc8>)
 80085ec:	7bfb      	ldrb	r3, [r7, #15]
 80085ee:	3360      	adds	r3, #96	@ 0x60
 80085f0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80085f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (uint8_t i = 0; i < 8; i++)
 80085f8:	7bfb      	ldrb	r3, [r7, #15]
 80085fa:	3301      	adds	r3, #1
 80085fc:	73fb      	strb	r3, [r7, #15]
 80085fe:	7bfb      	ldrb	r3, [r7, #15]
 8008600:	2b07      	cmp	r3, #7
 8008602:	d9eb      	bls.n	80085dc <IAP_RunApp+0x48>
		}
		
		// 5. 设置向量表偏移到应用程序地址
		SCB->VTOR = ApplicationAddress;
 8008604:	4b16      	ldr	r3, [pc, #88]	@ (8008660 <IAP_RunApp+0xcc>)
 8008606:	4a10      	ldr	r2, [pc, #64]	@ (8008648 <IAP_RunApp+0xb4>)
 8008608:	609a      	str	r2, [r3, #8]
		SCB_CleanInvalidateDCache();
		SCB_DisableDCache();
		#endif
		
		// 7. 设置主栈指针
		__set_MSP(*(__IO uint32_t*) ApplicationAddress);
 800860a:	4b0f      	ldr	r3, [pc, #60]	@ (8008648 <IAP_RunApp+0xb4>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f383 8808 	msr	MSP, r3
}
 8008616:	bf00      	nop
		
		// 8. 获取复位向量地址并跳转
		JumpAddress = *(__IO uint32_t*) (ApplicationAddress + 4);
 8008618:	4b12      	ldr	r3, [pc, #72]	@ (8008664 <IAP_RunApp+0xd0>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a12      	ldr	r2, [pc, #72]	@ (8008668 <IAP_RunApp+0xd4>)
 800861e:	6013      	str	r3, [r2, #0]
		Jump_To_Application = (pFunction) JumpAddress;
 8008620:	4b11      	ldr	r3, [pc, #68]	@ (8008668 <IAP_RunApp+0xd4>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	461a      	mov	r2, r3
 8008626:	4b11      	ldr	r3, [pc, #68]	@ (800866c <IAP_RunApp+0xd8>)
 8008628:	601a      	str	r2, [r3, #0]
		
		// 9. 跳转到应用程序
		Jump_To_Application();
 800862a:	4b10      	ldr	r3, [pc, #64]	@ (800866c <IAP_RunApp+0xd8>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4798      	blx	r3
		
		return 0;
 8008630:	2300      	movs	r3, #0
 8008632:	e004      	b.n	800863e <IAP_RunApp+0xaa>
	}
	else
	{
		SerialPutString("\r\n Run to app error.\r\n");
 8008634:	480e      	ldr	r0, [pc, #56]	@ (8008670 <IAP_RunApp+0xdc>)
 8008636:	f7ff fedd 	bl	80083f4 <Serial_PutString>
		return -1;
 800863a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 800863e:	4618      	mov	r0, r3
 8008640:	3710      	adds	r7, #16
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
 8008646:	bf00      	nop
 8008648:	0800c000 	.word	0x0800c000
 800864c:	20008000 	.word	0x20008000
 8008650:	08009680 	.word	0x08009680
 8008654:	2000004c 	.word	0x2000004c
 8008658:	e000e010 	.word	0xe000e010
 800865c:	e000e100 	.word	0xe000e100
 8008660:	e000ed00 	.word	0xe000ed00
 8008664:	0800c004 	.word	0x0800c004
 8008668:	200001e0 	.word	0x200001e0
 800866c:	200001dc 	.word	0x200001dc
 8008670:	08009694 	.word	0x08009694

08008674 <IAP_Update>:
// 基于协议的固件更新（新版本）
extern uint8_t UART1_in_update_mode;  // 声明外部变量
extern uint8_t UART1_Complete_flag;
extern uint16_t rx_len;
int8_t IAP_Update(void)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b088      	sub	sp, #32
 8008678:	af00      	add	r7, sp, #0
    uint32_t start_time;
    HAL_StatusTypeDef status;
    uint8_t consecutive_idle = 0;  // 连续空闲次数
 800867a:	2300      	movs	r3, #0
 800867c:	77fb      	strb	r3, [r7, #31]
    
    // 设置标志：进入 Update 模式
    UART1_in_update_mode = 1;
 800867e:	4b74      	ldr	r3, [pc, #464]	@ (8008850 <IAP_Update+0x1dc>)
 8008680:	2201      	movs	r2, #1
 8008682:	701a      	strb	r2, [r3, #0]
    
    // 1. 初始化协议层
    Protocol_IAP_Init();
 8008684:	f000 f9fe 	bl	8008a84 <Protocol_IAP_Init>
    
    // 2. 擦除Flash
    SerialPutString("\r\n=== IAP Update Mode ===\r\n");
 8008688:	4872      	ldr	r0, [pc, #456]	@ (8008854 <IAP_Update+0x1e0>)
 800868a:	f7ff feb3 	bl	80083f4 <Serial_PutString>
    SerialPutString("Erasing flash...\r\n");
 800868e:	4872      	ldr	r0, [pc, #456]	@ (8008858 <IAP_Update+0x1e4>)
 8008690:	f7ff feb0 	bl	80083f4 <Serial_PutString>
    if (!EraseSomePages(FLASH_IMAGE_SIZE, 1))
 8008694:	2101      	movs	r1, #1
 8008696:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800869a:	f7ff fedd 	bl	8008458 <EraseSomePages>
 800869e:	4603      	mov	r3, r0
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d108      	bne.n	80086b6 <IAP_Update+0x42>
    {
        SerialPutString("Erase failed!\r\n");
 80086a4:	486d      	ldr	r0, [pc, #436]	@ (800885c <IAP_Update+0x1e8>)
 80086a6:	f7ff fea5 	bl	80083f4 <Serial_PutString>
        UART1_in_update_mode = 0;
 80086aa:	4b69      	ldr	r3, [pc, #420]	@ (8008850 <IAP_Update+0x1dc>)
 80086ac:	2200      	movs	r2, #0
 80086ae:	701a      	strb	r2, [r3, #0]
        return -1;
 80086b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80086b4:	e0c8      	b.n	8008848 <IAP_Update+0x1d4>
    }
    
    start_time = HAL_GetTick();
 80086b6:	f7f8 fcc1 	bl	800103c <HAL_GetTick>
 80086ba:	61b8      	str	r0, [r7, #24]
    
    // ✅ 关键改动1：在循环外启动第一次DMA接收
    status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 80086bc:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 80086c0:	4967      	ldr	r1, [pc, #412]	@ (8008860 <IAP_Update+0x1ec>)
 80086c2:	4868      	ldr	r0, [pc, #416]	@ (8008864 <IAP_Update+0x1f0>)
 80086c4:	f7ff fd92 	bl	80081ec <HAL_UARTEx_ReceiveToIdle_DMA>
 80086c8:	4603      	mov	r3, r0
 80086ca:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 80086cc:	7dfb      	ldrb	r3, [r7, #23]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d008      	beq.n	80086e4 <IAP_Update+0x70>
        SerialPutString("DMA start failed!\r\n");
 80086d2:	4865      	ldr	r0, [pc, #404]	@ (8008868 <IAP_Update+0x1f4>)
 80086d4:	f7ff fe8e 	bl	80083f4 <Serial_PutString>
        UART1_in_update_mode = 0;
 80086d8:	4b5d      	ldr	r3, [pc, #372]	@ (8008850 <IAP_Update+0x1dc>)
 80086da:	2200      	movs	r2, #0
 80086dc:	701a      	strb	r2, [r3, #0]
        return -1;
 80086de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80086e2:	e0b1      	b.n	8008848 <IAP_Update+0x1d4>
    }
    huart1.hdmarx->XferHalfCpltCallback = NULL;
 80086e4:	4b5f      	ldr	r3, [pc, #380]	@ (8008864 <IAP_Update+0x1f0>)
 80086e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086ea:	2200      	movs	r2, #0
 80086ec:	665a      	str	r2, [r3, #100]	@ 0x64
    SerialPutString("DMA started, waiting for data...\r\n");
 80086ee:	485f      	ldr	r0, [pc, #380]	@ (800886c <IAP_Update+0x1f8>)
 80086f0:	f7ff fe80 	bl	80083f4 <Serial_PutString>

    // ✅ 关键改动2：主循环只等待和处理数据
    while (1)
    {
        // 检查总超时 (30秒)
        if ((HAL_GetTick() - start_time) > 30000)
 80086f4:	f7f8 fca2 	bl	800103c <HAL_GetTick>
 80086f8:	4602      	mov	r2, r0
 80086fa:	69bb      	ldr	r3, [r7, #24]
 80086fc:	1ad3      	subs	r3, r2, r3
 80086fe:	f247 5230 	movw	r2, #30000	@ 0x7530
 8008702:	4293      	cmp	r3, r2
 8008704:	d908      	bls.n	8008718 <IAP_Update+0xa4>
        {
            SerialPutString("\r\n=== Update Timeout (30s)! ===\r\n");
 8008706:	485a      	ldr	r0, [pc, #360]	@ (8008870 <IAP_Update+0x1fc>)
 8008708:	f7ff fe74 	bl	80083f4 <Serial_PutString>
            UART1_in_update_mode = 0;
 800870c:	4b50      	ldr	r3, [pc, #320]	@ (8008850 <IAP_Update+0x1dc>)
 800870e:	2200      	movs	r2, #0
 8008710:	701a      	strb	r2, [r3, #0]
            return -2;
 8008712:	f06f 0301 	mvn.w	r3, #1
 8008716:	e097      	b.n	8008848 <IAP_Update+0x1d4>
        }
        
        // ✅ 关键改动3：只判断标志，不判断status
        if(UART1_Complete_flag)
 8008718:	4b56      	ldr	r3, [pc, #344]	@ (8008874 <IAP_Update+0x200>)
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	f000 808f 	beq.w	8008840 <IAP_Update+0x1cc>
        {
            UART1_Complete_flag = 0;
 8008722:	4b54      	ldr	r3, [pc, #336]	@ (8008874 <IAP_Update+0x200>)
 8008724:	2200      	movs	r2, #0
 8008726:	701a      	strb	r2, [r3, #0]
            
            // ✅ 在主循环中读取 DMA 计数器，此时 DMA 已完全稳定
            uint16_t remaining = (uint16_t)__HAL_DMA_GET_COUNTER(huart1.hdmarx);
 8008728:	4b4e      	ldr	r3, [pc, #312]	@ (8008864 <IAP_Update+0x1f0>)
 800872a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008732:	82bb      	strh	r3, [r7, #20]
            rx_len = sizeof(rx_buffer) - remaining;  // 实际接收的准确字节数
 8008734:	8abb      	ldrh	r3, [r7, #20]
 8008736:	f5c3 5320 	rsb	r3, r3, #10240	@ 0x2800
 800873a:	b29a      	uxth	r2, r3
 800873c:	4b4e      	ldr	r3, [pc, #312]	@ (8008878 <IAP_Update+0x204>)
 800873e:	801a      	strh	r2, [r3, #0]
            
            // ✅ 关键改动4：根据rx_len判断数据状态
            if (rx_len > 1)
 8008740:	4b4d      	ldr	r3, [pc, #308]	@ (8008878 <IAP_Update+0x204>)
 8008742:	881b      	ldrh	r3, [r3, #0]
 8008744:	2b01      	cmp	r3, #1
 8008746:	d921      	bls.n	800878c <IAP_Update+0x118>
            {
                
                // 处理数据
                Protocol_Receive(rx_buffer, rx_len);
 8008748:	4b4b      	ldr	r3, [pc, #300]	@ (8008878 <IAP_Update+0x204>)
 800874a:	881b      	ldrh	r3, [r3, #0]
 800874c:	4619      	mov	r1, r3
 800874e:	4844      	ldr	r0, [pc, #272]	@ (8008860 <IAP_Update+0x1ec>)
 8008750:	f000 fb8a 	bl	8008e68 <Protocol_Receive>
                memset(rx_buffer, 0, MAX_FRAME_SIZE);
 8008754:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8008758:	2100      	movs	r1, #0
 800875a:	4841      	ldr	r0, [pc, #260]	@ (8008860 <IAP_Update+0x1ec>)
 800875c:	f000 ff04 	bl	8009568 <memset>
                
                // 重置空闲计数（收到数据说明传输还在进行）
                consecutive_idle = 0;
 8008760:	2300      	movs	r3, #0
 8008762:	77fb      	strb	r3, [r7, #31]

                // ✅ 关键改动5：处理完后重新启动DMA
                // ✅ 这里最安全！
                HAL_UART_AbortReceive(&huart1);  // 完全停止并重置 DMA
 8008764:	483f      	ldr	r0, [pc, #252]	@ (8008864 <IAP_Update+0x1f0>)
 8008766:	f7fd fb16 	bl	8005d96 <HAL_UART_AbortReceive>
                status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 800876a:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 800876e:	493c      	ldr	r1, [pc, #240]	@ (8008860 <IAP_Update+0x1ec>)
 8008770:	483c      	ldr	r0, [pc, #240]	@ (8008864 <IAP_Update+0x1f0>)
 8008772:	f7ff fd3b 	bl	80081ec <HAL_UARTEx_ReceiveToIdle_DMA>
 8008776:	4603      	mov	r3, r0
 8008778:	75fb      	strb	r3, [r7, #23]
                if (status == HAL_OK) {
 800877a:	7dfb      	ldrb	r3, [r7, #23]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d15f      	bne.n	8008840 <IAP_Update+0x1cc>
                    huart1.hdmarx->XferHalfCpltCallback = NULL;
 8008780:	4b38      	ldr	r3, [pc, #224]	@ (8008864 <IAP_Update+0x1f0>)
 8008782:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008786:	2200      	movs	r2, #0
 8008788:	665a      	str	r2, [r3, #100]	@ 0x64
 800878a:	e059      	b.n	8008840 <IAP_Update+0x1cc>
                }
            }
            else if(rx_len == 1 && rx_buffer[0] == 0xFF)
 800878c:	4b3a      	ldr	r3, [pc, #232]	@ (8008878 <IAP_Update+0x204>)
 800878e:	881b      	ldrh	r3, [r3, #0]
 8008790:	2b01      	cmp	r3, #1
 8008792:	d155      	bne.n	8008840 <IAP_Update+0x1cc>
 8008794:	4b32      	ldr	r3, [pc, #200]	@ (8008860 <IAP_Update+0x1ec>)
 8008796:	781b      	ldrb	r3, [r3, #0]
 8008798:	2bff      	cmp	r3, #255	@ 0xff
 800879a:	d151      	bne.n	8008840 <IAP_Update+0x1cc>
            {
                // ✅ 关键改动6：这才是真正的"传输结束"判断逻辑
                consecutive_idle++;
 800879c:	7ffb      	ldrb	r3, [r7, #31]
 800879e:	3301      	adds	r3, #1
 80087a0:	77fb      	strb	r3, [r7, #31]

                SerialPutString("\r\n[IDLE] Bus idle detected (");
 80087a2:	4836      	ldr	r0, [pc, #216]	@ (800887c <IAP_Update+0x208>)
 80087a4:	f7ff fe26 	bl	80083f4 <Serial_PutString>
                uint8_t count_str[4];
                Int2Str(count_str, consecutive_idle);
 80087a8:	7ffa      	ldrb	r2, [r7, #31]
 80087aa:	f107 030c 	add.w	r3, r7, #12
 80087ae:	4611      	mov	r1, r2
 80087b0:	4618      	mov	r0, r3
 80087b2:	f7ff fdc9 	bl	8008348 <Int2Str>
                SerialPutString(count_str);
 80087b6:	f107 030c 	add.w	r3, r7, #12
 80087ba:	4618      	mov	r0, r3
 80087bc:	f7ff fe1a 	bl	80083f4 <Serial_PutString>
                SerialPutString("/2)\r\n");
 80087c0:	482f      	ldr	r0, [pc, #188]	@ (8008880 <IAP_Update+0x20c>)
 80087c2:	f7ff fe17 	bl	80083f4 <Serial_PutString>

                // 连续2次IDLE且无数据，认为传输完成
                if (consecutive_idle >= 1)
 80087c6:	7ffb      	ldrb	r3, [r7, #31]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d026      	beq.n	800881a <IAP_Update+0x1a6>
                {
                    uint32_t total_received = Protocol_IAP_GetProgress();
 80087cc:	f000 f9b2 	bl	8008b34 <Protocol_IAP_GetProgress>
 80087d0:	6138      	str	r0, [r7, #16]

                    if (total_received > 0)
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d017      	beq.n	8008808 <IAP_Update+0x194>
                    {
                        // ✅ 传输成功完成
                        SerialPutString("\r\n=== Update Successful! ===\r\n");
 80087d8:	482a      	ldr	r0, [pc, #168]	@ (8008884 <IAP_Update+0x210>)
 80087da:	f7ff fe0b 	bl	80083f4 <Serial_PutString>
                        uint8_t size_str[12];
                        Int2Str(size_str, total_received);
 80087de:	693a      	ldr	r2, [r7, #16]
 80087e0:	463b      	mov	r3, r7
 80087e2:	4611      	mov	r1, r2
 80087e4:	4618      	mov	r0, r3
 80087e6:	f7ff fdaf 	bl	8008348 <Int2Str>
                        SerialPutString("Total received: ");
 80087ea:	4827      	ldr	r0, [pc, #156]	@ (8008888 <IAP_Update+0x214>)
 80087ec:	f7ff fe02 	bl	80083f4 <Serial_PutString>
                        SerialPutString(size_str);
 80087f0:	463b      	mov	r3, r7
 80087f2:	4618      	mov	r0, r3
 80087f4:	f7ff fdfe 	bl	80083f4 <Serial_PutString>
                        SerialPutString(" bytes\r\n");
 80087f8:	4824      	ldr	r0, [pc, #144]	@ (800888c <IAP_Update+0x218>)
 80087fa:	f7ff fdfb 	bl	80083f4 <Serial_PutString>
                        UART1_in_update_mode = 0;
 80087fe:	4b14      	ldr	r3, [pc, #80]	@ (8008850 <IAP_Update+0x1dc>)
 8008800:	2200      	movs	r2, #0
 8008802:	701a      	strb	r2, [r3, #0]
                        return 0;
 8008804:	2300      	movs	r3, #0
 8008806:	e01f      	b.n	8008848 <IAP_Update+0x1d4>
                    }
                    else
                    {
                        // 没有收到任何数据就结束了
                        SerialPutString("\r\n=== No data received ===\r\n");
 8008808:	4821      	ldr	r0, [pc, #132]	@ (8008890 <IAP_Update+0x21c>)
 800880a:	f7ff fdf3 	bl	80083f4 <Serial_PutString>
                        UART1_in_update_mode = 0;
 800880e:	4b10      	ldr	r3, [pc, #64]	@ (8008850 <IAP_Update+0x1dc>)
 8008810:	2200      	movs	r2, #0
 8008812:	701a      	strb	r2, [r3, #0]
                        return -3;
 8008814:	f06f 0302 	mvn.w	r3, #2
 8008818:	e016      	b.n	8008848 <IAP_Update+0x1d4>
                    }
                }
                else
                {
                    // 第一次空闲，可能是包间隔，继续等待
                    SerialPutString("Waiting for more data...\r\n");
 800881a:	481e      	ldr	r0, [pc, #120]	@ (8008894 <IAP_Update+0x220>)
 800881c:	f7ff fdea 	bl	80083f4 <Serial_PutString>

                    // 重新启动DMA
                    status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 8008820:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8008824:	490e      	ldr	r1, [pc, #56]	@ (8008860 <IAP_Update+0x1ec>)
 8008826:	480f      	ldr	r0, [pc, #60]	@ (8008864 <IAP_Update+0x1f0>)
 8008828:	f7ff fce0 	bl	80081ec <HAL_UARTEx_ReceiveToIdle_DMA>
 800882c:	4603      	mov	r3, r0
 800882e:	75fb      	strb	r3, [r7, #23]
                    if (status == HAL_OK) {
 8008830:	7dfb      	ldrb	r3, [r7, #23]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d104      	bne.n	8008840 <IAP_Update+0x1cc>
                        huart1.hdmarx->XferHalfCpltCallback = NULL;
 8008836:	4b0b      	ldr	r3, [pc, #44]	@ (8008864 <IAP_Update+0x1f0>)
 8008838:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800883c:	2200      	movs	r2, #0
 800883e:	665a      	str	r2, [r3, #100]	@ 0x64
                }
            }
        }
        
        // 适当延时，避免CPU占用过高
        HAL_Delay(1);
 8008840:	2001      	movs	r0, #1
 8008842:	f7f8 fc07 	bl	8001054 <HAL_Delay>
        if ((HAL_GetTick() - start_time) > 30000)
 8008846:	e755      	b.n	80086f4 <IAP_Update+0x80>
    }
}
 8008848:	4618      	mov	r0, r3
 800884a:	3720      	adds	r7, #32
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}
 8008850:	200001d1 	.word	0x200001d1
 8008854:	08009750 	.word	0x08009750
 8008858:	0800976c 	.word	0x0800976c
 800885c:	08009780 	.word	0x08009780
 8008860:	20002a78 	.word	0x20002a78
 8008864:	2000004c 	.word	0x2000004c
 8008868:	08009790 	.word	0x08009790
 800886c:	080097a4 	.word	0x080097a4
 8008870:	080097c8 	.word	0x080097c8
 8008874:	200001d2 	.word	0x200001d2
 8008878:	200001d4 	.word	0x200001d4
 800887c:	080097ec 	.word	0x080097ec
 8008880:	0800980c 	.word	0x0800980c
 8008884:	08009814 	.word	0x08009814
 8008888:	08009834 	.word	0x08009834
 800888c:	08009848 	.word	0x08009848
 8008890:	08009854 	.word	0x08009854
 8008894:	08009874 	.word	0x08009874

08008898 <crc32_calc>:
		0xB3667A2E, 0xC4614AB8,  0x5D681B02, 0x2A6F2B94,   0xB40BBE37, 0xC30C8EA1,  0x5A05DF1B, 0x2D02EF8D
};
// 计算缓冲区的CRC32值（多项式0x04C11DB7，标准CRC32）
// 参数：data-数据缓冲区，len-数据长度，init_crc-初始值（通常传0xFFFFFFFF）
// 返回：最终CRC32值（如需标准输出，需异或0xFFFFFFFF）
uint32_t crc32_calc(const uint8_t *data, uint32_t len, uint32_t init_crc) {
 8008898:	b480      	push	{r7}
 800889a:	b087      	sub	sp, #28
 800889c:	af00      	add	r7, sp, #0
 800889e:	60f8      	str	r0, [r7, #12]
 80088a0:	60b9      	str	r1, [r7, #8]
 80088a2:	607a      	str	r2, [r7, #4]
    uint32_t crc = init_crc;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	617b      	str	r3, [r7, #20]
    while (len--) {
 80088a8:	e00d      	b.n	80088c6 <crc32_calc+0x2e>
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	0a1a      	lsrs	r2, r3, #8
 80088ae:	697b      	ldr	r3, [r7, #20]
 80088b0:	b2d9      	uxtb	r1, r3
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	1c58      	adds	r0, r3, #1
 80088b6:	60f8      	str	r0, [r7, #12]
 80088b8:	781b      	ldrb	r3, [r3, #0]
 80088ba:	404b      	eors	r3, r1
 80088bc:	4908      	ldr	r1, [pc, #32]	@ (80088e0 <crc32_calc+0x48>)
 80088be:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80088c2:	4053      	eors	r3, r2
 80088c4:	617b      	str	r3, [r7, #20]
    while (len--) {
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	1e5a      	subs	r2, r3, #1
 80088ca:	60ba      	str	r2, [r7, #8]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d1ec      	bne.n	80088aa <crc32_calc+0x12>
    }
    return crc;
 80088d0:	697b      	ldr	r3, [r7, #20]
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	371c      	adds	r7, #28
 80088d6:	46bd      	mov	sp, r7
 80088d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088dc:	4770      	bx	lr
 80088de:	bf00      	nop
 80088e0:	08009918 	.word	0x08009918

080088e4 <crc32_c>:
// 简化接口：直接计算标准CRC32（初始值0xFFFFFFFF，结果异或0xFFFFFFFF）
uint32_t crc32_c(const uint8_t *data, uint32_t len) {
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b082      	sub	sp, #8
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
 80088ec:	6039      	str	r1, [r7, #0]
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 80088ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80088f2:	6839      	ldr	r1, [r7, #0]
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f7ff ffcf 	bl	8008898 <crc32_calc>
 80088fa:	4603      	mov	r3, r0
 80088fc:	43db      	mvns	r3, r3
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3708      	adds	r7, #8
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}

08008906 <decode_escape>:
// 转义解码函数
// original	escaped
// 0x7E	0x7A 0x55
// 0x7A	0x7A 0xAA
uint32_t decode_escape(uint8_t *dst, const uint8_t *src, uint32_t src_len)
{
 8008906:	b480      	push	{r7}
 8008908:	b087      	sub	sp, #28
 800890a:	af00      	add	r7, sp, #0
 800890c:	60f8      	str	r0, [r7, #12]
 800890e:	60b9      	str	r1, [r7, #8]
 8008910:	607a      	str	r2, [r7, #4]
    uint32_t dst_idx = 0;
 8008912:	2300      	movs	r3, #0
 8008914:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < src_len; i++)
 8008916:	2300      	movs	r3, #0
 8008918:	613b      	str	r3, [r7, #16]
 800891a:	e04b      	b.n	80089b4 <decode_escape+0xae>
    {
    	// only treat interior bytes (not the first/last few header/footer bytes) as candidates for escape sequences
    	if( i>=1 && i < src_len-1 )
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d039      	beq.n	8008996 <decode_escape+0x90>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	3b01      	subs	r3, #1
 8008926:	693a      	ldr	r2, [r7, #16]
 8008928:	429a      	cmp	r2, r3
 800892a:	d234      	bcs.n	8008996 <decode_escape+0x90>
    	{
			if (src[i] == ESCAPE_FLAG)
 800892c:	68ba      	ldr	r2, [r7, #8]
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	4413      	add	r3, r2
 8008932:	781b      	ldrb	r3, [r3, #0]
 8008934:	2b7a      	cmp	r3, #122	@ 0x7a
 8008936:	d123      	bne.n	8008980 <decode_escape+0x7a>
			{
				if (src[i+1] == ESCAPE_7E)
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	3301      	adds	r3, #1
 800893c:	68ba      	ldr	r2, [r7, #8]
 800893e:	4413      	add	r3, r2
 8008940:	781b      	ldrb	r3, [r3, #0]
 8008942:	2b55      	cmp	r3, #85	@ 0x55
 8008944:	d10a      	bne.n	800895c <decode_escape+0x56>
				{
					dst[dst_idx++] = START_END_FLAG;
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	1c5a      	adds	r2, r3, #1
 800894a:	617a      	str	r2, [r7, #20]
 800894c:	68fa      	ldr	r2, [r7, #12]
 800894e:	4413      	add	r3, r2
 8008950:	227e      	movs	r2, #126	@ 0x7e
 8008952:	701a      	strb	r2, [r3, #0]
					i++;
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	3301      	adds	r3, #1
 8008958:	613b      	str	r3, [r7, #16]
			if (src[i] == ESCAPE_FLAG)
 800895a:	e027      	b.n	80089ac <decode_escape+0xa6>
				}
				else if (src[i+1] == ESCAPE_7A) {
 800895c:	693b      	ldr	r3, [r7, #16]
 800895e:	3301      	adds	r3, #1
 8008960:	68ba      	ldr	r2, [r7, #8]
 8008962:	4413      	add	r3, r2
 8008964:	781b      	ldrb	r3, [r3, #0]
 8008966:	2baa      	cmp	r3, #170	@ 0xaa
 8008968:	d120      	bne.n	80089ac <decode_escape+0xa6>
					dst[dst_idx++] = ESCAPE_FLAG;
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	1c5a      	adds	r2, r3, #1
 800896e:	617a      	str	r2, [r7, #20]
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	4413      	add	r3, r2
 8008974:	227a      	movs	r2, #122	@ 0x7a
 8008976:	701a      	strb	r2, [r3, #0]
					i++;
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	3301      	adds	r3, #1
 800897c:	613b      	str	r3, [r7, #16]
			if (src[i] == ESCAPE_FLAG)
 800897e:	e015      	b.n	80089ac <decode_escape+0xa6>
	//				dst[dst_idx++] = src[i]; // 未知转义？直接输出
	//			}
			}
			else
			{
				dst[dst_idx++] = src[i];
 8008980:	68ba      	ldr	r2, [r7, #8]
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	441a      	add	r2, r3
 8008986:	697b      	ldr	r3, [r7, #20]
 8008988:	1c59      	adds	r1, r3, #1
 800898a:	6179      	str	r1, [r7, #20]
 800898c:	68f9      	ldr	r1, [r7, #12]
 800898e:	440b      	add	r3, r1
 8008990:	7812      	ldrb	r2, [r2, #0]
 8008992:	701a      	strb	r2, [r3, #0]
			if (src[i] == ESCAPE_FLAG)
 8008994:	e00a      	b.n	80089ac <decode_escape+0xa6>
			}
    	}
    	else
    	{
			dst[dst_idx++] = src[i];
 8008996:	68ba      	ldr	r2, [r7, #8]
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	441a      	add	r2, r3
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	1c59      	adds	r1, r3, #1
 80089a0:	6179      	str	r1, [r7, #20]
 80089a2:	68f9      	ldr	r1, [r7, #12]
 80089a4:	440b      	add	r3, r1
 80089a6:	7812      	ldrb	r2, [r2, #0]
 80089a8:	701a      	strb	r2, [r3, #0]
 80089aa:	e000      	b.n	80089ae <decode_escape+0xa8>
			if (src[i] == ESCAPE_FLAG)
 80089ac:	bf00      	nop
    for (uint32_t i = 0; i < src_len; i++)
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	3301      	adds	r3, #1
 80089b2:	613b      	str	r3, [r7, #16]
 80089b4:	693a      	ldr	r2, [r7, #16]
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	429a      	cmp	r2, r3
 80089ba:	d3af      	bcc.n	800891c <decode_escape+0x16>
		}
    }
    return dst_idx; // 返回解码后长度
 80089bc:	697b      	ldr	r3, [r7, #20]
}
 80089be:	4618      	mov	r0, r3
 80089c0:	371c      	adds	r7, #28
 80089c2:	46bd      	mov	sp, r7
 80089c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c8:	4770      	bx	lr

080089ca <encode_escape>:
// 实现转义编码
uint32_t encode_escape(uint8_t *dst, const uint8_t *src, uint32_t src_len)
{
 80089ca:	b480      	push	{r7}
 80089cc:	b087      	sub	sp, #28
 80089ce:	af00      	add	r7, sp, #0
 80089d0:	60f8      	str	r0, [r7, #12]
 80089d2:	60b9      	str	r1, [r7, #8]
 80089d4:	607a      	str	r2, [r7, #4]
    uint32_t dst_idx = 0;
 80089d6:	2300      	movs	r3, #0
 80089d8:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < src_len; i++) {
 80089da:	2300      	movs	r3, #0
 80089dc:	613b      	str	r3, [r7, #16]
 80089de:	e046      	b.n	8008a6e <encode_escape+0xa4>
    	// 只有起始和结束的0x7E标志位不转义（第0字节和最后1字节）
    	if( i<1 || i>=src_len-1 )
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d004      	beq.n	80089f0 <encode_escape+0x26>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	3b01      	subs	r3, #1
 80089ea:	693a      	ldr	r2, [r7, #16]
 80089ec:	429a      	cmp	r2, r3
 80089ee:	d30a      	bcc.n	8008a06 <encode_escape+0x3c>
    	{
    		dst[dst_idx++] = src[i];
 80089f0:	68ba      	ldr	r2, [r7, #8]
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	441a      	add	r2, r3
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	1c59      	adds	r1, r3, #1
 80089fa:	6179      	str	r1, [r7, #20]
 80089fc:	68f9      	ldr	r1, [r7, #12]
 80089fe:	440b      	add	r3, r1
 8008a00:	7812      	ldrb	r2, [r2, #0]
 8008a02:	701a      	strb	r2, [r3, #0]
 8008a04:	e030      	b.n	8008a68 <encode_escape+0x9e>
    	}
    	else{
			switch (src[i]) {
 8008a06:	68ba      	ldr	r2, [r7, #8]
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	4413      	add	r3, r2
 8008a0c:	781b      	ldrb	r3, [r3, #0]
 8008a0e:	2b7a      	cmp	r3, #122	@ 0x7a
 8008a10:	d010      	beq.n	8008a34 <encode_escape+0x6a>
 8008a12:	2b7e      	cmp	r3, #126	@ 0x7e
 8008a14:	d11d      	bne.n	8008a52 <encode_escape+0x88>
				case START_END_FLAG:  // 0x7E → 0x7A 0x55
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	1c5a      	adds	r2, r3, #1
 8008a1a:	617a      	str	r2, [r7, #20]
 8008a1c:	68fa      	ldr	r2, [r7, #12]
 8008a1e:	4413      	add	r3, r2
 8008a20:	227a      	movs	r2, #122	@ 0x7a
 8008a22:	701a      	strb	r2, [r3, #0]
					dst[dst_idx++] = ESCAPE_7E;       // 0x55
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	1c5a      	adds	r2, r3, #1
 8008a28:	617a      	str	r2, [r7, #20]
 8008a2a:	68fa      	ldr	r2, [r7, #12]
 8008a2c:	4413      	add	r3, r2
 8008a2e:	2255      	movs	r2, #85	@ 0x55
 8008a30:	701a      	strb	r2, [r3, #0]
					break;
 8008a32:	e019      	b.n	8008a68 <encode_escape+0x9e>
				case ESCAPE_FLAG:     // 0x7A → 0x7A 0xAA
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	1c5a      	adds	r2, r3, #1
 8008a38:	617a      	str	r2, [r7, #20]
 8008a3a:	68fa      	ldr	r2, [r7, #12]
 8008a3c:	4413      	add	r3, r2
 8008a3e:	227a      	movs	r2, #122	@ 0x7a
 8008a40:	701a      	strb	r2, [r3, #0]
					dst[dst_idx++] = ESCAPE_7A;       // 0xAA
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	1c5a      	adds	r2, r3, #1
 8008a46:	617a      	str	r2, [r7, #20]
 8008a48:	68fa      	ldr	r2, [r7, #12]
 8008a4a:	4413      	add	r3, r2
 8008a4c:	22aa      	movs	r2, #170	@ 0xaa
 8008a4e:	701a      	strb	r2, [r3, #0]
					break;
 8008a50:	e00a      	b.n	8008a68 <encode_escape+0x9e>
				default:
					dst[dst_idx++] = src[i];
 8008a52:	68ba      	ldr	r2, [r7, #8]
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	441a      	add	r2, r3
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	1c59      	adds	r1, r3, #1
 8008a5c:	6179      	str	r1, [r7, #20]
 8008a5e:	68f9      	ldr	r1, [r7, #12]
 8008a60:	440b      	add	r3, r1
 8008a62:	7812      	ldrb	r2, [r2, #0]
 8008a64:	701a      	strb	r2, [r3, #0]
					break;
 8008a66:	bf00      	nop
    for (uint32_t i = 0; i < src_len; i++) {
 8008a68:	693b      	ldr	r3, [r7, #16]
 8008a6a:	3301      	adds	r3, #1
 8008a6c:	613b      	str	r3, [r7, #16]
 8008a6e:	693a      	ldr	r2, [r7, #16]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d3b4      	bcc.n	80089e0 <encode_escape+0x16>
			}
    	}
    }
    return dst_idx;
 8008a76:	697b      	ldr	r3, [r7, #20]
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	371c      	adds	r7, #28
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a82:	4770      	bx	lr

08008a84 <Protocol_IAP_Init>:

// ==================== IAP公共接口 ====================
extern UART_HandleTypeDef huart1;
void Protocol_IAP_Init(void)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	af00      	add	r7, sp, #0
    iap_started = 0;
 8008a88:	4b22      	ldr	r3, [pc, #136]	@ (8008b14 <Protocol_IAP_Init+0x90>)
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	701a      	strb	r2, [r3, #0]
    iap_write_addr = ApplicationAddress;
 8008a8e:	4b22      	ldr	r3, [pc, #136]	@ (8008b18 <Protocol_IAP_Init+0x94>)
 8008a90:	4a22      	ldr	r2, [pc, #136]	@ (8008b1c <Protocol_IAP_Init+0x98>)
 8008a92:	601a      	str	r2, [r3, #0]
    iap_buf_idx = 0;
 8008a94:	4b22      	ldr	r3, [pc, #136]	@ (8008b20 <Protocol_IAP_Init+0x9c>)
 8008a96:	2200      	movs	r2, #0
 8008a98:	801a      	strh	r2, [r3, #0]
    iap_total_received = 0;
 8008a9a:	4b22      	ldr	r3, [pc, #136]	@ (8008b24 <Protocol_IAP_Init+0xa0>)
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	601a      	str	r2, [r3, #0]
    
    SerialPutString("IAP Init OK\r\n");
 8008aa0:	4821      	ldr	r0, [pc, #132]	@ (8008b28 <Protocol_IAP_Init+0xa4>)
 8008aa2:	f7ff fca7 	bl	80083f4 <Serial_PutString>

	// 1. 终止所有正在进行的 UART 操作
	HAL_UART_AbortReceive_IT(&huart1);
 8008aa6:	4821      	ldr	r0, [pc, #132]	@ (8008b2c <Protocol_IAP_Init+0xa8>)
 8008aa8:	f7fd fa10 	bl	8005ecc <HAL_UART_AbortReceive_IT>
	HAL_UART_Abort(&huart1);
 8008aac:	481f      	ldr	r0, [pc, #124]	@ (8008b2c <Protocol_IAP_Init+0xa8>)
 8008aae:	f7fd f899 	bl	8005be4 <HAL_UART_Abort>
	
	// 2. 清除所有 UART 错误标志
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_PEF);   // Parity Error
 8008ab2:	4b1e      	ldr	r3, [pc, #120]	@ (8008b2c <Protocol_IAP_Init+0xa8>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_FEF);   // Frame Error
 8008aba:	4b1c      	ldr	r3, [pc, #112]	@ (8008b2c <Protocol_IAP_Init+0xa8>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	2202      	movs	r2, #2
 8008ac0:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_NEF);   // Noise Error
 8008ac2:	4b1a      	ldr	r3, [pc, #104]	@ (8008b2c <Protocol_IAP_Init+0xa8>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	2204      	movs	r2, #4
 8008ac8:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_OREF);  // Overrun Error
 8008aca:	4b18      	ldr	r3, [pc, #96]	@ (8008b2c <Protocol_IAP_Init+0xa8>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	2208      	movs	r2, #8
 8008ad0:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_IDLEF); // Idle Line
 8008ad2:	4b16      	ldr	r3, [pc, #88]	@ (8008b2c <Protocol_IAP_Init+0xa8>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	2210      	movs	r2, #16
 8008ad8:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_RTOF);  // Receiver Timeout
 8008ada:	4b14      	ldr	r3, [pc, #80]	@ (8008b2c <Protocol_IAP_Init+0xa8>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008ae2:	621a      	str	r2, [r3, #32]
	
	// 3. 清空接收 FIFO（读取所有数据）
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE))
 8008ae4:	e002      	b.n	8008aec <Protocol_IAP_Init+0x68>
	{
		(void)huart1.Instance->RDR;  // 读取并丢弃
 8008ae6:	4b11      	ldr	r3, [pc, #68]	@ (8008b2c <Protocol_IAP_Init+0xa8>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE))
 8008aec:	4b0f      	ldr	r3, [pc, #60]	@ (8008b2c <Protocol_IAP_Init+0xa8>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	69db      	ldr	r3, [r3, #28]
 8008af2:	f003 0320 	and.w	r3, r3, #32
 8008af6:	2b20      	cmp	r3, #32
 8008af8:	d0f5      	beq.n	8008ae6 <Protocol_IAP_Init+0x62>
	}
	
	// 4. 重置 UART 错误代码
	huart1.ErrorCode = HAL_UART_ERROR_NONE;
 8008afa:	4b0c      	ldr	r3, [pc, #48]	@ (8008b2c <Protocol_IAP_Init+0xa8>)
 8008afc:	2200      	movs	r2, #0
 8008afe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	
	// 5. 等待状态完全恢复
	HAL_Delay(10);
 8008b02:	200a      	movs	r0, #10
 8008b04:	f7f8 faa6 	bl	8001054 <HAL_Delay>
	
	SerialPutString("UART fully reset\r\n");
 8008b08:	4809      	ldr	r0, [pc, #36]	@ (8008b30 <Protocol_IAP_Init+0xac>)
 8008b0a:	f7ff fc73 	bl	80083f4 <Serial_PutString>
}
 8008b0e:	bf00      	nop
 8008b10:	bd80      	pop	{r7, pc}
 8008b12:	bf00      	nop
 8008b14:	2000527d 	.word	0x2000527d
 8008b18:	20000028 	.word	0x20000028
 8008b1c:	0800c000 	.word	0x0800c000
 8008b20:	2000527e 	.word	0x2000527e
 8008b24:	20005280 	.word	0x20005280
 8008b28:	08009898 	.word	0x08009898
 8008b2c:	2000004c 	.word	0x2000004c
 8008b30:	080098a8 	.word	0x080098a8

08008b34 <Protocol_IAP_GetProgress>:

uint32_t Protocol_IAP_GetProgress(void)
{
 8008b34:	b480      	push	{r7}
 8008b36:	af00      	add	r7, sp, #0
    return iap_total_received;
 8008b38:	4b03      	ldr	r3, [pc, #12]	@ (8008b48 <Protocol_IAP_GetProgress+0x14>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b44:	4770      	bx	lr
 8008b46:	bf00      	nop
 8008b48:	20005280 	.word	0x20005280

08008b4c <parse_byte>:
// 帧格式：
// [0x7E] [len(4, LSB)] [version] [receiver] [sender] [data...] [crc(4, LSB)] [0x7E]
static uint8_t crc_bytes[4];
uint8_t boot_to_FPGA_UL1[8];
void parse_byte(uint8_t byte)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b086      	sub	sp, #24
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	4603      	mov	r3, r0
 8008b54:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 8008b56:	4b9a      	ldr	r3, [pc, #616]	@ (8008dc0 <parse_byte+0x274>)
 8008b58:	781b      	ldrb	r3, [r3, #0]
 8008b5a:	2b04      	cmp	r3, #4
 8008b5c:	f200 817c 	bhi.w	8008e58 <parse_byte+0x30c>
 8008b60:	a201      	add	r2, pc, #4	@ (adr r2, 8008b68 <parse_byte+0x1c>)
 8008b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b66:	bf00      	nop
 8008b68:	08008b7d 	.word	0x08008b7d
 8008b6c:	08008b9f 	.word	0x08008b9f
 8008b70:	08008be9 	.word	0x08008be9
 8008b74:	08008c35 	.word	0x08008c35
 8008b78:	08008c7d 	.word	0x08008c7d
        case STATE_WAIT_START:
            if (byte == START_END_FLAG) {
 8008b7c:	79fb      	ldrb	r3, [r7, #7]
 8008b7e:	2b7e      	cmp	r3, #126	@ 0x7e
 8008b80:	f040 8163 	bne.w	8008e4a <parse_byte+0x2fe>
                state = STATE_READ_LEN;
 8008b84:	4b8e      	ldr	r3, [pc, #568]	@ (8008dc0 <parse_byte+0x274>)
 8008b86:	2201      	movs	r2, #1
 8008b88:	701a      	strb	r2, [r3, #0]
                recv_count = 0;
 8008b8a:	4b8e      	ldr	r3, [pc, #568]	@ (8008dc4 <parse_byte+0x278>)
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	601a      	str	r2, [r3, #0]
                body_offset = 0;
 8008b90:	4b8d      	ldr	r3, [pc, #564]	@ (8008dc8 <parse_byte+0x27c>)
 8008b92:	2200      	movs	r2, #0
 8008b94:	601a      	str	r2, [r3, #0]
                body_len = 0;
 8008b96:	4b8d      	ldr	r3, [pc, #564]	@ (8008dcc <parse_byte+0x280>)
 8008b98:	2200      	movs	r2, #0
 8008b9a:	601a      	str	r2, [r3, #0]
            }
            break;
 8008b9c:	e155      	b.n	8008e4a <parse_byte+0x2fe>

        case STATE_READ_LEN:
            ((uint8_t*)&body_len)[recv_count] = byte;
 8008b9e:	4b89      	ldr	r3, [pc, #548]	@ (8008dc4 <parse_byte+0x278>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4a8a      	ldr	r2, [pc, #552]	@ (8008dcc <parse_byte+0x280>)
 8008ba4:	4413      	add	r3, r2
 8008ba6:	79fa      	ldrb	r2, [r7, #7]
 8008ba8:	701a      	strb	r2, [r3, #0]
            recv_count++;
 8008baa:	4b86      	ldr	r3, [pc, #536]	@ (8008dc4 <parse_byte+0x278>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	3301      	adds	r3, #1
 8008bb0:	4a84      	ldr	r2, [pc, #528]	@ (8008dc4 <parse_byte+0x278>)
 8008bb2:	6013      	str	r3, [r2, #0]
            if (recv_count == 4) {
 8008bb4:	4b83      	ldr	r3, [pc, #524]	@ (8008dc4 <parse_byte+0x278>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	2b04      	cmp	r3, #4
 8008bba:	f040 8148 	bne.w	8008e4e <parse_byte+0x302>
                if (body_len < 3 || body_len > MAX_FRAME_SIZE - 10) {
 8008bbe:	4b83      	ldr	r3, [pc, #524]	@ (8008dcc <parse_byte+0x280>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	2b02      	cmp	r3, #2
 8008bc4:	d905      	bls.n	8008bd2 <parse_byte+0x86>
 8008bc6:	4b81      	ldr	r3, [pc, #516]	@ (8008dcc <parse_byte+0x280>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f242 72f6 	movw	r2, #10230	@ 0x27f6
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d903      	bls.n	8008bda <parse_byte+0x8e>
                    state = STATE_WAIT_START;
 8008bd2:	4b7b      	ldr	r3, [pc, #492]	@ (8008dc0 <parse_byte+0x274>)
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	701a      	strb	r2, [r3, #0]
                    break;
 8008bd8:	e13e      	b.n	8008e58 <parse_byte+0x30c>
                }
                state = STATE_READ_BODY;
 8008bda:	4b79      	ldr	r3, [pc, #484]	@ (8008dc0 <parse_byte+0x274>)
 8008bdc:	2202      	movs	r2, #2
 8008bde:	701a      	strb	r2, [r3, #0]
                recv_count = 0;
 8008be0:	4b78      	ldr	r3, [pc, #480]	@ (8008dc4 <parse_byte+0x278>)
 8008be2:	2200      	movs	r2, #0
 8008be4:	601a      	str	r2, [r3, #0]
            }
            break;
 8008be6:	e132      	b.n	8008e4e <parse_byte+0x302>

        case STATE_READ_BODY:
			if (body_offset < body_len && body_offset < MAX_FRAME_SIZE) {
 8008be8:	4b77      	ldr	r3, [pc, #476]	@ (8008dc8 <parse_byte+0x27c>)
 8008bea:	681a      	ldr	r2, [r3, #0]
 8008bec:	4b77      	ldr	r3, [pc, #476]	@ (8008dcc <parse_byte+0x280>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	429a      	cmp	r2, r3
 8008bf2:	d20c      	bcs.n	8008c0e <parse_byte+0xc2>
 8008bf4:	4b74      	ldr	r3, [pc, #464]	@ (8008dc8 <parse_byte+0x27c>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8008bfc:	d207      	bcs.n	8008c0e <parse_byte+0xc2>
				frame_buf[body_offset++] = byte;
 8008bfe:	4b72      	ldr	r3, [pc, #456]	@ (8008dc8 <parse_byte+0x27c>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	1c5a      	adds	r2, r3, #1
 8008c04:	4970      	ldr	r1, [pc, #448]	@ (8008dc8 <parse_byte+0x27c>)
 8008c06:	600a      	str	r2, [r1, #0]
 8008c08:	4971      	ldr	r1, [pc, #452]	@ (8008dd0 <parse_byte+0x284>)
 8008c0a:	79fa      	ldrb	r2, [r7, #7]
 8008c0c:	54ca      	strb	r2, [r1, r3]
			}
			if (body_offset == body_len) {
 8008c0e:	4b6e      	ldr	r3, [pc, #440]	@ (8008dc8 <parse_byte+0x27c>)
 8008c10:	681a      	ldr	r2, [r3, #0]
 8008c12:	4b6e      	ldr	r3, [pc, #440]	@ (8008dcc <parse_byte+0x280>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	429a      	cmp	r2, r3
 8008c18:	f040 811b 	bne.w	8008e52 <parse_byte+0x306>
				state = STATE_READ_CRC;
 8008c1c:	4b68      	ldr	r3, [pc, #416]	@ (8008dc0 <parse_byte+0x274>)
 8008c1e:	2203      	movs	r2, #3
 8008c20:	701a      	strb	r2, [r3, #0]
				recv_count = 0;
 8008c22:	4b68      	ldr	r3, [pc, #416]	@ (8008dc4 <parse_byte+0x278>)
 8008c24:	2200      	movs	r2, #0
 8008c26:	601a      	str	r2, [r3, #0]
				memset(crc_bytes, 0, 4);  // 清零 CRC 缓冲区
 8008c28:	2204      	movs	r2, #4
 8008c2a:	2100      	movs	r1, #0
 8008c2c:	4869      	ldr	r0, [pc, #420]	@ (8008dd4 <parse_byte+0x288>)
 8008c2e:	f000 fc9b 	bl	8009568 <memset>
			}
            break;
 8008c32:	e10e      	b.n	8008e52 <parse_byte+0x306>

        case STATE_READ_CRC:

            crc_bytes[recv_count] = byte;
 8008c34:	4b63      	ldr	r3, [pc, #396]	@ (8008dc4 <parse_byte+0x278>)
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4966      	ldr	r1, [pc, #408]	@ (8008dd4 <parse_byte+0x288>)
 8008c3a:	79fa      	ldrb	r2, [r7, #7]
 8008c3c:	54ca      	strb	r2, [r1, r3]
            recv_count++;
 8008c3e:	4b61      	ldr	r3, [pc, #388]	@ (8008dc4 <parse_byte+0x278>)
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	3301      	adds	r3, #1
 8008c44:	4a5f      	ldr	r2, [pc, #380]	@ (8008dc4 <parse_byte+0x278>)
 8008c46:	6013      	str	r3, [r2, #0]
            if (recv_count == 4) {
 8008c48:	4b5e      	ldr	r3, [pc, #376]	@ (8008dc4 <parse_byte+0x278>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	2b04      	cmp	r3, #4
 8008c4e:	f040 8102 	bne.w	8008e56 <parse_byte+0x30a>
                // 显式小端组合
                recv_crc = (uint32_t)crc_bytes[0] |
 8008c52:	4b60      	ldr	r3, [pc, #384]	@ (8008dd4 <parse_byte+0x288>)
 8008c54:	781b      	ldrb	r3, [r3, #0]
 8008c56:	461a      	mov	r2, r3
                           ((uint32_t)crc_bytes[1] << 8) |
 8008c58:	4b5e      	ldr	r3, [pc, #376]	@ (8008dd4 <parse_byte+0x288>)
 8008c5a:	785b      	ldrb	r3, [r3, #1]
 8008c5c:	021b      	lsls	r3, r3, #8
                recv_crc = (uint32_t)crc_bytes[0] |
 8008c5e:	431a      	orrs	r2, r3
                           ((uint32_t)crc_bytes[2] << 16) |
 8008c60:	4b5c      	ldr	r3, [pc, #368]	@ (8008dd4 <parse_byte+0x288>)
 8008c62:	789b      	ldrb	r3, [r3, #2]
 8008c64:	041b      	lsls	r3, r3, #16
                           ((uint32_t)crc_bytes[1] << 8) |
 8008c66:	431a      	orrs	r2, r3
                           ((uint32_t)crc_bytes[3] << 24);
 8008c68:	4b5a      	ldr	r3, [pc, #360]	@ (8008dd4 <parse_byte+0x288>)
 8008c6a:	78db      	ldrb	r3, [r3, #3]
 8008c6c:	061b      	lsls	r3, r3, #24
                           ((uint32_t)crc_bytes[2] << 16) |
 8008c6e:	4313      	orrs	r3, r2
                recv_crc = (uint32_t)crc_bytes[0] |
 8008c70:	4a59      	ldr	r2, [pc, #356]	@ (8008dd8 <parse_byte+0x28c>)
 8008c72:	6013      	str	r3, [r2, #0]
                state = STATE_WAIT_END_FLAG;
 8008c74:	4b52      	ldr	r3, [pc, #328]	@ (8008dc0 <parse_byte+0x274>)
 8008c76:	2204      	movs	r2, #4
 8008c78:	701a      	strb	r2, [r3, #0]
            }
            break;
 8008c7a:	e0ec      	b.n	8008e56 <parse_byte+0x30a>
        case STATE_WAIT_END_FLAG:
            if (byte == START_END_FLAG) {
 8008c7c:	79fb      	ldrb	r3, [r7, #7]
 8008c7e:	2b7e      	cmp	r3, #126	@ 0x7e
 8008c80:	f040 80df 	bne.w	8008e42 <parse_byte+0x2f6>
				// 构造 CRC 输入：[body_length(4)] + [frame_buf(body_len)]
				crc_input[0] = (uint8_t)(body_len >> 0);
 8008c84:	4b51      	ldr	r3, [pc, #324]	@ (8008dcc <parse_byte+0x280>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	b2da      	uxtb	r2, r3
 8008c8a:	4b54      	ldr	r3, [pc, #336]	@ (8008ddc <parse_byte+0x290>)
 8008c8c:	701a      	strb	r2, [r3, #0]
				crc_input[1] = (uint8_t)(body_len >> 8);
 8008c8e:	4b4f      	ldr	r3, [pc, #316]	@ (8008dcc <parse_byte+0x280>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	0a1b      	lsrs	r3, r3, #8
 8008c94:	b2da      	uxtb	r2, r3
 8008c96:	4b51      	ldr	r3, [pc, #324]	@ (8008ddc <parse_byte+0x290>)
 8008c98:	705a      	strb	r2, [r3, #1]
				crc_input[2] = (uint8_t)(body_len >> 16);
 8008c9a:	4b4c      	ldr	r3, [pc, #304]	@ (8008dcc <parse_byte+0x280>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	0c1b      	lsrs	r3, r3, #16
 8008ca0:	b2da      	uxtb	r2, r3
 8008ca2:	4b4e      	ldr	r3, [pc, #312]	@ (8008ddc <parse_byte+0x290>)
 8008ca4:	709a      	strb	r2, [r3, #2]
				crc_input[3] = (uint8_t)(body_len >> 24);
 8008ca6:	4b49      	ldr	r3, [pc, #292]	@ (8008dcc <parse_byte+0x280>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	0e1b      	lsrs	r3, r3, #24
 8008cac:	b2da      	uxtb	r2, r3
 8008cae:	4b4b      	ldr	r3, [pc, #300]	@ (8008ddc <parse_byte+0x290>)
 8008cb0:	70da      	strb	r2, [r3, #3]
				memcpy(&crc_input[4], frame_buf, body_len);
 8008cb2:	4b46      	ldr	r3, [pc, #280]	@ (8008dcc <parse_byte+0x280>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	4945      	ldr	r1, [pc, #276]	@ (8008dd0 <parse_byte+0x284>)
 8008cba:	4849      	ldr	r0, [pc, #292]	@ (8008de0 <parse_byte+0x294>)
 8008cbc:	f000 fc80 	bl	80095c0 <memcpy>

				// CRC 校验
				uint32_t calc_crc = crc32_c(crc_input, 4 + body_len);
 8008cc0:	4b42      	ldr	r3, [pc, #264]	@ (8008dcc <parse_byte+0x280>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	3304      	adds	r3, #4
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	4844      	ldr	r0, [pc, #272]	@ (8008ddc <parse_byte+0x290>)
 8008cca:	f7ff fe0b 	bl	80088e4 <crc32_c>
 8008cce:	6178      	str	r0, [r7, #20]
				
				if (calc_crc == recv_crc) {
 8008cd0:	4b41      	ldr	r3, [pc, #260]	@ (8008dd8 <parse_byte+0x28c>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	697a      	ldr	r2, [r7, #20]
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	f040 80a1 	bne.w	8008e1e <parse_byte+0x2d2>
					// CRC OK! 提取固件数据（跳过version, receiver, sender这3个字节）
//					uint8_t receive=frame_buf[1];
					uint8_t *firmware_data = &frame_buf[7];
 8008cdc:	4b41      	ldr	r3, [pc, #260]	@ (8008de4 <parse_byte+0x298>)
 8008cde:	613b      	str	r3, [r7, #16]
					uint32_t data_len = body_len - 7;
 8008ce0:	4b3a      	ldr	r3, [pc, #232]	@ (8008dcc <parse_byte+0x280>)
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	3b07      	subs	r3, #7
 8008ce6:	60fb      	str	r3, [r7, #12]
					memcpy(boot_to_FPGA_UL1,&frame_buf[3],4);
 8008ce8:	4b39      	ldr	r3, [pc, #228]	@ (8008dd0 <parse_byte+0x284>)
 8008cea:	f8d3 3003 	ldr.w	r3, [r3, #3]
 8008cee:	461a      	mov	r2, r3
 8008cf0:	4b3d      	ldr	r3, [pc, #244]	@ (8008de8 <parse_byte+0x29c>)
 8008cf2:	601a      	str	r2, [r3, #0]
					if ( data_len > 0)
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	f000 80a3 	beq.w	8008e42 <parse_byte+0x2f6>
					{
						// 将数据拷贝到缓冲区
						if (iap_buf_idx + data_len <= sizeof(iap_buffer))
 8008cfc:	4b3b      	ldr	r3, [pc, #236]	@ (8008dec <parse_byte+0x2a0>)
 8008cfe:	881b      	ldrh	r3, [r3, #0]
 8008d00:	461a      	mov	r2, r3
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	4413      	add	r3, r2
 8008d06:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8008d0a:	d875      	bhi.n	8008df8 <parse_byte+0x2ac>
						{
							memcpy(&iap_buffer[iap_buf_idx], firmware_data, data_len);
 8008d0c:	4b37      	ldr	r3, [pc, #220]	@ (8008dec <parse_byte+0x2a0>)
 8008d0e:	881b      	ldrh	r3, [r3, #0]
 8008d10:	461a      	mov	r2, r3
 8008d12:	4b2f      	ldr	r3, [pc, #188]	@ (8008dd0 <parse_byte+0x284>)
 8008d14:	4413      	add	r3, r2
 8008d16:	68fa      	ldr	r2, [r7, #12]
 8008d18:	6939      	ldr	r1, [r7, #16]
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f000 fc50 	bl	80095c0 <memcpy>
							iap_buf_idx += data_len;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	b29a      	uxth	r2, r3
 8008d24:	4b31      	ldr	r3, [pc, #196]	@ (8008dec <parse_byte+0x2a0>)
 8008d26:	881b      	ldrh	r3, [r3, #0]
 8008d28:	4413      	add	r3, r2
 8008d2a:	b29a      	uxth	r2, r3
 8008d2c:	4b2f      	ldr	r3, [pc, #188]	@ (8008dec <parse_byte+0x2a0>)
 8008d2e:	801a      	strh	r2, [r3, #0]
							
							// 当缓冲区有足够数据时写入Flash（必须半字对齐）
							if (iap_buf_idx >= 2)
 8008d30:	4b2e      	ldr	r3, [pc, #184]	@ (8008dec <parse_byte+0x2a0>)
 8008d32:	881b      	ldrh	r3, [r3, #0]
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d92f      	bls.n	8008d98 <parse_byte+0x24c>
							{
								uint16_t write_count = iap_buf_idx / 2;
 8008d38:	4b2c      	ldr	r3, [pc, #176]	@ (8008dec <parse_byte+0x2a0>)
 8008d3a:	881b      	ldrh	r3, [r3, #0]
 8008d3c:	085b      	lsrs	r3, r3, #1
 8008d3e:	817b      	strh	r3, [r7, #10]
								STMFLASH_Write(iap_write_addr, (uint16_t*)iap_buffer, write_count);
 8008d40:	4b2b      	ldr	r3, [pc, #172]	@ (8008df0 <parse_byte+0x2a4>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	897a      	ldrh	r2, [r7, #10]
 8008d46:	4922      	ldr	r1, [pc, #136]	@ (8008dd0 <parse_byte+0x284>)
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f000 fae7 	bl	800931c <STMFLASH_Write>
								
								iap_write_addr += write_count * 2;
 8008d4e:	897b      	ldrh	r3, [r7, #10]
 8008d50:	005b      	lsls	r3, r3, #1
 8008d52:	461a      	mov	r2, r3
 8008d54:	4b26      	ldr	r3, [pc, #152]	@ (8008df0 <parse_byte+0x2a4>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	4413      	add	r3, r2
 8008d5a:	4a25      	ldr	r2, [pc, #148]	@ (8008df0 <parse_byte+0x2a4>)
 8008d5c:	6013      	str	r3, [r2, #0]
								iap_total_received += write_count * 2;
 8008d5e:	897b      	ldrh	r3, [r7, #10]
 8008d60:	005b      	lsls	r3, r3, #1
 8008d62:	461a      	mov	r2, r3
 8008d64:	4b23      	ldr	r3, [pc, #140]	@ (8008df4 <parse_byte+0x2a8>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4413      	add	r3, r2
 8008d6a:	4a22      	ldr	r2, [pc, #136]	@ (8008df4 <parse_byte+0x2a8>)
 8008d6c:	6013      	str	r3, [r2, #0]
								
								// 保留未对齐的字节
								if (iap_buf_idx % 2)
 8008d6e:	4b1f      	ldr	r3, [pc, #124]	@ (8008dec <parse_byte+0x2a0>)
 8008d70:	881b      	ldrh	r3, [r3, #0]
 8008d72:	f003 0301 	and.w	r3, r3, #1
 8008d76:	b29b      	uxth	r3, r3
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d00a      	beq.n	8008d92 <parse_byte+0x246>
								{
									iap_buffer[0] = iap_buffer[iap_buf_idx - 1];
 8008d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8008dec <parse_byte+0x2a0>)
 8008d7e:	881b      	ldrh	r3, [r3, #0]
 8008d80:	3b01      	subs	r3, #1
 8008d82:	4a13      	ldr	r2, [pc, #76]	@ (8008dd0 <parse_byte+0x284>)
 8008d84:	5cd2      	ldrb	r2, [r2, r3]
 8008d86:	4b12      	ldr	r3, [pc, #72]	@ (8008dd0 <parse_byte+0x284>)
 8008d88:	701a      	strb	r2, [r3, #0]
									iap_buf_idx = 1;
 8008d8a:	4b18      	ldr	r3, [pc, #96]	@ (8008dec <parse_byte+0x2a0>)
 8008d8c:	2201      	movs	r2, #1
 8008d8e:	801a      	strh	r2, [r3, #0]
 8008d90:	e002      	b.n	8008d98 <parse_byte+0x24c>
								}
								else
								{
									iap_buf_idx = 0;
 8008d92:	4b16      	ldr	r3, [pc, #88]	@ (8008dec <parse_byte+0x2a0>)
 8008d94:	2200      	movs	r2, #0
 8008d96:	801a      	strh	r2, [r3, #0]
//								{
//									SerialPutString((const uint8_t*)".");
//								}
							}
							//OK
							boot_to_FPGA_UL1[4] = (uint8_t)(0x00 >> 0);
 8008d98:	4b13      	ldr	r3, [pc, #76]	@ (8008de8 <parse_byte+0x29c>)
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	711a      	strb	r2, [r3, #4]
							boot_to_FPGA_UL1[5] = (uint8_t)(0x00 >> 8);
 8008d9e:	4b12      	ldr	r3, [pc, #72]	@ (8008de8 <parse_byte+0x29c>)
 8008da0:	2200      	movs	r2, #0
 8008da2:	715a      	strb	r2, [r3, #5]
							boot_to_FPGA_UL1[6] = (uint8_t)(0x00 >> 16);
 8008da4:	4b10      	ldr	r3, [pc, #64]	@ (8008de8 <parse_byte+0x29c>)
 8008da6:	2200      	movs	r2, #0
 8008da8:	719a      	strb	r2, [r3, #6]
							boot_to_FPGA_UL1[7] = (uint8_t)(0x00 >> 24);
 8008daa:	4b0f      	ldr	r3, [pc, #60]	@ (8008de8 <parse_byte+0x29c>)
 8008dac:	2200      	movs	r2, #0
 8008dae:	71da      	strb	r2, [r3, #7]
							send_protocol_frame( 0x01, 0x00, boot_to_FPGA_UL1, 8);
 8008db0:	2308      	movs	r3, #8
 8008db2:	4a0d      	ldr	r2, [pc, #52]	@ (8008de8 <parse_byte+0x29c>)
 8008db4:	2100      	movs	r1, #0
 8008db6:	2001      	movs	r0, #1
 8008db8:	f000 f8d4 	bl	8008f64 <send_protocol_frame>
 8008dbc:	e041      	b.n	8008e42 <parse_byte+0x2f6>
 8008dbe:	bf00      	nop
 8008dc0:	20000264 	.word	0x20000264
 8008dc4:	20000270 	.word	0x20000270
 8008dc8:	2000026c 	.word	0x2000026c
 8008dcc:	20000268 	.word	0x20000268
 8008dd0:	20000278 	.word	0x20000278
 8008dd4:	20005284 	.word	0x20005284
 8008dd8:	20000274 	.word	0x20000274
 8008ddc:	20002a78 	.word	0x20002a78
 8008de0:	20002a7c 	.word	0x20002a7c
 8008de4:	2000027f 	.word	0x2000027f
 8008de8:	20005288 	.word	0x20005288
 8008dec:	2000527e 	.word	0x2000527e
 8008df0:	20000028 	.word	0x20000028
 8008df4:	20005280 	.word	0x20005280
						}
						else//length error
						{
							boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 8008df8:	4b19      	ldr	r3, [pc, #100]	@ (8008e60 <parse_byte+0x314>)
 8008dfa:	2201      	movs	r2, #1
 8008dfc:	711a      	strb	r2, [r3, #4]
							boot_to_FPGA_UL1[5] = (uint8_t)(0x01 >> 8);
 8008dfe:	4b18      	ldr	r3, [pc, #96]	@ (8008e60 <parse_byte+0x314>)
 8008e00:	2200      	movs	r2, #0
 8008e02:	715a      	strb	r2, [r3, #5]
							boot_to_FPGA_UL1[6] = (uint8_t)(0x01 >> 16);
 8008e04:	4b16      	ldr	r3, [pc, #88]	@ (8008e60 <parse_byte+0x314>)
 8008e06:	2200      	movs	r2, #0
 8008e08:	719a      	strb	r2, [r3, #6]
							boot_to_FPGA_UL1[7] = (uint8_t)(0x01 >> 24);
 8008e0a:	4b15      	ldr	r3, [pc, #84]	@ (8008e60 <parse_byte+0x314>)
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	71da      	strb	r2, [r3, #7]
							send_protocol_frame( 0x01, 0x00, boot_to_FPGA_UL1, 8);
 8008e10:	2308      	movs	r3, #8
 8008e12:	4a13      	ldr	r2, [pc, #76]	@ (8008e60 <parse_byte+0x314>)
 8008e14:	2100      	movs	r1, #0
 8008e16:	2001      	movs	r0, #1
 8008e18:	f000 f8a4 	bl	8008f64 <send_protocol_frame>
 8008e1c:	e011      	b.n	8008e42 <parse_byte+0x2f6>
						}
					}
				} else {//CRC error
					boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 8008e1e:	4b10      	ldr	r3, [pc, #64]	@ (8008e60 <parse_byte+0x314>)
 8008e20:	2201      	movs	r2, #1
 8008e22:	711a      	strb	r2, [r3, #4]
					boot_to_FPGA_UL1[5] = (uint8_t)(0x01 >> 8);
 8008e24:	4b0e      	ldr	r3, [pc, #56]	@ (8008e60 <parse_byte+0x314>)
 8008e26:	2200      	movs	r2, #0
 8008e28:	715a      	strb	r2, [r3, #5]
					boot_to_FPGA_UL1[6] = (uint8_t)(0x01 >> 16);
 8008e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8008e60 <parse_byte+0x314>)
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	719a      	strb	r2, [r3, #6]
					boot_to_FPGA_UL1[7] = (uint8_t)(0x01 >> 24);
 8008e30:	4b0b      	ldr	r3, [pc, #44]	@ (8008e60 <parse_byte+0x314>)
 8008e32:	2200      	movs	r2, #0
 8008e34:	71da      	strb	r2, [r3, #7]
					send_protocol_frame( 0x01, 0x00, boot_to_FPGA_UL1, 8);
 8008e36:	2308      	movs	r3, #8
 8008e38:	4a09      	ldr	r2, [pc, #36]	@ (8008e60 <parse_byte+0x314>)
 8008e3a:	2100      	movs	r1, #0
 8008e3c:	2001      	movs	r0, #1
 8008e3e:	f000 f891 	bl	8008f64 <send_protocol_frame>
				}
            }
            state = STATE_WAIT_START;
 8008e42:	4b08      	ldr	r3, [pc, #32]	@ (8008e64 <parse_byte+0x318>)
 8008e44:	2200      	movs	r2, #0
 8008e46:	701a      	strb	r2, [r3, #0]
            break;
 8008e48:	e006      	b.n	8008e58 <parse_byte+0x30c>
            break;
 8008e4a:	bf00      	nop
 8008e4c:	e004      	b.n	8008e58 <parse_byte+0x30c>
            break;
 8008e4e:	bf00      	nop
 8008e50:	e002      	b.n	8008e58 <parse_byte+0x30c>
            break;
 8008e52:	bf00      	nop
 8008e54:	e000      	b.n	8008e58 <parse_byte+0x30c>
            break;
 8008e56:	bf00      	nop
    }
}
 8008e58:	bf00      	nop
 8008e5a:	3718      	adds	r7, #24
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}
 8008e60:	20005288 	.word	0x20005288
 8008e64:	20000264 	.word	0x20000264

08008e68 <Protocol_Receive>:
// 协议接收函数
// 参数：buf - 接收缓冲区，len - 接收数据长度
// 返回：0 成功，-1 失败
int32_t Protocol_Receive(uint8_t *buf, uint32_t len)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b086      	sub	sp, #24
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < len; i++)
 8008e72:	2300      	movs	r3, #0
 8008e74:	617b      	str	r3, [r7, #20]
 8008e76:	e060      	b.n	8008f3a <Protocol_Receive+0xd2>
	{
		uint8_t byte = buf[i];
 8008e78:	687a      	ldr	r2, [r7, #4]
 8008e7a:	697b      	ldr	r3, [r7, #20]
 8008e7c:	4413      	add	r3, r2
 8008e7e:	781b      	ldrb	r3, [r3, #0]
 8008e80:	73fb      	strb	r3, [r7, #15]
		
		if (!in_frame)
 8008e82:	4b32      	ldr	r3, [pc, #200]	@ (8008f4c <Protocol_Receive+0xe4>)
 8008e84:	781b      	ldrb	r3, [r3, #0]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d114      	bne.n	8008eb4 <Protocol_Receive+0x4c>
		{
			// 寻找帧头 0x7E
			if (byte == 0x7E)
 8008e8a:	7bfb      	ldrb	r3, [r7, #15]
 8008e8c:	2b7e      	cmp	r3, #126	@ 0x7e
 8008e8e:	d151      	bne.n	8008f34 <Protocol_Receive+0xcc>
			{
				in_frame = 1;
 8008e90:	4b2e      	ldr	r3, [pc, #184]	@ (8008f4c <Protocol_Receive+0xe4>)
 8008e92:	2201      	movs	r2, #1
 8008e94:	701a      	strb	r2, [r3, #0]
				frame_pos = 0;
 8008e96:	4b2e      	ldr	r3, [pc, #184]	@ (8008f50 <Protocol_Receive+0xe8>)
 8008e98:	2200      	movs	r2, #0
 8008e9a:	601a      	str	r2, [r3, #0]
				frame_buffer[frame_pos++] = byte;
 8008e9c:	4b2c      	ldr	r3, [pc, #176]	@ (8008f50 <Protocol_Receive+0xe8>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	1c5a      	adds	r2, r3, #1
 8008ea2:	492b      	ldr	r1, [pc, #172]	@ (8008f50 <Protocol_Receive+0xe8>)
 8008ea4:	600a      	str	r2, [r1, #0]
 8008ea6:	492b      	ldr	r1, [pc, #172]	@ (8008f54 <Protocol_Receive+0xec>)
 8008ea8:	7bfa      	ldrb	r2, [r7, #15]
 8008eaa:	54ca      	strb	r2, [r1, r3]
				state=STATE_WAIT_START;
 8008eac:	4b2a      	ldr	r3, [pc, #168]	@ (8008f58 <Protocol_Receive+0xf0>)
 8008eae:	2200      	movs	r2, #0
 8008eb0:	701a      	strb	r2, [r3, #0]
 8008eb2:	e03f      	b.n	8008f34 <Protocol_Receive+0xcc>
			}
		}
		else
		{
			// 已进入帧，继续收集
			if (frame_pos < MAX_FRAME_SIZE)
 8008eb4:	4b26      	ldr	r3, [pc, #152]	@ (8008f50 <Protocol_Receive+0xe8>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8008ebc:	d22e      	bcs.n	8008f1c <Protocol_Receive+0xb4>
			{
				frame_buffer[frame_pos++] = byte;
 8008ebe:	4b24      	ldr	r3, [pc, #144]	@ (8008f50 <Protocol_Receive+0xe8>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	1c5a      	adds	r2, r3, #1
 8008ec4:	4922      	ldr	r1, [pc, #136]	@ (8008f50 <Protocol_Receive+0xe8>)
 8008ec6:	600a      	str	r2, [r1, #0]
 8008ec8:	4922      	ldr	r1, [pc, #136]	@ (8008f54 <Protocol_Receive+0xec>)
 8008eca:	7bfa      	ldrb	r2, [r7, #15]
 8008ecc:	54ca      	strb	r2, [r1, r3]
				// 检查是否到达帧尾
				if (byte == 0x7E && frame_pos >= 13)
 8008ece:	7bfb      	ldrb	r3, [r7, #15]
 8008ed0:	2b7e      	cmp	r3, #126	@ 0x7e
 8008ed2:	d12f      	bne.n	8008f34 <Protocol_Receive+0xcc>
 8008ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8008f50 <Protocol_Receive+0xe8>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	2b0c      	cmp	r3, #12
 8008eda:	d92b      	bls.n	8008f34 <Protocol_Receive+0xcc>
				{
					// 收到完整帧！进行转义解码
					uint32_t decoded_len = decode_escape(decode_data, frame_buffer, frame_pos);
 8008edc:	4b1c      	ldr	r3, [pc, #112]	@ (8008f50 <Protocol_Receive+0xe8>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	491c      	ldr	r1, [pc, #112]	@ (8008f54 <Protocol_Receive+0xec>)
 8008ee4:	481d      	ldr	r0, [pc, #116]	@ (8008f5c <Protocol_Receive+0xf4>)
 8008ee6:	f7ff fd0e 	bl	8008906 <decode_escape>
 8008eea:	60b8      	str	r0, [r7, #8]
					
					// 逐字节解析协议
					for (uint32_t j = 0; j < decoded_len; j++)
 8008eec:	2300      	movs	r3, #0
 8008eee:	613b      	str	r3, [r7, #16]
 8008ef0:	e009      	b.n	8008f06 <Protocol_Receive+0x9e>
					{
						parse_byte(decode_data[j]);
 8008ef2:	4a1a      	ldr	r2, [pc, #104]	@ (8008f5c <Protocol_Receive+0xf4>)
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	4413      	add	r3, r2
 8008ef8:	781b      	ldrb	r3, [r3, #0]
 8008efa:	4618      	mov	r0, r3
 8008efc:	f7ff fe26 	bl	8008b4c <parse_byte>
					for (uint32_t j = 0; j < decoded_len; j++)
 8008f00:	693b      	ldr	r3, [r7, #16]
 8008f02:	3301      	adds	r3, #1
 8008f04:	613b      	str	r3, [r7, #16]
 8008f06:	693a      	ldr	r2, [r7, #16]
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d3f1      	bcc.n	8008ef2 <Protocol_Receive+0x8a>
					}
					
					// 重置帧状态，准备接收下一帧
					in_frame = 0;
 8008f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8008f4c <Protocol_Receive+0xe4>)
 8008f10:	2200      	movs	r2, #0
 8008f12:	701a      	strb	r2, [r3, #0]
					frame_pos = 0;
 8008f14:	4b0e      	ldr	r3, [pc, #56]	@ (8008f50 <Protocol_Receive+0xe8>)
 8008f16:	2200      	movs	r2, #0
 8008f18:	601a      	str	r2, [r3, #0]
 8008f1a:	e00b      	b.n	8008f34 <Protocol_Receive+0xcc>
				}
			}
			else
			{
				// 缓冲区溢出，重置状态
				SerialPutString((const uint8_t*)"Frame buffer overflow!\r\n");
 8008f1c:	4810      	ldr	r0, [pc, #64]	@ (8008f60 <Protocol_Receive+0xf8>)
 8008f1e:	f7ff fa69 	bl	80083f4 <Serial_PutString>
				in_frame = 0;
 8008f22:	4b0a      	ldr	r3, [pc, #40]	@ (8008f4c <Protocol_Receive+0xe4>)
 8008f24:	2200      	movs	r2, #0
 8008f26:	701a      	strb	r2, [r3, #0]
				frame_pos = 0;
 8008f28:	4b09      	ldr	r3, [pc, #36]	@ (8008f50 <Protocol_Receive+0xe8>)
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	601a      	str	r2, [r3, #0]
				return -1;
 8008f2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008f32:	e007      	b.n	8008f44 <Protocol_Receive+0xdc>
	for (uint32_t i = 0; i < len; i++)
 8008f34:	697b      	ldr	r3, [r7, #20]
 8008f36:	3301      	adds	r3, #1
 8008f38:	617b      	str	r3, [r7, #20]
 8008f3a:	697a      	ldr	r2, [r7, #20]
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	429a      	cmp	r2, r3
 8008f40:	d39a      	bcc.n	8008e78 <Protocol_Receive+0x10>
			}
		}
	}
	return 0;
 8008f42:	2300      	movs	r3, #0
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	3718      	adds	r7, #24
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bd80      	pop	{r7, pc}
 8008f4c:	2000527c 	.word	0x2000527c
 8008f50:	20005278 	.word	0x20005278
 8008f54:	20002a78 	.word	0x20002a78
 8008f58:	20000264 	.word	0x20000264
 8008f5c:	20000278 	.word	0x20000278
 8008f60:	080098bc 	.word	0x080098bc

08008f64 <send_protocol_frame>:
uint8_t raw_frame[21]; // 转义前的数据
uint8_t escaped_buf[40];// 预留足够空间用于转义后膨胀
//[0x7E] [len(4, LSB)] [version] [receiver] [sender] [data...] [crc(4, LSB)] [0x7E]
//[cmd (2,LSB)] [page_index (2,LSB)] [status (4,LSB)]
void send_protocol_frame(uint8_t receiver, uint8_t sender, const uint8_t *data, uint32_t data_len)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b088      	sub	sp, #32
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	60ba      	str	r2, [r7, #8]
 8008f6c:	607b      	str	r3, [r7, #4]
 8008f6e:	4603      	mov	r3, r0
 8008f70:	73fb      	strb	r3, [r7, #15]
 8008f72:	460b      	mov	r3, r1
 8008f74:	73bb      	strb	r3, [r7, #14]
    // 帧体 = version(1) + receiver(1) + sender(1) + data(data_len)
    uint32_t body_len = 3 + data_len;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	3303      	adds	r3, #3
 8008f7a:	61fb      	str	r3, [r7, #28]

    body[0] = 0x01;           // version
 8008f7c:	4b4b      	ldr	r3, [pc, #300]	@ (80090ac <send_protocol_frame+0x148>)
 8008f7e:	2201      	movs	r2, #1
 8008f80:	701a      	strb	r2, [r3, #0]
    body[1] = receiver;
 8008f82:	4a4a      	ldr	r2, [pc, #296]	@ (80090ac <send_protocol_frame+0x148>)
 8008f84:	7bfb      	ldrb	r3, [r7, #15]
 8008f86:	7053      	strb	r3, [r2, #1]
    body[2] = sender;
 8008f88:	4a48      	ldr	r2, [pc, #288]	@ (80090ac <send_protocol_frame+0x148>)
 8008f8a:	7bbb      	ldrb	r3, [r7, #14]
 8008f8c:	7093      	strb	r3, [r2, #2]
    memcpy(&body[3], data, data_len);
 8008f8e:	687a      	ldr	r2, [r7, #4]
 8008f90:	68b9      	ldr	r1, [r7, #8]
 8008f92:	4847      	ldr	r0, [pc, #284]	@ (80090b0 <send_protocol_frame+0x14c>)
 8008f94:	f000 fb14 	bl	80095c0 <memcpy>

    // 计算 CRC 输入: [body_len(小端4字节)] + body
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 8008f98:	69fb      	ldr	r3, [r7, #28]
 8008f9a:	b2da      	uxtb	r2, r3
 8008f9c:	4b45      	ldr	r3, [pc, #276]	@ (80090b4 <send_protocol_frame+0x150>)
 8008f9e:	701a      	strb	r2, [r3, #0]
    crc_input_send[1] = (uint8_t)(body_len >> 8);
 8008fa0:	69fb      	ldr	r3, [r7, #28]
 8008fa2:	0a1b      	lsrs	r3, r3, #8
 8008fa4:	b2da      	uxtb	r2, r3
 8008fa6:	4b43      	ldr	r3, [pc, #268]	@ (80090b4 <send_protocol_frame+0x150>)
 8008fa8:	705a      	strb	r2, [r3, #1]
    crc_input_send[2] = (uint8_t)(body_len >> 16);
 8008faa:	69fb      	ldr	r3, [r7, #28]
 8008fac:	0c1b      	lsrs	r3, r3, #16
 8008fae:	b2da      	uxtb	r2, r3
 8008fb0:	4b40      	ldr	r3, [pc, #256]	@ (80090b4 <send_protocol_frame+0x150>)
 8008fb2:	709a      	strb	r2, [r3, #2]
    crc_input_send[3] = (uint8_t)(body_len >> 24);
 8008fb4:	69fb      	ldr	r3, [r7, #28]
 8008fb6:	0e1b      	lsrs	r3, r3, #24
 8008fb8:	b2da      	uxtb	r2, r3
 8008fba:	4b3e      	ldr	r3, [pc, #248]	@ (80090b4 <send_protocol_frame+0x150>)
 8008fbc:	70da      	strb	r2, [r3, #3]
    memcpy(&crc_input_send[4], body, body_len);
 8008fbe:	69fa      	ldr	r2, [r7, #28]
 8008fc0:	493a      	ldr	r1, [pc, #232]	@ (80090ac <send_protocol_frame+0x148>)
 8008fc2:	483d      	ldr	r0, [pc, #244]	@ (80090b8 <send_protocol_frame+0x154>)
 8008fc4:	f000 fafc 	bl	80095c0 <memcpy>

    uint32_t calc_crc = crc32_c(crc_input_send, 4 + body_len);
 8008fc8:	69fb      	ldr	r3, [r7, #28]
 8008fca:	3304      	adds	r3, #4
 8008fcc:	4619      	mov	r1, r3
 8008fce:	4839      	ldr	r0, [pc, #228]	@ (80090b4 <send_protocol_frame+0x150>)
 8008fd0:	f7ff fc88 	bl	80088e4 <crc32_c>
 8008fd4:	61b8      	str	r0, [r7, #24]

    // 构造未转义的原始帧
    int pos = 0;
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	617b      	str	r3, [r7, #20]

    raw_frame[pos++] = 0x7E;  // start flag
 8008fda:	697b      	ldr	r3, [r7, #20]
 8008fdc:	1c5a      	adds	r2, r3, #1
 8008fde:	617a      	str	r2, [r7, #20]
 8008fe0:	4a36      	ldr	r2, [pc, #216]	@ (80090bc <send_protocol_frame+0x158>)
 8008fe2:	217e      	movs	r1, #126	@ 0x7e
 8008fe4:	54d1      	strb	r1, [r2, r3]

    // 写入 length (小端)
    raw_frame[pos++] = (uint8_t)(body_len >> 0);
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	1c5a      	adds	r2, r3, #1
 8008fea:	617a      	str	r2, [r7, #20]
 8008fec:	69fa      	ldr	r2, [r7, #28]
 8008fee:	b2d1      	uxtb	r1, r2
 8008ff0:	4a32      	ldr	r2, [pc, #200]	@ (80090bc <send_protocol_frame+0x158>)
 8008ff2:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(body_len >> 8);
 8008ff4:	69fb      	ldr	r3, [r7, #28]
 8008ff6:	0a19      	lsrs	r1, r3, #8
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	1c5a      	adds	r2, r3, #1
 8008ffc:	617a      	str	r2, [r7, #20]
 8008ffe:	b2c9      	uxtb	r1, r1
 8009000:	4a2e      	ldr	r2, [pc, #184]	@ (80090bc <send_protocol_frame+0x158>)
 8009002:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(body_len >> 16);
 8009004:	69fb      	ldr	r3, [r7, #28]
 8009006:	0c19      	lsrs	r1, r3, #16
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	1c5a      	adds	r2, r3, #1
 800900c:	617a      	str	r2, [r7, #20]
 800900e:	b2c9      	uxtb	r1, r1
 8009010:	4a2a      	ldr	r2, [pc, #168]	@ (80090bc <send_protocol_frame+0x158>)
 8009012:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(body_len >> 24);
 8009014:	69fb      	ldr	r3, [r7, #28]
 8009016:	0e19      	lsrs	r1, r3, #24
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	1c5a      	adds	r2, r3, #1
 800901c:	617a      	str	r2, [r7, #20]
 800901e:	b2c9      	uxtb	r1, r1
 8009020:	4a26      	ldr	r2, [pc, #152]	@ (80090bc <send_protocol_frame+0x158>)
 8009022:	54d1      	strb	r1, [r2, r3]

    // 写入 body
    memcpy(&raw_frame[pos], body, body_len);
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	4a25      	ldr	r2, [pc, #148]	@ (80090bc <send_protocol_frame+0x158>)
 8009028:	4413      	add	r3, r2
 800902a:	69fa      	ldr	r2, [r7, #28]
 800902c:	491f      	ldr	r1, [pc, #124]	@ (80090ac <send_protocol_frame+0x148>)
 800902e:	4618      	mov	r0, r3
 8009030:	f000 fac6 	bl	80095c0 <memcpy>
    pos += body_len;
 8009034:	697a      	ldr	r2, [r7, #20]
 8009036:	69fb      	ldr	r3, [r7, #28]
 8009038:	4413      	add	r3, r2
 800903a:	617b      	str	r3, [r7, #20]

    // 写入 CRC (小端)
    raw_frame[pos++] = (uint8_t)(calc_crc >> 0);
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	1c5a      	adds	r2, r3, #1
 8009040:	617a      	str	r2, [r7, #20]
 8009042:	69ba      	ldr	r2, [r7, #24]
 8009044:	b2d1      	uxtb	r1, r2
 8009046:	4a1d      	ldr	r2, [pc, #116]	@ (80090bc <send_protocol_frame+0x158>)
 8009048:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 8);
 800904a:	69bb      	ldr	r3, [r7, #24]
 800904c:	0a19      	lsrs	r1, r3, #8
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	1c5a      	adds	r2, r3, #1
 8009052:	617a      	str	r2, [r7, #20]
 8009054:	b2c9      	uxtb	r1, r1
 8009056:	4a19      	ldr	r2, [pc, #100]	@ (80090bc <send_protocol_frame+0x158>)
 8009058:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 16);
 800905a:	69bb      	ldr	r3, [r7, #24]
 800905c:	0c19      	lsrs	r1, r3, #16
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	1c5a      	adds	r2, r3, #1
 8009062:	617a      	str	r2, [r7, #20]
 8009064:	b2c9      	uxtb	r1, r1
 8009066:	4a15      	ldr	r2, [pc, #84]	@ (80090bc <send_protocol_frame+0x158>)
 8009068:	54d1      	strb	r1, [r2, r3]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 24);
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	0e19      	lsrs	r1, r3, #24
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	1c5a      	adds	r2, r3, #1
 8009072:	617a      	str	r2, [r7, #20]
 8009074:	b2c9      	uxtb	r1, r1
 8009076:	4a11      	ldr	r2, [pc, #68]	@ (80090bc <send_protocol_frame+0x158>)
 8009078:	54d1      	strb	r1, [r2, r3]

    raw_frame[pos++] = 0x7E;  // end flag
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	1c5a      	adds	r2, r3, #1
 800907e:	617a      	str	r2, [r7, #20]
 8009080:	4a0e      	ldr	r2, [pc, #56]	@ (80090bc <send_protocol_frame+0x158>)
 8009082:	217e      	movs	r1, #126	@ 0x7e
 8009084:	54d1      	strb	r1, [r2, r3]

    // 转义编码
    uint32_t escaped_len = encode_escape(escaped_buf, raw_frame, pos);
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	461a      	mov	r2, r3
 800908a:	490c      	ldr	r1, [pc, #48]	@ (80090bc <send_protocol_frame+0x158>)
 800908c:	480c      	ldr	r0, [pc, #48]	@ (80090c0 <send_protocol_frame+0x15c>)
 800908e:	f7ff fc9c 	bl	80089ca <encode_escape>
 8009092:	6138      	str	r0, [r7, #16]
    HAL_UART_Transmit(&huart1, escaped_buf, escaped_len,1000);
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	b29a      	uxth	r2, r3
 8009098:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800909c:	4908      	ldr	r1, [pc, #32]	@ (80090c0 <send_protocol_frame+0x15c>)
 800909e:	4809      	ldr	r0, [pc, #36]	@ (80090c4 <send_protocol_frame+0x160>)
 80090a0:	f7fc fd02 	bl	8005aa8 <HAL_UART_Transmit>

}
 80090a4:	bf00      	nop
 80090a6:	3720      	adds	r7, #32
 80090a8:	46bd      	mov	sp, r7
 80090aa:	bd80      	pop	{r7, pc}
 80090ac:	20005290 	.word	0x20005290
 80090b0:	20005293 	.word	0x20005293
 80090b4:	200052a0 	.word	0x200052a0
 80090b8:	200052a4 	.word	0x200052a4
 80090bc:	200052ac 	.word	0x200052ac
 80090c0:	200052c4 	.word	0x200052c4
 80090c4:	2000004c 	.word	0x2000004c

080090c8 <STMFLASH_ReadHalfWord>:
  * @note   This function can be used for STM32H5 devices.
  * @param  faddr: The address to be read (the multiple of the address, which is 2)
  * @retval Value of specified address
  */
uint16_t STMFLASH_ReadHalfWord(uint32_t faddr)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b083      	sub	sp, #12
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
	return *(uint16_t*)faddr;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	881b      	ldrh	r3, [r3, #0]
}
 80090d4:	4618      	mov	r0, r3
 80090d6:	370c      	adds	r7, #12
 80090d8:	46bd      	mov	sp, r7
 80090da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090de:	4770      	bx	lr

080090e0 <STMFLASH_Write_NoCheck>:
// 使用 static 确保在 BSS 段分配，且对齐
__attribute__((aligned(16))) static uint64_t qw_data_static[2];
static uint16_t temp_static[8];  // 临时缓冲区也使用静态存储

static void STMFLASH_Write_NoCheck(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
{ 			  
 80090e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80090e4:	b0a0      	sub	sp, #128	@ 0x80
 80090e6:	af00      	add	r7, sp, #0
 80090e8:	6778      	str	r0, [r7, #116]	@ 0x74
 80090ea:	6739      	str	r1, [r7, #112]	@ 0x70
 80090ec:	4613      	mov	r3, r2
 80090ee:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
	// ⚠️ 安全检查：防止 NULL 指针访问和越界
	if (pBuffer == NULL || NumToWrite == 0) {
 80090f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	f000 80ff 	beq.w	80092f8 <STMFLASH_Write_NoCheck+0x218>
 80090fa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80090fe:	2b00      	cmp	r3, #0
 8009100:	f000 80fa 	beq.w	80092f8 <STMFLASH_Write_NoCheck+0x218>
		return;
	}
	
	// ⚠️ 防止地址溢出（Flash 范围检查）
	if (WriteAddr < STM32_FLASH_BASE || 
 8009104:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009106:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800910a:	f0c0 80f7 	bcc.w	80092fc <STMFLASH_Write_NoCheck+0x21c>
 800910e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009110:	4b7e      	ldr	r3, [pc, #504]	@ (800930c <STMFLASH_Write_NoCheck+0x22c>)
 8009112:	429a      	cmp	r2, r3
 8009114:	f200 80f2 	bhi.w	80092fc <STMFLASH_Write_NoCheck+0x21c>
	    WriteAddr >= (STM32_FLASH_BASE + 0x20000) ||
	    WriteAddr + (NumToWrite * 2) > (STM32_FLASH_BASE + 0x20000)) {
 8009118:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800911c:	005b      	lsls	r3, r3, #1
 800911e:	461a      	mov	r2, r3
 8009120:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009122:	441a      	add	r2, r3
	    WriteAddr >= (STM32_FLASH_BASE + 0x20000) ||
 8009124:	4b7a      	ldr	r3, [pc, #488]	@ (8009310 <STMFLASH_Write_NoCheck+0x230>)
 8009126:	429a      	cmp	r2, r3
 8009128:	f200 80e8 	bhi.w	80092fc <STMFLASH_Write_NoCheck+0x21c>
	// ⚠️ 关键修复：使用静态全局 qw_data_static 避免栈溢出
	// 不在栈上分配，防止访问 0x20008000 导致总线错误
	
	// STM32H5 requires 128-bit (quadword) programming, 16-byte aligned
	// Process 8 halfwords (16 bytes) at a time
	for(i=0; i<NumToWrite; i+=8)
 800912c:	2300      	movs	r3, #0
 800912e:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8009132:	e0d9      	b.n	80092e8 <STMFLASH_Write_NoCheck+0x208>
	{
		// ⚠️ 使用静态 temp_static，避免在栈上重复分配
		// 初始化为 0xFFFF padding
		for(uint16_t k=0; k<8; k++) {
 8009134:	2300      	movs	r3, #0
 8009136:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
 800913a:	e00b      	b.n	8009154 <STMFLASH_Write_NoCheck+0x74>
			temp_static[k] = 0xFFFF;
 800913c:	f8b7 107c 	ldrh.w	r1, [r7, #124]	@ 0x7c
 8009140:	4a74      	ldr	r2, [pc, #464]	@ (8009314 <STMFLASH_Write_NoCheck+0x234>)
 8009142:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009146:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
		for(uint16_t k=0; k<8; k++) {
 800914a:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 800914e:	3301      	adds	r3, #1
 8009150:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
 8009154:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8009158:	2b07      	cmp	r3, #7
 800915a:	d9ef      	bls.n	800913c <STMFLASH_Write_NoCheck+0x5c>
		}
		
		// Copy available halfwords
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 800915c:	2300      	movs	r3, #0
 800915e:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 8009162:	e012      	b.n	800918a <STMFLASH_Write_NoCheck+0xaa>
			temp_static[j] = pBuffer[i+j];
 8009164:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8009168:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800916c:	4413      	add	r3, r2
 800916e:	005a      	lsls	r2, r3, #1
 8009170:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009172:	4413      	add	r3, r2
 8009174:	f8b7 107a 	ldrh.w	r1, [r7, #122]	@ 0x7a
 8009178:	881b      	ldrh	r3, [r3, #0]
 800917a:	4a66      	ldr	r2, [pc, #408]	@ (8009314 <STMFLASH_Write_NoCheck+0x234>)
 800917c:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8009180:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8009184:	3301      	adds	r3, #1
 8009186:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 800918a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800918e:	2b07      	cmp	r3, #7
 8009190:	d808      	bhi.n	80091a4 <STMFLASH_Write_NoCheck+0xc4>
 8009192:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8009196:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800919a:	441a      	add	r2, r3
 800919c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80091a0:	429a      	cmp	r2, r3
 80091a2:	dbdf      	blt.n	8009164 <STMFLASH_Write_NoCheck+0x84>
		}
		
		// Pack 8 halfwords into two 64-bit words (128-bit total)
		qw_data_static[0] = ((uint64_t)temp_static[0])       |
 80091a4:	4b5b      	ldr	r3, [pc, #364]	@ (8009314 <STMFLASH_Write_NoCheck+0x234>)
 80091a6:	881b      	ldrh	r3, [r3, #0]
 80091a8:	b29b      	uxth	r3, r3
 80091aa:	2200      	movs	r2, #0
 80091ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80091ae:	667a      	str	r2, [r7, #100]	@ 0x64
		                    ((uint64_t)temp_static[1] << 16) |
 80091b0:	4b58      	ldr	r3, [pc, #352]	@ (8009314 <STMFLASH_Write_NoCheck+0x234>)
 80091b2:	885b      	ldrh	r3, [r3, #2]
 80091b4:	b29b      	uxth	r3, r3
 80091b6:	2200      	movs	r2, #0
 80091b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80091ba:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80091bc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80091c0:	460b      	mov	r3, r1
 80091c2:	0c1b      	lsrs	r3, r3, #16
 80091c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80091c6:	460b      	mov	r3, r1
 80091c8:	041b      	lsls	r3, r3, #16
 80091ca:	643b      	str	r3, [r7, #64]	@ 0x40
		qw_data_static[0] = ((uint64_t)temp_static[0])       |
 80091cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80091ce:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80091d2:	4602      	mov	r2, r0
 80091d4:	4313      	orrs	r3, r2
 80091d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80091d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091da:	460a      	mov	r2, r1
 80091dc:	4313      	orrs	r3, r2
 80091de:	65fb      	str	r3, [r7, #92]	@ 0x5c
		                    ((uint64_t)temp_static[2] << 32) |
 80091e0:	4b4c      	ldr	r3, [pc, #304]	@ (8009314 <STMFLASH_Write_NoCheck+0x234>)
 80091e2:	889b      	ldrh	r3, [r3, #4]
 80091e4:	b29b      	uxth	r3, r3
 80091e6:	2200      	movs	r2, #0
 80091e8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80091ea:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80091ec:	f04f 0200 	mov.w	r2, #0
 80091f0:	f04f 0300 	mov.w	r3, #0
 80091f4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80091f6:	000b      	movs	r3, r1
 80091f8:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[1] << 16) |
 80091fa:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80091fc:	4311      	orrs	r1, r2
 80091fe:	6539      	str	r1, [r7, #80]	@ 0x50
 8009200:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8009202:	430b      	orrs	r3, r1
 8009204:	657b      	str	r3, [r7, #84]	@ 0x54
		                    ((uint64_t)temp_static[3] << 48);
 8009206:	4b43      	ldr	r3, [pc, #268]	@ (8009314 <STMFLASH_Write_NoCheck+0x234>)
 8009208:	88db      	ldrh	r3, [r3, #6]
 800920a:	b29b      	uxth	r3, r3
 800920c:	2200      	movs	r2, #0
 800920e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009210:	637a      	str	r2, [r7, #52]	@ 0x34
 8009212:	f04f 0200 	mov.w	r2, #0
 8009216:	f04f 0300 	mov.w	r3, #0
 800921a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800921c:	040b      	lsls	r3, r1, #16
 800921e:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[2] << 32) |
 8009220:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009222:	4311      	orrs	r1, r2
 8009224:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009226:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009228:	430b      	orrs	r3, r1
 800922a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		qw_data_static[0] = ((uint64_t)temp_static[0])       |
 800922c:	4b3a      	ldr	r3, [pc, #232]	@ (8009318 <STMFLASH_Write_NoCheck+0x238>)
 800922e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009232:	e9c3 1200 	strd	r1, r2, [r3]
		qw_data_static[1] = ((uint64_t)temp_static[4])       |
 8009236:	4b37      	ldr	r3, [pc, #220]	@ (8009314 <STMFLASH_Write_NoCheck+0x234>)
 8009238:	891b      	ldrh	r3, [r3, #8]
 800923a:	b29b      	uxth	r3, r3
 800923c:	2200      	movs	r2, #0
 800923e:	623b      	str	r3, [r7, #32]
 8009240:	627a      	str	r2, [r7, #36]	@ 0x24
		                    ((uint64_t)temp_static[5] << 16) |
 8009242:	4b34      	ldr	r3, [pc, #208]	@ (8009314 <STMFLASH_Write_NoCheck+0x234>)
 8009244:	895b      	ldrh	r3, [r3, #10]
 8009246:	b29b      	uxth	r3, r3
 8009248:	2200      	movs	r2, #0
 800924a:	61bb      	str	r3, [r7, #24]
 800924c:	61fa      	str	r2, [r7, #28]
 800924e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009252:	460b      	mov	r3, r1
 8009254:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009258:	460b      	mov	r3, r1
 800925a:	ea4f 4a03 	mov.w	sl, r3, lsl #16
		qw_data_static[1] = ((uint64_t)temp_static[4])       |
 800925e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009262:	460b      	mov	r3, r1
 8009264:	ea43 080a 	orr.w	r8, r3, sl
 8009268:	4613      	mov	r3, r2
 800926a:	ea43 090b 	orr.w	r9, r3, fp
		                    ((uint64_t)temp_static[6] << 32) |
 800926e:	4b29      	ldr	r3, [pc, #164]	@ (8009314 <STMFLASH_Write_NoCheck+0x234>)
 8009270:	899b      	ldrh	r3, [r3, #12]
 8009272:	b29b      	uxth	r3, r3
 8009274:	2200      	movs	r2, #0
 8009276:	613b      	str	r3, [r7, #16]
 8009278:	617a      	str	r2, [r7, #20]
 800927a:	f04f 0200 	mov.w	r2, #0
 800927e:	f04f 0300 	mov.w	r3, #0
 8009282:	6939      	ldr	r1, [r7, #16]
 8009284:	000b      	movs	r3, r1
 8009286:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[5] << 16) |
 8009288:	ea48 0402 	orr.w	r4, r8, r2
 800928c:	ea49 0503 	orr.w	r5, r9, r3
		                    ((uint64_t)temp_static[7] << 48);
 8009290:	4b20      	ldr	r3, [pc, #128]	@ (8009314 <STMFLASH_Write_NoCheck+0x234>)
 8009292:	89db      	ldrh	r3, [r3, #14]
 8009294:	b29b      	uxth	r3, r3
 8009296:	2200      	movs	r2, #0
 8009298:	60bb      	str	r3, [r7, #8]
 800929a:	60fa      	str	r2, [r7, #12]
 800929c:	f04f 0200 	mov.w	r2, #0
 80092a0:	f04f 0300 	mov.w	r3, #0
 80092a4:	68b9      	ldr	r1, [r7, #8]
 80092a6:	040b      	lsls	r3, r1, #16
 80092a8:	2200      	movs	r2, #0
		                    ((uint64_t)temp_static[6] << 32) |
 80092aa:	ea44 0102 	orr.w	r1, r4, r2
 80092ae:	6039      	str	r1, [r7, #0]
 80092b0:	432b      	orrs	r3, r5
 80092b2:	607b      	str	r3, [r7, #4]
		qw_data_static[1] = ((uint64_t)temp_static[4])       |
 80092b4:	4b18      	ldr	r3, [pc, #96]	@ (8009318 <STMFLASH_Write_NoCheck+0x238>)
 80092b6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80092ba:	e9c3 1202 	strd	r1, r2, [r3, #8]

		// ⚠️ 关键修复：使用静态变量地址，避免栈溢出导致的非法地址访问
		// 之前栈上的 qw_data 地址可能是 0x20008000（超出 RAM 范围）
		HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 
 80092be:	4b16      	ldr	r3, [pc, #88]	@ (8009318 <STMFLASH_Write_NoCheck+0x238>)
 80092c0:	461a      	mov	r2, r3
 80092c2:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80092c4:	2002      	movs	r0, #2
 80092c6:	f7f8 ff35 	bl	8002134 <HAL_FLASH_Program>
 80092ca:	4603      	mov	r3, r0
 80092cc:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79
		                                              WriteAddr, 
		                                              (uint32_t)(&qw_data_static[0]));

		        if (status != HAL_OK) {
 80092d0:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d113      	bne.n	8009300 <STMFLASH_Write_NoCheck+0x220>
		            return;
		        }
		WriteAddr += 16; // Advance by 16 bytes
 80092d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80092da:	3310      	adds	r3, #16
 80092dc:	677b      	str	r3, [r7, #116]	@ 0x74
	for(i=0; i<NumToWrite; i+=8)
 80092de:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80092e2:	3308      	adds	r3, #8
 80092e4:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 80092e8:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 80092ec:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80092f0:	429a      	cmp	r2, r3
 80092f2:	f4ff af1f 	bcc.w	8009134 <STMFLASH_Write_NoCheck+0x54>
 80092f6:	e004      	b.n	8009302 <STMFLASH_Write_NoCheck+0x222>
		return;
 80092f8:	bf00      	nop
 80092fa:	e002      	b.n	8009302 <STMFLASH_Write_NoCheck+0x222>
		return;  // 地址越界，拒绝写入
 80092fc:	bf00      	nop
 80092fe:	e000      	b.n	8009302 <STMFLASH_Write_NoCheck+0x222>
		            return;
 8009300:	bf00      	nop
	}
} 
 8009302:	3780      	adds	r7, #128	@ 0x80
 8009304:	46bd      	mov	sp, r7
 8009306:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800930a:	bf00      	nop
 800930c:	0801ffff 	.word	0x0801ffff
 8009310:	08020000 	.word	0x08020000
 8009314:	20005300 	.word	0x20005300
 8009318:	200052f0 	.word	0x200052f0

0800931c <STMFLASH_Write>:
  * 
  * @warning Interrupts are disabled during Flash operations to prevent conflicts.
  * @warning Function returns silently on error (NULL pointer, address out of range, misalignment).
  */
void STMFLASH_Write(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b08e      	sub	sp, #56	@ 0x38
 8009320:	af00      	add	r7, sp, #0
 8009322:	60f8      	str	r0, [r7, #12]
 8009324:	60b9      	str	r1, [r7, #8]
 8009326:	4613      	mov	r3, r2
 8009328:	80fb      	strh	r3, [r7, #6]
	// 安全检查：防止 NULL 指针和无效参数
	if (pBuffer == NULL || NumToWrite == 0) {
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	2b00      	cmp	r3, #0
 800932e:	f000 80eb 	beq.w	8009508 <STMFLASH_Write+0x1ec>
 8009332:	88fb      	ldrh	r3, [r7, #6]
 8009334:	2b00      	cmp	r3, #0
 8009336:	f000 80e7 	beq.w	8009508 <STMFLASH_Write+0x1ec>
		return;
	}
	
	// ⚠️ Address alignment check: STM32H5 Flash programming requires 16-byte alignment
	if ((WriteAddr & 0x0F) != 0) {
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	f003 030f 	and.w	r3, r3, #15
 8009340:	2b00      	cmp	r3, #0
 8009342:	f040 80e3 	bne.w	800950c <STMFLASH_Write+0x1f0>
	}
	
	uint32_t secpos;	   // Sector index/position in Flash
	uint16_t secoff;	   // Offset within sector (in halfwords)
	uint16_t secremain;    // Remaining space in current sector (in halfwords)	   
 	uint16_t i = 0;        // Loop counter (must initialize to 0)
 8009346:	2300      	movs	r3, #0
 8009348:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint32_t offaddr;      // Offset address (relative to Flash base)
	
	// Validate address is within valid Flash range (STM32H503: 128KB total)
	if(WriteAddr<STM32_FLASH_BASE || WriteAddr>=(STM32_FLASH_BASE+0x20000))return; // Invalid address
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009350:	f0c0 80de 	bcc.w	8009510 <STMFLASH_Write+0x1f4>
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	4a70      	ldr	r2, [pc, #448]	@ (8009518 <STMFLASH_Write+0x1fc>)
 8009358:	4293      	cmp	r3, r2
 800935a:	f200 80d9 	bhi.w	8009510 <STMFLASH_Write+0x1f4>
  __ASM volatile ("cpsid i" : : : "memory");
 800935e:	b672      	cpsid	i
}
 8009360:	bf00      	nop
	
	__disable_irq();  // Disable interrupts during Flash operation
	HAL_FLASH_Unlock();  // Unlock Flash for writing
 8009362:	f7f8 ff25 	bl	80021b0 <HAL_FLASH_Unlock>
	
	offaddr=WriteAddr-STM32_FLASH_BASE;		// Calculate offset from Flash base
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800936c:	62bb      	str	r3, [r7, #40]	@ 0x28
	secpos=offaddr/STM_SECTOR_SIZE;			// Calculate sector index (0~15 for STM32H503 with 8KB sectors)
 800936e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009370:	0b5b      	lsrs	r3, r3, #13
 8009372:	637b      	str	r3, [r7, #52]	@ 0x34
	secoff=(offaddr%STM_SECTOR_SIZE)/2;		// Calculate offset within sector (in halfwords, 2 bytes each)
 8009374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009376:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800937a:	085b      	lsrs	r3, r3, #1
 800937c:	867b      	strh	r3, [r7, #50]	@ 0x32
	secremain=STM_SECTOR_SIZE/2-secoff;		// Calculate remaining space in current sector (in halfwords)
 800937e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009380:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8009384:	863b      	strh	r3, [r7, #48]	@ 0x30
	
	if(NumToWrite<=secremain)secremain=NumToWrite;  // Data fits within current sector
 8009386:	88fa      	ldrh	r2, [r7, #6]
 8009388:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800938a:	429a      	cmp	r2, r3
 800938c:	d801      	bhi.n	8009392 <STMFLASH_Write+0x76>
 800938e:	88fb      	ldrh	r3, [r7, #6]
 8009390:	863b      	strh	r3, [r7, #48]	@ 0x30
	while(1) 
	{	
		// Read entire sector into buffer for read-modify-write operation
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 8009392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009394:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8009398:	035b      	lsls	r3, r3, #13
 800939a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800939e:	495f      	ldr	r1, [pc, #380]	@ (800951c <STMFLASH_Write+0x200>)
 80093a0:	4618      	mov	r0, r3
 80093a2:	f000 f8bf 	bl	8009524 <STMFLASH_Read>
		
		// Check if sector needs erasing (any non-0xFFFF byte means erase required)
		for(i=0;i<secremain;i++)
 80093a6:	2300      	movs	r3, #0
 80093a8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80093aa:	e00c      	b.n	80093c6 <STMFLASH_Write+0xaa>
		{
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;  // Found non-erased byte, need erase
 80093ac:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80093ae:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80093b0:	4413      	add	r3, r2
 80093b2:	4a5a      	ldr	r2, [pc, #360]	@ (800951c <STMFLASH_Write+0x200>)
 80093b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80093bc:	4293      	cmp	r3, r2
 80093be:	d107      	bne.n	80093d0 <STMFLASH_Write+0xb4>
		for(i=0;i<secremain;i++)
 80093c0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80093c2:	3301      	adds	r3, #1
 80093c4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80093c6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80093c8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80093ca:	429a      	cmp	r2, r3
 80093cc:	d3ee      	bcc.n	80093ac <STMFLASH_Write+0x90>
 80093ce:	e000      	b.n	80093d2 <STMFLASH_Write+0xb6>
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;  // Found non-erased byte, need erase
 80093d0:	bf00      	nop
		}
		
		 if(i<secremain)  // Erase is needed
 80093d2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80093d4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80093d6:	429a      	cmp	r2, r3
 80093d8:	d268      	bcs.n	80094ac <STMFLASH_Write+0x190>
		 {
			// Configure sector erase parameters
			FLASH_EraseInitTypeDef EraseInitStruct;
			uint32_t SectorError = 0;
 80093da:	2300      	movs	r3, #0
 80093dc:	613b      	str	r3, [r7, #16]
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 80093de:	2304      	movs	r3, #4
 80093e0:	617b      	str	r3, [r7, #20]
			EraseInitStruct.Banks     = FLASH_BANK_1;
 80093e2:	2301      	movs	r3, #1
 80093e4:	61bb      	str	r3, [r7, #24]
			EraseInitStruct.Sector    = secpos;   // Sector to erase (8KB sectors for STM32H503)
 80093e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093e8:	61fb      	str	r3, [r7, #28]
			EraseInitStruct.NbSectors = 1;        // Erase one sector at a time
 80093ea:	2301      	movs	r3, #1
 80093ec:	623b      	str	r3, [r7, #32]
			__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80093ee:	4b4c      	ldr	r3, [pc, #304]	@ (8009520 <STMFLASH_Write+0x204>)
 80093f0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80093f4:	4a4a      	ldr	r2, [pc, #296]	@ (8009520 <STMFLASH_Write+0x204>)
 80093f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80093fa:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
 80093fe:	4b48      	ldr	r3, [pc, #288]	@ (8009520 <STMFLASH_Write+0x204>)
 8009400:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8009404:	4a46      	ldr	r2, [pc, #280]	@ (8009520 <STMFLASH_Write+0x204>)
 8009406:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800940a:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 800940e:	4b44      	ldr	r3, [pc, #272]	@ (8009520 <STMFLASH_Write+0x204>)
 8009410:	f44f 021e 	mov.w	r2, #10354688	@ 0x9e0000
 8009414:	631a      	str	r2, [r3, #48]	@ 0x30
//			 // ⚠️ Note: interrupts already disabled at function entry
//			    __disable_irq();

			    HAL_StatusTypeDef erase_status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8009416:	f107 0210 	add.w	r2, r7, #16
 800941a:	f107 0314 	add.w	r3, r7, #20
 800941e:	4611      	mov	r1, r2
 8009420:	4618      	mov	r0, r3
 8009422:	f7f8 ffab 	bl	800237c <HAL_FLASHEx_Erase>
 8009426:	4603      	mov	r3, r0
 8009428:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

//			    __enable_irq();

			    if (erase_status != HAL_OK) {
 800942c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009430:	2b00      	cmp	r3, #0
 8009432:	d003      	beq.n	800943c <STMFLASH_Write+0x120>
			        HAL_FLASH_Lock();
 8009434:	f7f8 fee2 	bl	80021fc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8009438:	b662      	cpsie	i
}
 800943a:	e06a      	b.n	8009512 <STMFLASH_Write+0x1f6>
			        return;
			    }
			
			// After erase, fill buffer with 0xFFFF (erased state)
			// Note: memset fills bytes, so we must loop to fill halfwords correctly
			for(i=0; i<(PAGE_SIZE/4); i++) {
 800943c:	2300      	movs	r3, #0
 800943e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8009440:	e008      	b.n	8009454 <STMFLASH_Write+0x138>
				STMFLASH_BUF[i] = 0xFFFF;
 8009442:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009444:	4a35      	ldr	r2, [pc, #212]	@ (800951c <STMFLASH_Write+0x200>)
 8009446:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800944a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0; i<(PAGE_SIZE/4); i++) {
 800944e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009450:	3301      	adds	r3, #1
 8009452:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8009454:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009456:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800945a:	d3f2      	bcc.n	8009442 <STMFLASH_Write+0x126>
			}
			
			// Merge new data into buffer (read-modify-write)
			for(i=0;i<secremain;i++)
 800945c:	2300      	movs	r3, #0
 800945e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8009460:	e013      	b.n	800948a <STMFLASH_Write+0x16e>
			{
				// Prevent buffer overflow
				if ((i+secoff) >= (PAGE_SIZE/4)) {
 8009462:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009464:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009466:	4413      	add	r3, r2
 8009468:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800946c:	da12      	bge.n	8009494 <STMFLASH_Write+0x178>
					break;  // Stop if exceeding buffer bounds
				}
				STMFLASH_BUF[i+secoff]=pBuffer[i];	  
 800946e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009470:	005b      	lsls	r3, r3, #1
 8009472:	68ba      	ldr	r2, [r7, #8]
 8009474:	441a      	add	r2, r3
 8009476:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8009478:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800947a:	440b      	add	r3, r1
 800947c:	8811      	ldrh	r1, [r2, #0]
 800947e:	4a27      	ldr	r2, [pc, #156]	@ (800951c <STMFLASH_Write+0x200>)
 8009480:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0;i<secremain;i++)
 8009484:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009486:	3301      	adds	r3, #1
 8009488:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800948a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800948c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800948e:	429a      	cmp	r2, r3
 8009490:	d3e7      	bcc.n	8009462 <STMFLASH_Write+0x146>
 8009492:	e000      	b.n	8009496 <STMFLASH_Write+0x17a>
					break;  // Stop if exceeding buffer bounds
 8009494:	bf00      	nop
			}
			
			// Write entire sector back to Flash
			STMFLASH_Write_NoCheck(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 8009496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009498:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800949c:	035b      	lsls	r3, r3, #13
 800949e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80094a2:	491e      	ldr	r1, [pc, #120]	@ (800951c <STMFLASH_Write+0x200>)
 80094a4:	4618      	mov	r0, r3
 80094a6:	f7ff fe1b 	bl	80090e0 <STMFLASH_Write_NoCheck>
 80094aa:	e005      	b.n	80094b8 <STMFLASH_Write+0x19c>

		 }else {
		 	// Sector already erased, write directly without erase operation
		 	STMFLASH_Write_NoCheck(WriteAddr,pBuffer,secremain);
 80094ac:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80094ae:	461a      	mov	r2, r3
 80094b0:	68b9      	ldr	r1, [r7, #8]
 80094b2:	68f8      	ldr	r0, [r7, #12]
 80094b4:	f7ff fe14 	bl	80090e0 <STMFLASH_Write_NoCheck>

		 }
		
		if(NumToWrite==secremain)break;  // All data written, exit loop
 80094b8:	88fa      	ldrh	r2, [r7, #6]
 80094ba:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80094bc:	429a      	cmp	r2, r3
 80094be:	d01e      	beq.n	80094fe <STMFLASH_Write+0x1e2>
		else  // More data to write, continue to next sector
		{
			secpos++;				// Move to next sector		
 80094c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094c2:	3301      	adds	r3, #1
 80094c4:	637b      	str	r3, [r7, #52]	@ 0x34
			secoff=0;				// Reset offset to beginning of sector	 
 80094c6:	2300      	movs	r3, #0
 80094c8:	867b      	strh	r3, [r7, #50]	@ 0x32
		   	pBuffer+=secremain;  	// Advance source buffer pointer
 80094ca:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80094cc:	005b      	lsls	r3, r3, #1
 80094ce:	68ba      	ldr	r2, [r7, #8]
 80094d0:	4413      	add	r3, r2
 80094d2:	60bb      	str	r3, [r7, #8]
		WriteAddr+=secremain*2;	// Advance write address (secremain is in halfwords, multiply by 2 for bytes)	   
 80094d4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80094d6:	005b      	lsls	r3, r3, #1
 80094d8:	461a      	mov	r2, r3
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	4413      	add	r3, r2
 80094de:	60fb      	str	r3, [r7, #12]
		   	NumToWrite-=secremain;	// Decrease remaining count
 80094e0:	88fa      	ldrh	r2, [r7, #6]
 80094e2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80094e4:	1ad3      	subs	r3, r2, r3
 80094e6:	80fb      	strh	r3, [r7, #6]
		   	
		   	// Calculate how much to write in next iteration
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;  // Next sector will be full
 80094e8:	88fb      	ldrh	r3, [r7, #6]
 80094ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094ee:	d903      	bls.n	80094f8 <STMFLASH_Write+0x1dc>
 80094f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80094f4:	863b      	strh	r3, [r7, #48]	@ 0x30
 80094f6:	e74c      	b.n	8009392 <STMFLASH_Write+0x76>
			else secremain=NumToWrite;  // Last partial sector
 80094f8:	88fb      	ldrh	r3, [r7, #6]
 80094fa:	863b      	strh	r3, [r7, #48]	@ 0x30
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 80094fc:	e749      	b.n	8009392 <STMFLASH_Write+0x76>
		if(NumToWrite==secremain)break;  // All data written, exit loop
 80094fe:	bf00      	nop
		}	 
	};	
	
	HAL_FLASH_Lock();  // Lock Flash after operation
 8009500:	f7f8 fe7c 	bl	80021fc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8009504:	b662      	cpsie	i
}
 8009506:	e004      	b.n	8009512 <STMFLASH_Write+0x1f6>
		return;
 8009508:	bf00      	nop
 800950a:	e002      	b.n	8009512 <STMFLASH_Write+0x1f6>
		return;
 800950c:	bf00      	nop
 800950e:	e000      	b.n	8009512 <STMFLASH_Write+0x1f6>
	if(WriteAddr<STM32_FLASH_BASE || WriteAddr>=(STM32_FLASH_BASE+0x20000))return; // Invalid address
 8009510:	bf00      	nop
	__enable_irq();    // Re-enable interrupts
}
 8009512:	3738      	adds	r7, #56	@ 0x38
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}
 8009518:	0801ffff 	.word	0x0801ffff
 800951c:	20005310 	.word	0x20005310
 8009520:	40022000 	.word	0x40022000

08009524 <STMFLASH_Read>:
  * 
  * @warning No boundary checking is performed. Ensure ReadAddr and buffer size are valid.
  * @note   This is a simple memory-mapped read operation, safe to call anytime.
  */
void STMFLASH_Read(uint32_t ReadAddr,uint16_t *pBuffer,uint16_t NumToRead)
{
 8009524:	b590      	push	{r4, r7, lr}
 8009526:	b087      	sub	sp, #28
 8009528:	af00      	add	r7, sp, #0
 800952a:	60f8      	str	r0, [r7, #12]
 800952c:	60b9      	str	r1, [r7, #8]
 800952e:	4613      	mov	r3, r2
 8009530:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	for(i=0;i<NumToRead;i++)
 8009532:	2300      	movs	r3, #0
 8009534:	82fb      	strh	r3, [r7, #22]
 8009536:	e00e      	b.n	8009556 <STMFLASH_Read+0x32>
	{
		pBuffer[i]=STMFLASH_ReadHalfWord(ReadAddr);// Read 2 bytes (1 halfword)
 8009538:	8afb      	ldrh	r3, [r7, #22]
 800953a:	005b      	lsls	r3, r3, #1
 800953c:	68ba      	ldr	r2, [r7, #8]
 800953e:	18d4      	adds	r4, r2, r3
 8009540:	68f8      	ldr	r0, [r7, #12]
 8009542:	f7ff fdc1 	bl	80090c8 <STMFLASH_ReadHalfWord>
 8009546:	4603      	mov	r3, r0
 8009548:	8023      	strh	r3, [r4, #0]
		ReadAddr+=2;// Advance address by 2 bytes	
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	3302      	adds	r3, #2
 800954e:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToRead;i++)
 8009550:	8afb      	ldrh	r3, [r7, #22]
 8009552:	3301      	adds	r3, #1
 8009554:	82fb      	strh	r3, [r7, #22]
 8009556:	8afa      	ldrh	r2, [r7, #22]
 8009558:	88fb      	ldrh	r3, [r7, #6]
 800955a:	429a      	cmp	r2, r3
 800955c:	d3ec      	bcc.n	8009538 <STMFLASH_Read+0x14>
	}
}
 800955e:	bf00      	nop
 8009560:	bf00      	nop
 8009562:	371c      	adds	r7, #28
 8009564:	46bd      	mov	sp, r7
 8009566:	bd90      	pop	{r4, r7, pc}

08009568 <memset>:
 8009568:	4402      	add	r2, r0
 800956a:	4603      	mov	r3, r0
 800956c:	4293      	cmp	r3, r2
 800956e:	d100      	bne.n	8009572 <memset+0xa>
 8009570:	4770      	bx	lr
 8009572:	f803 1b01 	strb.w	r1, [r3], #1
 8009576:	e7f9      	b.n	800956c <memset+0x4>

08009578 <__libc_init_array>:
 8009578:	b570      	push	{r4, r5, r6, lr}
 800957a:	4d0d      	ldr	r5, [pc, #52]	@ (80095b0 <__libc_init_array+0x38>)
 800957c:	2600      	movs	r6, #0
 800957e:	4c0d      	ldr	r4, [pc, #52]	@ (80095b4 <__libc_init_array+0x3c>)
 8009580:	1b64      	subs	r4, r4, r5
 8009582:	10a4      	asrs	r4, r4, #2
 8009584:	42a6      	cmp	r6, r4
 8009586:	d109      	bne.n	800959c <__libc_init_array+0x24>
 8009588:	4d0b      	ldr	r5, [pc, #44]	@ (80095b8 <__libc_init_array+0x40>)
 800958a:	2600      	movs	r6, #0
 800958c:	4c0b      	ldr	r4, [pc, #44]	@ (80095bc <__libc_init_array+0x44>)
 800958e:	f000 f825 	bl	80095dc <_init>
 8009592:	1b64      	subs	r4, r4, r5
 8009594:	10a4      	asrs	r4, r4, #2
 8009596:	42a6      	cmp	r6, r4
 8009598:	d105      	bne.n	80095a6 <__libc_init_array+0x2e>
 800959a:	bd70      	pop	{r4, r5, r6, pc}
 800959c:	f855 3b04 	ldr.w	r3, [r5], #4
 80095a0:	3601      	adds	r6, #1
 80095a2:	4798      	blx	r3
 80095a4:	e7ee      	b.n	8009584 <__libc_init_array+0xc>
 80095a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80095aa:	3601      	adds	r6, #1
 80095ac:	4798      	blx	r3
 80095ae:	e7f2      	b.n	8009596 <__libc_init_array+0x1e>
 80095b0:	08009d20 	.word	0x08009d20
 80095b4:	08009d20 	.word	0x08009d20
 80095b8:	08009d20 	.word	0x08009d20
 80095bc:	08009d24 	.word	0x08009d24

080095c0 <memcpy>:
 80095c0:	440a      	add	r2, r1
 80095c2:	1e43      	subs	r3, r0, #1
 80095c4:	4291      	cmp	r1, r2
 80095c6:	d100      	bne.n	80095ca <memcpy+0xa>
 80095c8:	4770      	bx	lr
 80095ca:	b510      	push	{r4, lr}
 80095cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095d0:	4291      	cmp	r1, r2
 80095d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80095d6:	d1f9      	bne.n	80095cc <memcpy+0xc>
 80095d8:	bd10      	pop	{r4, pc}
	...

080095dc <_init>:
 80095dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095de:	bf00      	nop
 80095e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095e2:	bc08      	pop	{r3}
 80095e4:	469e      	mov	lr, r3
 80095e6:	4770      	bx	lr

080095e8 <_fini>:
 80095e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ea:	bf00      	nop
 80095ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095ee:	bc08      	pop	{r3}
 80095f0:	469e      	mov	lr, r3
 80095f2:	4770      	bx	lr
