Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 07:08:10 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_9_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.745ns (22.487%)  route 2.568ns (77.513%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 5.713 - 4.000 ) 
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.170ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.155ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12407, routed)       1.262     2.213    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X114Y444       FDCE                                         r  Delay1No7_instance/Y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y444       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.291 r  Delay1No7_instance/Y_reg[12]/Q
                         net (fo=4, routed)           0.853     3.144    Delay1No6_instance/Y_reg[33]_0[12]
    SLICE_X128Y447       LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     3.196 r  Delay1No6_instance/geqOp_carry_i_10__2/O
                         net (fo=1, routed)           0.016     3.212    Sum1_0_impl_instance/FPAddSubOp_instance/S[6]
    SLICE_X128Y447       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.329 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.355    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X128Y448       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.370 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.396    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y449       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.448 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.284     3.732    Delay1No7_instance/CO[0]
    SLICE_X128Y450       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     3.798 f  Delay1No7_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.231     4.029    Delay1No6_instance/Y_reg[23]_0[0]
    SLICE_X127Y451       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.064 f  Delay1No6_instance/shiftedFracY_d1[49]_i_6__2/O
                         net (fo=1, routed)           0.098     4.162    Delay1No6_instance/shiftedFracY_d1[49]_i_6__2_n_0
    SLICE_X127Y453       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.286 f  Delay1No6_instance/shiftedFracY_d1[49]_i_3__2/O
                         net (fo=2, routed)           0.206     4.492    Delay1No6_instance/Sum1_0_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X129Y453       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.531 f  Delay1No6_instance/shiftedFracY_d1[33]_i_3__2/O
                         net (fo=48, routed)          0.484     5.015    Delay1No6_instance/shiftVal__5[1]
    SLICE_X130Y444       LUT4 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.167     5.182 r  Delay1No6_instance/shiftedFracY_d1[44]_i_1__2/O
                         net (fo=1, routed)           0.344     5.526    Sum1_0_impl_instance/FPAddSubOp_instance/Y_reg[22]_0
    SLICE_X129Y446       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12407, routed)       1.053     5.713    Sum1_0_impl_instance/FPAddSubOp_instance/clk
    SLICE_X129Y446       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/C
                         clock pessimism              0.361     6.074    
                         clock uncertainty           -0.035     6.039    
    SLICE_X129Y446       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     6.064    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                  0.538    




