Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Thu Feb  5 05:11:58 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_design_analysis -file ./report/top_kernel_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------+
|      Characteristics      |                         Path #1                         |
+---------------------------+---------------------------------------------------------+
| Requirement               | 10.000                                                  |
| Path Delay                | 4.165                                                   |
| Logic Delay               | 0.412(10%)                                              |
| Net Delay                 | 3.753(90%)                                              |
| Clock Skew                | 0.005                                                   |
| Slack                     | 5.433                                                   |
| Clock Uncertainty         | 0.035                                                   |
| Clock Pair Classification | Timed                                                   |
| Clock Delay Group         | Same Clock                                              |
| Logic Levels              | 2                                                       |
| Routes                    | 3                                                       |
| Logical Path              | FDSE/C-(96)-LUT3-(12)-LUT5-(16)-RAMB36E2/ADDRARDADDR[4] |
| Start Point Clock         | ap_clk                                                  |
| End Point Clock           | ap_clk                                                  |
| DSP Block                 | None                                                    |
| RAM Registers             | None-None                                               |
| IO Crossings              | 0                                                       |
| SLR Crossings             | 0                                                       |
| PBlocks                   | 0                                                       |
| High Fanout               | 96                                                      |
| ASYNC REG                 | 0                                                       |
| Dont Touch                | 0                                                       |
| Mark Debug                | 0                                                       |
| Start Point Pin Primitive | FDSE/C                                                  |
| End Point Pin Primitive   | RAMB36E2/ADDRARDADDR[4]                                 |
| Start Point Pin           | ap_CS_fsm_reg[0]/C                                      |
| End Point Pin             | ram_reg_bram_0/ADDRARDADDR[4]                           |
+---------------------------+---------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2447, 372)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+----+-----+----+-----+----+-----+----+
| End Point Clock | Requirement | 0 |  1  |  2 |  3  |  4 |  5  |  6 |  7  |  8 |
+-----------------+-------------+---+-----+----+-----+----+-----+----+-----+----+
| ap_clk          | 10.000ns    | 2 | 138 | 93 | 156 | 80 | 181 | 72 | 254 | 24 |
+-----------------+-------------+---+-----+----+-----+----+-----+----+-----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


