Vivado Simulator v2023.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Low_part_OR_Adder_testbench_func_impl xil_defaultlib.Low_part_OR_Adder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'Low_part_OR_Adder' does not have a parameter named SIZE [C:/Users/lolwa/low part adder 8/low part adder 8.srcs/sim_1/new/Low_part_adder_testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Low_part_OR_Adder
Compiling module xil_defaultlib.Low_part_OR_Adder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Low_part_OR_Adder_testbench_func_impl
