<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\impl\gwsynthesis\DVP.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\src\dk_video.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 26 19:38:29 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3204</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3667</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>18</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>9</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>2</td>
<td>I_tmds_clk_p</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>I_tmds_clk_p </td>
</tr>
<tr>
<td>3</td>
<td>rx0_pclk</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>rx0_pclk </td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>5</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>6</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
<td>rx0_pclk</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>50.000(MHz)</td>
<td>151.766(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_tmds_clk_p</td>
<td>74.250(MHz)</td>
<td>338.123(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>rx0_pclk</td>
<td>74.250(MHz)</td>
<td>92.939(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>124.262(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_tmds_clk_p</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_tmds_clk_p</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx0_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx0_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.955</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.387</td>
<td>3.311</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.894</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.368</td>
<td>3.231</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.786</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.383</td>
<td>3.137</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.786</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.383</td>
<td>3.137</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.763</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.368</td>
<td>3.100</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.714</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.378</td>
<td>3.061</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.626</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.383</td>
<td>2.977</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.616</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.412</td>
<td>2.997</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.465</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.373</td>
<td>2.807</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.918</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.349</td>
<td>2.236</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.856</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.433</td>
<td>2.259</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.686</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.370</td>
<td>2.025</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.307</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.402</td>
<td>1.679</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.087</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-0.397</td>
<td>1.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.113</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.068</td>
<td>-4.300</td>
<td>4.383</td>
</tr>
<tr>
<td>16</td>
<td>2.708</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_64_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.003</td>
<td>10.445</td>
</tr>
<tr>
<td>17</td>
<td>2.708</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_65_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.003</td>
<td>10.445</td>
</tr>
<tr>
<td>18</td>
<td>2.720</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_101_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.017</td>
<td>10.454</td>
</tr>
<tr>
<td>19</td>
<td>2.720</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_102_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.017</td>
<td>10.454</td>
</tr>
<tr>
<td>20</td>
<td>2.749</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>1.102</td>
<td>5.803</td>
</tr>
<tr>
<td>21</td>
<td>2.795</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_166_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.008</td>
<td>10.370</td>
</tr>
<tr>
<td>22</td>
<td>2.854</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.002</td>
<td>10.301</td>
</tr>
<tr>
<td>23</td>
<td>2.860</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_171_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.002</td>
<td>10.295</td>
</tr>
<tr>
<td>24</td>
<td>2.871</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.015</td>
<td>10.301</td>
</tr>
<tr>
<td>25</td>
<td>2.971</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>1.086</td>
<td>5.598</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.512</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.004</td>
<td>-2.163</td>
<td>1.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.291</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>I_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.881</td>
<td>0.650</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.100</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.004</td>
<td>-0.707</td>
<td>0.655</td>
</tr>
<tr>
<td>4</td>
<td>0.029</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.004</td>
<td>-0.713</td>
<td>0.790</td>
</tr>
<tr>
<td>5</td>
<td>0.144</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.004</td>
<td>-0.693</td>
<td>0.885</td>
</tr>
<tr>
<td>6</td>
<td>0.259</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>I_clk:[R]</td>
<td>0.004</td>
<td>-0.676</td>
<td>0.983</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_3_s3/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_3_s3/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_11_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_11_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_4_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_4_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_5_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_5_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_15_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_15_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_20_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_20_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_26_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_26_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.278</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>24</td>
<td>0.278</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>25</td>
<td>0.278</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.393</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-1.832</td>
<td>7.421</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.051</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-1.829</td>
<td>7.421</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.009</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-1.832</td>
<td>5.038</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.742</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.347</td>
<td>-3.966</td>
<td>6.905</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.667</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-1.829</td>
<td>5.038</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.133</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.694</td>
<td>-4.231</td>
<td>6.905</td>
</tr>
<tr>
<td>7</td>
<td>5.934</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.004</td>
<td>7.421</td>
</tr>
<tr>
<td>8</td>
<td>6.498</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.053</td>
<td>6.905</td>
</tr>
<tr>
<td>9</td>
<td>8.327</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.013</td>
<td>5.038</td>
</tr>
<tr>
<td>10</td>
<td>7.477</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.321</td>
<td>2.496</td>
</tr>
<tr>
<td>11</td>
<td>7.560</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.359</td>
<td>2.451</td>
</tr>
<tr>
<td>12</td>
<td>7.747</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.352</td>
<td>2.257</td>
</tr>
<tr>
<td>13</td>
<td>7.747</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.352</td>
<td>2.257</td>
</tr>
<tr>
<td>14</td>
<td>7.961</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.349</td>
<td>2.041</td>
</tr>
<tr>
<td>15</td>
<td>7.961</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.349</td>
<td>2.041</td>
</tr>
<tr>
<td>16</td>
<td>7.970</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.359</td>
<td>2.041</td>
</tr>
<tr>
<td>17</td>
<td>7.970</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.359</td>
<td>2.041</td>
</tr>
<tr>
<td>18</td>
<td>7.970</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.359</td>
<td>2.041</td>
</tr>
<tr>
<td>19</td>
<td>8.068</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.381</td>
<td>1.965</td>
</tr>
<tr>
<td>20</td>
<td>8.068</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.381</td>
<td>1.965</td>
</tr>
<tr>
<td>21</td>
<td>8.068</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.381</td>
<td>1.965</td>
</tr>
<tr>
<td>22</td>
<td>8.068</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.381</td>
<td>1.965</td>
</tr>
<tr>
<td>23</td>
<td>8.133</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.335</td>
<td>1.855</td>
</tr>
<tr>
<td>24</td>
<td>8.133</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.335</td>
<td>1.855</td>
</tr>
<tr>
<td>25</td>
<td>8.142</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>10.000</td>
<td>-0.344</td>
<td>1.855</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.091</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.275</td>
<td>2.329</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.015</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-5.154</td>
<td>3.284</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.967</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.275</td>
<td>3.453</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.808</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-5.291</td>
<td>3.284</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.747</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-4.275</td>
<td>2.329</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.271</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.651</td>
<td>0.362</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.271</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.651</td>
<td>0.362</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.267</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.647</td>
<td>0.362</td>
</tr>
<tr>
<td>9</td>
<td>0.377</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>-4.275</td>
<td>3.453</td>
</tr>
<tr>
<td>10</td>
<td>2.213</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>2.329</td>
</tr>
<tr>
<td>11</td>
<td>3.171</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>3.284</td>
</tr>
<tr>
<td>12</td>
<td>3.341</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>3.453</td>
</tr>
<tr>
<td>13</td>
<td>10.652</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.237</td>
<td>0.362</td>
</tr>
<tr>
<td>14</td>
<td>10.652</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.237</td>
<td>0.362</td>
</tr>
<tr>
<td>15</td>
<td>10.652</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.237</td>
<td>0.362</td>
</tr>
<tr>
<td>16</td>
<td>10.652</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.237</td>
<td>0.362</td>
</tr>
<tr>
<td>17</td>
<td>10.652</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.245</td>
<td>0.354</td>
</tr>
<tr>
<td>18</td>
<td>10.743</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.232</td>
<td>0.458</td>
</tr>
<tr>
<td>19</td>
<td>10.766</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.233</td>
<td>0.480</td>
</tr>
<tr>
<td>20</td>
<td>10.766</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.233</td>
<td>0.480</td>
</tr>
<tr>
<td>21</td>
<td>10.766</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.233</td>
<td>0.480</td>
</tr>
<tr>
<td>22</td>
<td>10.770</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.237</td>
<td>0.480</td>
</tr>
<tr>
<td>23</td>
<td>10.770</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.237</td>
<td>0.480</td>
</tr>
<tr>
<td>24</td>
<td>10.770</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.237</td>
<td>0.480</td>
</tr>
<tr>
<td>25</td>
<td>10.770</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>I_clk:[F]</td>
<td>I_clk:[R]</td>
<td>-10.000</td>
<td>0.237</td>
<td>0.480</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.090</td>
<td>3.340</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.090</td>
<td>3.340</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.090</td>
<td>3.340</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.090</td>
<td>3.340</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.090</td>
<td>3.340</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.090</td>
<td>3.340</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.090</td>
<td>3.340</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2</td>
</tr>
<tr>
<td>8</td>
<td>3.092</td>
<td>3.342</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_3_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.092</td>
<td>3.342</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_2_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.092</td>
<td>3.342</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>667.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.856</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C122[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/CLK</td>
</tr>
<tr>
<td>664.239</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R75C122[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/Q</td>
</tr>
<tr>
<td>667.168</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.312</td>
<td>3.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0/CLK</td>
</tr>
<tr>
<td>664.277</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
<tr>
<td>664.213</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C100[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.387</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.924, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 88.448%; tC2Q: 0.382, 11.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.830%; route: 3.629, 84.170%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>667.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.859</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C120[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0/CLK</td>
</tr>
<tr>
<td>664.241</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R74C120[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_6_s0/Q</td>
</tr>
<tr>
<td>667.090</td>
<td>2.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.295</td>
<td>3.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0/CLK</td>
</tr>
<tr>
<td>664.260</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
<tr>
<td>664.196</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C99[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.849, 88.162%; tC2Q: 0.382, 11.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.891%; route: 3.613, 84.109%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.859</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C120[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_1_s0/CLK</td>
</tr>
<tr>
<td>664.241</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R74C120[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_1_s0/Q</td>
</tr>
<tr>
<td>666.996</td>
<td>2.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/CLK</td>
</tr>
<tr>
<td>664.274</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td>664.211</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C101[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 87.809%; tC2Q: 0.382, 12.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.859</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C120[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_2_s0/CLK</td>
</tr>
<tr>
<td>664.241</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R74C120[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_2_s0/Q</td>
</tr>
<tr>
<td>666.996</td>
<td>2.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0/CLK</td>
</tr>
<tr>
<td>664.274</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
<tr>
<td>664.211</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C101[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 87.809%; tC2Q: 0.382, 12.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.859</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C120[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0/CLK</td>
</tr>
<tr>
<td>664.241</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R74C120[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_4_s0/Q</td>
</tr>
<tr>
<td>666.959</td>
<td>2.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.295</td>
<td>3.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0/CLK</td>
</tr>
<tr>
<td>664.260</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
<tr>
<td>664.196</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C99[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.717, 87.661%; tC2Q: 0.382, 12.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.891%; route: 3.613, 84.109%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.859</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C120[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0/CLK</td>
</tr>
<tr>
<td>664.241</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R74C120[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_5_s0/Q</td>
</tr>
<tr>
<td>666.920</td>
<td>2.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.304</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0/CLK</td>
</tr>
<tr>
<td>664.269</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
<tr>
<td>664.206</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.679, 87.505%; tC2Q: 0.382, 12.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.856%; route: 3.622, 84.144%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.859</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C120[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0/CLK</td>
</tr>
<tr>
<td>664.241</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R74C120[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_3_s0/Q</td>
</tr>
<tr>
<td>666.836</td>
<td>2.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0/CLK</td>
</tr>
<tr>
<td>664.274</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
<tr>
<td>664.211</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C101[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.383</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.595, 87.154%; tC2Q: 0.382, 12.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.815</td>
<td>3.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C121[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0/CLK</td>
</tr>
<tr>
<td>664.198</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R72C121[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_7_s0/Q</td>
</tr>
<tr>
<td>666.813</td>
<td>2.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.295</td>
<td>3.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0/CLK</td>
</tr>
<tr>
<td>664.260</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
<tr>
<td>664.196</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C99[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.412</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.883, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.615, 87.239%; tC2Q: 0.382, 12.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.891%; route: 3.613, 84.109%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.859</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C120[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dr_r_0_s0/CLK</td>
</tr>
<tr>
<td>664.241</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R74C120[3][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dr_r_0_s0/Q</td>
</tr>
<tr>
<td>666.666</td>
<td>2.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.300</td>
<td>3.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0/CLK</td>
</tr>
<tr>
<td>664.265</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
<tr>
<td>664.201</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C102[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.425, 86.376%; tC2Q: 0.382, 13.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.872%; route: 3.618, 84.128%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.856</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C122[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/CLK</td>
</tr>
<tr>
<td>664.239</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R75C122[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/Q</td>
</tr>
<tr>
<td>666.093</td>
<td>1.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C104[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.273</td>
<td>3.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C104[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>664.238</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td>664.175</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C104[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.924, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.854, 82.895%; tC2Q: 0.382, 17.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.971%; route: 3.591, 84.029%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>666.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.810</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C115[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0/CLK</td>
</tr>
<tr>
<td>664.193</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R66C115[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0/Q</td>
</tr>
<tr>
<td>666.069</td>
<td>1.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.312</td>
<td>3.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/CLK</td>
</tr>
<tr>
<td>664.277</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td>664.213</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.876, 83.066%; tC2Q: 0.382, 16.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.830%; route: 3.629, 84.170%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>665.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.841</td>
<td>3.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C115[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0/CLK</td>
</tr>
<tr>
<td>664.224</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C115[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0/Q</td>
</tr>
<tr>
<td>665.866</td>
<td>1.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C100[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.279</td>
<td>3.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/CLK</td>
</tr>
<tr>
<td>664.244</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td>664.181</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.909, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.642, 81.111%; tC2Q: 0.382, 18.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.949%; route: 3.597, 84.051%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>665.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.841</td>
<td>3.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C115[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0/CLK</td>
</tr>
<tr>
<td>664.224</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C115[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0/Q</td>
</tr>
<tr>
<td>665.520</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.312</td>
<td>3.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/CLK</td>
</tr>
<tr>
<td>664.277</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td>664.213</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.402</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.909, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.296, 77.215%; tC2Q: 0.382, 22.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.830%; route: 3.629, 84.170%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>665.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>663.839</td>
<td>3.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C110[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0/CLK</td>
</tr>
<tr>
<td>664.222</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C110[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0/Q</td>
</tr>
<tr>
<td>665.293</td>
<td>1.071</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.304</td>
<td>3.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/CLK</td>
</tr>
<tr>
<td>664.269</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td>664.206</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.397</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.907, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.071, 73.689%; tC2Q: 0.382, 26.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.856%; route: 3.622, 84.144%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>664.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>664.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>659.932</td>
<td>659.932</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>659.932</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>664.315</td>
<td>4.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>660.000</td>
<td>660.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>660.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>660.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>664.300</td>
<td>3.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/CLK</td>
</tr>
<tr>
<td>664.265</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td>664.201</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C102[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.300</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 4.383, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.872%; route: 3.618, 84.128%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_64_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R68C134[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
</tr>
<tr>
<td>7.117</td>
<td>2.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/I1</td>
</tr>
<tr>
<td>7.477</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>360</td>
<td>R61C114[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/F</td>
</tr>
<tr>
<td>13.020</td>
<td>5.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C133[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_64_s4/I3</td>
</tr>
<tr>
<td>13.527</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C133[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_64_s4/F</td>
</tr>
<tr>
<td>14.326</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C133[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_64_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.346</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C133[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_64_s0/CLK</td>
</tr>
<tr>
<td>17.034</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C133[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_64_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.867, 8.305%; route: 9.195, 88.033%; tC2Q: 0.382, 3.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_65_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R68C134[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
</tr>
<tr>
<td>7.117</td>
<td>2.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/I1</td>
</tr>
<tr>
<td>7.477</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>360</td>
<td>R61C114[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/F</td>
</tr>
<tr>
<td>13.020</td>
<td>5.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C133[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_65_s4/I3</td>
</tr>
<tr>
<td>13.527</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C133[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_65_s4/F</td>
</tr>
<tr>
<td>14.326</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C133[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_65_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.346</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C133[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_65_s0/CLK</td>
</tr>
<tr>
<td>17.034</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C133[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_65_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.867, 8.305%; route: 9.195, 88.033%; tC2Q: 0.382, 3.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.055</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_101_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R68C134[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
</tr>
<tr>
<td>7.117</td>
<td>2.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/I1</td>
</tr>
<tr>
<td>7.477</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>360</td>
<td>R61C114[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/F</td>
</tr>
<tr>
<td>13.028</td>
<td>5.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C131[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_101_s4/I3</td>
</tr>
<tr>
<td>13.536</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C131[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_101_s4/F</td>
</tr>
<tr>
<td>14.335</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_101_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.366</td>
<td>3.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_101_s0/CLK</td>
</tr>
<tr>
<td>17.055</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_101_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.867, 8.298%; route: 9.204, 88.043%; tC2Q: 0.382, 3.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.898, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.055</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_102_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R68C134[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
</tr>
<tr>
<td>7.117</td>
<td>2.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/I1</td>
</tr>
<tr>
<td>7.477</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>360</td>
<td>R61C114[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/F</td>
</tr>
<tr>
<td>13.028</td>
<td>5.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C131[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_102_s4/I3</td>
</tr>
<tr>
<td>13.536</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C131[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_102_s4/F</td>
</tr>
<tr>
<td>14.335</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C131[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_102_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.366</td>
<td>3.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_102_s0/CLK</td>
</tr>
<tr>
<td>17.055</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_102_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.867, 8.298%; route: 9.204, 88.043%; tC2Q: 0.382, 3.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.898, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>61.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>63.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.384</td>
<td>4.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C103[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/CLK</td>
</tr>
<tr>
<td>55.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R69C103[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0/Q</td>
</tr>
<tr>
<td>56.921</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R74C101[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1334_s0/I1</td>
</tr>
<tr>
<td>57.521</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R74C101[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1334_s0/COUT</td>
</tr>
<tr>
<td>57.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R74C101[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/n1335_s0/CIN</td>
</tr>
<tr>
<td>57.571</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R74C101[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1335_s0/COUT</td>
</tr>
<tr>
<td>59.396</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1376_s1/I0</td>
</tr>
<tr>
<td>59.853</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C99[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1376_s1/F</td>
</tr>
<tr>
<td>59.855</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s3/I3</td>
</tr>
<tr>
<td>60.362</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C99[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s3/F</td>
</tr>
<tr>
<td>61.186</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>64.282</td>
<td>3.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>64.247</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td>63.936</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C99[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.102</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 25.354%; route: 4.019, 74.646%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.614, 27.811%; route: 3.806, 65.597%; tC2Q: 0.382, 6.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.939%; route: 3.599, 84.061%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_166_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R68C134[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
</tr>
<tr>
<td>7.117</td>
<td>2.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/I1</td>
</tr>
<tr>
<td>7.477</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>360</td>
<td>R61C114[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/F</td>
</tr>
<tr>
<td>12.810</td>
<td>5.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C128[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_166_s4/I3</td>
</tr>
<tr>
<td>13.377</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C128[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_166_s4/F</td>
</tr>
<tr>
<td>14.251</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C128[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_166_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.357</td>
<td>3.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C128[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_166_s0/CLK</td>
</tr>
<tr>
<td>17.045</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C128[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_166_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 8.944%; route: 9.060, 87.367%; tC2Q: 0.382, 3.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.889, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R68C134[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
</tr>
<tr>
<td>7.117</td>
<td>2.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/I1</td>
</tr>
<tr>
<td>7.477</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>360</td>
<td>R61C114[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/F</td>
</tr>
<tr>
<td>12.810</td>
<td>5.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C129[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s4/I3</td>
</tr>
<tr>
<td>13.383</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C129[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s4/F</td>
</tr>
<tr>
<td>14.182</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C129[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.347</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C129[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s0/CLK</td>
</tr>
<tr>
<td>17.036</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C129[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_167_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.934, 9.064%; route: 8.985, 87.222%; tC2Q: 0.382, 3.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_171_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R68C134[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
</tr>
<tr>
<td>7.117</td>
<td>2.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/I1</td>
</tr>
<tr>
<td>7.477</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>360</td>
<td>R61C114[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/F</td>
</tr>
<tr>
<td>12.810</td>
<td>5.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C129[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_171_s4/I3</td>
</tr>
<tr>
<td>13.377</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R70C129[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_171_s4/F</td>
</tr>
<tr>
<td>14.176</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C129[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_171_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.347</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C129[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_171_s0/CLK</td>
</tr>
<tr>
<td>17.036</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C129[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_171_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 9.009%; route: 8.985, 87.275%; tC2Q: 0.382, 3.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.879, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R68C134[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/Q</td>
</tr>
<tr>
<td>7.117</td>
<td>2.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/I1</td>
</tr>
<tr>
<td>7.477</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>360</td>
<td>R61C114[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s13/F</td>
</tr>
<tr>
<td>12.810</td>
<td>5.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C131[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s4/I3</td>
</tr>
<tr>
<td>13.383</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C131[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s4/F</td>
</tr>
<tr>
<td>14.182</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.364</td>
<td>3.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s0/CLK</td>
</tr>
<tr>
<td>17.053</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.934, 9.064%; route: 8.985, 87.222%; tC2Q: 0.382, 3.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.896, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>60.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>63.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.395</td>
<td>4.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C104[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_4_s0/CLK</td>
</tr>
<tr>
<td>55.778</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R70C104[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_4_s0/Q</td>
</tr>
<tr>
<td>56.431</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C105[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s12/I3</td>
</tr>
<tr>
<td>57.010</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C105[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s12/F</td>
</tr>
<tr>
<td>57.013</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C105[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s6/I3</td>
</tr>
<tr>
<td>57.580</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C105[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s6/F</td>
</tr>
<tr>
<td>57.964</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C106[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s4/I1</td>
</tr>
<tr>
<td>58.420</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R66C106[3][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n280_s4/F</td>
</tr>
<tr>
<td>60.130</td>
<td>1.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I0</td>
</tr>
<tr>
<td>60.586</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C101[3][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>60.993</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C99[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>64.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C99[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>64.274</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>63.963</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C99[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.086</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 25.301%; route: 4.030, 74.699%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.059, 36.780%; route: 3.156, 56.387%; tC2Q: 0.382, 6.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4001.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.695</td>
<td>1.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4002.164</td>
<td>1.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/CLK</td>
</tr>
<tr>
<td>4002.198</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td>4002.211</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C102[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.699, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.223%; route: 1.488, 68.777%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>103.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>102.158</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLK</td>
</tr>
<tr>
<td>102.302</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R72C100[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/Q</td>
</tr>
<tr>
<td>102.602</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1368_s1/I2</td>
</tr>
<tr>
<td>102.808</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C101[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1368_s1/F</td>
</tr>
<tr>
<td>102.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C101[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>103.039</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>103.074</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>103.099</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C101[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.881</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.299%; route: 1.483, 68.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 31.692%; route: 0.300, 46.154%; tC2Q: 0.144, 22.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 44.455%; route: 1.688, 55.545%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.450</td>
<td>1.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C110[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0/CLK</td>
</tr>
<tr>
<td>4001.594</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C110[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_lock_s0/Q</td>
</tr>
<tr>
<td>4002.105</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4002.162</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/CLK</td>
</tr>
<tr>
<td>4002.197</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td>4002.209</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.707</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.454, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 78.015%; tC2Q: 0.144, 21.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.251%; route: 1.486, 68.749%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.449</td>
<td>1.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C115[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0/CLK</td>
</tr>
<tr>
<td>4001.593</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C115[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0/Q</td>
</tr>
<tr>
<td>4002.239</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4002.167</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/CLK</td>
</tr>
<tr>
<td>4002.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td>4002.214</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.453, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.646, 81.772%; tC2Q: 0.144, 18.228%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.179%; route: 1.491, 68.821%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.449</td>
<td>1.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C115[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0/CLK</td>
</tr>
<tr>
<td>4001.593</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C115[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0/Q</td>
</tr>
<tr>
<td>4002.334</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C100[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4002.146</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/CLK</td>
</tr>
<tr>
<td>4002.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td>4002.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.693</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.453, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.741, 83.729%; tC2Q: 0.144, 16.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.470%; route: 1.471, 68.530%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4002.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4002.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>4001.462</td>
<td>1.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C122[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/CLK</td>
</tr>
<tr>
<td>4001.606</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R75C122[2][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/de_r_s0/Q</td>
</tr>
<tr>
<td>4002.445</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C104[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>4000.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4002.143</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C104[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>4002.177</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td>4002.190</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C104[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.466, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.839, 85.351%; tC2Q: 0.144, 14.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.529%; route: 1.467, 68.471%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.172</td>
<td>1.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C142[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/CLK</td>
</tr>
<tr>
<td>2.313</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R74C142[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/Q</td>
</tr>
<tr>
<td>2.319</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C142[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1258_s1/I1</td>
</tr>
<tr>
<td>2.472</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R74C142[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1258_s1/F</td>
</tr>
<tr>
<td>2.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C142[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.172</td>
<td>1.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C142[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1/CLK</td>
</tr>
<tr>
<td>2.197</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R74C142[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.097%; route: 1.497, 68.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.097%; route: 1.497, 68.903%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.166</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C140[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R62C140[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0/Q</td>
</tr>
<tr>
<td>2.313</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C140[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n646_s3/I1</td>
</tr>
<tr>
<td>2.466</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C140[0][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n646_s3/F</td>
</tr>
<tr>
<td>2.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C140[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.166</td>
<td>1.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C140[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0/CLK</td>
</tr>
<tr>
<td>2.191</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C140[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.179%; route: 1.491, 68.821%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.179%; route: 1.491, 68.821%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C106[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>2.294</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R63C106[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/Q</td>
</tr>
<tr>
<td>2.300</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C106[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n190_s0/I1</td>
</tr>
<tr>
<td>2.453</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C106[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n190_s0/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C106[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.153</td>
<td>1.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C106[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C106[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.368%; route: 1.478, 68.632%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.368%; route: 1.478, 68.632%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C119[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.579</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R67C119[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3/Q</td>
</tr>
<tr>
<td>1.585</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C119[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3627_s4/I2</td>
</tr>
<tr>
<td>1.738</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C119[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3627_s4/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C119[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C119[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.463</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C119[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C113[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_3_s3/CLK</td>
</tr>
<tr>
<td>1.571</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R67C113[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_3_s3/Q</td>
</tr>
<tr>
<td>1.577</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C113[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3625_s4/I2</td>
</tr>
<tr>
<td>1.730</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C113[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3625_s4/F</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C113[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C113[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_3_s3/CLK</td>
</tr>
<tr>
<td>1.455</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C113[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>1.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.594</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R63C111[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_11_s0/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C111[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3420_s1/I2</td>
</tr>
<tr>
<td>1.753</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C111[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3420_s1/F</td>
</tr>
<tr>
<td>1.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C111[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>1.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.478</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C111[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.453, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.453, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.484</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.459</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0/CLK</td>
</tr>
<tr>
<td>1.600</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R61C112[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0/Q</td>
</tr>
<tr>
<td>1.606</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C112[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3400_s1/I3</td>
</tr>
<tr>
<td>1.759</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C112[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3400_s1/F</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C112[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.459</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C112[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.459, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.459, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.484</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.459</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C128[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.600</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R61C128[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.606</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C128[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2881_s1/I1</td>
</tr>
<tr>
<td>1.759</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C128[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2881_s1/F</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C128[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.459</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C128[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.484</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C128[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.459, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.459, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.455</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.596</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R61C129[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.602</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C129[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2880_s1/I2</td>
</tr>
<tr>
<td>1.755</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C129[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2880_s1/F</td>
</tr>
<tr>
<td>1.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C129[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.455</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C129[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.455, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.455, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.459</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.434</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R66C127[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_15_s0/Q</td>
</tr>
<tr>
<td>1.581</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C127[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2870_s1/I1</td>
</tr>
<tr>
<td>1.734</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C127[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2870_s1/F</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C127[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.434</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C127[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.460</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.435</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R65C125[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_20_s0/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2865_s1/I1</td>
</tr>
<tr>
<td>1.735</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2865_s1/F</td>
</tr>
<tr>
<td>1.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.435</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>1.460</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C124[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_26_s0/CLK</td>
</tr>
<tr>
<td>1.571</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C124[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_26_s0/Q</td>
</tr>
<tr>
<td>1.577</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C124[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2859_s1/I2</td>
</tr>
<tr>
<td>1.730</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C124[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2859_s1/F</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C124[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C124[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_26_s0/CLK</td>
</tr>
<tr>
<td>1.455</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C124[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.459</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.434</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R66C127[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0/Q</td>
</tr>
<tr>
<td>1.581</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C127[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2857_s1/I1</td>
</tr>
<tr>
<td>1.734</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C127[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2857_s1/F</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C127[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.434</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C127[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.160</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.135</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C106[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>2.276</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R66C106[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/Q</td>
</tr>
<tr>
<td>2.282</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C106[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s2/I0</td>
</tr>
<tr>
<td>2.435</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C106[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n289_s2/F</td>
</tr>
<tr>
<td>2.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C106[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.135</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C106[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>2.160</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C106[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.647%; route: 1.459, 68.353%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.647%; route: 1.459, 68.353%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.042</td>
<td>1.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1/CLK</td>
</tr>
<tr>
<td>3.183</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R63C102[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_0_s1/Q</td>
</tr>
<tr>
<td>3.189</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C102[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n489_s4/I0</td>
</tr>
<tr>
<td>3.342</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C102[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n489_s4/F</td>
</tr>
<tr>
<td>3.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C102[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/bit_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.042</td>
<td>1.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1/CLK</td>
</tr>
<tr>
<td>3.067</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C102[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/bit_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 44.412%; route: 1.691, 55.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 44.412%; route: 1.691, 55.588%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.028</td>
<td>1.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C103[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.169</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R65C103[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.175</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C103[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/data_to_addr_counter_0_s0/I0</td>
</tr>
<tr>
<td>3.328</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C103[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/data_to_addr_counter_0_s0/F</td>
</tr>
<tr>
<td>3.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C103[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/address_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.028</td>
<td>1.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C103[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.053</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C103[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/address_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 44.617%; route: 1.677, 55.383%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 44.617%; route: 1.677, 55.383%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.150</td>
<td>1.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C142[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.291</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R72C142[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.300</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C142[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1112_s34/I2</td>
</tr>
<tr>
<td>2.453</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R72C142[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1112_s34/F</td>
</tr>
<tr>
<td>2.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C142[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.150</td>
<td>1.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C142[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.175</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R72C142[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.415%; route: 1.475, 68.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.415%; route: 1.475, 68.585%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.173</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.148</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C141[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0/CLK</td>
</tr>
<tr>
<td>2.289</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R65C141[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0/Q</td>
</tr>
<tr>
<td>2.298</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C141[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n608_s5/I1</td>
</tr>
<tr>
<td>2.451</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C141[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n608_s5/F</td>
</tr>
<tr>
<td>2.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C141[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.148</td>
<td>1.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C141[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0/CLK</td>
</tr>
<tr>
<td>2.173</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C141[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/addr_len_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.455%; route: 1.472, 68.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.455%; route: 1.472, 68.545%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.162</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C105[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>2.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R62C105[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/Q</td>
</tr>
<tr>
<td>2.312</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C105[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n192_s0/I1</td>
</tr>
<tr>
<td>2.465</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C105[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n192_s0/F</td>
</tr>
<tr>
<td>2.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C105[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.162</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C105[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>2.188</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C105[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.237%; route: 1.487, 68.763%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.237%; route: 1.487, 68.763%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.891</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.273</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.917</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>11.312</td>
<td>5.395</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>5.717</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>7.034</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>6.919</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.832</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.487%; route: 6.780, 91.359%; tC2Q: 0.382, 5.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.005, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.891</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.273</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.917</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>11.312</td>
<td>5.395</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.411</td>
<td>5.717</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.413</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>8.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>8.261</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.829</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.487%; route: 6.780, 91.359%; tC2Q: 0.382, 5.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.891</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.273</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.917</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.928</td>
<td>3.011</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>5.717</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.069</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>7.034</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>6.919</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.832</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 5.136%; route: 4.396, 87.270%; tC2Q: 0.382, 7.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.005, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.891</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.273</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.917</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>10.796</td>
<td>4.879</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>5.717</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.203</td>
<td>2.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>9.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>9.053</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.966</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.747%; route: 6.264, 90.713%; tC2Q: 0.382, 5.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.139, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.891</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.273</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.917</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.928</td>
<td>3.011</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.411</td>
<td>5.717</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.413</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>8.378</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>8.261</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.829</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 5.136%; route: 4.396, 87.270%; tC2Q: 0.382, 7.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.663</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.891</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.273</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.917</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>10.796</td>
<td>4.879</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>8.411</td>
<td>5.717</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.815</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>10.780</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>10.663</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.231</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.747%; route: 6.264, 90.713%; tC2Q: 0.382, 5.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.404, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.891</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.273</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.917</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>11.312</td>
<td>5.395</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.362</td>
<td>3.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/PCLK</td>
</tr>
<tr>
<td>17.245</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.487%; route: 6.780, 91.359%; tC2Q: 0.382, 5.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.894, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.891</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.273</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.917</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>10.796</td>
<td>4.879</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.411</td>
<td>3.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/PCLK</td>
</tr>
<tr>
<td>17.294</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.747%; route: 6.264, 90.713%; tC2Q: 0.382, 5.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.943, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.891</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.273</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>5.658</td>
<td>1.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.917</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.928</td>
<td>3.011</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.372</td>
<td>3.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/PCLK</td>
</tr>
<tr>
<td>17.255</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 5.136%; route: 4.396, 87.270%; tC2Q: 0.382, 7.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.904, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.447</td>
<td>2.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C106[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.271</td>
<td>3.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C106[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>23.924</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C106[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.054, 82.273%; tC2Q: 0.442, 17.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.979%; route: 3.589, 84.021%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.402</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C99[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C99[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>23.962</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C99[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.009, 81.948%; tC2Q: 0.442, 18.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.208</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C105[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.302</td>
<td>3.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C105[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>23.955</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C105[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.815, 80.399%; tC2Q: 0.442, 19.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.864%; route: 3.620, 84.136%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.208</td>
<td>1.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C105[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.302</td>
<td>3.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C105[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>23.955</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C105[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.815, 80.399%; tC2Q: 0.442, 19.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.864%; route: 3.620, 84.136%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.992</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C106[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C106[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>23.952</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C106[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 78.322%; tC2Q: 0.442, 21.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.872%; route: 3.618, 84.128%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.992</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C106[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C106[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>23.952</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C106[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 78.322%; tC2Q: 0.442, 21.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.872%; route: 3.618, 84.128%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.992</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C107[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C107[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>23.962</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C107[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 78.322%; tC2Q: 0.442, 21.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.992</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C107[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C107[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>23.962</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C107[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 78.322%; tC2Q: 0.442, 21.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.992</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C107[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.309</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C107[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>23.962</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C107[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.599, 78.322%; tC2Q: 0.442, 21.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.838%; route: 3.627, 84.162%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.984</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.916</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C100[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.331</td>
<td>3.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C100[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>23.984</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C100[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 77.481%; tC2Q: 0.442, 22.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.758%; route: 3.649, 84.242%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.984</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.916</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C100[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.331</td>
<td>3.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>23.984</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 77.481%; tC2Q: 0.442, 22.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.758%; route: 3.649, 84.242%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.984</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.916</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C100[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.331</td>
<td>3.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>23.984</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 77.481%; tC2Q: 0.442, 22.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.758%; route: 3.649, 84.242%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.984</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.916</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C100[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.331</td>
<td>3.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>23.984</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C100[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 77.481%; tC2Q: 0.442, 22.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.758%; route: 3.649, 84.242%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.806</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C106[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.286</td>
<td>3.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C106[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>23.938</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C106[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 76.146%; tC2Q: 0.442, 23.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.925%; route: 3.603, 84.075%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.806</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C106[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.286</td>
<td>3.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C106[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>23.938</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C106[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 76.146%; tC2Q: 0.442, 23.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.925%; route: 3.603, 84.075%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>13.951</td>
<td>3.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>14.393</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.806</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C107[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>24.295</td>
<td>3.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C107[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>23.948</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C107[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 17.402%; route: 3.263, 82.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 76.146%; tC2Q: 0.442, 23.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.891%; route: 3.613, 84.109%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.421</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>3.774</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>5.717</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.720</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>5.755</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>5.865</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 6.269%; route: 2.039, 87.548%; tC2Q: 0.144, 6.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.421</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.729</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>5.717</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.599</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>6.634</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>6.744</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>5.154</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 4.446%; route: 2.994, 91.169%; tC2Q: 0.144, 4.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.882, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.421</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.898</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.717</td>
<td>5.717</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.720</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>5.755</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>5.865</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 4.228%; route: 3.163, 91.602%; tC2Q: 0.144, 4.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.421</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.729</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.370</td>
<td>5.717</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.389</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>5.424</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>5.537</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 4.446%; route: 2.994, 91.169%; tC2Q: 0.144, 4.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.019, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.421</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>3.774</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.370</td>
<td>5.717</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.373</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>4.408</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>4.521</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 6.269%; route: 2.039, 87.548%; tC2Q: 0.144, 6.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>52.388</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.546</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.750</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.039</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>53.074</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>53.021</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C101[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.651</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.204, 56.354%; tC2Q: 0.158, 43.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 44.455%; route: 1.688, 55.545%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>52.388</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.546</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.750</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.039</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>53.074</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>53.021</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C101[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.651</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.204, 56.354%; tC2Q: 0.158, 43.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 44.455%; route: 1.688, 55.545%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>52.388</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.546</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.750</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C102[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>205</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.035</td>
<td>1.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C102[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>53.070</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>53.017</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C102[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.204, 56.354%; tC2Q: 0.158, 43.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 44.514%; route: 1.684, 55.486%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.421</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.898</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.370</td>
<td>5.717</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B[2]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.373</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>4.408</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>4.521</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 4.228%; route: 3.163, 91.602%; tC2Q: 0.144, 4.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.421</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>3.774</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB95[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.451</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/PCLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB95[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 6.269%; route: 2.039, 87.548%; tC2Q: 0.144, 6.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.421</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.729</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB66[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.448</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/PCLK</td>
</tr>
<tr>
<td>1.558</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB66[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 4.446%; route: 2.994, 91.169%; tC2Q: 0.144, 4.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C109[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>2.275</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R75C109[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.421</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R75C109[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.898</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOB142[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>791</td>
<td>BOTTOMSIDE[4]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.447</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/PCLK</td>
</tr>
<tr>
<td>1.557</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB142[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 4.228%; route: 3.163, 91.602%; tC2Q: 0.144, 4.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.387</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.545</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.750</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.150</td>
<td>1.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>2.097</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C101[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.237</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.204, 56.354%; tC2Q: 0.158, 43.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.411%; route: 1.475, 68.589%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.387</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.545</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.750</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.150</td>
<td>1.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>2.097</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C101[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.237</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.204, 56.354%; tC2Q: 0.158, 43.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.411%; route: 1.475, 68.589%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.387</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.545</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.750</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[3][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.150</td>
<td>1.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>2.097</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C101[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.237</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.204, 56.354%; tC2Q: 0.158, 43.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.411%; route: 1.475, 68.589%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.387</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.545</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.750</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.150</td>
<td>1.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>2.097</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C101[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.237</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.204, 56.354%; tC2Q: 0.158, 43.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.411%; route: 1.475, 68.589%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.387</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.545</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.741</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C102[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.142</td>
<td>1.467</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C102[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>2.089</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C102[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.245</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.196, 55.367%; tC2Q: 0.158, 44.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.529%; route: 1.467, 68.471%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.387</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.545</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.845</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C100[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.156</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C100[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>2.103</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C100[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.232</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.300, 65.502%; tC2Q: 0.158, 34.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.335%; route: 1.480, 68.665%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.387</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.545</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.867</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C100[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.155</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C100[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>2.102</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C100[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.233</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.322, 67.083%; tC2Q: 0.158, 32.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.353%; route: 1.479, 68.647%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.387</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.545</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.867</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C100[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.155</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>2.102</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C100[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.233</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.322, 67.083%; tC2Q: 0.158, 32.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.353%; route: 1.479, 68.647%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.387</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.545</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.867</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C100[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.155</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>2.102</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C100[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.233</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.322, 67.083%; tC2Q: 0.158, 32.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.353%; route: 1.479, 68.647%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.387</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.545</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.867</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.150</td>
<td>1.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>2.097</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C99[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.237</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.322, 67.083%; tC2Q: 0.158, 32.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.411%; route: 1.475, 68.589%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.387</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.545</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.867</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.150</td>
<td>1.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>2.097</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C99[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.237</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.322, 67.083%; tC2Q: 0.158, 32.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.411%; route: 1.475, 68.589%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.387</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.545</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.867</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.150</td>
<td>1.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>2.097</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C99[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.237</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.322, 67.083%; tC2Q: 0.158, 32.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.411%; route: 1.475, 68.589%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>12.387</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C103[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.545</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>53</td>
<td>R69C103[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.867</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>173</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.150</td>
<td>1.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C99[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>2.097</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C99[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.237</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.377%; route: 1.710, 71.623%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.322, 67.083%; tC2Q: 0.158, 32.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.411%; route: 1.475, 68.589%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.918</td>
<td>6.497</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.259</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.918</td>
<td>6.497</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.259</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.918</td>
<td>6.497</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.259</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.918</td>
<td>6.497</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.259</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.918</td>
<td>6.497</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.259</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.918</td>
<td>6.497</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.259</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.918</td>
<td>6.497</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.259</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.092</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.912</td>
<td>6.491</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.255</td>
<td>3.111</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_3_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.092</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.912</td>
<td>6.491</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.255</td>
<td>3.111</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_2_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.092</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>7.422</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>13.912</td>
<td>6.491</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>14.144</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>17.255</td>
<td>3.111</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_d1_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>791</td>
<td>rx0_pclk</td>
<td>-4.393</td>
<td>4.383</td>
</tr>
<tr>
<td>743</td>
<td>Align_sta[1]</td>
<td>5.623</td>
<td>5.895</td>
</tr>
<tr>
<td>360</td>
<td>phase_flag_359_19</td>
<td>2.708</td>
<td>5.551</td>
</tr>
<tr>
<td>205</td>
<td>control0[0]</td>
<td>2.749</td>
<td>4.075</td>
</tr>
<tr>
<td>196</td>
<td>judge_cnt[0]</td>
<td>3.478</td>
<td>3.326</td>
</tr>
<tr>
<td>173</td>
<td>I_clk_d</td>
<td>6.412</td>
<td>3.649</td>
</tr>
<tr>
<td>90</td>
<td>n3664_11</td>
<td>3.478</td>
<td>3.896</td>
</tr>
<tr>
<td>80</td>
<td>align_cnt[1]</td>
<td>7.973</td>
<td>2.270</td>
</tr>
<tr>
<td>76</td>
<td>align_cnt[2]</td>
<td>8.044</td>
<td>3.025</td>
</tr>
<tr>
<td>74</td>
<td>b_code_clk_cnt_7_13</td>
<td>6.956</td>
<td>2.836</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R69C120</td>
<td>72.22%</td>
</tr>
<tr>
<td>R69C103</td>
<td>66.67%</td>
</tr>
<tr>
<td>R67C117</td>
<td>65.28%</td>
</tr>
<tr>
<td>R65C101</td>
<td>65.28%</td>
</tr>
<tr>
<td>R66C141</td>
<td>63.89%</td>
</tr>
<tr>
<td>R69C104</td>
<td>63.89%</td>
</tr>
<tr>
<td>R74C122</td>
<td>62.50%</td>
</tr>
<tr>
<td>R71C114</td>
<td>62.50%</td>
</tr>
<tr>
<td>R69C121</td>
<td>62.50%</td>
</tr>
<tr>
<td>R67C116</td>
<td>61.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 20 -waveform {0 10} [get_ports {I_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_tmds_clk_p -period 13.468 -waveform {0 6.734} [get_ports {I_tmds_clk_p}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rx0_pclk -period 13.468 -waveform {0 6.734} [get_nets {rx0_pclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {I_tmds_clk_p}] -group [get_clocks {rx0_pclk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
