{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726803601619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726803601620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 11:40:00 2024 " "Processing started: Fri Sep 20 11:40:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726803601620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803601620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds -c dds " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803601620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726803602209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726803602209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/datlc5620_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/datlc5620_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 datlc5620_drive " "Found entity 1: datlc5620_drive" {  } { { "../src/datlc5620_drive.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/datlc5620_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/seven_tube_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/seven_tube_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube_drive " "Found entity 1: seven_tube_drive" {  } { { "../src/seven_tube_drive.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/seven_tube_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/shift_adjust.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/shift_adjust.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_adjust " "Found entity 1: shift_adjust" {  } { { "../src/shift_adjust.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/shift_adjust.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../src/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/adjust.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/adjust.v" { { "Info" "ISGN_ENTITY_NAME" "1 adjust " "Found entity 1: adjust" {  } { { "../src/adjust.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/adjust.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/check_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/check_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_edge " "Found entity 1: check_edge" {  } { { "../src/check_edge.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/check_edge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../src/key_filter.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "../src/dds.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/dds.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/key_handle.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/key_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_handle " "Found entity 1: key_handle" {  } { { "../src/key_handle.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/key_handle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/show.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/show.v" { { "Info" "ISGN_ENTITY_NAME" "1 show " "Found entity 1: show" {  } { { "../src/show.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/wave_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/wave_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_generate " "Found entity 1: wave_generate" {  } { { "../src/wave_generate.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/wave_generate.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/addr_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/addr_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_control " "Found entity 1: addr_control" {  } { { "../src/addr_control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/addr_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom1024x8/rom1024x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom1024x8/rom1024x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1024x8 " "Found entity 1: rom1024x8" {  } { { "ipcore/rom1024x8/rom1024x8.v" "" { Text "D:/git-repository/fpga_training/dds_design/prj/ipcore/rom1024x8/rom1024x8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/adjust_a.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/adjust_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 adjust_a " "Found entity 1: adjust_a" {  } { { "../src/adjust_a.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/adjust_a.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/div/mydiv.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/div/mydiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 mydiv " "Found entity 1: mydiv" {  } { { "ipcore/div/mydiv.v" "" { Text "D:/git-repository/fpga_training/dds_design/prj/ipcore/div/mydiv.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/sim/key_handle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/sim/key_handle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_handle_tb " "Found entity 1: key_handle_tb" {  } { { "../sim/key_handle_tb.v" "" { Text "D:/git-repository/fpga_training/dds_design/sim/key_handle_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/sim/show_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/sim/show_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 show_tb " "Found entity 1: show_tb" {  } { { "../sim/show_tb.v" "" { Text "D:/git-repository/fpga_training/dds_design/sim/show_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/sim/control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/sim/control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_tb " "Found entity 1: control_tb" {  } { { "../sim/control_tb.v" "" { Text "D:/git-repository/fpga_training/dds_design/sim/control_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/sim/wave_generate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/sim/wave_generate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_generate_tb " "Found entity 1: wave_generate_tb" {  } { { "../sim/wave_generate_tb.v" "" { Text "D:/git-repository/fpga_training/dds_design/sim/wave_generate_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/sim/dds_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/sim/dds_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_tb " "Found entity 1: dds_tb" {  } { { "../sim/dds_tb.v" "" { Text "D:/git-repository/fpga_training/dds_design/sim/dds_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.bdf" "" { Schematic "D:/git-repository/fpga_training/dds_design/src/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/cmd_a_rng/cmd_a_rng.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/cmd_a_rng/cmd_a_rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_a_rng " "Found entity 1: cmd_a_rng" {  } { { "ipcore/cmd_a_rng/cmd_a_rng.v" "" { Text "D:/git-repository/fpga_training/dds_design/prj/ipcore/cmd_a_rng/cmd_a_rng.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/cmd_a_rng/lpm_constant0.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/cmd_a_rng/lpm_constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "ipcore/cmd_a_rng/lpm_constant0.v" "" { Text "D:/git-repository/fpga_training/dds_design/prj/ipcore/cmd_a_rng/lpm_constant0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/dds_design/src/bus_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/dds_design/src/bus_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_1 " "Found entity 1: bus_1" {  } { { "../src/bus_1.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/bus_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803616163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds " "Elaborating entity \"dds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726803616208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_handle key_handle:key_handle_inst " "Elaborating entity \"key_handle\" for hierarchy \"key_handle:key_handle_inst\"" {  } { { "../src/dds.v" "key_handle_inst" { Text "D:/git-repository/fpga_training/dds_design/src/dds.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803616224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_handle:key_handle_inst\|key_filter:key_filter_key_wave " "Elaborating entity \"key_filter\" for hierarchy \"key_handle:key_handle_inst\|key_filter:key_filter_key_wave\"" {  } { { "../src/key_handle.v" "key_filter_key_wave" { Text "D:/git-repository/fpga_training/dds_design/src/key_handle.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803616233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_edge key_handle:key_handle_inst\|check_edge:check_edge_keywave " "Elaborating entity \"check_edge\" for hierarchy \"key_handle:key_handle_inst\|check_edge:check_edge_keywave\"" {  } { { "../src/key_handle.v" "check_edge_keywave" { Text "D:/git-repository/fpga_training/dds_design/src/key_handle.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803616250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "../src/dds.v" "control_inst" { Text "D:/git-repository/fpga_training/dds_design/src/dds.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803616268 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sin_freq control.v(38) " "Verilog HDL Always Construct warning at control.v(38): inferring latch(es) for variable \"sin_freq\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726803616270 "|dds|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "square_freq control.v(61) " "Verilog HDL Always Construct warning at control.v(61): inferring latch(es) for variable \"square_freq\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726803616271 "|dds|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control.v(79) " "Verilog HDL assignment warning at control.v(79): truncated value with size 32 to match size of target (2)" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726803616271 "|dds|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tri_freq control.v(84) " "Verilog HDL Always Construct warning at control.v(84): inferring latch(es) for variable \"tri_freq\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726803616272 "|dds|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control.v(102) " "Verilog HDL assignment warning at control.v(102): truncated value with size 32 to match size of target (2)" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726803616272 "|dds|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saw_freq control.v(107) " "Verilog HDL Always Construct warning at control.v(107): inferring latch(es) for variable \"saw_freq\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 107 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726803616273 "|dds|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control.v(125) " "Verilog HDL assignment warning at control.v(125): truncated value with size 32 to match size of target (2)" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726803616273 "|dds|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_freq\[0\] control.v(107) " "Inferred latch for \"saw_freq\[0\]\" at control.v(107)" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616277 "|dds|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saw_freq\[1\] control.v(107) " "Inferred latch for \"saw_freq\[1\]\" at control.v(107)" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616277 "|dds|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_freq\[0\] control.v(84) " "Inferred latch for \"tri_freq\[0\]\" at control.v(84)" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616278 "|dds|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tri_freq\[1\] control.v(84) " "Inferred latch for \"tri_freq\[1\]\" at control.v(84)" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616278 "|dds|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square_freq\[0\] control.v(61) " "Inferred latch for \"square_freq\[0\]\" at control.v(61)" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616279 "|dds|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square_freq\[1\] control.v(61) " "Inferred latch for \"square_freq\[1\]\" at control.v(61)" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616279 "|dds|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_freq\[0\] control.v(38) " "Inferred latch for \"sin_freq\[0\]\" at control.v(38)" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616279 "|dds|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_freq\[1\] control.v(38) " "Inferred latch for \"sin_freq\[1\]\" at control.v(38)" {  } { { "../src/control.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/control.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803616279 "|dds|control:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show show:show_inst " "Elaborating entity \"show\" for hierarchy \"show:show_inst\"" {  } { { "../src/dds.v" "show_inst" { Text "D:/git-repository/fpga_training/dds_design/src/dds.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803616298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd show:show_inst\|bin2bcd:bin2bcd_inst " "Elaborating entity \"bin2bcd\" for hierarchy \"show:show_inst\|bin2bcd:bin2bcd_inst\"" {  } { { "../src/show.v" "bin2bcd_inst" { Text "D:/git-repository/fpga_training/dds_design/src/show.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803616307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_adjust show:show_inst\|bin2bcd:bin2bcd_inst\|shift_adjust:shift_adjust_inst\[0\].inst " "Elaborating entity \"shift_adjust\" for hierarchy \"show:show_inst\|bin2bcd:bin2bcd_inst\|shift_adjust:shift_adjust_inst\[0\].inst\"" {  } { { "../src/bin2bcd.v" "shift_adjust_inst\[0\].inst" { Text "D:/git-repository/fpga_training/dds_design/src/bin2bcd.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803616334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjust show:show_inst\|bin2bcd:bin2bcd_inst\|shift_adjust:shift_adjust_inst\[0\].inst\|adjust:adjust_inst\[0\].inst " "Elaborating entity \"adjust\" for hierarchy \"show:show_inst\|bin2bcd:bin2bcd_inst\|shift_adjust:shift_adjust_inst\[0\].inst\|adjust:adjust_inst\[0\].inst\"" {  } { { "../src/shift_adjust.v" "adjust_inst\[0\].inst" { Text "D:/git-repository/fpga_training/dds_design/src/shift_adjust.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803616346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_tube_drive show:show_inst\|seven_tube_drive:seven_tube_drive_inst " "Elaborating entity \"seven_tube_drive\" for hierarchy \"show:show_inst\|seven_tube_drive:seven_tube_drive_inst\"" {  } { { "../src/show.v" "seven_tube_drive_inst" { Text "D:/git-repository/fpga_training/dds_design/src/show.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803616510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_generate wave_generate:wave_generate_inst " "Elaborating entity \"wave_generate\" for hierarchy \"wave_generate:wave_generate_inst\"" {  } { { "../src/dds.v" "wave_generate_inst" { Text "D:/git-repository/fpga_training/dds_design/src/dds.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803616531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_control wave_generate:wave_generate_inst\|addr_control:addr_control_inst " "Elaborating entity \"addr_control\" for hierarchy \"wave_generate:wave_generate_inst\|addr_control:addr_control_inst\"" {  } { { "../src/wave_generate.v" "addr_control_inst" { Text "D:/git-repository/fpga_training/dds_design/src/wave_generate.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803616540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydiv wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst " "Elaborating entity \"mydiv\" for hierarchy \"wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\"" {  } { { "../src/addr_control.v" "mydiv_inst" { Text "D:/git-repository/fpga_training/dds_design/src/addr_control.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803616565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ipcore/div/mydiv.v" "LPM_DIVIDE_component" { Text "D:/git-repository/fpga_training/dds_design/prj/ipcore/div/mydiv.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803617753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ipcore/div/mydiv.v" "" { Text "D:/git-repository/fpga_training/dds_design/prj/ipcore/div/mydiv.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803617775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803617776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803617776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803617776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 20 " "Parameter \"lpm_pipeline\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803617776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803617776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 26 " "Parameter \"lpm_widthd\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803617776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 52 " "Parameter \"lpm_widthn\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803617776 ""}  } { { "ipcore/div/mydiv.v" "" { Text "D:/git-repository/fpga_training/dds_design/prj/ipcore/div/mydiv.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726803617776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rdv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rdv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rdv " "Found entity 1: lpm_divide_rdv" {  } { { "db/lpm_divide_rdv.tdf" "" { Text "D:/git-repository/fpga_training/dds_design/prj/db/lpm_divide_rdv.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803617886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803617886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_rdv wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_rdv:auto_generated " "Elaborating entity \"lpm_divide_rdv\" for hierarchy \"wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_rdv:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803617886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dai " "Found entity 1: sign_div_unsign_dai" {  } { { "db/sign_div_unsign_dai.tdf" "" { Text "D:/git-repository/fpga_training/dds_design/prj/db/sign_div_unsign_dai.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803617948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803617948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_dai wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_rdv:auto_generated\|sign_div_unsign_dai:divider " "Elaborating entity \"sign_div_unsign_dai\" for hierarchy \"wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_rdv:auto_generated\|sign_div_unsign_dai:divider\"" {  } { { "db/lpm_divide_rdv.tdf" "divider" { Text "D:/git-repository/fpga_training/dds_design/prj/db/lpm_divide_rdv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803617949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ftf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ftf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ftf " "Found entity 1: alt_u_div_ftf" {  } { { "db/alt_u_div_ftf.tdf" "" { Text "D:/git-repository/fpga_training/dds_design/prj/db/alt_u_div_ftf.tdf" 55 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803618369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803618369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_ftf wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_rdv:auto_generated\|sign_div_unsign_dai:divider\|alt_u_div_ftf:divider " "Elaborating entity \"alt_u_div_ftf\" for hierarchy \"wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_rdv:auto_generated\|sign_div_unsign_dai:divider\|alt_u_div_ftf:divider\"" {  } { { "db/sign_div_unsign_dai.tdf" "divider" { Text "D:/git-repository/fpga_training/dds_design/prj/db/sign_div_unsign_dai.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803618370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/git-repository/fpga_training/dds_design/prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803619026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803619026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_rdv:auto_generated\|sign_div_unsign_dai:divider\|alt_u_div_ftf:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_rdv:auto_generated\|sign_div_unsign_dai:divider\|alt_u_div_ftf:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_ftf.tdf" "add_sub_0" { Text "D:/git-repository/fpga_training/dds_design/prj/db/alt_u_div_ftf.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803619026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/git-repository/fpga_training/dds_design/prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803619108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803619108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_rdv:auto_generated\|sign_div_unsign_dai:divider\|alt_u_div_ftf:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"wave_generate:wave_generate_inst\|addr_control:addr_control_inst\|mydiv:mydiv_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_rdv:auto_generated\|sign_div_unsign_dai:divider\|alt_u_div_ftf:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_ftf.tdf" "add_sub_1" { Text "D:/git-repository/fpga_training/dds_design/prj/db/alt_u_div_ftf.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803619109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1024x8 wave_generate:wave_generate_inst\|rom1024x8:rom1024x8_inst " "Elaborating entity \"rom1024x8\" for hierarchy \"wave_generate:wave_generate_inst\|rom1024x8:rom1024x8_inst\"" {  } { { "../src/wave_generate.v" "rom1024x8_inst" { Text "D:/git-repository/fpga_training/dds_design/src/wave_generate.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803619139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wave_generate:wave_generate_inst\|rom1024x8:rom1024x8_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wave_generate:wave_generate_inst\|rom1024x8:rom1024x8_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom1024x8/rom1024x8.v" "altsyncram_component" { Text "D:/git-repository/fpga_training/dds_design/prj/ipcore/rom1024x8/rom1024x8.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803619348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_generate:wave_generate_inst\|rom1024x8:rom1024x8_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wave_generate:wave_generate_inst\|rom1024x8:rom1024x8_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom1024x8/rom1024x8.v" "" { Text "D:/git-repository/fpga_training/dds_design/prj/ipcore/rom1024x8/rom1024x8.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803619374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_generate:wave_generate_inst\|rom1024x8:rom1024x8_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wave_generate:wave_generate_inst\|rom1024x8:rom1024x8_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803619374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803619374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803619374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ipcore/rom1024x8/dds.mif " "Parameter \"init_file\" = \"./ipcore/rom1024x8/dds.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803619374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803619374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803619374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803619374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803619374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803619374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803619374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803619374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803619374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803619374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803619374 ""}  } { { "ipcore/rom1024x8/rom1024x8.v" "" { Text "D:/git-repository/fpga_training/dds_design/prj/ipcore/rom1024x8/rom1024x8.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726803619374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gga1 " "Found entity 1: altsyncram_gga1" {  } { { "db/altsyncram_gga1.tdf" "" { Text "D:/git-repository/fpga_training/dds_design/prj/db/altsyncram_gga1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803619446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803619446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gga1 wave_generate:wave_generate_inst\|rom1024x8:rom1024x8_inst\|altsyncram:altsyncram_component\|altsyncram_gga1:auto_generated " "Elaborating entity \"altsyncram_gga1\" for hierarchy \"wave_generate:wave_generate_inst\|rom1024x8:rom1024x8_inst\|altsyncram:altsyncram_component\|altsyncram_gga1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803619447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjust_a wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst " "Elaborating entity \"adjust_a\" for hierarchy \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\"" {  } { { "../src/wave_generate.v" "adjust_a_inst" { Text "D:/git-repository/fpga_training/dds_design/src/wave_generate.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803619484 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726803621763 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|Mult0\"" {  } { { "../src/adjust_a.v" "Mult0" { Text "D:/git-repository/fpga_training/dds_design/src/adjust_a.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726803622918 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726803622918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\"" {  } { { "../src/adjust_a.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/adjust_a.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803623061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803623061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803623061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803623061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803623061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803623061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803623061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803623061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803623061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726803623061 ""}  } { { "../src/adjust_a.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/adjust_a.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726803623061 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\|multcore:mult_core wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "../src/adjust_a.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/adjust_a.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803623183 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "../src/adjust_a.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/adjust_a.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803623256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../src/adjust_a.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/adjust_a.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803623375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nbh " "Found entity 1: add_sub_nbh" {  } { { "db/add_sub_nbh.tdf" "" { Text "D:/git-repository/fpga_training/dds_design/prj/db/add_sub_nbh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803623465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803623465 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../src/adjust_a.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/adjust_a.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803623496 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../src/adjust_a.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/adjust_a.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803623558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vch " "Found entity 1: add_sub_vch" {  } { { "db/add_sub_vch.tdf" "" { Text "D:/git-repository/fpga_training/dds_design/prj/db/add_sub_vch.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726803623647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803623647 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"wave_generate:wave_generate_inst\|adjust_a:adjust_a_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../src/adjust_a.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/adjust_a.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803623717 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/seven_tube_drive.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/seven_tube_drive.v" 111 -1 0 } } { "../src/key_filter.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/key_filter.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726803624267 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726803624267 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../src/dds.v" "" { Text "D:/git-repository/fpga_training/dds_design/src/dds.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726803626247 "|dds|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726803626247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726803628351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726803628351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2314 " "Implemented 2314 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726803628665 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726803628665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2279 " "Implemented 2279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726803628665 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1726803628665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726803628665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726803628712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 11:40:28 2024 " "Processing ended: Fri Sep 20 11:40:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726803628712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726803628712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726803628712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726803628712 ""}
