Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 17 18:00:17 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     32          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               42          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (218)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (126)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (218)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_div/clk_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock_inst/hrs0_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/hrs0_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/hrs0_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/hrs0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/hrs1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/hrs1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: clock_inst/hrs1_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock_inst/min0_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/min0_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/min0_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/min0_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock_inst/min1_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/min1_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/min1_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/min1_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock_inst/sec0_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/sec0_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/sec0_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/sec0_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock_inst/sec1_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/sec1_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/sec1_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clock_inst/sec1_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (126)
--------------------------------------------------
 There are 126 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    161.691        0.000                      0                  105        0.261        0.000                      0                  105        3.000        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 83.333}       166.667         6.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      161.691        0.000                      0                  105        0.261        0.000                      0                  105       46.693        0.000                       0                    71  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      161.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             161.691ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            gen_clock_en_inst/o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.919ns (20.977%)  route 3.462ns (79.023%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 165.116 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 r  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 r  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT5 (Prop_lut5_I3_O)        0.153     2.965 r  gen_clock_en_inst/o[30]_i_1/O
                         net (fo=1, routed)           0.496     3.461    gen_clock_en_inst/o_0[30]
    SLICE_X5Y43          FDCE                                         r  gen_clock_en_inst/o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655   165.116    gen_clock_en_inst/CLK
    SLICE_X5Y43          FDCE                                         r  gen_clock_en_inst/o_reg[30]/C
                         clock pessimism              0.608   165.724    
                         clock uncertainty           -0.262   165.462    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)       -0.310   165.152    gen_clock_en_inst/o_reg[30]
  -------------------------------------------------------------------
                         required time                        165.152    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                161.691    

Slack (MET) :             161.783ns  (required time - arrival time)
  Source:                 clk_div/o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.766ns (18.795%)  route 3.310ns (81.205%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 165.117 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.833    -0.919    clk_div/o_reg[0]_0
    SLICE_X2Y39          FDRE                                         r  clk_div/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.401 f  clk_div/o_reg[13]/Q
                         net (fo=2, routed)           1.245     0.845    clk_div/o_reg_n_0_[13]
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124     0.969 r  clk_div/o[31]_i_4__0/O
                         net (fo=1, routed)           0.877     1.845    clk_div/o[31]_i_4__0_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124     1.969 r  clk_div/o[31]_i_1__0/O
                         net (fo=33, routed)          1.188     3.157    clk_div/clk_out
    SLICE_X2Y43          FDRE                                         r  clk_div/o_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.656   165.117    clk_div/o_reg[0]_0
    SLICE_X2Y43          FDRE                                         r  clk_div/o_reg[29]/C
                         clock pessimism              0.608   165.725    
                         clock uncertainty           -0.262   165.464    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524   164.939    clk_div/o_reg[29]
  -------------------------------------------------------------------
                         required time                        164.939    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                161.783    

Slack (MET) :             161.783ns  (required time - arrival time)
  Source:                 clk_div/o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.766ns (18.795%)  route 3.310ns (81.205%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 165.117 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.833    -0.919    clk_div/o_reg[0]_0
    SLICE_X2Y39          FDRE                                         r  clk_div/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.401 f  clk_div/o_reg[13]/Q
                         net (fo=2, routed)           1.245     0.845    clk_div/o_reg_n_0_[13]
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124     0.969 r  clk_div/o[31]_i_4__0/O
                         net (fo=1, routed)           0.877     1.845    clk_div/o[31]_i_4__0_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124     1.969 r  clk_div/o[31]_i_1__0/O
                         net (fo=33, routed)          1.188     3.157    clk_div/clk_out
    SLICE_X2Y43          FDRE                                         r  clk_div/o_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.656   165.117    clk_div/o_reg[0]_0
    SLICE_X2Y43          FDRE                                         r  clk_div/o_reg[30]/C
                         clock pessimism              0.608   165.725    
                         clock uncertainty           -0.262   165.464    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524   164.939    clk_div/o_reg[30]
  -------------------------------------------------------------------
                         required time                        164.939    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                161.783    

Slack (MET) :             161.783ns  (required time - arrival time)
  Source:                 clk_div/o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.766ns (18.795%)  route 3.310ns (81.205%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 165.117 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.833    -0.919    clk_div/o_reg[0]_0
    SLICE_X2Y39          FDRE                                         r  clk_div/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.401 f  clk_div/o_reg[13]/Q
                         net (fo=2, routed)           1.245     0.845    clk_div/o_reg_n_0_[13]
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124     0.969 r  clk_div/o[31]_i_4__0/O
                         net (fo=1, routed)           0.877     1.845    clk_div/o[31]_i_4__0_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124     1.969 r  clk_div/o[31]_i_1__0/O
                         net (fo=33, routed)          1.188     3.157    clk_div/clk_out
    SLICE_X2Y43          FDRE                                         r  clk_div/o_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.656   165.117    clk_div/o_reg[0]_0
    SLICE_X2Y43          FDRE                                         r  clk_div/o_reg[31]/C
                         clock pessimism              0.608   165.725    
                         clock uncertainty           -0.262   165.464    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524   164.939    clk_div/o_reg[31]
  -------------------------------------------------------------------
                         required time                        164.939    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                161.783    

Slack (MET) :             161.841ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.890ns (20.356%)  route 3.482ns (79.644%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 165.116 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 f  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 f  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.124     2.936 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          0.516     3.453    clock_inst/sec0_reg[3]_0[0]
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655   165.116    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[0]/C
                         clock pessimism              0.608   165.724    
                         clock uncertainty           -0.262   165.462    
    SLICE_X4Y46          FDCE (Setup_fdce_C_CE)      -0.169   165.293    clock_inst/sec0_reg[0]
  -------------------------------------------------------------------
                         required time                        165.294    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                161.841    

Slack (MET) :             161.841ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.890ns (20.356%)  route 3.482ns (79.644%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 165.116 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 f  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 f  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.124     2.936 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          0.516     3.453    clock_inst/sec0_reg[3]_0[0]
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655   165.116    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[1]/C
                         clock pessimism              0.608   165.724    
                         clock uncertainty           -0.262   165.462    
    SLICE_X4Y46          FDCE (Setup_fdce_C_CE)      -0.169   165.293    clock_inst/sec0_reg[1]
  -------------------------------------------------------------------
                         required time                        165.294    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                161.841    

Slack (MET) :             161.841ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.890ns (20.356%)  route 3.482ns (79.644%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 165.116 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 f  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 f  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.124     2.936 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          0.516     3.453    clock_inst/sec0_reg[3]_0[0]
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655   165.116    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[2]/C
                         clock pessimism              0.608   165.724    
                         clock uncertainty           -0.262   165.462    
    SLICE_X4Y46          FDCE (Setup_fdce_C_CE)      -0.169   165.293    clock_inst/sec0_reg[2]
  -------------------------------------------------------------------
                         required time                        165.294    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                161.841    

Slack (MET) :             161.841ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.890ns (20.356%)  route 3.482ns (79.644%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 165.116 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 f  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 f  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.124     2.936 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          0.516     3.453    clock_inst/sec0_reg[3]_0[0]
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655   165.116    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[3]/C
                         clock pessimism              0.608   165.724    
                         clock uncertainty           -0.262   165.462    
    SLICE_X4Y46          FDCE (Setup_fdce_C_CE)      -0.169   165.293    clock_inst/sec0_reg[3]
  -------------------------------------------------------------------
                         required time                        165.294    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                161.841    

Slack (MET) :             161.920ns  (required time - arrival time)
  Source:                 clk_div/o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.766ns (19.456%)  route 3.171ns (80.544%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 165.116 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.833    -0.919    clk_div/o_reg[0]_0
    SLICE_X2Y39          FDRE                                         r  clk_div/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.401 f  clk_div/o_reg[13]/Q
                         net (fo=2, routed)           1.245     0.845    clk_div/o_reg_n_0_[13]
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124     0.969 r  clk_div/o[31]_i_4__0/O
                         net (fo=1, routed)           0.877     1.845    clk_div/o[31]_i_4__0_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124     1.969 r  clk_div/o[31]_i_1__0/O
                         net (fo=33, routed)          1.049     3.019    clk_div/clk_out
    SLICE_X2Y42          FDRE                                         r  clk_div/o_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655   165.116    clk_div/o_reg[0]_0
    SLICE_X2Y42          FDRE                                         r  clk_div/o_reg[25]/C
                         clock pessimism              0.608   165.724    
                         clock uncertainty           -0.262   165.462    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   164.938    clk_div/o_reg[25]
  -------------------------------------------------------------------
                         required time                        164.938    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                161.920    

Slack (MET) :             161.920ns  (required time - arrival time)
  Source:                 clk_div/o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.766ns (19.456%)  route 3.171ns (80.544%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 165.116 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.833    -0.919    clk_div/o_reg[0]_0
    SLICE_X2Y39          FDRE                                         r  clk_div/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518    -0.401 f  clk_div/o_reg[13]/Q
                         net (fo=2, routed)           1.245     0.845    clk_div/o_reg_n_0_[13]
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124     0.969 r  clk_div/o[31]_i_4__0/O
                         net (fo=1, routed)           0.877     1.845    clk_div/o[31]_i_4__0_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124     1.969 r  clk_div/o[31]_i_1__0/O
                         net (fo=33, routed)          1.049     3.019    clk_div/clk_out
    SLICE_X2Y42          FDRE                                         r  clk_div/o_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655   165.116    clk_div/o_reg[0]_0
    SLICE_X2Y42          FDRE                                         r  clk_div/o_reg[26]/C
                         clock pessimism              0.608   165.724    
                         clock uncertainty           -0.262   165.462    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524   164.938    clk_div/o_reg[26]
  -------------------------------------------------------------------
                         required time                        164.938    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                161.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_div/o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.620    -0.390    clk_div/o_reg[0]_0
    SLICE_X3Y37          FDRE                                         r  clk_div/o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.249 r  clk_div/o_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.139    clk_div/o_reg_n_0_[0]
    SLICE_X2Y36          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.019 r  clk_div/o0_carry/O[0]
                         net (fo=1, routed)           0.000     0.019    clk_div/p_1_in[1]
    SLICE_X2Y36          FDRE                                         r  clk_div/o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.888    -0.488    clk_div/o_reg[0]_0
    SLICE_X2Y36          FDRE                                         r  clk_div/o_reg[1]/C
                         clock pessimism              0.112    -0.376    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.134    -0.242    clk_div/o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div/o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.620    -0.390    clk_div/o_reg[0]_0
    SLICE_X2Y37          FDRE                                         r  clk_div/o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.226 r  clk_div/o_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.100    clk_div/o_reg_n_0_[7]
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.010 r  clk_div/o0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.010    clk_div/p_1_in[7]
    SLICE_X2Y37          FDRE                                         r  clk_div/o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.889    -0.487    clk_div/o_reg[0]_0
    SLICE_X2Y37          FDRE                                         r  clk_div/o_reg[7]/C
                         clock pessimism              0.097    -0.390    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.134    -0.256    clk_div/o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div/o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.621    -0.389    clk_div/o_reg[0]_0
    SLICE_X2Y38          FDRE                                         r  clk_div/o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.225 r  clk_div/o_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.099    clk_div/o_reg_n_0_[11]
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.011 r  clk_div/o0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.011    clk_div/p_1_in[11]
    SLICE_X2Y38          FDRE                                         r  clk_div/o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.891    -0.485    clk_div/o_reg[0]_0
    SLICE_X2Y38          FDRE                                         r  clk_div/o_reg[11]/C
                         clock pessimism              0.096    -0.389    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.134    -0.255    clk_div/o_reg[11]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div/o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.622    -0.388    clk_div/o_reg[0]_0
    SLICE_X2Y41          FDRE                                         r  clk_div/o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.224 r  clk_div/o_reg[23]/Q
                         net (fo=2, routed)           0.125    -0.098    clk_div/o_reg_n_0_[23]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.012 r  clk_div/o0_carry__4/O[2]
                         net (fo=1, routed)           0.000     0.012    clk_div/p_1_in[23]
    SLICE_X2Y41          FDRE                                         r  clk_div/o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.892    -0.484    clk_div/o_reg[0]_0
    SLICE_X2Y41          FDRE                                         r  clk_div/o_reg[23]/C
                         clock pessimism              0.096    -0.388    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.134    -0.254    clk_div/o_reg[23]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div/o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.622    -0.388    clk_div/o_reg[0]_0
    SLICE_X2Y42          FDRE                                         r  clk_div/o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.224 r  clk_div/o_reg[27]/Q
                         net (fo=2, routed)           0.125    -0.098    clk_div/o_reg_n_0_[27]
    SLICE_X2Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.012 r  clk_div/o0_carry__5/O[2]
                         net (fo=1, routed)           0.000     0.012    clk_div/p_1_in[27]
    SLICE_X2Y42          FDRE                                         r  clk_div/o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.892    -0.484    clk_div/o_reg[0]_0
    SLICE_X2Y42          FDRE                                         r  clk_div/o_reg[27]/C
                         clock pessimism              0.096    -0.388    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.134    -0.254    clk_div/o_reg[27]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div/o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.623    -0.387    clk_div/o_reg[0]_0
    SLICE_X2Y43          FDRE                                         r  clk_div/o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.223 r  clk_div/o_reg[31]/Q
                         net (fo=2, routed)           0.127    -0.096    clk_div/o_reg_n_0_[31]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.014 r  clk_div/o0_carry__6/O[2]
                         net (fo=1, routed)           0.000     0.014    clk_div/p_1_in[31]
    SLICE_X2Y43          FDRE                                         r  clk_div/o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.893    -0.483    clk_div/o_reg[0]_0
    SLICE_X2Y43          FDRE                                         r  clk_div/o_reg[31]/C
                         clock pessimism              0.096    -0.387    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.134    -0.253    clk_div/o_reg[31]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div/o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.619    -0.391    clk_div/o_reg[0]_0
    SLICE_X2Y36          FDRE                                         r  clk_div/o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.227 r  clk_div/o_reg[3]/Q
                         net (fo=2, routed)           0.127    -0.100    clk_div/o_reg_n_0_[3]
    SLICE_X2Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.010 r  clk_div/o0_carry/O[2]
                         net (fo=1, routed)           0.000     0.010    clk_div/p_1_in[3]
    SLICE_X2Y36          FDRE                                         r  clk_div/o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.888    -0.488    clk_div/o_reg[0]_0
    SLICE_X2Y36          FDRE                                         r  clk_div/o_reg[3]/C
                         clock pessimism              0.097    -0.391    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.134    -0.257    clk_div/o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_div/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.623    -0.387    clk_div/o_reg[0]_0
    SLICE_X3Y43          FDRE                                         r  clk_div/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.246 r  clk_div/clk_out_reg/Q
                         net (fo=13, routed)          0.180    -0.065    clk_div/CLK
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.045    -0.020 r  clk_div/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.020    clk_div/clk_out_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  clk_div/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.893    -0.483    clk_div/o_reg[0]_0
    SLICE_X3Y43          FDRE                                         r  clk_div/clk_out_reg/C
                         clock pessimism              0.096    -0.387    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.091    -0.296    clk_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 clock_inst/sec0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.806%)  route 0.209ns (50.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.623    -0.387    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.164    -0.223 r  clock_inst/sec0_reg[1]/Q
                         net (fo=12, routed)          0.209    -0.014    clock_inst/Q[1]
    SLICE_X4Y46          LUT4 (Prop_lut4_I3_O)        0.043     0.029 r  clock_inst/sec0[3]_i_2/O
                         net (fo=1, routed)           0.000     0.029    clock_inst/p_0_in[3]
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.892    -0.484    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[3]/C
                         clock pessimism              0.097    -0.387    
    SLICE_X4Y46          FDCE (Hold_fdce_C_D)         0.131    -0.256    clock_inst/sec0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk_div/o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clk_div/o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.325ns (74.712%)  route 0.110ns (25.288%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.488ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.620    -0.390    clk_div/o_reg[0]_0
    SLICE_X3Y37          FDRE                                         r  clk_div/o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.249 r  clk_div/o_reg[0]/Q
                         net (fo=3, routed)           0.110    -0.139    clk_div/o_reg_n_0_[0]
    SLICE_X2Y36          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     0.045 r  clk_div/o0_carry/O[1]
                         net (fo=1, routed)           0.000     0.045    clk_div/p_1_in[2]
    SLICE_X2Y36          FDRE                                         r  clk_div/o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.888    -0.488    clk_div/o_reg[0]_0
    SLICE_X2Y36          FDRE                                         r  clk_div/o_reg[2]/C
                         clock pessimism              0.112    -0.376    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.134    -0.242    clk_div/o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 83.333 }
Period(ns):         166.667
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         166.667     164.511    BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         166.667     165.418    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X3Y43      clk_div/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X3Y37      clk_div/o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X2Y38      clk_div/o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X2Y38      clk_div/o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X2Y38      clk_div/o_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X2Y39      clk_div/o_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X2Y39      clk_div/o_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         166.667     165.667    SLICE_X2Y39      clk_div/o_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.667     46.693     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X3Y43      clk_div/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X3Y43      clk_div/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X3Y37      clk_div/o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X3Y37      clk_div/o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y38      clk_div/o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y38      clk_div/o_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y38      clk_div/o_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y38      clk_div/o_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y38      clk_div/o_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y38      clk_div/o_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X3Y43      clk_div/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X3Y43      clk_div/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X3Y37      clk_div/o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X3Y37      clk_div/o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y38      clk_div/o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y38      clk_div/o_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y38      clk_div/o_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y38      clk_div/o_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y38      clk_div/o_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X2Y38      clk_div/o_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[3]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.452ns  (logic 1.454ns (15.379%)  route 7.998ns (84.621%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          3.008     9.452    rst
    SLICE_X1Y45          FDCE                                         f  seg_com_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.434ns  (logic 1.454ns (15.408%)  route 7.980ns (84.592%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.990     9.434    rst
    SLICE_X3Y46          FDCE                                         f  seg_com_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.434ns  (logic 1.454ns (15.408%)  route 7.980ns (84.592%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.990     9.434    rst
    SLICE_X3Y46          FDCE                                         f  seg_com_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/min1_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.420ns  (logic 1.454ns (15.431%)  route 7.966ns (84.569%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.976     9.420    clock_inst/AR[0]
    SLICE_X2Y45          FDCE                                         f  clock_inst/min1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/min1_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.420ns  (logic 1.454ns (15.431%)  route 7.966ns (84.569%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.976     9.420    clock_inst/AR[0]
    SLICE_X2Y45          FDCE                                         f  clock_inst/min1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/min1_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.420ns  (logic 1.454ns (15.431%)  route 7.966ns (84.569%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.976     9.420    clock_inst/AR[0]
    SLICE_X2Y45          FDCE                                         f  clock_inst/min1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/min1_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.420ns  (logic 1.454ns (15.431%)  route 7.966ns (84.569%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.976     9.420    clock_inst/AR[0]
    SLICE_X2Y45          FDCE                                         f  clock_inst/min1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/min0_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.332ns  (logic 1.454ns (15.575%)  route 7.879ns (84.425%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.889     9.332    clock_inst/AR[0]
    SLICE_X6Y47          FDCE                                         f  clock_inst/min0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/min0_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.332ns  (logic 1.454ns (15.575%)  route 7.879ns (84.425%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.889     9.332    clock_inst/AR[0]
    SLICE_X7Y47          FDCE                                         f  clock_inst/min0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/min0_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.332ns  (logic 1.454ns (15.575%)  route 7.879ns (84.425%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.889     9.332    clock_inst/AR[0]
    SLICE_X7Y47          FDCE                                         f  clock_inst/min0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_com_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.316%)  route 0.151ns (51.684%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDPE                         0.000     0.000 r  seg_com_reg[5]/C
    SLICE_X1Y46          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  seg_com_reg[5]/Q
                         net (fo=10, routed)          0.151     0.292    seg_com_OBUF[5]
    SLICE_X3Y46          FDCE                                         r  seg_com_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min0_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/min0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.212ns (62.241%)  route 0.129ns (37.759%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE                         0.000     0.000 r  clock_inst/min0_reg[0]/C
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  clock_inst/min0_reg[0]/Q
                         net (fo=12, routed)          0.129     0.296    clock_inst/min0_reg[3]_0[0]
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.045     0.341 r  clock_inst/min0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    clock_inst/min0[1]_i_1_n_0
    SLICE_X7Y47          FDCE                                         r  clock_inst/min0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min0_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/min0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.215ns (62.753%)  route 0.128ns (37.247%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE                         0.000     0.000 r  clock_inst/min0_reg[0]/C
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  clock_inst/min0_reg[0]/Q
                         net (fo=12, routed)          0.128     0.295    clock_inst/min0_reg[3]_0[0]
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.048     0.343 r  clock_inst/min0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.343    clock_inst/min0[2]_i_1_n_0
    SLICE_X7Y47          FDCE                                         r  clock_inst/min0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min0_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/min0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.216ns (62.679%)  route 0.129ns (37.321%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE                         0.000     0.000 r  clock_inst/min0_reg[0]/C
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  clock_inst/min0_reg[0]/Q
                         net (fo=12, routed)          0.129     0.296    clock_inst/min0_reg[3]_0[0]
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.049     0.345 r  clock_inst/min0[3]_i_1/O
                         net (fo=1, routed)           0.000     0.345    clock_inst/min0[3]_i_1_n_0
    SLICE_X7Y47          FDCE                                         r  clock_inst/min0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.781%)  route 0.213ns (60.219%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE                         0.000     0.000 r  seg_com_reg[4]/C
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[4]/Q
                         net (fo=10, routed)          0.213     0.354    seg_com_OBUF[4]
    SLICE_X1Y45          FDCE                                         r  seg_com_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.141ns (38.769%)  route 0.223ns (61.231%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE                         0.000     0.000 r  seg_com_reg[0]/C
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[0]/Q
                         net (fo=10, routed)          0.223     0.364    seg_com_OBUF[0]
    SLICE_X1Y46          FDPE                                         r  seg_com_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/min0_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_min0_inst/dec_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.191ns (50.701%)  route 0.186ns (49.299%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE                         0.000     0.000 r  clock_inst/min0_reg[2]/C
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  clock_inst/min0_reg[2]/Q
                         net (fo=12, routed)          0.186     0.332    dec_min0_inst/dec_out_reg[3]_0[2]
    SLICE_X4Y47          LUT4 (Prop_lut4_I1_O)        0.045     0.377 r  dec_min0_inst/dec_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    dec_min0_inst/dec_out_reg[0]_i_1_n_0
    SLICE_X4Y47          LDCE                                         r  dec_min0_inst/dec_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.410%)  route 0.236ns (62.590%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE                         0.000     0.000 r  seg_com_reg[2]/C
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[2]/Q
                         net (fo=10, routed)          0.236     0.377    seg_com_OBUF[2]
    SLICE_X0Y43          FDCE                                         r  seg_com_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_hrs1_inst/dec_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.212ns (54.570%)  route 0.176ns (45.430%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE                         0.000     0.000 r  clock_inst/hrs1_reg[1]/C
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.167     0.167 f  clock_inst/hrs1_reg[1]/Q
                         net (fo=12, routed)          0.176     0.343    dec_hrs1_inst/dec_out_reg[0]_0[1]
    SLICE_X1Y44          LUT4 (Prop_lut4_I1_O)        0.045     0.388 r  dec_hrs1_inst/dec_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.388    dec_hrs1_inst/dec_out_reg[4]_i_1_n_0
    SLICE_X1Y44          LDCE                                         r  dec_hrs1_inst/dec_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.141ns (36.180%)  route 0.249ns (63.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE                         0.000     0.000 r  seg_com_reg[4]/C
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[4]/Q
                         net (fo=10, routed)          0.249     0.390    seg_com_OBUF[4]
    SLICE_X3Y46          FDCE                                         r  seg_com_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min1_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.960ns  (logic 0.890ns (17.943%)  route 4.070ns (82.057%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 f  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 f  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.124     2.936 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          1.104     4.041    clock_inst/sec0_reg[3]_0[0]
    SLICE_X2Y45          FDCE                                         r  clock_inst/min1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min1_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.960ns  (logic 0.890ns (17.943%)  route 4.070ns (82.057%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 f  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 f  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.124     2.936 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          1.104     4.041    clock_inst/sec0_reg[3]_0[0]
    SLICE_X2Y45          FDCE                                         r  clock_inst/min1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min1_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.960ns  (logic 0.890ns (17.943%)  route 4.070ns (82.057%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 f  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 f  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.124     2.936 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          1.104     4.041    clock_inst/sec0_reg[3]_0[0]
    SLICE_X2Y45          FDCE                                         r  clock_inst/min1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min1_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.960ns  (logic 0.890ns (17.943%)  route 4.070ns (82.057%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 f  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 f  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.124     2.936 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          1.104     4.041    clock_inst/sec0_reg[3]_0[0]
    SLICE_X2Y45          FDCE                                         r  clock_inst/min1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min0_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.710ns  (logic 0.890ns (18.898%)  route 3.820ns (81.102%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 f  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 f  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.124     2.936 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          0.854     3.790    clock_inst/sec0_reg[3]_0[0]
    SLICE_X7Y47          FDCE                                         r  clock_inst/min0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min0_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.710ns  (logic 0.890ns (18.898%)  route 3.820ns (81.102%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 f  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 f  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.124     2.936 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          0.854     3.790    clock_inst/sec0_reg[3]_0[0]
    SLICE_X7Y47          FDCE                                         r  clock_inst/min0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/min0_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.710ns  (logic 0.890ns (18.898%)  route 3.820ns (81.102%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 f  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 f  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.124     2.936 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          0.854     3.790    clock_inst/sec0_reg[3]_0[0]
    SLICE_X7Y47          FDCE                                         r  clock_inst/min0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/hrs0_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.670ns  (logic 0.890ns (19.056%)  route 3.780ns (80.944%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 f  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 f  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.124     2.936 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          0.815     3.751    clock_inst/sec0_reg[3]_0[0]
    SLICE_X2Y47          FDCE                                         r  clock_inst/hrs0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/hrs0_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.670ns  (logic 0.890ns (19.056%)  route 3.780ns (80.944%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 f  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 f  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.124     2.936 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          0.815     3.751    clock_inst/sec0_reg[3]_0[0]
    SLICE_X2Y47          FDCE                                         r  clock_inst/hrs0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_clock_en_inst/o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/hrs0_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.670ns  (logic 0.890ns (19.056%)  route 3.780ns (80.944%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.832    -0.920    gen_clock_en_inst/CLK
    SLICE_X6Y40          FDCE                                         r  gen_clock_en_inst/o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.518    -0.402 f  gen_clock_en_inst/o_reg[13]/Q
                         net (fo=2, routed)           0.953     0.551    gen_clock_en_inst/o[13]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124     0.675 f  gen_clock_en_inst/o[31]_i_11/O
                         net (fo=1, routed)           0.530     1.205    gen_clock_en_inst/o[31]_i_11_n_0
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     1.329 f  gen_clock_en_inst/o[31]_i_6/O
                         net (fo=32, routed)          1.483     2.812    gen_clock_en_inst/o[31]_i_6_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.124     2.936 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          0.815     3.751    clock_inst/sec0_reg[3]_0[0]
    SLICE_X2Y47          FDCE                                         r  clock_inst/hrs0_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/sec0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_sec0_inst/dec_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.780ns  (logic 0.518ns (66.443%)  route 0.262ns (33.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655    -1.550    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.418    -1.132 f  clock_inst/sec0_reg[1]/Q
                         net (fo=12, routed)          0.262    -0.871    dec_sec0_inst/dec_out_reg[3]_0[1]
    SLICE_X5Y46          LUT4 (Prop_lut4_I1_O)        0.100    -0.771 r  dec_sec0_inst/dec_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.771    dec_sec0_inst/dec_out_reg[1]_i_1_n_0
    SLICE_X5Y46          LDCE                                         r  dec_sec0_inst/dec_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_sec0_inst/dec_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.782ns  (logic 0.518ns (66.273%)  route 0.264ns (33.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655    -1.550    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.418    -1.132 f  clock_inst/sec0_reg[1]/Q
                         net (fo=12, routed)          0.264    -0.869    dec_sec0_inst/dec_out_reg[3]_0[1]
    SLICE_X5Y46          LUT4 (Prop_lut4_I1_O)        0.100    -0.769 r  dec_sec0_inst/dec_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.769    dec_sec0_inst/dec_out_reg[4]_i_1_n_0
    SLICE_X5Y46          LDCE                                         r  dec_sec0_inst/dec_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_sec0_inst/dec_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.928ns  (logic 0.518ns (55.821%)  route 0.410ns (44.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655    -1.550    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.418    -1.132 r  clock_inst/sec0_reg[2]/Q
                         net (fo=12, routed)          0.410    -0.722    dec_sec0_inst/dec_out_reg[3]_0[2]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.100    -0.622 r  dec_sec0_inst/dec_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.622    dec_sec0_inst/dec_out_reg[0]_i_1_n_0
    SLICE_X3Y47          LDCE                                         r  dec_sec0_inst/dec_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_sec0_inst/dec_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.098ns  (logic 0.514ns (46.806%)  route 0.584ns (53.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655    -1.550    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.418    -1.132 r  clock_inst/sec0_reg[1]/Q
                         net (fo=12, routed)          0.264    -0.869    dec_sec0_inst/dec_out_reg[3]_0[1]
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.096    -0.773 r  dec_sec0_inst/dec_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.321    -0.452    dec_sec0_inst/dec_out_reg[6]_i_1_n_0
    SLICE_X5Y46          LDCE                                         r  dec_sec0_inst/dec_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_sec0_inst/dec_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.253ns  (logic 0.513ns (40.932%)  route 0.740ns (59.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655    -1.550    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.418    -1.132 r  clock_inst/sec0_reg[1]/Q
                         net (fo=12, routed)          0.262    -0.871    dec_sec0_inst/dec_out_reg[3]_0[1]
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.095    -0.776 r  dec_sec0_inst/dec_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.479    -0.297    dec_sec0_inst/dec_out_reg[5]_i_1_n_0
    SLICE_X5Y46          LDCE                                         r  dec_sec0_inst/dec_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_sec0_inst/dec_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.402ns  (logic 0.513ns (36.600%)  route 0.889ns (63.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655    -1.550    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.418    -1.132 f  clock_inst/sec0_reg[2]/Q
                         net (fo=12, routed)          0.410    -0.722    dec_sec0_inst/dec_out_reg[3]_0[2]
    SLICE_X3Y47          LUT4 (Prop_lut4_I3_O)        0.095    -0.627 r  dec_sec0_inst/dec_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.479    -0.149    dec_sec0_inst/dec_out_reg[2]_i_1_n_0
    SLICE_X3Y47          LDCE                                         r  dec_sec0_inst/dec_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            dec_sec0_inst/dec_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.540ns  (logic 0.518ns (33.632%)  route 1.022ns (66.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655    -1.550    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.418    -1.132 r  clock_inst/sec0_reg[2]/Q
                         net (fo=12, routed)          0.547    -0.585    dec_sec0_inst/dec_out_reg[3]_0[2]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.100    -0.485 r  dec_sec0_inst/dec_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.475    -0.010    dec_sec0_inst/dec_out_reg[3]_i_1_n_0
    SLICE_X3Y47          LDCE                                         r  dec_sec0_inst/dec_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_clock_en_inst/o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.577ns  (logic 0.618ns (39.185%)  route 0.959ns (60.815%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.654    -1.551    gen_clock_en_inst/CLK
    SLICE_X6Y42          FDCE                                         r  gen_clock_en_inst/o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.418    -1.133 f  gen_clock_en_inst/o_reg[24]/Q
                         net (fo=2, routed)           0.496    -0.637    gen_clock_en_inst/o[24]
    SLICE_X4Y43          LUT5 (Prop_lut5_I2_O)        0.100    -0.537 f  gen_clock_en_inst/o[31]_i_4/O
                         net (fo=32, routed)          0.280    -0.257    gen_clock_en_inst/o[31]_i_4_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.100    -0.157 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          0.183     0.026    clock_inst/sec0_reg[3]_0[0]
    SLICE_X4Y43          FDCE                                         r  clock_inst/sec1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_clock_en_inst/o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.577ns  (logic 0.618ns (39.185%)  route 0.959ns (60.815%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.654    -1.551    gen_clock_en_inst/CLK
    SLICE_X6Y42          FDCE                                         r  gen_clock_en_inst/o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.418    -1.133 f  gen_clock_en_inst/o_reg[24]/Q
                         net (fo=2, routed)           0.496    -0.637    gen_clock_en_inst/o[24]
    SLICE_X4Y43          LUT5 (Prop_lut5_I2_O)        0.100    -0.537 f  gen_clock_en_inst/o[31]_i_4/O
                         net (fo=32, routed)          0.280    -0.257    gen_clock_en_inst/o[31]_i_4_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.100    -0.157 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          0.183     0.026    clock_inst/sec0_reg[3]_0[0]
    SLICE_X4Y43          FDCE                                         r  clock_inst/sec1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_clock_en_inst/o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/sec1_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.577ns  (logic 0.618ns (39.185%)  route 0.959ns (60.815%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.654    -1.551    gen_clock_en_inst/CLK
    SLICE_X6Y42          FDCE                                         r  gen_clock_en_inst/o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.418    -1.133 f  gen_clock_en_inst/o_reg[24]/Q
                         net (fo=2, routed)           0.496    -0.637    gen_clock_en_inst/o[24]
    SLICE_X4Y43          LUT5 (Prop_lut5_I2_O)        0.100    -0.537 f  gen_clock_en_inst/o[31]_i_4/O
                         net (fo=32, routed)          0.280    -0.257    gen_clock_en_inst/o[31]_i_4_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.100    -0.157 r  gen_clock_en_inst/sec0[3]_i_1/O
                         net (fo=24, routed)          0.183     0.026    clock_inst/sec0_reg[3]_0[0]
    SLICE_X4Y43          FDCE                                         r  clock_inst/sec1_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    Y9                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755    25.755 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    26.235    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    23.031 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    23.595    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.624 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    24.468    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.638    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/sec0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.141ns  (logic 1.454ns (15.901%)  route 7.687ns (84.099%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.697     9.141    clock_inst/AR[0]
    SLICE_X4Y46          FDCE                                         f  clock_inst/sec0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655    -1.550    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[0]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/sec0_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.141ns  (logic 1.454ns (15.901%)  route 7.687ns (84.099%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.697     9.141    clock_inst/AR[0]
    SLICE_X4Y46          FDCE                                         f  clock_inst/sec0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655    -1.550    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/sec0_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.141ns  (logic 1.454ns (15.901%)  route 7.687ns (84.099%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.697     9.141    clock_inst/AR[0]
    SLICE_X4Y46          FDCE                                         f  clock_inst/sec0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655    -1.550    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[2]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            clock_inst/sec0_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.141ns  (logic 1.454ns (15.901%)  route 7.687ns (84.099%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.697     9.141    clock_inst/AR[0]
    SLICE_X4Y46          FDCE                                         f  clock_inst/sec0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655    -1.550    clock_inst/CLK
    SLICE_X4Y46          FDCE                                         r  clock_inst/sec0_reg[3]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            gen_clock_en_inst/o_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.989ns  (logic 1.454ns (16.170%)  route 7.535ns (83.830%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.545     8.989    gen_clock_en_inst/AR[0]
    SLICE_X4Y44          FDCE                                         f  gen_clock_en_inst/o_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655    -1.550    gen_clock_en_inst/CLK
    SLICE_X4Y44          FDCE                                         r  gen_clock_en_inst/o_reg[29]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            gen_clock_en_inst/o_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.989ns  (logic 1.454ns (16.170%)  route 7.535ns (83.830%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.545     8.989    gen_clock_en_inst/AR[0]
    SLICE_X4Y44          FDCE                                         f  gen_clock_en_inst/o_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.655    -1.550    gen_clock_en_inst/CLK
    SLICE_X4Y44          FDCE                                         r  gen_clock_en_inst/o_reg[31]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            gen_clock_en_inst/o_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.968ns  (logic 1.454ns (16.208%)  route 7.514ns (83.792%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.524     8.968    gen_clock_en_inst/AR[0]
    SLICE_X4Y42          FDCE                                         f  gen_clock_en_inst/o_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.654    -1.551    gen_clock_en_inst/CLK
    SLICE_X4Y42          FDCE                                         r  gen_clock_en_inst/o_reg[21]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            gen_clock_en_inst/o_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.968ns  (logic 1.454ns (16.208%)  route 7.514ns (83.792%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.524     8.968    gen_clock_en_inst/AR[0]
    SLICE_X4Y42          FDCE                                         f  gen_clock_en_inst/o_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.654    -1.551    gen_clock_en_inst/CLK
    SLICE_X4Y42          FDCE                                         r  gen_clock_en_inst/o_reg[23]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            gen_clock_en_inst/o_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.968ns  (logic 1.454ns (16.208%)  route 7.514ns (83.792%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.524     8.968    gen_clock_en_inst/AR[0]
    SLICE_X4Y42          FDCE                                         f  gen_clock_en_inst/o_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.654    -1.551    gen_clock_en_inst/CLK
    SLICE_X4Y42          FDCE                                         r  gen_clock_en_inst/o_reg[27]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            gen_clock_en_inst/o_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.846ns  (logic 1.454ns (16.431%)  route 7.393ns (83.569%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           4.990     6.320    gen_clock_en_inst/reset
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124     6.444 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          2.402     8.846    gen_clock_en_inst/AR[0]
    SLICE_X6Y42          FDCE                                         f  gen_clock_en_inst/o_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          1.654    -1.551    gen_clock_en_inst/CLK
    SLICE_X6Y42          FDCE                                         r  gen_clock_en_inst/o_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.045ns (3.685%)  route 1.176ns (96.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.689     0.689    gen_clock_en_inst/locked
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.045     0.734 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.488     1.221    gen_clock_en_inst/AR[0]
    SLICE_X4Y37          FDCE                                         f  gen_clock_en_inst/o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.888    -0.488    gen_clock_en_inst/CLK
    SLICE_X4Y37          FDCE                                         r  gen_clock_en_inst/o_reg[1]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.045ns (3.685%)  route 1.176ns (96.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.689     0.689    gen_clock_en_inst/locked
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.045     0.734 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.488     1.221    gen_clock_en_inst/AR[0]
    SLICE_X4Y37          FDCE                                         f  gen_clock_en_inst/o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.888    -0.488    gen_clock_en_inst/CLK
    SLICE_X4Y37          FDCE                                         r  gen_clock_en_inst/o_reg[2]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.045ns (3.685%)  route 1.176ns (96.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.689     0.689    gen_clock_en_inst/locked
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.045     0.734 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.488     1.221    gen_clock_en_inst/AR[0]
    SLICE_X4Y37          FDCE                                         f  gen_clock_en_inst/o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.888    -0.488    gen_clock_en_inst/CLK
    SLICE_X4Y37          FDCE                                         r  gen_clock_en_inst/o_reg[3]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.045ns (3.667%)  route 1.182ns (96.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.689     0.689    gen_clock_en_inst/locked
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.045     0.734 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.494     1.227    gen_clock_en_inst/AR[0]
    SLICE_X6Y37          FDCE                                         f  gen_clock_en_inst/o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.888    -0.488    gen_clock_en_inst/CLK
    SLICE_X6Y37          FDCE                                         r  gen_clock_en_inst/o_reg[0]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.045ns (3.667%)  route 1.182ns (96.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.689     0.689    gen_clock_en_inst/locked
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.045     0.734 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.494     1.227    gen_clock_en_inst/AR[0]
    SLICE_X6Y37          FDCE                                         f  gen_clock_en_inst/o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.888    -0.488    gen_clock_en_inst/CLK
    SLICE_X6Y37          FDCE                                         r  gen_clock_en_inst/o_reg[4]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.045ns (3.344%)  route 1.301ns (96.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.689     0.689    gen_clock_en_inst/locked
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.045     0.734 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.612     1.346    gen_clock_en_inst/AR[0]
    SLICE_X4Y38          FDCE                                         f  gen_clock_en_inst/o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.890    -0.486    gen_clock_en_inst/CLK
    SLICE_X4Y38          FDCE                                         r  gen_clock_en_inst/o_reg[5]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.045ns (3.344%)  route 1.301ns (96.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.689     0.689    gen_clock_en_inst/locked
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.045     0.734 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.612     1.346    gen_clock_en_inst/AR[0]
    SLICE_X4Y38          FDCE                                         f  gen_clock_en_inst/o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.890    -0.486    gen_clock_en_inst/CLK
    SLICE_X4Y38          FDCE                                         r  gen_clock_en_inst/o_reg[6]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.045ns (3.344%)  route 1.301ns (96.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.689     0.689    gen_clock_en_inst/locked
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.045     0.734 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.612     1.346    gen_clock_en_inst/AR[0]
    SLICE_X4Y38          FDCE                                         f  gen_clock_en_inst/o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.890    -0.486    gen_clock_en_inst/CLK
    SLICE_X4Y38          FDCE                                         r  gen_clock_en_inst/o_reg[8]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.045ns (3.051%)  route 1.430ns (96.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.689     0.689    gen_clock_en_inst/locked
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.045     0.734 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.741     1.475    gen_clock_en_inst/AR[0]
    SLICE_X6Y38          FDCE                                         f  gen_clock_en_inst/o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.890    -0.486    gen_clock_en_inst/CLK
    SLICE_X6Y38          FDCE                                         r  gen_clock_en_inst/o_reg[7]/C

Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gen_clock_en_inst/o_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.045ns (3.012%)  route 1.449ns (96.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.689     0.689    gen_clock_en_inst/locked
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.045     0.734 f  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=68, routed)          0.761     1.494    gen_clock_en_inst/AR[0]
    SLICE_X6Y43          FDCE                                         f  gen_clock_en_inst/o_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=69, routed)          0.892    -0.484    gen_clock_en_inst/CLK
    SLICE_X6Y43          FDCE                                         r  gen_clock_en_inst/o_reg[25]/C





