Processor,Transistor count,Year,Designer,Process,Area (mm2),Transistor,Designer Country,Bits,Name,Details
"MP944 (20-bit, 6-chip, 28 chips total)","74,442 (5,360 excl. ROM & RAM)[15][16]",1970[13][a],Garrett AiResearch,?,?,?,United States,20-bit,MP944,"20-bit, 6-chip, 28 chips total"
"Intel 4004 (4-bit, 16-pin)","2,250",1971,Intel,"10,000 nm",12 mm2,188,United States,4-bit,Intel 4004,"4-bit, 16-pin"
"TMX 1795 (?-bit, 24-pin)","3,078[17]",1971,Texas Instruments,?,30.64 mm2,100.5,United States,other,TMX 1795,"?-bit, 24-pin"
"Intel 8008 (8-bit, 18-pin)","3,500",1972,Intel,"10,000 nm",14 mm2,250,United States,8-bit,Intel 8008,"8-bit, 18-pin"
"NEC μCOM-4 (4-bit, 42-pin)","2,500[18][19]",1973,NEC,"7,500 nm[20]",?,?,Japan,4-bit,NEC COM-4,"4-bit, 42-pin"
Toshiba TLCS-12 (12-bit),"11,000+[21]",1973,Toshiba,"6,000 nm",32 mm2,340+,Japan,12-bit,Toshiba TLCS-12,12-bit
"Intel 4040 (4-bit, 16-pin)","3,000",1974,Intel,"10,000 nm",12 mm2,250,United States,4-bit,Intel 4040,"4-bit, 16-pin"
"Motorola 6800 (8-bit, 40-pin)","4,100",1974,Motorola,"6,000 nm",16 mm2,256,United States,8-bit,Motorola 6800,"8-bit, 40-pin"
"Intel 8080 (8-bit, 40-pin)","6,000",1974,Intel,"6,000 nm",20 mm2,300,United States,8-bit,Intel 8080,"8-bit, 40-pin"
"TMS 1000 (4-bit, 28-pin)","8,000[b]",1974[22],Texas Instruments,"8,000 nm",11 mm2,730,United States,4-bit,TMS 1000,"4-bit, 28-pin"
"MOS Technology 6502(8-bit, 40-pin)","4,528[c][23]",1975,MOS Technology,"8,000 nm",21 mm2,216,United States,8-bit,MOS Technology 6502,"8-bit, 40-pin"
"Intersil IM6100 (12-bit, 40-pin; clone of PDP-8)","4,000",1975,Intersil,?,?,?,United States,12-bit,Intersil IM6100,"12-bit, 40-pin;clone ofPDP-8"
"CDP 1801 (8-bit, 2-chip, 40-pin)","5,000",1975,RCA,?,?,?,United States,8-bit,CDP 1801,"8-bit, 2-chip, 40-pin"
"RCA 1802 (8-bit, 40-pin)","5,000",1976,RCA,"5,000 nm",27 mm2,185,United States,8-bit,RCA 1802,"8-bit, 40-pin"
"Zilog Z80 (8-bit, 4-bit ALU, 40-pin)","8,500[d]",1976,Zilog,"4,000 nm",18 mm2,470,United States,8-bit,Zilog Z80,"8-bit, 4-bitALU, 40-pin"
"Intel 8085 (8-bit, 40-pin)","6,500",1976,Intel,"3,000 nm",20 mm2,325,United States,8-bit,Intel 8085,"8-bit, 40-pin"
TMS9900 (16-bit),"8,000",1976,Texas Instruments,?,?,?,United States,16-bit,TMS9900,16-bit
Bellmac-8 (8-bit),"7,000",1977,Bell Labs,"5,000 nm",?,?,United States,8-bit,Bellmac-8,8-bit
"Motorola 6809 (8-bit with some 16-bit features, 40-pin)","9,000",1978,Motorola,"5,000 nm",21 mm2,430,United States,8-bit,Motorola 6809,"8-bitwith some 16-bit features, 40-pin"
"Intel 8086 (16-bit, 40-pin)","29,000[24]",1978,Intel,"3,000 nm",33 mm2,880,United States,16-bit,Intel 8086,"16-bit, 40-pin"
Zilog Z8000 (16-bit),"17,500[25]",1979,Zilog,?,?,?,United States,16-bit,Zilog Z8000,16-bit
"Intel 8088 (16-bit, 8-bit data bus)","29,000",1979,Intel,"3,000 nm",33 mm2,880,United States,16-bit,Intel 8088,"16-bit, 8-bit data bus"
"Motorola 68000 (16/32-bit, 32-bit registers, 16-bit ALU)","68,000[26]",1979,Motorola,"3,500 nm",44 mm2,"1,550",United States,32-bit,Motorola 68000,"16/32-bit,32-bit registers, 16-bitALU"
"Intel 8051 (8-bit, 40-pin)","50,000",1980,Intel,?,?,?,United States,8-bit,Intel 8051,"8-bit, 40-pin"
WDC 65C02,"11,500[27]",1981,WDC,"3,000 nm",6 mm2,"1,920",United States,other,,
ROMP (32-bit),"45,000",1981,IBM,"2,000 nm",58.52 mm2,770,United States,32-bit,ROMP,32-bit
"Intel 80186 (16-bit, 68-pin)","55,000",1982,Intel,"3,000 nm",60 mm2,920,United States,16-bit,Intel 80186,"16-bit, 68-pin"
"Intel 80286 (16-bit, 68-pin)","134,000",1982,Intel,"1,500 nm",49 mm2,"2,730",United States,16-bit,Intel 80286,"16-bit, 68-pin"
WDC 65C816 (8/16-bit),"22,000[28]",1983,WDC,"3,000 nm[29]",9 mm2,"2,400",United States,16-bit,WDC 65C816,8/16-bit
NEC V20,"63,000",1984,NEC,?,?,?,Japan,other,,
Motorola 68020 (32-bit; 114 pins used),"190,000[30]",1984,Motorola,"2,000 nm",85 mm2,"2,200",United States,32-bit,Motorola 68020,32-bit; 114 pins used
"Intel 80386 (32-bit, 132-pin; no cache)","275,000",1985,Intel,"1,500 nm",104 mm2,"2,640",United States,32-bit,Intel 80386,"32-bit, 132-pin; no cache"
ARM 1 (32-bit; no cache),"25,000[30]",1985,Acorn,"3,000 nm",50 mm2,500,United Kingdom,32-bit,ARM 1,32-bit; no cache
Novix NC4016 (16-bit),"16,000[31]",1985[32],Harris Corporation,"3,000 nm[33]",?,?,United States,16-bit,Novix NC4016,16-bit
SPARC MB86900 (32-bit; no cache),"110,000[34]",1986,Fujitsu,"1,200 nm",?,?,Japan,32-bit,SPARC MB86900,32-bit; no cache
NEC V60[35] (32-bit; no cache),"375,000",1986,NEC,"1,500 nm",?,?,Japan,32-bit,NEC V60[35],32-bit; no cache
"ARM 2 (32-bit, 84-pin; no cache)","27,000[36][30]",1986,Acorn,"2,000 nm",30.25 mm2,890,United Kingdom,32-bit,ARM 2,"32-bit, 84-pin; no cache"
Z80000 (32-bit; very small cache),"91,000",1986,Zilog,?,?,?,United States,32-bit,Z80000,32-bit; very small cache
NEC V70[35] (32-bit; no cache),"385,000",1987,NEC,"1,500 nm",?,?,Japan,32-bit,NEC V70[35],32-bit; no cache
Hitachi Gmicro/200[37],"730,000",1987,Hitachi,"1,000 nm",?,?,Japan,other,,
"Motorola 68030 (32-bit, very small caches)","273,000",1987,Motorola,800 nm,102 mm2,"2,680",United States,32-bit,Motorola 68030,"32-bit, very small caches"
TI Explorer's 32-bit Lispmachine chip,"553,000[38]",1987,Texas Instruments,"2,000 nm[39]",?,?,United States,32-bit,,
DEC WRL MultiTitan,"180,000[40]",1988,DEC WRL,"1,500 nm",61 mm2,"2,950",United States,other,,
"Intel i960 (32-bit, 33-bit memory subsystem, no cache)","250,000[41]",1988,Intel,"1,500 nm[42]",?,?,United States,32-bit,Intel i960,"32-bit,33-bit memory subsystem, no cache"
"Intel i960CA (32-bit, cache)","600,000[42]",1989,Intel,800 nm,143 mm2,"4,200",United States,32-bit,Intel i960CA,"32-bit, cache"
"Intel i860 (32/64-bit, 128-bit SIMD, cache, VLIW)","1,000,000[43]",1989,Intel,?,?,?,United States,64-bit,Intel i860,"32/64-bit, 128-bitSIMD, cache,VLIW"
"Intel 80486 (32-bit, 4 KB cache)","1,180,235",1989,Intel,"1,000 nm",173 mm2,"6,822",United States,32-bit,Intel 80486,"32-bit, 4KB cache"
"ARM 3 (32-bit, 4 KB cache)","310,000",1989,Acorn,"1,500 nm",87 mm2,"3,600",United Kingdom,32-bit,ARM 3,"32-bit, 4KB cache"
"POWER1 (9-chip module, 72 kB of cache)","6,900,000[44]",1990,IBM,"1,000 nm","1,283.61 mm2","5,375",United States,other,POWER1,"9-chip module, 72 kB of cache"
"Motorola 68040 (32-bit, 8 KB caches)","1,200,000",1990,Motorola,650 nm,152 mm2,"7,900",United States,32-bit,Motorola 68040,"32-bit, 8KB caches"
"R4000 (64-bit, 16 KB of caches)","1,350,000",1991,MIPS,"1,000 nm",213 mm2,"6,340",United States,64-bit,R4000,"64-bit, 16KB of caches"
"ARM 6 (32-bit, no cache for this 60 variant)","35,000",1991,ARM,800 nm,?,?,United Kingdom,32-bit,ARM 6,"32-bit, no cache for this 60 variant"
"Hitachi SH-1 (32-bit, no cache)","600,000[45]",1992[46],Hitachi,800 nm,100 mm2,"6,000",Japan,32-bit,Hitachi SH-1,"32-bit, no cache"
"Intel i960CF (32-bit, cache)","900,000[42]",1992,Intel,?,125 mm2,"7,200",United States,32-bit,Intel i960CF,"32-bit, cache"
"Alpha 21064 (64-bit, 290-pin; 16 KB of caches)","1,680,000",1992,DEC,750 nm,233.52 mm2,"7,190",United States,64-bit,Alpha 21064,"64-bit, 290-pin; 16KB of caches"
"Hitachi HARP-1 (32-bit, cache)","2,800,000[47]",1993,Hitachi,500 nm,267 mm2,"10,500",Japan,32-bit,HitachiHARP-1,"32-bit, cache"
"Pentium (32-bit, 16 KB of caches)","3,100,000",1993,Intel,800 nm,294 mm2,"10,500",United States,32-bit,Pentium,"32-bit, 16KB of caches"
"POWER2 (8-chip module, 288 kB of cache)","23,037,000[48]",1993,IBM,720 nm,"1,217.39 mm2","18,923",United States,other,POWER2,"8-chip module, 288 kB of cache"
ARM700 (32-bit; 8 KB cache),"578,977[49]",1994,ARM,700 nm,68.51 mm2,"8,451",United Kingdom,32-bit,ARM700,32-bit; 8KB cache
"MuP21 (21-bit,[50] 40-pin; includes video)","7,000[51]",1994,Offete Enterprises,"1,200 nm",?,?,United States,21-bit,MuP21,"21-bit,[50]40-pin; includesvideo"
"Motorola 68060 (32-bit, 16 KB of caches)","2,500,000",1994,Motorola,600 nm,218 mm2,"11,500",United States,32-bit,Motorola 68060,"32-bit, 16KB of caches"
"PowerPC 601 (32-bit, 32 KB of caches)","2,800,000[52]",1994,"Apple, IBM, Motorola",600 nm,121 mm2,"23,000",Multiple Countries,32-bit,PowerPC 601,"32-bit, 32KB of caches"
"PowerPC 603 (32-bit, 16 KB of caches)","1,600,000[53]",1994,"Apple, IBM, Motorola",500 nm,84.76 mm2,"18,900",Multiple Countries,32-bit,PowerPC 603,"32-bit, 16KB of caches"
"PowerPC 603e (32-bit, 32 KB of caches)","2,600,000[54]",1995,"Apple, IBM, Motorola",500 nm,98 mm2,"26,500",Multiple Countries,32-bit,PowerPC 603e,"32-bit, 32KB of caches"
"Alpha 21164 EV5 (64-bit, 112 kB cache)","9,300,000[55]",1995,DEC,500 nm,298.65 mm2,"31,140",United States,64-bit,Alpha 21164EV5,"64-bit, 112 kB cache"
"SA-110 (32-bit, 32 KB of caches)","2,500,000[30]",1995,"Acorn, DEC, Apple",350 nm,50 mm2,"50,000",,32-bit,SA-110,"32-bit, 32KB of caches"
"Pentium Pro (32-bit, 16 KB of caches;[56] L2 cache on-package, but on separate die)","5,500,000[57]",1995,Intel,500 nm,307 mm2,"18,000",United States,32-bit,Pentium Pro,"32-bit, 16KB of caches;[56]L2 cache on-package, but on separate die"
"PA-8000 64-bit, no cache","3,800,000[58]",1995,HP,500 nm,337.69 mm2,"11,300",United States,64-bit,,
"Alpha 21164A EV56 (64-bit, 112 kB cache)","9,660,000[59]",1996,DEC,350 nm,208.8 mm2,"46,260",United States,64-bit,Alpha 21164AEV56,"64-bit, 112 kB cache"
"AMD K5 (32-bit, caches)","4,300,000",1996,AMD,500 nm,251 mm2,"17,000",United States,32-bit,AMD K5,"32-bit, caches"
"Pentium II Klamath (32-bit, 64-bit SIMD, caches)","7,500,000",1997,Intel,350 nm,195 mm2,"39,000",United States,32-bit,Pentium IIKlamath,"32-bit, 64-bitSIMD, caches"
"AMD K6 (32-bit, caches)","8,800,000",1997,AMD,350 nm,162 mm2,"54,000",United States,32-bit,AMD K6,"32-bit, caches"
F21 (21-bit; includes e.g. video),"15,000",1997[51],Offete Enterprises,?,?,?,United States,21-bit,F21,21-bit; includes e.g.video
"AVR (8-bit, 40-pin; w/memory)","140,000 (48,000 ",1997,Nordic VLSI/Atmel,?,?,?,Norway/United States,8-bit,AVR,"8-bit, 40-pin; w/memory"
"Pentium II Deschutes (32-bit, large cache)","7,500,000",1998,Intel,250 nm,113 mm2,"66,000",United States,32-bit,Pentium IIDeschutes,"32-bit, large cache"
Alpha 21264 EV6 (64-bit),"15,200,000[61]",1998,DEC,350 nm,313.96 mm2,"48,400",United States,64-bit,Alpha 21264EV6,64-bit
"Alpha 21164PC PCA57 (64-bit, 48 kB cache)","5,700,000",1998,Samsung,280 nm,100.5 mm2,"56,700",South Korea,64-bit,Alpha 21164PCPCA57,"64-bit, 48 kB cache"
"Hitachi SH-4 (32-bit, caches)[62]","3,200,000[63]",1998,Hitachi,250 nm,57.76 mm2,"55,400",Japan,32-bit,Hitachi SH-4,"32-bit, caches"
"ARM 9TDMI (32-bit, no cache)","111,000[30]",1999,Acorn,350 nm,4.8 mm2,"23,100",United Kingdom,32-bit,ARM 9TDMI,"32-bit, no cache"
"Pentium III Katmai (32-bit, 128-bit SIMD, caches)","9,500,000",1999,Intel,250 nm,128 mm2,"74,000",United States,32-bit,Pentium IIIKatmai,"32-bit, 128-bit SIMD, caches"
"Emotion Engine (64-bit, 128-bit SIMD, cache)","10,500,000[64]",1999,"Sony, Toshiba",250 nm,239.7 mm2[64],"43,800",,64-bit,Emotion Engine,"64-bit, 128-bitSIMD, cache"
"Pentium II Mobile Dixon (32-bit, caches)","27,400,000",1999,Intel,180 nm,180 mm2,"152,000",United States,32-bit,Pentium IIMobile Dixon,"32-bit, caches"
"AMD K6-III (32-bit, caches)","21,300,000",1999,AMD,250 nm,118 mm2,"181,000",United States,32-bit,AMD K6-III,"32-bit, caches"
"AMD K7 (32-bit, caches)","22,000,000",1999,AMD,250 nm,184 mm2,"120,000",United States,32-bit,AMD K7,"32-bit, caches"
"Gekko (32-bit, large cache)","21,000,000[66]",2000,"IBM, Nintendo",180 nm,43 mm2,"490,000 (check)",,32-bit,Gekko,"32-bit, large cache"
"Pentium III Coppermine (32-bit, large cache)","21,000,000",2000,Intel,180 nm,80 mm2,"263,000",United States,32-bit,Pentium IIICoppermine,"32-bit, large cache"
"Pentium 4 Willamette (32-bit, large cache)","42,000,000",2000,Intel,180 nm,217 mm2,"194,000",United States,32-bit,Pentium 4Willamette,"32-bit, large cache"
"SPARC64 V (64-bit, large cache)","191,000,000[67]",2001,Fujitsu,130 nm[68],290 mm2,"659,000",Japan,64-bit,SPARC64 V,"64-bit, large cache"
"Pentium III Tualatin (32-bit, large cache)","45,000,000",2001,Intel,130 nm,81 mm2,"556,000",United States,32-bit,Pentium IIITualatin,"32-bit, large cache"
"Pentium 4 Northwood (32-bit, large cache)","55,000,000",2002,Intel,130 nm,145 mm2,"379,000",United States,32-bit,Pentium 4Northwood,"32-bit, large cache"
"Itanium 2 McKinley (64-bit, large cache)","220,000,000",2002,Intel,180 nm,421 mm2,"523,000",United States,64-bit,Itanium 2McKinley,"64-bit, large cache"
"Alpha 21364 (64-bit, 946-pin, SIMD, very large caches)","152,000,000[14]",2003,DEC,180 nm,397 mm2,"383,000",United States,64-bit,Alpha 21364,"64-bit, 946-pin, SIMD, very large caches"
"AMD K7 Barton (32-bit, large cache)","54,300,000",2003,AMD,130 nm,101 mm2,"538,000",United States,32-bit,AMD K7Barton,"32-bit, large cache"
"AMD K8 (64-bit, large cache)","105,900,000",2003,AMD,130 nm,193 mm2,"548,700",United States,64-bit,AMD K8,"64-bit, large cache"
Pentium M Banias (32-bit),"77,000,000[69]",2003,Intel,130 nm,83 mm2,"928,000",United States,32-bit,Pentium MBanias,32-bit
Itanium 2 Madison 6M (64-bit),"410,000,000",2003,Intel,130 nm,374 mm2,"1,096,000",United States,64-bit,Itanium 2Madison 6M,64-bit
PlayStation 2 single chip (CPU + GPU),"53,500,000[70]",2003[71],"Sony, Toshiba",90 nm[72],86 mm²,"622,100",Multiple Countries,other,PlayStation 2single chip,CPU + GPU
"Pentium 4 Prescott (32-bit, large cache)","112,000,000",2004,Intel,90 nm,110 mm2,"1,018,000",United States,32-bit,Pentium 4Prescott,"32-bit, large cache"
Pentium M Dothan (32-bit),"144,000,000[75]",2004,Intel,90 nm,87 mm2,"1,655,000",United States,32-bit,Pentium MDothan,32-bit
"SPARC64 V+ (64-bit, large cache)","400,000,000[76]",2004,Fujitsu,90 nm,294 mm2,"1,360,000",Japan,64-bit,SPARC64 V+,"64-bit, large cache"
Itanium 2 (64-bit;9 MBcache),"592,000,000",2004,Intel,130 nm,432 mm2,"1,370,000",United States,64-bit,Itanium 2,64-bit;9MBcache
"Pentium 4 Prescott-2M (32-bit, large cache)","169,000,000",2005,Intel,90 nm,143 mm2,"1,182,000",United States,32-bit,Pentium 4Prescott-2M,"32-bit, large cache"
"Pentium D Smithfield (64-bit, large cache)","228,000,000",2005,Intel,90 nm,206 mm2,"1,107,000",United States,64-bit,Pentium DSmithfield,"64-bit, large cache"
"Xenon (64-bit, 128-bit SIMD, large cache)","165,000,000",2005,IBM,90 nm,?,?,United States,64-bit,Xenon,"64-bit, 128-bit SIMD, large cache"
"Cell (32-bit, cache)","250,000,000[77]",2005,"Sony, IBM, Toshiba",90 nm,221 mm2,"1,131,000",Multiple Countries,32-bit,Cell,"32-bit, cache"
"Pentium 4 Cedar Mill (32-bit, large cache)","184,000,000",2006,Intel,65 nm,90 mm2,"2,044,000",United States,32-bit,Pentium 4Cedar Mill,"32-bit, large cache"
"Pentium D Presler (64-bit, large cache)","362,000,000 [78]",2006,Intel,65 nm,162 mm2,"2,235,000",United States,64-bit,Pentium DPresler,"64-bit, large cache"
"Core 2 Duo Conroe (dual-core 64-bit, large caches)","291,000,000",2006,Intel,65 nm,143 mm2,"2,035,000",United States,64-bit,Core 2 DuoConroe,"dual-core 64-bit, large caches"
"Dual-core Itanium 2 (64-bit, SIMD, large caches)","1,700,000,000[79]",2006,Intel,90 nm,596 mm2,"2,852,000",United States,64-bit,Dual-coreItanium 2,"64-bit,SIMD, large caches"
"AMD K10 quad-core 2M L3 (64-bit, large caches)","463,000,000[80]",2007,AMD,65 nm,283 mm2,"1,636,000",United States,64-bit,AMD K10quad-core 2M L3,"64-bit, large caches"
"ARM Cortex-A9 (32-bit, (optional) SIMD, caches)","26,000,000[81]",2007,ARM,45 nm,31 mm2,"839,000",United Kingdom,32-bit,ARM Cortex-A9,"32-bit, (optional"
"Core 2 Duo Wolfdale (dual-core 64-bit, SIMD, caches)","411,000,000",2007,Intel,45 nm,107 mm2,"3,841,000",United States,64-bit,Core 2 DuoWolfdale,"dual-core 64-bit,SIMD, caches"
"POWER6 (64-bit, large caches)","789,000,000",2007,IBM,65 nm,341 mm2,"2,314,000",United States,64-bit,POWER6,"64-bit, large caches"
"Core 2 Duo Allendale (dual-core 64-bit, SIMD, large caches)","169,000,000",2007,Intel,65 nm,111 mm2,"1,523,000",United States,64-bit,Core 2 DuoAllendale,"dual-core 64-bit,SIMD, large caches"
Uniphier,"250,000,000[82]",2007,Matsushita,45 nm,?,?,Japan,other,,
"SPARC64 VI (64-bit, SIMD, large caches)","540,000,000",2007[83],Fujitsu,90 nm,421 mm2,"1,283,000",Japan,64-bit,SPARC64 VI,"64-bit,SIMD, large caches"
"Core 2 Duo Wolfdale 3M (dual-core 64-bit, SIMD, large caches)","230,000,000",2008,Intel,45 nm,83 mm2,"2,771,000",United States,64-bit,Core 2 DuoWolfdale 3M,"dual-core 64-bit,SIMD, large caches"
"Core i7 (quad-core 64-bit, SIMD, large caches)","731,000,000",2008,Intel,45 nm,263 mm2,"2,779,000",United States,64-bit,Core i7,"quad-core 64-bit,SIMD, large caches"
"AMD K10 quad-core 6M L3 (64-bit, SIMD, large caches)","758,000,000[80]",2008,AMD,45 nm,258 mm2,"2,938,000",United States,64-bit,AMD K10quad-core 6M L3,"64-bit,SIMD, large caches"
"Atom (32-bit, large cache)","47,000,000",2008,Intel,45 nm,24 mm2,"1,958,000",United States,32-bit,Atom,"32-bit, large cache"
"SPARC64 VII (64-bit, SIMD, large caches)","600,000,000",2008[84],Fujitsu,65 nm,445 mm2,"1,348,000",Japan,64-bit,SPARC64 VII,"64-bit,SIMD, large caches"
"Six-core Xeon 7400 (64-bit, SIMD, large caches)","1,900,000,000",2008,Intel,45 nm,503 mm2,"3,777,000",United States,64-bit,Six-coreXeon7400,"64-bit,SIMD, large caches"
"Six-core Opteron 2400 (64-bit, SIMD, large caches)","904,000,000",2009,AMD,45 nm,346 mm2,"2,613,000",United States,64-bit,Six-coreOpteron2400,"64-bit,SIMD, large caches"
"SPARC64 VIIIfx (64-bit, SIMD, large caches)","760,000,000[85]",2009,Fujitsu,45 nm,513 mm2,"1,481,000",Japan,64-bit,SPARC64 VIIIfx,"64-bit,SIMD, large caches"
"Atom (Pineview) 64-bit, 1-core, 512 kB L2 cache","123,000,000[86]",2010,Intel,45 nm,66 mm²,"1,864,000",United States,64-bit,Atom,Pineview
"Atom (Pineview) 64-bit, 2-core, 1 MB L2 cache","176,000,000[87]",2010,Intel,45 nm,87 mm²,"2,023,000",United States,64-bit,Atom,Pineview
"SPARC T3 (16-core 64-bit, SIMD, large caches)","1,000,000,000[88]",2010,Sun/Oracle,40 nm,377 mm2,"2,653,000",United States,64-bit,SPARC T3,"16-core 64-bit,SIMD, large caches"
Six-core Core i7(Gulftown),"1,170,000,000",2010,Intel,32 nm,240 mm2,"4,875,000",United States,other,Six-coreCore i7,Gulftown
"POWER7 32M L3 (8-core 64-bit, SIMD, large caches)","1,200,000,000",2010,IBM,45 nm,567 mm2,"2,116,000",United States,64-bit,POWER732M L3,"8-core 64-bit,SIMD, large caches"
"Quad-core z196[89] (64-bit, very large caches)","1,400,000,000",2010,IBM,45 nm,512 mm2,"2,734,000",United States,64-bit,Quad-corez196[89],"64-bit, very large caches"
"Quad-core Itanium Tukwila (64-bit, SIMD, large caches)","2,000,000,000[90]",2010,Intel,65 nm,699 mm2,"2,861,000",United States,64-bit,Quad-core ItaniumTukwila,"64-bit,SIMD, large caches"
"Xeon Nehalem-EX (8-core 64-bit, SIMD, large caches)","2,300,000,000[91]",2010,Intel,45 nm,684 mm2,"3,363,000",United States,64-bit,XeonNehalem-EX,"8-core 64-bit,SIMD, large caches"
"SPARC64 IXfx (64-bit, SIMD, large caches)","1,870,000,000[92]",2011,Fujitsu,40 nm,484 mm2,"3,864,000",Japan,64-bit,SPARC64 IXfx,"64-bit,SIMD, large caches"
"Quad-core + GPU Core i7 (64-bit, SIMD, large caches)","1,160,000,000",2011,Intel,32 nm,216 mm2,"5,370,000",United States,64-bit,Quad-core +GPUCore i7,"64-bit,SIMD, large caches"
Six-core Core i7/8-core Xeon E5,"2,270,000,000[93]",2011,Intel,32 nm,434 mm2,"5,230,000",United States,other,,
"Xeon Westmere-EX (10-core 64-bit, SIMD, large caches)","2,600,000,000",2011,Intel,32 nm,512 mm2,"5,078,000",United States,64-bit,XeonWestmere-EX,"10-core 64-bit,SIMD, large caches"
"Atom ""Medfield"" (64-bit)","432,000,000[94]",2012,Intel,32 nm,64 mm2,"6,750,000",United States,64-bit,"Atom""Medfield""",64-bit
"SPARC64 X (64-bit, SIMD, caches)","2,990,000,000[95]",2012,Fujitsu,28 nm,600 mm2,"4,983,000",Japan,64-bit,SPARC64 X,"64-bit,SIMD, caches"
"AMD Bulldozer (8-core 64-bit, SIMD, caches)","1,200,000,000[96]",2012,AMD,32 nm,315 mm2,"3,810,000",United States,64-bit,AMD Bulldozer,"8-core 64-bit,SIMD, caches"
"Quad-core + GPU AMD Trinity (64-bit, SIMD, caches)","1,303,000,000",2012,AMD,32 nm,246 mm2,"5,297,000",United States,64-bit,Quad-core + GPUAMD Trinity,"64-bit,SIMD, caches"
"Quad-core + GPU Core i7 Ivy Bridge (64-bit, SIMD, caches)","1,400,000,000",2012,Intel,22 nm,160 mm2,"8,750,000",United States,64-bit,Quad-core + GPUCore i7 Ivy Bridge,"64-bit,SIMD, caches"
"POWER7+ (8-core 64-bit, SIMD, 80 MB L3 cache)","2,100,000,000",2012,IBM,32 nm,567 mm2,"3,704,000",United States,64-bit,POWER7+,"8-core 64-bit,SIMD, 80MB L3 cache"
"Six-core zEC12 (64-bit, SIMD, large caches)","2,750,000,000",2012,IBM,32 nm,597 mm2,"4,606,000",United States,64-bit,Six-corezEC12,"64-bit,SIMD, large caches"
"Itanium Poulson (8-core 64-bit, SIMD, caches)","3,100,000,000",2012,Intel,32 nm,544 mm2,"5,699,000",United States,64-bit,ItaniumPoulson,"8-core 64-bit,SIMD, caches"
"Xeon Phi (61-core 32-bit, 512-bit SIMD, caches)","5,000,000,000[97]",2012,Intel,22 nm,720 mm2,"6,944,000",United States,32-bit,Xeon Phi,"61-core 32-bit, 512-bitSIMD, caches"
"Apple A7 (dual-core 64/32-bit ARM64, ""mobile SoC"", SIMD, caches)","1,000,000,000",2013,Apple,28 nm,102 mm2,"9,804,000",United States,32-bit,Apple A7,"dual-core 64/32-bitARM64, ""mobileSoC"",SIMD, caches"
"Six-core Core i7 Ivy Bridge E (64-bit, SIMD, caches)","1,860,000,000",2013,Intel,22 nm,256 mm2,"7,266,000",United States,64-bit,Six-coreCore i7 Ivy Bridge E,"64-bit,SIMD, caches"
"POWER8 (12-core 64-bit, SIMD, caches)","4,200,000,000",2013,IBM,22 nm,650 mm2,"6,462,000",United States,64-bit,POWER8,"12-core 64-bit,SIMD, caches"
"Xbox One main SoC (64-bit, SIMD, caches)","5,000,000,000",2013,"Microsoft, AMD",28 nm,363 mm2,"13,770,000",Multiple Countries,64-bit,Xbox Onemain SoC,"64-bit,SIMD, caches"
"Quad-core + GPU Core i7 Haswell (64-bit, SIMD, caches)","1,400,000,000[98]",2014,Intel,22 nm,177 mm2,"7,910,000",United States,64-bit,Quad-core + GPUCore i7 Haswell,"64-bit,SIMD, caches"
"Apple A8 (dual-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","2,000,000,000",2014,Apple,20 nm,89 mm2,"22,470,000",United States,32-bit,Apple A8,"dual-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
"Core i7 Haswell-E (8-core 64-bit, SIMD, caches)","2,600,000,000[99]",2014,Intel,22 nm,355 mm2,"7,324,000",United States,64-bit,Core i7 Haswell-E,"8-core 64-bit,SIMD, caches"
"Apple A8X (tri-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","3,000,000,000[100]",2014,Apple,20 nm,128 mm2,"23,440,000",United States,32-bit,Apple A8X,"tri-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
"Xeon Ivy Bridge-EX (15-core 64-bit, SIMD, caches)","4,310,000,000[101]",2014,Intel,22 nm,541 mm2,"7,967,000",United States,64-bit,Xeon Ivy Bridge-EX,"15-core 64-bit,SIMD, caches"
"Xeon Haswell-E5 (18-core 64-bit, SIMD, caches)","5,560,000,000[102]",2014,Intel,22 nm,661 mm2,"8,411,000",United States,64-bit,Xeon Haswell-E5,"18-core 64-bit,SIMD, caches"
"Quad-core + GPU GT2 Core i7 Skylake K (64-bit, SIMD, caches)","1,750,000,000",2015,Intel,14 nm,122 mm2,"14,340,000",United States,64-bit,Quad-core + GPU GT2Core i7 Skylake K,"64-bit,SIMD, caches"
"Dual-core + GPU Iris Core i7 Broadwell-U(64-bit, SIMD, caches)","1,900,000,000[103]",2015,Intel,14 nm,133 mm2,"14,290,000",United States,64-bit,Dual-core + GPU IrisCore i7 Broadwell-U,"64-bit,SIMD, caches"
"Apple A9 (dual-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","2,000,000,000+",2015,Apple,14 nm,96 mm2,"20,800,000+",United States,32-bit,Apple A9,"dual-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
"Apple A9X (dual core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","3,000,000,000+",2015,Apple,16 nm,143.9 mm2,"20,800,000+",United States,32-bit,Apple A9X,"dual core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
"IBM z13 (64-bit, caches)","3,990,000,000",2015,IBM,22 nm,678 mm2,"5,885,000",United States,64-bit,IBM z13,"64-bit, caches"
IBM z13 Storage Controller,"7,100,000,000",2015,IBM,22 nm,678 mm2,"10,472,000",United States,other,,
"SPARC M7 (32-core 64-bit, SIMD, caches)","10,000,000,000[104]",2015,Oracle,20 nm,?,?,United States,64-bit,SPARCM7,"32-core 64-bit,SIMD, caches"
"Core i7 Broadwell-E(10-core 64-bit, SIMD, caches)","3,200,000,000[105]",2016,Intel,14 nm,246 mm2[106],"13,010,000",United States,64-bit,Core i7 Broadwell-E,"10-core 64-bit,SIMD, caches"
"Apple A10 Fusion(quad-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","3,300,000,000",2016,Apple,16 nm,125 mm2,"26,400,000",United States,32-bit,Apple A10 Fusion,"quad-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
"HiSilicon Kirin 960 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","4,000,000,000[107]",2016,Huawei,16 nm,110.00 mm2,"36,360,000",China,32-bit,HiSilicon Kirin 960,"octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
"Xeon Broadwell-E5 (22-core 64-bit, SIMD, caches)","7,200,000,000[108]",2016,Intel,14 nm,456 mm2,"15,790,000",United States,64-bit,Xeon Broadwell-E5,"22-core 64-bit,SIMD, caches"
"Xeon Phi (72-core 64-bit, 512-bit SIMD, caches)","8,000,000,000",2016,Intel,14 nm,683 mm2,"11,710,000",United States,64-bit,Xeon Phi,"72-core 64-bit, 512-bitSIMD, caches"
"Zip CPU (32-bit, for FPGAs)","1,286 6-LUTs[109]",2016,Gisselquist Technology,?,?,?,United States,32-bit,Zip CPU,"32-bit, forFPGAs"
"Qualcomm Snapdragon 835 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","3,000,000,000[110][111]",2016,Qualcomm,10 nm,72.3 mm2,"41,490,000",United States,32-bit,Qualcomm Snapdragon 835,"octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
"Apple A11 Bionic (hexa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","4,300,000,000",2017,Apple,10 nm,89.23 mm2,"48,190,000",United States,32-bit,Apple A11 Bionic,"hexa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
"AMD Zen CCX (core complex unit: 4 cores, 8 MB L3 cache)","1,400,000,000[112]",2017,AMD,14 nm,44 mm²,"31,800,000",United States,other,AMDZenCCX,"core complex unit: 4 cores, 8 MB L3 cache"
"AMD Zeppelin SoC Ryzen (64-bit, SIMD, caches)","4,800,000,000[113]",2017,AMD,14 nm,192 mm2,"25,000,000",United States,64-bit,AMD Zeppelin SoCRyzen,"64-bit,SIMD, caches"
"AMD Ryzen 5 1600 Ryzen (64-bit, SIMD, caches)","4,800,000,000[114]",2017,AMD,14 nm,213 mm2,"22,530,000",United States,64-bit,AMD Ryzen 5 1600Ryzen,"64-bit,SIMD, caches"
"IBM z14 (64-bit, SIMD, caches)","6,100,000,000",2017,IBM,14 nm,696 mm2,"8,764,000",United States,64-bit,IBM z14,"64-bit,SIMD, caches"
IBM z14 Storage Controller (64-bit),"9,700,000,000",2017,IBM,14 nm,696 mm2,"13,940,000",United States,64-bit,IBM z14 Storage Controller,64-bit
"HiSilicon Kirin 970 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","5,500,000,000[115]",2017,Huawei,10 nm,96.72 mm2,"56,900,000",China,32-bit,HiSilicon Kirin 970,"octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
"Xbox One X (Project Scorpio) main SoC (64-bit, SIMD, caches)","7,000,000,000[116]",2017,"Microsoft, AMD",16 nm,360 mm2[116],"19,440,000",Multiple Countries,64-bit,Xbox One X,Project Scorpio
"Xeon Platinum 8180(28-core 64-bit, SIMD, caches)","8,000,000,000[117]",2017,Intel,14 nm,?,?,United States,64-bit,Xeon Platinum 8180,"28-core 64-bit,SIMD, caches"
Xeon (unspecified),"7,100,000,000[118]",2017,Intel,14 nm,672 mm²,"10,570,000",United States,other,Xeon,unspecified
"POWER9 (64-bit, SIMD, caches)","8,000,000,000",2017,IBM,14 nm,695 mm2,"11,500,000",United States,64-bit,POWER9,"64-bit,SIMD, caches"
"Freedom U500 Base Platform Chip (E51, 4×U54) RISC-V (64-bit, caches)","250,000,000[119]",2017,SiFive,28 nm,~30 mm2,"8,330,000",United States,64-bit,Freedom U500 Base Platform Chip,"E51, 4U54"
"SPARC64 XII (12-core 64-bit, SIMD, caches)","5,450,000,000[120]",2017,Fujitsu,20 nm,795 mm2,"6,850,000",Japan,64-bit,SPARC64 XII,"12-core 64-bit,SIMD, caches"
"Apple A10X Fusion(hexa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","4,300,000,000[121]",2017,Apple,10 nm,96.40 mm2,"44,600,000",United States,32-bit,Apple A10X Fusion,"hexa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
"Centriq 2400 (64/32-bit, SIMD, caches)","18,000,000,000[122]",2017,Qualcomm,10 nm,398 mm2,"45,200,000",United States,32-bit,Centriq2400,"64/32-bit,SIMD, caches"
"AMD Epyc (32-core 64-bit, SIMD, caches)","19,200,000,000",2017,AMD,14 nm,768 mm2,"25,000,000",United States,64-bit,AMDEpyc,"32-core 64-bit,SIMD, caches"
"Qualcomm Snapdragon 845 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","5,300,000,000[123]",2017,Qualcomm,10 nm,94 mm2,"56,400,000",United States,32-bit,Qualcomm Snapdragon 845,"octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
"Qualcomm Snapdragon 850 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","5,300,000,000[124]",2017,Qualcomm,10 nm,94 mm2,"56,400,000",United States,32-bit,Qualcomm Snapdragon 850,"octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
"HiSilicon Kirin 710 (octa-core ARM64 ""mobile SoC"", SIMD, caches)","5,500,000,000[125]",2018,Huawei,12 nm,?,?,China,other,HiSilicon Kirin 710,"octa-core ARM64 ""mobile SoC"",SIMD, caches"
"Apple A12 Bionic (hexa-core ARM64 ""mobile SoC"", SIMD, caches)","6,900,000,000",2018,Apple,7 nm,83.27 mm2,"82,900,000",United States,other,Apple A12 Bionic,"hexa-core ARM64 ""mobile SoC"",SIMD, caches"
"HiSilicon Kirin 980 (octa-core ARM64 ""mobile SoC"", SIMD, caches)","6,900,000,000[128]",2018,Huawei,7 nm,74.13 mm2,"93,100,000",China,other,HiSilicon Kirin 980,"octa-core ARM64 ""mobile SoC"",SIMD, caches"
"Qualcomm Snapdragon 8cx / SCX8180 (octa-core ARM64 ""mobile SoC"", SIMD, caches)","8,500,000,000[129]",2018,Qualcomm,7 nm,112 mm2,"75,900,000",United States,other,Qualcomm Snapdragon 8cx / SCX8180,"octa-core ARM64 ""mobile SoC"",SIMD, caches"
"Apple A12X Bionic(octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","10,000,000,000[130]",2018,Apple,7 nm,122 mm2,"82,000,000",United States,32-bit,Apple A12X Bionic,"octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
"Fujitsu A64FX (64/32-bit, SIMD, caches)","8,786,000,000[131]",2018[132],Fujitsu,7 nm,?,?,Japan,32-bit,FujitsuA64FX,"64/32-bit,SIMD, caches"
Tegra Xavier SoC (64/32-bit),"9,000,000,000[133]",2018,Nvidia,12 nm,350 mm2,"25,700,000",United States,32-bit,TegraXavier SoC,64/32-bit
"Qualcomm Snapdragon 855 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","6,700,000,000[134]",2018,Qualcomm,7 nm,73 mm²,"91,800,000",United States,32-bit,Qualcomm Snapdragon 855,"octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
AMD Zen 2 core (0.5 MB L2 + 4 MB L3 cache),"475,000,000[135]",2019,AMD,7 nm,7.83 mm²,"60,664,000",United States,other,AMDZen 2core,0.5 MB L2 + 4 MB L3 cache
"AMD Zen 2 CCX (core complex: 4 cores, 16 MB L3 cache)","1,900,000,000[135]",2019,AMD,7 nm,31.32 mm²,"60,664,000",United States,other,AMDZen 2CCX,"core complex: 4 cores, 16 MB L3 cache"
"AMD Zen 2 CCD (core complex die: 8 cores, 32 MB L3 cache)","3,800,000,000[135]",2019,AMD,7 nm,74 mm²,"51,350,000",United States,other,AMDZen 2CCD,"core complex die: 8 cores, 32 MB L3 cache"
AMD Zen 2 client I/O die,"2,090,000,000[135]",2019,AMD,12 nm,125 mm²,"16,720,000",United States,other,,
AMD Zen 2 server I/O die,"8,340,000,000[135]",2019,AMD,12 nm,416 mm²,"20,050,000",United States,other,,
AMD Zen 2 Renoir die,"9,800,000,000[135]",2019,AMD,7 nm,156 mm²,"62,820,000",United States,other,,
"AMD Ryzen 7 3700X (64-bit, SIMD, caches, I/O die)","5,990,000,000[136][e]",2019,AMD,7 & 12 nm,199&nbsp,"30,100,000",United States,64-bit,AMDRyzen7 3700X,"64-bit,SIMD, caches, I/O die"
HiSilicon Kirin 990 4G,"8,000,000,000[137]",2019,Huawei,7 nm,90.00 mm2,"89,000,000",China,other,,
"Apple A13 (hexa-core 64-bit ARM64 ""mobile SoC"", SIMD, caches)","8,500,000,000",2019,Apple,7 nm,98.48 mm2,"86,300,000",United States,64-bit,Apple A13,"hexa-core 64-bit ARM64 ""mobile SoC"",SIMD, caches"
"IBM z15 CP chip (12 cores, 256 MB L3 cache)","9,200,000,000[140]",2019,IBM,14 nm,696 mm2,"13,220,000",United States,other,IBM z15 CP chip,"12 cores, 256 MB L3 cache"
IBM z15 SC chip (960 MB L4 cache),"12,200,000,000",2019,IBM,14 nm,696 mm2,"17,530,000",United States,other,IBM z15 SC chip,960 MB L4 cache
"AMD Ryzen 9 3900X (64-bit, SIMD, caches, I/O die)","9,890,000,000",2019,AMD,7 & 12 nm,273 mm2,"36,230,000",United States,64-bit,AMDRyzen9 3900X,"64-bit,SIMD, caches, I/O die"
HiSilicon Kirin 990 5G,"10,300,000,000[143]",2019,Huawei,7 nm,113.31 mm2,"90,900,000",China,other,,
"AWS Graviton2 (64-bit, 64-core ARM-based, SIMD, caches)[144][145]","30,000,000,000",2019,Amazon,7 nm,?,?,United States,64-bit,AWS Graviton2,"64-bit, 64-core ARM-based,SIMD, caches"
"AMD Epyc Rome (64-bit, SIMD, caches)","39,540,000,000",2019,AMD,7 & 12 nm,"1,008 mm2","39,226,000",United States,64-bit,AMDEpycRome,"64-bit,SIMD, caches"
"Qualcomm Snapdragon 865 (octa-core 64/32-bit ARM64 ""mobile SoC"", SIMD, caches)","10,300,000,000[146]",2019,Qualcomm,7 nm,83.54 mm2[147],"123,300,000",United States,32-bit,Qualcomm Snapdragon 865,"octa-core 64/32-bit ARM64 ""mobile SoC"",SIMD, caches"
"TI Jacinto TDA4VM (ARM A72, DSP, SRAM)","3,500,000,000[148]",2020,Texas Instruments,16 nm,?,?,United States,other,TI Jacinto TDA4VM,"ARM A72, DSP, SRAM"
"Apple A14 Bionic (hexa-core 64-bit ARM64 ""mobile SoC"", SIMD, caches)","11,800,000,000[149]",2020,Apple,5 nm,88 mm2,"134,100,000",United States,64-bit,Apple A14 Bionic,"hexa-core 64-bit ARM64 ""mobile SoC"",SIMD, caches"
"Apple M1 (octa-core 64-bit ARM64 SoC, SIMD, caches)","16,000,000,000[150]",2020,Apple,5 nm,119 mm2,"134,500,000",United States,64-bit,Apple M1,"octa-core 64-bit ARM64 SoC,SIMD, caches"
HiSilicon Kirin 9000,"15,300,000,000",2020,Huawei,5 nm,114 mm2,"134,200,000",China,other,,
"AMD Zen 3 CCX (core complex unit: 8 cores, 32 MB L3 cache)","4,080,000,000[153]",2020,AMD,7 nm,68 mm²,"60,000,000",United States,other,AMDZen 3CCX,"core complex unit: 8 cores, 32 MB L3 cache"
AMD Zen 3 CCD (core complex die),"4,150,000,000[153]",2020,AMD,7 nm,81 mm²,"51,230,000",United States,other,AMDZen 3CCD,core complex die
"Core 11th gen Rocket Lake (8-core 64-bit, SIMD, large caches)","6,000,000,000+ [154]",2021,Intel,14 nm +++ 14 nm,276 mm2[155],"37,500,000 or 21,800,000+ [156]",United States,64-bit,Core 11th genRocket Lake,"8-core 64-bit,SIMD, large caches"
"AMD Ryzen 7 5800H(64-bit, SIMD, caches, I/O and GPU)","10,700,000,000[157]",2021,AMD,7 nm,180 mm2,"59,440,000",United States,64-bit,AMD Ryzen 7 5800H,"64-bit,SIMD, caches, I/O and GPU"
"AMD Epyc 7763 (Milan)(64-core, 64-bit)",?,2021,AMD,7 & 12 nm,"1,064 mm2",?,United States,64-bit,AMD Epyc 7763,Milan
Apple A15,"15,000,000,000",2021,Apple,5 nm,107.68 mm2,"139,300,000",United States,other,,
"Apple M1 Pro (10-core, 64-bit)","33,700,000,000[161]",2021,Apple,5 nm,245 mm2[162],"137,600,000",United States,64-bit,Apple M1 Pro,"10-core, 64-bit"
"Apple M1 Max (10-core, 64-bit)","57,000,000,000",2021,Apple,5 nm,420.2 mm2[164],"135,600,000",United States,64-bit,Apple M1 Max,"10-core, 64-bit"
Power10 dual-chip module (30 SMT8 cores or 60 SMT4 cores),"36,000,000,000[165]",2021,IBM,7 nm,"1,204 mm2","29,900,000",United States,other,Power10dual-chip module,30 SMT8 cores or 60 SMT4 cores
Dimensity 9000 (ARM64 SoC),"15,300,000,000",2021,Mediatek,4 nm,?,?,Taiwan,other,Dimensity 9000,ARM64 SoC
"Apple M1 Ultra (dual-chip module, 2×10 cores)","114,000,000,000",2022,Apple,5 nm,840.5 mm2[164],"135,600,000",United States,other,Apple M1 Ultra,"dual-chip module, 210 cores"
"AMD Epyc 7773X (Milan-X) (multi-chip module, 64 cores, 768 MB L3 cache)","26,000,000,000 + Milan[170]",2022,AMD,7 & 12 nm,"1,352 mm2",?,United States,other,AMD Epyc 7773X,Milan-X
"IBM Telum dual-chip module (2×8 cores, 2×256 MB cache)","45,000,000,000",2022,IBM,7 nm (Samsung),"1,060 mm2","42,450,000",United States,other,IBM Telumdual-chip module,"28 cores, 2256 MB cache"
"Apple M2 (deca-core 64-bit ARM64 SoC, SIMD, caches)","20,000,000,000[173]",2022,Apple,5 nm,?,?,United States,64-bit,Apple M2,"deca-core 64-bit ARM64 SoC,SIMD, caches"
Apple A16 (ARM64 SoC),"16,000,000,000",2022,Apple,4 nm,?,?,United States,other,Apple A16,ARM64 SoC
Dimensity 9200 (ARM64 SoC),"17,000,000,000",2022,Mediatek,4 nm,?,?,Taiwan,other,Dimensity 9200,ARM64 SoC
AMD EPYC Genoa (4th gen/9004 series) 13-chip module (up to 96 cores and 384 MB (L3) + 96 MB (L2) cache)[180],"90,000,000,000",2022,AMD,5 nm (CCD),"1,263.34 mm²","71,240,000",United States,other,AMDEPYC Genoa,4th gen/9004 series
Sapphire Rapids quad-chip module (up to 60 cores and 112.5 MB of cache)[186],"44,000,000,000–",2023,Intel,10 nm ESF(Intel 7),"1,600 mm2","27,500,000–",United States,other,Sapphire Rapidsquad-chip module,up to 60 cores and 112.5 MB of cache
"Apple M2 Pro (12-core 64-bit ARM64 SoC, SIMD, caches)","40,000,000,000[188]",2023,Apple,5 nm,?,?,United States,64-bit,Apple M2 Pro,"12-core 64-bit ARM64 SoC,SIMD, caches"
"Apple M2 Max (12-core 64-bit ARM64 SoC, SIMD, caches)","67,000,000,000[188]",2023,Apple,5 nm,?,?,United States,64-bit,Apple M2 Max,"12-core 64-bit ARM64 SoC,SIMD, caches"
Apple M2 Ultra (two M2 Max dies),"134,000,000,000[7]",2023,Apple,5 nm,?,?,United States,other,Apple M2 Ultra,two M2 Max dies
AMD EPYC Bergamo (4th gen/97X4 series) 9-chip module (up to 128 cores and 256 MB (L3) + 128 MB (L2) cache),"82,000,000,000[189]",2023,AMD,5 nm (CCD),?,?,United States,other,AMDEPYC Bergamo,4th gen/97X4 series