Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/studia/Vlsi_projekty/SPI/TB_isim_beh.exe" -prj "C:/studia/Vlsi_projekty/SPI/TB_beh.prj" "work.TB" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/studia/Vlsi_projekty/SPI/uut.vhd" into library work
Parsing VHDL file "C:/studia/Vlsi_projekty/SPI/TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture uut_arch of entity uut [uut_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/studia/Vlsi_projekty/SPI/TB_isim_beh.exe
Fuse Memory Usage: 38076 KB
Fuse CPU Usage: 484 ms
