Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 14 13:36:29 2022
| Host         : DESKTOP-S68M59T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.844      -19.732                    105                 1856        0.042        0.000                      0                 1856        4.500        0.000                       0                   760  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.844      -19.732                    105                 1856        0.042        0.000                      0                 1856        4.500        0.000                       0                   760  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          105  Failing Endpoints,  Worst Slack       -0.844ns,  Total Violation      -19.732ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 cpu/cu/M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/M_registers_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 3.279ns (30.361%)  route 7.521ns (69.639%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.556     5.140    cpu/cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  cpu/cu/M_game_fsm_q_reg[3]/Q
                         net (fo=92, routed)          0.912     6.570    cpu/cu/sel0[3]
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.694 f  cpu/cu/sum0_carry__0_i_38/O
                         net (fo=1, routed)           0.582     7.276    cpu/cu/sum0_carry__0_i_38_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.400 r  cpu/cu/sum0_carry__0_i_30/O
                         net (fo=17, routed)          0.762     8.162    cpu/cu/sum0_carry__0_i_30_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I1_O)        0.124     8.286 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     8.831    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.955 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     9.804    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.928 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797    10.725    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.849 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599    11.448    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.572    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.104 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.104    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.218    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.666 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    13.126    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    13.429 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    14.011    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.135 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    14.398    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.522 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    14.713    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    14.837 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.356    15.193    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.317 r  cpu/cu/M_registers_q[144]_i_1/O
                         net (fo=2, routed)           0.623    15.940    cpu/rf/M_registers_q_reg[16]_0
    SLICE_X65Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.509    14.913    cpu/rf/clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[16]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X65Y94         FDRE (Setup_fdre_C_D)       -0.040    15.096    cpu/rf/M_registers_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -15.940    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.576ns  (required time - arrival time)
  Source:                 cpu/cu/M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/M_registers_q_reg[240]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.503ns  (logic 3.279ns (31.218%)  route 7.224ns (68.782%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.556     5.140    cpu/cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  cpu/cu/M_game_fsm_q_reg[3]/Q
                         net (fo=92, routed)          0.912     6.570    cpu/cu/sel0[3]
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.694 f  cpu/cu/sum0_carry__0_i_38/O
                         net (fo=1, routed)           0.582     7.276    cpu/cu/sum0_carry__0_i_38_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.400 r  cpu/cu/sum0_carry__0_i_30/O
                         net (fo=17, routed)          0.762     8.162    cpu/cu/sum0_carry__0_i_30_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I1_O)        0.124     8.286 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     8.831    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.955 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     9.804    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.928 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797    10.725    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.849 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599    11.448    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.572    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.104 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.104    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.218    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.666 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    13.126    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    13.429 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    14.011    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.135 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    14.398    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.522 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    14.713    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    14.837 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.494    15.330    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I2_O)        0.124    15.454 r  cpu/cu/M_registers_q[240]_i_1/O
                         net (fo=2, routed)           0.189    15.643    cpu/rf/M_registers_q_reg[112]_0
    SLICE_X59Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.508    14.912    cpu/rf/clk_IBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[240]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y94         FDRE (Setup_fdre_C_D)       -0.067    15.068    cpu/rf/M_registers_q_reg[240]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -15.643    
  -------------------------------------------------------------------
                         slack                                 -0.576    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 cpu/cu/M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/M_registers_q_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.527ns  (logic 3.279ns (31.149%)  route 7.248ns (68.851%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.556     5.140    cpu/cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  cpu/cu/M_game_fsm_q_reg[3]/Q
                         net (fo=92, routed)          0.912     6.570    cpu/cu/sel0[3]
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.694 f  cpu/cu/sum0_carry__0_i_38/O
                         net (fo=1, routed)           0.582     7.276    cpu/cu/sum0_carry__0_i_38_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.400 r  cpu/cu/sum0_carry__0_i_30/O
                         net (fo=17, routed)          0.762     8.162    cpu/cu/sum0_carry__0_i_30_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I1_O)        0.124     8.286 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     8.831    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.955 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     9.804    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.928 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797    10.725    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.849 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599    11.448    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.572    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.104 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.104    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.218    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.666 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    13.126    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    13.429 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    14.011    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.135 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    14.398    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.522 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    14.713    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    14.837 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.356    15.193    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.317 r  cpu/cu/M_registers_q[144]_i_1/O
                         net (fo=2, routed)           0.350    15.667    cpu/rf/M_registers_q_reg[16]_0
    SLICE_X59Y95         FDRE                                         r  cpu/rf/M_registers_q_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.508    14.912    cpu/rf/clk_IBUF_BUFG
    SLICE_X59Y95         FDRE                                         r  cpu/rf/M_registers_q_reg[144]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y95         FDRE (Setup_fdre_C_D)       -0.040    15.095    cpu/rf/M_registers_q_reg[144]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.571ns  (required time - arrival time)
  Source:                 cpu/cu/M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/M_registers_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.519ns  (logic 3.279ns (31.173%)  route 7.240ns (68.827%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.556     5.140    cpu/cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  cpu/cu/M_game_fsm_q_reg[3]/Q
                         net (fo=92, routed)          0.912     6.570    cpu/cu/sel0[3]
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.694 f  cpu/cu/sum0_carry__0_i_38/O
                         net (fo=1, routed)           0.582     7.276    cpu/cu/sum0_carry__0_i_38_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.400 r  cpu/cu/sum0_carry__0_i_30/O
                         net (fo=17, routed)          0.762     8.162    cpu/cu/sum0_carry__0_i_30_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I1_O)        0.124     8.286 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     8.831    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.955 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     9.804    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.928 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797    10.725    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.849 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599    11.448    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.572    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.104 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.104    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.218    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.666 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    13.126    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    13.429 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    14.011    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.135 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    14.398    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.522 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    14.713    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    14.837 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.362    15.199    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.323 r  cpu/cu/M_registers_q[176]_i_1/O
                         net (fo=2, routed)           0.336    15.659    cpu/rf/M_registers_q_reg[48]_0
    SLICE_X59Y96         FDRE                                         r  cpu/rf/M_registers_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.508    14.912    cpu/rf/clk_IBUF_BUFG
    SLICE_X59Y96         FDRE                                         r  cpu/rf/M_registers_q_reg[48]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.047    15.088    cpu/rf/M_registers_q_reg[48]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -15.659    
  -------------------------------------------------------------------
                         slack                                 -0.571    

Slack (VIOLATED) :        -0.559ns  (required time - arrival time)
  Source:                 cpu/cu/M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/M_registers_q_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 3.279ns (31.264%)  route 7.209ns (68.736%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.556     5.140    cpu/cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  cpu/cu/M_game_fsm_q_reg[3]/Q
                         net (fo=92, routed)          0.912     6.570    cpu/cu/sel0[3]
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.694 f  cpu/cu/sum0_carry__0_i_38/O
                         net (fo=1, routed)           0.582     7.276    cpu/cu/sum0_carry__0_i_38_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.400 r  cpu/cu/sum0_carry__0_i_30/O
                         net (fo=17, routed)          0.762     8.162    cpu/cu/sum0_carry__0_i_30_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I1_O)        0.124     8.286 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     8.831    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.955 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     9.804    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.928 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797    10.725    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.849 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599    11.448    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.572    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.104 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.104    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.218    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.666 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    13.126    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    13.429 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    14.011    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.135 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    14.398    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.522 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    14.713    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    14.837 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.325    15.162    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.286 r  cpu/cu/M_registers_q[208]_i_1/O
                         net (fo=2, routed)           0.342    15.628    cpu/rf/M_registers_q_reg[80]_0
    SLICE_X63Y96         FDRE                                         r  cpu/rf/M_registers_q_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.509    14.913    cpu/rf/clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  cpu/rf/M_registers_q_reg[208]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)       -0.067    15.069    cpu/rf/M_registers_q_reg[208]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -15.628    
  -------------------------------------------------------------------
                         slack                                 -0.559    

Slack (VIOLATED) :        -0.559ns  (required time - arrival time)
  Source:                 cpu/cu/M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/M_registers_q_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.526ns  (logic 3.279ns (31.152%)  route 7.247ns (68.848%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.556     5.140    cpu/cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  cpu/cu/M_game_fsm_q_reg[3]/Q
                         net (fo=92, routed)          0.912     6.570    cpu/cu/sel0[3]
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.694 f  cpu/cu/sum0_carry__0_i_38/O
                         net (fo=1, routed)           0.582     7.276    cpu/cu/sum0_carry__0_i_38_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.400 r  cpu/cu/sum0_carry__0_i_30/O
                         net (fo=17, routed)          0.762     8.162    cpu/cu/sum0_carry__0_i_30_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I1_O)        0.124     8.286 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     8.831    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.955 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     9.804    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.928 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797    10.725    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.849 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599    11.448    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.572    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.104 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.104    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.218    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.666 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    13.126    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    13.429 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    14.011    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.135 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    14.398    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.522 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    14.713    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    14.837 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.362    15.199    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.323 r  cpu/cu/M_registers_q[176]_i_1/O
                         net (fo=2, routed)           0.343    15.666    cpu/rf/M_registers_q_reg[48]_0
    SLICE_X60Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.508    14.912    cpu/rf/clk_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[176]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)       -0.028    15.107    cpu/rf/M_registers_q_reg[176]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -15.666    
  -------------------------------------------------------------------
                         slack                                 -0.559    

Slack (VIOLATED) :        -0.558ns  (required time - arrival time)
  Source:                 cpu/cu/M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/M_registers_q_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.487ns  (logic 3.279ns (31.267%)  route 7.208ns (68.733%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.556     5.140    cpu/cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  cpu/cu/M_game_fsm_q_reg[3]/Q
                         net (fo=92, routed)          0.912     6.570    cpu/cu/sel0[3]
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.694 f  cpu/cu/sum0_carry__0_i_38/O
                         net (fo=1, routed)           0.582     7.276    cpu/cu/sum0_carry__0_i_38_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.400 r  cpu/cu/sum0_carry__0_i_30/O
                         net (fo=17, routed)          0.762     8.162    cpu/cu/sum0_carry__0_i_30_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I1_O)        0.124     8.286 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     8.831    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.955 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     9.804    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.928 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797    10.725    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.849 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599    11.448    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.572    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.104 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.104    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.218    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.666 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    13.126    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    13.429 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    14.011    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.135 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    14.398    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.522 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    14.713    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    14.837 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.325    15.162    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.286 r  cpu/cu/M_registers_q[208]_i_1/O
                         net (fo=2, routed)           0.341    15.627    cpu/rf/M_registers_q_reg[80]_0
    SLICE_X63Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.509    14.913    cpu/rf/clk_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[80]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)       -0.067    15.069    cpu/rf/M_registers_q_reg[80]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -15.627    
  -------------------------------------------------------------------
                         slack                                 -0.558    

Slack (VIOLATED) :        -0.517ns  (required time - arrival time)
  Source:                 cpu/cu/M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/M_registers_q_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.481ns  (logic 3.279ns (31.286%)  route 7.202ns (68.714%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.556     5.140    cpu/cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  cpu/cu/M_game_fsm_q_reg[3]/Q
                         net (fo=92, routed)          0.912     6.570    cpu/cu/sel0[3]
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.694 f  cpu/cu/sum0_carry__0_i_38/O
                         net (fo=1, routed)           0.582     7.276    cpu/cu/sum0_carry__0_i_38_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.400 r  cpu/cu/sum0_carry__0_i_30/O
                         net (fo=17, routed)          0.762     8.162    cpu/cu/sum0_carry__0_i_30_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I1_O)        0.124     8.286 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     8.831    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.955 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     9.804    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.928 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797    10.725    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.849 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599    11.448    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.572    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.104 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.104    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.218    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.666 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    13.126    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    13.429 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    14.011    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.135 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    14.398    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.522 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    14.713    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    14.837 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.322    15.159    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.283 r  cpu/cu/M_registers_q[224]_i_1/O
                         net (fo=2, routed)           0.338    15.621    cpu/rf/M_registers_q_reg[96]_0
    SLICE_X60Y95         FDRE                                         r  cpu/rf/M_registers_q_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.508    14.912    cpu/rf/clk_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  cpu/rf/M_registers_q_reg[224]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y95         FDRE (Setup_fdre_C_D)       -0.031    15.104    cpu/rf/M_registers_q_reg[224]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -15.621    
  -------------------------------------------------------------------
                         slack                                 -0.517    

Slack (VIOLATED) :        -0.516ns  (required time - arrival time)
  Source:                 cpu/cu/M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/M_registers_q_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.466ns  (logic 3.155ns (30.144%)  route 7.311ns (69.856%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.556     5.140    cpu/cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  cpu/cu/M_game_fsm_q_reg[3]/Q
                         net (fo=92, routed)          0.912     6.570    cpu/cu/sel0[3]
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.694 f  cpu/cu/sum0_carry__0_i_38/O
                         net (fo=1, routed)           0.582     7.276    cpu/cu/sum0_carry__0_i_38_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.400 r  cpu/cu/sum0_carry__0_i_30/O
                         net (fo=17, routed)          0.762     8.162    cpu/cu/sum0_carry__0_i_30_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I1_O)        0.124     8.286 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     8.831    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.955 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     9.804    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.928 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797    10.725    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.849 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599    11.448    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.572    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.104 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.104    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.218    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.666 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    13.126    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    13.429 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    14.011    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.135 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    14.398    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.522 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.629    15.151    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124    15.275 r  cpu/cu/M_registers_q[192]_i_1_comp/O
                         net (fo=2, routed)           0.331    15.606    cpu/rf/M_registers_q_reg[64]_0
    SLICE_X59Y92         FDRE                                         r  cpu/rf/M_registers_q_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.507    14.911    cpu/rf/clk_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  cpu/rf/M_registers_q_reg[192]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X59Y92         FDRE (Setup_fdre_C_D)       -0.043    15.091    cpu/rf/M_registers_q_reg[192]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                 -0.516    

Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 cpu/cu/M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/rf/M_registers_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.486ns  (logic 3.155ns (30.088%)  route 7.331ns (69.912%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.556     5.140    cpu/cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  cpu/cu/M_game_fsm_q_reg[3]/Q
                         net (fo=92, routed)          0.912     6.570    cpu/cu/sel0[3]
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.694 f  cpu/cu/sum0_carry__0_i_38/O
                         net (fo=1, routed)           0.582     7.276    cpu/cu/sum0_carry__0_i_38_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.400 r  cpu/cu/sum0_carry__0_i_30/O
                         net (fo=17, routed)          0.762     8.162    cpu/cu/sum0_carry__0_i_30_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I1_O)        0.124     8.286 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     8.831    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.955 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     9.804    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.928 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797    10.725    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.849 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599    11.448    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124    11.572 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.572    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.104 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.104    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.218    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.332 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.332    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.666 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    13.126    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    13.429 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    14.011    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.135 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    14.398    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.522 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.658    15.180    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.124    15.304 r  cpu/cu/M_registers_q[128]_i_1_comp_1/O
                         net (fo=2, routed)           0.322    15.626    cpu/rf/M_registers_q_reg[0]_0
    SLICE_X60Y91         FDRE                                         r  cpu/rf/M_registers_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.507    14.911    cpu/rf/clk_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  cpu/rf/M_registers_q_reg[0]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y91         FDRE (Setup_fdre_C_D)       -0.013    15.121    cpu/rf/M_registers_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -15.626    
  -------------------------------------------------------------------
                         slack                                 -0.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu/slow_timer/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/slow_timer/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.392ns (78.736%)  route 0.106ns (21.264%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.565     1.509    cpu/slow_timer/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/slow_timer/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.755    cpu/slow_timer/M_ctr_q_reg_n_0_[16]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.952 r  cpu/slow_timer/M_ctr_q_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/slow_timer/M_ctr_q_reg[16]_i_1__4_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.007 r  cpu/slow_timer/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.007    cpu/slow_timer/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X53Y100        FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.920     2.110    cpu/slow_timer/clk_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[20]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    cpu/slow_timer/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu/vi/random_number/M_w_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/vi/random_number/M_z_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.000%)  route 0.140ns (46.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.646     1.590    cpu/vi/random_number/clk_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  cpu/vi/random_number/M_w_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.754 r  cpu/vi/random_number/M_w_q_reg[0]/Q
                         net (fo=4, routed)           0.140     1.894    cpu/vi/random_number/M_w_q_reg_n_0_[0]
    SLICE_X51Y99         FDRE                                         r  cpu/vi/random_number/M_z_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.835     2.025    cpu/vi/random_number/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  cpu/vi/random_number/M_z_q_reg[0]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.070     1.845    cpu/vi/random_number/M_z_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu/slow_timer/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/slow_timer/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.403ns (79.196%)  route 0.106ns (20.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.565     1.509    cpu/slow_timer/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/slow_timer/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.755    cpu/slow_timer/M_ctr_q_reg_n_0_[16]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.952 r  cpu/slow_timer/M_ctr_q_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/slow_timer/M_ctr_q_reg[16]_i_1__4_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.018 r  cpu/slow_timer/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.018    cpu/slow_timer/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X53Y100        FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.920     2.110    cpu/slow_timer/clk_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[22]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    cpu/slow_timer/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cpu/slow_timer/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/slow_timer/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.565     1.509    cpu/slow_timer/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/slow_timer/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.755    cpu/slow_timer/M_ctr_q_reg_n_0_[16]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.952 r  cpu/slow_timer/M_ctr_q_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/slow_timer/M_ctr_q_reg[16]_i_1__4_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.043 r  cpu/slow_timer/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.043    cpu/slow_timer/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X53Y100        FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.920     2.110    cpu/slow_timer/clk_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[21]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    cpu/slow_timer/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cpu/slow_timer/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/slow_timer/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.565     1.509    cpu/slow_timer/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/slow_timer/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.755    cpu/slow_timer/M_ctr_q_reg_n_0_[16]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.952 r  cpu/slow_timer/M_ctr_q_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/slow_timer/M_ctr_q_reg[16]_i_1__4_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.043 r  cpu/slow_timer/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.043    cpu/slow_timer/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X53Y100        FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.920     2.110    cpu/slow_timer/clk_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[23]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    cpu/slow_timer/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cpu/slow_timer/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/slow_timer/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.431ns (80.281%)  route 0.106ns (19.719%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.565     1.509    cpu/slow_timer/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/slow_timer/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.755    cpu/slow_timer/M_ctr_q_reg_n_0_[16]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.952 r  cpu/slow_timer/M_ctr_q_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/slow_timer/M_ctr_q_reg[16]_i_1__4_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.992 r  cpu/slow_timer/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.992    cpu/slow_timer/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.046 r  cpu/slow_timer/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.046    cpu/slow_timer/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X53Y101        FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.920     2.110    cpu/slow_timer/clk_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[24]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.964    cpu/slow_timer/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cpu/slow_timer/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/slow_timer/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.442ns (80.677%)  route 0.106ns (19.323%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.565     1.509    cpu/slow_timer/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/slow_timer/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.755    cpu/slow_timer/M_ctr_q_reg_n_0_[16]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.952 r  cpu/slow_timer/M_ctr_q_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/slow_timer/M_ctr_q_reg[16]_i_1__4_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.992 r  cpu/slow_timer/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.992    cpu/slow_timer/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.057 r  cpu/slow_timer/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.057    cpu/slow_timer/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X53Y101        FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.920     2.110    cpu/slow_timer/clk_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[26]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.964    cpu/slow_timer/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cpu/slow_timer/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/slow_timer/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.467ns (81.520%)  route 0.106ns (18.480%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.565     1.509    cpu/slow_timer/clk_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/slow_timer/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.755    cpu/slow_timer/M_ctr_q_reg_n_0_[16]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.952 r  cpu/slow_timer/M_ctr_q_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.953    cpu/slow_timer/M_ctr_q_reg[16]_i_1__4_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.992 r  cpu/slow_timer/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.992    cpu/slow_timer/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.082 r  cpu/slow_timer/M_ctr_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.082    cpu/slow_timer/M_ctr_q_reg[24]_i_1_n_6
    SLICE_X53Y101        FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.920     2.110    cpu/slow_timer/clk_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  cpu/slow_timer/M_ctr_q_reg[25]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.964    cpu/slow_timer/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu/vi/M_seed_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/vi/random_number/M_w_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.645     1.589    cpu/vi/clk_IBUF_BUFG
    SLICE_X51Y103        FDRE                                         r  cpu/vi/M_seed_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141     1.730 f  cpu/vi/M_seed_q_reg[9]/Q
                         net (fo=2, routed)           0.066     1.796    cpu/vi/random_number/M_w_q_reg[11]_0[1]
    SLICE_X50Y103        LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  cpu/vi/random_number/M_w_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.841    cpu/vi/random_number/M_w_d[9]
    SLICE_X50Y103        FDRE                                         r  cpu/vi/random_number/M_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.919     2.109    cpu/vi/random_number/clk_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  cpu/vi/random_number/M_w_q_reg[9]/C
                         clock pessimism             -0.507     1.602    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.121     1.723    cpu/vi/random_number/M_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cpu/vi/random_number/M_w_q_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/vi/random_number/M_w_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.646     1.590    cpu/vi/random_number/clk_IBUF_BUFG
    SLICE_X55Y103        FDSE                                         r  cpu/vi/random_number/M_w_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDSE (Prop_fdse_C_Q)         0.141     1.731 r  cpu/vi/random_number/M_w_q_reg[21]/Q
                         net (fo=3, routed)           0.077     1.809    cpu/vi/random_number/M_w_q_reg_n_0_[21]
    SLICE_X54Y103        LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  cpu/vi/random_number/M_w_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    cpu/vi/random_number/M_w_d[2]
    SLICE_X54Y103        FDRE                                         r  cpu/vi/random_number/M_w_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.919     2.109    cpu/vi/random_number/clk_IBUF_BUFG
    SLICE_X54Y103        FDRE                                         r  cpu/vi/random_number/M_w_q_reg[2]/C
                         clock pessimism             -0.506     1.603    
    SLICE_X54Y103        FDRE (Hold_fdre_C_D)         0.121     1.724    cpu/vi/random_number/M_w_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y89   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y91   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y91   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y92   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y92   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y92   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y92   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y93   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y93   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.503ns  (logic 4.655ns (34.472%)  route 8.848ns (65.528%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.623     5.207    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.697     7.324    cpu/rf/io_seg_OBUF[2]_inst_i_1_0[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.297     7.621 r  cpu/rf/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.204     8.825    cpu/rf/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X51Y87         LUT4 (Prop_lut4_I2_O)        0.152     8.977 r  cpu/rf/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.946    14.923    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.787    18.710 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.710    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.218ns  (logic 4.647ns (35.154%)  route 8.571ns (64.846%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.623     5.207    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.697     7.324    cpu/rf/io_seg_OBUF[2]_inst_i_1_0[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.297     7.621 f  cpu/rf/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.199     8.820    cpu/rf/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X51Y87         LUT4 (Prop_lut4_I3_O)        0.150     8.970 r  cpu/rf/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.675    14.644    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.781    18.425 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.425    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.788ns  (logic 4.411ns (34.494%)  route 8.377ns (65.506%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.623     5.207    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.697     7.324    cpu/rf/io_seg_OBUF[2]_inst_i_1_0[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.297     7.621 f  cpu/rf/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.111     8.731    cpu/rf/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X51Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.855 r  cpu/rf/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.569    14.424    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    17.995 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.995    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.672ns  (logic 4.404ns (34.754%)  route 8.268ns (65.246%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.623     5.207    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.697     7.324    cpu/rf/io_seg_OBUF[2]_inst_i_1_0[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.297     7.621 r  cpu/rf/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.199     8.820    cpu/rf/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X51Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.944 r  cpu/rf/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.372    14.315    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    17.879 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.879    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.658ns  (logic 4.408ns (34.822%)  route 8.250ns (65.178%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.623     5.207    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.697     7.324    cpu/rf/io_seg_OBUF[2]_inst_i_1_0[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.297     7.621 r  cpu/rf/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.204     8.825    cpu/rf/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X51Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.949 r  cpu/rf/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.349    14.297    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    17.865 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.865    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.601ns  (logic 4.641ns (36.826%)  route 7.961ns (63.174%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.623     5.207    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.697     7.324    cpu/rf/io_seg_OBUF[2]_inst_i_1_0[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.297     7.621 f  cpu/rf/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.111     8.731    cpu/rf/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X51Y87         LUT4 (Prop_lut4_I1_O)        0.153     8.884 r  cpu/rf/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.153    14.037    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.772    17.808 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.808    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.499ns  (logic 4.408ns (35.266%)  route 8.091ns (64.734%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.623     5.207    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.697     7.324    cpu/rf/io_seg_OBUF[2]_inst_i_1_0[0]
    SLICE_X58Y91         LUT6 (Prop_lut6_I3_O)        0.297     7.621 r  cpu/rf/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.860     8.481    cpu/rf/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X51Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.605 r  cpu/rf/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.533    14.138    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    17.706 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.706    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.273ns  (logic 4.534ns (40.219%)  route 6.739ns (59.781%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.623     5.207    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.635     7.261    seg/ctr/Q[0]
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.325     7.586 r  seg/ctr/io_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.105    12.690    io_sel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.790    16.480 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.480    io_sel[2]
    N9                                                                r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.268ns  (logic 4.512ns (40.040%)  route 6.756ns (59.960%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.623     5.207    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.419     5.626 f  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.645     7.271    seg/ctr/Q[0]
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.323     7.594 r  seg/ctr/io_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.112    12.705    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.770    16.475 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.475    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.049ns  (logic 4.298ns (38.896%)  route 6.751ns (61.104%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.623     5.207    seg/ctr/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.419     5.626 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=10, routed)          1.645     7.271    seg/ctr/Q[0]
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.297     7.568 r  seg/ctr/io_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.107    12.674    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.582    16.256 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.256    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/rf/M_registers_q_reg[164]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.392ns (81.025%)  route 0.326ns (18.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.592     1.536    cpu/rf/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  cpu/rf/M_registers_q_reg[164]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cpu/rf/M_registers_q_reg[164]_lopt_replica/Q
                         net (fo=1, routed)           0.326     2.003    lopt_9
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.254 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.254    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/rf/M_registers_q_reg[174]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.345ns (78.119%)  route 0.377ns (21.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.594     1.538    cpu/rf/clk_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  cpu/rf/M_registers_q_reg[174]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cpu/rf/M_registers_q_reg[174]_lopt_replica/Q
                         net (fo=1, routed)           0.377     2.056    lopt_5
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.260 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.260    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/rf/M_registers_q_reg[162]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.392ns (80.329%)  route 0.341ns (19.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.592     1.536    cpu/rf/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  cpu/rf/M_registers_q_reg[162]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cpu/rf/M_registers_q_reg[162]_lopt_replica/Q
                         net (fo=1, routed)           0.341     2.018    lopt_8
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.269 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.269    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/rf/M_registers_q_reg[160]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.410ns (80.984%)  route 0.331ns (19.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.592     1.536    cpu/rf/clk_IBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  cpu/rf/M_registers_q_reg[160]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  cpu/rf/M_registers_q_reg[160]_lopt_replica/Q
                         net (fo=1, routed)           0.331     2.031    lopt
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.277 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.277    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/rf/M_registers_q_reg[161]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.387ns (77.318%)  route 0.407ns (22.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.592     1.536    cpu/rf/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  cpu/rf/M_registers_q_reg[161]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cpu/rf/M_registers_q_reg[161]_lopt_replica/Q
                         net (fo=1, routed)           0.407     2.084    lopt_7
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.330 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.330    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/rf/M_registers_q_reg[165]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.430ns (78.381%)  route 0.394ns (21.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.592     1.536    cpu/rf/clk_IBUF_BUFG
    SLICE_X65Y92         FDRE                                         r  cpu/rf/M_registers_q_reg[165]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  cpu/rf/M_registers_q_reg[165]_lopt_replica/Q
                         net (fo=1, routed)           0.394     2.058    lopt_10
    A3                   OBUF (Prop_obuf_I_O)         1.302     3.360 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.360    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/rf/M_registers_q_reg[163]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.391ns (73.996%)  route 0.489ns (26.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.591     1.535    cpu/rf/clk_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  cpu/rf/M_registers_q_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cpu/rf/M_registers_q_reg[163]/Q
                         net (fo=3, routed)           0.489     2.165    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.415 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.415    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/rf/M_registers_q_reg[170]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.391ns (73.652%)  route 0.498ns (26.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.594     1.538    cpu/rf/clk_IBUF_BUFG
    SLICE_X62Y97         FDRE                                         r  cpu/rf/M_registers_q_reg[170]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cpu/rf/M_registers_q_reg[170]_lopt_replica/Q
                         net (fo=1, routed)           0.498     2.177    lopt_1
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.427 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.427    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/rf/M_registers_q_reg[171]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.441ns (74.063%)  route 0.505ns (25.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.592     1.536    cpu/rf/clk_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  cpu/rf/M_registers_q_reg[171]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  cpu/rf/M_registers_q_reg[171]_lopt_replica/Q
                         net (fo=1, routed)           0.505     2.168    lopt_2
    A2                   OBUF (Prop_obuf_I_O)         1.313     3.482 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.482    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/rf/M_registers_q_reg[172]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.386ns (70.753%)  route 0.573ns (29.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.592     1.536    cpu/rf/clk_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  cpu/rf/M_registers_q_reg[172]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cpu/rf/M_registers_q_reg[172]_lopt_replica/Q
                         net (fo=1, routed)           0.573     2.250    lopt_3
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.495 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.495    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           611 Endpoints
Min Delay           611 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/rf/M_registers_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.328ns  (logic 4.235ns (31.773%)  route 9.093ns (68.227%))
  Logic Levels:           17  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          2.470     3.944    cpu/cu/io_dip_IBUF[0]
    SLICE_X57Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.068 r  cpu/cu/sum0_carry_i_57/O
                         net (fo=4, routed)           0.562     4.630    cpu/cu/sum0_carry_i_57_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.754 r  cpu/cu/M_game_fsm_q[5]_i_15/O
                         net (fo=1, routed)           0.796     5.550    cpu/cu/M_game_fsm_q[5]_i_15_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.674 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     6.219    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.343 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     7.192    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.316 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797     8.113    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599     8.836    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.960 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.960    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.492 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.492    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.606    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.720    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.054 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    10.514    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    10.817 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    11.399    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.523 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    11.786    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.910 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    12.100    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.224 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.356    12.581    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  cpu/cu/M_registers_q[144]_i_1/O
                         net (fo=2, routed)           0.623    13.328    cpu/rf/M_registers_q_reg[16]_0
    SLICE_X65Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.509     4.913    cpu/rf/clk_IBUF_BUFG
    SLICE_X65Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[16]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/rf/M_registers_q_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.055ns  (logic 4.235ns (32.439%)  route 8.820ns (67.561%))
  Logic Levels:           17  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          2.470     3.944    cpu/cu/io_dip_IBUF[0]
    SLICE_X57Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.068 r  cpu/cu/sum0_carry_i_57/O
                         net (fo=4, routed)           0.562     4.630    cpu/cu/sum0_carry_i_57_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.754 r  cpu/cu/M_game_fsm_q[5]_i_15/O
                         net (fo=1, routed)           0.796     5.550    cpu/cu/M_game_fsm_q[5]_i_15_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.674 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     6.219    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.343 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     7.192    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.316 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797     8.113    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599     8.836    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.960 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.960    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.492 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.492    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.606    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.720    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.054 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    10.514    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    10.817 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    11.399    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.523 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    11.786    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.910 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    12.100    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.224 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.356    12.581    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.124    12.705 r  cpu/cu/M_registers_q[144]_i_1/O
                         net (fo=2, routed)           0.350    13.055    cpu/rf/M_registers_q_reg[16]_0
    SLICE_X59Y95         FDRE                                         r  cpu/rf/M_registers_q_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.508     4.912    cpu/rf/clk_IBUF_BUFG
    SLICE_X59Y95         FDRE                                         r  cpu/rf/M_registers_q_reg[144]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/rf/M_registers_q_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.054ns  (logic 4.235ns (32.441%)  route 8.819ns (67.559%))
  Logic Levels:           17  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          2.470     3.944    cpu/cu/io_dip_IBUF[0]
    SLICE_X57Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.068 r  cpu/cu/sum0_carry_i_57/O
                         net (fo=4, routed)           0.562     4.630    cpu/cu/sum0_carry_i_57_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.754 r  cpu/cu/M_game_fsm_q[5]_i_15/O
                         net (fo=1, routed)           0.796     5.550    cpu/cu/M_game_fsm_q[5]_i_15_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.674 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     6.219    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.343 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     7.192    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.316 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797     8.113    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599     8.836    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.960 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.960    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.492 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.492    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.606    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.720    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.054 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    10.514    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    10.817 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    11.399    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.523 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    11.786    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.910 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    12.100    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.224 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.362    12.587    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.124    12.711 r  cpu/cu/M_registers_q[176]_i_1/O
                         net (fo=2, routed)           0.343    13.054    cpu/rf/M_registers_q_reg[48]_0
    SLICE_X60Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.508     4.912    cpu/rf/clk_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[176]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/rf/M_registers_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.047ns  (logic 4.235ns (32.459%)  route 8.812ns (67.541%))
  Logic Levels:           17  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          2.470     3.944    cpu/cu/io_dip_IBUF[0]
    SLICE_X57Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.068 r  cpu/cu/sum0_carry_i_57/O
                         net (fo=4, routed)           0.562     4.630    cpu/cu/sum0_carry_i_57_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.754 r  cpu/cu/M_game_fsm_q[5]_i_15/O
                         net (fo=1, routed)           0.796     5.550    cpu/cu/M_game_fsm_q[5]_i_15_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.674 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     6.219    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.343 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     7.192    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.316 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797     8.113    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599     8.836    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.960 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.960    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.492 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.492    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.606    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.720    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.054 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    10.514    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    10.817 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    11.399    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.523 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    11.786    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.910 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    12.100    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.224 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.362    12.587    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.124    12.711 r  cpu/cu/M_registers_q[176]_i_1/O
                         net (fo=2, routed)           0.336    13.047    cpu/rf/M_registers_q_reg[48]_0
    SLICE_X59Y96         FDRE                                         r  cpu/rf/M_registers_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.508     4.912    cpu/rf/clk_IBUF_BUFG
    SLICE_X59Y96         FDRE                                         r  cpu/rf/M_registers_q_reg[48]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/rf/M_registers_q_reg[240]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.031ns  (logic 4.235ns (32.497%)  route 8.797ns (67.503%))
  Logic Levels:           17  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          2.470     3.944    cpu/cu/io_dip_IBUF[0]
    SLICE_X57Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.068 r  cpu/cu/sum0_carry_i_57/O
                         net (fo=4, routed)           0.562     4.630    cpu/cu/sum0_carry_i_57_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.754 r  cpu/cu/M_game_fsm_q[5]_i_15/O
                         net (fo=1, routed)           0.796     5.550    cpu/cu/M_game_fsm_q[5]_i_15_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.674 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     6.219    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.343 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     7.192    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.316 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797     8.113    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599     8.836    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.960 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.960    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.492 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.492    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.606    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.720    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.054 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    10.514    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    10.817 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    11.399    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.523 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    11.786    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.910 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    12.100    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.224 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.494    12.718    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.842 r  cpu/cu/M_registers_q[240]_i_1/O
                         net (fo=2, routed)           0.189    13.031    cpu/rf/M_registers_q_reg[112]_0
    SLICE_X59Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.508     4.912    cpu/rf/clk_IBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[240]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/rf/M_registers_q_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.016ns  (logic 4.235ns (32.535%)  route 8.781ns (67.465%))
  Logic Levels:           17  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          2.470     3.944    cpu/cu/io_dip_IBUF[0]
    SLICE_X57Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.068 r  cpu/cu/sum0_carry_i_57/O
                         net (fo=4, routed)           0.562     4.630    cpu/cu/sum0_carry_i_57_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.754 r  cpu/cu/M_game_fsm_q[5]_i_15/O
                         net (fo=1, routed)           0.796     5.550    cpu/cu/M_game_fsm_q[5]_i_15_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.674 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     6.219    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.343 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     7.192    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.316 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797     8.113    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599     8.836    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.960 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.960    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.492 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.492    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.606    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.720    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.054 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    10.514    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    10.817 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    11.399    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.523 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    11.786    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.910 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    12.100    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.224 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.325    12.549    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I2_O)        0.124    12.673 r  cpu/cu/M_registers_q[208]_i_1/O
                         net (fo=2, routed)           0.342    13.016    cpu/rf/M_registers_q_reg[80]_0
    SLICE_X63Y96         FDRE                                         r  cpu/rf/M_registers_q_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.509     4.913    cpu/rf/clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  cpu/rf/M_registers_q_reg[208]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/rf/M_registers_q_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.015ns  (logic 4.235ns (32.538%)  route 8.780ns (67.462%))
  Logic Levels:           17  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          2.470     3.944    cpu/cu/io_dip_IBUF[0]
    SLICE_X57Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.068 r  cpu/cu/sum0_carry_i_57/O
                         net (fo=4, routed)           0.562     4.630    cpu/cu/sum0_carry_i_57_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.754 r  cpu/cu/M_game_fsm_q[5]_i_15/O
                         net (fo=1, routed)           0.796     5.550    cpu/cu/M_game_fsm_q[5]_i_15_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.674 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     6.219    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.343 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     7.192    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.316 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797     8.113    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599     8.836    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.960 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.960    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.492 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.492    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.606    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.720    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.054 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    10.514    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    10.817 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    11.399    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.523 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    11.786    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.910 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    12.100    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.224 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.325    12.549    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I2_O)        0.124    12.673 r  cpu/cu/M_registers_q[208]_i_1/O
                         net (fo=2, routed)           0.341    13.015    cpu/rf/M_registers_q_reg[80]_0
    SLICE_X63Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.509     4.913    cpu/rf/clk_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  cpu/rf/M_registers_q_reg[80]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/rf/M_registers_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.014ns  (logic 4.111ns (31.588%)  route 8.903ns (68.412%))
  Logic Levels:           16  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          2.470     3.944    cpu/cu/io_dip_IBUF[0]
    SLICE_X57Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.068 r  cpu/cu/sum0_carry_i_57/O
                         net (fo=4, routed)           0.562     4.630    cpu/cu/sum0_carry_i_57_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.754 r  cpu/cu/M_game_fsm_q[5]_i_15/O
                         net (fo=1, routed)           0.796     5.550    cpu/cu/M_game_fsm_q[5]_i_15_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.674 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     6.219    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.343 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     7.192    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.316 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797     8.113    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599     8.836    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.960 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.960    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.492 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.492    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.606    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.720    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.054 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    10.514    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    10.817 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    11.399    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.523 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    11.786    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.910 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.658    12.568    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.124    12.692 r  cpu/cu/M_registers_q[128]_i_1_comp_1/O
                         net (fo=2, routed)           0.322    13.014    cpu/rf/M_registers_q_reg[0]_0
    SLICE_X60Y91         FDRE                                         r  cpu/rf/M_registers_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.507     4.911    cpu/rf/clk_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  cpu/rf/M_registers_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/rf/M_registers_q_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.009ns  (logic 4.235ns (32.553%)  route 8.774ns (67.447%))
  Logic Levels:           17  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          2.470     3.944    cpu/cu/io_dip_IBUF[0]
    SLICE_X57Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.068 r  cpu/cu/sum0_carry_i_57/O
                         net (fo=4, routed)           0.562     4.630    cpu/cu/sum0_carry_i_57_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.754 r  cpu/cu/M_game_fsm_q[5]_i_15/O
                         net (fo=1, routed)           0.796     5.550    cpu/cu/M_game_fsm_q[5]_i_15_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.674 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     6.219    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.343 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     7.192    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.316 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797     8.113    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599     8.836    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.960 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.960    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.492 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.492    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.606    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.720    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.054 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    10.514    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    10.817 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    11.399    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.523 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    11.786    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.910 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.191    12.100    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X63Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.224 f  cpu/cu/M_registers_q[240]_i_2/O
                         net (fo=5, routed)           0.322    12.546    cpu/cu/M_registers_q[240]_i_2_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I2_O)        0.124    12.670 r  cpu/cu/M_registers_q[224]_i_1/O
                         net (fo=2, routed)           0.338    13.009    cpu/rf/M_registers_q_reg[96]_0
    SLICE_X60Y95         FDRE                                         r  cpu/rf/M_registers_q_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.508     4.912    cpu/rf/clk_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  cpu/rf/M_registers_q_reg[224]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/rf/M_registers_q_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.994ns  (logic 4.111ns (31.635%)  route 8.884ns (68.365%))
  Logic Levels:           16  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          2.470     3.944    cpu/cu/io_dip_IBUF[0]
    SLICE_X57Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.068 r  cpu/cu/sum0_carry_i_57/O
                         net (fo=4, routed)           0.562     4.630    cpu/cu/sum0_carry_i_57_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.124     4.754 r  cpu/cu/M_game_fsm_q[5]_i_15/O
                         net (fo=1, routed)           0.796     5.550    cpu/cu/M_game_fsm_q[5]_i_15_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.674 r  cpu/cu/M_game_fsm_q[5]_i_9/O
                         net (fo=15, routed)          0.545     6.219    cpu/cu/M_game_fsm_q[5]_i_9_n_0
    SLICE_X58Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.343 r  cpu/cu/sum0_carry_i_32/O
                         net (fo=68, routed)          0.849     7.192    cpu/rf/sum0_carry__2_i_27_1
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.316 r  cpu/rf/sum0_carry_i_24/O
                         net (fo=1, routed)           0.797     8.113    cpu/rf/sum0_carry_i_24_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.237 r  cpu/rf/sum0_carry_i_4/O
                         net (fo=5, routed)           0.599     8.836    cpu/rf/M_registers_q_reg[128]_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.124     8.960 r  cpu/rf/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.960    cpu/alu_unit/add/M_registers_q[240]_i_8[0]
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.492 r  cpu/alu_unit/add/sum0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.492    cpu/alu_unit/add/sum0_inferred__0/i__carry_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.606    cpu/alu_unit/add/sum0_inferred__0/i__carry__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  cpu/alu_unit/add/sum0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.720    cpu/alu_unit/add/sum0_inferred__0/i__carry__1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.054 f  cpu/alu_unit/add/sum0_inferred__0/i__carry__2/O[1]
                         net (fo=2, routed)           0.460    10.514    cpu/alu_unit/add/sum00_in[13]
    SLICE_X60Y97         LUT4 (Prop_lut4_I3_O)        0.303    10.817 f  cpu/alu_unit/add/M_registers_q[240]_i_14_comp/O
                         net (fo=1, routed)           0.582    11.399    cpu/alu_unit/add/M_registers_q[240]_i_14_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I4_O)        0.124    11.523 f  cpu/alu_unit/add/M_registers_q[240]_i_11_comp/O
                         net (fo=1, routed)           0.263    11.786    cpu/alu_unit/add/M_registers_q[240]_i_11_n_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.910 r  cpu/alu_unit/add/M_registers_q[240]_i_7_comp/O
                         net (fo=4, routed)           0.629    12.539    cpu/cu/M_registers_q_reg[112]_3
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124    12.663 r  cpu/cu/M_registers_q[192]_i_1_comp/O
                         net (fo=2, routed)           0.331    12.994    cpu/rf/M_registers_q_reg[64]_0
    SLICE_X59Y92         FDRE                                         r  cpu/rf/M_registers_q_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.507     4.911    cpu/rf/clk_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  cpu/rf/M_registers_q_reg[192]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.257ns (43.697%)  route 0.331ns (56.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.331     0.587    buttoncond_gen_0[1].buttoncond/sync/D[0]
    SLICE_X65Y88         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.861     2.051    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.260ns (31.778%)  route 0.558ns (68.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.558     0.818    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X53Y88         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.832     2.022    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/cu/M_game_fsm_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.287ns (31.875%)  route 0.613ns (68.125%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          0.613     0.854    cpu/cu/io_dip_IBUF[0]
    SLICE_X57Y89         LUT6 (Prop_lut6_I5_O)        0.045     0.899 r  cpu/cu/M_game_fsm_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.899    cpu/cu/M_game_fsm_q[4]_i_1_n_0
    SLICE_X57Y89         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.832     2.022    cpu/cu/clk_IBUF_BUFG
    SLICE_X57Y89         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/cu/M_game_fsm_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.287ns (29.441%)  route 0.687ns (70.559%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          0.687     0.929    cpu/cu/io_dip_IBUF[0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.045     0.974 r  cpu/cu/M_game_fsm_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.974    cpu/cu/M_game_fsm_q[2]_i_1_n_0
    SLICE_X57Y87         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.830     2.020    cpu/cu/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.268ns (27.219%)  route 0.718ns (72.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.718     0.986    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X47Y97         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.833     2.022    buttoncond_gen_0[2].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/cu/M_game_fsm_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.287ns (28.680%)  route 0.713ns (71.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          0.713     0.955    cpu/cu/io_dip_IBUF[0]
    SLICE_X57Y88         LUT5 (Prop_lut5_I3_O)        0.045     1.000 r  cpu/cu/M_game_fsm_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.000    cpu/cu/M_game_fsm_q[0]_i_1_n_0
    SLICE_X57Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.832     2.022    cpu/cu/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/cu/M_game_fsm_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.332ns (33.092%)  route 0.671ns (66.908%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          0.548     0.790    reset_cond/io_dip_IBUF[0]
    SLICE_X56Y88         LUT2 (Prop_lut2_I1_O)        0.045     0.835 f  reset_cond/M_game_fsm_q[6]_i_4/O
                         net (fo=12, routed)          0.123     0.957    cpu/cu/M_game_fsm_q_reg[3]_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.002 r  cpu/cu/M_game_fsm_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.002    cpu/cu/M_game_fsm_q[3]_i_1_n_0
    SLICE_X56Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.832     2.022    cpu/cu/clk_IBUF_BUFG
    SLICE_X56Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.270ns (26.857%)  route 0.734ns (73.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.734     1.004    buttoncond_gen_0[3].buttoncond/sync/D[0]
    SLICE_X46Y97         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.833     2.022    buttoncond_gen_0[3].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X46Y97         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/cu/M_game_fsm_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.287ns (24.323%)  route 0.892ns (75.677%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          0.892     1.134    cpu/cu/io_dip_IBUF[0]
    SLICE_X56Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.179 r  cpu/cu/M_game_fsm_q[5]_i_2/O
                         net (fo=1, routed)           0.000     1.179    cpu/cu/M_game_fsm_q[5]_i_2_n_0
    SLICE_X56Y90         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.833     2.023    cpu/cu/clk_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            cpu/cu/M_game_fsm_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.332ns (26.883%)  route 0.902ns (73.117%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  io_dip_IBUF[0]_inst/O
                         net (fo=20, routed)          0.548     0.790    reset_cond/io_dip_IBUF[0]
    SLICE_X56Y88         LUT2 (Prop_lut2_I1_O)        0.045     0.835 f  reset_cond/M_game_fsm_q[6]_i_4/O
                         net (fo=12, routed)          0.354     1.189    cpu/cu/M_game_fsm_q_reg[3]_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.234 r  cpu/cu/M_game_fsm_q[6]_i_1/O
                         net (fo=2, routed)           0.000     1.234    cpu/cu/M_game_fsm_q[6]_i_1_n_0
    SLICE_X57Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.832     2.022    cpu/cu/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  cpu/cu/M_game_fsm_q_reg[6]/C





