-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Block_arrayctor_loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mode : IN STD_LOGIC_VECTOR (31 downto 0);
    cols : IN STD_LOGIC_VECTOR (31 downto 0);
    rows : IN STD_LOGIC_VECTOR (31 downto 0);
    switch_out_out_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    switch_out_out_full_n : IN STD_LOGIC;
    switch_out_out_write : OUT STD_LOGIC;
    tmp_out_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    tmp_out_out_full_n : IN STD_LOGIC;
    tmp_out_out_write : OUT STD_LOGIC;
    rows_cast727_out_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    rows_cast727_out_out_full_n : IN STD_LOGIC;
    rows_cast727_out_out_write : OUT STD_LOGIC;
    tmp_15_out_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    tmp_15_out_out_full_n : IN STD_LOGIC;
    tmp_15_out_out_write : OUT STD_LOGIC;
    tmp_16_out_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    tmp_16_out_out_full_n : IN STD_LOGIC;
    tmp_16_out_out_write : OUT STD_LOGIC;
    tmp_16_cast_out_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    tmp_16_cast_out_out_full_n : IN STD_LOGIC;
    tmp_16_cast_out_out_write : OUT STD_LOGIC;
    p_neg393_i_out_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_neg393_i_out_out_full_n : IN STD_LOGIC;
    p_neg393_i_out_out_write : OUT STD_LOGIC;
    p_neg393_i_cast_out_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    p_neg393_i_cast_out_out_full_n : IN STD_LOGIC;
    p_neg393_i_cast_out_out_write : OUT STD_LOGIC );
end;


architecture behav of Block_arrayctor_loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal switch_out_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_out_out_blk_n : STD_LOGIC;
    signal rows_cast727_out_out_blk_n : STD_LOGIC;
    signal tmp_15_out_out_blk_n : STD_LOGIC;
    signal tmp_16_out_out_blk_n : STD_LOGIC;
    signal tmp_16_cast_out_out_blk_n : STD_LOGIC;
    signal p_neg393_i_out_out_blk_n : STD_LOGIC;
    signal p_neg393_i_cast_out_out_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_state2 : BOOLEAN;
    signal tmp_38_fu_263_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_16_i_fu_275_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_neg393_i_i_fu_283_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mode_off_i_fu_230_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_236_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_37_fu_252_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((p_neg393_i_cast_out_out_full_n = ap_const_logic_0) or (p_neg393_i_out_out_full_n = ap_const_logic_0) or (tmp_16_cast_out_out_full_n = ap_const_logic_0) or (tmp_16_out_out_full_n = ap_const_logic_0) or (tmp_15_out_out_full_n = ap_const_logic_0) or (rows_cast727_out_out_full_n = ap_const_logic_0) or (tmp_out_out_full_n = ap_const_logic_0) or (switch_out_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, switch_out_out_full_n, tmp_out_out_full_n, rows_cast727_out_out_full_n, tmp_15_out_out_full_n, tmp_16_out_out_full_n, tmp_16_cast_out_out_full_n, p_neg393_i_out_out_full_n, p_neg393_i_cast_out_out_full_n, ap_CS_fsm_state2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((p_neg393_i_cast_out_out_full_n = ap_const_logic_0) or (p_neg393_i_out_out_full_n = ap_const_logic_0) or (tmp_16_cast_out_out_full_n = ap_const_logic_0) or (tmp_16_out_out_full_n = ap_const_logic_0) or (tmp_15_out_out_full_n = ap_const_logic_0) or (rows_cast727_out_out_full_n = ap_const_logic_0) or (tmp_out_out_full_n = ap_const_logic_0) or (switch_out_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_assign_proc : process(switch_out_out_full_n, tmp_out_out_full_n, rows_cast727_out_out_full_n, tmp_15_out_out_full_n, tmp_16_out_out_full_n, tmp_16_cast_out_out_full_n, p_neg393_i_out_out_full_n, p_neg393_i_cast_out_out_full_n)
    begin
                ap_block_state2 <= ((p_neg393_i_cast_out_out_full_n = ap_const_logic_0) or (p_neg393_i_out_out_full_n = ap_const_logic_0) or (tmp_16_cast_out_out_full_n = ap_const_logic_0) or (tmp_16_out_out_full_n = ap_const_logic_0) or (tmp_15_out_out_full_n = ap_const_logic_0) or (rows_cast727_out_out_full_n = ap_const_logic_0) or (tmp_out_out_full_n = ap_const_logic_0) or (switch_out_out_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, switch_out_out_full_n, tmp_out_out_full_n, rows_cast727_out_out_full_n, tmp_15_out_out_full_n, tmp_16_out_out_full_n, tmp_16_cast_out_out_full_n, p_neg393_i_out_out_full_n, p_neg393_i_cast_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((not(((p_neg393_i_cast_out_out_full_n = ap_const_logic_0) or (p_neg393_i_out_out_full_n = ap_const_logic_0) or (tmp_16_cast_out_out_full_n = ap_const_logic_0) or (tmp_16_out_out_full_n = ap_const_logic_0) or (tmp_15_out_out_full_n = ap_const_logic_0) or (rows_cast727_out_out_full_n = ap_const_logic_0) or (tmp_out_out_full_n = ap_const_logic_0) or (switch_out_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(switch_out_out_full_n, tmp_out_out_full_n, rows_cast727_out_out_full_n, tmp_15_out_out_full_n, tmp_16_out_out_full_n, tmp_16_cast_out_out_full_n, p_neg393_i_out_out_full_n, p_neg393_i_cast_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((not(((p_neg393_i_cast_out_out_full_n = ap_const_logic_0) or (p_neg393_i_out_out_full_n = ap_const_logic_0) or (tmp_16_cast_out_out_full_n = ap_const_logic_0) or (tmp_16_out_out_full_n = ap_const_logic_0) or (tmp_15_out_out_full_n = ap_const_logic_0) or (rows_cast727_out_out_full_n = ap_const_logic_0) or (tmp_out_out_full_n = ap_const_logic_0) or (switch_out_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    mode_off_i_fu_230_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(mode));

    p_neg393_i_cast_out_out_blk_n_assign_proc : process(p_neg393_i_cast_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_neg393_i_cast_out_out_blk_n <= p_neg393_i_cast_out_out_full_n;
        else 
            p_neg393_i_cast_out_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_neg393_i_cast_out_out_din <= p_neg393_i_i_fu_283_p2;

    p_neg393_i_cast_out_out_write_assign_proc : process(switch_out_out_full_n, tmp_out_out_full_n, rows_cast727_out_out_full_n, tmp_15_out_out_full_n, tmp_16_out_out_full_n, tmp_16_cast_out_out_full_n, p_neg393_i_out_out_full_n, p_neg393_i_cast_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((not(((p_neg393_i_cast_out_out_full_n = ap_const_logic_0) or (p_neg393_i_out_out_full_n = ap_const_logic_0) or (tmp_16_cast_out_out_full_n = ap_const_logic_0) or (tmp_16_out_out_full_n = ap_const_logic_0) or (tmp_15_out_out_full_n = ap_const_logic_0) or (rows_cast727_out_out_full_n = ap_const_logic_0) or (tmp_out_out_full_n = ap_const_logic_0) or (switch_out_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            p_neg393_i_cast_out_out_write <= ap_const_logic_1;
        else 
            p_neg393_i_cast_out_out_write <= ap_const_logic_0;
        end if; 
    end process;

    p_neg393_i_i_fu_283_p2 <= std_logic_vector(signed(ap_const_lv11_7FF) + signed(tmp_38_fu_263_p1));

    p_neg393_i_out_out_blk_n_assign_proc : process(p_neg393_i_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_neg393_i_out_out_blk_n <= p_neg393_i_out_out_full_n;
        else 
            p_neg393_i_out_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_neg393_i_out_out_din <= p_neg393_i_i_fu_283_p2;

    p_neg393_i_out_out_write_assign_proc : process(switch_out_out_full_n, tmp_out_out_full_n, rows_cast727_out_out_full_n, tmp_15_out_out_full_n, tmp_16_out_out_full_n, tmp_16_cast_out_out_full_n, p_neg393_i_out_out_full_n, p_neg393_i_cast_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((not(((p_neg393_i_cast_out_out_full_n = ap_const_logic_0) or (p_neg393_i_out_out_full_n = ap_const_logic_0) or (tmp_16_cast_out_out_full_n = ap_const_logic_0) or (tmp_16_out_out_full_n = ap_const_logic_0) or (tmp_15_out_out_full_n = ap_const_logic_0) or (rows_cast727_out_out_full_n = ap_const_logic_0) or (tmp_out_out_full_n = ap_const_logic_0) or (switch_out_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            p_neg393_i_out_out_write <= ap_const_logic_1;
        else 
            p_neg393_i_out_out_write <= ap_const_logic_0;
        end if; 
    end process;


    rows_cast727_out_out_blk_n_assign_proc : process(rows_cast727_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rows_cast727_out_out_blk_n <= rows_cast727_out_out_full_n;
        else 
            rows_cast727_out_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rows_cast727_out_out_din <= tmp_38_fu_263_p1;

    rows_cast727_out_out_write_assign_proc : process(switch_out_out_full_n, tmp_out_out_full_n, rows_cast727_out_out_full_n, tmp_15_out_out_full_n, tmp_16_out_out_full_n, tmp_16_cast_out_out_full_n, p_neg393_i_out_out_full_n, p_neg393_i_cast_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((not(((p_neg393_i_cast_out_out_full_n = ap_const_logic_0) or (p_neg393_i_out_out_full_n = ap_const_logic_0) or (tmp_16_cast_out_out_full_n = ap_const_logic_0) or (tmp_16_out_out_full_n = ap_const_logic_0) or (tmp_15_out_out_full_n = ap_const_logic_0) or (rows_cast727_out_out_full_n = ap_const_logic_0) or (tmp_out_out_full_n = ap_const_logic_0) or (switch_out_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rows_cast727_out_out_write <= ap_const_logic_1;
        else 
            rows_cast727_out_out_write <= ap_const_logic_0;
        end if; 
    end process;


    switch_out_out_blk_n_assign_proc : process(switch_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            switch_out_out_blk_n <= switch_out_out_full_n;
        else 
            switch_out_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    switch_out_out_din <= "1" when (tmp_fu_236_p4 = ap_const_lv31_0) else "0";

    switch_out_out_write_assign_proc : process(switch_out_out_full_n, tmp_out_out_full_n, rows_cast727_out_out_full_n, tmp_15_out_out_full_n, tmp_16_out_out_full_n, tmp_16_cast_out_out_full_n, p_neg393_i_out_out_full_n, p_neg393_i_cast_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((not(((p_neg393_i_cast_out_out_full_n = ap_const_logic_0) or (p_neg393_i_out_out_full_n = ap_const_logic_0) or (tmp_16_cast_out_out_full_n = ap_const_logic_0) or (tmp_16_out_out_full_n = ap_const_logic_0) or (tmp_15_out_out_full_n = ap_const_logic_0) or (rows_cast727_out_out_full_n = ap_const_logic_0) or (tmp_out_out_full_n = ap_const_logic_0) or (switch_out_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            switch_out_out_write <= ap_const_logic_1;
        else 
            switch_out_out_write <= ap_const_logic_0;
        end if; 
    end process;


    tmp_15_out_out_blk_n_assign_proc : process(tmp_15_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_15_out_out_blk_n <= tmp_15_out_out_full_n;
        else 
            tmp_15_out_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tmp_15_out_out_din <= std_logic_vector(unsigned(ap_const_lv11_2) + unsigned(tmp_38_fu_263_p1));

    tmp_15_out_out_write_assign_proc : process(switch_out_out_full_n, tmp_out_out_full_n, rows_cast727_out_out_full_n, tmp_15_out_out_full_n, tmp_16_out_out_full_n, tmp_16_cast_out_out_full_n, p_neg393_i_out_out_full_n, p_neg393_i_cast_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((not(((p_neg393_i_cast_out_out_full_n = ap_const_logic_0) or (p_neg393_i_out_out_full_n = ap_const_logic_0) or (tmp_16_cast_out_out_full_n = ap_const_logic_0) or (tmp_16_out_out_full_n = ap_const_logic_0) or (tmp_15_out_out_full_n = ap_const_logic_0) or (rows_cast727_out_out_full_n = ap_const_logic_0) or (tmp_out_out_full_n = ap_const_logic_0) or (switch_out_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            tmp_15_out_out_write <= ap_const_logic_1;
        else 
            tmp_15_out_out_write <= ap_const_logic_0;
        end if; 
    end process;


    tmp_16_cast_out_out_blk_n_assign_proc : process(tmp_16_cast_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_16_cast_out_out_blk_n <= tmp_16_cast_out_out_full_n;
        else 
            tmp_16_cast_out_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tmp_16_cast_out_out_din <= tmp_16_i_fu_275_p2;

    tmp_16_cast_out_out_write_assign_proc : process(switch_out_out_full_n, tmp_out_out_full_n, rows_cast727_out_out_full_n, tmp_15_out_out_full_n, tmp_16_out_out_full_n, tmp_16_cast_out_out_full_n, p_neg393_i_out_out_full_n, p_neg393_i_cast_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((not(((p_neg393_i_cast_out_out_full_n = ap_const_logic_0) or (p_neg393_i_out_out_full_n = ap_const_logic_0) or (tmp_16_cast_out_out_full_n = ap_const_logic_0) or (tmp_16_out_out_full_n = ap_const_logic_0) or (tmp_15_out_out_full_n = ap_const_logic_0) or (rows_cast727_out_out_full_n = ap_const_logic_0) or (tmp_out_out_full_n = ap_const_logic_0) or (switch_out_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            tmp_16_cast_out_out_write <= ap_const_logic_1;
        else 
            tmp_16_cast_out_out_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_16_i_fu_275_p2 <= std_logic_vector(signed(ap_const_lv11_7FF) + signed(tmp_37_fu_252_p1));

    tmp_16_out_out_blk_n_assign_proc : process(tmp_16_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_16_out_out_blk_n <= tmp_16_out_out_full_n;
        else 
            tmp_16_out_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tmp_16_out_out_din <= tmp_16_i_fu_275_p2;

    tmp_16_out_out_write_assign_proc : process(switch_out_out_full_n, tmp_out_out_full_n, rows_cast727_out_out_full_n, tmp_15_out_out_full_n, tmp_16_out_out_full_n, tmp_16_cast_out_out_full_n, p_neg393_i_out_out_full_n, p_neg393_i_cast_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((not(((p_neg393_i_cast_out_out_full_n = ap_const_logic_0) or (p_neg393_i_out_out_full_n = ap_const_logic_0) or (tmp_16_cast_out_out_full_n = ap_const_logic_0) or (tmp_16_out_out_full_n = ap_const_logic_0) or (tmp_15_out_out_full_n = ap_const_logic_0) or (rows_cast727_out_out_full_n = ap_const_logic_0) or (tmp_out_out_full_n = ap_const_logic_0) or (switch_out_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            tmp_16_out_out_write <= ap_const_logic_1;
        else 
            tmp_16_out_out_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_37_fu_252_p1 <= cols(11 - 1 downto 0);
    tmp_38_fu_263_p1 <= rows(11 - 1 downto 0);
    tmp_fu_236_p4 <= mode_off_i_fu_230_p2(31 downto 1);

    tmp_out_out_blk_n_assign_proc : process(tmp_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tmp_out_out_blk_n <= tmp_out_out_full_n;
        else 
            tmp_out_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tmp_out_out_din <= std_logic_vector(unsigned(ap_const_lv11_2) + unsigned(tmp_37_fu_252_p1));

    tmp_out_out_write_assign_proc : process(switch_out_out_full_n, tmp_out_out_full_n, rows_cast727_out_out_full_n, tmp_15_out_out_full_n, tmp_16_out_out_full_n, tmp_16_cast_out_out_full_n, p_neg393_i_out_out_full_n, p_neg393_i_cast_out_out_full_n, ap_CS_fsm_state2)
    begin
        if ((not(((p_neg393_i_cast_out_out_full_n = ap_const_logic_0) or (p_neg393_i_out_out_full_n = ap_const_logic_0) or (tmp_16_cast_out_out_full_n = ap_const_logic_0) or (tmp_16_out_out_full_n = ap_const_logic_0) or (tmp_15_out_out_full_n = ap_const_logic_0) or (rows_cast727_out_out_full_n = ap_const_logic_0) or (tmp_out_out_full_n = ap_const_logic_0) or (switch_out_out_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            tmp_out_out_write <= ap_const_logic_1;
        else 
            tmp_out_out_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
