Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_snn_iris_top_behav xil_defaultlib.tb_snn_iris_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 4 into 'spikes_i' is out of bounds [/media/nisitha/My_Passport/MOODLE/Vivado_projects/SNN_project/snn_iris_project/snn_iris_project/snn_iris_project.srcs/sources_1/new/neuron_1.sv:34]
WARNING: [VRFC 10-3705] select index 5 into 'spikes_i' is out of bounds [/media/nisitha/My_Passport/MOODLE/Vivado_projects/SNN_project/snn_iris_project/snn_iris_project/snn_iris_project.srcs/sources_1/new/neuron_1.sv:35]
WARNING: [VRFC 10-3705] select index 6 into 'spikes_i' is out of bounds [/media/nisitha/My_Passport/MOODLE/Vivado_projects/SNN_project/snn_iris_project/snn_iris_project/snn_iris_project.srcs/sources_1/new/neuron_1.sv:36]
WARNING: [VRFC 10-3705] select index 7 into 'spikes_i' is out of bounds [/media/nisitha/My_Passport/MOODLE/Vivado_projects/SNN_project/snn_iris_project/snn_iris_project/snn_iris_project.srcs/sources_1/new/neuron_1.sv:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
