#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Dec 10 10:55:45 2023
# Process ID: 5400
# Current directory: D:/SEM-5/CMPEN 331/Final_Project1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20352 D:\SEM-5\CMPEN 331\Final_Project1\Final_Project1.xpr
# Log file: D:/SEM-5/CMPEN 331/Final_Project1/vivado.log
# Journal file: D:/SEM-5/CMPEN 331/Final_Project1\vivado.jou
# Running On: LAPTOP-VVGIUHUA, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16558 MB
#-----------------------------------------------------------
start_gui
open_project {D:/SEM-5/CMPEN 331/Final_Project1/Final_Project1.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/SEM-5/CMPEN 331/Final_Project1/Final_Project1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1514.543 ; gain = 342.629
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SEM-5/CMPEN 331/Final_Project1/Final_Project1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SEM-5/CMPEN 331/Final_Project1/Final_Project1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pc_adder
INFO: [VRFC 10-311] analyzing module PrgCounter
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module IFIDPipelineRegister
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegRTMuliplexer
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-311] analyzing module IDEXEPipelineRegister
INFO: [VRFC 10-311] analyzing module ALU_Mux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Exe_mem
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-311] analyzing module Mem_wb
INFO: [VRFC 10-311] analyzing module FwMux
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/WBmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEM-5/CMPEN 331/Final_Project1/Final_Project1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SEM-5/CMPEN 331/Final_Project1/Final_Project1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SEM-5/CMPEN 331/Final_Project1/Final_Project1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pc_adder
Compiling module xil_defaultlib.PrgCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDPipelineRegister
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegRTMuliplexer
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ImmediateExtender
Compiling module xil_defaultlib.IDEXEPipelineRegister
Compiling module xil_defaultlib.ALU_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Exe_mem
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.Mem_wb
Compiling module xil_defaultlib.WbMux
Compiling module xil_defaultlib.FwMux
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SEM-5/CMPEN 331/Final_Project1/Final_Project1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1581.125 ; gain = 36.133
reset_run impl_1
launch_runs impl_1 -jobs 8
[Sun Dec 10 11:05:30 2023] Launched impl_1...
Run output will be captured here: D:/SEM-5/CMPEN 331/Final_Project1/Final_Project1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k160tfbg676-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1945.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2044.004 ; gain = 3.559
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2044.004 ; gain = 3.559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2457.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (inverted pins: WCLK) (RAMS64E): 12 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2626.402 ; gain = 1035.258
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k160tfbg676-3
Top: Datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2899.797 ; gain = 174.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:402]
INFO: [Synth 8-6157] synthesizing module 'Pc_adder' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Pc_adder' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:4]
INFO: [Synth 8-6157] synthesizing module 'PrgCounter' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:15]
INFO: [Synth 8-6155] done synthesizing module 'PrgCounter' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:15]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:31]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:31]
INFO: [Synth 8-6157] synthesizing module 'IFIDPipelineRegister' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:51]
INFO: [Synth 8-6155] done synthesizing module 'IFIDPipelineRegister' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:51]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:74]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:62]
INFO: [Synth 8-6157] synthesizing module 'RegRTMuliplexer' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:142]
INFO: [Synth 8-6155] done synthesizing module 'RegRTMuliplexer' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:142]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:161]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:161]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:206]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:206]
INFO: [Synth 8-6157] synthesizing module 'IDEXEPipelineRegister' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:217]
INFO: [Synth 8-6155] done synthesizing module 'IDEXEPipelineRegister' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:217]
INFO: [Synth 8-6157] synthesizing module 'ALU_Mux' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:255]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Mux' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:255]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:272]
INFO: [Synth 8-155] case statement is not full and has no default [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:280]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:272]
INFO: [Synth 8-6157] synthesizing module 'Exe_mem' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:296]
INFO: [Synth 8-6155] done synthesizing module 'Exe_mem' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:296]
INFO: [Synth 8-6157] synthesizing module 'Data_mem' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:319]
INFO: [Synth 8-6155] done synthesizing module 'Data_mem' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:319]
INFO: [Synth 8-6157] synthesizing module 'Mem_wb' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:357]
INFO: [Synth 8-6155] done synthesizing module 'Mem_wb' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:357]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/WBmux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/WBmux.v:22]
INFO: [Synth 8-6157] synthesizing module 'FwMux' [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:379]
INFO: [Synth 8-6155] done synthesizing module 'FwMux' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:379]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:402]
WARNING: [Synth 8-3848] Net ors in module/entity ControlUnit does not have driver. [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:71]
WARNING: [Synth 8-3848] Net ort in module/entity ControlUnit does not have driver. [D:/SEM-5/CMPEN 331/LAB5/LAB5.srcs/sources_1/new/Lab5.v:71]
WARNING: [Synth 8-7129] Port mr[31] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[30] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[29] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[28] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[27] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[26] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[25] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[24] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[23] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[22] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[21] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[20] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[19] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[18] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[17] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[16] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[15] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[14] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[13] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[12] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[11] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[10] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[9] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[8] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[1] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[0] in module Data_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port ors[4] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ors[3] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ors[2] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ors[1] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ors[0] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ort[4] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ort[3] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ort[2] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ort[1] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ort[0] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port mwreg in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port em2reg in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ewreg in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[31] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[30] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[29] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[28] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[27] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[26] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[25] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[24] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[23] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[22] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[21] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[20] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[19] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[18] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[17] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[16] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[15] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[14] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[13] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[12] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[11] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[10] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[9] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[8] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[0] in module InstructionMemory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2996.289 ; gain = 270.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3014.223 ; gain = 288.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3014.223 ; gain = 288.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3014.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3122.977 ; gain = 397.480
39 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3122.977 ; gain = 397.480
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 12:25:55 2023...
