Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5cb18ade3be148c0a9ced1efe15e6d9e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LED_TEST_tb_behav xil_defaultlib.LED_TEST_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'fade_rate' [C:/Users/robdj/Documents/RMIT_2021/CAP_STONE/RGB_LED_SUITE/RGB_LED_SUITE.srcs/sources_1/new/LED_TEST.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.blink
Compiling module xil_defaultlib.fade_up_down
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.led_control
Compiling module xil_defaultlib.led8_to_1mux
Compiling module xil_defaultlib.LED_TEST
Compiling module xil_defaultlib.LED_TEST_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LED_TEST_tb_behav
