
OpenTrailCamera.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038bc  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  080039cc  080039cc  000049cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a34  08003a34  0000506c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003a34  08003a34  0000506c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003a34  08003a34  0000506c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a34  08003a34  00004a34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003a38  08003a38  00004a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08003a3c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000125c  2000006c  08003aa8  0000506c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200012c8  08003aa8  000052c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000506c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d031  00000000  00000000  00005095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002591  00000000  00000000  000120c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  00014658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a40  00000000  00000000  000153c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019848  00000000  00000000  00015e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000df55  00000000  00000000  0002f650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008df62  00000000  00000000  0003d5a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb507  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c2c  00000000  00000000  000cb54c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  000cf178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	080039b4 	.word	0x080039b4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	080039b4 	.word	0x080039b4

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000088 	.word	0x20000088
 800017c:	200000dc 	.word	0x200000dc

08000180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000180:	b5b0      	push	{r4, r5, r7, lr}
 8000182:	b088      	sub	sp, #32
 8000184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000186:	f000 fbb5 	bl	80008f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800018a:	f000 f82d 	bl	80001e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800018e:	f000 f92f 	bl	80003f0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000192:	f000 f86d 	bl	8000270 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000196:	f000 f8a1 	bl	80002dc <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800019a:	f000 f8d5 	bl	8000348 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800019e:	f000 f8fd 	bl	800039c <MX_USART2_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80001a2:	4b0e      	ldr	r3, [pc, #56]	@ (80001dc <main+0x5c>)
 80001a4:	1d3c      	adds	r4, r7, #4
 80001a6:	461d      	mov	r5, r3
 80001a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001ac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80001b4:	1d3b      	adds	r3, r7, #4
 80001b6:	2100      	movs	r1, #0
 80001b8:	4618      	mov	r0, r3
 80001ba:	f001 fd5f 	bl	8001c7c <osThreadCreate>
 80001be:	4603      	mov	r3, r0
 80001c0:	4a07      	ldr	r2, [pc, #28]	@ (80001e0 <main+0x60>)
 80001c2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80001c4:	f001 fd53 	bl	8001c6e <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  printf("Tic Tac\r\n");
 80001c8:	4806      	ldr	r0, [pc, #24]	@ (80001e4 <main+0x64>)
 80001ca:	f003 f865 	bl	8003298 <puts>
	  HAL_Delay(1000);
 80001ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80001d2:	f000 fbf1 	bl	80009b8 <HAL_Delay>
	  printf("Tic Tac\r\n");
 80001d6:	bf00      	nop
 80001d8:	e7f6      	b.n	80001c8 <main+0x48>
 80001da:	bf00      	nop
 80001dc:	080039e4 	.word	0x080039e4
 80001e0:	2000041c 	.word	0x2000041c
 80001e4:	080039cc 	.word	0x080039cc

080001e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b090      	sub	sp, #64	@ 0x40
 80001ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ee:	f107 0318 	add.w	r3, r7, #24
 80001f2:	2228      	movs	r2, #40	@ 0x28
 80001f4:	2100      	movs	r1, #0
 80001f6:	4618      	mov	r0, r3
 80001f8:	f003 f92e 	bl	8003458 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001fc:	1d3b      	adds	r3, r7, #4
 80001fe:	2200      	movs	r2, #0
 8000200:	601a      	str	r2, [r3, #0]
 8000202:	605a      	str	r2, [r3, #4]
 8000204:	609a      	str	r2, [r3, #8]
 8000206:	60da      	str	r2, [r3, #12]
 8000208:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800020a:	2301      	movs	r3, #1
 800020c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800020e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000212:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000214:	2300      	movs	r3, #0
 8000216:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000218:	2301      	movs	r3, #1
 800021a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800021c:	2302      	movs	r3, #2
 800021e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000220:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000224:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000226:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800022a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800022c:	f107 0318 	add.w	r3, r7, #24
 8000230:	4618      	mov	r0, r3
 8000232:	f000 fe4d 	bl	8000ed0 <HAL_RCC_OscConfig>
 8000236:	4603      	mov	r3, r0
 8000238:	2b00      	cmp	r3, #0
 800023a:	d001      	beq.n	8000240 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800023c:	f000 f920 	bl	8000480 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000240:	230f      	movs	r3, #15
 8000242:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000244:	2302      	movs	r3, #2
 8000246:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000248:	2300      	movs	r3, #0
 800024a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800024c:	2300      	movs	r3, #0
 800024e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000250:	2300      	movs	r3, #0
 8000252:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000254:	1d3b      	adds	r3, r7, #4
 8000256:	2101      	movs	r1, #1
 8000258:	4618      	mov	r0, r3
 800025a:	f001 f8bb 	bl	80013d4 <HAL_RCC_ClockConfig>
 800025e:	4603      	mov	r3, r0
 8000260:	2b00      	cmp	r3, #0
 8000262:	d001      	beq.n	8000268 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000264:	f000 f90c 	bl	8000480 <Error_Handler>
  }
}
 8000268:	bf00      	nop
 800026a:	3740      	adds	r7, #64	@ 0x40
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}

08000270 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000274:	4b17      	ldr	r3, [pc, #92]	@ (80002d4 <MX_SPI1_Init+0x64>)
 8000276:	4a18      	ldr	r2, [pc, #96]	@ (80002d8 <MX_SPI1_Init+0x68>)
 8000278:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800027a:	4b16      	ldr	r3, [pc, #88]	@ (80002d4 <MX_SPI1_Init+0x64>)
 800027c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000280:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000282:	4b14      	ldr	r3, [pc, #80]	@ (80002d4 <MX_SPI1_Init+0x64>)
 8000284:	2200      	movs	r2, #0
 8000286:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000288:	4b12      	ldr	r3, [pc, #72]	@ (80002d4 <MX_SPI1_Init+0x64>)
 800028a:	2200      	movs	r2, #0
 800028c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800028e:	4b11      	ldr	r3, [pc, #68]	@ (80002d4 <MX_SPI1_Init+0x64>)
 8000290:	2200      	movs	r2, #0
 8000292:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000294:	4b0f      	ldr	r3, [pc, #60]	@ (80002d4 <MX_SPI1_Init+0x64>)
 8000296:	2200      	movs	r2, #0
 8000298:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800029a:	4b0e      	ldr	r3, [pc, #56]	@ (80002d4 <MX_SPI1_Init+0x64>)
 800029c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80002a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80002a2:	4b0c      	ldr	r3, [pc, #48]	@ (80002d4 <MX_SPI1_Init+0x64>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80002a8:	4b0a      	ldr	r3, [pc, #40]	@ (80002d4 <MX_SPI1_Init+0x64>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80002ae:	4b09      	ldr	r3, [pc, #36]	@ (80002d4 <MX_SPI1_Init+0x64>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80002b4:	4b07      	ldr	r3, [pc, #28]	@ (80002d4 <MX_SPI1_Init+0x64>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80002ba:	4b06      	ldr	r3, [pc, #24]	@ (80002d4 <MX_SPI1_Init+0x64>)
 80002bc:	220a      	movs	r2, #10
 80002be:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80002c0:	4804      	ldr	r0, [pc, #16]	@ (80002d4 <MX_SPI1_Init+0x64>)
 80002c2:	f001 fa15 	bl	80016f0 <HAL_SPI_Init>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d001      	beq.n	80002d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80002cc:	f000 f8d8 	bl	8000480 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80002d0:	bf00      	nop
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	200002dc 	.word	0x200002dc
 80002d8:	40013000 	.word	0x40013000

080002dc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80002e0:	4b17      	ldr	r3, [pc, #92]	@ (8000340 <MX_SPI2_Init+0x64>)
 80002e2:	4a18      	ldr	r2, [pc, #96]	@ (8000344 <MX_SPI2_Init+0x68>)
 80002e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80002e6:	4b16      	ldr	r3, [pc, #88]	@ (8000340 <MX_SPI2_Init+0x64>)
 80002e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80002ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80002ee:	4b14      	ldr	r3, [pc, #80]	@ (8000340 <MX_SPI2_Init+0x64>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80002f4:	4b12      	ldr	r3, [pc, #72]	@ (8000340 <MX_SPI2_Init+0x64>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002fa:	4b11      	ldr	r3, [pc, #68]	@ (8000340 <MX_SPI2_Init+0x64>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000300:	4b0f      	ldr	r3, [pc, #60]	@ (8000340 <MX_SPI2_Init+0x64>)
 8000302:	2200      	movs	r2, #0
 8000304:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000306:	4b0e      	ldr	r3, [pc, #56]	@ (8000340 <MX_SPI2_Init+0x64>)
 8000308:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800030c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800030e:	4b0c      	ldr	r3, [pc, #48]	@ (8000340 <MX_SPI2_Init+0x64>)
 8000310:	2200      	movs	r2, #0
 8000312:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000314:	4b0a      	ldr	r3, [pc, #40]	@ (8000340 <MX_SPI2_Init+0x64>)
 8000316:	2200      	movs	r2, #0
 8000318:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800031a:	4b09      	ldr	r3, [pc, #36]	@ (8000340 <MX_SPI2_Init+0x64>)
 800031c:	2200      	movs	r2, #0
 800031e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000320:	4b07      	ldr	r3, [pc, #28]	@ (8000340 <MX_SPI2_Init+0x64>)
 8000322:	2200      	movs	r2, #0
 8000324:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000326:	4b06      	ldr	r3, [pc, #24]	@ (8000340 <MX_SPI2_Init+0x64>)
 8000328:	220a      	movs	r2, #10
 800032a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800032c:	4804      	ldr	r0, [pc, #16]	@ (8000340 <MX_SPI2_Init+0x64>)
 800032e:	f001 f9df 	bl	80016f0 <HAL_SPI_Init>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	d001      	beq.n	800033c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000338:	f000 f8a2 	bl	8000480 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800033c:	bf00      	nop
 800033e:	bd80      	pop	{r7, pc}
 8000340:	20000334 	.word	0x20000334
 8000344:	40003800 	.word	0x40003800

08000348 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800034c:	4b11      	ldr	r3, [pc, #68]	@ (8000394 <MX_USART1_UART_Init+0x4c>)
 800034e:	4a12      	ldr	r2, [pc, #72]	@ (8000398 <MX_USART1_UART_Init+0x50>)
 8000350:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000352:	4b10      	ldr	r3, [pc, #64]	@ (8000394 <MX_USART1_UART_Init+0x4c>)
 8000354:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000358:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800035a:	4b0e      	ldr	r3, [pc, #56]	@ (8000394 <MX_USART1_UART_Init+0x4c>)
 800035c:	2200      	movs	r2, #0
 800035e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000360:	4b0c      	ldr	r3, [pc, #48]	@ (8000394 <MX_USART1_UART_Init+0x4c>)
 8000362:	2200      	movs	r2, #0
 8000364:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000366:	4b0b      	ldr	r3, [pc, #44]	@ (8000394 <MX_USART1_UART_Init+0x4c>)
 8000368:	2200      	movs	r2, #0
 800036a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800036c:	4b09      	ldr	r3, [pc, #36]	@ (8000394 <MX_USART1_UART_Init+0x4c>)
 800036e:	220c      	movs	r2, #12
 8000370:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000372:	4b08      	ldr	r3, [pc, #32]	@ (8000394 <MX_USART1_UART_Init+0x4c>)
 8000374:	2200      	movs	r2, #0
 8000376:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000378:	4b06      	ldr	r3, [pc, #24]	@ (8000394 <MX_USART1_UART_Init+0x4c>)
 800037a:	2200      	movs	r2, #0
 800037c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800037e:	4805      	ldr	r0, [pc, #20]	@ (8000394 <MX_USART1_UART_Init+0x4c>)
 8000380:	f001 fa3a 	bl	80017f8 <HAL_UART_Init>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d001      	beq.n	800038e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800038a:	f000 f879 	bl	8000480 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800038e:	bf00      	nop
 8000390:	bd80      	pop	{r7, pc}
 8000392:	bf00      	nop
 8000394:	2000038c 	.word	0x2000038c
 8000398:	40013800 	.word	0x40013800

0800039c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003a0:	4b11      	ldr	r3, [pc, #68]	@ (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003a2:	4a12      	ldr	r2, [pc, #72]	@ (80003ec <MX_USART2_UART_Init+0x50>)
 80003a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80003a6:	4b10      	ldr	r3, [pc, #64]	@ (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80003ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003ae:	4b0e      	ldr	r3, [pc, #56]	@ (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003b4:	4b0c      	ldr	r3, [pc, #48]	@ (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003ba:	4b0b      	ldr	r3, [pc, #44]	@ (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003bc:	2200      	movs	r2, #0
 80003be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003c0:	4b09      	ldr	r3, [pc, #36]	@ (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003c2:	220c      	movs	r2, #12
 80003c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003c6:	4b08      	ldr	r3, [pc, #32]	@ (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003cc:	4b06      	ldr	r3, [pc, #24]	@ (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003d2:	4805      	ldr	r0, [pc, #20]	@ (80003e8 <MX_USART2_UART_Init+0x4c>)
 80003d4:	f001 fa10 	bl	80017f8 <HAL_UART_Init>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d001      	beq.n	80003e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003de:	f000 f84f 	bl	8000480 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003e2:	bf00      	nop
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	200003d4 	.word	0x200003d4
 80003ec:	40004400 	.word	0x40004400

080003f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	b085      	sub	sp, #20
 80003f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003f6:	4b14      	ldr	r3, [pc, #80]	@ (8000448 <MX_GPIO_Init+0x58>)
 80003f8:	699b      	ldr	r3, [r3, #24]
 80003fa:	4a13      	ldr	r2, [pc, #76]	@ (8000448 <MX_GPIO_Init+0x58>)
 80003fc:	f043 0320 	orr.w	r3, r3, #32
 8000400:	6193      	str	r3, [r2, #24]
 8000402:	4b11      	ldr	r3, [pc, #68]	@ (8000448 <MX_GPIO_Init+0x58>)
 8000404:	699b      	ldr	r3, [r3, #24]
 8000406:	f003 0320 	and.w	r3, r3, #32
 800040a:	60fb      	str	r3, [r7, #12]
 800040c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800040e:	4b0e      	ldr	r3, [pc, #56]	@ (8000448 <MX_GPIO_Init+0x58>)
 8000410:	699b      	ldr	r3, [r3, #24]
 8000412:	4a0d      	ldr	r2, [pc, #52]	@ (8000448 <MX_GPIO_Init+0x58>)
 8000414:	f043 0304 	orr.w	r3, r3, #4
 8000418:	6193      	str	r3, [r2, #24]
 800041a:	4b0b      	ldr	r3, [pc, #44]	@ (8000448 <MX_GPIO_Init+0x58>)
 800041c:	699b      	ldr	r3, [r3, #24]
 800041e:	f003 0304 	and.w	r3, r3, #4
 8000422:	60bb      	str	r3, [r7, #8]
 8000424:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000426:	4b08      	ldr	r3, [pc, #32]	@ (8000448 <MX_GPIO_Init+0x58>)
 8000428:	699b      	ldr	r3, [r3, #24]
 800042a:	4a07      	ldr	r2, [pc, #28]	@ (8000448 <MX_GPIO_Init+0x58>)
 800042c:	f043 0308 	orr.w	r3, r3, #8
 8000430:	6193      	str	r3, [r2, #24]
 8000432:	4b05      	ldr	r3, [pc, #20]	@ (8000448 <MX_GPIO_Init+0x58>)
 8000434:	699b      	ldr	r3, [r3, #24]
 8000436:	f003 0308 	and.w	r3, r3, #8
 800043a:	607b      	str	r3, [r7, #4]
 800043c:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800043e:	bf00      	nop
 8000440:	3714      	adds	r7, #20
 8000442:	46bd      	mov	sp, r7
 8000444:	bc80      	pop	{r7}
 8000446:	4770      	bx	lr
 8000448:	40021000 	.word	0x40021000

0800044c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8000454:	1d39      	adds	r1, r7, #4
 8000456:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800045a:	2201      	movs	r2, #1
 800045c:	4803      	ldr	r0, [pc, #12]	@ (800046c <__io_putchar+0x20>)
 800045e:	f001 fa1b 	bl	8001898 <HAL_UART_Transmit>

  return ch;
 8000462:	687b      	ldr	r3, [r7, #4]
}
 8000464:	4618      	mov	r0, r3
 8000466:	3708      	adds	r7, #8
 8000468:	46bd      	mov	sp, r7
 800046a:	bd80      	pop	{r7, pc}
 800046c:	2000038c 	.word	0x2000038c

08000470 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000478:	2001      	movs	r0, #1
 800047a:	f001 fc4b 	bl	8001d14 <osDelay>
 800047e:	e7fb      	b.n	8000478 <StartDefaultTask+0x8>

08000480 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000484:	b672      	cpsid	i
}
 8000486:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000488:	bf00      	nop
 800048a:	e7fd      	b.n	8000488 <Error_Handler+0x8>

0800048c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b084      	sub	sp, #16
 8000490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000492:	4b18      	ldr	r3, [pc, #96]	@ (80004f4 <HAL_MspInit+0x68>)
 8000494:	699b      	ldr	r3, [r3, #24]
 8000496:	4a17      	ldr	r2, [pc, #92]	@ (80004f4 <HAL_MspInit+0x68>)
 8000498:	f043 0301 	orr.w	r3, r3, #1
 800049c:	6193      	str	r3, [r2, #24]
 800049e:	4b15      	ldr	r3, [pc, #84]	@ (80004f4 <HAL_MspInit+0x68>)
 80004a0:	699b      	ldr	r3, [r3, #24]
 80004a2:	f003 0301 	and.w	r3, r3, #1
 80004a6:	60bb      	str	r3, [r7, #8]
 80004a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004aa:	4b12      	ldr	r3, [pc, #72]	@ (80004f4 <HAL_MspInit+0x68>)
 80004ac:	69db      	ldr	r3, [r3, #28]
 80004ae:	4a11      	ldr	r2, [pc, #68]	@ (80004f4 <HAL_MspInit+0x68>)
 80004b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004b4:	61d3      	str	r3, [r2, #28]
 80004b6:	4b0f      	ldr	r3, [pc, #60]	@ (80004f4 <HAL_MspInit+0x68>)
 80004b8:	69db      	ldr	r3, [r3, #28]
 80004ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004be:	607b      	str	r3, [r7, #4]
 80004c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80004c2:	2200      	movs	r2, #0
 80004c4:	210f      	movs	r1, #15
 80004c6:	f06f 0001 	mvn.w	r0, #1
 80004ca:	f000 fb54 	bl	8000b76 <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80004ce:	4b0a      	ldr	r3, [pc, #40]	@ (80004f8 <HAL_MspInit+0x6c>)
 80004d0:	685b      	ldr	r3, [r3, #4]
 80004d2:	60fb      	str	r3, [r7, #12]
 80004d4:	68fb      	ldr	r3, [r7, #12]
 80004d6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80004da:	60fb      	str	r3, [r7, #12]
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80004e2:	60fb      	str	r3, [r7, #12]
 80004e4:	4a04      	ldr	r2, [pc, #16]	@ (80004f8 <HAL_MspInit+0x6c>)
 80004e6:	68fb      	ldr	r3, [r7, #12]
 80004e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ea:	bf00      	nop
 80004ec:	3710      	adds	r7, #16
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	40021000 	.word	0x40021000
 80004f8:	40010000 	.word	0x40010000

080004fc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b08a      	sub	sp, #40	@ 0x28
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000504:	f107 0318 	add.w	r3, r7, #24
 8000508:	2200      	movs	r2, #0
 800050a:	601a      	str	r2, [r3, #0]
 800050c:	605a      	str	r2, [r3, #4]
 800050e:	609a      	str	r2, [r3, #8]
 8000510:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	4a37      	ldr	r2, [pc, #220]	@ (80005f4 <HAL_SPI_MspInit+0xf8>)
 8000518:	4293      	cmp	r3, r2
 800051a:	d130      	bne.n	800057e <HAL_SPI_MspInit+0x82>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800051c:	4b36      	ldr	r3, [pc, #216]	@ (80005f8 <HAL_SPI_MspInit+0xfc>)
 800051e:	699b      	ldr	r3, [r3, #24]
 8000520:	4a35      	ldr	r2, [pc, #212]	@ (80005f8 <HAL_SPI_MspInit+0xfc>)
 8000522:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000526:	6193      	str	r3, [r2, #24]
 8000528:	4b33      	ldr	r3, [pc, #204]	@ (80005f8 <HAL_SPI_MspInit+0xfc>)
 800052a:	699b      	ldr	r3, [r3, #24]
 800052c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000530:	617b      	str	r3, [r7, #20]
 8000532:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000534:	4b30      	ldr	r3, [pc, #192]	@ (80005f8 <HAL_SPI_MspInit+0xfc>)
 8000536:	699b      	ldr	r3, [r3, #24]
 8000538:	4a2f      	ldr	r2, [pc, #188]	@ (80005f8 <HAL_SPI_MspInit+0xfc>)
 800053a:	f043 0304 	orr.w	r3, r3, #4
 800053e:	6193      	str	r3, [r2, #24]
 8000540:	4b2d      	ldr	r3, [pc, #180]	@ (80005f8 <HAL_SPI_MspInit+0xfc>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	f003 0304 	and.w	r3, r3, #4
 8000548:	613b      	str	r3, [r7, #16]
 800054a:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800054c:	23a0      	movs	r3, #160	@ 0xa0
 800054e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000550:	2302      	movs	r3, #2
 8000552:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000554:	2303      	movs	r3, #3
 8000556:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000558:	f107 0318 	add.w	r3, r7, #24
 800055c:	4619      	mov	r1, r3
 800055e:	4827      	ldr	r0, [pc, #156]	@ (80005fc <HAL_SPI_MspInit+0x100>)
 8000560:	f000 fb32 	bl	8000bc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000564:	2340      	movs	r3, #64	@ 0x40
 8000566:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000568:	2300      	movs	r3, #0
 800056a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800056c:	2300      	movs	r3, #0
 800056e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000570:	f107 0318 	add.w	r3, r7, #24
 8000574:	4619      	mov	r1, r3
 8000576:	4821      	ldr	r0, [pc, #132]	@ (80005fc <HAL_SPI_MspInit+0x100>)
 8000578:	f000 fb26 	bl	8000bc8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 800057c:	e036      	b.n	80005ec <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	4a1f      	ldr	r2, [pc, #124]	@ (8000600 <HAL_SPI_MspInit+0x104>)
 8000584:	4293      	cmp	r3, r2
 8000586:	d131      	bne.n	80005ec <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000588:	4b1b      	ldr	r3, [pc, #108]	@ (80005f8 <HAL_SPI_MspInit+0xfc>)
 800058a:	69db      	ldr	r3, [r3, #28]
 800058c:	4a1a      	ldr	r2, [pc, #104]	@ (80005f8 <HAL_SPI_MspInit+0xfc>)
 800058e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000592:	61d3      	str	r3, [r2, #28]
 8000594:	4b18      	ldr	r3, [pc, #96]	@ (80005f8 <HAL_SPI_MspInit+0xfc>)
 8000596:	69db      	ldr	r3, [r3, #28]
 8000598:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800059c:	60fb      	str	r3, [r7, #12]
 800059e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005a0:	4b15      	ldr	r3, [pc, #84]	@ (80005f8 <HAL_SPI_MspInit+0xfc>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	4a14      	ldr	r2, [pc, #80]	@ (80005f8 <HAL_SPI_MspInit+0xfc>)
 80005a6:	f043 0308 	orr.w	r3, r3, #8
 80005aa:	6193      	str	r3, [r2, #24]
 80005ac:	4b12      	ldr	r3, [pc, #72]	@ (80005f8 <HAL_SPI_MspInit+0xfc>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	f003 0308 	and.w	r3, r3, #8
 80005b4:	60bb      	str	r3, [r7, #8]
 80005b6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80005b8:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80005bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005be:	2302      	movs	r3, #2
 80005c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005c2:	2303      	movs	r3, #3
 80005c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005c6:	f107 0318 	add.w	r3, r7, #24
 80005ca:	4619      	mov	r1, r3
 80005cc:	480d      	ldr	r0, [pc, #52]	@ (8000604 <HAL_SPI_MspInit+0x108>)
 80005ce:	f000 fafb 	bl	8000bc8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80005d2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80005d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005d8:	2300      	movs	r3, #0
 80005da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005dc:	2300      	movs	r3, #0
 80005de:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005e0:	f107 0318 	add.w	r3, r7, #24
 80005e4:	4619      	mov	r1, r3
 80005e6:	4807      	ldr	r0, [pc, #28]	@ (8000604 <HAL_SPI_MspInit+0x108>)
 80005e8:	f000 faee 	bl	8000bc8 <HAL_GPIO_Init>
}
 80005ec:	bf00      	nop
 80005ee:	3728      	adds	r7, #40	@ 0x28
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40013000 	.word	0x40013000
 80005f8:	40021000 	.word	0x40021000
 80005fc:	40010800 	.word	0x40010800
 8000600:	40003800 	.word	0x40003800
 8000604:	40010c00 	.word	0x40010c00

08000608 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b08a      	sub	sp, #40	@ 0x28
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000610:	f107 0318 	add.w	r3, r7, #24
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4a37      	ldr	r2, [pc, #220]	@ (8000700 <HAL_UART_MspInit+0xf8>)
 8000624:	4293      	cmp	r3, r2
 8000626:	d132      	bne.n	800068e <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000628:	4b36      	ldr	r3, [pc, #216]	@ (8000704 <HAL_UART_MspInit+0xfc>)
 800062a:	699b      	ldr	r3, [r3, #24]
 800062c:	4a35      	ldr	r2, [pc, #212]	@ (8000704 <HAL_UART_MspInit+0xfc>)
 800062e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000632:	6193      	str	r3, [r2, #24]
 8000634:	4b33      	ldr	r3, [pc, #204]	@ (8000704 <HAL_UART_MspInit+0xfc>)
 8000636:	699b      	ldr	r3, [r3, #24]
 8000638:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800063c:	617b      	str	r3, [r7, #20]
 800063e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000640:	4b30      	ldr	r3, [pc, #192]	@ (8000704 <HAL_UART_MspInit+0xfc>)
 8000642:	699b      	ldr	r3, [r3, #24]
 8000644:	4a2f      	ldr	r2, [pc, #188]	@ (8000704 <HAL_UART_MspInit+0xfc>)
 8000646:	f043 0304 	orr.w	r3, r3, #4
 800064a:	6193      	str	r3, [r2, #24]
 800064c:	4b2d      	ldr	r3, [pc, #180]	@ (8000704 <HAL_UART_MspInit+0xfc>)
 800064e:	699b      	ldr	r3, [r3, #24]
 8000650:	f003 0304 	and.w	r3, r3, #4
 8000654:	613b      	str	r3, [r7, #16]
 8000656:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000658:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800065c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800065e:	2302      	movs	r3, #2
 8000660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000662:	2303      	movs	r3, #3
 8000664:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000666:	f107 0318 	add.w	r3, r7, #24
 800066a:	4619      	mov	r1, r3
 800066c:	4826      	ldr	r0, [pc, #152]	@ (8000708 <HAL_UART_MspInit+0x100>)
 800066e:	f000 faab 	bl	8000bc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000672:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000676:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000678:	2300      	movs	r3, #0
 800067a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067c:	2300      	movs	r3, #0
 800067e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000680:	f107 0318 	add.w	r3, r7, #24
 8000684:	4619      	mov	r1, r3
 8000686:	4820      	ldr	r0, [pc, #128]	@ (8000708 <HAL_UART_MspInit+0x100>)
 8000688:	f000 fa9e 	bl	8000bc8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800068c:	e034      	b.n	80006f8 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4a1e      	ldr	r2, [pc, #120]	@ (800070c <HAL_UART_MspInit+0x104>)
 8000694:	4293      	cmp	r3, r2
 8000696:	d12f      	bne.n	80006f8 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000698:	4b1a      	ldr	r3, [pc, #104]	@ (8000704 <HAL_UART_MspInit+0xfc>)
 800069a:	69db      	ldr	r3, [r3, #28]
 800069c:	4a19      	ldr	r2, [pc, #100]	@ (8000704 <HAL_UART_MspInit+0xfc>)
 800069e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006a2:	61d3      	str	r3, [r2, #28]
 80006a4:	4b17      	ldr	r3, [pc, #92]	@ (8000704 <HAL_UART_MspInit+0xfc>)
 80006a6:	69db      	ldr	r3, [r3, #28]
 80006a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006ac:	60fb      	str	r3, [r7, #12]
 80006ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b0:	4b14      	ldr	r3, [pc, #80]	@ (8000704 <HAL_UART_MspInit+0xfc>)
 80006b2:	699b      	ldr	r3, [r3, #24]
 80006b4:	4a13      	ldr	r2, [pc, #76]	@ (8000704 <HAL_UART_MspInit+0xfc>)
 80006b6:	f043 0304 	orr.w	r3, r3, #4
 80006ba:	6193      	str	r3, [r2, #24]
 80006bc:	4b11      	ldr	r3, [pc, #68]	@ (8000704 <HAL_UART_MspInit+0xfc>)
 80006be:	699b      	ldr	r3, [r3, #24]
 80006c0:	f003 0304 	and.w	r3, r3, #4
 80006c4:	60bb      	str	r3, [r7, #8]
 80006c6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80006c8:	2304      	movs	r3, #4
 80006ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006cc:	2302      	movs	r3, #2
 80006ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006d0:	2303      	movs	r3, #3
 80006d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d4:	f107 0318 	add.w	r3, r7, #24
 80006d8:	4619      	mov	r1, r3
 80006da:	480b      	ldr	r0, [pc, #44]	@ (8000708 <HAL_UART_MspInit+0x100>)
 80006dc:	f000 fa74 	bl	8000bc8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006e0:	2308      	movs	r3, #8
 80006e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006e4:	2300      	movs	r3, #0
 80006e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e8:	2300      	movs	r3, #0
 80006ea:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ec:	f107 0318 	add.w	r3, r7, #24
 80006f0:	4619      	mov	r1, r3
 80006f2:	4805      	ldr	r0, [pc, #20]	@ (8000708 <HAL_UART_MspInit+0x100>)
 80006f4:	f000 fa68 	bl	8000bc8 <HAL_GPIO_Init>
}
 80006f8:	bf00      	nop
 80006fa:	3728      	adds	r7, #40	@ 0x28
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	40013800 	.word	0x40013800
 8000704:	40021000 	.word	0x40021000
 8000708:	40010800 	.word	0x40010800
 800070c:	40004400 	.word	0x40004400

08000710 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000714:	bf00      	nop
 8000716:	e7fd      	b.n	8000714 <NMI_Handler+0x4>

08000718 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800071c:	bf00      	nop
 800071e:	e7fd      	b.n	800071c <HardFault_Handler+0x4>

08000720 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000724:	bf00      	nop
 8000726:	e7fd      	b.n	8000724 <MemManage_Handler+0x4>

08000728 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800072c:	bf00      	nop
 800072e:	e7fd      	b.n	800072c <BusFault_Handler+0x4>

08000730 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <UsageFault_Handler+0x4>

08000738 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800073c:	bf00      	nop
 800073e:	46bd      	mov	sp, r7
 8000740:	bc80      	pop	{r7}
 8000742:	4770      	bx	lr

08000744 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000748:	f000 f91a 	bl	8000980 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800074c:	f002 f86c 	bl	8002828 <xTaskGetSchedulerState>
 8000750:	4603      	mov	r3, r0
 8000752:	2b01      	cmp	r3, #1
 8000754:	d001      	beq.n	800075a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000756:	f002 fa57 	bl	8002c08 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800075a:	bf00      	nop
 800075c:	bd80      	pop	{r7, pc}

0800075e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800075e:	b580      	push	{r7, lr}
 8000760:	b086      	sub	sp, #24
 8000762:	af00      	add	r7, sp, #0
 8000764:	60f8      	str	r0, [r7, #12]
 8000766:	60b9      	str	r1, [r7, #8]
 8000768:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]
 800076e:	e00a      	b.n	8000786 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000770:	f3af 8000 	nop.w
 8000774:	4601      	mov	r1, r0
 8000776:	68bb      	ldr	r3, [r7, #8]
 8000778:	1c5a      	adds	r2, r3, #1
 800077a:	60ba      	str	r2, [r7, #8]
 800077c:	b2ca      	uxtb	r2, r1
 800077e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	3301      	adds	r3, #1
 8000784:	617b      	str	r3, [r7, #20]
 8000786:	697a      	ldr	r2, [r7, #20]
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	429a      	cmp	r2, r3
 800078c:	dbf0      	blt.n	8000770 <_read+0x12>
  }

  return len;
 800078e:	687b      	ldr	r3, [r7, #4]
}
 8000790:	4618      	mov	r0, r3
 8000792:	3718      	adds	r7, #24
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}

08000798 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b086      	sub	sp, #24
 800079c:	af00      	add	r7, sp, #0
 800079e:	60f8      	str	r0, [r7, #12]
 80007a0:	60b9      	str	r1, [r7, #8]
 80007a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007a4:	2300      	movs	r3, #0
 80007a6:	617b      	str	r3, [r7, #20]
 80007a8:	e009      	b.n	80007be <_write+0x26>
  {
    __io_putchar(*ptr++);
 80007aa:	68bb      	ldr	r3, [r7, #8]
 80007ac:	1c5a      	adds	r2, r3, #1
 80007ae:	60ba      	str	r2, [r7, #8]
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	4618      	mov	r0, r3
 80007b4:	f7ff fe4a 	bl	800044c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	3301      	adds	r3, #1
 80007bc:	617b      	str	r3, [r7, #20]
 80007be:	697a      	ldr	r2, [r7, #20]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	429a      	cmp	r2, r3
 80007c4:	dbf1      	blt.n	80007aa <_write+0x12>
  }
  return len;
 80007c6:	687b      	ldr	r3, [r7, #4]
}
 80007c8:	4618      	mov	r0, r3
 80007ca:	3718      	adds	r7, #24
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}

080007d0 <_close>:

int _close(int file)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80007d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80007dc:	4618      	mov	r0, r3
 80007de:	370c      	adds	r7, #12
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bc80      	pop	{r7}
 80007e4:	4770      	bx	lr

080007e6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80007e6:	b480      	push	{r7}
 80007e8:	b083      	sub	sp, #12
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	6078      	str	r0, [r7, #4]
 80007ee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80007f6:	605a      	str	r2, [r3, #4]
  return 0;
 80007f8:	2300      	movs	r3, #0
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	370c      	adds	r7, #12
 80007fe:	46bd      	mov	sp, r7
 8000800:	bc80      	pop	{r7}
 8000802:	4770      	bx	lr

08000804 <_isatty>:

int _isatty(int file)
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800080c:	2301      	movs	r3, #1
}
 800080e:	4618      	mov	r0, r3
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	bc80      	pop	{r7}
 8000816:	4770      	bx	lr

08000818 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000818:	b480      	push	{r7}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	60f8      	str	r0, [r7, #12]
 8000820:	60b9      	str	r1, [r7, #8]
 8000822:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000824:	2300      	movs	r3, #0
}
 8000826:	4618      	mov	r0, r3
 8000828:	3714      	adds	r7, #20
 800082a:	46bd      	mov	sp, r7
 800082c:	bc80      	pop	{r7}
 800082e:	4770      	bx	lr

08000830 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b086      	sub	sp, #24
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000838:	4a14      	ldr	r2, [pc, #80]	@ (800088c <_sbrk+0x5c>)
 800083a:	4b15      	ldr	r3, [pc, #84]	@ (8000890 <_sbrk+0x60>)
 800083c:	1ad3      	subs	r3, r2, r3
 800083e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000844:	4b13      	ldr	r3, [pc, #76]	@ (8000894 <_sbrk+0x64>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d102      	bne.n	8000852 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800084c:	4b11      	ldr	r3, [pc, #68]	@ (8000894 <_sbrk+0x64>)
 800084e:	4a12      	ldr	r2, [pc, #72]	@ (8000898 <_sbrk+0x68>)
 8000850:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000852:	4b10      	ldr	r3, [pc, #64]	@ (8000894 <_sbrk+0x64>)
 8000854:	681a      	ldr	r2, [r3, #0]
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4413      	add	r3, r2
 800085a:	693a      	ldr	r2, [r7, #16]
 800085c:	429a      	cmp	r2, r3
 800085e:	d207      	bcs.n	8000870 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000860:	f002 fe48 	bl	80034f4 <__errno>
 8000864:	4603      	mov	r3, r0
 8000866:	220c      	movs	r2, #12
 8000868:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800086a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800086e:	e009      	b.n	8000884 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000870:	4b08      	ldr	r3, [pc, #32]	@ (8000894 <_sbrk+0x64>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000876:	4b07      	ldr	r3, [pc, #28]	@ (8000894 <_sbrk+0x64>)
 8000878:	681a      	ldr	r2, [r3, #0]
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	4413      	add	r3, r2
 800087e:	4a05      	ldr	r2, [pc, #20]	@ (8000894 <_sbrk+0x64>)
 8000880:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000882:	68fb      	ldr	r3, [r7, #12]
}
 8000884:	4618      	mov	r0, r3
 8000886:	3718      	adds	r7, #24
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	20005000 	.word	0x20005000
 8000890:	00000400 	.word	0x00000400
 8000894:	20000420 	.word	0x20000420
 8000898:	200012c8 	.word	0x200012c8

0800089c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008a0:	bf00      	nop
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bc80      	pop	{r7}
 80008a6:	4770      	bx	lr

080008a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008a8:	f7ff fff8 	bl	800089c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008ac:	480b      	ldr	r0, [pc, #44]	@ (80008dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80008ae:	490c      	ldr	r1, [pc, #48]	@ (80008e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80008b0:	4a0c      	ldr	r2, [pc, #48]	@ (80008e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80008b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008b4:	e002      	b.n	80008bc <LoopCopyDataInit>

080008b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ba:	3304      	adds	r3, #4

080008bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008c0:	d3f9      	bcc.n	80008b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008c2:	4a09      	ldr	r2, [pc, #36]	@ (80008e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80008c4:	4c09      	ldr	r4, [pc, #36]	@ (80008ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008c8:	e001      	b.n	80008ce <LoopFillZerobss>

080008ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008cc:	3204      	adds	r2, #4

080008ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008d0:	d3fb      	bcc.n	80008ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008d2:	f002 fe15 	bl	8003500 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008d6:	f7ff fc53 	bl	8000180 <main>
  bx lr
 80008da:	4770      	bx	lr
  ldr r0, =_sdata
 80008dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008e0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80008e4:	08003a3c 	.word	0x08003a3c
  ldr r2, =_sbss
 80008e8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80008ec:	200012c8 	.word	0x200012c8

080008f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008f0:	e7fe      	b.n	80008f0 <ADC1_2_IRQHandler>
	...

080008f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008f8:	4b08      	ldr	r3, [pc, #32]	@ (800091c <HAL_Init+0x28>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a07      	ldr	r2, [pc, #28]	@ (800091c <HAL_Init+0x28>)
 80008fe:	f043 0310 	orr.w	r3, r3, #16
 8000902:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000904:	2003      	movs	r0, #3
 8000906:	f000 f92b 	bl	8000b60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800090a:	200f      	movs	r0, #15
 800090c:	f000 f808 	bl	8000920 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000910:	f7ff fdbc 	bl	800048c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000914:	2300      	movs	r3, #0
}
 8000916:	4618      	mov	r0, r3
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	40022000 	.word	0x40022000

08000920 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000928:	4b12      	ldr	r3, [pc, #72]	@ (8000974 <HAL_InitTick+0x54>)
 800092a:	681a      	ldr	r2, [r3, #0]
 800092c:	4b12      	ldr	r3, [pc, #72]	@ (8000978 <HAL_InitTick+0x58>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	4619      	mov	r1, r3
 8000932:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000936:	fbb3 f3f1 	udiv	r3, r3, r1
 800093a:	fbb2 f3f3 	udiv	r3, r2, r3
 800093e:	4618      	mov	r0, r3
 8000940:	f000 f935 	bl	8000bae <HAL_SYSTICK_Config>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800094a:	2301      	movs	r3, #1
 800094c:	e00e      	b.n	800096c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	2b0f      	cmp	r3, #15
 8000952:	d80a      	bhi.n	800096a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000954:	2200      	movs	r2, #0
 8000956:	6879      	ldr	r1, [r7, #4]
 8000958:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800095c:	f000 f90b 	bl	8000b76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000960:	4a06      	ldr	r2, [pc, #24]	@ (800097c <HAL_InitTick+0x5c>)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000966:	2300      	movs	r3, #0
 8000968:	e000      	b.n	800096c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800096a:	2301      	movs	r3, #1
}
 800096c:	4618      	mov	r0, r3
 800096e:	3708      	adds	r7, #8
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	20000000 	.word	0x20000000
 8000978:	20000008 	.word	0x20000008
 800097c:	20000004 	.word	0x20000004

08000980 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000984:	4b05      	ldr	r3, [pc, #20]	@ (800099c <HAL_IncTick+0x1c>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	461a      	mov	r2, r3
 800098a:	4b05      	ldr	r3, [pc, #20]	@ (80009a0 <HAL_IncTick+0x20>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4413      	add	r3, r2
 8000990:	4a03      	ldr	r2, [pc, #12]	@ (80009a0 <HAL_IncTick+0x20>)
 8000992:	6013      	str	r3, [r2, #0]
}
 8000994:	bf00      	nop
 8000996:	46bd      	mov	sp, r7
 8000998:	bc80      	pop	{r7}
 800099a:	4770      	bx	lr
 800099c:	20000008 	.word	0x20000008
 80009a0:	20000424 	.word	0x20000424

080009a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  return uwTick;
 80009a8:	4b02      	ldr	r3, [pc, #8]	@ (80009b4 <HAL_GetTick+0x10>)
 80009aa:	681b      	ldr	r3, [r3, #0]
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bc80      	pop	{r7}
 80009b2:	4770      	bx	lr
 80009b4:	20000424 	.word	0x20000424

080009b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009c0:	f7ff fff0 	bl	80009a4 <HAL_GetTick>
 80009c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80009d0:	d005      	beq.n	80009de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009d2:	4b0a      	ldr	r3, [pc, #40]	@ (80009fc <HAL_Delay+0x44>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	461a      	mov	r2, r3
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	4413      	add	r3, r2
 80009dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009de:	bf00      	nop
 80009e0:	f7ff ffe0 	bl	80009a4 <HAL_GetTick>
 80009e4:	4602      	mov	r2, r0
 80009e6:	68bb      	ldr	r3, [r7, #8]
 80009e8:	1ad3      	subs	r3, r2, r3
 80009ea:	68fa      	ldr	r2, [r7, #12]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	d8f7      	bhi.n	80009e0 <HAL_Delay+0x28>
  {
  }
}
 80009f0:	bf00      	nop
 80009f2:	bf00      	nop
 80009f4:	3710      	adds	r7, #16
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	20000008 	.word	0x20000008

08000a00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b085      	sub	sp, #20
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	f003 0307 	and.w	r3, r3, #7
 8000a0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a10:	4b0c      	ldr	r3, [pc, #48]	@ (8000a44 <__NVIC_SetPriorityGrouping+0x44>)
 8000a12:	68db      	ldr	r3, [r3, #12]
 8000a14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a16:	68ba      	ldr	r2, [r7, #8]
 8000a18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a24:	68bb      	ldr	r3, [r7, #8]
 8000a26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a32:	4a04      	ldr	r2, [pc, #16]	@ (8000a44 <__NVIC_SetPriorityGrouping+0x44>)
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	60d3      	str	r3, [r2, #12]
}
 8000a38:	bf00      	nop
 8000a3a:	3714      	adds	r7, #20
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bc80      	pop	{r7}
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	e000ed00 	.word	0xe000ed00

08000a48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a4c:	4b04      	ldr	r3, [pc, #16]	@ (8000a60 <__NVIC_GetPriorityGrouping+0x18>)
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	0a1b      	lsrs	r3, r3, #8
 8000a52:	f003 0307 	and.w	r3, r3, #7
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bc80      	pop	{r7}
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	e000ed00 	.word	0xe000ed00

08000a64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	6039      	str	r1, [r7, #0]
 8000a6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	db0a      	blt.n	8000a8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	b2da      	uxtb	r2, r3
 8000a7c:	490c      	ldr	r1, [pc, #48]	@ (8000ab0 <__NVIC_SetPriority+0x4c>)
 8000a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a82:	0112      	lsls	r2, r2, #4
 8000a84:	b2d2      	uxtb	r2, r2
 8000a86:	440b      	add	r3, r1
 8000a88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a8c:	e00a      	b.n	8000aa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	b2da      	uxtb	r2, r3
 8000a92:	4908      	ldr	r1, [pc, #32]	@ (8000ab4 <__NVIC_SetPriority+0x50>)
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	f003 030f 	and.w	r3, r3, #15
 8000a9a:	3b04      	subs	r3, #4
 8000a9c:	0112      	lsls	r2, r2, #4
 8000a9e:	b2d2      	uxtb	r2, r2
 8000aa0:	440b      	add	r3, r1
 8000aa2:	761a      	strb	r2, [r3, #24]
}
 8000aa4:	bf00      	nop
 8000aa6:	370c      	adds	r7, #12
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bc80      	pop	{r7}
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	e000e100 	.word	0xe000e100
 8000ab4:	e000ed00 	.word	0xe000ed00

08000ab8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b089      	sub	sp, #36	@ 0x24
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	60f8      	str	r0, [r7, #12]
 8000ac0:	60b9      	str	r1, [r7, #8]
 8000ac2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	f003 0307 	and.w	r3, r3, #7
 8000aca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000acc:	69fb      	ldr	r3, [r7, #28]
 8000ace:	f1c3 0307 	rsb	r3, r3, #7
 8000ad2:	2b04      	cmp	r3, #4
 8000ad4:	bf28      	it	cs
 8000ad6:	2304      	movcs	r3, #4
 8000ad8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ada:	69fb      	ldr	r3, [r7, #28]
 8000adc:	3304      	adds	r3, #4
 8000ade:	2b06      	cmp	r3, #6
 8000ae0:	d902      	bls.n	8000ae8 <NVIC_EncodePriority+0x30>
 8000ae2:	69fb      	ldr	r3, [r7, #28]
 8000ae4:	3b03      	subs	r3, #3
 8000ae6:	e000      	b.n	8000aea <NVIC_EncodePriority+0x32>
 8000ae8:	2300      	movs	r3, #0
 8000aea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000af0:	69bb      	ldr	r3, [r7, #24]
 8000af2:	fa02 f303 	lsl.w	r3, r2, r3
 8000af6:	43da      	mvns	r2, r3
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	401a      	ands	r2, r3
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b00:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	fa01 f303 	lsl.w	r3, r1, r3
 8000b0a:	43d9      	mvns	r1, r3
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b10:	4313      	orrs	r3, r2
         );
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3724      	adds	r7, #36	@ 0x24
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bc80      	pop	{r7}
 8000b1a:	4770      	bx	lr

08000b1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	3b01      	subs	r3, #1
 8000b28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b2c:	d301      	bcc.n	8000b32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b2e:	2301      	movs	r3, #1
 8000b30:	e00f      	b.n	8000b52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b32:	4a0a      	ldr	r2, [pc, #40]	@ (8000b5c <SysTick_Config+0x40>)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	3b01      	subs	r3, #1
 8000b38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b3a:	210f      	movs	r1, #15
 8000b3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b40:	f7ff ff90 	bl	8000a64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b44:	4b05      	ldr	r3, [pc, #20]	@ (8000b5c <SysTick_Config+0x40>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b4a:	4b04      	ldr	r3, [pc, #16]	@ (8000b5c <SysTick_Config+0x40>)
 8000b4c:	2207      	movs	r2, #7
 8000b4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b50:	2300      	movs	r3, #0
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	e000e010 	.word	0xe000e010

08000b60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b68:	6878      	ldr	r0, [r7, #4]
 8000b6a:	f7ff ff49 	bl	8000a00 <__NVIC_SetPriorityGrouping>
}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b086      	sub	sp, #24
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	60b9      	str	r1, [r7, #8]
 8000b80:	607a      	str	r2, [r7, #4]
 8000b82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b84:	2300      	movs	r3, #0
 8000b86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b88:	f7ff ff5e 	bl	8000a48 <__NVIC_GetPriorityGrouping>
 8000b8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b8e:	687a      	ldr	r2, [r7, #4]
 8000b90:	68b9      	ldr	r1, [r7, #8]
 8000b92:	6978      	ldr	r0, [r7, #20]
 8000b94:	f7ff ff90 	bl	8000ab8 <NVIC_EncodePriority>
 8000b98:	4602      	mov	r2, r0
 8000b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b9e:	4611      	mov	r1, r2
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff ff5f 	bl	8000a64 <__NVIC_SetPriority>
}
 8000ba6:	bf00      	nop
 8000ba8:	3718      	adds	r7, #24
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}

08000bae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	b082      	sub	sp, #8
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bb6:	6878      	ldr	r0, [r7, #4]
 8000bb8:	f7ff ffb0 	bl	8000b1c <SysTick_Config>
 8000bbc:	4603      	mov	r3, r0
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3708      	adds	r7, #8
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
	...

08000bc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b08b      	sub	sp, #44	@ 0x2c
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bda:	e169      	b.n	8000eb0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bdc:	2201      	movs	r2, #1
 8000bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000be0:	fa02 f303 	lsl.w	r3, r2, r3
 8000be4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	69fa      	ldr	r2, [r7, #28]
 8000bec:	4013      	ands	r3, r2
 8000bee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000bf0:	69ba      	ldr	r2, [r7, #24]
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	f040 8158 	bne.w	8000eaa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	4a9a      	ldr	r2, [pc, #616]	@ (8000e68 <HAL_GPIO_Init+0x2a0>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d05e      	beq.n	8000cc2 <HAL_GPIO_Init+0xfa>
 8000c04:	4a98      	ldr	r2, [pc, #608]	@ (8000e68 <HAL_GPIO_Init+0x2a0>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d875      	bhi.n	8000cf6 <HAL_GPIO_Init+0x12e>
 8000c0a:	4a98      	ldr	r2, [pc, #608]	@ (8000e6c <HAL_GPIO_Init+0x2a4>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d058      	beq.n	8000cc2 <HAL_GPIO_Init+0xfa>
 8000c10:	4a96      	ldr	r2, [pc, #600]	@ (8000e6c <HAL_GPIO_Init+0x2a4>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d86f      	bhi.n	8000cf6 <HAL_GPIO_Init+0x12e>
 8000c16:	4a96      	ldr	r2, [pc, #600]	@ (8000e70 <HAL_GPIO_Init+0x2a8>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d052      	beq.n	8000cc2 <HAL_GPIO_Init+0xfa>
 8000c1c:	4a94      	ldr	r2, [pc, #592]	@ (8000e70 <HAL_GPIO_Init+0x2a8>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d869      	bhi.n	8000cf6 <HAL_GPIO_Init+0x12e>
 8000c22:	4a94      	ldr	r2, [pc, #592]	@ (8000e74 <HAL_GPIO_Init+0x2ac>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d04c      	beq.n	8000cc2 <HAL_GPIO_Init+0xfa>
 8000c28:	4a92      	ldr	r2, [pc, #584]	@ (8000e74 <HAL_GPIO_Init+0x2ac>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d863      	bhi.n	8000cf6 <HAL_GPIO_Init+0x12e>
 8000c2e:	4a92      	ldr	r2, [pc, #584]	@ (8000e78 <HAL_GPIO_Init+0x2b0>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d046      	beq.n	8000cc2 <HAL_GPIO_Init+0xfa>
 8000c34:	4a90      	ldr	r2, [pc, #576]	@ (8000e78 <HAL_GPIO_Init+0x2b0>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d85d      	bhi.n	8000cf6 <HAL_GPIO_Init+0x12e>
 8000c3a:	2b12      	cmp	r3, #18
 8000c3c:	d82a      	bhi.n	8000c94 <HAL_GPIO_Init+0xcc>
 8000c3e:	2b12      	cmp	r3, #18
 8000c40:	d859      	bhi.n	8000cf6 <HAL_GPIO_Init+0x12e>
 8000c42:	a201      	add	r2, pc, #4	@ (adr r2, 8000c48 <HAL_GPIO_Init+0x80>)
 8000c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c48:	08000cc3 	.word	0x08000cc3
 8000c4c:	08000c9d 	.word	0x08000c9d
 8000c50:	08000caf 	.word	0x08000caf
 8000c54:	08000cf1 	.word	0x08000cf1
 8000c58:	08000cf7 	.word	0x08000cf7
 8000c5c:	08000cf7 	.word	0x08000cf7
 8000c60:	08000cf7 	.word	0x08000cf7
 8000c64:	08000cf7 	.word	0x08000cf7
 8000c68:	08000cf7 	.word	0x08000cf7
 8000c6c:	08000cf7 	.word	0x08000cf7
 8000c70:	08000cf7 	.word	0x08000cf7
 8000c74:	08000cf7 	.word	0x08000cf7
 8000c78:	08000cf7 	.word	0x08000cf7
 8000c7c:	08000cf7 	.word	0x08000cf7
 8000c80:	08000cf7 	.word	0x08000cf7
 8000c84:	08000cf7 	.word	0x08000cf7
 8000c88:	08000cf7 	.word	0x08000cf7
 8000c8c:	08000ca5 	.word	0x08000ca5
 8000c90:	08000cb9 	.word	0x08000cb9
 8000c94:	4a79      	ldr	r2, [pc, #484]	@ (8000e7c <HAL_GPIO_Init+0x2b4>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d013      	beq.n	8000cc2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c9a:	e02c      	b.n	8000cf6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	623b      	str	r3, [r7, #32]
          break;
 8000ca2:	e029      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	68db      	ldr	r3, [r3, #12]
 8000ca8:	3304      	adds	r3, #4
 8000caa:	623b      	str	r3, [r7, #32]
          break;
 8000cac:	e024      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	68db      	ldr	r3, [r3, #12]
 8000cb2:	3308      	adds	r3, #8
 8000cb4:	623b      	str	r3, [r7, #32]
          break;
 8000cb6:	e01f      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	68db      	ldr	r3, [r3, #12]
 8000cbc:	330c      	adds	r3, #12
 8000cbe:	623b      	str	r3, [r7, #32]
          break;
 8000cc0:	e01a      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	689b      	ldr	r3, [r3, #8]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d102      	bne.n	8000cd0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cca:	2304      	movs	r3, #4
 8000ccc:	623b      	str	r3, [r7, #32]
          break;
 8000cce:	e013      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d105      	bne.n	8000ce4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cd8:	2308      	movs	r3, #8
 8000cda:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	69fa      	ldr	r2, [r7, #28]
 8000ce0:	611a      	str	r2, [r3, #16]
          break;
 8000ce2:	e009      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ce4:	2308      	movs	r3, #8
 8000ce6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	69fa      	ldr	r2, [r7, #28]
 8000cec:	615a      	str	r2, [r3, #20]
          break;
 8000cee:	e003      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	623b      	str	r3, [r7, #32]
          break;
 8000cf4:	e000      	b.n	8000cf8 <HAL_GPIO_Init+0x130>
          break;
 8000cf6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000cf8:	69bb      	ldr	r3, [r7, #24]
 8000cfa:	2bff      	cmp	r3, #255	@ 0xff
 8000cfc:	d801      	bhi.n	8000d02 <HAL_GPIO_Init+0x13a>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	e001      	b.n	8000d06 <HAL_GPIO_Init+0x13e>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	3304      	adds	r3, #4
 8000d06:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d08:	69bb      	ldr	r3, [r7, #24]
 8000d0a:	2bff      	cmp	r3, #255	@ 0xff
 8000d0c:	d802      	bhi.n	8000d14 <HAL_GPIO_Init+0x14c>
 8000d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d10:	009b      	lsls	r3, r3, #2
 8000d12:	e002      	b.n	8000d1a <HAL_GPIO_Init+0x152>
 8000d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d16:	3b08      	subs	r3, #8
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	210f      	movs	r1, #15
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	fa01 f303 	lsl.w	r3, r1, r3
 8000d28:	43db      	mvns	r3, r3
 8000d2a:	401a      	ands	r2, r3
 8000d2c:	6a39      	ldr	r1, [r7, #32]
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	fa01 f303 	lsl.w	r3, r1, r3
 8000d34:	431a      	orrs	r2, r3
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d48:	4b4d      	ldr	r3, [pc, #308]	@ (8000e80 <HAL_GPIO_Init+0x2b8>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	4a4c      	ldr	r2, [pc, #304]	@ (8000e80 <HAL_GPIO_Init+0x2b8>)
 8000d4e:	f043 0301 	orr.w	r3, r3, #1
 8000d52:	6193      	str	r3, [r2, #24]
 8000d54:	4b4a      	ldr	r3, [pc, #296]	@ (8000e80 <HAL_GPIO_Init+0x2b8>)
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	f003 0301 	and.w	r3, r3, #1
 8000d5c:	60bb      	str	r3, [r7, #8]
 8000d5e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d60:	4a48      	ldr	r2, [pc, #288]	@ (8000e84 <HAL_GPIO_Init+0x2bc>)
 8000d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d64:	089b      	lsrs	r3, r3, #2
 8000d66:	3302      	adds	r3, #2
 8000d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d6c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d70:	f003 0303 	and.w	r3, r3, #3
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	220f      	movs	r2, #15
 8000d78:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7c:	43db      	mvns	r3, r3
 8000d7e:	68fa      	ldr	r2, [r7, #12]
 8000d80:	4013      	ands	r3, r2
 8000d82:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	4a40      	ldr	r2, [pc, #256]	@ (8000e88 <HAL_GPIO_Init+0x2c0>)
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d013      	beq.n	8000db4 <HAL_GPIO_Init+0x1ec>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	4a3f      	ldr	r2, [pc, #252]	@ (8000e8c <HAL_GPIO_Init+0x2c4>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d00d      	beq.n	8000db0 <HAL_GPIO_Init+0x1e8>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4a3e      	ldr	r2, [pc, #248]	@ (8000e90 <HAL_GPIO_Init+0x2c8>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d007      	beq.n	8000dac <HAL_GPIO_Init+0x1e4>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	4a3d      	ldr	r2, [pc, #244]	@ (8000e94 <HAL_GPIO_Init+0x2cc>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d101      	bne.n	8000da8 <HAL_GPIO_Init+0x1e0>
 8000da4:	2303      	movs	r3, #3
 8000da6:	e006      	b.n	8000db6 <HAL_GPIO_Init+0x1ee>
 8000da8:	2304      	movs	r3, #4
 8000daa:	e004      	b.n	8000db6 <HAL_GPIO_Init+0x1ee>
 8000dac:	2302      	movs	r3, #2
 8000dae:	e002      	b.n	8000db6 <HAL_GPIO_Init+0x1ee>
 8000db0:	2301      	movs	r3, #1
 8000db2:	e000      	b.n	8000db6 <HAL_GPIO_Init+0x1ee>
 8000db4:	2300      	movs	r3, #0
 8000db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000db8:	f002 0203 	and.w	r2, r2, #3
 8000dbc:	0092      	lsls	r2, r2, #2
 8000dbe:	4093      	lsls	r3, r2
 8000dc0:	68fa      	ldr	r2, [r7, #12]
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000dc6:	492f      	ldr	r1, [pc, #188]	@ (8000e84 <HAL_GPIO_Init+0x2bc>)
 8000dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dca:	089b      	lsrs	r3, r3, #2
 8000dcc:	3302      	adds	r3, #2
 8000dce:	68fa      	ldr	r2, [r7, #12]
 8000dd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d006      	beq.n	8000dee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000de0:	4b2d      	ldr	r3, [pc, #180]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000de2:	689a      	ldr	r2, [r3, #8]
 8000de4:	492c      	ldr	r1, [pc, #176]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000de6:	69bb      	ldr	r3, [r7, #24]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	608b      	str	r3, [r1, #8]
 8000dec:	e006      	b.n	8000dfc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000dee:	4b2a      	ldr	r3, [pc, #168]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000df0:	689a      	ldr	r2, [r3, #8]
 8000df2:	69bb      	ldr	r3, [r7, #24]
 8000df4:	43db      	mvns	r3, r3
 8000df6:	4928      	ldr	r1, [pc, #160]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000df8:	4013      	ands	r3, r2
 8000dfa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d006      	beq.n	8000e16 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e08:	4b23      	ldr	r3, [pc, #140]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e0a:	68da      	ldr	r2, [r3, #12]
 8000e0c:	4922      	ldr	r1, [pc, #136]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e0e:	69bb      	ldr	r3, [r7, #24]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	60cb      	str	r3, [r1, #12]
 8000e14:	e006      	b.n	8000e24 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e16:	4b20      	ldr	r3, [pc, #128]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e18:	68da      	ldr	r2, [r3, #12]
 8000e1a:	69bb      	ldr	r3, [r7, #24]
 8000e1c:	43db      	mvns	r3, r3
 8000e1e:	491e      	ldr	r1, [pc, #120]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e20:	4013      	ands	r3, r2
 8000e22:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d006      	beq.n	8000e3e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e30:	4b19      	ldr	r3, [pc, #100]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e32:	685a      	ldr	r2, [r3, #4]
 8000e34:	4918      	ldr	r1, [pc, #96]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	604b      	str	r3, [r1, #4]
 8000e3c:	e006      	b.n	8000e4c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e3e:	4b16      	ldr	r3, [pc, #88]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e40:	685a      	ldr	r2, [r3, #4]
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	43db      	mvns	r3, r3
 8000e46:	4914      	ldr	r1, [pc, #80]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e48:	4013      	ands	r3, r2
 8000e4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d021      	beq.n	8000e9c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e58:	4b0f      	ldr	r3, [pc, #60]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	490e      	ldr	r1, [pc, #56]	@ (8000e98 <HAL_GPIO_Init+0x2d0>)
 8000e5e:	69bb      	ldr	r3, [r7, #24]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	600b      	str	r3, [r1, #0]
 8000e64:	e021      	b.n	8000eaa <HAL_GPIO_Init+0x2e2>
 8000e66:	bf00      	nop
 8000e68:	10320000 	.word	0x10320000
 8000e6c:	10310000 	.word	0x10310000
 8000e70:	10220000 	.word	0x10220000
 8000e74:	10210000 	.word	0x10210000
 8000e78:	10120000 	.word	0x10120000
 8000e7c:	10110000 	.word	0x10110000
 8000e80:	40021000 	.word	0x40021000
 8000e84:	40010000 	.word	0x40010000
 8000e88:	40010800 	.word	0x40010800
 8000e8c:	40010c00 	.word	0x40010c00
 8000e90:	40011000 	.word	0x40011000
 8000e94:	40011400 	.word	0x40011400
 8000e98:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000ecc <HAL_GPIO_Init+0x304>)
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	69bb      	ldr	r3, [r7, #24]
 8000ea2:	43db      	mvns	r3, r3
 8000ea4:	4909      	ldr	r1, [pc, #36]	@ (8000ecc <HAL_GPIO_Init+0x304>)
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eac:	3301      	adds	r3, #1
 8000eae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eb6:	fa22 f303 	lsr.w	r3, r2, r3
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	f47f ae8e 	bne.w	8000bdc <HAL_GPIO_Init+0x14>
  }
}
 8000ec0:	bf00      	nop
 8000ec2:	bf00      	nop
 8000ec4:	372c      	adds	r7, #44	@ 0x2c
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bc80      	pop	{r7}
 8000eca:	4770      	bx	lr
 8000ecc:	40010400 	.word	0x40010400

08000ed0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d101      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e272      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f003 0301 	and.w	r3, r3, #1
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	f000 8087 	beq.w	8000ffe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ef0:	4b92      	ldr	r3, [pc, #584]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f003 030c 	and.w	r3, r3, #12
 8000ef8:	2b04      	cmp	r3, #4
 8000efa:	d00c      	beq.n	8000f16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000efc:	4b8f      	ldr	r3, [pc, #572]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f003 030c 	and.w	r3, r3, #12
 8000f04:	2b08      	cmp	r3, #8
 8000f06:	d112      	bne.n	8000f2e <HAL_RCC_OscConfig+0x5e>
 8000f08:	4b8c      	ldr	r3, [pc, #560]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f14:	d10b      	bne.n	8000f2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f16:	4b89      	ldr	r3, [pc, #548]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d06c      	beq.n	8000ffc <HAL_RCC_OscConfig+0x12c>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d168      	bne.n	8000ffc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e24c      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f36:	d106      	bne.n	8000f46 <HAL_RCC_OscConfig+0x76>
 8000f38:	4b80      	ldr	r3, [pc, #512]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a7f      	ldr	r2, [pc, #508]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f42:	6013      	str	r3, [r2, #0]
 8000f44:	e02e      	b.n	8000fa4 <HAL_RCC_OscConfig+0xd4>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d10c      	bne.n	8000f68 <HAL_RCC_OscConfig+0x98>
 8000f4e:	4b7b      	ldr	r3, [pc, #492]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a7a      	ldr	r2, [pc, #488]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f58:	6013      	str	r3, [r2, #0]
 8000f5a:	4b78      	ldr	r3, [pc, #480]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4a77      	ldr	r2, [pc, #476]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f64:	6013      	str	r3, [r2, #0]
 8000f66:	e01d      	b.n	8000fa4 <HAL_RCC_OscConfig+0xd4>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000f70:	d10c      	bne.n	8000f8c <HAL_RCC_OscConfig+0xbc>
 8000f72:	4b72      	ldr	r3, [pc, #456]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a71      	ldr	r2, [pc, #452]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f7c:	6013      	str	r3, [r2, #0]
 8000f7e:	4b6f      	ldr	r3, [pc, #444]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a6e      	ldr	r2, [pc, #440]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f88:	6013      	str	r3, [r2, #0]
 8000f8a:	e00b      	b.n	8000fa4 <HAL_RCC_OscConfig+0xd4>
 8000f8c:	4b6b      	ldr	r3, [pc, #428]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a6a      	ldr	r2, [pc, #424]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f96:	6013      	str	r3, [r2, #0]
 8000f98:	4b68      	ldr	r3, [pc, #416]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a67      	ldr	r2, [pc, #412]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000f9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000fa2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d013      	beq.n	8000fd4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fac:	f7ff fcfa 	bl	80009a4 <HAL_GetTick>
 8000fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fb2:	e008      	b.n	8000fc6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fb4:	f7ff fcf6 	bl	80009a4 <HAL_GetTick>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	2b64      	cmp	r3, #100	@ 0x64
 8000fc0:	d901      	bls.n	8000fc6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	e200      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fc6:	4b5d      	ldr	r3, [pc, #372]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d0f0      	beq.n	8000fb4 <HAL_RCC_OscConfig+0xe4>
 8000fd2:	e014      	b.n	8000ffe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd4:	f7ff fce6 	bl	80009a4 <HAL_GetTick>
 8000fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fda:	e008      	b.n	8000fee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fdc:	f7ff fce2 	bl	80009a4 <HAL_GetTick>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	2b64      	cmp	r3, #100	@ 0x64
 8000fe8:	d901      	bls.n	8000fee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000fea:	2303      	movs	r3, #3
 8000fec:	e1ec      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fee:	4b53      	ldr	r3, [pc, #332]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d1f0      	bne.n	8000fdc <HAL_RCC_OscConfig+0x10c>
 8000ffa:	e000      	b.n	8000ffe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ffc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	2b00      	cmp	r3, #0
 8001008:	d063      	beq.n	80010d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800100a:	4b4c      	ldr	r3, [pc, #304]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	f003 030c 	and.w	r3, r3, #12
 8001012:	2b00      	cmp	r3, #0
 8001014:	d00b      	beq.n	800102e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001016:	4b49      	ldr	r3, [pc, #292]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f003 030c 	and.w	r3, r3, #12
 800101e:	2b08      	cmp	r3, #8
 8001020:	d11c      	bne.n	800105c <HAL_RCC_OscConfig+0x18c>
 8001022:	4b46      	ldr	r3, [pc, #280]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d116      	bne.n	800105c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800102e:	4b43      	ldr	r3, [pc, #268]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	2b00      	cmp	r3, #0
 8001038:	d005      	beq.n	8001046 <HAL_RCC_OscConfig+0x176>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	691b      	ldr	r3, [r3, #16]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d001      	beq.n	8001046 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	e1c0      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001046:	4b3d      	ldr	r3, [pc, #244]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	695b      	ldr	r3, [r3, #20]
 8001052:	00db      	lsls	r3, r3, #3
 8001054:	4939      	ldr	r1, [pc, #228]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8001056:	4313      	orrs	r3, r2
 8001058:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800105a:	e03a      	b.n	80010d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	691b      	ldr	r3, [r3, #16]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d020      	beq.n	80010a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001064:	4b36      	ldr	r3, [pc, #216]	@ (8001140 <HAL_RCC_OscConfig+0x270>)
 8001066:	2201      	movs	r2, #1
 8001068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106a:	f7ff fc9b 	bl	80009a4 <HAL_GetTick>
 800106e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001070:	e008      	b.n	8001084 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001072:	f7ff fc97 	bl	80009a4 <HAL_GetTick>
 8001076:	4602      	mov	r2, r0
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	2b02      	cmp	r3, #2
 800107e:	d901      	bls.n	8001084 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001080:	2303      	movs	r3, #3
 8001082:	e1a1      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001084:	4b2d      	ldr	r3, [pc, #180]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 0302 	and.w	r3, r3, #2
 800108c:	2b00      	cmp	r3, #0
 800108e:	d0f0      	beq.n	8001072 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001090:	4b2a      	ldr	r3, [pc, #168]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	695b      	ldr	r3, [r3, #20]
 800109c:	00db      	lsls	r3, r3, #3
 800109e:	4927      	ldr	r1, [pc, #156]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 80010a0:	4313      	orrs	r3, r2
 80010a2:	600b      	str	r3, [r1, #0]
 80010a4:	e015      	b.n	80010d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010a6:	4b26      	ldr	r3, [pc, #152]	@ (8001140 <HAL_RCC_OscConfig+0x270>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ac:	f7ff fc7a 	bl	80009a4 <HAL_GetTick>
 80010b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010b2:	e008      	b.n	80010c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010b4:	f7ff fc76 	bl	80009a4 <HAL_GetTick>
 80010b8:	4602      	mov	r2, r0
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d901      	bls.n	80010c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80010c2:	2303      	movs	r3, #3
 80010c4:	e180      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010c6:	4b1d      	ldr	r3, [pc, #116]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f003 0302 	and.w	r3, r3, #2
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d1f0      	bne.n	80010b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 0308 	and.w	r3, r3, #8
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d03a      	beq.n	8001154 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	699b      	ldr	r3, [r3, #24]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d019      	beq.n	800111a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010e6:	4b17      	ldr	r3, [pc, #92]	@ (8001144 <HAL_RCC_OscConfig+0x274>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ec:	f7ff fc5a 	bl	80009a4 <HAL_GetTick>
 80010f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010f2:	e008      	b.n	8001106 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010f4:	f7ff fc56 	bl	80009a4 <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d901      	bls.n	8001106 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001102:	2303      	movs	r3, #3
 8001104:	e160      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001106:	4b0d      	ldr	r3, [pc, #52]	@ (800113c <HAL_RCC_OscConfig+0x26c>)
 8001108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800110a:	f003 0302 	and.w	r3, r3, #2
 800110e:	2b00      	cmp	r3, #0
 8001110:	d0f0      	beq.n	80010f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001112:	2001      	movs	r0, #1
 8001114:	f000 face 	bl	80016b4 <RCC_Delay>
 8001118:	e01c      	b.n	8001154 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800111a:	4b0a      	ldr	r3, [pc, #40]	@ (8001144 <HAL_RCC_OscConfig+0x274>)
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001120:	f7ff fc40 	bl	80009a4 <HAL_GetTick>
 8001124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001126:	e00f      	b.n	8001148 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001128:	f7ff fc3c 	bl	80009a4 <HAL_GetTick>
 800112c:	4602      	mov	r2, r0
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b02      	cmp	r3, #2
 8001134:	d908      	bls.n	8001148 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e146      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
 800113a:	bf00      	nop
 800113c:	40021000 	.word	0x40021000
 8001140:	42420000 	.word	0x42420000
 8001144:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001148:	4b92      	ldr	r3, [pc, #584]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 800114a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800114c:	f003 0302 	and.w	r3, r3, #2
 8001150:	2b00      	cmp	r3, #0
 8001152:	d1e9      	bne.n	8001128 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0304 	and.w	r3, r3, #4
 800115c:	2b00      	cmp	r3, #0
 800115e:	f000 80a6 	beq.w	80012ae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001162:	2300      	movs	r3, #0
 8001164:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001166:	4b8b      	ldr	r3, [pc, #556]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 8001168:	69db      	ldr	r3, [r3, #28]
 800116a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d10d      	bne.n	800118e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001172:	4b88      	ldr	r3, [pc, #544]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 8001174:	69db      	ldr	r3, [r3, #28]
 8001176:	4a87      	ldr	r2, [pc, #540]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 8001178:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800117c:	61d3      	str	r3, [r2, #28]
 800117e:	4b85      	ldr	r3, [pc, #532]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001186:	60bb      	str	r3, [r7, #8]
 8001188:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800118a:	2301      	movs	r3, #1
 800118c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800118e:	4b82      	ldr	r3, [pc, #520]	@ (8001398 <HAL_RCC_OscConfig+0x4c8>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001196:	2b00      	cmp	r3, #0
 8001198:	d118      	bne.n	80011cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800119a:	4b7f      	ldr	r3, [pc, #508]	@ (8001398 <HAL_RCC_OscConfig+0x4c8>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a7e      	ldr	r2, [pc, #504]	@ (8001398 <HAL_RCC_OscConfig+0x4c8>)
 80011a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011a6:	f7ff fbfd 	bl	80009a4 <HAL_GetTick>
 80011aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ac:	e008      	b.n	80011c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011ae:	f7ff fbf9 	bl	80009a4 <HAL_GetTick>
 80011b2:	4602      	mov	r2, r0
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	2b64      	cmp	r3, #100	@ 0x64
 80011ba:	d901      	bls.n	80011c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80011bc:	2303      	movs	r3, #3
 80011be:	e103      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011c0:	4b75      	ldr	r3, [pc, #468]	@ (8001398 <HAL_RCC_OscConfig+0x4c8>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d0f0      	beq.n	80011ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d106      	bne.n	80011e2 <HAL_RCC_OscConfig+0x312>
 80011d4:	4b6f      	ldr	r3, [pc, #444]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 80011d6:	6a1b      	ldr	r3, [r3, #32]
 80011d8:	4a6e      	ldr	r2, [pc, #440]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 80011da:	f043 0301 	orr.w	r3, r3, #1
 80011de:	6213      	str	r3, [r2, #32]
 80011e0:	e02d      	b.n	800123e <HAL_RCC_OscConfig+0x36e>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	68db      	ldr	r3, [r3, #12]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d10c      	bne.n	8001204 <HAL_RCC_OscConfig+0x334>
 80011ea:	4b6a      	ldr	r3, [pc, #424]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 80011ec:	6a1b      	ldr	r3, [r3, #32]
 80011ee:	4a69      	ldr	r2, [pc, #420]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 80011f0:	f023 0301 	bic.w	r3, r3, #1
 80011f4:	6213      	str	r3, [r2, #32]
 80011f6:	4b67      	ldr	r3, [pc, #412]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 80011f8:	6a1b      	ldr	r3, [r3, #32]
 80011fa:	4a66      	ldr	r2, [pc, #408]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 80011fc:	f023 0304 	bic.w	r3, r3, #4
 8001200:	6213      	str	r3, [r2, #32]
 8001202:	e01c      	b.n	800123e <HAL_RCC_OscConfig+0x36e>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	2b05      	cmp	r3, #5
 800120a:	d10c      	bne.n	8001226 <HAL_RCC_OscConfig+0x356>
 800120c:	4b61      	ldr	r3, [pc, #388]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 800120e:	6a1b      	ldr	r3, [r3, #32]
 8001210:	4a60      	ldr	r2, [pc, #384]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	6213      	str	r3, [r2, #32]
 8001218:	4b5e      	ldr	r3, [pc, #376]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 800121a:	6a1b      	ldr	r3, [r3, #32]
 800121c:	4a5d      	ldr	r2, [pc, #372]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 800121e:	f043 0301 	orr.w	r3, r3, #1
 8001222:	6213      	str	r3, [r2, #32]
 8001224:	e00b      	b.n	800123e <HAL_RCC_OscConfig+0x36e>
 8001226:	4b5b      	ldr	r3, [pc, #364]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 8001228:	6a1b      	ldr	r3, [r3, #32]
 800122a:	4a5a      	ldr	r2, [pc, #360]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 800122c:	f023 0301 	bic.w	r3, r3, #1
 8001230:	6213      	str	r3, [r2, #32]
 8001232:	4b58      	ldr	r3, [pc, #352]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 8001234:	6a1b      	ldr	r3, [r3, #32]
 8001236:	4a57      	ldr	r2, [pc, #348]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 8001238:	f023 0304 	bic.w	r3, r3, #4
 800123c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	68db      	ldr	r3, [r3, #12]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d015      	beq.n	8001272 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001246:	f7ff fbad 	bl	80009a4 <HAL_GetTick>
 800124a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800124c:	e00a      	b.n	8001264 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800124e:	f7ff fba9 	bl	80009a4 <HAL_GetTick>
 8001252:	4602      	mov	r2, r0
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	f241 3288 	movw	r2, #5000	@ 0x1388
 800125c:	4293      	cmp	r3, r2
 800125e:	d901      	bls.n	8001264 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001260:	2303      	movs	r3, #3
 8001262:	e0b1      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001264:	4b4b      	ldr	r3, [pc, #300]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 8001266:	6a1b      	ldr	r3, [r3, #32]
 8001268:	f003 0302 	and.w	r3, r3, #2
 800126c:	2b00      	cmp	r3, #0
 800126e:	d0ee      	beq.n	800124e <HAL_RCC_OscConfig+0x37e>
 8001270:	e014      	b.n	800129c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001272:	f7ff fb97 	bl	80009a4 <HAL_GetTick>
 8001276:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001278:	e00a      	b.n	8001290 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800127a:	f7ff fb93 	bl	80009a4 <HAL_GetTick>
 800127e:	4602      	mov	r2, r0
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001288:	4293      	cmp	r3, r2
 800128a:	d901      	bls.n	8001290 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e09b      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001290:	4b40      	ldr	r3, [pc, #256]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 8001292:	6a1b      	ldr	r3, [r3, #32]
 8001294:	f003 0302 	and.w	r3, r3, #2
 8001298:	2b00      	cmp	r3, #0
 800129a:	d1ee      	bne.n	800127a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800129c:	7dfb      	ldrb	r3, [r7, #23]
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d105      	bne.n	80012ae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012a2:	4b3c      	ldr	r3, [pc, #240]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	4a3b      	ldr	r2, [pc, #236]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 80012a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80012ac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	f000 8087 	beq.w	80013c6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012b8:	4b36      	ldr	r3, [pc, #216]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f003 030c 	and.w	r3, r3, #12
 80012c0:	2b08      	cmp	r3, #8
 80012c2:	d061      	beq.n	8001388 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	69db      	ldr	r3, [r3, #28]
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	d146      	bne.n	800135a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012cc:	4b33      	ldr	r3, [pc, #204]	@ (800139c <HAL_RCC_OscConfig+0x4cc>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d2:	f7ff fb67 	bl	80009a4 <HAL_GetTick>
 80012d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012d8:	e008      	b.n	80012ec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012da:	f7ff fb63 	bl	80009a4 <HAL_GetTick>
 80012de:	4602      	mov	r2, r0
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	d901      	bls.n	80012ec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80012e8:	2303      	movs	r3, #3
 80012ea:	e06d      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012ec:	4b29      	ldr	r3, [pc, #164]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d1f0      	bne.n	80012da <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6a1b      	ldr	r3, [r3, #32]
 80012fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001300:	d108      	bne.n	8001314 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001302:	4b24      	ldr	r3, [pc, #144]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	4921      	ldr	r1, [pc, #132]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 8001310:	4313      	orrs	r3, r2
 8001312:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001314:	4b1f      	ldr	r3, [pc, #124]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6a19      	ldr	r1, [r3, #32]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001324:	430b      	orrs	r3, r1
 8001326:	491b      	ldr	r1, [pc, #108]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 8001328:	4313      	orrs	r3, r2
 800132a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800132c:	4b1b      	ldr	r3, [pc, #108]	@ (800139c <HAL_RCC_OscConfig+0x4cc>)
 800132e:	2201      	movs	r2, #1
 8001330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001332:	f7ff fb37 	bl	80009a4 <HAL_GetTick>
 8001336:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001338:	e008      	b.n	800134c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800133a:	f7ff fb33 	bl	80009a4 <HAL_GetTick>
 800133e:	4602      	mov	r2, r0
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	2b02      	cmp	r3, #2
 8001346:	d901      	bls.n	800134c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001348:	2303      	movs	r3, #3
 800134a:	e03d      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800134c:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0f0      	beq.n	800133a <HAL_RCC_OscConfig+0x46a>
 8001358:	e035      	b.n	80013c6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800135a:	4b10      	ldr	r3, [pc, #64]	@ (800139c <HAL_RCC_OscConfig+0x4cc>)
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001360:	f7ff fb20 	bl	80009a4 <HAL_GetTick>
 8001364:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001366:	e008      	b.n	800137a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001368:	f7ff fb1c 	bl	80009a4 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b02      	cmp	r3, #2
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e026      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800137a:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <HAL_RCC_OscConfig+0x4c4>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1f0      	bne.n	8001368 <HAL_RCC_OscConfig+0x498>
 8001386:	e01e      	b.n	80013c6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	69db      	ldr	r3, [r3, #28]
 800138c:	2b01      	cmp	r3, #1
 800138e:	d107      	bne.n	80013a0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	e019      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
 8001394:	40021000 	.word	0x40021000
 8001398:	40007000 	.word	0x40007000
 800139c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80013a0:	4b0b      	ldr	r3, [pc, #44]	@ (80013d0 <HAL_RCC_OscConfig+0x500>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a1b      	ldr	r3, [r3, #32]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d106      	bne.n	80013c2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013be:	429a      	cmp	r2, r3
 80013c0:	d001      	beq.n	80013c6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e000      	b.n	80013c8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80013c6:	2300      	movs	r3, #0
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3718      	adds	r7, #24
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40021000 	.word	0x40021000

080013d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d101      	bne.n	80013e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e0d0      	b.n	800158a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013e8:	4b6a      	ldr	r3, [pc, #424]	@ (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 0307 	and.w	r3, r3, #7
 80013f0:	683a      	ldr	r2, [r7, #0]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d910      	bls.n	8001418 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013f6:	4b67      	ldr	r3, [pc, #412]	@ (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f023 0207 	bic.w	r2, r3, #7
 80013fe:	4965      	ldr	r1, [pc, #404]	@ (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	4313      	orrs	r3, r2
 8001404:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001406:	4b63      	ldr	r3, [pc, #396]	@ (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0307 	and.w	r3, r3, #7
 800140e:	683a      	ldr	r2, [r7, #0]
 8001410:	429a      	cmp	r2, r3
 8001412:	d001      	beq.n	8001418 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e0b8      	b.n	800158a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 0302 	and.w	r3, r3, #2
 8001420:	2b00      	cmp	r3, #0
 8001422:	d020      	beq.n	8001466 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 0304 	and.w	r3, r3, #4
 800142c:	2b00      	cmp	r3, #0
 800142e:	d005      	beq.n	800143c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001430:	4b59      	ldr	r3, [pc, #356]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	4a58      	ldr	r2, [pc, #352]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 8001436:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800143a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0308 	and.w	r3, r3, #8
 8001444:	2b00      	cmp	r3, #0
 8001446:	d005      	beq.n	8001454 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001448:	4b53      	ldr	r3, [pc, #332]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	4a52      	ldr	r2, [pc, #328]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 800144e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001452:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001454:	4b50      	ldr	r3, [pc, #320]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	494d      	ldr	r1, [pc, #308]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 8001462:	4313      	orrs	r3, r2
 8001464:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	2b00      	cmp	r3, #0
 8001470:	d040      	beq.n	80014f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d107      	bne.n	800148a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800147a:	4b47      	ldr	r3, [pc, #284]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d115      	bne.n	80014b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e07f      	b.n	800158a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	2b02      	cmp	r3, #2
 8001490:	d107      	bne.n	80014a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001492:	4b41      	ldr	r3, [pc, #260]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d109      	bne.n	80014b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e073      	b.n	800158a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014a2:	4b3d      	ldr	r3, [pc, #244]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d101      	bne.n	80014b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e06b      	b.n	800158a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014b2:	4b39      	ldr	r3, [pc, #228]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f023 0203 	bic.w	r2, r3, #3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	4936      	ldr	r1, [pc, #216]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 80014c0:	4313      	orrs	r3, r2
 80014c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014c4:	f7ff fa6e 	bl	80009a4 <HAL_GetTick>
 80014c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ca:	e00a      	b.n	80014e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014cc:	f7ff fa6a 	bl	80009a4 <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014da:	4293      	cmp	r3, r2
 80014dc:	d901      	bls.n	80014e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e053      	b.n	800158a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f003 020c 	and.w	r2, r3, #12
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d1eb      	bne.n	80014cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014f4:	4b27      	ldr	r3, [pc, #156]	@ (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0307 	and.w	r3, r3, #7
 80014fc:	683a      	ldr	r2, [r7, #0]
 80014fe:	429a      	cmp	r2, r3
 8001500:	d210      	bcs.n	8001524 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001502:	4b24      	ldr	r3, [pc, #144]	@ (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f023 0207 	bic.w	r2, r3, #7
 800150a:	4922      	ldr	r1, [pc, #136]	@ (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	4313      	orrs	r3, r2
 8001510:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001512:	4b20      	ldr	r3, [pc, #128]	@ (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0307 	and.w	r3, r3, #7
 800151a:	683a      	ldr	r2, [r7, #0]
 800151c:	429a      	cmp	r2, r3
 800151e:	d001      	beq.n	8001524 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001520:	2301      	movs	r3, #1
 8001522:	e032      	b.n	800158a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f003 0304 	and.w	r3, r3, #4
 800152c:	2b00      	cmp	r3, #0
 800152e:	d008      	beq.n	8001542 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001530:	4b19      	ldr	r3, [pc, #100]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	4916      	ldr	r1, [pc, #88]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 800153e:	4313      	orrs	r3, r2
 8001540:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0308 	and.w	r3, r3, #8
 800154a:	2b00      	cmp	r3, #0
 800154c:	d009      	beq.n	8001562 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800154e:	4b12      	ldr	r3, [pc, #72]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	691b      	ldr	r3, [r3, #16]
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	490e      	ldr	r1, [pc, #56]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 800155e:	4313      	orrs	r3, r2
 8001560:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001562:	f000 f821 	bl	80015a8 <HAL_RCC_GetSysClockFreq>
 8001566:	4602      	mov	r2, r0
 8001568:	4b0b      	ldr	r3, [pc, #44]	@ (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	091b      	lsrs	r3, r3, #4
 800156e:	f003 030f 	and.w	r3, r3, #15
 8001572:	490a      	ldr	r1, [pc, #40]	@ (800159c <HAL_RCC_ClockConfig+0x1c8>)
 8001574:	5ccb      	ldrb	r3, [r1, r3]
 8001576:	fa22 f303 	lsr.w	r3, r2, r3
 800157a:	4a09      	ldr	r2, [pc, #36]	@ (80015a0 <HAL_RCC_ClockConfig+0x1cc>)
 800157c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800157e:	4b09      	ldr	r3, [pc, #36]	@ (80015a4 <HAL_RCC_ClockConfig+0x1d0>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff f9cc 	bl	8000920 <HAL_InitTick>

  return HAL_OK;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40022000 	.word	0x40022000
 8001598:	40021000 	.word	0x40021000
 800159c:	08003a08 	.word	0x08003a08
 80015a0:	20000000 	.word	0x20000000
 80015a4:	20000004 	.word	0x20000004

080015a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b087      	sub	sp, #28
 80015ac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015ae:	2300      	movs	r3, #0
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	2300      	movs	r3, #0
 80015b4:	60bb      	str	r3, [r7, #8]
 80015b6:	2300      	movs	r3, #0
 80015b8:	617b      	str	r3, [r7, #20]
 80015ba:	2300      	movs	r3, #0
 80015bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80015be:	2300      	movs	r3, #0
 80015c0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80015c2:	4b1e      	ldr	r3, [pc, #120]	@ (800163c <HAL_RCC_GetSysClockFreq+0x94>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f003 030c 	and.w	r3, r3, #12
 80015ce:	2b04      	cmp	r3, #4
 80015d0:	d002      	beq.n	80015d8 <HAL_RCC_GetSysClockFreq+0x30>
 80015d2:	2b08      	cmp	r3, #8
 80015d4:	d003      	beq.n	80015de <HAL_RCC_GetSysClockFreq+0x36>
 80015d6:	e027      	b.n	8001628 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015d8:	4b19      	ldr	r3, [pc, #100]	@ (8001640 <HAL_RCC_GetSysClockFreq+0x98>)
 80015da:	613b      	str	r3, [r7, #16]
      break;
 80015dc:	e027      	b.n	800162e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	0c9b      	lsrs	r3, r3, #18
 80015e2:	f003 030f 	and.w	r3, r3, #15
 80015e6:	4a17      	ldr	r2, [pc, #92]	@ (8001644 <HAL_RCC_GetSysClockFreq+0x9c>)
 80015e8:	5cd3      	ldrb	r3, [r2, r3]
 80015ea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d010      	beq.n	8001618 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80015f6:	4b11      	ldr	r3, [pc, #68]	@ (800163c <HAL_RCC_GetSysClockFreq+0x94>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	0c5b      	lsrs	r3, r3, #17
 80015fc:	f003 0301 	and.w	r3, r3, #1
 8001600:	4a11      	ldr	r2, [pc, #68]	@ (8001648 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001602:	5cd3      	ldrb	r3, [r2, r3]
 8001604:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4a0d      	ldr	r2, [pc, #52]	@ (8001640 <HAL_RCC_GetSysClockFreq+0x98>)
 800160a:	fb03 f202 	mul.w	r2, r3, r2
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	fbb2 f3f3 	udiv	r3, r2, r3
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	e004      	b.n	8001622 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4a0c      	ldr	r2, [pc, #48]	@ (800164c <HAL_RCC_GetSysClockFreq+0xa4>)
 800161c:	fb02 f303 	mul.w	r3, r2, r3
 8001620:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	613b      	str	r3, [r7, #16]
      break;
 8001626:	e002      	b.n	800162e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001628:	4b05      	ldr	r3, [pc, #20]	@ (8001640 <HAL_RCC_GetSysClockFreq+0x98>)
 800162a:	613b      	str	r3, [r7, #16]
      break;
 800162c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800162e:	693b      	ldr	r3, [r7, #16]
}
 8001630:	4618      	mov	r0, r3
 8001632:	371c      	adds	r7, #28
 8001634:	46bd      	mov	sp, r7
 8001636:	bc80      	pop	{r7}
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	40021000 	.word	0x40021000
 8001640:	007a1200 	.word	0x007a1200
 8001644:	08003a20 	.word	0x08003a20
 8001648:	08003a30 	.word	0x08003a30
 800164c:	003d0900 	.word	0x003d0900

08001650 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001654:	4b02      	ldr	r3, [pc, #8]	@ (8001660 <HAL_RCC_GetHCLKFreq+0x10>)
 8001656:	681b      	ldr	r3, [r3, #0]
}
 8001658:	4618      	mov	r0, r3
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr
 8001660:	20000000 	.word	0x20000000

08001664 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001668:	f7ff fff2 	bl	8001650 <HAL_RCC_GetHCLKFreq>
 800166c:	4602      	mov	r2, r0
 800166e:	4b05      	ldr	r3, [pc, #20]	@ (8001684 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	0a1b      	lsrs	r3, r3, #8
 8001674:	f003 0307 	and.w	r3, r3, #7
 8001678:	4903      	ldr	r1, [pc, #12]	@ (8001688 <HAL_RCC_GetPCLK1Freq+0x24>)
 800167a:	5ccb      	ldrb	r3, [r1, r3]
 800167c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001680:	4618      	mov	r0, r3
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40021000 	.word	0x40021000
 8001688:	08003a18 	.word	0x08003a18

0800168c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001690:	f7ff ffde 	bl	8001650 <HAL_RCC_GetHCLKFreq>
 8001694:	4602      	mov	r2, r0
 8001696:	4b05      	ldr	r3, [pc, #20]	@ (80016ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	0adb      	lsrs	r3, r3, #11
 800169c:	f003 0307 	and.w	r3, r3, #7
 80016a0:	4903      	ldr	r1, [pc, #12]	@ (80016b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80016a2:	5ccb      	ldrb	r3, [r1, r3]
 80016a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40021000 	.word	0x40021000
 80016b0:	08003a18 	.word	0x08003a18

080016b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016bc:	4b0a      	ldr	r3, [pc, #40]	@ (80016e8 <RCC_Delay+0x34>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a0a      	ldr	r2, [pc, #40]	@ (80016ec <RCC_Delay+0x38>)
 80016c2:	fba2 2303 	umull	r2, r3, r2, r3
 80016c6:	0a5b      	lsrs	r3, r3, #9
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	fb02 f303 	mul.w	r3, r2, r3
 80016ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80016d0:	bf00      	nop
  }
  while (Delay --);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	1e5a      	subs	r2, r3, #1
 80016d6:	60fa      	str	r2, [r7, #12]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d1f9      	bne.n	80016d0 <RCC_Delay+0x1c>
}
 80016dc:	bf00      	nop
 80016de:	bf00      	nop
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr
 80016e8:	20000000 	.word	0x20000000
 80016ec:	10624dd3 	.word	0x10624dd3

080016f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d101      	bne.n	8001702 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e076      	b.n	80017f0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001706:	2b00      	cmp	r3, #0
 8001708:	d108      	bne.n	800171c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001712:	d009      	beq.n	8001728 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	61da      	str	r2, [r3, #28]
 800171a:	e005      	b.n	8001728 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2200      	movs	r2, #0
 8001720:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2200      	movs	r2, #0
 8001726:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2200      	movs	r2, #0
 800172c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001734:	b2db      	uxtb	r3, r3
 8001736:	2b00      	cmp	r3, #0
 8001738:	d106      	bne.n	8001748 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2200      	movs	r2, #0
 800173e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f7fe feda 	bl	80004fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2202      	movs	r2, #2
 800174c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800175e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001770:	431a      	orrs	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800177a:	431a      	orrs	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	691b      	ldr	r3, [r3, #16]
 8001780:	f003 0302 	and.w	r3, r3, #2
 8001784:	431a      	orrs	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	431a      	orrs	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001798:	431a      	orrs	r2, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80017a2:	431a      	orrs	r2, r3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6a1b      	ldr	r3, [r3, #32]
 80017a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017ac:	ea42 0103 	orr.w	r1, r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017b4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	430a      	orrs	r2, r1
 80017be:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	0c1a      	lsrs	r2, r3, #16
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f002 0204 	and.w	r2, r2, #4
 80017ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	69da      	ldr	r2, [r3, #28]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80017de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2200      	movs	r2, #0
 80017e4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2201      	movs	r2, #1
 80017ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80017ee:	2300      	movs	r3, #0
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3708      	adds	r7, #8
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d101      	bne.n	800180a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e042      	b.n	8001890 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001810:	b2db      	uxtb	r3, r3
 8001812:	2b00      	cmp	r3, #0
 8001814:	d106      	bne.n	8001824 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7fe fef2 	bl	8000608 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2224      	movs	r2, #36	@ 0x24
 8001828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	68da      	ldr	r2, [r3, #12]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800183a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800183c:	6878      	ldr	r0, [r7, #4]
 800183e:	f000 f971 	bl	8001b24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	691a      	ldr	r2, [r3, #16]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001850:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	695a      	ldr	r2, [r3, #20]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001860:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	68da      	ldr	r2, [r3, #12]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001870:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2200      	movs	r2, #0
 8001876:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2220      	movs	r2, #32
 800187c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2220      	movs	r2, #32
 8001884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2200      	movs	r2, #0
 800188c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800188e:	2300      	movs	r3, #0
}
 8001890:	4618      	mov	r0, r3
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b08a      	sub	sp, #40	@ 0x28
 800189c:	af02      	add	r7, sp, #8
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	603b      	str	r3, [r7, #0]
 80018a4:	4613      	mov	r3, r2
 80018a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80018a8:	2300      	movs	r3, #0
 80018aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	2b20      	cmp	r3, #32
 80018b6:	d175      	bne.n	80019a4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d002      	beq.n	80018c4 <HAL_UART_Transmit+0x2c>
 80018be:	88fb      	ldrh	r3, [r7, #6]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d101      	bne.n	80018c8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e06e      	b.n	80019a6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	2200      	movs	r2, #0
 80018cc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2221      	movs	r2, #33	@ 0x21
 80018d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80018d6:	f7ff f865 	bl	80009a4 <HAL_GetTick>
 80018da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	88fa      	ldrh	r2, [r7, #6]
 80018e0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	88fa      	ldrh	r2, [r7, #6]
 80018e6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80018f0:	d108      	bne.n	8001904 <HAL_UART_Transmit+0x6c>
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	691b      	ldr	r3, [r3, #16]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d104      	bne.n	8001904 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	61bb      	str	r3, [r7, #24]
 8001902:	e003      	b.n	800190c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001908:	2300      	movs	r3, #0
 800190a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800190c:	e02e      	b.n	800196c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	2200      	movs	r2, #0
 8001916:	2180      	movs	r1, #128	@ 0x80
 8001918:	68f8      	ldr	r0, [r7, #12]
 800191a:	f000 f848 	bl	80019ae <UART_WaitOnFlagUntilTimeout>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d005      	beq.n	8001930 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	2220      	movs	r2, #32
 8001928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800192c:	2303      	movs	r3, #3
 800192e:	e03a      	b.n	80019a6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d10b      	bne.n	800194e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001936:	69bb      	ldr	r3, [r7, #24]
 8001938:	881b      	ldrh	r3, [r3, #0]
 800193a:	461a      	mov	r2, r3
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001944:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	3302      	adds	r3, #2
 800194a:	61bb      	str	r3, [r7, #24]
 800194c:	e007      	b.n	800195e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	781a      	ldrb	r2, [r3, #0]
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	3301      	adds	r3, #1
 800195c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001962:	b29b      	uxth	r3, r3
 8001964:	3b01      	subs	r3, #1
 8001966:	b29a      	uxth	r2, r3
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001970:	b29b      	uxth	r3, r3
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1cb      	bne.n	800190e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	9300      	str	r3, [sp, #0]
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	2200      	movs	r2, #0
 800197e:	2140      	movs	r1, #64	@ 0x40
 8001980:	68f8      	ldr	r0, [r7, #12]
 8001982:	f000 f814 	bl	80019ae <UART_WaitOnFlagUntilTimeout>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d005      	beq.n	8001998 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2220      	movs	r2, #32
 8001990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001994:	2303      	movs	r3, #3
 8001996:	e006      	b.n	80019a6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	2220      	movs	r2, #32
 800199c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80019a0:	2300      	movs	r3, #0
 80019a2:	e000      	b.n	80019a6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80019a4:	2302      	movs	r3, #2
  }
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3720      	adds	r7, #32
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b086      	sub	sp, #24
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	60f8      	str	r0, [r7, #12]
 80019b6:	60b9      	str	r1, [r7, #8]
 80019b8:	603b      	str	r3, [r7, #0]
 80019ba:	4613      	mov	r3, r2
 80019bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80019be:	e03b      	b.n	8001a38 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019c0:	6a3b      	ldr	r3, [r7, #32]
 80019c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80019c6:	d037      	beq.n	8001a38 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019c8:	f7fe ffec 	bl	80009a4 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	6a3a      	ldr	r2, [r7, #32]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d302      	bcc.n	80019de <UART_WaitOnFlagUntilTimeout+0x30>
 80019d8:	6a3b      	ldr	r3, [r7, #32]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d101      	bne.n	80019e2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e03a      	b.n	8001a58 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	f003 0304 	and.w	r3, r3, #4
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d023      	beq.n	8001a38 <UART_WaitOnFlagUntilTimeout+0x8a>
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	2b80      	cmp	r3, #128	@ 0x80
 80019f4:	d020      	beq.n	8001a38 <UART_WaitOnFlagUntilTimeout+0x8a>
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	2b40      	cmp	r3, #64	@ 0x40
 80019fa:	d01d      	beq.n	8001a38 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0308 	and.w	r3, r3, #8
 8001a06:	2b08      	cmp	r3, #8
 8001a08:	d116      	bne.n	8001a38 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	617b      	str	r3, [r7, #20]
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	617b      	str	r3, [r7, #20]
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	617b      	str	r3, [r7, #20]
 8001a1e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001a20:	68f8      	ldr	r0, [r7, #12]
 8001a22:	f000 f81d 	bl	8001a60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2208      	movs	r2, #8
 8001a2a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e00f      	b.n	8001a58 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	4013      	ands	r3, r2
 8001a42:	68ba      	ldr	r2, [r7, #8]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	bf0c      	ite	eq
 8001a48:	2301      	moveq	r3, #1
 8001a4a:	2300      	movne	r3, #0
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	461a      	mov	r2, r3
 8001a50:	79fb      	ldrb	r3, [r7, #7]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d0b4      	beq.n	80019c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b095      	sub	sp, #84	@ 0x54
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	330c      	adds	r3, #12
 8001a6e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a72:	e853 3f00 	ldrex	r3, [r3]
 8001a76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8001a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	330c      	adds	r3, #12
 8001a86:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001a88:	643a      	str	r2, [r7, #64]	@ 0x40
 8001a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001a8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001a90:	e841 2300 	strex	r3, r2, [r1]
 8001a94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d1e5      	bne.n	8001a68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	3314      	adds	r3, #20
 8001aa2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001aa4:	6a3b      	ldr	r3, [r7, #32]
 8001aa6:	e853 3f00 	ldrex	r3, [r3]
 8001aaa:	61fb      	str	r3, [r7, #28]
   return(result);
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	f023 0301 	bic.w	r3, r3, #1
 8001ab2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	3314      	adds	r3, #20
 8001aba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001abc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001abe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ac0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001ac2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ac4:	e841 2300 	strex	r3, r2, [r1]
 8001ac8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1e5      	bne.n	8001a9c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d119      	bne.n	8001b0c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	330c      	adds	r3, #12
 8001ade:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	e853 3f00 	ldrex	r3, [r3]
 8001ae6:	60bb      	str	r3, [r7, #8]
   return(result);
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	f023 0310 	bic.w	r3, r3, #16
 8001aee:	647b      	str	r3, [r7, #68]	@ 0x44
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	330c      	adds	r3, #12
 8001af6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001af8:	61ba      	str	r2, [r7, #24]
 8001afa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001afc:	6979      	ldr	r1, [r7, #20]
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	e841 2300 	strex	r3, r2, [r1]
 8001b04:	613b      	str	r3, [r7, #16]
   return(result);
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d1e5      	bne.n	8001ad8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2220      	movs	r2, #32
 8001b10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001b1a:	bf00      	nop
 8001b1c:	3754      	adds	r7, #84	@ 0x54
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr

08001b24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	691b      	ldr	r3, [r3, #16]
 8001b32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	68da      	ldr	r2, [r3, #12]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	689a      	ldr	r2, [r3, #8]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	691b      	ldr	r3, [r3, #16]
 8001b4a:	431a      	orrs	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	695b      	ldr	r3, [r3, #20]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	68db      	ldr	r3, [r3, #12]
 8001b5a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001b5e:	f023 030c 	bic.w	r3, r3, #12
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	6812      	ldr	r2, [r2, #0]
 8001b66:	68b9      	ldr	r1, [r7, #8]
 8001b68:	430b      	orrs	r3, r1
 8001b6a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	695b      	ldr	r3, [r3, #20]
 8001b72:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	699a      	ldr	r2, [r3, #24]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a2c      	ldr	r2, [pc, #176]	@ (8001c38 <UART_SetConfig+0x114>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d103      	bne.n	8001b94 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001b8c:	f7ff fd7e 	bl	800168c <HAL_RCC_GetPCLK2Freq>
 8001b90:	60f8      	str	r0, [r7, #12]
 8001b92:	e002      	b.n	8001b9a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001b94:	f7ff fd66 	bl	8001664 <HAL_RCC_GetPCLK1Freq>
 8001b98:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4413      	add	r3, r2
 8001ba2:	009a      	lsls	r2, r3, #2
 8001ba4:	441a      	add	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb0:	4a22      	ldr	r2, [pc, #136]	@ (8001c3c <UART_SetConfig+0x118>)
 8001bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001bb6:	095b      	lsrs	r3, r3, #5
 8001bb8:	0119      	lsls	r1, r3, #4
 8001bba:	68fa      	ldr	r2, [r7, #12]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	4413      	add	r3, r2
 8001bc2:	009a      	lsls	r2, r3, #2
 8001bc4:	441a      	add	r2, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	fbb2 f2f3 	udiv	r2, r2, r3
 8001bd0:	4b1a      	ldr	r3, [pc, #104]	@ (8001c3c <UART_SetConfig+0x118>)
 8001bd2:	fba3 0302 	umull	r0, r3, r3, r2
 8001bd6:	095b      	lsrs	r3, r3, #5
 8001bd8:	2064      	movs	r0, #100	@ 0x64
 8001bda:	fb00 f303 	mul.w	r3, r0, r3
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	011b      	lsls	r3, r3, #4
 8001be2:	3332      	adds	r3, #50	@ 0x32
 8001be4:	4a15      	ldr	r2, [pc, #84]	@ (8001c3c <UART_SetConfig+0x118>)
 8001be6:	fba2 2303 	umull	r2, r3, r2, r3
 8001bea:	095b      	lsrs	r3, r3, #5
 8001bec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001bf0:	4419      	add	r1, r3
 8001bf2:	68fa      	ldr	r2, [r7, #12]
 8001bf4:	4613      	mov	r3, r2
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	4413      	add	r3, r2
 8001bfa:	009a      	lsls	r2, r3, #2
 8001bfc:	441a      	add	r2, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c08:	4b0c      	ldr	r3, [pc, #48]	@ (8001c3c <UART_SetConfig+0x118>)
 8001c0a:	fba3 0302 	umull	r0, r3, r3, r2
 8001c0e:	095b      	lsrs	r3, r3, #5
 8001c10:	2064      	movs	r0, #100	@ 0x64
 8001c12:	fb00 f303 	mul.w	r3, r0, r3
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	011b      	lsls	r3, r3, #4
 8001c1a:	3332      	adds	r3, #50	@ 0x32
 8001c1c:	4a07      	ldr	r2, [pc, #28]	@ (8001c3c <UART_SetConfig+0x118>)
 8001c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c22:	095b      	lsrs	r3, r3, #5
 8001c24:	f003 020f 	and.w	r2, r3, #15
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	440a      	add	r2, r1
 8001c2e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001c30:	bf00      	nop
 8001c32:	3710      	adds	r7, #16
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	40013800 	.word	0x40013800
 8001c3c:	51eb851f 	.word	0x51eb851f

08001c40 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001c4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c52:	2b84      	cmp	r3, #132	@ 0x84
 8001c54:	d005      	beq.n	8001c62 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8001c56:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	3303      	adds	r3, #3
 8001c60:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001c62:	68fb      	ldr	r3, [r7, #12]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3714      	adds	r7, #20
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bc80      	pop	{r7}
 8001c6c:	4770      	bx	lr

08001c6e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001c72:	f000 fadf 	bl	8002234 <vTaskStartScheduler>
  
  return osOK;
 8001c76:	2300      	movs	r3, #0
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c7e:	b089      	sub	sp, #36	@ 0x24
 8001c80:	af04      	add	r7, sp, #16
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	695b      	ldr	r3, [r3, #20]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d020      	beq.n	8001cd0 <osThreadCreate+0x54>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d01c      	beq.n	8001cd0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685c      	ldr	r4, [r3, #4]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	691e      	ldr	r6, [r3, #16]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff ffc9 	bl	8001c40 <makeFreeRtosPriority>
 8001cae:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	695b      	ldr	r3, [r3, #20]
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001cb8:	9202      	str	r2, [sp, #8]
 8001cba:	9301      	str	r3, [sp, #4]
 8001cbc:	9100      	str	r1, [sp, #0]
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	4632      	mov	r2, r6
 8001cc2:	4629      	mov	r1, r5
 8001cc4:	4620      	mov	r0, r4
 8001cc6:	f000 f8e8 	bl	8001e9a <xTaskCreateStatic>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	60fb      	str	r3, [r7, #12]
 8001cce:	e01c      	b.n	8001d0a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685c      	ldr	r4, [r3, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001cdc:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff ffab 	bl	8001c40 <makeFreeRtosPriority>
 8001cea:	4602      	mov	r2, r0
 8001cec:	f107 030c 	add.w	r3, r7, #12
 8001cf0:	9301      	str	r3, [sp, #4]
 8001cf2:	9200      	str	r2, [sp, #0]
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	4632      	mov	r2, r6
 8001cf8:	4629      	mov	r1, r5
 8001cfa:	4620      	mov	r0, r4
 8001cfc:	f000 f92d 	bl	8001f5a <xTaskCreate>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d001      	beq.n	8001d0a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	e000      	b.n	8001d0c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3714      	adds	r7, #20
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001d14 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <osDelay+0x16>
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	e000      	b.n	8001d2c <osDelay+0x18>
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f000 fa4b 	bl	80021c8 <vTaskDelay>
  
  return osOK;
 8001d32:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3710      	adds	r7, #16
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f103 0208 	add.w	r2, r3, #8
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d54:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f103 0208 	add.w	r2, r3, #8
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f103 0208 	add.w	r2, r3, #8
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bc80      	pop	{r7}
 8001d78:	4770      	bx	lr

08001d7a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b083      	sub	sp, #12
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2200      	movs	r2, #0
 8001d86:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001d88:	bf00      	nop
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bc80      	pop	{r7}
 8001d90:	4770      	bx	lr

08001d92 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001d92:	b480      	push	{r7}
 8001d94:	b085      	sub	sp, #20
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
 8001d9a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	68fa      	ldr	r2, [r7, #12]
 8001da6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	689a      	ldr	r2, [r3, #8]
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	683a      	ldr	r2, [r7, #0]
 8001db6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	683a      	ldr	r2, [r7, #0]
 8001dbc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	1c5a      	adds	r2, r3, #1
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	601a      	str	r2, [r3, #0]
}
 8001dce:	bf00      	nop
 8001dd0:	3714      	adds	r7, #20
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bc80      	pop	{r7}
 8001dd6:	4770      	bx	lr

08001dd8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001dee:	d103      	bne.n	8001df8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	691b      	ldr	r3, [r3, #16]
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	e00c      	b.n	8001e12 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	3308      	adds	r3, #8
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	e002      	b.n	8001e06 <vListInsert+0x2e>
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	68ba      	ldr	r2, [r7, #8]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d2f6      	bcs.n	8001e00 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	683a      	ldr	r2, [r7, #0]
 8001e20:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	68fa      	ldr	r2, [r7, #12]
 8001e26:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	683a      	ldr	r2, [r7, #0]
 8001e2c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	1c5a      	adds	r2, r3, #1
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	601a      	str	r2, [r3, #0]
}
 8001e3e:	bf00      	nop
 8001e40:	3714      	adds	r7, #20
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bc80      	pop	{r7}
 8001e46:	4770      	bx	lr

08001e48 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	6892      	ldr	r2, [r2, #8]
 8001e5e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	6852      	ldr	r2, [r2, #4]
 8001e68:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d103      	bne.n	8001e7c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689a      	ldr	r2, [r3, #8]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	1e5a      	subs	r2, r3, #1
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bc80      	pop	{r7}
 8001e98:	4770      	bx	lr

08001e9a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b08e      	sub	sp, #56	@ 0x38
 8001e9e:	af04      	add	r7, sp, #16
 8001ea0:	60f8      	str	r0, [r7, #12]
 8001ea2:	60b9      	str	r1, [r7, #8]
 8001ea4:	607a      	str	r2, [r7, #4]
 8001ea6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001ea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d10b      	bne.n	8001ec6 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001eb2:	f383 8811 	msr	BASEPRI, r3
 8001eb6:	f3bf 8f6f 	isb	sy
 8001eba:	f3bf 8f4f 	dsb	sy
 8001ebe:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001ec0:	bf00      	nop
 8001ec2:	bf00      	nop
 8001ec4:	e7fd      	b.n	8001ec2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8001ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d10b      	bne.n	8001ee4 <xTaskCreateStatic+0x4a>
	__asm volatile
 8001ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ed0:	f383 8811 	msr	BASEPRI, r3
 8001ed4:	f3bf 8f6f 	isb	sy
 8001ed8:	f3bf 8f4f 	dsb	sy
 8001edc:	61fb      	str	r3, [r7, #28]
}
 8001ede:	bf00      	nop
 8001ee0:	bf00      	nop
 8001ee2:	e7fd      	b.n	8001ee0 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8001ee4:	2354      	movs	r3, #84	@ 0x54
 8001ee6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	2b54      	cmp	r3, #84	@ 0x54
 8001eec:	d00b      	beq.n	8001f06 <xTaskCreateStatic+0x6c>
	__asm volatile
 8001eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ef2:	f383 8811 	msr	BASEPRI, r3
 8001ef6:	f3bf 8f6f 	isb	sy
 8001efa:	f3bf 8f4f 	dsb	sy
 8001efe:	61bb      	str	r3, [r7, #24]
}
 8001f00:	bf00      	nop
 8001f02:	bf00      	nop
 8001f04:	e7fd      	b.n	8001f02 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8001f06:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d01e      	beq.n	8001f4c <xTaskCreateStatic+0xb2>
 8001f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d01b      	beq.n	8001f4c <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f16:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f1a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001f1c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f20:	2202      	movs	r2, #2
 8001f22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001f26:	2300      	movs	r3, #0
 8001f28:	9303      	str	r3, [sp, #12]
 8001f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2c:	9302      	str	r3, [sp, #8]
 8001f2e:	f107 0314 	add.w	r3, r7, #20
 8001f32:	9301      	str	r3, [sp, #4]
 8001f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f36:	9300      	str	r3, [sp, #0]
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	68b9      	ldr	r1, [r7, #8]
 8001f3e:	68f8      	ldr	r0, [r7, #12]
 8001f40:	f000 f850 	bl	8001fe4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001f44:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001f46:	f000 f8d5 	bl	80020f4 <prvAddNewTaskToReadyList>
 8001f4a:	e001      	b.n	8001f50 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8001f50:	697b      	ldr	r3, [r7, #20]
	}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3728      	adds	r7, #40	@ 0x28
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b08c      	sub	sp, #48	@ 0x30
 8001f5e:	af04      	add	r7, sp, #16
 8001f60:	60f8      	str	r0, [r7, #12]
 8001f62:	60b9      	str	r1, [r7, #8]
 8001f64:	603b      	str	r3, [r7, #0]
 8001f66:	4613      	mov	r3, r2
 8001f68:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001f6a:	88fb      	ldrh	r3, [r7, #6]
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f000 fe8e 	bl	8002c90 <pvPortMalloc>
 8001f74:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d00e      	beq.n	8001f9a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001f7c:	2054      	movs	r0, #84	@ 0x54
 8001f7e:	f000 fe87 	bl	8002c90 <pvPortMalloc>
 8001f82:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d003      	beq.n	8001f92 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	697a      	ldr	r2, [r7, #20]
 8001f8e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f90:	e005      	b.n	8001f9e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001f92:	6978      	ldr	r0, [r7, #20]
 8001f94:	f000 ff4a 	bl	8002e2c <vPortFree>
 8001f98:	e001      	b.n	8001f9e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d017      	beq.n	8001fd4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001fac:	88fa      	ldrh	r2, [r7, #6]
 8001fae:	2300      	movs	r3, #0
 8001fb0:	9303      	str	r3, [sp, #12]
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	9302      	str	r3, [sp, #8]
 8001fb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fb8:	9301      	str	r3, [sp, #4]
 8001fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fbc:	9300      	str	r3, [sp, #0]
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	68b9      	ldr	r1, [r7, #8]
 8001fc2:	68f8      	ldr	r0, [r7, #12]
 8001fc4:	f000 f80e 	bl	8001fe4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001fc8:	69f8      	ldr	r0, [r7, #28]
 8001fca:	f000 f893 	bl	80020f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	61bb      	str	r3, [r7, #24]
 8001fd2:	e002      	b.n	8001fda <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001fd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001fd8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001fda:	69bb      	ldr	r3, [r7, #24]
	}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3720      	adds	r7, #32
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b088      	sub	sp, #32
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
 8001ff0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ff4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001ffc:	3b01      	subs	r3, #1
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	4413      	add	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	f023 0307 	bic.w	r3, r3, #7
 800200a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	f003 0307 	and.w	r3, r3, #7
 8002012:	2b00      	cmp	r3, #0
 8002014:	d00b      	beq.n	800202e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8002016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800201a:	f383 8811 	msr	BASEPRI, r3
 800201e:	f3bf 8f6f 	isb	sy
 8002022:	f3bf 8f4f 	dsb	sy
 8002026:	617b      	str	r3, [r7, #20]
}
 8002028:	bf00      	nop
 800202a:	bf00      	nop
 800202c:	e7fd      	b.n	800202a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d01f      	beq.n	8002074 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002034:	2300      	movs	r3, #0
 8002036:	61fb      	str	r3, [r7, #28]
 8002038:	e012      	b.n	8002060 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800203a:	68ba      	ldr	r2, [r7, #8]
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	4413      	add	r3, r2
 8002040:	7819      	ldrb	r1, [r3, #0]
 8002042:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002044:	69fb      	ldr	r3, [r7, #28]
 8002046:	4413      	add	r3, r2
 8002048:	3334      	adds	r3, #52	@ 0x34
 800204a:	460a      	mov	r2, r1
 800204c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800204e:	68ba      	ldr	r2, [r7, #8]
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	4413      	add	r3, r2
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d006      	beq.n	8002068 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	3301      	adds	r3, #1
 800205e:	61fb      	str	r3, [r7, #28]
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	2b0f      	cmp	r3, #15
 8002064:	d9e9      	bls.n	800203a <prvInitialiseNewTask+0x56>
 8002066:	e000      	b.n	800206a <prvInitialiseNewTask+0x86>
			{
				break;
 8002068:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800206a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800206c:	2200      	movs	r2, #0
 800206e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002072:	e003      	b.n	800207c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002076:	2200      	movs	r2, #0
 8002078:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800207c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800207e:	2b06      	cmp	r3, #6
 8002080:	d901      	bls.n	8002086 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002082:	2306      	movs	r3, #6
 8002084:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002088:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800208a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800208c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800208e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002090:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002094:	2200      	movs	r2, #0
 8002096:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800209a:	3304      	adds	r3, #4
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff fe6c 	bl	8001d7a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80020a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020a4:	3318      	adds	r3, #24
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff fe67 	bl	8001d7a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80020ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020b0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80020b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020b4:	f1c3 0207 	rsb	r2, r3, #7
 80020b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020ba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80020bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020c0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80020c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020c4:	2200      	movs	r2, #0
 80020c6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80020c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020ca:	2200      	movs	r2, #0
 80020cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80020d0:	683a      	ldr	r2, [r7, #0]
 80020d2:	68f9      	ldr	r1, [r7, #12]
 80020d4:	69b8      	ldr	r0, [r7, #24]
 80020d6:	f000 fc2b 	bl	8002930 <pxPortInitialiseStack>
 80020da:	4602      	mov	r2, r0
 80020dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020de:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80020e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d002      	beq.n	80020ec <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80020e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80020ea:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80020ec:	bf00      	nop
 80020ee:	3720      	adds	r7, #32
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80020fc:	f000 fd06 	bl	8002b0c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002100:	4b2a      	ldr	r3, [pc, #168]	@ (80021ac <prvAddNewTaskToReadyList+0xb8>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	3301      	adds	r3, #1
 8002106:	4a29      	ldr	r2, [pc, #164]	@ (80021ac <prvAddNewTaskToReadyList+0xb8>)
 8002108:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800210a:	4b29      	ldr	r3, [pc, #164]	@ (80021b0 <prvAddNewTaskToReadyList+0xbc>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d109      	bne.n	8002126 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002112:	4a27      	ldr	r2, [pc, #156]	@ (80021b0 <prvAddNewTaskToReadyList+0xbc>)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002118:	4b24      	ldr	r3, [pc, #144]	@ (80021ac <prvAddNewTaskToReadyList+0xb8>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d110      	bne.n	8002142 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002120:	f000 fac4 	bl	80026ac <prvInitialiseTaskLists>
 8002124:	e00d      	b.n	8002142 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002126:	4b23      	ldr	r3, [pc, #140]	@ (80021b4 <prvAddNewTaskToReadyList+0xc0>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d109      	bne.n	8002142 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800212e:	4b20      	ldr	r3, [pc, #128]	@ (80021b0 <prvAddNewTaskToReadyList+0xbc>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002138:	429a      	cmp	r2, r3
 800213a:	d802      	bhi.n	8002142 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800213c:	4a1c      	ldr	r2, [pc, #112]	@ (80021b0 <prvAddNewTaskToReadyList+0xbc>)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002142:	4b1d      	ldr	r3, [pc, #116]	@ (80021b8 <prvAddNewTaskToReadyList+0xc4>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	3301      	adds	r3, #1
 8002148:	4a1b      	ldr	r2, [pc, #108]	@ (80021b8 <prvAddNewTaskToReadyList+0xc4>)
 800214a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002150:	2201      	movs	r2, #1
 8002152:	409a      	lsls	r2, r3
 8002154:	4b19      	ldr	r3, [pc, #100]	@ (80021bc <prvAddNewTaskToReadyList+0xc8>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4313      	orrs	r3, r2
 800215a:	4a18      	ldr	r2, [pc, #96]	@ (80021bc <prvAddNewTaskToReadyList+0xc8>)
 800215c:	6013      	str	r3, [r2, #0]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002162:	4613      	mov	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	4413      	add	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	4a15      	ldr	r2, [pc, #84]	@ (80021c0 <prvAddNewTaskToReadyList+0xcc>)
 800216c:	441a      	add	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	3304      	adds	r3, #4
 8002172:	4619      	mov	r1, r3
 8002174:	4610      	mov	r0, r2
 8002176:	f7ff fe0c 	bl	8001d92 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800217a:	f000 fcf7 	bl	8002b6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800217e:	4b0d      	ldr	r3, [pc, #52]	@ (80021b4 <prvAddNewTaskToReadyList+0xc0>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d00e      	beq.n	80021a4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002186:	4b0a      	ldr	r3, [pc, #40]	@ (80021b0 <prvAddNewTaskToReadyList+0xbc>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002190:	429a      	cmp	r2, r3
 8002192:	d207      	bcs.n	80021a4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002194:	4b0b      	ldr	r3, [pc, #44]	@ (80021c4 <prvAddNewTaskToReadyList+0xd0>)
 8002196:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	f3bf 8f4f 	dsb	sy
 80021a0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80021a4:	bf00      	nop
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	20000528 	.word	0x20000528
 80021b0:	20000428 	.word	0x20000428
 80021b4:	20000534 	.word	0x20000534
 80021b8:	20000544 	.word	0x20000544
 80021bc:	20000530 	.word	0x20000530
 80021c0:	2000042c 	.word	0x2000042c
 80021c4:	e000ed04 	.word	0xe000ed04

080021c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80021d0:	2300      	movs	r3, #0
 80021d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d018      	beq.n	800220c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80021da:	4b14      	ldr	r3, [pc, #80]	@ (800222c <vTaskDelay+0x64>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d00b      	beq.n	80021fa <vTaskDelay+0x32>
	__asm volatile
 80021e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021e6:	f383 8811 	msr	BASEPRI, r3
 80021ea:	f3bf 8f6f 	isb	sy
 80021ee:	f3bf 8f4f 	dsb	sy
 80021f2:	60bb      	str	r3, [r7, #8]
}
 80021f4:	bf00      	nop
 80021f6:	bf00      	nop
 80021f8:	e7fd      	b.n	80021f6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80021fa:	f000 f87d 	bl	80022f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80021fe:	2100      	movs	r1, #0
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f000 fb2f 	bl	8002864 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002206:	f000 f885 	bl	8002314 <xTaskResumeAll>
 800220a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d107      	bne.n	8002222 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002212:	4b07      	ldr	r3, [pc, #28]	@ (8002230 <vTaskDelay+0x68>)
 8002214:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002218:	601a      	str	r2, [r3, #0]
 800221a:	f3bf 8f4f 	dsb	sy
 800221e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002222:	bf00      	nop
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20000550 	.word	0x20000550
 8002230:	e000ed04 	.word	0xe000ed04

08002234 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08a      	sub	sp, #40	@ 0x28
 8002238:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800223a:	2300      	movs	r3, #0
 800223c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800223e:	2300      	movs	r3, #0
 8002240:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002242:	463a      	mov	r2, r7
 8002244:	1d39      	adds	r1, r7, #4
 8002246:	f107 0308 	add.w	r3, r7, #8
 800224a:	4618      	mov	r0, r3
 800224c:	f7fd ff80 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002250:	6839      	ldr	r1, [r7, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	68ba      	ldr	r2, [r7, #8]
 8002256:	9202      	str	r2, [sp, #8]
 8002258:	9301      	str	r3, [sp, #4]
 800225a:	2300      	movs	r3, #0
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	2300      	movs	r3, #0
 8002260:	460a      	mov	r2, r1
 8002262:	491f      	ldr	r1, [pc, #124]	@ (80022e0 <vTaskStartScheduler+0xac>)
 8002264:	481f      	ldr	r0, [pc, #124]	@ (80022e4 <vTaskStartScheduler+0xb0>)
 8002266:	f7ff fe18 	bl	8001e9a <xTaskCreateStatic>
 800226a:	4603      	mov	r3, r0
 800226c:	4a1e      	ldr	r2, [pc, #120]	@ (80022e8 <vTaskStartScheduler+0xb4>)
 800226e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002270:	4b1d      	ldr	r3, [pc, #116]	@ (80022e8 <vTaskStartScheduler+0xb4>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d002      	beq.n	800227e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002278:	2301      	movs	r3, #1
 800227a:	617b      	str	r3, [r7, #20]
 800227c:	e001      	b.n	8002282 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800227e:	2300      	movs	r3, #0
 8002280:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	2b01      	cmp	r3, #1
 8002286:	d116      	bne.n	80022b6 <vTaskStartScheduler+0x82>
	__asm volatile
 8002288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800228c:	f383 8811 	msr	BASEPRI, r3
 8002290:	f3bf 8f6f 	isb	sy
 8002294:	f3bf 8f4f 	dsb	sy
 8002298:	613b      	str	r3, [r7, #16]
}
 800229a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800229c:	4b13      	ldr	r3, [pc, #76]	@ (80022ec <vTaskStartScheduler+0xb8>)
 800229e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022a2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80022a4:	4b12      	ldr	r3, [pc, #72]	@ (80022f0 <vTaskStartScheduler+0xbc>)
 80022a6:	2201      	movs	r2, #1
 80022a8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80022aa:	4b12      	ldr	r3, [pc, #72]	@ (80022f4 <vTaskStartScheduler+0xc0>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80022b0:	f000 fbba 	bl	8002a28 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80022b4:	e00f      	b.n	80022d6 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80022bc:	d10b      	bne.n	80022d6 <vTaskStartScheduler+0xa2>
	__asm volatile
 80022be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022c2:	f383 8811 	msr	BASEPRI, r3
 80022c6:	f3bf 8f6f 	isb	sy
 80022ca:	f3bf 8f4f 	dsb	sy
 80022ce:	60fb      	str	r3, [r7, #12]
}
 80022d0:	bf00      	nop
 80022d2:	bf00      	nop
 80022d4:	e7fd      	b.n	80022d2 <vTaskStartScheduler+0x9e>
}
 80022d6:	bf00      	nop
 80022d8:	3718      	adds	r7, #24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	08003a00 	.word	0x08003a00
 80022e4:	0800267d 	.word	0x0800267d
 80022e8:	2000054c 	.word	0x2000054c
 80022ec:	20000548 	.word	0x20000548
 80022f0:	20000534 	.word	0x20000534
 80022f4:	2000052c 	.word	0x2000052c

080022f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80022fc:	4b04      	ldr	r3, [pc, #16]	@ (8002310 <vTaskSuspendAll+0x18>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	3301      	adds	r3, #1
 8002302:	4a03      	ldr	r2, [pc, #12]	@ (8002310 <vTaskSuspendAll+0x18>)
 8002304:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002306:	bf00      	nop
 8002308:	46bd      	mov	sp, r7
 800230a:	bc80      	pop	{r7}
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	20000550 	.word	0x20000550

08002314 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800231e:	2300      	movs	r3, #0
 8002320:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002322:	4b42      	ldr	r3, [pc, #264]	@ (800242c <xTaskResumeAll+0x118>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d10b      	bne.n	8002342 <xTaskResumeAll+0x2e>
	__asm volatile
 800232a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800232e:	f383 8811 	msr	BASEPRI, r3
 8002332:	f3bf 8f6f 	isb	sy
 8002336:	f3bf 8f4f 	dsb	sy
 800233a:	603b      	str	r3, [r7, #0]
}
 800233c:	bf00      	nop
 800233e:	bf00      	nop
 8002340:	e7fd      	b.n	800233e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002342:	f000 fbe3 	bl	8002b0c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002346:	4b39      	ldr	r3, [pc, #228]	@ (800242c <xTaskResumeAll+0x118>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	3b01      	subs	r3, #1
 800234c:	4a37      	ldr	r2, [pc, #220]	@ (800242c <xTaskResumeAll+0x118>)
 800234e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002350:	4b36      	ldr	r3, [pc, #216]	@ (800242c <xTaskResumeAll+0x118>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d161      	bne.n	800241c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002358:	4b35      	ldr	r3, [pc, #212]	@ (8002430 <xTaskResumeAll+0x11c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d05d      	beq.n	800241c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002360:	e02e      	b.n	80023c0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002362:	4b34      	ldr	r3, [pc, #208]	@ (8002434 <xTaskResumeAll+0x120>)
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	3318      	adds	r3, #24
 800236e:	4618      	mov	r0, r3
 8002370:	f7ff fd6a 	bl	8001e48 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	3304      	adds	r3, #4
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff fd65 	bl	8001e48 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002382:	2201      	movs	r2, #1
 8002384:	409a      	lsls	r2, r3
 8002386:	4b2c      	ldr	r3, [pc, #176]	@ (8002438 <xTaskResumeAll+0x124>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4313      	orrs	r3, r2
 800238c:	4a2a      	ldr	r2, [pc, #168]	@ (8002438 <xTaskResumeAll+0x124>)
 800238e:	6013      	str	r3, [r2, #0]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002394:	4613      	mov	r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	4413      	add	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	4a27      	ldr	r2, [pc, #156]	@ (800243c <xTaskResumeAll+0x128>)
 800239e:	441a      	add	r2, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	3304      	adds	r3, #4
 80023a4:	4619      	mov	r1, r3
 80023a6:	4610      	mov	r0, r2
 80023a8:	f7ff fcf3 	bl	8001d92 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023b0:	4b23      	ldr	r3, [pc, #140]	@ (8002440 <xTaskResumeAll+0x12c>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d302      	bcc.n	80023c0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80023ba:	4b22      	ldr	r3, [pc, #136]	@ (8002444 <xTaskResumeAll+0x130>)
 80023bc:	2201      	movs	r2, #1
 80023be:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80023c0:	4b1c      	ldr	r3, [pc, #112]	@ (8002434 <xTaskResumeAll+0x120>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1cc      	bne.n	8002362 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80023ce:	f000 fa0b 	bl	80027e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80023d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002448 <xTaskResumeAll+0x134>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d010      	beq.n	8002400 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80023de:	f000 f837 	bl	8002450 <xTaskIncrementTick>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d002      	beq.n	80023ee <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80023e8:	4b16      	ldr	r3, [pc, #88]	@ (8002444 <xTaskResumeAll+0x130>)
 80023ea:	2201      	movs	r2, #1
 80023ec:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	3b01      	subs	r3, #1
 80023f2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d1f1      	bne.n	80023de <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80023fa:	4b13      	ldr	r3, [pc, #76]	@ (8002448 <xTaskResumeAll+0x134>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002400:	4b10      	ldr	r3, [pc, #64]	@ (8002444 <xTaskResumeAll+0x130>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d009      	beq.n	800241c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002408:	2301      	movs	r3, #1
 800240a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800240c:	4b0f      	ldr	r3, [pc, #60]	@ (800244c <xTaskResumeAll+0x138>)
 800240e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002412:	601a      	str	r2, [r3, #0]
 8002414:	f3bf 8f4f 	dsb	sy
 8002418:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800241c:	f000 fba6 	bl	8002b6c <vPortExitCritical>

	return xAlreadyYielded;
 8002420:	68bb      	ldr	r3, [r7, #8]
}
 8002422:	4618      	mov	r0, r3
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	20000550 	.word	0x20000550
 8002430:	20000528 	.word	0x20000528
 8002434:	200004e8 	.word	0x200004e8
 8002438:	20000530 	.word	0x20000530
 800243c:	2000042c 	.word	0x2000042c
 8002440:	20000428 	.word	0x20000428
 8002444:	2000053c 	.word	0x2000053c
 8002448:	20000538 	.word	0x20000538
 800244c:	e000ed04 	.word	0xe000ed04

08002450 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b086      	sub	sp, #24
 8002454:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002456:	2300      	movs	r3, #0
 8002458:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800245a:	4b4f      	ldr	r3, [pc, #316]	@ (8002598 <xTaskIncrementTick+0x148>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2b00      	cmp	r3, #0
 8002460:	f040 808f 	bne.w	8002582 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002464:	4b4d      	ldr	r3, [pc, #308]	@ (800259c <xTaskIncrementTick+0x14c>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	3301      	adds	r3, #1
 800246a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800246c:	4a4b      	ldr	r2, [pc, #300]	@ (800259c <xTaskIncrementTick+0x14c>)
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d121      	bne.n	80024bc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002478:	4b49      	ldr	r3, [pc, #292]	@ (80025a0 <xTaskIncrementTick+0x150>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00b      	beq.n	800249a <xTaskIncrementTick+0x4a>
	__asm volatile
 8002482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002486:	f383 8811 	msr	BASEPRI, r3
 800248a:	f3bf 8f6f 	isb	sy
 800248e:	f3bf 8f4f 	dsb	sy
 8002492:	603b      	str	r3, [r7, #0]
}
 8002494:	bf00      	nop
 8002496:	bf00      	nop
 8002498:	e7fd      	b.n	8002496 <xTaskIncrementTick+0x46>
 800249a:	4b41      	ldr	r3, [pc, #260]	@ (80025a0 <xTaskIncrementTick+0x150>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	4b40      	ldr	r3, [pc, #256]	@ (80025a4 <xTaskIncrementTick+0x154>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a3e      	ldr	r2, [pc, #248]	@ (80025a0 <xTaskIncrementTick+0x150>)
 80024a6:	6013      	str	r3, [r2, #0]
 80024a8:	4a3e      	ldr	r2, [pc, #248]	@ (80025a4 <xTaskIncrementTick+0x154>)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6013      	str	r3, [r2, #0]
 80024ae:	4b3e      	ldr	r3, [pc, #248]	@ (80025a8 <xTaskIncrementTick+0x158>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	3301      	adds	r3, #1
 80024b4:	4a3c      	ldr	r2, [pc, #240]	@ (80025a8 <xTaskIncrementTick+0x158>)
 80024b6:	6013      	str	r3, [r2, #0]
 80024b8:	f000 f996 	bl	80027e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80024bc:	4b3b      	ldr	r3, [pc, #236]	@ (80025ac <xTaskIncrementTick+0x15c>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d348      	bcc.n	8002558 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80024c6:	4b36      	ldr	r3, [pc, #216]	@ (80025a0 <xTaskIncrementTick+0x150>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d104      	bne.n	80024da <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024d0:	4b36      	ldr	r3, [pc, #216]	@ (80025ac <xTaskIncrementTick+0x15c>)
 80024d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80024d6:	601a      	str	r2, [r3, #0]
					break;
 80024d8:	e03e      	b.n	8002558 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80024da:	4b31      	ldr	r3, [pc, #196]	@ (80025a0 <xTaskIncrementTick+0x150>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d203      	bcs.n	80024fa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80024f2:	4a2e      	ldr	r2, [pc, #184]	@ (80025ac <xTaskIncrementTick+0x15c>)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80024f8:	e02e      	b.n	8002558 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	3304      	adds	r3, #4
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff fca2 	bl	8001e48 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002508:	2b00      	cmp	r3, #0
 800250a:	d004      	beq.n	8002516 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	3318      	adds	r3, #24
 8002510:	4618      	mov	r0, r3
 8002512:	f7ff fc99 	bl	8001e48 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800251a:	2201      	movs	r2, #1
 800251c:	409a      	lsls	r2, r3
 800251e:	4b24      	ldr	r3, [pc, #144]	@ (80025b0 <xTaskIncrementTick+0x160>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4313      	orrs	r3, r2
 8002524:	4a22      	ldr	r2, [pc, #136]	@ (80025b0 <xTaskIncrementTick+0x160>)
 8002526:	6013      	str	r3, [r2, #0]
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800252c:	4613      	mov	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	4413      	add	r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	4a1f      	ldr	r2, [pc, #124]	@ (80025b4 <xTaskIncrementTick+0x164>)
 8002536:	441a      	add	r2, r3
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	3304      	adds	r3, #4
 800253c:	4619      	mov	r1, r3
 800253e:	4610      	mov	r0, r2
 8002540:	f7ff fc27 	bl	8001d92 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002548:	4b1b      	ldr	r3, [pc, #108]	@ (80025b8 <xTaskIncrementTick+0x168>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800254e:	429a      	cmp	r2, r3
 8002550:	d3b9      	bcc.n	80024c6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002552:	2301      	movs	r3, #1
 8002554:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002556:	e7b6      	b.n	80024c6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002558:	4b17      	ldr	r3, [pc, #92]	@ (80025b8 <xTaskIncrementTick+0x168>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800255e:	4915      	ldr	r1, [pc, #84]	@ (80025b4 <xTaskIncrementTick+0x164>)
 8002560:	4613      	mov	r3, r2
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	4413      	add	r3, r2
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	440b      	add	r3, r1
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d901      	bls.n	8002574 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8002570:	2301      	movs	r3, #1
 8002572:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002574:	4b11      	ldr	r3, [pc, #68]	@ (80025bc <xTaskIncrementTick+0x16c>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d007      	beq.n	800258c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800257c:	2301      	movs	r3, #1
 800257e:	617b      	str	r3, [r7, #20]
 8002580:	e004      	b.n	800258c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002582:	4b0f      	ldr	r3, [pc, #60]	@ (80025c0 <xTaskIncrementTick+0x170>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	3301      	adds	r3, #1
 8002588:	4a0d      	ldr	r2, [pc, #52]	@ (80025c0 <xTaskIncrementTick+0x170>)
 800258a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800258c:	697b      	ldr	r3, [r7, #20]
}
 800258e:	4618      	mov	r0, r3
 8002590:	3718      	adds	r7, #24
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	20000550 	.word	0x20000550
 800259c:	2000052c 	.word	0x2000052c
 80025a0:	200004e0 	.word	0x200004e0
 80025a4:	200004e4 	.word	0x200004e4
 80025a8:	20000540 	.word	0x20000540
 80025ac:	20000548 	.word	0x20000548
 80025b0:	20000530 	.word	0x20000530
 80025b4:	2000042c 	.word	0x2000042c
 80025b8:	20000428 	.word	0x20000428
 80025bc:	2000053c 	.word	0x2000053c
 80025c0:	20000538 	.word	0x20000538

080025c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80025c4:	b480      	push	{r7}
 80025c6:	b087      	sub	sp, #28
 80025c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80025ca:	4b27      	ldr	r3, [pc, #156]	@ (8002668 <vTaskSwitchContext+0xa4>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d003      	beq.n	80025da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80025d2:	4b26      	ldr	r3, [pc, #152]	@ (800266c <vTaskSwitchContext+0xa8>)
 80025d4:	2201      	movs	r2, #1
 80025d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80025d8:	e040      	b.n	800265c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80025da:	4b24      	ldr	r3, [pc, #144]	@ (800266c <vTaskSwitchContext+0xa8>)
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80025e0:	4b23      	ldr	r3, [pc, #140]	@ (8002670 <vTaskSwitchContext+0xac>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	fab3 f383 	clz	r3, r3
 80025ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80025ee:	7afb      	ldrb	r3, [r7, #11]
 80025f0:	f1c3 031f 	rsb	r3, r3, #31
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	491f      	ldr	r1, [pc, #124]	@ (8002674 <vTaskSwitchContext+0xb0>)
 80025f8:	697a      	ldr	r2, [r7, #20]
 80025fa:	4613      	mov	r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	4413      	add	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	440b      	add	r3, r1
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d10b      	bne.n	8002622 <vTaskSwitchContext+0x5e>
	__asm volatile
 800260a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800260e:	f383 8811 	msr	BASEPRI, r3
 8002612:	f3bf 8f6f 	isb	sy
 8002616:	f3bf 8f4f 	dsb	sy
 800261a:	607b      	str	r3, [r7, #4]
}
 800261c:	bf00      	nop
 800261e:	bf00      	nop
 8002620:	e7fd      	b.n	800261e <vTaskSwitchContext+0x5a>
 8002622:	697a      	ldr	r2, [r7, #20]
 8002624:	4613      	mov	r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	4413      	add	r3, r2
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	4a11      	ldr	r2, [pc, #68]	@ (8002674 <vTaskSwitchContext+0xb0>)
 800262e:	4413      	add	r3, r2
 8002630:	613b      	str	r3, [r7, #16]
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	685a      	ldr	r2, [r3, #4]
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	605a      	str	r2, [r3, #4]
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	685a      	ldr	r2, [r3, #4]
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	3308      	adds	r3, #8
 8002644:	429a      	cmp	r2, r3
 8002646:	d104      	bne.n	8002652 <vTaskSwitchContext+0x8e>
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	685a      	ldr	r2, [r3, #4]
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	605a      	str	r2, [r3, #4]
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	4a07      	ldr	r2, [pc, #28]	@ (8002678 <vTaskSwitchContext+0xb4>)
 800265a:	6013      	str	r3, [r2, #0]
}
 800265c:	bf00      	nop
 800265e:	371c      	adds	r7, #28
 8002660:	46bd      	mov	sp, r7
 8002662:	bc80      	pop	{r7}
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	20000550 	.word	0x20000550
 800266c:	2000053c 	.word	0x2000053c
 8002670:	20000530 	.word	0x20000530
 8002674:	2000042c 	.word	0x2000042c
 8002678:	20000428 	.word	0x20000428

0800267c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002684:	f000 f852 	bl	800272c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002688:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <prvIdleTask+0x28>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d9f9      	bls.n	8002684 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002690:	4b05      	ldr	r3, [pc, #20]	@ (80026a8 <prvIdleTask+0x2c>)
 8002692:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	f3bf 8f4f 	dsb	sy
 800269c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80026a0:	e7f0      	b.n	8002684 <prvIdleTask+0x8>
 80026a2:	bf00      	nop
 80026a4:	2000042c 	.word	0x2000042c
 80026a8:	e000ed04 	.word	0xe000ed04

080026ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80026b2:	2300      	movs	r3, #0
 80026b4:	607b      	str	r3, [r7, #4]
 80026b6:	e00c      	b.n	80026d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	4613      	mov	r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	4413      	add	r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	4a12      	ldr	r2, [pc, #72]	@ (800270c <prvInitialiseTaskLists+0x60>)
 80026c4:	4413      	add	r3, r2
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7ff fb38 	bl	8001d3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	3301      	adds	r3, #1
 80026d0:	607b      	str	r3, [r7, #4]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2b06      	cmp	r3, #6
 80026d6:	d9ef      	bls.n	80026b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80026d8:	480d      	ldr	r0, [pc, #52]	@ (8002710 <prvInitialiseTaskLists+0x64>)
 80026da:	f7ff fb2f 	bl	8001d3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80026de:	480d      	ldr	r0, [pc, #52]	@ (8002714 <prvInitialiseTaskLists+0x68>)
 80026e0:	f7ff fb2c 	bl	8001d3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80026e4:	480c      	ldr	r0, [pc, #48]	@ (8002718 <prvInitialiseTaskLists+0x6c>)
 80026e6:	f7ff fb29 	bl	8001d3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80026ea:	480c      	ldr	r0, [pc, #48]	@ (800271c <prvInitialiseTaskLists+0x70>)
 80026ec:	f7ff fb26 	bl	8001d3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80026f0:	480b      	ldr	r0, [pc, #44]	@ (8002720 <prvInitialiseTaskLists+0x74>)
 80026f2:	f7ff fb23 	bl	8001d3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80026f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002724 <prvInitialiseTaskLists+0x78>)
 80026f8:	4a05      	ldr	r2, [pc, #20]	@ (8002710 <prvInitialiseTaskLists+0x64>)
 80026fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80026fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002728 <prvInitialiseTaskLists+0x7c>)
 80026fe:	4a05      	ldr	r2, [pc, #20]	@ (8002714 <prvInitialiseTaskLists+0x68>)
 8002700:	601a      	str	r2, [r3, #0]
}
 8002702:	bf00      	nop
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	2000042c 	.word	0x2000042c
 8002710:	200004b8 	.word	0x200004b8
 8002714:	200004cc 	.word	0x200004cc
 8002718:	200004e8 	.word	0x200004e8
 800271c:	200004fc 	.word	0x200004fc
 8002720:	20000514 	.word	0x20000514
 8002724:	200004e0 	.word	0x200004e0
 8002728:	200004e4 	.word	0x200004e4

0800272c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002732:	e019      	b.n	8002768 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002734:	f000 f9ea 	bl	8002b0c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002738:	4b10      	ldr	r3, [pc, #64]	@ (800277c <prvCheckTasksWaitingTermination+0x50>)
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3304      	adds	r3, #4
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff fb7f 	bl	8001e48 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800274a:	4b0d      	ldr	r3, [pc, #52]	@ (8002780 <prvCheckTasksWaitingTermination+0x54>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	3b01      	subs	r3, #1
 8002750:	4a0b      	ldr	r2, [pc, #44]	@ (8002780 <prvCheckTasksWaitingTermination+0x54>)
 8002752:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002754:	4b0b      	ldr	r3, [pc, #44]	@ (8002784 <prvCheckTasksWaitingTermination+0x58>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	3b01      	subs	r3, #1
 800275a:	4a0a      	ldr	r2, [pc, #40]	@ (8002784 <prvCheckTasksWaitingTermination+0x58>)
 800275c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800275e:	f000 fa05 	bl	8002b6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f000 f810 	bl	8002788 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002768:	4b06      	ldr	r3, [pc, #24]	@ (8002784 <prvCheckTasksWaitingTermination+0x58>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d1e1      	bne.n	8002734 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002770:	bf00      	nop
 8002772:	bf00      	nop
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	200004fc 	.word	0x200004fc
 8002780:	20000528 	.word	0x20000528
 8002784:	20000510 	.word	0x20000510

08002788 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002796:	2b00      	cmp	r3, #0
 8002798:	d108      	bne.n	80027ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	4618      	mov	r0, r3
 80027a0:	f000 fb44 	bl	8002e2c <vPortFree>
				vPortFree( pxTCB );
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	f000 fb41 	bl	8002e2c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80027aa:	e019      	b.n	80027e0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d103      	bne.n	80027be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f000 fb38 	bl	8002e2c <vPortFree>
	}
 80027bc:	e010      	b.n	80027e0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d00b      	beq.n	80027e0 <prvDeleteTCB+0x58>
	__asm volatile
 80027c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027cc:	f383 8811 	msr	BASEPRI, r3
 80027d0:	f3bf 8f6f 	isb	sy
 80027d4:	f3bf 8f4f 	dsb	sy
 80027d8:	60fb      	str	r3, [r7, #12]
}
 80027da:	bf00      	nop
 80027dc:	bf00      	nop
 80027de:	e7fd      	b.n	80027dc <prvDeleteTCB+0x54>
	}
 80027e0:	bf00      	nop
 80027e2:	3710      	adds	r7, #16
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80027ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002820 <prvResetNextTaskUnblockTime+0x38>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d104      	bne.n	8002802 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80027f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002824 <prvResetNextTaskUnblockTime+0x3c>)
 80027fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002800:	e008      	b.n	8002814 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002802:	4b07      	ldr	r3, [pc, #28]	@ (8002820 <prvResetNextTaskUnblockTime+0x38>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	4a04      	ldr	r2, [pc, #16]	@ (8002824 <prvResetNextTaskUnblockTime+0x3c>)
 8002812:	6013      	str	r3, [r2, #0]
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	bc80      	pop	{r7}
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	200004e0 	.word	0x200004e0
 8002824:	20000548 	.word	0x20000548

08002828 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800282e:	4b0b      	ldr	r3, [pc, #44]	@ (800285c <xTaskGetSchedulerState+0x34>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d102      	bne.n	800283c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002836:	2301      	movs	r3, #1
 8002838:	607b      	str	r3, [r7, #4]
 800283a:	e008      	b.n	800284e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800283c:	4b08      	ldr	r3, [pc, #32]	@ (8002860 <xTaskGetSchedulerState+0x38>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d102      	bne.n	800284a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002844:	2302      	movs	r3, #2
 8002846:	607b      	str	r3, [r7, #4]
 8002848:	e001      	b.n	800284e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800284a:	2300      	movs	r3, #0
 800284c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800284e:	687b      	ldr	r3, [r7, #4]
	}
 8002850:	4618      	mov	r0, r3
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	bc80      	pop	{r7}
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	20000534 	.word	0x20000534
 8002860:	20000550 	.word	0x20000550

08002864 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800286e:	4b29      	ldr	r3, [pc, #164]	@ (8002914 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002874:	4b28      	ldr	r3, [pc, #160]	@ (8002918 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	3304      	adds	r3, #4
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff fae4 	bl	8001e48 <uxListRemove>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d10b      	bne.n	800289e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002886:	4b24      	ldr	r3, [pc, #144]	@ (8002918 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800288c:	2201      	movs	r2, #1
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	43da      	mvns	r2, r3
 8002894:	4b21      	ldr	r3, [pc, #132]	@ (800291c <prvAddCurrentTaskToDelayedList+0xb8>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4013      	ands	r3, r2
 800289a:	4a20      	ldr	r2, [pc, #128]	@ (800291c <prvAddCurrentTaskToDelayedList+0xb8>)
 800289c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80028a4:	d10a      	bne.n	80028bc <prvAddCurrentTaskToDelayedList+0x58>
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d007      	beq.n	80028bc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80028ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002918 <prvAddCurrentTaskToDelayedList+0xb4>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	3304      	adds	r3, #4
 80028b2:	4619      	mov	r1, r3
 80028b4:	481a      	ldr	r0, [pc, #104]	@ (8002920 <prvAddCurrentTaskToDelayedList+0xbc>)
 80028b6:	f7ff fa6c 	bl	8001d92 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80028ba:	e026      	b.n	800290a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80028bc:	68fa      	ldr	r2, [r7, #12]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4413      	add	r3, r2
 80028c2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80028c4:	4b14      	ldr	r3, [pc, #80]	@ (8002918 <prvAddCurrentTaskToDelayedList+0xb4>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68ba      	ldr	r2, [r7, #8]
 80028ca:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80028cc:	68ba      	ldr	r2, [r7, #8]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d209      	bcs.n	80028e8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80028d4:	4b13      	ldr	r3, [pc, #76]	@ (8002924 <prvAddCurrentTaskToDelayedList+0xc0>)
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002918 <prvAddCurrentTaskToDelayedList+0xb4>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	3304      	adds	r3, #4
 80028de:	4619      	mov	r1, r3
 80028e0:	4610      	mov	r0, r2
 80028e2:	f7ff fa79 	bl	8001dd8 <vListInsert>
}
 80028e6:	e010      	b.n	800290a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80028e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002928 <prvAddCurrentTaskToDelayedList+0xc4>)
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	4b0a      	ldr	r3, [pc, #40]	@ (8002918 <prvAddCurrentTaskToDelayedList+0xb4>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	3304      	adds	r3, #4
 80028f2:	4619      	mov	r1, r3
 80028f4:	4610      	mov	r0, r2
 80028f6:	f7ff fa6f 	bl	8001dd8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80028fa:	4b0c      	ldr	r3, [pc, #48]	@ (800292c <prvAddCurrentTaskToDelayedList+0xc8>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	68ba      	ldr	r2, [r7, #8]
 8002900:	429a      	cmp	r2, r3
 8002902:	d202      	bcs.n	800290a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002904:	4a09      	ldr	r2, [pc, #36]	@ (800292c <prvAddCurrentTaskToDelayedList+0xc8>)
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	6013      	str	r3, [r2, #0]
}
 800290a:	bf00      	nop
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	2000052c 	.word	0x2000052c
 8002918:	20000428 	.word	0x20000428
 800291c:	20000530 	.word	0x20000530
 8002920:	20000514 	.word	0x20000514
 8002924:	200004e4 	.word	0x200004e4
 8002928:	200004e0 	.word	0x200004e0
 800292c:	20000548 	.word	0x20000548

08002930 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	3b04      	subs	r3, #4
 8002940:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002948:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	3b04      	subs	r3, #4
 800294e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	f023 0201 	bic.w	r2, r3, #1
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	3b04      	subs	r3, #4
 800295e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002960:	4a08      	ldr	r2, [pc, #32]	@ (8002984 <pxPortInitialiseStack+0x54>)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	3b14      	subs	r3, #20
 800296a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	3b20      	subs	r3, #32
 8002976:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002978:	68fb      	ldr	r3, [r7, #12]
}
 800297a:	4618      	mov	r0, r3
 800297c:	3714      	adds	r7, #20
 800297e:	46bd      	mov	sp, r7
 8002980:	bc80      	pop	{r7}
 8002982:	4770      	bx	lr
 8002984:	08002989 	.word	0x08002989

08002988 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800298e:	2300      	movs	r3, #0
 8002990:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002992:	4b12      	ldr	r3, [pc, #72]	@ (80029dc <prvTaskExitError+0x54>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800299a:	d00b      	beq.n	80029b4 <prvTaskExitError+0x2c>
	__asm volatile
 800299c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029a0:	f383 8811 	msr	BASEPRI, r3
 80029a4:	f3bf 8f6f 	isb	sy
 80029a8:	f3bf 8f4f 	dsb	sy
 80029ac:	60fb      	str	r3, [r7, #12]
}
 80029ae:	bf00      	nop
 80029b0:	bf00      	nop
 80029b2:	e7fd      	b.n	80029b0 <prvTaskExitError+0x28>
	__asm volatile
 80029b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029b8:	f383 8811 	msr	BASEPRI, r3
 80029bc:	f3bf 8f6f 	isb	sy
 80029c0:	f3bf 8f4f 	dsb	sy
 80029c4:	60bb      	str	r3, [r7, #8]
}
 80029c6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80029c8:	bf00      	nop
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d0fc      	beq.n	80029ca <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80029d0:	bf00      	nop
 80029d2:	bf00      	nop
 80029d4:	3714      	adds	r7, #20
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr
 80029dc:	2000000c 	.word	0x2000000c

080029e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80029e0:	4b07      	ldr	r3, [pc, #28]	@ (8002a00 <pxCurrentTCBConst2>)
 80029e2:	6819      	ldr	r1, [r3, #0]
 80029e4:	6808      	ldr	r0, [r1, #0]
 80029e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80029ea:	f380 8809 	msr	PSP, r0
 80029ee:	f3bf 8f6f 	isb	sy
 80029f2:	f04f 0000 	mov.w	r0, #0
 80029f6:	f380 8811 	msr	BASEPRI, r0
 80029fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80029fe:	4770      	bx	lr

08002a00 <pxCurrentTCBConst2>:
 8002a00:	20000428 	.word	0x20000428
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002a04:	bf00      	nop
 8002a06:	bf00      	nop

08002a08 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8002a08:	4806      	ldr	r0, [pc, #24]	@ (8002a24 <prvPortStartFirstTask+0x1c>)
 8002a0a:	6800      	ldr	r0, [r0, #0]
 8002a0c:	6800      	ldr	r0, [r0, #0]
 8002a0e:	f380 8808 	msr	MSP, r0
 8002a12:	b662      	cpsie	i
 8002a14:	b661      	cpsie	f
 8002a16:	f3bf 8f4f 	dsb	sy
 8002a1a:	f3bf 8f6f 	isb	sy
 8002a1e:	df00      	svc	0
 8002a20:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002a22:	bf00      	nop
 8002a24:	e000ed08 	.word	0xe000ed08

08002a28 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002a2e:	4b32      	ldr	r3, [pc, #200]	@ (8002af8 <xPortStartScheduler+0xd0>)
 8002a30:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	22ff      	movs	r2, #255	@ 0xff
 8002a3e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002a48:	78fb      	ldrb	r3, [r7, #3]
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002a50:	b2da      	uxtb	r2, r3
 8002a52:	4b2a      	ldr	r3, [pc, #168]	@ (8002afc <xPortStartScheduler+0xd4>)
 8002a54:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002a56:	4b2a      	ldr	r3, [pc, #168]	@ (8002b00 <xPortStartScheduler+0xd8>)
 8002a58:	2207      	movs	r2, #7
 8002a5a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002a5c:	e009      	b.n	8002a72 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8002a5e:	4b28      	ldr	r3, [pc, #160]	@ (8002b00 <xPortStartScheduler+0xd8>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	3b01      	subs	r3, #1
 8002a64:	4a26      	ldr	r2, [pc, #152]	@ (8002b00 <xPortStartScheduler+0xd8>)
 8002a66:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002a68:	78fb      	ldrb	r3, [r7, #3]
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002a72:	78fb      	ldrb	r3, [r7, #3]
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a7a:	2b80      	cmp	r3, #128	@ 0x80
 8002a7c:	d0ef      	beq.n	8002a5e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002a7e:	4b20      	ldr	r3, [pc, #128]	@ (8002b00 <xPortStartScheduler+0xd8>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f1c3 0307 	rsb	r3, r3, #7
 8002a86:	2b04      	cmp	r3, #4
 8002a88:	d00b      	beq.n	8002aa2 <xPortStartScheduler+0x7a>
	__asm volatile
 8002a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a8e:	f383 8811 	msr	BASEPRI, r3
 8002a92:	f3bf 8f6f 	isb	sy
 8002a96:	f3bf 8f4f 	dsb	sy
 8002a9a:	60bb      	str	r3, [r7, #8]
}
 8002a9c:	bf00      	nop
 8002a9e:	bf00      	nop
 8002aa0:	e7fd      	b.n	8002a9e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002aa2:	4b17      	ldr	r3, [pc, #92]	@ (8002b00 <xPortStartScheduler+0xd8>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	021b      	lsls	r3, r3, #8
 8002aa8:	4a15      	ldr	r2, [pc, #84]	@ (8002b00 <xPortStartScheduler+0xd8>)
 8002aaa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002aac:	4b14      	ldr	r3, [pc, #80]	@ (8002b00 <xPortStartScheduler+0xd8>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002ab4:	4a12      	ldr	r2, [pc, #72]	@ (8002b00 <xPortStartScheduler+0xd8>)
 8002ab6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	b2da      	uxtb	r2, r3
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002ac0:	4b10      	ldr	r3, [pc, #64]	@ (8002b04 <xPortStartScheduler+0xdc>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a0f      	ldr	r2, [pc, #60]	@ (8002b04 <xPortStartScheduler+0xdc>)
 8002ac6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002aca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002acc:	4b0d      	ldr	r3, [pc, #52]	@ (8002b04 <xPortStartScheduler+0xdc>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a0c      	ldr	r2, [pc, #48]	@ (8002b04 <xPortStartScheduler+0xdc>)
 8002ad2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002ad6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002ad8:	f000 f8b8 	bl	8002c4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002adc:	4b0a      	ldr	r3, [pc, #40]	@ (8002b08 <xPortStartScheduler+0xe0>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002ae2:	f7ff ff91 	bl	8002a08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002ae6:	f7ff fd6d 	bl	80025c4 <vTaskSwitchContext>
	prvTaskExitError();
 8002aea:	f7ff ff4d 	bl	8002988 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3710      	adds	r7, #16
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	e000e400 	.word	0xe000e400
 8002afc:	20000554 	.word	0x20000554
 8002b00:	20000558 	.word	0x20000558
 8002b04:	e000ed20 	.word	0xe000ed20
 8002b08:	2000000c 	.word	0x2000000c

08002b0c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
	__asm volatile
 8002b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b16:	f383 8811 	msr	BASEPRI, r3
 8002b1a:	f3bf 8f6f 	isb	sy
 8002b1e:	f3bf 8f4f 	dsb	sy
 8002b22:	607b      	str	r3, [r7, #4]
}
 8002b24:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002b26:	4b0f      	ldr	r3, [pc, #60]	@ (8002b64 <vPortEnterCritical+0x58>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b64 <vPortEnterCritical+0x58>)
 8002b2e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002b30:	4b0c      	ldr	r3, [pc, #48]	@ (8002b64 <vPortEnterCritical+0x58>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d110      	bne.n	8002b5a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002b38:	4b0b      	ldr	r3, [pc, #44]	@ (8002b68 <vPortEnterCritical+0x5c>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00b      	beq.n	8002b5a <vPortEnterCritical+0x4e>
	__asm volatile
 8002b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b46:	f383 8811 	msr	BASEPRI, r3
 8002b4a:	f3bf 8f6f 	isb	sy
 8002b4e:	f3bf 8f4f 	dsb	sy
 8002b52:	603b      	str	r3, [r7, #0]
}
 8002b54:	bf00      	nop
 8002b56:	bf00      	nop
 8002b58:	e7fd      	b.n	8002b56 <vPortEnterCritical+0x4a>
	}
}
 8002b5a:	bf00      	nop
 8002b5c:	370c      	adds	r7, #12
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bc80      	pop	{r7}
 8002b62:	4770      	bx	lr
 8002b64:	2000000c 	.word	0x2000000c
 8002b68:	e000ed04 	.word	0xe000ed04

08002b6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002b72:	4b12      	ldr	r3, [pc, #72]	@ (8002bbc <vPortExitCritical+0x50>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d10b      	bne.n	8002b92 <vPortExitCritical+0x26>
	__asm volatile
 8002b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b7e:	f383 8811 	msr	BASEPRI, r3
 8002b82:	f3bf 8f6f 	isb	sy
 8002b86:	f3bf 8f4f 	dsb	sy
 8002b8a:	607b      	str	r3, [r7, #4]
}
 8002b8c:	bf00      	nop
 8002b8e:	bf00      	nop
 8002b90:	e7fd      	b.n	8002b8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002b92:	4b0a      	ldr	r3, [pc, #40]	@ (8002bbc <vPortExitCritical+0x50>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	3b01      	subs	r3, #1
 8002b98:	4a08      	ldr	r2, [pc, #32]	@ (8002bbc <vPortExitCritical+0x50>)
 8002b9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002b9c:	4b07      	ldr	r3, [pc, #28]	@ (8002bbc <vPortExitCritical+0x50>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d105      	bne.n	8002bb0 <vPortExitCritical+0x44>
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002bae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002bb0:	bf00      	nop
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bc80      	pop	{r7}
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	2000000c 	.word	0x2000000c

08002bc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002bc0:	f3ef 8009 	mrs	r0, PSP
 8002bc4:	f3bf 8f6f 	isb	sy
 8002bc8:	4b0d      	ldr	r3, [pc, #52]	@ (8002c00 <pxCurrentTCBConst>)
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002bd0:	6010      	str	r0, [r2, #0]
 8002bd2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002bd6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002bda:	f380 8811 	msr	BASEPRI, r0
 8002bde:	f7ff fcf1 	bl	80025c4 <vTaskSwitchContext>
 8002be2:	f04f 0000 	mov.w	r0, #0
 8002be6:	f380 8811 	msr	BASEPRI, r0
 8002bea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002bee:	6819      	ldr	r1, [r3, #0]
 8002bf0:	6808      	ldr	r0, [r1, #0]
 8002bf2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002bf6:	f380 8809 	msr	PSP, r0
 8002bfa:	f3bf 8f6f 	isb	sy
 8002bfe:	4770      	bx	lr

08002c00 <pxCurrentTCBConst>:
 8002c00:	20000428 	.word	0x20000428
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002c04:	bf00      	nop
 8002c06:	bf00      	nop

08002c08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
	__asm volatile
 8002c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c12:	f383 8811 	msr	BASEPRI, r3
 8002c16:	f3bf 8f6f 	isb	sy
 8002c1a:	f3bf 8f4f 	dsb	sy
 8002c1e:	607b      	str	r3, [r7, #4]
}
 8002c20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002c22:	f7ff fc15 	bl	8002450 <xTaskIncrementTick>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d003      	beq.n	8002c34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002c2c:	4b06      	ldr	r3, [pc, #24]	@ (8002c48 <xPortSysTickHandler+0x40>)
 8002c2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	2300      	movs	r3, #0
 8002c36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	f383 8811 	msr	BASEPRI, r3
}
 8002c3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002c40:	bf00      	nop
 8002c42:	3708      	adds	r7, #8
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	e000ed04 	.word	0xe000ed04

08002c4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002c50:	4b0a      	ldr	r3, [pc, #40]	@ (8002c7c <vPortSetupTimerInterrupt+0x30>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002c56:	4b0a      	ldr	r3, [pc, #40]	@ (8002c80 <vPortSetupTimerInterrupt+0x34>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002c5c:	4b09      	ldr	r3, [pc, #36]	@ (8002c84 <vPortSetupTimerInterrupt+0x38>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a09      	ldr	r2, [pc, #36]	@ (8002c88 <vPortSetupTimerInterrupt+0x3c>)
 8002c62:	fba2 2303 	umull	r2, r3, r2, r3
 8002c66:	099b      	lsrs	r3, r3, #6
 8002c68:	4a08      	ldr	r2, [pc, #32]	@ (8002c8c <vPortSetupTimerInterrupt+0x40>)
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002c6e:	4b03      	ldr	r3, [pc, #12]	@ (8002c7c <vPortSetupTimerInterrupt+0x30>)
 8002c70:	2207      	movs	r2, #7
 8002c72:	601a      	str	r2, [r3, #0]
}
 8002c74:	bf00      	nop
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr
 8002c7c:	e000e010 	.word	0xe000e010
 8002c80:	e000e018 	.word	0xe000e018
 8002c84:	20000000 	.word	0x20000000
 8002c88:	10624dd3 	.word	0x10624dd3
 8002c8c:	e000e014 	.word	0xe000e014

08002c90 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08a      	sub	sp, #40	@ 0x28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002c9c:	f7ff fb2c 	bl	80022f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002ca0:	4b5c      	ldr	r3, [pc, #368]	@ (8002e14 <pvPortMalloc+0x184>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002ca8:	f000 f924 	bl	8002ef4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002cac:	4b5a      	ldr	r3, [pc, #360]	@ (8002e18 <pvPortMalloc+0x188>)
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f040 8095 	bne.w	8002de4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d01e      	beq.n	8002cfe <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002cc0:	2208      	movs	r2, #8
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4413      	add	r3, r2
 8002cc6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d015      	beq.n	8002cfe <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f023 0307 	bic.w	r3, r3, #7
 8002cd8:	3308      	adds	r3, #8
 8002cda:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f003 0307 	and.w	r3, r3, #7
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00b      	beq.n	8002cfe <pvPortMalloc+0x6e>
	__asm volatile
 8002ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cea:	f383 8811 	msr	BASEPRI, r3
 8002cee:	f3bf 8f6f 	isb	sy
 8002cf2:	f3bf 8f4f 	dsb	sy
 8002cf6:	617b      	str	r3, [r7, #20]
}
 8002cf8:	bf00      	nop
 8002cfa:	bf00      	nop
 8002cfc:	e7fd      	b.n	8002cfa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d06f      	beq.n	8002de4 <pvPortMalloc+0x154>
 8002d04:	4b45      	ldr	r3, [pc, #276]	@ (8002e1c <pvPortMalloc+0x18c>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d86a      	bhi.n	8002de4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002d0e:	4b44      	ldr	r3, [pc, #272]	@ (8002e20 <pvPortMalloc+0x190>)
 8002d10:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002d12:	4b43      	ldr	r3, [pc, #268]	@ (8002e20 <pvPortMalloc+0x190>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002d18:	e004      	b.n	8002d24 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d1c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d903      	bls.n	8002d36 <pvPortMalloc+0xa6>
 8002d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1f1      	bne.n	8002d1a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002d36:	4b37      	ldr	r3, [pc, #220]	@ (8002e14 <pvPortMalloc+0x184>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d051      	beq.n	8002de4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002d40:	6a3b      	ldr	r3, [r7, #32]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2208      	movs	r2, #8
 8002d46:	4413      	add	r3, r2
 8002d48:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	6a3b      	ldr	r3, [r7, #32]
 8002d50:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d54:	685a      	ldr	r2, [r3, #4]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	1ad2      	subs	r2, r2, r3
 8002d5a:	2308      	movs	r3, #8
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d920      	bls.n	8002da4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002d62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4413      	add	r3, r2
 8002d68:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	f003 0307 	and.w	r3, r3, #7
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d00b      	beq.n	8002d8c <pvPortMalloc+0xfc>
	__asm volatile
 8002d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d78:	f383 8811 	msr	BASEPRI, r3
 8002d7c:	f3bf 8f6f 	isb	sy
 8002d80:	f3bf 8f4f 	dsb	sy
 8002d84:	613b      	str	r3, [r7, #16]
}
 8002d86:	bf00      	nop
 8002d88:	bf00      	nop
 8002d8a:	e7fd      	b.n	8002d88 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d8e:	685a      	ldr	r2, [r3, #4]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	1ad2      	subs	r2, r2, r3
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002d9e:	69b8      	ldr	r0, [r7, #24]
 8002da0:	f000 f90a 	bl	8002fb8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002da4:	4b1d      	ldr	r3, [pc, #116]	@ (8002e1c <pvPortMalloc+0x18c>)
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	4a1b      	ldr	r2, [pc, #108]	@ (8002e1c <pvPortMalloc+0x18c>)
 8002db0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002db2:	4b1a      	ldr	r3, [pc, #104]	@ (8002e1c <pvPortMalloc+0x18c>)
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	4b1b      	ldr	r3, [pc, #108]	@ (8002e24 <pvPortMalloc+0x194>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d203      	bcs.n	8002dc6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002dbe:	4b17      	ldr	r3, [pc, #92]	@ (8002e1c <pvPortMalloc+0x18c>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a18      	ldr	r2, [pc, #96]	@ (8002e24 <pvPortMalloc+0x194>)
 8002dc4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc8:	685a      	ldr	r2, [r3, #4]
 8002dca:	4b13      	ldr	r3, [pc, #76]	@ (8002e18 <pvPortMalloc+0x188>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8002dda:	4b13      	ldr	r3, [pc, #76]	@ (8002e28 <pvPortMalloc+0x198>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	3301      	adds	r3, #1
 8002de0:	4a11      	ldr	r2, [pc, #68]	@ (8002e28 <pvPortMalloc+0x198>)
 8002de2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002de4:	f7ff fa96 	bl	8002314 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	f003 0307 	and.w	r3, r3, #7
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d00b      	beq.n	8002e0a <pvPortMalloc+0x17a>
	__asm volatile
 8002df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002df6:	f383 8811 	msr	BASEPRI, r3
 8002dfa:	f3bf 8f6f 	isb	sy
 8002dfe:	f3bf 8f4f 	dsb	sy
 8002e02:	60fb      	str	r3, [r7, #12]
}
 8002e04:	bf00      	nop
 8002e06:	bf00      	nop
 8002e08:	e7fd      	b.n	8002e06 <pvPortMalloc+0x176>
	return pvReturn;
 8002e0a:	69fb      	ldr	r3, [r7, #28]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3728      	adds	r7, #40	@ 0x28
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	20001164 	.word	0x20001164
 8002e18:	20001178 	.word	0x20001178
 8002e1c:	20001168 	.word	0x20001168
 8002e20:	2000115c 	.word	0x2000115c
 8002e24:	2000116c 	.word	0x2000116c
 8002e28:	20001170 	.word	0x20001170

08002e2c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b086      	sub	sp, #24
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d04f      	beq.n	8002ede <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002e3e:	2308      	movs	r3, #8
 8002e40:	425b      	negs	r3, r3
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	4413      	add	r3, r2
 8002e46:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	685a      	ldr	r2, [r3, #4]
 8002e50:	4b25      	ldr	r3, [pc, #148]	@ (8002ee8 <vPortFree+0xbc>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4013      	ands	r3, r2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d10b      	bne.n	8002e72 <vPortFree+0x46>
	__asm volatile
 8002e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e5e:	f383 8811 	msr	BASEPRI, r3
 8002e62:	f3bf 8f6f 	isb	sy
 8002e66:	f3bf 8f4f 	dsb	sy
 8002e6a:	60fb      	str	r3, [r7, #12]
}
 8002e6c:	bf00      	nop
 8002e6e:	bf00      	nop
 8002e70:	e7fd      	b.n	8002e6e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00b      	beq.n	8002e92 <vPortFree+0x66>
	__asm volatile
 8002e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e7e:	f383 8811 	msr	BASEPRI, r3
 8002e82:	f3bf 8f6f 	isb	sy
 8002e86:	f3bf 8f4f 	dsb	sy
 8002e8a:	60bb      	str	r3, [r7, #8]
}
 8002e8c:	bf00      	nop
 8002e8e:	bf00      	nop
 8002e90:	e7fd      	b.n	8002e8e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	685a      	ldr	r2, [r3, #4]
 8002e96:	4b14      	ldr	r3, [pc, #80]	@ (8002ee8 <vPortFree+0xbc>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d01e      	beq.n	8002ede <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d11a      	bne.n	8002ede <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee8 <vPortFree+0xbc>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	43db      	mvns	r3, r3
 8002eb2:	401a      	ands	r2, r3
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002eb8:	f7ff fa1e 	bl	80022f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	685a      	ldr	r2, [r3, #4]
 8002ec0:	4b0a      	ldr	r3, [pc, #40]	@ (8002eec <vPortFree+0xc0>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4413      	add	r3, r2
 8002ec6:	4a09      	ldr	r2, [pc, #36]	@ (8002eec <vPortFree+0xc0>)
 8002ec8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002eca:	6938      	ldr	r0, [r7, #16]
 8002ecc:	f000 f874 	bl	8002fb8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002ed0:	4b07      	ldr	r3, [pc, #28]	@ (8002ef0 <vPortFree+0xc4>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	4a06      	ldr	r2, [pc, #24]	@ (8002ef0 <vPortFree+0xc4>)
 8002ed8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8002eda:	f7ff fa1b 	bl	8002314 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002ede:	bf00      	nop
 8002ee0:	3718      	adds	r7, #24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	20001178 	.word	0x20001178
 8002eec:	20001168 	.word	0x20001168
 8002ef0:	20001174 	.word	0x20001174

08002ef4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002efa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002efe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002f00:	4b27      	ldr	r3, [pc, #156]	@ (8002fa0 <prvHeapInit+0xac>)
 8002f02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f003 0307 	and.w	r3, r3, #7
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d00c      	beq.n	8002f28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	3307      	adds	r3, #7
 8002f12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f023 0307 	bic.w	r3, r3, #7
 8002f1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002f1c:	68ba      	ldr	r2, [r7, #8]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	4a1f      	ldr	r2, [pc, #124]	@ (8002fa0 <prvHeapInit+0xac>)
 8002f24:	4413      	add	r3, r2
 8002f26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002f2c:	4a1d      	ldr	r2, [pc, #116]	@ (8002fa4 <prvHeapInit+0xb0>)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002f32:	4b1c      	ldr	r3, [pc, #112]	@ (8002fa4 <prvHeapInit+0xb0>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68ba      	ldr	r2, [r7, #8]
 8002f3c:	4413      	add	r3, r2
 8002f3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002f40:	2208      	movs	r2, #8
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	1a9b      	subs	r3, r3, r2
 8002f46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f023 0307 	bic.w	r3, r3, #7
 8002f4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	4a15      	ldr	r2, [pc, #84]	@ (8002fa8 <prvHeapInit+0xb4>)
 8002f54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002f56:	4b14      	ldr	r3, [pc, #80]	@ (8002fa8 <prvHeapInit+0xb4>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002f5e:	4b12      	ldr	r3, [pc, #72]	@ (8002fa8 <prvHeapInit+0xb4>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2200      	movs	r2, #0
 8002f64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	68fa      	ldr	r2, [r7, #12]
 8002f6e:	1ad2      	subs	r2, r2, r3
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002f74:	4b0c      	ldr	r3, [pc, #48]	@ (8002fa8 <prvHeapInit+0xb4>)
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	4a0a      	ldr	r2, [pc, #40]	@ (8002fac <prvHeapInit+0xb8>)
 8002f82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	4a09      	ldr	r2, [pc, #36]	@ (8002fb0 <prvHeapInit+0xbc>)
 8002f8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002f8c:	4b09      	ldr	r3, [pc, #36]	@ (8002fb4 <prvHeapInit+0xc0>)
 8002f8e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002f92:	601a      	str	r2, [r3, #0]
}
 8002f94:	bf00      	nop
 8002f96:	3714      	adds	r7, #20
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bc80      	pop	{r7}
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	2000055c 	.word	0x2000055c
 8002fa4:	2000115c 	.word	0x2000115c
 8002fa8:	20001164 	.word	0x20001164
 8002fac:	2000116c 	.word	0x2000116c
 8002fb0:	20001168 	.word	0x20001168
 8002fb4:	20001178 	.word	0x20001178

08002fb8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b085      	sub	sp, #20
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002fc0:	4b27      	ldr	r3, [pc, #156]	@ (8003060 <prvInsertBlockIntoFreeList+0xa8>)
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	e002      	b.n	8002fcc <prvInsertBlockIntoFreeList+0x14>
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	60fb      	str	r3, [r7, #12]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d8f7      	bhi.n	8002fc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	68ba      	ldr	r2, [r7, #8]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d108      	bne.n	8002ffa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	685a      	ldr	r2, [r3, #4]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	441a      	add	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	68ba      	ldr	r2, [r7, #8]
 8003004:	441a      	add	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	429a      	cmp	r2, r3
 800300c:	d118      	bne.n	8003040 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	4b14      	ldr	r3, [pc, #80]	@ (8003064 <prvInsertBlockIntoFreeList+0xac>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	429a      	cmp	r2, r3
 8003018:	d00d      	beq.n	8003036 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685a      	ldr	r2, [r3, #4]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	441a      	add	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	e008      	b.n	8003048 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003036:	4b0b      	ldr	r3, [pc, #44]	@ (8003064 <prvInsertBlockIntoFreeList+0xac>)
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	601a      	str	r2, [r3, #0]
 800303e:	e003      	b.n	8003048 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003048:	68fa      	ldr	r2, [r7, #12]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	429a      	cmp	r2, r3
 800304e:	d002      	beq.n	8003056 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003056:	bf00      	nop
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	bc80      	pop	{r7}
 800305e:	4770      	bx	lr
 8003060:	2000115c 	.word	0x2000115c
 8003064:	20001164 	.word	0x20001164

08003068 <std>:
 8003068:	2300      	movs	r3, #0
 800306a:	b510      	push	{r4, lr}
 800306c:	4604      	mov	r4, r0
 800306e:	e9c0 3300 	strd	r3, r3, [r0]
 8003072:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003076:	6083      	str	r3, [r0, #8]
 8003078:	8181      	strh	r1, [r0, #12]
 800307a:	6643      	str	r3, [r0, #100]	@ 0x64
 800307c:	81c2      	strh	r2, [r0, #14]
 800307e:	6183      	str	r3, [r0, #24]
 8003080:	4619      	mov	r1, r3
 8003082:	2208      	movs	r2, #8
 8003084:	305c      	adds	r0, #92	@ 0x5c
 8003086:	f000 f9e7 	bl	8003458 <memset>
 800308a:	4b0d      	ldr	r3, [pc, #52]	@ (80030c0 <std+0x58>)
 800308c:	6224      	str	r4, [r4, #32]
 800308e:	6263      	str	r3, [r4, #36]	@ 0x24
 8003090:	4b0c      	ldr	r3, [pc, #48]	@ (80030c4 <std+0x5c>)
 8003092:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003094:	4b0c      	ldr	r3, [pc, #48]	@ (80030c8 <std+0x60>)
 8003096:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003098:	4b0c      	ldr	r3, [pc, #48]	@ (80030cc <std+0x64>)
 800309a:	6323      	str	r3, [r4, #48]	@ 0x30
 800309c:	4b0c      	ldr	r3, [pc, #48]	@ (80030d0 <std+0x68>)
 800309e:	429c      	cmp	r4, r3
 80030a0:	d006      	beq.n	80030b0 <std+0x48>
 80030a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80030a6:	4294      	cmp	r4, r2
 80030a8:	d002      	beq.n	80030b0 <std+0x48>
 80030aa:	33d0      	adds	r3, #208	@ 0xd0
 80030ac:	429c      	cmp	r4, r3
 80030ae:	d105      	bne.n	80030bc <std+0x54>
 80030b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80030b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030b8:	f000 ba46 	b.w	8003548 <__retarget_lock_init_recursive>
 80030bc:	bd10      	pop	{r4, pc}
 80030be:	bf00      	nop
 80030c0:	080032a9 	.word	0x080032a9
 80030c4:	080032cb 	.word	0x080032cb
 80030c8:	08003303 	.word	0x08003303
 80030cc:	08003327 	.word	0x08003327
 80030d0:	2000117c 	.word	0x2000117c

080030d4 <stdio_exit_handler>:
 80030d4:	4a02      	ldr	r2, [pc, #8]	@ (80030e0 <stdio_exit_handler+0xc>)
 80030d6:	4903      	ldr	r1, [pc, #12]	@ (80030e4 <stdio_exit_handler+0x10>)
 80030d8:	4803      	ldr	r0, [pc, #12]	@ (80030e8 <stdio_exit_handler+0x14>)
 80030da:	f000 b869 	b.w	80031b0 <_fwalk_sglue>
 80030de:	bf00      	nop
 80030e0:	20000010 	.word	0x20000010
 80030e4:	0800383d 	.word	0x0800383d
 80030e8:	20000020 	.word	0x20000020

080030ec <cleanup_stdio>:
 80030ec:	6841      	ldr	r1, [r0, #4]
 80030ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003120 <cleanup_stdio+0x34>)
 80030f0:	b510      	push	{r4, lr}
 80030f2:	4299      	cmp	r1, r3
 80030f4:	4604      	mov	r4, r0
 80030f6:	d001      	beq.n	80030fc <cleanup_stdio+0x10>
 80030f8:	f000 fba0 	bl	800383c <_fflush_r>
 80030fc:	68a1      	ldr	r1, [r4, #8]
 80030fe:	4b09      	ldr	r3, [pc, #36]	@ (8003124 <cleanup_stdio+0x38>)
 8003100:	4299      	cmp	r1, r3
 8003102:	d002      	beq.n	800310a <cleanup_stdio+0x1e>
 8003104:	4620      	mov	r0, r4
 8003106:	f000 fb99 	bl	800383c <_fflush_r>
 800310a:	68e1      	ldr	r1, [r4, #12]
 800310c:	4b06      	ldr	r3, [pc, #24]	@ (8003128 <cleanup_stdio+0x3c>)
 800310e:	4299      	cmp	r1, r3
 8003110:	d004      	beq.n	800311c <cleanup_stdio+0x30>
 8003112:	4620      	mov	r0, r4
 8003114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003118:	f000 bb90 	b.w	800383c <_fflush_r>
 800311c:	bd10      	pop	{r4, pc}
 800311e:	bf00      	nop
 8003120:	2000117c 	.word	0x2000117c
 8003124:	200011e4 	.word	0x200011e4
 8003128:	2000124c 	.word	0x2000124c

0800312c <global_stdio_init.part.0>:
 800312c:	b510      	push	{r4, lr}
 800312e:	4b0b      	ldr	r3, [pc, #44]	@ (800315c <global_stdio_init.part.0+0x30>)
 8003130:	4c0b      	ldr	r4, [pc, #44]	@ (8003160 <global_stdio_init.part.0+0x34>)
 8003132:	4a0c      	ldr	r2, [pc, #48]	@ (8003164 <global_stdio_init.part.0+0x38>)
 8003134:	4620      	mov	r0, r4
 8003136:	601a      	str	r2, [r3, #0]
 8003138:	2104      	movs	r1, #4
 800313a:	2200      	movs	r2, #0
 800313c:	f7ff ff94 	bl	8003068 <std>
 8003140:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003144:	2201      	movs	r2, #1
 8003146:	2109      	movs	r1, #9
 8003148:	f7ff ff8e 	bl	8003068 <std>
 800314c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003150:	2202      	movs	r2, #2
 8003152:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003156:	2112      	movs	r1, #18
 8003158:	f7ff bf86 	b.w	8003068 <std>
 800315c:	200012b4 	.word	0x200012b4
 8003160:	2000117c 	.word	0x2000117c
 8003164:	080030d5 	.word	0x080030d5

08003168 <__sfp_lock_acquire>:
 8003168:	4801      	ldr	r0, [pc, #4]	@ (8003170 <__sfp_lock_acquire+0x8>)
 800316a:	f000 b9ee 	b.w	800354a <__retarget_lock_acquire_recursive>
 800316e:	bf00      	nop
 8003170:	200012bd 	.word	0x200012bd

08003174 <__sfp_lock_release>:
 8003174:	4801      	ldr	r0, [pc, #4]	@ (800317c <__sfp_lock_release+0x8>)
 8003176:	f000 b9e9 	b.w	800354c <__retarget_lock_release_recursive>
 800317a:	bf00      	nop
 800317c:	200012bd 	.word	0x200012bd

08003180 <__sinit>:
 8003180:	b510      	push	{r4, lr}
 8003182:	4604      	mov	r4, r0
 8003184:	f7ff fff0 	bl	8003168 <__sfp_lock_acquire>
 8003188:	6a23      	ldr	r3, [r4, #32]
 800318a:	b11b      	cbz	r3, 8003194 <__sinit+0x14>
 800318c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003190:	f7ff bff0 	b.w	8003174 <__sfp_lock_release>
 8003194:	4b04      	ldr	r3, [pc, #16]	@ (80031a8 <__sinit+0x28>)
 8003196:	6223      	str	r3, [r4, #32]
 8003198:	4b04      	ldr	r3, [pc, #16]	@ (80031ac <__sinit+0x2c>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d1f5      	bne.n	800318c <__sinit+0xc>
 80031a0:	f7ff ffc4 	bl	800312c <global_stdio_init.part.0>
 80031a4:	e7f2      	b.n	800318c <__sinit+0xc>
 80031a6:	bf00      	nop
 80031a8:	080030ed 	.word	0x080030ed
 80031ac:	200012b4 	.word	0x200012b4

080031b0 <_fwalk_sglue>:
 80031b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031b4:	4607      	mov	r7, r0
 80031b6:	4688      	mov	r8, r1
 80031b8:	4614      	mov	r4, r2
 80031ba:	2600      	movs	r6, #0
 80031bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80031c0:	f1b9 0901 	subs.w	r9, r9, #1
 80031c4:	d505      	bpl.n	80031d2 <_fwalk_sglue+0x22>
 80031c6:	6824      	ldr	r4, [r4, #0]
 80031c8:	2c00      	cmp	r4, #0
 80031ca:	d1f7      	bne.n	80031bc <_fwalk_sglue+0xc>
 80031cc:	4630      	mov	r0, r6
 80031ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031d2:	89ab      	ldrh	r3, [r5, #12]
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d907      	bls.n	80031e8 <_fwalk_sglue+0x38>
 80031d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80031dc:	3301      	adds	r3, #1
 80031de:	d003      	beq.n	80031e8 <_fwalk_sglue+0x38>
 80031e0:	4629      	mov	r1, r5
 80031e2:	4638      	mov	r0, r7
 80031e4:	47c0      	blx	r8
 80031e6:	4306      	orrs	r6, r0
 80031e8:	3568      	adds	r5, #104	@ 0x68
 80031ea:	e7e9      	b.n	80031c0 <_fwalk_sglue+0x10>

080031ec <_puts_r>:
 80031ec:	6a03      	ldr	r3, [r0, #32]
 80031ee:	b570      	push	{r4, r5, r6, lr}
 80031f0:	4605      	mov	r5, r0
 80031f2:	460e      	mov	r6, r1
 80031f4:	6884      	ldr	r4, [r0, #8]
 80031f6:	b90b      	cbnz	r3, 80031fc <_puts_r+0x10>
 80031f8:	f7ff ffc2 	bl	8003180 <__sinit>
 80031fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80031fe:	07db      	lsls	r3, r3, #31
 8003200:	d405      	bmi.n	800320e <_puts_r+0x22>
 8003202:	89a3      	ldrh	r3, [r4, #12]
 8003204:	0598      	lsls	r0, r3, #22
 8003206:	d402      	bmi.n	800320e <_puts_r+0x22>
 8003208:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800320a:	f000 f99e 	bl	800354a <__retarget_lock_acquire_recursive>
 800320e:	89a3      	ldrh	r3, [r4, #12]
 8003210:	0719      	lsls	r1, r3, #28
 8003212:	d502      	bpl.n	800321a <_puts_r+0x2e>
 8003214:	6923      	ldr	r3, [r4, #16]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d135      	bne.n	8003286 <_puts_r+0x9a>
 800321a:	4621      	mov	r1, r4
 800321c:	4628      	mov	r0, r5
 800321e:	f000 f8c5 	bl	80033ac <__swsetup_r>
 8003222:	b380      	cbz	r0, 8003286 <_puts_r+0x9a>
 8003224:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003228:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800322a:	07da      	lsls	r2, r3, #31
 800322c:	d405      	bmi.n	800323a <_puts_r+0x4e>
 800322e:	89a3      	ldrh	r3, [r4, #12]
 8003230:	059b      	lsls	r3, r3, #22
 8003232:	d402      	bmi.n	800323a <_puts_r+0x4e>
 8003234:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003236:	f000 f989 	bl	800354c <__retarget_lock_release_recursive>
 800323a:	4628      	mov	r0, r5
 800323c:	bd70      	pop	{r4, r5, r6, pc}
 800323e:	2b00      	cmp	r3, #0
 8003240:	da04      	bge.n	800324c <_puts_r+0x60>
 8003242:	69a2      	ldr	r2, [r4, #24]
 8003244:	429a      	cmp	r2, r3
 8003246:	dc17      	bgt.n	8003278 <_puts_r+0x8c>
 8003248:	290a      	cmp	r1, #10
 800324a:	d015      	beq.n	8003278 <_puts_r+0x8c>
 800324c:	6823      	ldr	r3, [r4, #0]
 800324e:	1c5a      	adds	r2, r3, #1
 8003250:	6022      	str	r2, [r4, #0]
 8003252:	7019      	strb	r1, [r3, #0]
 8003254:	68a3      	ldr	r3, [r4, #8]
 8003256:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800325a:	3b01      	subs	r3, #1
 800325c:	60a3      	str	r3, [r4, #8]
 800325e:	2900      	cmp	r1, #0
 8003260:	d1ed      	bne.n	800323e <_puts_r+0x52>
 8003262:	2b00      	cmp	r3, #0
 8003264:	da11      	bge.n	800328a <_puts_r+0x9e>
 8003266:	4622      	mov	r2, r4
 8003268:	210a      	movs	r1, #10
 800326a:	4628      	mov	r0, r5
 800326c:	f000 f85f 	bl	800332e <__swbuf_r>
 8003270:	3001      	adds	r0, #1
 8003272:	d0d7      	beq.n	8003224 <_puts_r+0x38>
 8003274:	250a      	movs	r5, #10
 8003276:	e7d7      	b.n	8003228 <_puts_r+0x3c>
 8003278:	4622      	mov	r2, r4
 800327a:	4628      	mov	r0, r5
 800327c:	f000 f857 	bl	800332e <__swbuf_r>
 8003280:	3001      	adds	r0, #1
 8003282:	d1e7      	bne.n	8003254 <_puts_r+0x68>
 8003284:	e7ce      	b.n	8003224 <_puts_r+0x38>
 8003286:	3e01      	subs	r6, #1
 8003288:	e7e4      	b.n	8003254 <_puts_r+0x68>
 800328a:	6823      	ldr	r3, [r4, #0]
 800328c:	1c5a      	adds	r2, r3, #1
 800328e:	6022      	str	r2, [r4, #0]
 8003290:	220a      	movs	r2, #10
 8003292:	701a      	strb	r2, [r3, #0]
 8003294:	e7ee      	b.n	8003274 <_puts_r+0x88>
	...

08003298 <puts>:
 8003298:	4b02      	ldr	r3, [pc, #8]	@ (80032a4 <puts+0xc>)
 800329a:	4601      	mov	r1, r0
 800329c:	6818      	ldr	r0, [r3, #0]
 800329e:	f7ff bfa5 	b.w	80031ec <_puts_r>
 80032a2:	bf00      	nop
 80032a4:	2000001c 	.word	0x2000001c

080032a8 <__sread>:
 80032a8:	b510      	push	{r4, lr}
 80032aa:	460c      	mov	r4, r1
 80032ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032b0:	f000 f8fc 	bl	80034ac <_read_r>
 80032b4:	2800      	cmp	r0, #0
 80032b6:	bfab      	itete	ge
 80032b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80032ba:	89a3      	ldrhlt	r3, [r4, #12]
 80032bc:	181b      	addge	r3, r3, r0
 80032be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80032c2:	bfac      	ite	ge
 80032c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80032c6:	81a3      	strhlt	r3, [r4, #12]
 80032c8:	bd10      	pop	{r4, pc}

080032ca <__swrite>:
 80032ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032ce:	461f      	mov	r7, r3
 80032d0:	898b      	ldrh	r3, [r1, #12]
 80032d2:	4605      	mov	r5, r0
 80032d4:	05db      	lsls	r3, r3, #23
 80032d6:	460c      	mov	r4, r1
 80032d8:	4616      	mov	r6, r2
 80032da:	d505      	bpl.n	80032e8 <__swrite+0x1e>
 80032dc:	2302      	movs	r3, #2
 80032de:	2200      	movs	r2, #0
 80032e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032e4:	f000 f8d0 	bl	8003488 <_lseek_r>
 80032e8:	89a3      	ldrh	r3, [r4, #12]
 80032ea:	4632      	mov	r2, r6
 80032ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80032f0:	81a3      	strh	r3, [r4, #12]
 80032f2:	4628      	mov	r0, r5
 80032f4:	463b      	mov	r3, r7
 80032f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80032fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80032fe:	f000 b8e7 	b.w	80034d0 <_write_r>

08003302 <__sseek>:
 8003302:	b510      	push	{r4, lr}
 8003304:	460c      	mov	r4, r1
 8003306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800330a:	f000 f8bd 	bl	8003488 <_lseek_r>
 800330e:	1c43      	adds	r3, r0, #1
 8003310:	89a3      	ldrh	r3, [r4, #12]
 8003312:	bf15      	itete	ne
 8003314:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003316:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800331a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800331e:	81a3      	strheq	r3, [r4, #12]
 8003320:	bf18      	it	ne
 8003322:	81a3      	strhne	r3, [r4, #12]
 8003324:	bd10      	pop	{r4, pc}

08003326 <__sclose>:
 8003326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800332a:	f000 b89d 	b.w	8003468 <_close_r>

0800332e <__swbuf_r>:
 800332e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003330:	460e      	mov	r6, r1
 8003332:	4614      	mov	r4, r2
 8003334:	4605      	mov	r5, r0
 8003336:	b118      	cbz	r0, 8003340 <__swbuf_r+0x12>
 8003338:	6a03      	ldr	r3, [r0, #32]
 800333a:	b90b      	cbnz	r3, 8003340 <__swbuf_r+0x12>
 800333c:	f7ff ff20 	bl	8003180 <__sinit>
 8003340:	69a3      	ldr	r3, [r4, #24]
 8003342:	60a3      	str	r3, [r4, #8]
 8003344:	89a3      	ldrh	r3, [r4, #12]
 8003346:	071a      	lsls	r2, r3, #28
 8003348:	d501      	bpl.n	800334e <__swbuf_r+0x20>
 800334a:	6923      	ldr	r3, [r4, #16]
 800334c:	b943      	cbnz	r3, 8003360 <__swbuf_r+0x32>
 800334e:	4621      	mov	r1, r4
 8003350:	4628      	mov	r0, r5
 8003352:	f000 f82b 	bl	80033ac <__swsetup_r>
 8003356:	b118      	cbz	r0, 8003360 <__swbuf_r+0x32>
 8003358:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800335c:	4638      	mov	r0, r7
 800335e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003360:	6823      	ldr	r3, [r4, #0]
 8003362:	6922      	ldr	r2, [r4, #16]
 8003364:	b2f6      	uxtb	r6, r6
 8003366:	1a98      	subs	r0, r3, r2
 8003368:	6963      	ldr	r3, [r4, #20]
 800336a:	4637      	mov	r7, r6
 800336c:	4283      	cmp	r3, r0
 800336e:	dc05      	bgt.n	800337c <__swbuf_r+0x4e>
 8003370:	4621      	mov	r1, r4
 8003372:	4628      	mov	r0, r5
 8003374:	f000 fa62 	bl	800383c <_fflush_r>
 8003378:	2800      	cmp	r0, #0
 800337a:	d1ed      	bne.n	8003358 <__swbuf_r+0x2a>
 800337c:	68a3      	ldr	r3, [r4, #8]
 800337e:	3b01      	subs	r3, #1
 8003380:	60a3      	str	r3, [r4, #8]
 8003382:	6823      	ldr	r3, [r4, #0]
 8003384:	1c5a      	adds	r2, r3, #1
 8003386:	6022      	str	r2, [r4, #0]
 8003388:	701e      	strb	r6, [r3, #0]
 800338a:	6962      	ldr	r2, [r4, #20]
 800338c:	1c43      	adds	r3, r0, #1
 800338e:	429a      	cmp	r2, r3
 8003390:	d004      	beq.n	800339c <__swbuf_r+0x6e>
 8003392:	89a3      	ldrh	r3, [r4, #12]
 8003394:	07db      	lsls	r3, r3, #31
 8003396:	d5e1      	bpl.n	800335c <__swbuf_r+0x2e>
 8003398:	2e0a      	cmp	r6, #10
 800339a:	d1df      	bne.n	800335c <__swbuf_r+0x2e>
 800339c:	4621      	mov	r1, r4
 800339e:	4628      	mov	r0, r5
 80033a0:	f000 fa4c 	bl	800383c <_fflush_r>
 80033a4:	2800      	cmp	r0, #0
 80033a6:	d0d9      	beq.n	800335c <__swbuf_r+0x2e>
 80033a8:	e7d6      	b.n	8003358 <__swbuf_r+0x2a>
	...

080033ac <__swsetup_r>:
 80033ac:	b538      	push	{r3, r4, r5, lr}
 80033ae:	4b29      	ldr	r3, [pc, #164]	@ (8003454 <__swsetup_r+0xa8>)
 80033b0:	4605      	mov	r5, r0
 80033b2:	6818      	ldr	r0, [r3, #0]
 80033b4:	460c      	mov	r4, r1
 80033b6:	b118      	cbz	r0, 80033c0 <__swsetup_r+0x14>
 80033b8:	6a03      	ldr	r3, [r0, #32]
 80033ba:	b90b      	cbnz	r3, 80033c0 <__swsetup_r+0x14>
 80033bc:	f7ff fee0 	bl	8003180 <__sinit>
 80033c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033c4:	0719      	lsls	r1, r3, #28
 80033c6:	d422      	bmi.n	800340e <__swsetup_r+0x62>
 80033c8:	06da      	lsls	r2, r3, #27
 80033ca:	d407      	bmi.n	80033dc <__swsetup_r+0x30>
 80033cc:	2209      	movs	r2, #9
 80033ce:	602a      	str	r2, [r5, #0]
 80033d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80033d8:	81a3      	strh	r3, [r4, #12]
 80033da:	e033      	b.n	8003444 <__swsetup_r+0x98>
 80033dc:	0758      	lsls	r0, r3, #29
 80033de:	d512      	bpl.n	8003406 <__swsetup_r+0x5a>
 80033e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80033e2:	b141      	cbz	r1, 80033f6 <__swsetup_r+0x4a>
 80033e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80033e8:	4299      	cmp	r1, r3
 80033ea:	d002      	beq.n	80033f2 <__swsetup_r+0x46>
 80033ec:	4628      	mov	r0, r5
 80033ee:	f000 f8af 	bl	8003550 <_free_r>
 80033f2:	2300      	movs	r3, #0
 80033f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80033f6:	89a3      	ldrh	r3, [r4, #12]
 80033f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80033fc:	81a3      	strh	r3, [r4, #12]
 80033fe:	2300      	movs	r3, #0
 8003400:	6063      	str	r3, [r4, #4]
 8003402:	6923      	ldr	r3, [r4, #16]
 8003404:	6023      	str	r3, [r4, #0]
 8003406:	89a3      	ldrh	r3, [r4, #12]
 8003408:	f043 0308 	orr.w	r3, r3, #8
 800340c:	81a3      	strh	r3, [r4, #12]
 800340e:	6923      	ldr	r3, [r4, #16]
 8003410:	b94b      	cbnz	r3, 8003426 <__swsetup_r+0x7a>
 8003412:	89a3      	ldrh	r3, [r4, #12]
 8003414:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003418:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800341c:	d003      	beq.n	8003426 <__swsetup_r+0x7a>
 800341e:	4621      	mov	r1, r4
 8003420:	4628      	mov	r0, r5
 8003422:	f000 fa58 	bl	80038d6 <__smakebuf_r>
 8003426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800342a:	f013 0201 	ands.w	r2, r3, #1
 800342e:	d00a      	beq.n	8003446 <__swsetup_r+0x9a>
 8003430:	2200      	movs	r2, #0
 8003432:	60a2      	str	r2, [r4, #8]
 8003434:	6962      	ldr	r2, [r4, #20]
 8003436:	4252      	negs	r2, r2
 8003438:	61a2      	str	r2, [r4, #24]
 800343a:	6922      	ldr	r2, [r4, #16]
 800343c:	b942      	cbnz	r2, 8003450 <__swsetup_r+0xa4>
 800343e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003442:	d1c5      	bne.n	80033d0 <__swsetup_r+0x24>
 8003444:	bd38      	pop	{r3, r4, r5, pc}
 8003446:	0799      	lsls	r1, r3, #30
 8003448:	bf58      	it	pl
 800344a:	6962      	ldrpl	r2, [r4, #20]
 800344c:	60a2      	str	r2, [r4, #8]
 800344e:	e7f4      	b.n	800343a <__swsetup_r+0x8e>
 8003450:	2000      	movs	r0, #0
 8003452:	e7f7      	b.n	8003444 <__swsetup_r+0x98>
 8003454:	2000001c 	.word	0x2000001c

08003458 <memset>:
 8003458:	4603      	mov	r3, r0
 800345a:	4402      	add	r2, r0
 800345c:	4293      	cmp	r3, r2
 800345e:	d100      	bne.n	8003462 <memset+0xa>
 8003460:	4770      	bx	lr
 8003462:	f803 1b01 	strb.w	r1, [r3], #1
 8003466:	e7f9      	b.n	800345c <memset+0x4>

08003468 <_close_r>:
 8003468:	b538      	push	{r3, r4, r5, lr}
 800346a:	2300      	movs	r3, #0
 800346c:	4d05      	ldr	r5, [pc, #20]	@ (8003484 <_close_r+0x1c>)
 800346e:	4604      	mov	r4, r0
 8003470:	4608      	mov	r0, r1
 8003472:	602b      	str	r3, [r5, #0]
 8003474:	f7fd f9ac 	bl	80007d0 <_close>
 8003478:	1c43      	adds	r3, r0, #1
 800347a:	d102      	bne.n	8003482 <_close_r+0x1a>
 800347c:	682b      	ldr	r3, [r5, #0]
 800347e:	b103      	cbz	r3, 8003482 <_close_r+0x1a>
 8003480:	6023      	str	r3, [r4, #0]
 8003482:	bd38      	pop	{r3, r4, r5, pc}
 8003484:	200012b8 	.word	0x200012b8

08003488 <_lseek_r>:
 8003488:	b538      	push	{r3, r4, r5, lr}
 800348a:	4604      	mov	r4, r0
 800348c:	4608      	mov	r0, r1
 800348e:	4611      	mov	r1, r2
 8003490:	2200      	movs	r2, #0
 8003492:	4d05      	ldr	r5, [pc, #20]	@ (80034a8 <_lseek_r+0x20>)
 8003494:	602a      	str	r2, [r5, #0]
 8003496:	461a      	mov	r2, r3
 8003498:	f7fd f9be 	bl	8000818 <_lseek>
 800349c:	1c43      	adds	r3, r0, #1
 800349e:	d102      	bne.n	80034a6 <_lseek_r+0x1e>
 80034a0:	682b      	ldr	r3, [r5, #0]
 80034a2:	b103      	cbz	r3, 80034a6 <_lseek_r+0x1e>
 80034a4:	6023      	str	r3, [r4, #0]
 80034a6:	bd38      	pop	{r3, r4, r5, pc}
 80034a8:	200012b8 	.word	0x200012b8

080034ac <_read_r>:
 80034ac:	b538      	push	{r3, r4, r5, lr}
 80034ae:	4604      	mov	r4, r0
 80034b0:	4608      	mov	r0, r1
 80034b2:	4611      	mov	r1, r2
 80034b4:	2200      	movs	r2, #0
 80034b6:	4d05      	ldr	r5, [pc, #20]	@ (80034cc <_read_r+0x20>)
 80034b8:	602a      	str	r2, [r5, #0]
 80034ba:	461a      	mov	r2, r3
 80034bc:	f7fd f94f 	bl	800075e <_read>
 80034c0:	1c43      	adds	r3, r0, #1
 80034c2:	d102      	bne.n	80034ca <_read_r+0x1e>
 80034c4:	682b      	ldr	r3, [r5, #0]
 80034c6:	b103      	cbz	r3, 80034ca <_read_r+0x1e>
 80034c8:	6023      	str	r3, [r4, #0]
 80034ca:	bd38      	pop	{r3, r4, r5, pc}
 80034cc:	200012b8 	.word	0x200012b8

080034d0 <_write_r>:
 80034d0:	b538      	push	{r3, r4, r5, lr}
 80034d2:	4604      	mov	r4, r0
 80034d4:	4608      	mov	r0, r1
 80034d6:	4611      	mov	r1, r2
 80034d8:	2200      	movs	r2, #0
 80034da:	4d05      	ldr	r5, [pc, #20]	@ (80034f0 <_write_r+0x20>)
 80034dc:	602a      	str	r2, [r5, #0]
 80034de:	461a      	mov	r2, r3
 80034e0:	f7fd f95a 	bl	8000798 <_write>
 80034e4:	1c43      	adds	r3, r0, #1
 80034e6:	d102      	bne.n	80034ee <_write_r+0x1e>
 80034e8:	682b      	ldr	r3, [r5, #0]
 80034ea:	b103      	cbz	r3, 80034ee <_write_r+0x1e>
 80034ec:	6023      	str	r3, [r4, #0]
 80034ee:	bd38      	pop	{r3, r4, r5, pc}
 80034f0:	200012b8 	.word	0x200012b8

080034f4 <__errno>:
 80034f4:	4b01      	ldr	r3, [pc, #4]	@ (80034fc <__errno+0x8>)
 80034f6:	6818      	ldr	r0, [r3, #0]
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	2000001c 	.word	0x2000001c

08003500 <__libc_init_array>:
 8003500:	b570      	push	{r4, r5, r6, lr}
 8003502:	2600      	movs	r6, #0
 8003504:	4d0c      	ldr	r5, [pc, #48]	@ (8003538 <__libc_init_array+0x38>)
 8003506:	4c0d      	ldr	r4, [pc, #52]	@ (800353c <__libc_init_array+0x3c>)
 8003508:	1b64      	subs	r4, r4, r5
 800350a:	10a4      	asrs	r4, r4, #2
 800350c:	42a6      	cmp	r6, r4
 800350e:	d109      	bne.n	8003524 <__libc_init_array+0x24>
 8003510:	f000 fa50 	bl	80039b4 <_init>
 8003514:	2600      	movs	r6, #0
 8003516:	4d0a      	ldr	r5, [pc, #40]	@ (8003540 <__libc_init_array+0x40>)
 8003518:	4c0a      	ldr	r4, [pc, #40]	@ (8003544 <__libc_init_array+0x44>)
 800351a:	1b64      	subs	r4, r4, r5
 800351c:	10a4      	asrs	r4, r4, #2
 800351e:	42a6      	cmp	r6, r4
 8003520:	d105      	bne.n	800352e <__libc_init_array+0x2e>
 8003522:	bd70      	pop	{r4, r5, r6, pc}
 8003524:	f855 3b04 	ldr.w	r3, [r5], #4
 8003528:	4798      	blx	r3
 800352a:	3601      	adds	r6, #1
 800352c:	e7ee      	b.n	800350c <__libc_init_array+0xc>
 800352e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003532:	4798      	blx	r3
 8003534:	3601      	adds	r6, #1
 8003536:	e7f2      	b.n	800351e <__libc_init_array+0x1e>
 8003538:	08003a34 	.word	0x08003a34
 800353c:	08003a34 	.word	0x08003a34
 8003540:	08003a34 	.word	0x08003a34
 8003544:	08003a38 	.word	0x08003a38

08003548 <__retarget_lock_init_recursive>:
 8003548:	4770      	bx	lr

0800354a <__retarget_lock_acquire_recursive>:
 800354a:	4770      	bx	lr

0800354c <__retarget_lock_release_recursive>:
 800354c:	4770      	bx	lr
	...

08003550 <_free_r>:
 8003550:	b538      	push	{r3, r4, r5, lr}
 8003552:	4605      	mov	r5, r0
 8003554:	2900      	cmp	r1, #0
 8003556:	d040      	beq.n	80035da <_free_r+0x8a>
 8003558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800355c:	1f0c      	subs	r4, r1, #4
 800355e:	2b00      	cmp	r3, #0
 8003560:	bfb8      	it	lt
 8003562:	18e4      	addlt	r4, r4, r3
 8003564:	f000 f8de 	bl	8003724 <__malloc_lock>
 8003568:	4a1c      	ldr	r2, [pc, #112]	@ (80035dc <_free_r+0x8c>)
 800356a:	6813      	ldr	r3, [r2, #0]
 800356c:	b933      	cbnz	r3, 800357c <_free_r+0x2c>
 800356e:	6063      	str	r3, [r4, #4]
 8003570:	6014      	str	r4, [r2, #0]
 8003572:	4628      	mov	r0, r5
 8003574:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003578:	f000 b8da 	b.w	8003730 <__malloc_unlock>
 800357c:	42a3      	cmp	r3, r4
 800357e:	d908      	bls.n	8003592 <_free_r+0x42>
 8003580:	6820      	ldr	r0, [r4, #0]
 8003582:	1821      	adds	r1, r4, r0
 8003584:	428b      	cmp	r3, r1
 8003586:	bf01      	itttt	eq
 8003588:	6819      	ldreq	r1, [r3, #0]
 800358a:	685b      	ldreq	r3, [r3, #4]
 800358c:	1809      	addeq	r1, r1, r0
 800358e:	6021      	streq	r1, [r4, #0]
 8003590:	e7ed      	b.n	800356e <_free_r+0x1e>
 8003592:	461a      	mov	r2, r3
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	b10b      	cbz	r3, 800359c <_free_r+0x4c>
 8003598:	42a3      	cmp	r3, r4
 800359a:	d9fa      	bls.n	8003592 <_free_r+0x42>
 800359c:	6811      	ldr	r1, [r2, #0]
 800359e:	1850      	adds	r0, r2, r1
 80035a0:	42a0      	cmp	r0, r4
 80035a2:	d10b      	bne.n	80035bc <_free_r+0x6c>
 80035a4:	6820      	ldr	r0, [r4, #0]
 80035a6:	4401      	add	r1, r0
 80035a8:	1850      	adds	r0, r2, r1
 80035aa:	4283      	cmp	r3, r0
 80035ac:	6011      	str	r1, [r2, #0]
 80035ae:	d1e0      	bne.n	8003572 <_free_r+0x22>
 80035b0:	6818      	ldr	r0, [r3, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	4408      	add	r0, r1
 80035b6:	6010      	str	r0, [r2, #0]
 80035b8:	6053      	str	r3, [r2, #4]
 80035ba:	e7da      	b.n	8003572 <_free_r+0x22>
 80035bc:	d902      	bls.n	80035c4 <_free_r+0x74>
 80035be:	230c      	movs	r3, #12
 80035c0:	602b      	str	r3, [r5, #0]
 80035c2:	e7d6      	b.n	8003572 <_free_r+0x22>
 80035c4:	6820      	ldr	r0, [r4, #0]
 80035c6:	1821      	adds	r1, r4, r0
 80035c8:	428b      	cmp	r3, r1
 80035ca:	bf01      	itttt	eq
 80035cc:	6819      	ldreq	r1, [r3, #0]
 80035ce:	685b      	ldreq	r3, [r3, #4]
 80035d0:	1809      	addeq	r1, r1, r0
 80035d2:	6021      	streq	r1, [r4, #0]
 80035d4:	6063      	str	r3, [r4, #4]
 80035d6:	6054      	str	r4, [r2, #4]
 80035d8:	e7cb      	b.n	8003572 <_free_r+0x22>
 80035da:	bd38      	pop	{r3, r4, r5, pc}
 80035dc:	200012c4 	.word	0x200012c4

080035e0 <sbrk_aligned>:
 80035e0:	b570      	push	{r4, r5, r6, lr}
 80035e2:	4e0f      	ldr	r6, [pc, #60]	@ (8003620 <sbrk_aligned+0x40>)
 80035e4:	460c      	mov	r4, r1
 80035e6:	6831      	ldr	r1, [r6, #0]
 80035e8:	4605      	mov	r5, r0
 80035ea:	b911      	cbnz	r1, 80035f2 <sbrk_aligned+0x12>
 80035ec:	f000 f9d2 	bl	8003994 <_sbrk_r>
 80035f0:	6030      	str	r0, [r6, #0]
 80035f2:	4621      	mov	r1, r4
 80035f4:	4628      	mov	r0, r5
 80035f6:	f000 f9cd 	bl	8003994 <_sbrk_r>
 80035fa:	1c43      	adds	r3, r0, #1
 80035fc:	d103      	bne.n	8003606 <sbrk_aligned+0x26>
 80035fe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003602:	4620      	mov	r0, r4
 8003604:	bd70      	pop	{r4, r5, r6, pc}
 8003606:	1cc4      	adds	r4, r0, #3
 8003608:	f024 0403 	bic.w	r4, r4, #3
 800360c:	42a0      	cmp	r0, r4
 800360e:	d0f8      	beq.n	8003602 <sbrk_aligned+0x22>
 8003610:	1a21      	subs	r1, r4, r0
 8003612:	4628      	mov	r0, r5
 8003614:	f000 f9be 	bl	8003994 <_sbrk_r>
 8003618:	3001      	adds	r0, #1
 800361a:	d1f2      	bne.n	8003602 <sbrk_aligned+0x22>
 800361c:	e7ef      	b.n	80035fe <sbrk_aligned+0x1e>
 800361e:	bf00      	nop
 8003620:	200012c0 	.word	0x200012c0

08003624 <_malloc_r>:
 8003624:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003628:	1ccd      	adds	r5, r1, #3
 800362a:	f025 0503 	bic.w	r5, r5, #3
 800362e:	3508      	adds	r5, #8
 8003630:	2d0c      	cmp	r5, #12
 8003632:	bf38      	it	cc
 8003634:	250c      	movcc	r5, #12
 8003636:	2d00      	cmp	r5, #0
 8003638:	4606      	mov	r6, r0
 800363a:	db01      	blt.n	8003640 <_malloc_r+0x1c>
 800363c:	42a9      	cmp	r1, r5
 800363e:	d904      	bls.n	800364a <_malloc_r+0x26>
 8003640:	230c      	movs	r3, #12
 8003642:	6033      	str	r3, [r6, #0]
 8003644:	2000      	movs	r0, #0
 8003646:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800364a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003720 <_malloc_r+0xfc>
 800364e:	f000 f869 	bl	8003724 <__malloc_lock>
 8003652:	f8d8 3000 	ldr.w	r3, [r8]
 8003656:	461c      	mov	r4, r3
 8003658:	bb44      	cbnz	r4, 80036ac <_malloc_r+0x88>
 800365a:	4629      	mov	r1, r5
 800365c:	4630      	mov	r0, r6
 800365e:	f7ff ffbf 	bl	80035e0 <sbrk_aligned>
 8003662:	1c43      	adds	r3, r0, #1
 8003664:	4604      	mov	r4, r0
 8003666:	d158      	bne.n	800371a <_malloc_r+0xf6>
 8003668:	f8d8 4000 	ldr.w	r4, [r8]
 800366c:	4627      	mov	r7, r4
 800366e:	2f00      	cmp	r7, #0
 8003670:	d143      	bne.n	80036fa <_malloc_r+0xd6>
 8003672:	2c00      	cmp	r4, #0
 8003674:	d04b      	beq.n	800370e <_malloc_r+0xea>
 8003676:	6823      	ldr	r3, [r4, #0]
 8003678:	4639      	mov	r1, r7
 800367a:	4630      	mov	r0, r6
 800367c:	eb04 0903 	add.w	r9, r4, r3
 8003680:	f000 f988 	bl	8003994 <_sbrk_r>
 8003684:	4581      	cmp	r9, r0
 8003686:	d142      	bne.n	800370e <_malloc_r+0xea>
 8003688:	6821      	ldr	r1, [r4, #0]
 800368a:	4630      	mov	r0, r6
 800368c:	1a6d      	subs	r5, r5, r1
 800368e:	4629      	mov	r1, r5
 8003690:	f7ff ffa6 	bl	80035e0 <sbrk_aligned>
 8003694:	3001      	adds	r0, #1
 8003696:	d03a      	beq.n	800370e <_malloc_r+0xea>
 8003698:	6823      	ldr	r3, [r4, #0]
 800369a:	442b      	add	r3, r5
 800369c:	6023      	str	r3, [r4, #0]
 800369e:	f8d8 3000 	ldr.w	r3, [r8]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	bb62      	cbnz	r2, 8003700 <_malloc_r+0xdc>
 80036a6:	f8c8 7000 	str.w	r7, [r8]
 80036aa:	e00f      	b.n	80036cc <_malloc_r+0xa8>
 80036ac:	6822      	ldr	r2, [r4, #0]
 80036ae:	1b52      	subs	r2, r2, r5
 80036b0:	d420      	bmi.n	80036f4 <_malloc_r+0xd0>
 80036b2:	2a0b      	cmp	r2, #11
 80036b4:	d917      	bls.n	80036e6 <_malloc_r+0xc2>
 80036b6:	1961      	adds	r1, r4, r5
 80036b8:	42a3      	cmp	r3, r4
 80036ba:	6025      	str	r5, [r4, #0]
 80036bc:	bf18      	it	ne
 80036be:	6059      	strne	r1, [r3, #4]
 80036c0:	6863      	ldr	r3, [r4, #4]
 80036c2:	bf08      	it	eq
 80036c4:	f8c8 1000 	streq.w	r1, [r8]
 80036c8:	5162      	str	r2, [r4, r5]
 80036ca:	604b      	str	r3, [r1, #4]
 80036cc:	4630      	mov	r0, r6
 80036ce:	f000 f82f 	bl	8003730 <__malloc_unlock>
 80036d2:	f104 000b 	add.w	r0, r4, #11
 80036d6:	1d23      	adds	r3, r4, #4
 80036d8:	f020 0007 	bic.w	r0, r0, #7
 80036dc:	1ac2      	subs	r2, r0, r3
 80036de:	bf1c      	itt	ne
 80036e0:	1a1b      	subne	r3, r3, r0
 80036e2:	50a3      	strne	r3, [r4, r2]
 80036e4:	e7af      	b.n	8003646 <_malloc_r+0x22>
 80036e6:	6862      	ldr	r2, [r4, #4]
 80036e8:	42a3      	cmp	r3, r4
 80036ea:	bf0c      	ite	eq
 80036ec:	f8c8 2000 	streq.w	r2, [r8]
 80036f0:	605a      	strne	r2, [r3, #4]
 80036f2:	e7eb      	b.n	80036cc <_malloc_r+0xa8>
 80036f4:	4623      	mov	r3, r4
 80036f6:	6864      	ldr	r4, [r4, #4]
 80036f8:	e7ae      	b.n	8003658 <_malloc_r+0x34>
 80036fa:	463c      	mov	r4, r7
 80036fc:	687f      	ldr	r7, [r7, #4]
 80036fe:	e7b6      	b.n	800366e <_malloc_r+0x4a>
 8003700:	461a      	mov	r2, r3
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	42a3      	cmp	r3, r4
 8003706:	d1fb      	bne.n	8003700 <_malloc_r+0xdc>
 8003708:	2300      	movs	r3, #0
 800370a:	6053      	str	r3, [r2, #4]
 800370c:	e7de      	b.n	80036cc <_malloc_r+0xa8>
 800370e:	230c      	movs	r3, #12
 8003710:	4630      	mov	r0, r6
 8003712:	6033      	str	r3, [r6, #0]
 8003714:	f000 f80c 	bl	8003730 <__malloc_unlock>
 8003718:	e794      	b.n	8003644 <_malloc_r+0x20>
 800371a:	6005      	str	r5, [r0, #0]
 800371c:	e7d6      	b.n	80036cc <_malloc_r+0xa8>
 800371e:	bf00      	nop
 8003720:	200012c4 	.word	0x200012c4

08003724 <__malloc_lock>:
 8003724:	4801      	ldr	r0, [pc, #4]	@ (800372c <__malloc_lock+0x8>)
 8003726:	f7ff bf10 	b.w	800354a <__retarget_lock_acquire_recursive>
 800372a:	bf00      	nop
 800372c:	200012bc 	.word	0x200012bc

08003730 <__malloc_unlock>:
 8003730:	4801      	ldr	r0, [pc, #4]	@ (8003738 <__malloc_unlock+0x8>)
 8003732:	f7ff bf0b 	b.w	800354c <__retarget_lock_release_recursive>
 8003736:	bf00      	nop
 8003738:	200012bc 	.word	0x200012bc

0800373c <__sflush_r>:
 800373c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003742:	0716      	lsls	r6, r2, #28
 8003744:	4605      	mov	r5, r0
 8003746:	460c      	mov	r4, r1
 8003748:	d454      	bmi.n	80037f4 <__sflush_r+0xb8>
 800374a:	684b      	ldr	r3, [r1, #4]
 800374c:	2b00      	cmp	r3, #0
 800374e:	dc02      	bgt.n	8003756 <__sflush_r+0x1a>
 8003750:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003752:	2b00      	cmp	r3, #0
 8003754:	dd48      	ble.n	80037e8 <__sflush_r+0xac>
 8003756:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003758:	2e00      	cmp	r6, #0
 800375a:	d045      	beq.n	80037e8 <__sflush_r+0xac>
 800375c:	2300      	movs	r3, #0
 800375e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003762:	682f      	ldr	r7, [r5, #0]
 8003764:	6a21      	ldr	r1, [r4, #32]
 8003766:	602b      	str	r3, [r5, #0]
 8003768:	d030      	beq.n	80037cc <__sflush_r+0x90>
 800376a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800376c:	89a3      	ldrh	r3, [r4, #12]
 800376e:	0759      	lsls	r1, r3, #29
 8003770:	d505      	bpl.n	800377e <__sflush_r+0x42>
 8003772:	6863      	ldr	r3, [r4, #4]
 8003774:	1ad2      	subs	r2, r2, r3
 8003776:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003778:	b10b      	cbz	r3, 800377e <__sflush_r+0x42>
 800377a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800377c:	1ad2      	subs	r2, r2, r3
 800377e:	2300      	movs	r3, #0
 8003780:	4628      	mov	r0, r5
 8003782:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003784:	6a21      	ldr	r1, [r4, #32]
 8003786:	47b0      	blx	r6
 8003788:	1c43      	adds	r3, r0, #1
 800378a:	89a3      	ldrh	r3, [r4, #12]
 800378c:	d106      	bne.n	800379c <__sflush_r+0x60>
 800378e:	6829      	ldr	r1, [r5, #0]
 8003790:	291d      	cmp	r1, #29
 8003792:	d82b      	bhi.n	80037ec <__sflush_r+0xb0>
 8003794:	4a28      	ldr	r2, [pc, #160]	@ (8003838 <__sflush_r+0xfc>)
 8003796:	40ca      	lsrs	r2, r1
 8003798:	07d6      	lsls	r6, r2, #31
 800379a:	d527      	bpl.n	80037ec <__sflush_r+0xb0>
 800379c:	2200      	movs	r2, #0
 800379e:	6062      	str	r2, [r4, #4]
 80037a0:	6922      	ldr	r2, [r4, #16]
 80037a2:	04d9      	lsls	r1, r3, #19
 80037a4:	6022      	str	r2, [r4, #0]
 80037a6:	d504      	bpl.n	80037b2 <__sflush_r+0x76>
 80037a8:	1c42      	adds	r2, r0, #1
 80037aa:	d101      	bne.n	80037b0 <__sflush_r+0x74>
 80037ac:	682b      	ldr	r3, [r5, #0]
 80037ae:	b903      	cbnz	r3, 80037b2 <__sflush_r+0x76>
 80037b0:	6560      	str	r0, [r4, #84]	@ 0x54
 80037b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80037b4:	602f      	str	r7, [r5, #0]
 80037b6:	b1b9      	cbz	r1, 80037e8 <__sflush_r+0xac>
 80037b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80037bc:	4299      	cmp	r1, r3
 80037be:	d002      	beq.n	80037c6 <__sflush_r+0x8a>
 80037c0:	4628      	mov	r0, r5
 80037c2:	f7ff fec5 	bl	8003550 <_free_r>
 80037c6:	2300      	movs	r3, #0
 80037c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80037ca:	e00d      	b.n	80037e8 <__sflush_r+0xac>
 80037cc:	2301      	movs	r3, #1
 80037ce:	4628      	mov	r0, r5
 80037d0:	47b0      	blx	r6
 80037d2:	4602      	mov	r2, r0
 80037d4:	1c50      	adds	r0, r2, #1
 80037d6:	d1c9      	bne.n	800376c <__sflush_r+0x30>
 80037d8:	682b      	ldr	r3, [r5, #0]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d0c6      	beq.n	800376c <__sflush_r+0x30>
 80037de:	2b1d      	cmp	r3, #29
 80037e0:	d001      	beq.n	80037e6 <__sflush_r+0xaa>
 80037e2:	2b16      	cmp	r3, #22
 80037e4:	d11d      	bne.n	8003822 <__sflush_r+0xe6>
 80037e6:	602f      	str	r7, [r5, #0]
 80037e8:	2000      	movs	r0, #0
 80037ea:	e021      	b.n	8003830 <__sflush_r+0xf4>
 80037ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037f0:	b21b      	sxth	r3, r3
 80037f2:	e01a      	b.n	800382a <__sflush_r+0xee>
 80037f4:	690f      	ldr	r7, [r1, #16]
 80037f6:	2f00      	cmp	r7, #0
 80037f8:	d0f6      	beq.n	80037e8 <__sflush_r+0xac>
 80037fa:	0793      	lsls	r3, r2, #30
 80037fc:	bf18      	it	ne
 80037fe:	2300      	movne	r3, #0
 8003800:	680e      	ldr	r6, [r1, #0]
 8003802:	bf08      	it	eq
 8003804:	694b      	ldreq	r3, [r1, #20]
 8003806:	1bf6      	subs	r6, r6, r7
 8003808:	600f      	str	r7, [r1, #0]
 800380a:	608b      	str	r3, [r1, #8]
 800380c:	2e00      	cmp	r6, #0
 800380e:	ddeb      	ble.n	80037e8 <__sflush_r+0xac>
 8003810:	4633      	mov	r3, r6
 8003812:	463a      	mov	r2, r7
 8003814:	4628      	mov	r0, r5
 8003816:	6a21      	ldr	r1, [r4, #32]
 8003818:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800381c:	47e0      	blx	ip
 800381e:	2800      	cmp	r0, #0
 8003820:	dc07      	bgt.n	8003832 <__sflush_r+0xf6>
 8003822:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003826:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800382a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800382e:	81a3      	strh	r3, [r4, #12]
 8003830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003832:	4407      	add	r7, r0
 8003834:	1a36      	subs	r6, r6, r0
 8003836:	e7e9      	b.n	800380c <__sflush_r+0xd0>
 8003838:	20400001 	.word	0x20400001

0800383c <_fflush_r>:
 800383c:	b538      	push	{r3, r4, r5, lr}
 800383e:	690b      	ldr	r3, [r1, #16]
 8003840:	4605      	mov	r5, r0
 8003842:	460c      	mov	r4, r1
 8003844:	b913      	cbnz	r3, 800384c <_fflush_r+0x10>
 8003846:	2500      	movs	r5, #0
 8003848:	4628      	mov	r0, r5
 800384a:	bd38      	pop	{r3, r4, r5, pc}
 800384c:	b118      	cbz	r0, 8003856 <_fflush_r+0x1a>
 800384e:	6a03      	ldr	r3, [r0, #32]
 8003850:	b90b      	cbnz	r3, 8003856 <_fflush_r+0x1a>
 8003852:	f7ff fc95 	bl	8003180 <__sinit>
 8003856:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d0f3      	beq.n	8003846 <_fflush_r+0xa>
 800385e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003860:	07d0      	lsls	r0, r2, #31
 8003862:	d404      	bmi.n	800386e <_fflush_r+0x32>
 8003864:	0599      	lsls	r1, r3, #22
 8003866:	d402      	bmi.n	800386e <_fflush_r+0x32>
 8003868:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800386a:	f7ff fe6e 	bl	800354a <__retarget_lock_acquire_recursive>
 800386e:	4628      	mov	r0, r5
 8003870:	4621      	mov	r1, r4
 8003872:	f7ff ff63 	bl	800373c <__sflush_r>
 8003876:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003878:	4605      	mov	r5, r0
 800387a:	07da      	lsls	r2, r3, #31
 800387c:	d4e4      	bmi.n	8003848 <_fflush_r+0xc>
 800387e:	89a3      	ldrh	r3, [r4, #12]
 8003880:	059b      	lsls	r3, r3, #22
 8003882:	d4e1      	bmi.n	8003848 <_fflush_r+0xc>
 8003884:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003886:	f7ff fe61 	bl	800354c <__retarget_lock_release_recursive>
 800388a:	e7dd      	b.n	8003848 <_fflush_r+0xc>

0800388c <__swhatbuf_r>:
 800388c:	b570      	push	{r4, r5, r6, lr}
 800388e:	460c      	mov	r4, r1
 8003890:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003894:	4615      	mov	r5, r2
 8003896:	2900      	cmp	r1, #0
 8003898:	461e      	mov	r6, r3
 800389a:	b096      	sub	sp, #88	@ 0x58
 800389c:	da0c      	bge.n	80038b8 <__swhatbuf_r+0x2c>
 800389e:	89a3      	ldrh	r3, [r4, #12]
 80038a0:	2100      	movs	r1, #0
 80038a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80038a6:	bf14      	ite	ne
 80038a8:	2340      	movne	r3, #64	@ 0x40
 80038aa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80038ae:	2000      	movs	r0, #0
 80038b0:	6031      	str	r1, [r6, #0]
 80038b2:	602b      	str	r3, [r5, #0]
 80038b4:	b016      	add	sp, #88	@ 0x58
 80038b6:	bd70      	pop	{r4, r5, r6, pc}
 80038b8:	466a      	mov	r2, sp
 80038ba:	f000 f849 	bl	8003950 <_fstat_r>
 80038be:	2800      	cmp	r0, #0
 80038c0:	dbed      	blt.n	800389e <__swhatbuf_r+0x12>
 80038c2:	9901      	ldr	r1, [sp, #4]
 80038c4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80038c8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80038cc:	4259      	negs	r1, r3
 80038ce:	4159      	adcs	r1, r3
 80038d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80038d4:	e7eb      	b.n	80038ae <__swhatbuf_r+0x22>

080038d6 <__smakebuf_r>:
 80038d6:	898b      	ldrh	r3, [r1, #12]
 80038d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80038da:	079d      	lsls	r5, r3, #30
 80038dc:	4606      	mov	r6, r0
 80038de:	460c      	mov	r4, r1
 80038e0:	d507      	bpl.n	80038f2 <__smakebuf_r+0x1c>
 80038e2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80038e6:	6023      	str	r3, [r4, #0]
 80038e8:	6123      	str	r3, [r4, #16]
 80038ea:	2301      	movs	r3, #1
 80038ec:	6163      	str	r3, [r4, #20]
 80038ee:	b003      	add	sp, #12
 80038f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038f2:	466a      	mov	r2, sp
 80038f4:	ab01      	add	r3, sp, #4
 80038f6:	f7ff ffc9 	bl	800388c <__swhatbuf_r>
 80038fa:	9f00      	ldr	r7, [sp, #0]
 80038fc:	4605      	mov	r5, r0
 80038fe:	4639      	mov	r1, r7
 8003900:	4630      	mov	r0, r6
 8003902:	f7ff fe8f 	bl	8003624 <_malloc_r>
 8003906:	b948      	cbnz	r0, 800391c <__smakebuf_r+0x46>
 8003908:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800390c:	059a      	lsls	r2, r3, #22
 800390e:	d4ee      	bmi.n	80038ee <__smakebuf_r+0x18>
 8003910:	f023 0303 	bic.w	r3, r3, #3
 8003914:	f043 0302 	orr.w	r3, r3, #2
 8003918:	81a3      	strh	r3, [r4, #12]
 800391a:	e7e2      	b.n	80038e2 <__smakebuf_r+0xc>
 800391c:	89a3      	ldrh	r3, [r4, #12]
 800391e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003926:	81a3      	strh	r3, [r4, #12]
 8003928:	9b01      	ldr	r3, [sp, #4]
 800392a:	6020      	str	r0, [r4, #0]
 800392c:	b15b      	cbz	r3, 8003946 <__smakebuf_r+0x70>
 800392e:	4630      	mov	r0, r6
 8003930:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003934:	f000 f81e 	bl	8003974 <_isatty_r>
 8003938:	b128      	cbz	r0, 8003946 <__smakebuf_r+0x70>
 800393a:	89a3      	ldrh	r3, [r4, #12]
 800393c:	f023 0303 	bic.w	r3, r3, #3
 8003940:	f043 0301 	orr.w	r3, r3, #1
 8003944:	81a3      	strh	r3, [r4, #12]
 8003946:	89a3      	ldrh	r3, [r4, #12]
 8003948:	431d      	orrs	r5, r3
 800394a:	81a5      	strh	r5, [r4, #12]
 800394c:	e7cf      	b.n	80038ee <__smakebuf_r+0x18>
	...

08003950 <_fstat_r>:
 8003950:	b538      	push	{r3, r4, r5, lr}
 8003952:	2300      	movs	r3, #0
 8003954:	4d06      	ldr	r5, [pc, #24]	@ (8003970 <_fstat_r+0x20>)
 8003956:	4604      	mov	r4, r0
 8003958:	4608      	mov	r0, r1
 800395a:	4611      	mov	r1, r2
 800395c:	602b      	str	r3, [r5, #0]
 800395e:	f7fc ff42 	bl	80007e6 <_fstat>
 8003962:	1c43      	adds	r3, r0, #1
 8003964:	d102      	bne.n	800396c <_fstat_r+0x1c>
 8003966:	682b      	ldr	r3, [r5, #0]
 8003968:	b103      	cbz	r3, 800396c <_fstat_r+0x1c>
 800396a:	6023      	str	r3, [r4, #0]
 800396c:	bd38      	pop	{r3, r4, r5, pc}
 800396e:	bf00      	nop
 8003970:	200012b8 	.word	0x200012b8

08003974 <_isatty_r>:
 8003974:	b538      	push	{r3, r4, r5, lr}
 8003976:	2300      	movs	r3, #0
 8003978:	4d05      	ldr	r5, [pc, #20]	@ (8003990 <_isatty_r+0x1c>)
 800397a:	4604      	mov	r4, r0
 800397c:	4608      	mov	r0, r1
 800397e:	602b      	str	r3, [r5, #0]
 8003980:	f7fc ff40 	bl	8000804 <_isatty>
 8003984:	1c43      	adds	r3, r0, #1
 8003986:	d102      	bne.n	800398e <_isatty_r+0x1a>
 8003988:	682b      	ldr	r3, [r5, #0]
 800398a:	b103      	cbz	r3, 800398e <_isatty_r+0x1a>
 800398c:	6023      	str	r3, [r4, #0]
 800398e:	bd38      	pop	{r3, r4, r5, pc}
 8003990:	200012b8 	.word	0x200012b8

08003994 <_sbrk_r>:
 8003994:	b538      	push	{r3, r4, r5, lr}
 8003996:	2300      	movs	r3, #0
 8003998:	4d05      	ldr	r5, [pc, #20]	@ (80039b0 <_sbrk_r+0x1c>)
 800399a:	4604      	mov	r4, r0
 800399c:	4608      	mov	r0, r1
 800399e:	602b      	str	r3, [r5, #0]
 80039a0:	f7fc ff46 	bl	8000830 <_sbrk>
 80039a4:	1c43      	adds	r3, r0, #1
 80039a6:	d102      	bne.n	80039ae <_sbrk_r+0x1a>
 80039a8:	682b      	ldr	r3, [r5, #0]
 80039aa:	b103      	cbz	r3, 80039ae <_sbrk_r+0x1a>
 80039ac:	6023      	str	r3, [r4, #0]
 80039ae:	bd38      	pop	{r3, r4, r5, pc}
 80039b0:	200012b8 	.word	0x200012b8

080039b4 <_init>:
 80039b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039b6:	bf00      	nop
 80039b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039ba:	bc08      	pop	{r3}
 80039bc:	469e      	mov	lr, r3
 80039be:	4770      	bx	lr

080039c0 <_fini>:
 80039c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039c2:	bf00      	nop
 80039c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039c6:	bc08      	pop	{r3}
 80039c8:	469e      	mov	lr, r3
 80039ca:	4770      	bx	lr
