module mips_body(in);
	input [31:0]	in;
	wire 	[31:0]	rs,
						rt,
						shiftImm,
						left, right,
						alu_out, less,
						result;
	wire	[2:0]		alubits;
	wire			slt, shift;
	/**
		Register read...write....
	*/
	control_unit  cont_bits	(alubits, shift, slt, in[5:0]);
	extend_XXVII  shifter	(shiftImm, in[10:6]);
	muxLXIV_XXXII rs_rt		(left, rt, rs, shift);
	muxLXIV_XXXII rt_sh		(right, shiftImm, rt, shift);
	
	ALU 				operation(alu_out, left, right, alubits);
	
	extend_XXXII	isless	(less, alu_out[0]);
	muxLXIV_XXXII out_select(result, less, alu_out, slt);
	
	
endmodule
	