{
  "module_name": "rio_regs.h",
  "hash_id": "3ccdcc0d73c6be27ba03e902f7d5ce5d14541eb86166968829739742ed41f778",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/rio_regs.h",
  "human_readable_source": " \n \n\n#ifndef LINUX_RIO_REGS_H\n#define LINUX_RIO_REGS_H\n\n \n#define RIO_MAINT_SPACE_SZ\t0x1000000  \n\n#define RIO_DEV_ID_CAR\t\t0x00\t \n#define RIO_DEV_INFO_CAR\t0x04\t \n#define RIO_ASM_ID_CAR\t\t0x08\t \n#define  RIO_ASM_ID_MASK\t\t0xffff0000\t \n#define  RIO_ASM_VEN_ID_MASK\t\t0x0000ffff\t \n\n#define RIO_ASM_INFO_CAR\t0x0c\t \n#define  RIO_ASM_REV_MASK\t\t0xffff0000\t \n#define  RIO_EXT_FTR_PTR_MASK\t\t0x0000ffff\t \n\n#define RIO_PEF_CAR\t\t0x10\t \n#define  RIO_PEF_BRIDGE\t\t\t0x80000000\t \n#define  RIO_PEF_MEMORY\t\t\t0x40000000\t \n#define  RIO_PEF_PROCESSOR\t\t0x20000000\t \n#define  RIO_PEF_SWITCH\t\t\t0x10000000\t \n#define  RIO_PEF_MULTIPORT\t\t0x08000000\t \n#define  RIO_PEF_INB_MBOX\t\t0x00f00000\t \n#define  RIO_PEF_INB_MBOX0\t\t0x00800000\t \n#define  RIO_PEF_INB_MBOX1\t\t0x00400000\t \n#define  RIO_PEF_INB_MBOX2\t\t0x00200000\t \n#define  RIO_PEF_INB_MBOX3\t\t0x00100000\t \n#define  RIO_PEF_INB_DOORBELL\t\t0x00080000\t \n#define  RIO_PEF_DEV32\t\t\t0x00001000\t \n#define  RIO_PEF_EXT_RT\t\t\t0x00000200\t \n#define  RIO_PEF_STD_RT\t\t\t0x00000100\t \n#define  RIO_PEF_CTLS\t\t\t0x00000010\t \n#define  RIO_PEF_DEV16\t\t\t0x00000010\t \n#define  RIO_PEF_EXT_FEATURES\t\t0x00000008\t \n#define  RIO_PEF_ADDR_66\t\t0x00000004\t \n#define  RIO_PEF_ADDR_50\t\t0x00000002\t \n#define  RIO_PEF_ADDR_34\t\t0x00000001\t \n\n#define RIO_SWP_INFO_CAR\t0x14\t \n#define  RIO_SWP_INFO_PORT_TOTAL_MASK\t0x0000ff00\t \n#define  RIO_SWP_INFO_PORT_NUM_MASK\t0x000000ff\t \n#define  RIO_GET_TOTAL_PORTS(x)\t\t((x & RIO_SWP_INFO_PORT_TOTAL_MASK) >> 8)\n#define  RIO_GET_PORT_NUM(x)\t\t(x & RIO_SWP_INFO_PORT_NUM_MASK)\n\n#define RIO_SRC_OPS_CAR\t\t0x18\t \n#define  RIO_SRC_OPS_READ\t\t0x00008000\t \n#define  RIO_SRC_OPS_WRITE\t\t0x00004000\t \n#define  RIO_SRC_OPS_STREAM_WRITE\t0x00002000\t \n#define  RIO_SRC_OPS_WRITE_RESPONSE\t0x00001000\t \n#define  RIO_SRC_OPS_DATA_MSG\t\t0x00000800\t \n#define  RIO_SRC_OPS_DOORBELL\t\t0x00000400\t \n#define  RIO_SRC_OPS_ATOMIC_TST_SWP\t0x00000100\t \n#define  RIO_SRC_OPS_ATOMIC_INC\t\t0x00000080\t \n#define  RIO_SRC_OPS_ATOMIC_DEC\t\t0x00000040\t \n#define  RIO_SRC_OPS_ATOMIC_SET\t\t0x00000020\t \n#define  RIO_SRC_OPS_ATOMIC_CLR\t\t0x00000010\t \n#define  RIO_SRC_OPS_PORT_WRITE\t\t0x00000004\t \n\n#define RIO_DST_OPS_CAR\t\t0x1c\t \n#define  RIO_DST_OPS_READ\t\t0x00008000\t \n#define  RIO_DST_OPS_WRITE\t\t0x00004000\t \n#define  RIO_DST_OPS_STREAM_WRITE\t0x00002000\t \n#define  RIO_DST_OPS_WRITE_RESPONSE\t0x00001000\t \n#define  RIO_DST_OPS_DATA_MSG\t\t0x00000800\t \n#define  RIO_DST_OPS_DOORBELL\t\t0x00000400\t \n#define  RIO_DST_OPS_ATOMIC_TST_SWP\t0x00000100\t \n#define  RIO_DST_OPS_ATOMIC_INC\t\t0x00000080\t \n#define  RIO_DST_OPS_ATOMIC_DEC\t\t0x00000040\t \n#define  RIO_DST_OPS_ATOMIC_SET\t\t0x00000020\t \n#define  RIO_DST_OPS_ATOMIC_CLR\t\t0x00000010\t \n#define  RIO_DST_OPS_PORT_WRITE\t\t0x00000004\t \n\n#define  RIO_OPS_READ\t\t\t0x00008000\t \n#define  RIO_OPS_WRITE\t\t\t0x00004000\t \n#define  RIO_OPS_STREAM_WRITE\t\t0x00002000\t \n#define  RIO_OPS_WRITE_RESPONSE\t\t0x00001000\t \n#define  RIO_OPS_DATA_MSG\t\t0x00000800\t \n#define  RIO_OPS_DOORBELL\t\t0x00000400\t \n#define  RIO_OPS_ATOMIC_TST_SWP\t\t0x00000100\t \n#define  RIO_OPS_ATOMIC_INC\t\t0x00000080\t \n#define  RIO_OPS_ATOMIC_DEC\t\t0x00000040\t \n#define  RIO_OPS_ATOMIC_SET\t\t0x00000020\t \n#define  RIO_OPS_ATOMIC_CLR\t\t0x00000010\t \n#define  RIO_OPS_PORT_WRITE\t\t0x00000004\t \n\n\t\t\t\t\t \n#define\t RIO_RT_MAX_DESTID\t\t0x0000ffff\n\n#define RIO_MBOX_CSR\t\t0x40\t \n#define  RIO_MBOX0_AVAIL\t\t0x80000000\t \n#define  RIO_MBOX0_FULL\t\t\t0x40000000\t \n#define  RIO_MBOX0_EMPTY\t\t0x20000000\t \n#define  RIO_MBOX0_BUSY\t\t\t0x10000000\t \n#define  RIO_MBOX0_FAIL\t\t\t0x08000000\t \n#define  RIO_MBOX0_ERROR\t\t0x04000000\t \n#define  RIO_MBOX1_AVAIL\t\t0x00800000\t \n#define  RIO_MBOX1_FULL\t\t\t0x00200000\t \n#define  RIO_MBOX1_EMPTY\t\t0x00200000\t \n#define  RIO_MBOX1_BUSY\t\t\t0x00100000\t \n#define  RIO_MBOX1_FAIL\t\t\t0x00080000\t \n#define  RIO_MBOX1_ERROR\t\t0x00040000\t \n#define  RIO_MBOX2_AVAIL\t\t0x00008000\t \n#define  RIO_MBOX2_FULL\t\t\t0x00004000\t \n#define  RIO_MBOX2_EMPTY\t\t0x00002000\t \n#define  RIO_MBOX2_BUSY\t\t\t0x00001000\t \n#define  RIO_MBOX2_FAIL\t\t\t0x00000800\t \n#define  RIO_MBOX2_ERROR\t\t0x00000400\t \n#define  RIO_MBOX3_AVAIL\t\t0x00000080\t \n#define  RIO_MBOX3_FULL\t\t\t0x00000040\t \n#define  RIO_MBOX3_EMPTY\t\t0x00000020\t \n#define  RIO_MBOX3_BUSY\t\t\t0x00000010\t \n#define  RIO_MBOX3_FAIL\t\t\t0x00000008\t \n#define  RIO_MBOX3_ERROR\t\t0x00000004\t \n\n#define RIO_WRITE_PORT_CSR\t0x44\t \n#define RIO_DOORBELL_CSR\t0x44\t \n#define  RIO_DOORBELL_AVAIL\t\t0x80000000\t \n#define  RIO_DOORBELL_FULL\t\t0x40000000\t \n#define  RIO_DOORBELL_EMPTY\t\t0x20000000\t \n#define  RIO_DOORBELL_BUSY\t\t0x10000000\t \n#define  RIO_DOORBELL_FAILED\t\t0x08000000\t \n#define  RIO_DOORBELL_ERROR\t\t0x04000000\t \n#define  RIO_WRITE_PORT_AVAILABLE\t0x00000080\t \n#define  RIO_WRITE_PORT_FULL\t\t0x00000040\t \n#define  RIO_WRITE_PORT_EMPTY\t\t0x00000020\t \n#define  RIO_WRITE_PORT_BUSY\t\t0x00000010\t \n#define  RIO_WRITE_PORT_FAILED\t\t0x00000008\t \n#define  RIO_WRITE_PORT_ERROR\t\t0x00000004\t \n\n\t\t\t\t\t \n#define   RIO_PELL_ADDR_66\t\t0x00000004\t \n#define   RIO_PELL_ADDR_50\t\t0x00000002\t \n#define   RIO_PELL_ADDR_34\t\t0x00000001\t \n\n\t\t\t\t\t \n#define RIO_LCSL_BA\t\t0x5c\t \n\n#define RIO_DID_CSR\t\t0x60\t \n\n\t\t\t\t\t \n#define RIO_COMPONENT_TAG_CSR\t0x6c\t \n\n#define RIO_STD_RTE_CONF_DESTID_SEL_CSR\t0x70\n#define  RIO_STD_RTE_CONF_EXTCFGEN\t\t0x80000000\n#define RIO_STD_RTE_CONF_PORT_SEL_CSR\t0x74\n#define RIO_STD_RTE_DEFAULT_PORT\t0x78\n\n\t\t\t\t\t \n\n \n#define RIO_EFB_PTR_MASK\t0xffff0000\n#define RIO_EFB_ID_MASK\t\t0x0000ffff\n#define RIO_GET_BLOCK_PTR(x)\t((x & RIO_EFB_PTR_MASK) >> 16)\n#define RIO_GET_BLOCK_ID(x)\t(x & RIO_EFB_ID_MASK)\n\n \n#define RIO_EFB_SER_EP_M1_ID\t0x0001\t \n#define RIO_EFB_SER_EP_SW_M1_ID\t0x0002\t \n#define RIO_EFB_SER_EPF_M1_ID\t0x0003\t \n#define RIO_EFB_SER_EP_ID\t0x0004\t \n#define RIO_EFB_SER_EP_REC_ID\t0x0005\t \n#define RIO_EFB_SER_EP_FREE_ID\t0x0006\t \n#define RIO_EFB_ERR_MGMNT\t0x0007   \n#define RIO_EFB_SER_EPF_SW_M1_ID\t0x0009   \n#define RIO_EFB_SW_ROUTING_TBL\t0x000E   \n#define RIO_EFB_SER_EP_M2_ID\t0x0011\t \n#define RIO_EFB_SER_EP_SW_M2_ID\t0x0012\t \n#define RIO_EFB_SER_EPF_M2_ID\t0x0013\t \n#define RIO_EFB_ERR_MGMNT_HS\t0x0017   \n#define RIO_EFB_SER_EPF_SW_M2_ID\t0x0019   \n\n \n#define RIO_PORT_MNT_HEADER\t\t0x0000\n#define RIO_PORT_REQ_CTL_CSR\t\t0x0020\n#define RIO_PORT_RSP_CTL_CSR\t\t0x0024\n#define RIO_PORT_LINKTO_CTL_CSR\t\t0x0020\n#define RIO_PORT_RSPTO_CTL_CSR\t\t0x0024\n#define RIO_PORT_GEN_CTL_CSR\t\t0x003c\n#define  RIO_PORT_GEN_HOST\t\t0x80000000\n#define  RIO_PORT_GEN_MASTER\t\t0x40000000\n#define  RIO_PORT_GEN_DISCOVERED\t0x20000000\n#define RIO_PORT_N_MNT_REQ_CSR(n, m)\t(0x40 + (n) * (0x20 * (m)))\n#define  RIO_MNT_REQ_CMD_RD\t\t0x03\t \n#define  RIO_MNT_REQ_CMD_IS\t\t0x04\t \n#define RIO_PORT_N_MNT_RSP_CSR(n, m)\t(0x44 + (n) * (0x20 * (m)))\n#define  RIO_PORT_N_MNT_RSP_RVAL\t0x80000000  \n#define  RIO_PORT_N_MNT_RSP_ASTAT\t0x000007e0  \n#define  RIO_PORT_N_MNT_RSP_LSTAT\t0x0000001f  \n#define RIO_PORT_N_ACK_STS_CSR(n)\t(0x48 + (n) * 0x20)  \n#define  RIO_PORT_N_ACK_CLEAR\t\t0x80000000\n#define  RIO_PORT_N_ACK_INBOUND\t\t0x3f000000\n#define  RIO_PORT_N_ACK_OUTSTAND\t0x00003f00\n#define  RIO_PORT_N_ACK_OUTBOUND\t0x0000003f\n#define RIO_PORT_N_CTL2_CSR(n, m)\t(0x54 + (n) * (0x20 * (m)))\n#define  RIO_PORT_N_CTL2_SEL_BAUD\t0xf0000000\n#define RIO_PORT_N_ERR_STS_CSR(n, m)\t(0x58 + (n) * (0x20 * (m)))\n#define  RIO_PORT_N_ERR_STS_OUT_ES\t0x00010000  \n#define  RIO_PORT_N_ERR_STS_INP_ES\t0x00000100  \n#define  RIO_PORT_N_ERR_STS_PW_PEND\t0x00000010  \n#define  RIO_PORT_N_ERR_STS_PORT_UA\t0x00000008  \n#define  RIO_PORT_N_ERR_STS_PORT_ERR\t0x00000004\n#define  RIO_PORT_N_ERR_STS_PORT_OK\t0x00000002\n#define  RIO_PORT_N_ERR_STS_PORT_UNINIT\t0x00000001\n#define RIO_PORT_N_CTL_CSR(n, m)\t(0x5c + (n) * (0x20 * (m)))\n#define  RIO_PORT_N_CTL_PWIDTH\t\t0xc0000000\n#define  RIO_PORT_N_CTL_PWIDTH_1\t0x00000000\n#define  RIO_PORT_N_CTL_PWIDTH_4\t0x40000000\n#define  RIO_PORT_N_CTL_IPW\t\t0x38000000  \n#define  RIO_PORT_N_CTL_P_TYP_SER\t0x00000001\n#define  RIO_PORT_N_CTL_LOCKOUT\t\t0x00000002\n#define  RIO_PORT_N_CTL_EN_RX\t\t0x00200000\n#define  RIO_PORT_N_CTL_EN_TX\t\t0x00400000\n#define RIO_PORT_N_OB_ACK_CSR(n)\t(0x60 + (n) * 0x40)  \n#define  RIO_PORT_N_OB_ACK_CLEAR\t0x80000000\n#define  RIO_PORT_N_OB_ACK_OUTSTD\t0x00fff000\n#define  RIO_PORT_N_OB_ACK_OUTBND\t0x00000fff\n#define RIO_PORT_N_IB_ACK_CSR(n)\t(0x64 + (n) * 0x40)  \n#define  RIO_PORT_N_IB_ACK_INBND\t0x00000fff\n\n \n\n#define RIO_DEV_PORT_N_MNT_REQ_CSR(d, n)\t\\\n\t\t(d->phys_efptr + RIO_PORT_N_MNT_REQ_CSR(n, d->phys_rmap))\n\n#define RIO_DEV_PORT_N_MNT_RSP_CSR(d, n)\t\\\n\t\t(d->phys_efptr + RIO_PORT_N_MNT_RSP_CSR(n, d->phys_rmap))\n\n#define RIO_DEV_PORT_N_ACK_STS_CSR(d, n)\t\\\n\t\t(d->phys_efptr + RIO_PORT_N_ACK_STS_CSR(n))\n\n#define RIO_DEV_PORT_N_CTL2_CSR(d, n)\t\t\\\n\t\t(d->phys_efptr + RIO_PORT_N_CTL2_CSR(n, d->phys_rmap))\n\n#define RIO_DEV_PORT_N_ERR_STS_CSR(d, n)\t\\\n\t\t(d->phys_efptr + RIO_PORT_N_ERR_STS_CSR(n, d->phys_rmap))\n\n#define RIO_DEV_PORT_N_CTL_CSR(d, n)\t\t\\\n\t\t(d->phys_efptr + RIO_PORT_N_CTL_CSR(n, d->phys_rmap))\n\n#define RIO_DEV_PORT_N_OB_ACK_CSR(d, n)\t\t\\\n\t\t(d->phys_efptr + RIO_PORT_N_OB_ACK_CSR(n))\n\n#define RIO_DEV_PORT_N_IB_ACK_CSR(d, n)\t\t\\\n\t\t(d->phys_efptr + RIO_PORT_N_IB_ACK_CSR(n))\n\n \n\n \n\n#define RIO_EM_EFB_HEADER\t0x000\t \n#define RIO_EM_EMHS_CAR\t\t0x004\t \n#define RIO_EM_LTL_ERR_DETECT\t0x008\t \n#define RIO_EM_LTL_ERR_EN\t0x00c\t \n#define  REM_LTL_ERR_ILLTRAN\t\t0x08000000  \n#define  REM_LTL_ERR_UNSOLR\t\t0x00800000  \n#define  REM_LTL_ERR_UNSUPTR\t\t0x00400000  \n#define  REM_LTL_ERR_IMPSPEC\t\t0x000000ff  \n#define RIO_EM_LTL_HIADDR_CAP\t0x010\t \n#define RIO_EM_LTL_ADDR_CAP\t0x014\t \n#define RIO_EM_LTL_DEVID_CAP\t0x018\t \n#define RIO_EM_LTL_CTRL_CAP\t0x01c\t \n#define RIO_EM_LTL_DID32_CAP\t0x020\t \n#define RIO_EM_LTL_SID32_CAP\t0x024\t \n#define RIO_EM_PW_TGT_DEVID\t0x028\t \n#define  RIO_EM_PW_TGT_DEVID_D16M\t0xff000000\t \n#define  RIO_EM_PW_TGT_DEVID_D8\t\t0x00ff0000\t \n#define  RIO_EM_PW_TGT_DEVID_DEV16\t0x00008000\t \n#define  RIO_EM_PW_TGT_DEVID_DEV32\t0x00004000\t \n#define RIO_EM_PKT_TTL\t\t0x02c\t \n#define RIO_EM_PKT_TTL_VAL\t\t0xffff0000\t \n#define RIO_EM_PW_TGT32_DEVID\t0x030\t \n#define RIO_EM_PW_TX_CTRL\t0x034\t \n#define RIO_EM_PW_TX_CTRL_PW_DIS\t0x00000001\t \n\n \n\n#define RIO_EM_PN_ERR_DETECT(x)\t(0x040 + x*0x40)  \n#define  REM_PED_IMPL_SPEC\t\t0x80000000\n#define  REM_PED_LINK_OK2U\t\t0x40000000  \n#define  REM_PED_LINK_UPDA\t\t0x20000000  \n#define  REM_PED_LINK_U2OK\t\t0x10000000  \n#define  REM_PED_LINK_TO\t\t0x00000001\n\n#define RIO_EM_PN_ERRRATE_EN(x) (0x044 + x*0x40)  \n#define RIO_EM_PN_ERRRATE_EN_OK2U\t0x40000000  \n#define RIO_EM_PN_ERRRATE_EN_UPDA\t0x20000000  \n#define RIO_EM_PN_ERRRATE_EN_U2OK\t0x10000000  \n\n#define RIO_EM_PN_ATTRIB_CAP(x)\t(0x048 + x*0x40)  \n#define RIO_EM_PN_PKT_CAP_0(x)\t(0x04c + x*0x40)  \n#define RIO_EM_PN_PKT_CAP_1(x)\t(0x050 + x*0x40)  \n#define RIO_EM_PN_PKT_CAP_2(x)\t(0x054 + x*0x40)  \n#define RIO_EM_PN_PKT_CAP_3(x)\t(0x058 + x*0x40)  \n#define RIO_EM_PN_ERRRATE(x)\t(0x068 + x*0x40)  \n#define RIO_EM_PN_ERRRATE_TR(x) (0x06c + x*0x40)  \n#define RIO_EM_PN_LINK_UDT(x)\t(0x070 + x*0x40)  \n#define RIO_EM_PN_LINK_UDT_TO\t\t0xffffff00  \n\n \n\n \n#define RIO_BC_RT_CTL_CSR\t0x020\n#define  RIO_RT_CTL_THREE_LVL\t\t0x80000000\n#define  RIO_RT_CTL_DEV32_RT_CTRL\t0x40000000\n#define  RIO_RT_CTL_MC_MASK_SZ\t\t0x03000000  \n\n \n#define RIO_BC_RT_LVL0_INFO_CSR\t0x030\n#define  RIO_RT_L0I_NUM_GR\t\t0xff000000\n#define  RIO_RT_L0I_GR_PTR\t\t0x00fffc00\n\n \n#define RIO_BC_RT_LVL1_INFO_CSR\t0x034\n#define  RIO_RT_L1I_NUM_GR\t\t0xff000000\n#define  RIO_RT_L1I_GR_PTR\t\t0x00fffc00\n\n \n#define RIO_BC_RT_LVL2_INFO_CSR\t0x038\n#define  RIO_RT_L2I_NUM_GR\t\t0xff000000\n#define  RIO_RT_L2I_GR_PTR\t\t0x00fffc00\n\n \n#define RIO_SPx_RT_CTL_CSR(x)\t(0x040 + (0x20 * x))\n#define RIO_SPx_RT_LVL0_INFO_CSR(x)\t(0x50 + (0x20 * x))\n#define RIO_SPx_RT_LVL1_INFO_CSR(x)\t(0x54 + (0x20 * x))\n#define RIO_SPx_RT_LVL2_INFO_CSR(x)\t(0x58 + (0x20 * x))\n\n \n#define RIO_RT_Ln_ENTRY_IMPL_DEF\t0xf0000000\n#define RIO_RT_Ln_ENTRY_RTE_VAL\t\t0x000003ff\n#define RIO_RT_ENTRY_DROP_PKT\t\t0x300\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}