# Reading pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/OLD\ ACA/FPGA/Project/Test_project/fpga_processor {D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:20 on May 25,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/OLD ACA/FPGA/Project/Test_project/fpga_processor" D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/memory_ip.v 
# -- Compiling module memory_ip
# 
# Top level modules:
# 	memory_ip
# End time: 15:32:20 on May 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/memory_ip_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:32:36 on May 25,2021
# vlog -reportprogress 300 -work work D:/OLD ACA/FPGA/Project/Test_project/fpga_processor/tb/memory_ip_tb.v 
# -- Compiling module memory_ip_tb
# 
# Top level modules:
# 	memory_ip_tb
# End time: 15:32:36 on May 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#  Trace back: can't read "_clients()": no such variable
#     while executing
# "set _currObj    $_clients($cid)"
#     (object "::.bookmarkmgr" method "::vsimwidgets::bookmarkmgr::_setcurrent" body line 11)
#     invoked from within
# "_setcurrent $cid"
#     (object "::.bookmarkmgr" method "::vsimwidgets::bookmarkmgr::_menu_prepost" body line 16)
#     invoked from within
# "::.bookmarkmgr _menu_prepost .mBar.bookmarks 1 {} 1"
#     (in namespace inscope "::vsimwidgets::bookmarkmgr" script line 1)
#     invoked from within
# "namespace inscope ::vsimwidgets::bookmarkmgr {::.bookmarkmgr _menu_prepost .mBar.bookmarks 1 {} 1}"
#     ("eval" body line 1)
#     invoked from within
# "eval $post_cmd"
#     (procedure "::Vsimmenu::DefaultMenuPostCmd" line 41)
#     invoked from within
# "::Vsimmenu::DefaultMenuPostCmd .mBar.bookmarks {namespace inscope ::vsimwidgets::bookmarkmgr {::.bookmarkmgr _menu_prepost .mBar.bookmarks 1 {} 1}} Se..."
#     (menu preprocess)
#    <2:C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/tk8.6/bgerror.tcl:106: ::tkerror {can't read "_clients()": no such variable}
#    <1:eval:1: ::tk::dialog::error::bgerror {can't read "_clients()": no such variable}
vsim -gui -l msim_transcript work.memory_ip_tb -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.memory_ip_tb -Lf altera_mf_ver 
# Start time: 15:33:33 on May 25,2021
# Loading work.memory_ip_tb
# Loading work.memory_ip
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Break key hit
add wave -position insertpoint  \
sim:/memory_ip_tb/memory_ip_inst/address \
sim:/memory_ip_tb/memory_ip_inst/clock \
sim:/memory_ip_tb/memory_ip_inst/data \
sim:/memory_ip_tb/memory_ip_inst/rden \
sim:/memory_ip_tb/memory_ip_inst/wren \
sim:/memory_ip_tb/memory_ip_inst/q \
sim:/memory_ip_tb/memory_ip_inst/sub_wire0
run -all
# End time: 15:38:42 on May 25,2021, Elapsed time: 0:05:09
# Errors: 0, Warnings: 0
