<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\projects\I2C_PWM\gowin_project\spi_dshot\spi_dshot\impl\gwsynthesis\spi_dshot.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\projects\I2C_PWM\gowin_project\spi_dshot\spi_dshot\src\spi_dshot.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\projects\I2C_PWM\gowin_project\spi_dshot\spi_dshot\src\spi_dshot.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN32C5/I4</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct 11 00:47:54 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C5/I4</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C5/I4</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1955</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1039</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clkin</td>
<td>Base</td>
<td>333.333</td>
<td>3.000
<td>0.000</td>
<td>166.667</td>
<td></td>
<td></td>
<td>clkin_ibuf/I </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>16.667</td>
<td>60.000
<td>0.000</td>
<td>8.333</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>16.667</td>
<td>60.000
<td>0.000</td>
<td>8.333</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>60.000(MHz)</td>
<td>62.252(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.603</td>
<td>spi_dshot_1/dshot_pre_divider_counter_0_s0/Q</td>
<td>spi_dshot_1/dshot_counter_value_14_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>15.564</td>
</tr>
<tr>
<td>2</td>
<td>0.624</td>
<td>spi_dshot_1/dshot_pre_divider_counter_0_s0/Q</td>
<td>spi_dshot_1/dshot_counter_value_12_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>15.543</td>
</tr>
<tr>
<td>3</td>
<td>1.360</td>
<td>spi_dshot_1/dshot_pre_divider_counter_0_s0/Q</td>
<td>spi_dshot_1/dshot_counter_value_13_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>14.807</td>
</tr>
<tr>
<td>4</td>
<td>2.542</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
<td>spi_slave_ctrl/_zz_io_kind_cpol_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.625</td>
</tr>
<tr>
<td>5</td>
<td>2.581</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/Q</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_4_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.585</td>
</tr>
<tr>
<td>6</td>
<td>2.770</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[11]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.842</td>
</tr>
<tr>
<td>7</td>
<td>2.770</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[2]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.842</td>
</tr>
<tr>
<td>8</td>
<td>2.779</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[12]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.833</td>
</tr>
<tr>
<td>9</td>
<td>2.779</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[1]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.833</td>
</tr>
<tr>
<td>10</td>
<td>2.788</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[13]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.825</td>
</tr>
<tr>
<td>11</td>
<td>2.788</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[5]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.825</td>
</tr>
<tr>
<td>12</td>
<td>2.833</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/Q</td>
<td>spi_dshot_1/dshot_counter_value_10_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.333</td>
</tr>
<tr>
<td>13</td>
<td>2.917</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/Q</td>
<td>spi_dshot_1/dshot_counter_value_11_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.249</td>
</tr>
<tr>
<td>14</td>
<td>2.917</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/Q</td>
<td>spi_dshot_1/dshot_counter_value_15_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.249</td>
</tr>
<tr>
<td>15</td>
<td>2.954</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/Q</td>
<td>spi_dshot_1/dshot_counter_value_4_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.213</td>
</tr>
<tr>
<td>16</td>
<td>2.954</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/Q</td>
<td>spi_dshot_1/dshot_counter_value_7_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.213</td>
</tr>
<tr>
<td>17</td>
<td>3.078</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[8]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.534</td>
</tr>
<tr>
<td>18</td>
<td>3.078</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[6]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.534</td>
</tr>
<tr>
<td>19</td>
<td>3.102</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/Q</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.511</td>
</tr>
<tr>
<td>20</td>
<td>3.147</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/Q</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.019</td>
</tr>
<tr>
<td>21</td>
<td>3.147</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/Q</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_3_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.019</td>
</tr>
<tr>
<td>22</td>
<td>3.159</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/Q</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_7_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.008</td>
</tr>
<tr>
<td>23</td>
<td>3.181</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[10]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.431</td>
</tr>
<tr>
<td>24</td>
<td>3.181</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[4]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.431</td>
</tr>
<tr>
<td>25</td>
<td>3.181</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[0]_s11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>16.667</td>
<td>0.000</td>
<td>13.431</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.711</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_1_s2/Q</td>
<td>spi_dshot_1/_zz_when_DShot_l71_4_regNext_s0/RESET</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>2</td>
<td>0.717</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_temp_data_8_s0/Q</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_3_G[8]_s11/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.717</td>
</tr>
<tr>
<td>3</td>
<td>0.885</td>
<td>spi_dshot_1/apb_operation_phase_0_s0/Q</td>
<td>spi_dshot_1/apb_operation_phase_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.885</td>
</tr>
<tr>
<td>4</td>
<td>0.885</td>
<td>spi_dshot_1/spi_fsm_sclk_count_value_0_s0/Q</td>
<td>spi_dshot_1/spi_fsm_sclk_count_value_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.885</td>
</tr>
<tr>
<td>5</td>
<td>0.886</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_risingOccupancy_s1/Q</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_risingOccupancy_s1/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>6</td>
<td>0.886</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_2_s0/Q</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>7</td>
<td>0.886</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_4_s1/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>8</td>
<td>0.886</td>
<td>spi_dshot_1/dshot_pre_divider_counter_1_s0/Q</td>
<td>spi_dshot_1/dshot_pre_divider_counter_1_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>9</td>
<td>0.886</td>
<td>spi_dshot_1/dshot_pre_divider_counter_2_s0/Q</td>
<td>spi_dshot_1/dshot_pre_divider_counter_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>10</td>
<td>0.886</td>
<td>spi_dshot_1/dshot_pre_divider_counter_3_s0/Q</td>
<td>spi_dshot_1/dshot_pre_divider_counter_3_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>11</td>
<td>0.886</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_1_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_1_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>12</td>
<td>0.886</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_1_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_1_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>13</td>
<td>0.886</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_3_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_3_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>14</td>
<td>0.886</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_1_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_1_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>15</td>
<td>0.886</td>
<td>spi_dshot_1/dshot_dshot_ptrs_1_0_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_1_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>16</td>
<td>0.886</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_0_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.886</td>
</tr>
<tr>
<td>17</td>
<td>0.888</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0/Q</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>18</td>
<td>0.888</td>
<td>spi_dshot_1/apb_m_PWRITE_s5/Q</td>
<td>spi_dshot_1/apb_m_PWRITE_s5/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>19</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_dshot_ptrs_7_0_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_7_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>20</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_0_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>21</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>22</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_0_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>23</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_2_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>24</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_3_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_3_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>25</td>
<td>0.888</td>
<td>spi_dshot_1/dshot_dshot_ptrs_1_2_s0/Q</td>
<td>spi_dshot_1/dshot_dshot_ptrs_1_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/_zz_when_utils_l25_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/_zz_when_utils_l25_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/spi_fsm_reg_addr_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[6]_s11</td>
</tr>
<tr>
<td>9</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[5]_s11</td>
</tr>
<tr>
<td>10</td>
<td>6.673</td>
<td>8.236</td>
<td>1.563</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>spi_dshot_1/dshot_trigers_shadow_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.705</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][A]</td>
<td>spi_dshot_1/n1144_s0/I0</td>
</tr>
<tr>
<td>4.902</td>
<td>1.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1144_s0/COUT</td>
</tr>
<tr>
<td>4.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][B]</td>
<td>spi_dshot_1/n1145_s0/CIN</td>
</tr>
<tr>
<td>4.973</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1145_s0/COUT</td>
</tr>
<tr>
<td>4.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[1][A]</td>
<td>spi_dshot_1/n1146_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1146_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[1][B]</td>
<td>spi_dshot_1/n1147_s0/CIN</td>
</tr>
<tr>
<td>5.116</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1147_s0/COUT</td>
</tr>
<tr>
<td>5.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[2][A]</td>
<td>spi_dshot_1/n1148_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1148_s0/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[3][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_3_s2/I0</td>
</tr>
<tr>
<td>9.157</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C2[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_3_s2/F</td>
</tr>
<tr>
<td>10.183</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_6_s3/I1</td>
</tr>
<tr>
<td>11.473</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C2[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_6_s3/F</td>
</tr>
<tr>
<td>12.498</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_9_s2/I3</td>
</tr>
<tr>
<td>13.781</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_9_s2/F</td>
</tr>
<tr>
<td>14.319</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[3][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_12_s6/I0</td>
</tr>
<tr>
<td>15.609</td>
<td>1.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C3[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_12_s6/F</td>
</tr>
<tr>
<td>16.649</td>
<td>1.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[0][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_14_s1/I0</td>
</tr>
<tr>
<td>17.676</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C3[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_14_s1/F</td>
</tr>
<tr>
<td>17.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][B]</td>
<td>spi_dshot_1/dshot_counter_value_14_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C3[0][B]</td>
<td>spi_dshot_1/dshot_counter_value_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.746, 49.772%; route: 7.244, 46.547%; tC2Q: 0.573, 3.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.705</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][A]</td>
<td>spi_dshot_1/n1144_s0/I0</td>
</tr>
<tr>
<td>4.902</td>
<td>1.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1144_s0/COUT</td>
</tr>
<tr>
<td>4.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][B]</td>
<td>spi_dshot_1/n1145_s0/CIN</td>
</tr>
<tr>
<td>4.973</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1145_s0/COUT</td>
</tr>
<tr>
<td>4.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[1][A]</td>
<td>spi_dshot_1/n1146_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1146_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[1][B]</td>
<td>spi_dshot_1/n1147_s0/CIN</td>
</tr>
<tr>
<td>5.116</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1147_s0/COUT</td>
</tr>
<tr>
<td>5.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[2][A]</td>
<td>spi_dshot_1/n1148_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1148_s0/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[3][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_3_s2/I0</td>
</tr>
<tr>
<td>9.157</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C2[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_3_s2/F</td>
</tr>
<tr>
<td>10.183</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_6_s3/I1</td>
</tr>
<tr>
<td>11.473</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C2[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_6_s3/F</td>
</tr>
<tr>
<td>12.498</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_9_s2/I3</td>
</tr>
<tr>
<td>13.781</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_9_s2/F</td>
</tr>
<tr>
<td>14.319</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[3][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_12_s6/I0</td>
</tr>
<tr>
<td>15.609</td>
<td>1.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C3[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_12_s6/F</td>
</tr>
<tr>
<td>16.628</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_12_s5/I3</td>
</tr>
<tr>
<td>17.656</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_12_s5/F</td>
</tr>
<tr>
<td>17.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>spi_dshot_1/dshot_counter_value_12_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>spi_dshot_1/dshot_counter_value_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.746, 49.838%; route: 7.224, 46.476%; tC2Q: 0.573, 3.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.705</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][A]</td>
<td>spi_dshot_1/n1144_s0/I0</td>
</tr>
<tr>
<td>4.902</td>
<td>1.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1144_s0/COUT</td>
</tr>
<tr>
<td>4.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[0][B]</td>
<td>spi_dshot_1/n1145_s0/CIN</td>
</tr>
<tr>
<td>4.973</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1145_s0/COUT</td>
</tr>
<tr>
<td>4.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[1][A]</td>
<td>spi_dshot_1/n1146_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1146_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[1][B]</td>
<td>spi_dshot_1/n1147_s0/CIN</td>
</tr>
<tr>
<td>5.116</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1147_s0/COUT</td>
</tr>
<tr>
<td>5.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C13[2][A]</td>
<td>spi_dshot_1/n1148_s0/CIN</td>
</tr>
<tr>
<td>5.187</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1148_s0/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>2.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[3][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_3_s2/I0</td>
</tr>
<tr>
<td>9.157</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C2[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_3_s2/F</td>
</tr>
<tr>
<td>10.183</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C2[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_6_s3/I1</td>
</tr>
<tr>
<td>11.473</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C2[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_6_s3/F</td>
</tr>
<tr>
<td>12.498</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[3][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_9_s2/I3</td>
</tr>
<tr>
<td>13.781</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C3[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_9_s2/F</td>
</tr>
<tr>
<td>14.319</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[3][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_12_s6/I0</td>
</tr>
<tr>
<td>15.609</td>
<td>1.290</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C3[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_12_s6/F</td>
</tr>
<tr>
<td>15.630</td>
<td>0.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_13_s1/I1</td>
</tr>
<tr>
<td>16.920</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_13_s1/F</td>
</tr>
<tr>
<td>16.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>spi_dshot_1/dshot_counter_value_13_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>spi_dshot_1/dshot_counter_value_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.009, 54.088%; route: 6.225, 42.043%; tC2Q: 0.573, 3.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/_zz_io_kind_cpol_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>spi_dshot_1/_zz_when_utils_l25_1_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/_zz_when_utils_l25_1_s0/Q</td>
</tr>
<tr>
<td>4.152</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[3][B]</td>
<td>spi_dshot_1/n2076_s3/I1</td>
</tr>
<tr>
<td>5.180</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C16[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n2076_s3/F</td>
</tr>
<tr>
<td>6.424</td>
<td>1.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_0_s0/I3</td>
</tr>
<tr>
<td>7.714</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_0_s0/F</td>
</tr>
<tr>
<td>8.932</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][B]</td>
<td>spi_dshot_1/spi_dshot_1_apb_m_PWDATA_0_s/I2</td>
</tr>
<tr>
<td>10.306</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C15[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_dshot_1_apb_m_PWDATA_0_s/F</td>
</tr>
<tr>
<td>11.339</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>spi_dshot_1/apb_m_PWDATA_0_s12/I1</td>
</tr>
<tr>
<td>12.713</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/apb_m_PWDATA_0_s12/F</td>
</tr>
<tr>
<td>15.738</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/_zz_io_kind_cpol_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>spi_slave_ctrl/_zz_io_kind_cpol_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>spi_slave_ctrl/_zz_io_kind_cpol_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.065, 37.174%; route: 7.987, 58.621%; tC2Q: 0.573, 4.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/Q</td>
</tr>
<tr>
<td>4.146</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1/I0</td>
</tr>
<tr>
<td>5.436</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1/F</td>
</tr>
<tr>
<td>6.501</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2/I2</td>
</tr>
<tr>
<td>7.874</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2/F</td>
</tr>
<tr>
<td>9.298</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[3][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s1/I3</td>
</tr>
<tr>
<td>10.326</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C18[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s1/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n76_s1/I2</td>
</tr>
<tr>
<td>13.052</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n76_s1/F</td>
</tr>
<tr>
<td>14.119</td>
<td>1.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_12_G[0]_s1/I2</td>
</tr>
<tr>
<td>15.493</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_12_G[0]_s1/F</td>
</tr>
<tr>
<td>15.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_12_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.679</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_12_G[0]_s0/O</td>
</tr>
<tr>
<td>15.698</td>
<td>0.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_4_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.541, 48.150%; route: 6.471, 47.633%; tC2Q: 0.573, 4.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[11]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
</tr>
<tr>
<td>4.341</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>spi_dshot_1/regs_data_s4366/I1</td>
</tr>
<tr>
<td>5.631</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4366/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>spi_dshot_1/regs_data_s4369/I2</td>
</tr>
<tr>
<td>7.278</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4369/F</td>
</tr>
<tr>
<td>10.326</td>
<td>3.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>spi_dshot_1/regs_data_s4368/I0</td>
</tr>
<tr>
<td>11.109</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4368/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>spi_dshot_1/regs_data_s4380/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4380/F</td>
</tr>
<tr>
<td>15.955</td>
<td>2.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_8_G[11]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[11]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C12[2][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[11]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.383, 31.660%; route: 8.887, 64.201%; tC2Q: 0.573, 4.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[2]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
</tr>
<tr>
<td>4.341</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>spi_dshot_1/regs_data_s4366/I1</td>
</tr>
<tr>
<td>5.631</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4366/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>spi_dshot_1/regs_data_s4369/I2</td>
</tr>
<tr>
<td>7.278</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4369/F</td>
</tr>
<tr>
<td>10.326</td>
<td>3.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>spi_dshot_1/regs_data_s4368/I0</td>
</tr>
<tr>
<td>11.109</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4368/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>spi_dshot_1/regs_data_s4380/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4380/F</td>
</tr>
<tr>
<td>15.955</td>
<td>2.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_8_G[2]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[2]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[2]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.383, 31.660%; route: 8.887, 64.201%; tC2Q: 0.573, 4.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[12]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
</tr>
<tr>
<td>4.341</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>spi_dshot_1/regs_data_s4366/I1</td>
</tr>
<tr>
<td>5.631</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4366/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>spi_dshot_1/regs_data_s4369/I2</td>
</tr>
<tr>
<td>7.278</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4369/F</td>
</tr>
<tr>
<td>10.326</td>
<td>3.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>spi_dshot_1/regs_data_s4368/I0</td>
</tr>
<tr>
<td>11.109</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4368/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>spi_dshot_1/regs_data_s4380/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4380/F</td>
</tr>
<tr>
<td>15.946</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_8_G[12]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[12]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[12]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.383, 31.681%; route: 8.878, 64.177%; tC2Q: 0.573, 4.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[1]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
</tr>
<tr>
<td>4.341</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>spi_dshot_1/regs_data_s4366/I1</td>
</tr>
<tr>
<td>5.631</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4366/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>spi_dshot_1/regs_data_s4369/I2</td>
</tr>
<tr>
<td>7.278</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4369/F</td>
</tr>
<tr>
<td>10.326</td>
<td>3.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>spi_dshot_1/regs_data_s4368/I0</td>
</tr>
<tr>
<td>11.109</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4368/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>spi_dshot_1/regs_data_s4380/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4380/F</td>
</tr>
<tr>
<td>15.946</td>
<td>2.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_8_G[1]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[1]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[1]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.383, 31.681%; route: 8.878, 64.177%; tC2Q: 0.573, 4.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[13]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
</tr>
<tr>
<td>4.341</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>spi_dshot_1/regs_data_s4366/I1</td>
</tr>
<tr>
<td>5.631</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4366/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>spi_dshot_1/regs_data_s4369/I2</td>
</tr>
<tr>
<td>7.278</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4369/F</td>
</tr>
<tr>
<td>10.326</td>
<td>3.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>spi_dshot_1/regs_data_s4368/I0</td>
</tr>
<tr>
<td>11.109</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4368/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>spi_dshot_1/regs_data_s4380/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4380/F</td>
</tr>
<tr>
<td>15.937</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_8_G[13]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[13]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[2][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[13]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.383, 31.700%; route: 8.869, 64.155%; tC2Q: 0.573, 4.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[5]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
</tr>
<tr>
<td>4.341</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>spi_dshot_1/regs_data_s4366/I1</td>
</tr>
<tr>
<td>5.631</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4366/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>spi_dshot_1/regs_data_s4369/I2</td>
</tr>
<tr>
<td>7.278</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4369/F</td>
</tr>
<tr>
<td>10.326</td>
<td>3.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>spi_dshot_1/regs_data_s4368/I0</td>
</tr>
<tr>
<td>11.109</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4368/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>spi_dshot_1/regs_data_s4380/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4380/F</td>
</tr>
<tr>
<td>15.937</td>
<td>2.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_8_G[5]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[5]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[5]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.383, 31.700%; route: 8.869, 64.155%; tC2Q: 0.573, 4.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/Q</td>
</tr>
<tr>
<td>4.914</td>
<td>2.229</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][B]</td>
<td>spi_dshot_1/n1208_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>1.306</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1208_s0/COUT</td>
</tr>
<tr>
<td>6.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[2][A]</td>
<td>spi_dshot_1/n1209_s0/CIN</td>
</tr>
<tr>
<td>6.292</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1209_s0/COUT</td>
</tr>
<tr>
<td>6.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[2][B]</td>
<td>spi_dshot_1/n1210_s0/CIN</td>
</tr>
<tr>
<td>6.363</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1210_s0/COUT</td>
</tr>
<tr>
<td>6.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>spi_dshot_1/n1211_s0/CIN</td>
</tr>
<tr>
<td>6.434</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1211_s0/COUT</td>
</tr>
<tr>
<td>6.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>spi_dshot_1/n1212_s0/CIN</td>
</tr>
<tr>
<td>6.506</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1212_s0/COUT</td>
</tr>
<tr>
<td>6.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>spi_dshot_1/n1213_s0/CIN</td>
</tr>
<tr>
<td>6.577</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1213_s0/COUT</td>
</tr>
<tr>
<td>6.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>spi_dshot_1/n1214_s0/CIN</td>
</tr>
<tr>
<td>6.648</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1214_s0/COUT</td>
</tr>
<tr>
<td>6.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>spi_dshot_1/n1215_s0/CIN</td>
</tr>
<tr>
<td>6.719</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1215_s0/COUT</td>
</tr>
<tr>
<td>6.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>spi_dshot_1/n1216_s0/CIN</td>
</tr>
<tr>
<td>6.791</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1216_s0/COUT</td>
</tr>
<tr>
<td>6.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>spi_dshot_1/n1217_s0/CIN</td>
</tr>
<tr>
<td>6.862</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1217_s0/COUT</td>
</tr>
<tr>
<td>6.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][B]</td>
<td>spi_dshot_1/n1218_s0/CIN</td>
</tr>
<tr>
<td>6.933</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1218_s0/COUT</td>
</tr>
<tr>
<td>6.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td>spi_dshot_1/n1219_s0/CIN</td>
</tr>
<tr>
<td>7.004</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1219_s0/COUT</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td>spi_dshot_1/n1220_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1220_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[2][A]</td>
<td>spi_dshot_1/n1221_s0/CIN</td>
</tr>
<tr>
<td>7.147</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1221_s0/COUT</td>
</tr>
<tr>
<td>9.964</td>
<td>2.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[3][B]</td>
<td>spi_dshot_1/dshot_counter_willClear_s1/I1</td>
</tr>
<tr>
<td>10.747</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R10C14[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_willClear_s1/F</td>
</tr>
<tr>
<td>14.072</td>
<td>3.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_10_s1/I2</td>
</tr>
<tr>
<td>15.446</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_10_s1/F</td>
</tr>
<tr>
<td>15.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>spi_dshot_1/dshot_counter_value_10_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>spi_dshot_1/dshot_counter_value_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.389, 32.916%; route: 8.372, 62.787%; tC2Q: 0.573, 4.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/Q</td>
</tr>
<tr>
<td>4.914</td>
<td>2.229</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][B]</td>
<td>spi_dshot_1/n1208_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>1.306</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1208_s0/COUT</td>
</tr>
<tr>
<td>6.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[2][A]</td>
<td>spi_dshot_1/n1209_s0/CIN</td>
</tr>
<tr>
<td>6.292</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1209_s0/COUT</td>
</tr>
<tr>
<td>6.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[2][B]</td>
<td>spi_dshot_1/n1210_s0/CIN</td>
</tr>
<tr>
<td>6.363</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1210_s0/COUT</td>
</tr>
<tr>
<td>6.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>spi_dshot_1/n1211_s0/CIN</td>
</tr>
<tr>
<td>6.434</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1211_s0/COUT</td>
</tr>
<tr>
<td>6.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>spi_dshot_1/n1212_s0/CIN</td>
</tr>
<tr>
<td>6.506</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1212_s0/COUT</td>
</tr>
<tr>
<td>6.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>spi_dshot_1/n1213_s0/CIN</td>
</tr>
<tr>
<td>6.577</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1213_s0/COUT</td>
</tr>
<tr>
<td>6.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>spi_dshot_1/n1214_s0/CIN</td>
</tr>
<tr>
<td>6.648</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1214_s0/COUT</td>
</tr>
<tr>
<td>6.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>spi_dshot_1/n1215_s0/CIN</td>
</tr>
<tr>
<td>6.719</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1215_s0/COUT</td>
</tr>
<tr>
<td>6.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>spi_dshot_1/n1216_s0/CIN</td>
</tr>
<tr>
<td>6.791</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1216_s0/COUT</td>
</tr>
<tr>
<td>6.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>spi_dshot_1/n1217_s0/CIN</td>
</tr>
<tr>
<td>6.862</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1217_s0/COUT</td>
</tr>
<tr>
<td>6.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][B]</td>
<td>spi_dshot_1/n1218_s0/CIN</td>
</tr>
<tr>
<td>6.933</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1218_s0/COUT</td>
</tr>
<tr>
<td>6.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td>spi_dshot_1/n1219_s0/CIN</td>
</tr>
<tr>
<td>7.004</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1219_s0/COUT</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td>spi_dshot_1/n1220_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1220_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[2][A]</td>
<td>spi_dshot_1/n1221_s0/CIN</td>
</tr>
<tr>
<td>7.147</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1221_s0/COUT</td>
</tr>
<tr>
<td>9.964</td>
<td>2.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[3][B]</td>
<td>spi_dshot_1/dshot_counter_willClear_s1/I1</td>
</tr>
<tr>
<td>10.747</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R10C14[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_willClear_s1/F</td>
</tr>
<tr>
<td>14.072</td>
<td>3.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_11_s1/I2</td>
</tr>
<tr>
<td>15.362</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_11_s1/F</td>
</tr>
<tr>
<td>15.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>spi_dshot_1/dshot_counter_value_11_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>spi_dshot_1/dshot_counter_value_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.305, 32.492%; route: 8.372, 63.184%; tC2Q: 0.573, 4.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/Q</td>
</tr>
<tr>
<td>4.914</td>
<td>2.229</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][B]</td>
<td>spi_dshot_1/n1208_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>1.306</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1208_s0/COUT</td>
</tr>
<tr>
<td>6.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[2][A]</td>
<td>spi_dshot_1/n1209_s0/CIN</td>
</tr>
<tr>
<td>6.292</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1209_s0/COUT</td>
</tr>
<tr>
<td>6.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[2][B]</td>
<td>spi_dshot_1/n1210_s0/CIN</td>
</tr>
<tr>
<td>6.363</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1210_s0/COUT</td>
</tr>
<tr>
<td>6.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>spi_dshot_1/n1211_s0/CIN</td>
</tr>
<tr>
<td>6.434</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1211_s0/COUT</td>
</tr>
<tr>
<td>6.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>spi_dshot_1/n1212_s0/CIN</td>
</tr>
<tr>
<td>6.506</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1212_s0/COUT</td>
</tr>
<tr>
<td>6.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>spi_dshot_1/n1213_s0/CIN</td>
</tr>
<tr>
<td>6.577</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1213_s0/COUT</td>
</tr>
<tr>
<td>6.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>spi_dshot_1/n1214_s0/CIN</td>
</tr>
<tr>
<td>6.648</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1214_s0/COUT</td>
</tr>
<tr>
<td>6.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>spi_dshot_1/n1215_s0/CIN</td>
</tr>
<tr>
<td>6.719</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1215_s0/COUT</td>
</tr>
<tr>
<td>6.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>spi_dshot_1/n1216_s0/CIN</td>
</tr>
<tr>
<td>6.791</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1216_s0/COUT</td>
</tr>
<tr>
<td>6.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>spi_dshot_1/n1217_s0/CIN</td>
</tr>
<tr>
<td>6.862</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1217_s0/COUT</td>
</tr>
<tr>
<td>6.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][B]</td>
<td>spi_dshot_1/n1218_s0/CIN</td>
</tr>
<tr>
<td>6.933</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1218_s0/COUT</td>
</tr>
<tr>
<td>6.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td>spi_dshot_1/n1219_s0/CIN</td>
</tr>
<tr>
<td>7.004</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1219_s0/COUT</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td>spi_dshot_1/n1220_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1220_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[2][A]</td>
<td>spi_dshot_1/n1221_s0/CIN</td>
</tr>
<tr>
<td>7.147</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1221_s0/COUT</td>
</tr>
<tr>
<td>9.964</td>
<td>2.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[3][B]</td>
<td>spi_dshot_1/dshot_counter_willClear_s1/I1</td>
</tr>
<tr>
<td>10.747</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R10C14[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_willClear_s1/F</td>
</tr>
<tr>
<td>14.072</td>
<td>3.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>spi_dshot_1/dshot_counter_valueNext_15_s1/I2</td>
</tr>
<tr>
<td>15.362</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_15_s1/F</td>
</tr>
<tr>
<td>15.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>spi_dshot_1/dshot_counter_value_15_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>spi_dshot_1/dshot_counter_value_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.305, 32.492%; route: 8.372, 63.184%; tC2Q: 0.573, 4.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/Q</td>
</tr>
<tr>
<td>4.914</td>
<td>2.229</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][B]</td>
<td>spi_dshot_1/n1208_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>1.306</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1208_s0/COUT</td>
</tr>
<tr>
<td>6.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[2][A]</td>
<td>spi_dshot_1/n1209_s0/CIN</td>
</tr>
<tr>
<td>6.292</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1209_s0/COUT</td>
</tr>
<tr>
<td>6.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[2][B]</td>
<td>spi_dshot_1/n1210_s0/CIN</td>
</tr>
<tr>
<td>6.363</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1210_s0/COUT</td>
</tr>
<tr>
<td>6.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>spi_dshot_1/n1211_s0/CIN</td>
</tr>
<tr>
<td>6.434</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1211_s0/COUT</td>
</tr>
<tr>
<td>6.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>spi_dshot_1/n1212_s0/CIN</td>
</tr>
<tr>
<td>6.506</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1212_s0/COUT</td>
</tr>
<tr>
<td>6.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>spi_dshot_1/n1213_s0/CIN</td>
</tr>
<tr>
<td>6.577</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1213_s0/COUT</td>
</tr>
<tr>
<td>6.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>spi_dshot_1/n1214_s0/CIN</td>
</tr>
<tr>
<td>6.648</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1214_s0/COUT</td>
</tr>
<tr>
<td>6.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>spi_dshot_1/n1215_s0/CIN</td>
</tr>
<tr>
<td>6.719</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1215_s0/COUT</td>
</tr>
<tr>
<td>6.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>spi_dshot_1/n1216_s0/CIN</td>
</tr>
<tr>
<td>6.791</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1216_s0/COUT</td>
</tr>
<tr>
<td>6.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>spi_dshot_1/n1217_s0/CIN</td>
</tr>
<tr>
<td>6.862</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1217_s0/COUT</td>
</tr>
<tr>
<td>6.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][B]</td>
<td>spi_dshot_1/n1218_s0/CIN</td>
</tr>
<tr>
<td>6.933</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1218_s0/COUT</td>
</tr>
<tr>
<td>6.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td>spi_dshot_1/n1219_s0/CIN</td>
</tr>
<tr>
<td>7.004</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1219_s0/COUT</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td>spi_dshot_1/n1220_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1220_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[2][A]</td>
<td>spi_dshot_1/n1221_s0/CIN</td>
</tr>
<tr>
<td>7.147</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1221_s0/COUT</td>
</tr>
<tr>
<td>9.964</td>
<td>2.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[3][B]</td>
<td>spi_dshot_1/dshot_counter_willClear_s1/I1</td>
</tr>
<tr>
<td>10.747</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R10C14[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_willClear_s1/F</td>
</tr>
<tr>
<td>14.035</td>
<td>3.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_4_s1/I2</td>
</tr>
<tr>
<td>15.325</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_4_s1/F</td>
</tr>
<tr>
<td>15.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>spi_dshot_1/dshot_counter_value_4_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C2[0][B]</td>
<td>spi_dshot_1/dshot_counter_value_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.305, 32.582%; route: 8.335, 63.082%; tC2Q: 0.573, 4.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_counter_value_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_0_G[2]_s11/Q</td>
</tr>
<tr>
<td>4.914</td>
<td>2.229</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[1][B]</td>
<td>spi_dshot_1/n1208_s0/I1</td>
</tr>
<tr>
<td>6.221</td>
<td>1.306</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1208_s0/COUT</td>
</tr>
<tr>
<td>6.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[2][A]</td>
<td>spi_dshot_1/n1209_s0/CIN</td>
</tr>
<tr>
<td>6.292</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1209_s0/COUT</td>
</tr>
<tr>
<td>6.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C4[2][B]</td>
<td>spi_dshot_1/n1210_s0/CIN</td>
</tr>
<tr>
<td>6.363</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1210_s0/COUT</td>
</tr>
<tr>
<td>6.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>spi_dshot_1/n1211_s0/CIN</td>
</tr>
<tr>
<td>6.434</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1211_s0/COUT</td>
</tr>
<tr>
<td>6.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>spi_dshot_1/n1212_s0/CIN</td>
</tr>
<tr>
<td>6.506</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1212_s0/COUT</td>
</tr>
<tr>
<td>6.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>spi_dshot_1/n1213_s0/CIN</td>
</tr>
<tr>
<td>6.577</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1213_s0/COUT</td>
</tr>
<tr>
<td>6.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>spi_dshot_1/n1214_s0/CIN</td>
</tr>
<tr>
<td>6.648</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1214_s0/COUT</td>
</tr>
<tr>
<td>6.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>spi_dshot_1/n1215_s0/CIN</td>
</tr>
<tr>
<td>6.719</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1215_s0/COUT</td>
</tr>
<tr>
<td>6.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>spi_dshot_1/n1216_s0/CIN</td>
</tr>
<tr>
<td>6.791</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1216_s0/COUT</td>
</tr>
<tr>
<td>6.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>spi_dshot_1/n1217_s0/CIN</td>
</tr>
<tr>
<td>6.862</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1217_s0/COUT</td>
</tr>
<tr>
<td>6.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][B]</td>
<td>spi_dshot_1/n1218_s0/CIN</td>
</tr>
<tr>
<td>6.933</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1218_s0/COUT</td>
</tr>
<tr>
<td>6.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][A]</td>
<td>spi_dshot_1/n1219_s0/CIN</td>
</tr>
<tr>
<td>7.004</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1219_s0/COUT</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td>spi_dshot_1/n1220_s0/CIN</td>
</tr>
<tr>
<td>7.076</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1220_s0/COUT</td>
</tr>
<tr>
<td>7.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[2][A]</td>
<td>spi_dshot_1/n1221_s0/CIN</td>
</tr>
<tr>
<td>7.147</td>
<td>0.071</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1221_s0/COUT</td>
</tr>
<tr>
<td>9.964</td>
<td>2.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[3][B]</td>
<td>spi_dshot_1/dshot_counter_willClear_s1/I1</td>
</tr>
<tr>
<td>10.747</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R10C14[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_willClear_s1/F</td>
</tr>
<tr>
<td>14.035</td>
<td>3.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>spi_dshot_1/dshot_counter_valueNext_7_s1/I2</td>
</tr>
<tr>
<td>15.325</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/dshot_counter_valueNext_7_s1/F</td>
</tr>
<tr>
<td>15.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_counter_value_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>spi_dshot_1/dshot_counter_value_7_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>spi_dshot_1/dshot_counter_value_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.305, 32.582%; route: 8.335, 63.082%; tC2Q: 0.573, 4.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[8]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
</tr>
<tr>
<td>4.341</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>spi_dshot_1/regs_data_s4366/I1</td>
</tr>
<tr>
<td>5.631</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4366/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>spi_dshot_1/regs_data_s4369/I2</td>
</tr>
<tr>
<td>7.278</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4369/F</td>
</tr>
<tr>
<td>10.326</td>
<td>3.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>spi_dshot_1/regs_data_s4368/I0</td>
</tr>
<tr>
<td>11.109</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4368/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>spi_dshot_1/regs_data_s4380/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4380/F</td>
</tr>
<tr>
<td>15.647</td>
<td>2.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_8_G[8]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[8]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[8]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.383, 32.381%; route: 8.579, 63.385%; tC2Q: 0.573, 4.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[6]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
</tr>
<tr>
<td>4.341</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>spi_dshot_1/regs_data_s4366/I1</td>
</tr>
<tr>
<td>5.631</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4366/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>spi_dshot_1/regs_data_s4369/I2</td>
</tr>
<tr>
<td>7.278</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4369/F</td>
</tr>
<tr>
<td>10.326</td>
<td>3.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>spi_dshot_1/regs_data_s4368/I0</td>
</tr>
<tr>
<td>11.109</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4368/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>spi_dshot_1/regs_data_s4380/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4380/F</td>
</tr>
<tr>
<td>15.647</td>
<td>2.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_8_G[6]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[6]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[6]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.383, 32.381%; route: 8.579, 63.385%; tC2Q: 0.573, 4.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/Q</td>
</tr>
<tr>
<td>4.146</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1/I0</td>
</tr>
<tr>
<td>5.436</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1/F</td>
</tr>
<tr>
<td>6.501</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>spi_dshot_1/n1646_s6/I2</td>
</tr>
<tr>
<td>7.874</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1646_s6/F</td>
</tr>
<tr>
<td>8.907</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>spi_dshot_1/n1579_s5/I3</td>
</tr>
<tr>
<td>10.281</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1579_s5/F</td>
</tr>
<tr>
<td>11.899</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>spi_dshot_1/n1578_s6/I0</td>
</tr>
<tr>
<td>12.926</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1578_s6/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s5/I2</td>
</tr>
<tr>
<td>14.223</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s5/F</td>
</tr>
<tr>
<td>15.624</td>
<td>1.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.347, 46.980%; route: 6.591, 48.779%; tC2Q: 0.573, 4.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/Q</td>
</tr>
<tr>
<td>4.146</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1/I0</td>
</tr>
<tr>
<td>5.436</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1/F</td>
</tr>
<tr>
<td>6.501</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2/I2</td>
</tr>
<tr>
<td>7.874</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2/F</td>
</tr>
<tr>
<td>9.298</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[3][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s1/I3</td>
</tr>
<tr>
<td>10.326</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C18[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s1/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n76_s1/I2</td>
</tr>
<tr>
<td>13.052</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n76_s1/F</td>
</tr>
<tr>
<td>14.145</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_0_G[0]_s1/I2</td>
</tr>
<tr>
<td>14.927</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_0_G[0]_s1/F</td>
</tr>
<tr>
<td>14.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_0_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.113</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_0_G[0]_s0/O</td>
</tr>
<tr>
<td>15.132</td>
<td>0.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_0_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.950, 45.701%; route: 6.497, 49.899%; tC2Q: 0.573, 4.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/Q</td>
</tr>
<tr>
<td>4.146</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1/I0</td>
</tr>
<tr>
<td>5.436</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1/F</td>
</tr>
<tr>
<td>6.501</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2/I2</td>
</tr>
<tr>
<td>7.874</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2/F</td>
</tr>
<tr>
<td>9.298</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[3][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s1/I3</td>
</tr>
<tr>
<td>10.326</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C18[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s1/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n76_s1/I2</td>
</tr>
<tr>
<td>13.052</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n76_s1/F</td>
</tr>
<tr>
<td>14.145</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_9_G[0]_s1/I2</td>
</tr>
<tr>
<td>14.927</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_9_G[0]_s1/F</td>
</tr>
<tr>
<td>14.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_9_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.113</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_9_G[0]_s0/O</td>
</tr>
<tr>
<td>15.132</td>
<td>0.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_3_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.950, 45.701%; route: 6.497, 49.899%; tC2Q: 0.573, 4.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushPtr_value_0_s0/Q</td>
</tr>
<tr>
<td>4.146</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1/I0</td>
</tr>
<tr>
<td>5.436</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s1/F</td>
</tr>
<tr>
<td>6.501</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2/I2</td>
</tr>
<tr>
<td>7.874</td>
<td>1.374</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s2/F</td>
</tr>
<tr>
<td>9.298</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[3][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s1/I3</td>
</tr>
<tr>
<td>10.326</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C18[3][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1021_s1/F</td>
</tr>
<tr>
<td>11.762</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n76_s1/I2</td>
</tr>
<tr>
<td>13.052</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/n76_s1/F</td>
</tr>
<tr>
<td>14.133</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_21_G[0]_s1/I2</td>
</tr>
<tr>
<td>14.916</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_21_G[0]_s1/F</td>
</tr>
<tr>
<td>14.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_21_G[0]_s0/I0</td>
</tr>
<tr>
<td>15.102</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_ram_RAMOUT_21_G[0]_s0/O</td>
</tr>
<tr>
<td>15.121</td>
<td>0.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_7_s0/CLK</td>
</tr>
<tr>
<td>18.279</td>
<td>-0.500</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/_zz_logic_ram_port0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.950, 45.741%; route: 6.485, 49.855%; tC2Q: 0.573, 4.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[10]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
</tr>
<tr>
<td>4.341</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>spi_dshot_1/regs_data_s4366/I1</td>
</tr>
<tr>
<td>5.631</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4366/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>spi_dshot_1/regs_data_s4369/I2</td>
</tr>
<tr>
<td>7.278</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4369/F</td>
</tr>
<tr>
<td>10.326</td>
<td>3.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>spi_dshot_1/regs_data_s4368/I0</td>
</tr>
<tr>
<td>11.109</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4368/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>spi_dshot_1/regs_data_s4380/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4380/F</td>
</tr>
<tr>
<td>15.544</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_8_G[10]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[10]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[10]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.383, 32.629%; route: 8.476, 63.105%; tC2Q: 0.573, 4.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[4]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
</tr>
<tr>
<td>4.341</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>spi_dshot_1/regs_data_s4366/I1</td>
</tr>
<tr>
<td>5.631</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4366/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>spi_dshot_1/regs_data_s4369/I2</td>
</tr>
<tr>
<td>7.278</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4369/F</td>
</tr>
<tr>
<td>10.326</td>
<td>3.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>spi_dshot_1/regs_data_s4368/I0</td>
</tr>
<tr>
<td>11.109</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4368/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>spi_dshot_1/regs_data_s4380/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4380/F</td>
</tr>
<tr>
<td>15.544</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_8_G[4]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[4]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C10[2][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[4]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.383, 32.629%; route: 8.476, 63.105%; tC2Q: 0.573, 4.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[0]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.113</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.573</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_1_s1/Q</td>
</tr>
<tr>
<td>4.341</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>spi_dshot_1/regs_data_s4366/I1</td>
</tr>
<tr>
<td>5.631</td>
<td>1.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4366/F</td>
</tr>
<tr>
<td>6.251</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>spi_dshot_1/regs_data_s4369/I2</td>
</tr>
<tr>
<td>7.278</td>
<td>1.028</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4369/F</td>
</tr>
<tr>
<td>10.326</td>
<td>3.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>spi_dshot_1/regs_data_s4368/I0</td>
</tr>
<tr>
<td>11.109</td>
<td>0.782</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4368/F</td>
</tr>
<tr>
<td>12.327</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][A]</td>
<td>spi_dshot_1/regs_data_s4380/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>1.283</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C9[3][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/regs_data_s4380/F</td>
</tr>
<tr>
<td>15.544</td>
<td>1.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_8_G[0]_s11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>16.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.779</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[0]_s11/CLK</td>
</tr>
<tr>
<td>18.725</td>
<td>-0.054</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C10[2][B]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_8_G[0]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.383, 32.629%; route: 8.476, 63.105%; tC2Q: 0.573, 4.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/_zz_when_DShot_l71_4_regNext_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_stateReg_1_s2/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_stateReg_1_s2/Q</td>
</tr>
<tr>
<td>2.768</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/_zz_when_DShot_l71_4_regNext_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>spi_dshot_1/_zz_when_DShot_l71_4_regNext_s0/CLK</td>
</tr>
<tr>
<td>2.057</td>
<td>0.019</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>spi_dshot_1/_zz_when_DShot_l71_4_regNext_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 42.912%; tC2Q: 0.417, 57.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_temp_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_3_G[8]_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_temp_data_8_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R3C11[0][B]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_temp_data_8_s0/Q</td>
</tr>
<tr>
<td>2.755</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/regs_data_regs_data_RAMREG_3_G[8]_s11/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_3_G[8]_s11/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_3_G[8]_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.300, 41.854%; tC2Q: 0.417, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/apb_operation_phase_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/apb_operation_phase_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[0][A]</td>
<td>spi_dshot_1/apb_operation_phase_0_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C14[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/apb_operation_phase_0_s0/Q</td>
</tr>
<tr>
<td>2.458</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[0][A]</td>
<td>spi_dshot_1/n1917_s6/I1</td>
</tr>
<tr>
<td>2.923</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C14[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1917_s6/F</td>
</tr>
<tr>
<td>2.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/apb_operation_phase_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[0][A]</td>
<td>spi_dshot_1/apb_operation_phase_0_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C14[0][A]</td>
<td>spi_dshot_1/apb_operation_phase_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.565%; route: 0.003, 0.334%; tC2Q: 0.417, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_sclk_count_value_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/spi_fsm_sclk_count_value_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>spi_dshot_1/spi_fsm_sclk_count_value_0_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C16[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_sclk_count_value_0_s0/Q</td>
</tr>
<tr>
<td>2.458</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>spi_dshot_1/spi_fsm_sclk_count_valueNext_0_s1/I2</td>
</tr>
<tr>
<td>2.923</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/spi_fsm_sclk_count_valueNext_0_s1/F</td>
</tr>
<tr>
<td>2.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_sclk_count_value_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>spi_dshot_1/spi_fsm_sclk_count_value_0_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>spi_dshot_1/spi_fsm_sclk_count_value_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.565%; route: 0.003, 0.334%; tC2Q: 0.417, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_risingOccupancy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_risingOccupancy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_risingOccupancy_s1/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_risingOccupancy_s1/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s4/I0</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s4/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_risingOccupancy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_risingOccupancy_s1/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_risingOccupancy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/counter_value_2_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_valueNext_2_s1/I3</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/spiCtrl/counter_valueNext_2_s1/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl/counter_value_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_2_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>spi_slave_ctrl/spiCtrl/counter_value_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_4_s1/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>spi_dshot_1/n1993_s5/I1</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1993_s5/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/spi_fsm_being_written_fsm_ptr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_4_s1/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>spi_dshot_1/spi_fsm_being_written_fsm_ptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_pre_divider_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>spi_dshot_1/n1770_s1/I0</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1770_s1/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_pre_divider_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R10C13[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_2_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td>spi_dshot_1/n1769_s3/I0</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1769_s3/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C13[0][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_pre_divider_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_pre_divider_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C13[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_3_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>spi_dshot_1/n1768_s1/I2</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1768_s1/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_pre_divider_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>spi_dshot_1/dshot_pre_divider_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_1_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_5_1_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>spi_dshot_1/n1868_s1/I3</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1868_s1/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_5_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_1_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_5_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_1_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_3_1_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>spi_dshot_1/n1834_s1/I3</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1834_s1/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_3_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_1_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_3_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_3_3_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>spi_dshot_1/n1832_s1/I2</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1832_s1/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_3_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_3_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_1_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_2_1_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>spi_dshot_1/n1817_s1/I3</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1817_s1/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_1_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_1_0_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R10C14[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_1_0_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td>spi_dshot_1/n1801_s1/I0</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1801_s1/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_1_0_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C14[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_0_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_0_0_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>spi_dshot_1/n1784_s1/I0</td>
</tr>
<tr>
<td>2.925</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1784_s1/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_0_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.478%; route: 0.004, 0.500%; tC2Q: 0.417, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R4C18[1][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/n64_s1/I1</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" background: #97FFFF;">spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/n64_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" font-weight:bold;">spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>spi_slave_ctrl/spiCtrl_io_rx_takeWhen_queueWithOccupancy/logic_pushPtr_value_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/apb_m_PWRITE_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/apb_m_PWRITE_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>spi_dshot_1/apb_m_PWRITE_s5/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/apb_m_PWRITE_s5/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>spi_dshot_1/n2266_s7/I0</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n2266_s7/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/apb_m_PWRITE_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>spi_dshot_1/apb_m_PWRITE_s5/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>spi_dshot_1/apb_m_PWRITE_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_7_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_7_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_7_0_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_7_0_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>spi_dshot_1/n1903_s1/I0</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1903_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_7_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_7_0_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_7_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_0_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_6_0_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>spi_dshot_1/n1886_s1/I0</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1886_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_6_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_0_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_6_2_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>spi_dshot_1/n1884_s1/I2</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1884_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_6_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_0_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_4_0_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>spi_dshot_1/n1852_s1/I0</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1852_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_4_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_0_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_4_2_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>spi_dshot_1/n1850_s1/I2</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1850_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_4_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_2_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_4_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_3_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C10[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_2_3_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>spi_dshot_1/n1815_s1/I2</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1815_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_3_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_dshot_1/dshot_dshot_ptrs_1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_dshot_1/dshot_dshot_ptrs_1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_1_2_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.417</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_1_2_s0/Q</td>
</tr>
<tr>
<td>2.461</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>spi_dshot_1/n1799_s1/I2</td>
</tr>
<tr>
<td>2.926</td>
<td>0.465</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">spi_dshot_1/n1799_s1/F</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">spi_dshot_1/dshot_dshot_ptrs_1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.808</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>456</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.039</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_1_2_s0/CLK</td>
</tr>
<tr>
<td>2.039</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>spi_dshot_1/dshot_dshot_ptrs_1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.465, 52.390%; route: 0.006, 0.665%; tC2Q: 0.417, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/_zz_when_utils_l25_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/_zz_when_utils_l25_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/_zz_when_utils_l25_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/_zz_when_utils_l25_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/_zz_when_utils_l25_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/_zz_when_utils_l25_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/dshot_dshot_ptrs_0_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/dshot_dshot_ptrs_2_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/dshot_dshot_ptrs_6_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/spi_fsm_reg_addr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/spi_fsm_reg_addr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/spi_fsm_reg_addr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/dshot_trigers_shadow_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[6]_s11</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[6]_s11/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[6]_s11/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[5]_s11</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[5]_s11/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/regs_data_regs_data_RAMREG_6_G[5]_s11/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.673</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_dshot_1/dshot_trigers_shadow_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.141</td>
<td>1.808</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.469</td>
<td>0.328</td>
<td>tNET</td>
<td>FF</td>
<td>spi_dshot_1/dshot_trigers_shadow_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.474</td>
<td>1.808</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.705</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>spi_dshot_1/dshot_trigers_shadow_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>456</td>
<td>pll_clkout</td>
<td>0.603</td>
<td>0.328</td>
</tr>
<tr>
<td>128</td>
<td>_zz_apb_m_PWDATA_1[3]</td>
<td>4.436</td>
<td>3.560</td>
</tr>
<tr>
<td>64</td>
<td>_zz_apb_m_PWDATA_1[2]</td>
<td>6.855</td>
<td>4.737</td>
</tr>
<tr>
<td>40</td>
<td>dshot_counter_willClear</td>
<td>2.833</td>
<td>3.326</td>
</tr>
<tr>
<td>37</td>
<td>spi_fsm_being_written_fsm_stateReg[1]</td>
<td>4.470</td>
<td>2.702</td>
</tr>
<tr>
<td>32</td>
<td>_zz_apb_m_PWDATA_1[1]</td>
<td>8.013</td>
<td>3.124</td>
</tr>
<tr>
<td>31</td>
<td>regs_data_regs_data_RAMREG_1_G[4]_12</td>
<td>12.275</td>
<td>3.289</td>
</tr>
<tr>
<td>31</td>
<td>n1148_3</td>
<td>0.603</td>
<td>3.830</td>
</tr>
<tr>
<td>29</td>
<td>regs_data_regs_data_RAMREG_1_G[7]_12</td>
<td>13.135</td>
<td>2.885</td>
</tr>
<tr>
<td>26</td>
<td>regs_data_regs_data_RAMREG_1_G[12]_12</td>
<td>11.693</td>
<td>3.286</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C6</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
