Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar  3 14:44:11 2021
| Host         : DESKTOP-JR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.569        0.000                      0                 1874        0.139        0.000                      0                 1874        9.500        0.000                       0                   531  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.569        0.000                      0                 1874        0.139        0.000                      0                 1874        9.500        0.000                       0                   531  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.770ns  (logic 2.619ns (20.508%)  route 10.151ns (79.492%))
  Logic Levels:           13  (CARRY4=3 LUT3=3 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 24.336 - 20.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.361     4.563    controller/clock_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.379     4.942 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.428     6.370    controller/state_reg_n_0_[5]
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.482     6.957    controller/_T_51__0
    SLICE_X50Y19         LUT4 (Prop_lut4_I0_O)        0.105     7.062 r  controller/_T_610_carry_i_25/O
                         net (fo=32, routed)          0.741     7.802    dataPath/regfile/addrOut_carry_i_6_0[0]
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.105     7.907 r  dataPath/regfile/_T_610_carry__0_i_9/O
                         net (fo=3, routed)           0.733     8.641    dataPath/regfile/_T_610_carry__0_i_9_n_0
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105     8.746 r  dataPath/regfile/_T_610_carry__0_i_17/O
                         net (fo=6, routed)           1.016     9.761    dataPath/regfile/regfile_6_reg[7]_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.115     9.876 r  dataPath/regfile/addrOut_carry__0_i_1/O
                         net (fo=1, routed)           0.432    10.308    dataPath/ADDR1MUX[7]
    SLICE_X46Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.489    10.797 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    dataPath/addrOut_carry__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.897 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.897    dataPath/addrOut_carry__1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.159 r  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.622    11.781    dataPath/regfile/O[3]
    SLICE_X49Y18         LUT4 (Prop_lut4_I0_O)        0.250    12.031 r  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.317    12.349    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.105    12.454 r  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.472    12.925    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.105    13.030 r  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.676    13.706    dataPath/regfile/state_reg[1][7]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.108    13.814 r  dataPath/regfile/dual_mem_i_34/O
                         net (fo=32, routed)          2.615    16.429    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y13          LUT4 (Prop_lut4_I1_O)        0.286    16.715 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__6/O
                         net (fo=1, routed)           0.618    17.333    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y3          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.294    24.336    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.166    24.502    
                         clock uncertainty           -0.035    24.467    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.565    23.902    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.902    
                         arrival time                         -17.333    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.896ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.468ns  (logic 2.537ns (20.348%)  route 9.931ns (79.652%))
  Logic Levels:           13  (CARRY4=3 LUT3=3 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 24.342 - 20.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.361     4.563    controller/clock_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.379     4.942 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.428     6.370    controller/state_reg_n_0_[5]
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.482     6.957    controller/_T_51__0
    SLICE_X50Y19         LUT4 (Prop_lut4_I0_O)        0.105     7.062 r  controller/_T_610_carry_i_25/O
                         net (fo=32, routed)          0.741     7.802    dataPath/regfile/addrOut_carry_i_6_0[0]
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.105     7.907 r  dataPath/regfile/_T_610_carry__0_i_9/O
                         net (fo=3, routed)           0.733     8.641    dataPath/regfile/_T_610_carry__0_i_9_n_0
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105     8.746 r  dataPath/regfile/_T_610_carry__0_i_17/O
                         net (fo=6, routed)           1.016     9.761    dataPath/regfile/regfile_6_reg[7]_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.115     9.876 r  dataPath/regfile/addrOut_carry__0_i_1/O
                         net (fo=1, routed)           0.432    10.308    dataPath/ADDR1MUX[7]
    SLICE_X46Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.489    10.797 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    dataPath/addrOut_carry__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.897 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.897    dataPath/addrOut_carry__1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.075 f  dataPath/addrOut_carry__2/O[0]
                         net (fo=2, routed)           0.555    11.630    dataPath/regfile/O[0]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.238    11.868 f  dataPath/regfile/regfile_7[12]_i_5/O
                         net (fo=2, routed)           0.434    12.302    dataPath/regfile/state_reg[3]_6
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.105    12.407 f  dataPath/regfile/regfile_7[12]_i_2/O
                         net (fo=1, routed)           0.355    12.762    dataPath/regfile/regfile_7[12]_i_2_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.105    12.867 f  dataPath/regfile/regfile_7[12]_i_1/O
                         net (fo=14, routed)          0.851    13.718    dataPath/regfile/state_reg[1][4]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.127    13.845 f  dataPath/regfile/dual_mem_i_37/O
                         net (fo=32, routed)          2.391    16.236    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y11          LUT4 (Prop_lut4_I1_O)        0.281    16.517 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__5/O
                         net (fo=1, routed)           0.514    17.031    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.300    24.342    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.166    24.508    
                         clock uncertainty           -0.035    24.473    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.546    23.927    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.927    
                         arrival time                         -17.031    
  -------------------------------------------------------------------
                         slack                                  6.896    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.618ns  (logic 2.524ns (20.003%)  route 10.094ns (79.997%))
  Logic Levels:           13  (CARRY4=3 LUT3=3 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 24.342 - 20.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.361     4.563    controller/clock_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.379     4.942 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.428     6.370    controller/state_reg_n_0_[5]
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.482     6.957    controller/_T_51__0
    SLICE_X50Y19         LUT4 (Prop_lut4_I0_O)        0.105     7.062 r  controller/_T_610_carry_i_25/O
                         net (fo=32, routed)          0.741     7.802    dataPath/regfile/addrOut_carry_i_6_0[0]
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.105     7.907 r  dataPath/regfile/_T_610_carry__0_i_9/O
                         net (fo=3, routed)           0.733     8.641    dataPath/regfile/_T_610_carry__0_i_9_n_0
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105     8.746 r  dataPath/regfile/_T_610_carry__0_i_17/O
                         net (fo=6, routed)           1.016     9.761    dataPath/regfile/regfile_6_reg[7]_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.115     9.876 r  dataPath/regfile/addrOut_carry__0_i_1/O
                         net (fo=1, routed)           0.432    10.308    dataPath/ADDR1MUX[7]
    SLICE_X46Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.489    10.797 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    dataPath/addrOut_carry__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.897 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.897    dataPath/addrOut_carry__1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.075 f  dataPath/addrOut_carry__2/O[0]
                         net (fo=2, routed)           0.555    11.630    dataPath/regfile/O[0]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.238    11.868 f  dataPath/regfile/regfile_7[12]_i_5/O
                         net (fo=2, routed)           0.434    12.302    dataPath/regfile/state_reg[3]_6
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.105    12.407 f  dataPath/regfile/regfile_7[12]_i_2/O
                         net (fo=1, routed)           0.355    12.762    dataPath/regfile/regfile_7[12]_i_2_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.105    12.867 f  dataPath/regfile/regfile_7[12]_i_1/O
                         net (fo=14, routed)          0.851    13.718    dataPath/regfile/state_reg[1][4]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.127    13.845 f  dataPath/regfile/dual_mem_i_37/O
                         net (fo=32, routed)          2.391    16.236    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y11          LUT4 (Prop_lut4_I0_O)        0.268    16.504 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__9/O
                         net (fo=1, routed)           0.677    17.181    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.300    24.342    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.166    24.508    
                         clock uncertainty           -0.035    24.473    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    24.086    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.086    
                         arrival time                         -17.181    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 2.256ns (18.456%)  route 9.968ns (81.544%))
  Logic Levels:           12  (CARRY4=3 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 24.331 - 20.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.361     4.563    controller/clock_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.379     4.942 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.428     6.370    controller/state_reg_n_0_[5]
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.482     6.957    controller/_T_51__0
    SLICE_X50Y19         LUT4 (Prop_lut4_I0_O)        0.105     7.062 r  controller/_T_610_carry_i_25/O
                         net (fo=32, routed)          0.741     7.802    dataPath/regfile/addrOut_carry_i_6_0[0]
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.105     7.907 r  dataPath/regfile/_T_610_carry__0_i_9/O
                         net (fo=3, routed)           0.733     8.641    dataPath/regfile/_T_610_carry__0_i_9_n_0
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105     8.746 r  dataPath/regfile/_T_610_carry__0_i_17/O
                         net (fo=6, routed)           1.016     9.761    dataPath/regfile/regfile_6_reg[7]_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.115     9.876 r  dataPath/regfile/addrOut_carry__0_i_1/O
                         net (fo=1, routed)           0.432    10.308    dataPath/ADDR1MUX[7]
    SLICE_X46Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.489    10.797 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    dataPath/addrOut_carry__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.897 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.897    dataPath/addrOut_carry__1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.075 r  dataPath/addrOut_carry__2/O[0]
                         net (fo=2, routed)           0.555    11.630    dataPath/regfile/O[0]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.238    11.868 r  dataPath/regfile/regfile_7[12]_i_5/O
                         net (fo=2, routed)           0.434    12.302    dataPath/regfile/state_reg[3]_6
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.105    12.407 r  dataPath/regfile/regfile_7[12]_i_2/O
                         net (fo=1, routed)           0.355    12.762    dataPath/regfile/regfile_7[12]_i_2_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.105    12.867 r  dataPath/regfile/regfile_7[12]_i_1/O
                         net (fo=14, routed)          0.851    13.718    dataPath/regfile/state_reg[1][4]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.127    13.845 r  dataPath/regfile/dual_mem_i_37/O
                         net (fo=32, routed)          2.942    16.786    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addrb[12]
    RAMB36_X2Y11         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.289    24.331    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.160    24.491    
                         clock uncertainty           -0.035    24.455    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.653    23.802    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.802    
                         arrival time                         -16.786    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 2.608ns (20.990%)  route 9.817ns (79.010%))
  Logic Levels:           13  (CARRY4=3 LUT3=3 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 24.339 - 20.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.361     4.563    controller/clock_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.379     4.942 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.428     6.370    controller/state_reg_n_0_[5]
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.482     6.957    controller/_T_51__0
    SLICE_X50Y19         LUT4 (Prop_lut4_I0_O)        0.105     7.062 r  controller/_T_610_carry_i_25/O
                         net (fo=32, routed)          0.741     7.802    dataPath/regfile/addrOut_carry_i_6_0[0]
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.105     7.907 r  dataPath/regfile/_T_610_carry__0_i_9/O
                         net (fo=3, routed)           0.733     8.641    dataPath/regfile/_T_610_carry__0_i_9_n_0
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105     8.746 r  dataPath/regfile/_T_610_carry__0_i_17/O
                         net (fo=6, routed)           1.016     9.761    dataPath/regfile/regfile_6_reg[7]_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.115     9.876 r  dataPath/regfile/addrOut_carry__0_i_1/O
                         net (fo=1, routed)           0.432    10.308    dataPath/ADDR1MUX[7]
    SLICE_X46Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.489    10.797 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    dataPath/addrOut_carry__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.897 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.897    dataPath/addrOut_carry__1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.159 f  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.622    11.781    dataPath/regfile/O[3]
    SLICE_X49Y18         LUT4 (Prop_lut4_I0_O)        0.250    12.031 f  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.317    12.349    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.105    12.454 f  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.472    12.925    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.105    13.030 f  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.676    13.706    dataPath/regfile/state_reg[1][7]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.108    13.814 f  dataPath/regfile/dual_mem_i_34/O
                         net (fo=32, routed)          2.615    16.429    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X8Y13          LUT4 (Prop_lut4_I0_O)        0.275    16.704 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__2/O
                         net (fo=1, routed)           0.283    16.988    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.297    24.339    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.166    24.505    
                         clock uncertainty           -0.035    24.470    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    24.083    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.083    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.195ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.158ns  (logic 2.445ns (20.111%)  route 9.713ns (79.889%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 24.330 - 20.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.361     4.563    controller/clock_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.379     4.942 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.428     6.370    controller/state_reg_n_0_[5]
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.482     6.957    controller/_T_51__0
    SLICE_X50Y19         LUT4 (Prop_lut4_I0_O)        0.105     7.062 r  controller/_T_610_carry_i_25/O
                         net (fo=32, routed)          0.741     7.802    dataPath/regfile/addrOut_carry_i_6_0[0]
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.105     7.907 r  dataPath/regfile/_T_610_carry__0_i_9/O
                         net (fo=3, routed)           0.733     8.641    dataPath/regfile/_T_610_carry__0_i_9_n_0
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105     8.746 r  dataPath/regfile/_T_610_carry__0_i_17/O
                         net (fo=6, routed)           1.016     9.761    dataPath/regfile/regfile_6_reg[7]_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.115     9.876 r  dataPath/regfile/addrOut_carry__0_i_1/O
                         net (fo=1, routed)           0.432    10.308    dataPath/ADDR1MUX[7]
    SLICE_X46Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.489    10.797 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    dataPath/addrOut_carry__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.897 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.897    dataPath/addrOut_carry__1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.159 f  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.622    11.781    dataPath/regfile/O[3]
    SLICE_X49Y18         LUT4 (Prop_lut4_I0_O)        0.250    12.031 f  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.317    12.349    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.105    12.454 f  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.472    12.925    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.105    13.030 f  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.609    13.639    boot/regfile_io_wData[13]
    SLICE_X50Y23         LUT6 (Prop_lut6_I0_O)        0.105    13.744 f  boot/dual_mem_i_2/O
                         net (fo=30, routed)          2.441    16.185    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.115    16.300 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.420    16.720    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[3]
    RAMB36_X0Y5          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.288    24.330    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.166    24.496    
                         clock uncertainty           -0.035    24.461    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.546    23.915    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.915    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  7.195    

Slack (MET) :             7.228ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.281ns  (logic 2.435ns (19.827%)  route 9.846ns (80.173%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 24.328 - 20.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.361     4.563    controller/clock_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.379     4.942 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.428     6.370    controller/state_reg_n_0_[5]
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.482     6.957    controller/_T_51__0
    SLICE_X50Y19         LUT4 (Prop_lut4_I0_O)        0.105     7.062 r  controller/_T_610_carry_i_25/O
                         net (fo=32, routed)          0.741     7.802    dataPath/regfile/addrOut_carry_i_6_0[0]
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.105     7.907 r  dataPath/regfile/_T_610_carry__0_i_9/O
                         net (fo=3, routed)           0.733     8.641    dataPath/regfile/_T_610_carry__0_i_9_n_0
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105     8.746 r  dataPath/regfile/_T_610_carry__0_i_17/O
                         net (fo=6, routed)           1.016     9.761    dataPath/regfile/regfile_6_reg[7]_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.115     9.876 r  dataPath/regfile/addrOut_carry__0_i_1/O
                         net (fo=1, routed)           0.432    10.308    dataPath/ADDR1MUX[7]
    SLICE_X46Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.489    10.797 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    dataPath/addrOut_carry__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.897 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.897    dataPath/addrOut_carry__1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    11.159 r  dataPath/addrOut_carry__2/O[3]
                         net (fo=2, routed)           0.622    11.781    dataPath/regfile/O[3]
    SLICE_X49Y18         LUT4 (Prop_lut4_I0_O)        0.250    12.031 r  dataPath/regfile/regfile_7[15]_i_11/O
                         net (fo=1, routed)           0.317    12.349    dataPath/regfile/regfile_7[15]_i_11_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.105    12.454 r  dataPath/regfile/regfile_7[15]_i_6/O
                         net (fo=1, routed)           0.472    12.925    dataPath/regfile/regfile_7[15]_i_6_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.105    13.030 r  dataPath/regfile/regfile_7[15]_i_2/O
                         net (fo=17, routed)          0.609    13.639    boot/regfile_io_wData[13]
    SLICE_X50Y23         LUT6 (Prop_lut6_I0_O)        0.105    13.744 r  boot/dual_mem_i_2/O
                         net (fo=30, routed)          2.441    16.185    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.105    16.290 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__9/O
                         net (fo=1, routed)           0.554    16.844    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y4          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.286    24.328    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.166    24.494    
                         clock uncertainty           -0.035    24.459    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    24.072    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.072    
                         arrival time                         -16.844    
  -------------------------------------------------------------------
                         slack                                  7.228    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.931ns  (logic 2.256ns (18.909%)  route 9.675ns (81.091%))
  Logic Levels:           12  (CARRY4=3 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 24.331 - 20.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.361     4.563    controller/clock_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.379     4.942 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.428     6.370    controller/state_reg_n_0_[5]
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.482     6.957    controller/_T_51__0
    SLICE_X50Y19         LUT4 (Prop_lut4_I0_O)        0.105     7.062 r  controller/_T_610_carry_i_25/O
                         net (fo=32, routed)          0.741     7.802    dataPath/regfile/addrOut_carry_i_6_0[0]
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.105     7.907 r  dataPath/regfile/_T_610_carry__0_i_9/O
                         net (fo=3, routed)           0.733     8.641    dataPath/regfile/_T_610_carry__0_i_9_n_0
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105     8.746 r  dataPath/regfile/_T_610_carry__0_i_17/O
                         net (fo=6, routed)           1.016     9.761    dataPath/regfile/regfile_6_reg[7]_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.115     9.876 r  dataPath/regfile/addrOut_carry__0_i_1/O
                         net (fo=1, routed)           0.432    10.308    dataPath/ADDR1MUX[7]
    SLICE_X46Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.489    10.797 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    dataPath/addrOut_carry__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.897 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.897    dataPath/addrOut_carry__1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.075 r  dataPath/addrOut_carry__2/O[0]
                         net (fo=2, routed)           0.555    11.630    dataPath/regfile/O[0]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.238    11.868 r  dataPath/regfile/regfile_7[12]_i_5/O
                         net (fo=2, routed)           0.434    12.302    dataPath/regfile/state_reg[3]_6
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.105    12.407 r  dataPath/regfile/regfile_7[12]_i_2/O
                         net (fo=1, routed)           0.355    12.762    dataPath/regfile/regfile_7[12]_i_2_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.105    12.867 r  dataPath/regfile/regfile_7[12]_i_1/O
                         net (fo=14, routed)          0.851    13.718    dataPath/regfile/state_reg[1][4]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.127    13.845 r  dataPath/regfile/dual_mem_i_37/O
                         net (fo=32, routed)          2.649    16.493    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addrb[12]
    RAMB36_X2Y10         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.289    24.331    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.160    24.491    
                         clock uncertainty           -0.035    24.455    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.653    23.802    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.802    
                         arrival time                         -16.493    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.105ns  (logic 2.524ns (20.851%)  route 9.581ns (79.149%))
  Logic Levels:           13  (CARRY4=3 LUT3=3 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 24.334 - 20.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.361     4.563    controller/clock_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.379     4.942 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.428     6.370    controller/state_reg_n_0_[5]
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.482     6.957    controller/_T_51__0
    SLICE_X50Y19         LUT4 (Prop_lut4_I0_O)        0.105     7.062 r  controller/_T_610_carry_i_25/O
                         net (fo=32, routed)          0.741     7.802    dataPath/regfile/addrOut_carry_i_6_0[0]
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.105     7.907 r  dataPath/regfile/_T_610_carry__0_i_9/O
                         net (fo=3, routed)           0.733     8.641    dataPath/regfile/_T_610_carry__0_i_9_n_0
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105     8.746 r  dataPath/regfile/_T_610_carry__0_i_17/O
                         net (fo=6, routed)           1.016     9.761    dataPath/regfile/regfile_6_reg[7]_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.115     9.876 r  dataPath/regfile/addrOut_carry__0_i_1/O
                         net (fo=1, routed)           0.432    10.308    dataPath/ADDR1MUX[7]
    SLICE_X46Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.489    10.797 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    dataPath/addrOut_carry__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.897 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.897    dataPath/addrOut_carry__1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.075 r  dataPath/addrOut_carry__2/O[0]
                         net (fo=2, routed)           0.555    11.630    dataPath/regfile/O[0]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.238    11.868 r  dataPath/regfile/regfile_7[12]_i_5/O
                         net (fo=2, routed)           0.434    12.302    dataPath/regfile/state_reg[3]_6
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.105    12.407 r  dataPath/regfile/regfile_7[12]_i_2/O
                         net (fo=1, routed)           0.355    12.762    dataPath/regfile/regfile_7[12]_i_2_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.105    12.867 r  dataPath/regfile/regfile_7[12]_i_1/O
                         net (fo=14, routed)          0.851    13.718    dataPath/regfile/state_reg[1][4]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.127    13.845 r  dataPath/regfile/dual_mem_i_37/O
                         net (fo=32, routed)          1.930    15.775    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y27          LUT4 (Prop_lut4_I2_O)        0.268    16.043 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT/O
                         net (fo=1, routed)           0.625    16.668    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.292    24.334    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.166    24.500    
                         clock uncertainty           -0.035    24.465    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    24.078    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         24.078    
                         arrival time                         -16.668    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 controller/state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.891ns  (logic 2.545ns (21.403%)  route 9.346ns (78.597%))
  Logic Levels:           13  (CARRY4=3 LUT3=3 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 24.328 - 20.000 ) 
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.361     4.563    controller/clock_IBUF_BUFG
    SLICE_X48Y29         FDRE                                         r  controller/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.379     4.942 r  controller/state_reg[5]/Q
                         net (fo=76, routed)          1.428     6.370    controller/state_reg_n_0_[5]
    SLICE_X48Y19         LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  controller/_T_610_carry_i_26/O
                         net (fo=3, routed)           0.482     6.957    controller/_T_51__0
    SLICE_X50Y19         LUT4 (Prop_lut4_I0_O)        0.105     7.062 r  controller/_T_610_carry_i_25/O
                         net (fo=32, routed)          0.741     7.802    dataPath/regfile/addrOut_carry_i_6_0[0]
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.105     7.907 r  dataPath/regfile/_T_610_carry__0_i_9/O
                         net (fo=3, routed)           0.733     8.641    dataPath/regfile/_T_610_carry__0_i_9_n_0
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.105     8.746 r  dataPath/regfile/_T_610_carry__0_i_17/O
                         net (fo=6, routed)           1.016     9.761    dataPath/regfile/regfile_6_reg[7]_0
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.115     9.876 r  dataPath/regfile/addrOut_carry__0_i_1/O
                         net (fo=1, routed)           0.432    10.308    dataPath/ADDR1MUX[7]
    SLICE_X46Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.489    10.797 r  dataPath/addrOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.797    dataPath/addrOut_carry__0_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.897 r  dataPath/addrOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.897    dataPath/addrOut_carry__1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    11.075 r  dataPath/addrOut_carry__2/O[0]
                         net (fo=2, routed)           0.555    11.630    dataPath/regfile/O[0]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.238    11.868 r  dataPath/regfile/regfile_7[12]_i_5/O
                         net (fo=2, routed)           0.434    12.302    dataPath/regfile/state_reg[3]_6
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.105    12.407 r  dataPath/regfile/regfile_7[12]_i_2/O
                         net (fo=1, routed)           0.355    12.762    dataPath/regfile/regfile_7[12]_i_2_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.105    12.867 r  dataPath/regfile/regfile_7[12]_i_1/O
                         net (fo=14, routed)          0.851    13.718    dataPath/regfile/state_reg[1][4]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.127    13.845 r  dataPath/regfile/dual_mem_i_37/O
                         net (fo=32, routed)          1.930    15.775    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[12]
    SLICE_X8Y27          LUT4 (Prop_lut4_I3_O)        0.289    16.064 r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.390    16.454    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/enb_array[3]
    RAMB36_X0Y5          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    R4                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.286    24.328    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.166    24.494    
                         clock uncertainty           -0.035    24.459    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.565    23.894    memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.894    
                         arrival time                         -16.454    
  -------------------------------------------------------------------
                         slack                                  7.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 BufferedUartTX/buf_/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/tx/shiftReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.553     1.478    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  BufferedUartTX/buf_/dataReg_reg[1]/Q
                         net (fo=1, routed)           0.086     1.706    BufferedUartTX/buf_/dataReg[1]
    SLICE_X38Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.751 r  BufferedUartTX/buf_/shiftReg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.751    BufferedUartTX/tx/D[1]
    SLICE_X38Y21         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.820     1.990    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[2]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.120     1.611    BufferedUartTX/tx/shiftReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 BufferedUartTX/buf_/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/tx/shiftReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.825%)  route 0.097ns (34.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.553     1.478    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  BufferedUartTX/buf_/dataReg_reg[0]/Q
                         net (fo=1, routed)           0.097     1.716    BufferedUartTX/buf_/dataReg[0]
    SLICE_X38Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.761 r  BufferedUartTX/buf_/shiftReg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.761    BufferedUartTX/tx/D[0]
    SLICE_X38Y21         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.820     1.990    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[1]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.121     1.613    BufferedUartTX/tx/shiftReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dataPath/DDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/buf_/dataReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.554     1.479    dataPath/clock_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  dataPath/DDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dataPath/DDR_reg[1]/Q
                         net (fo=1, routed)           0.110     1.731    BufferedUartTX/buf_/dataReg_reg[7]_0[1]
    SLICE_X39Y21         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.820     1.990    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[1]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.070     1.562    BufferedUartTX/buf_/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dataPath/DDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/buf_/dataReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.554     1.479    dataPath/clock_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  dataPath/DDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dataPath/DDR_reg[4]/Q
                         net (fo=1, routed)           0.110     1.731    BufferedUartTX/buf_/dataReg_reg[7]_0[4]
    SLICE_X39Y21         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.820     1.990    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[4]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.070     1.562    BufferedUartTX/buf_/dataReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 BufferedUartTX/tx/bitsReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/tx/bitsReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.840%)  route 0.082ns (28.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.551     1.476    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  BufferedUartTX/tx/bitsReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  BufferedUartTX/tx/bitsReg_reg[0]/Q
                         net (fo=6, routed)           0.082     1.722    BufferedUartTX/tx/bitsReg_reg_n_0_[0]
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  BufferedUartTX/tx/bitsReg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.767    BufferedUartTX/tx/bitsReg[2]_i_1__0_n_0
    SLICE_X39Y23         FDRE                                         r  BufferedUartTX/tx/bitsReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.817     1.987    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  BufferedUartTX/tx/bitsReg_reg[2]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.092     1.581    BufferedUartTX/tx/bitsReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dataPath/MDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/DSR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.940%)  route 0.130ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.557     1.482    dataPath/clock_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  dataPath/MDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  dataPath/MDR_reg[0]/Q
                         net (fo=6, routed)           0.130     1.754    dataPath/MDR_reg[15]_0[0]
    SLICE_X43Y16         FDRE                                         r  dataPath/DSR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.826     1.996    dataPath/clock_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  dataPath/DSR_reg[0]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.070     1.567    dataPath/DSR_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 BufferedUartTX/buf_/dataReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/tx/shiftReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.793%)  route 0.106ns (36.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.553     1.478    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  BufferedUartTX/buf_/dataReg_reg[5]/Q
                         net (fo=1, routed)           0.106     1.725    BufferedUartTX/buf_/dataReg[5]
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.770 r  BufferedUartTX/buf_/shiftReg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.770    BufferedUartTX/tx/D[5]
    SLICE_X37Y22         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.819     1.989    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[6]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.091     1.582    BufferedUartTX/tx/shiftReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dataPath/MDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/KBSR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.322%)  route 0.134ns (48.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.554     1.479    dataPath/clock_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  dataPath/MDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dataPath/MDR_reg[10]/Q
                         net (fo=5, routed)           0.134     1.754    dataPath/MDR_reg[15]_0[10]
    SLICE_X49Y22         FDRE                                         r  dataPath/KBSR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.823     1.993    dataPath/clock_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  dataPath/KBSR_reg[10]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.070     1.564    dataPath/KBSR_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 BufferedUartTX/buf_/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BufferedUartTX/tx/shiftReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.328%)  route 0.138ns (42.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.553     1.478    BufferedUartTX/buf_/clock_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  BufferedUartTX/buf_/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  BufferedUartTX/buf_/dataReg_reg[2]/Q
                         net (fo=1, routed)           0.138     1.758    BufferedUartTX/buf_/dataReg[2]
    SLICE_X38Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.803 r  BufferedUartTX/buf_/shiftReg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.803    BufferedUartTX/tx/D[2]
    SLICE_X38Y21         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.820     1.990    BufferedUartTX/tx/clock_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  BufferedUartTX/tx/shiftReg_reg[3]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.121     1.612    BufferedUartTX/tx/shiftReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dataPath/MDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataPath/DSR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.757%)  route 0.142ns (50.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.556     1.481    dataPath/clock_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  dataPath/MDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  dataPath/MDR_reg[7]/Q
                         net (fo=6, routed)           0.142     1.765    dataPath/MDR_reg[15]_0[7]
    SLICE_X38Y18         FDRE                                         r  dataPath/DSR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  clock_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.823     1.993    dataPath/clock_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  dataPath/DSR_reg[7]/C
                         clock pessimism             -0.479     1.514    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.059     1.573    dataPath/DSR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y5   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y5   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y9   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y9   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y7   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y7   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y3   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y3   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y7   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y7   memory/dual_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y23  BufferedUartTX/buf_/stateReg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y23  BufferedUartTX/tx/bitsReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y23  BufferedUartTX/tx/bitsReg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y23  BufferedUartTX/tx/bitsReg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y23  BufferedUartTX/tx/bitsReg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y25  UartRX/valReg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y26  boot/lc3State_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y26  boot/outTimeCnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y26  boot/outTimeCnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y26  boot/outTimeCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y21  BufferedUartTX/buf_/dataReg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y21  BufferedUartTX/buf_/dataReg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y21  BufferedUartTX/buf_/dataReg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y21  BufferedUartTX/buf_/dataReg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y21  BufferedUartTX/buf_/dataReg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y21  BufferedUartTX/buf_/dataReg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y21  BufferedUartTX/buf_/dataReg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y21  BufferedUartTX/buf_/dataReg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y30  BufferedUartTX/tx/cntReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y30  BufferedUartTX/tx/cntReg_reg[0]/C



