
icc2_shell> set_host_options -max_cores 6
1
icc2_shell> 
icc2_shell> set design RV32I
RV32I
icc2_shell> sh rm /home/ICer/ITI/RV32I_pnr/PNR/design_library/${design}.dlib/${design}_cts/design.ndm.lock
Error: rm: cannot remove '/home/ICer/ITI/RV32I_pnr/PNR/design_library/RV32I.dlib/RV32I_cts/design.ndm.lock': No such file or directory
        Use error_info for more info. (CMD-013)
icc2_shell> 
icc2_shell> set GDS_MAP_FILE "/home/ICer/Downloads/Lib/Technology_Kit/milkyway/saed90nm.gdsout.map"
/home/ICer/Downloads/Lib/Technology_Kit/milkyway/saed90nm.gdsout.map
icc2_shell> 
icc2_shell> set design_lib_path /home/ICer/ITI/RV32I_pnr/PNR/design_library
/home/ICer/ITI/RV32I_pnr/PNR/design_library
icc2_shell> open_block $design_lib_path/${design}.dlib:${design}_cts.design
Information: User units loaded from library 'saed90nm_m' (LNK-040)
Opening block 'RV32I.dlib:RV32I_cts.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
{RV32I.dlib:RV32I_cts.design}
icc2_shell> copy_block -from_block ${design}.dlib:${design}_cts.design -to_block ${design}_route
Information: Overwriting block 'RV32I_route.design' in library 'RV32I.dlib'. (DES-025)
{RV32I.dlib:RV32I_route.design}
icc2_shell> current_block ${design}_route.design
{RV32I.dlib:RV32I_route.design}
icc2_shell> start_gui
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> link_block
Using libraries: RV32I.dlib saed90nm_m
Warning: In library RV32I.dlib, no block views exist for block RV32I. (LNK-064)
Visiting block RV32I.dlib:RV32I_route.design
Design 'RV32I' was successfully linked.
1
icc2_shell> all_high_transitive_fanout -nets -through_buf_inv
{U0_Mux2x1/ctsbuf_net_186863 PLACE_HFSNET_5488 scan_en}
icc2_shell> # --All layers below M1 and above M9 are set as ignored layers.
icc2_shell> set_ignored_layer -max M9 -min M1
1
icc2_shell> route_global -effort_level high
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1503 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   91  Alloctr   92  Proc  133 
[End of Read DB] Total (MB): Used   96  Alloctr   98  Proc 1636 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1118.88,1116.64)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   99  Alloctr  100  Proc 1660 
Net statistics:
Total number of nets     = 29183
Number of nets to route  = 28679
Number of nets with min-layer-mode soft = 501
Number of nets with min-layer-mode soft-cost-medium = 501
Number of nets with max-layer-mode hard = 501
504 nets are fully connected,
 of which 504 are detail routed and 0 are global routed.
334 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  108  Alloctr  110  Proc 1660 
Average gCell capacity  1.52     on layer (1)    M1
Average gCell capacity  8.52     on layer (2)    M2
Average gCell capacity  4.20     on layer (3)    M3
Average gCell capacity  4.10     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  1.62     on layer (6)    M6
Average gCell capacity  0.77     on layer (7)    M7
Average gCell capacity  0.41     on layer (8)    M8
Average gCell capacity  0.32     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.75  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1351404
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   18  Alloctr   18  Proc    5 
[End of Build Congestion map] Total (MB): Used  126  Alloctr  128  Proc 1665 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Build Data] Stage (MB): Used   30  Alloctr   30  Proc    5 
[End of Build Data] Total (MB): Used  127  Alloctr  129  Proc 1665 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  127  Alloctr  129  Proc 1665 
Information: Using 6 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:04 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used   17  Alloctr   17  Proc   15 
[End of Initial Routing] Total (MB): Used  144  Alloctr  146  Proc 1681 
Initial. Routing result:
Initial. Both Dirs: Overflow = 30368 Max = 6 GRCs = 29135 (9.70%)
Initial. H routing: Overflow =   700 Max = 4 (GRCs =    1) GRCs =  1231 (0.82%)
Initial. V routing: Overflow = 29668 Max = 6 (GRCs =    9) GRCs = 27904 (18.58%)
Initial. M1         Overflow =    12 Max = 1 (GRCs =   12) GRCs =    12 (0.01%)
Initial. M2         Overflow =   549 Max = 4 (GRCs =    1) GRCs =  1060 (0.71%)
Initial. M3         Overflow = 14543 Max = 6 (GRCs =    9) GRCs = 13833 (9.21%)
Initial. M4         Overflow =    89 Max = 2 (GRCs =    2) GRCs =   110 (0.07%)
Initial. M5         Overflow =  8901 Max = 3 (GRCs =   18) GRCs =  8038 (5.35%)
Initial. M6         Overflow =    20 Max = 2 (GRCs =    1) GRCs =    19 (0.01%)
Initial. M7         Overflow =  4767 Max = 3 (GRCs =    3) GRCs =  4576 (3.05%)
Initial. M8         Overflow =    42 Max = 1 (GRCs =   42) GRCs =    42 (0.03%)
Initial. M9         Overflow =  1445 Max = 1 (GRCs = 1445) GRCs =  1445 (0.96%)

Initial. Total Wire Length = 2289487.07
Initial. Layer M1 wire length = 36933.87
Initial. Layer M2 wire length = 850075.19
Initial. Layer M3 wire length = 581201.10
Initial. Layer M4 wire length = 257893.14
Initial. Layer M5 wire length = 296486.54
Initial. Layer M6 wire length = 36902.12
Initial. Layer M7 wire length = 145444.08
Initial. Layer M8 wire length = 12591.65
Initial. Layer M9 wire length = 71959.38
Initial. Total Number of Contacts = 256632
Initial. Via VIA12C count = 98872
Initial. Via VIA23C count = 113087
Initial. Via VIA34C count = 18051
Initial. Via VIA45C count = 15797
Initial. Via VIA56C count = 4098
Initial. Via VIA67C count = 4228
Initial. Via VIA78C count = 1235
Initial. Via VIA89C count = 1264
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
30% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
40% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
50% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
60% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:05
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:06 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    2  Proc    3 
[End of Phase1 Routing] Total (MB): Used  146  Alloctr  149  Proc 1684 
phase1. Routing result:
phase1. Both Dirs: Overflow =  6556 Max = 4 GRCs =  8457 (2.82%)
phase1. H routing: Overflow =   193 Max = 4 (GRCs =   1) GRCs =   403 (0.27%)
phase1. V routing: Overflow =  6362 Max = 4 (GRCs =   3) GRCs =  8054 (5.36%)
phase1. M1         Overflow =     3 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
phase1. M2         Overflow =   120 Max = 4 (GRCs =   1) GRCs =   302 (0.20%)
phase1. M3         Overflow =  2700 Max = 4 (GRCs =   3) GRCs =  4457 (2.97%)
phase1. M4         Overflow =    56 Max = 2 (GRCs =   1) GRCs =    84 (0.06%)
phase1. M5         Overflow =  2111 Max = 2 (GRCs =  49) GRCs =  2062 (1.37%)
phase1. M6         Overflow =     7 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
phase1. M7         Overflow =  1323 Max = 2 (GRCs =  16) GRCs =  1307 (0.87%)
phase1. M8         Overflow =    10 Max = 1 (GRCs =  10) GRCs =    10 (0.01%)
phase1. M9         Overflow =   225 Max = 1 (GRCs = 225) GRCs =   225 (0.15%)

phase1. Total Wire Length = 2474343.77
phase1. Layer M1 wire length = 53195.04
phase1. Layer M2 wire length = 887587.05
phase1. Layer M3 wire length = 575402.59
phase1. Layer M4 wire length = 380229.76
phase1. Layer M5 wire length = 292240.41
phase1. Layer M6 wire length = 62138.95
phase1. Layer M7 wire length = 135566.64
phase1. Layer M8 wire length = 15341.76
phase1. Layer M9 wire length = 72641.57
phase1. Total Number of Contacts = 276976
phase1. Via VIA12C count = 99117
phase1. Via VIA23C count = 121173
phase1. Via VIA34C count = 23596
phase1. Via VIA45C count = 19989
phase1. Via VIA56C count = 5582
phase1. Via VIA67C count = 4777
phase1. Via VIA78C count = 1370
phase1. Via VIA89C count = 1372
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
30% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:04 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    3 
[End of Phase2 Routing] Total (MB): Used  146  Alloctr  149  Proc 1688 
phase2. Routing result:
phase2. Both Dirs: Overflow =   287 Max = 4 GRCs =   553 (0.18%)
phase2. H routing: Overflow =    15 Max = 4 (GRCs =  1) GRCs =    17 (0.01%)
phase2. V routing: Overflow =   272 Max = 2 (GRCs =  3) GRCs =   536 (0.36%)
phase2. M1         Overflow =    13 Max = 1 (GRCs = 13) GRCs =    13 (0.01%)
phase2. M2         Overflow =    10 Max = 4 (GRCs =  1) GRCs =    12 (0.01%)
phase2. M3         Overflow =   129 Max = 2 (GRCs =  3) GRCs =   393 (0.26%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M5         Overflow =    45 Max = 1 (GRCs = 45) GRCs =    45 (0.03%)
phase2. M6         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M7         Overflow =    84 Max = 1 (GRCs = 84) GRCs =    84 (0.06%)
phase2. M8         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M9         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)

phase2. Total Wire Length = 2683399.43
phase2. Layer M1 wire length = 78087.69
phase2. Layer M2 wire length = 1004867.73
phase2. Layer M3 wire length = 570966.68
phase2. Layer M4 wire length = 448600.67
phase2. Layer M5 wire length = 281148.88
phase2. Layer M6 wire length = 84401.71
phase2. Layer M7 wire length = 129336.52
phase2. Layer M8 wire length = 16025.32
phase2. Layer M9 wire length = 69964.23
phase2. Total Number of Contacts = 281056
phase2. Via VIA12C count = 99503
phase2. Via VIA23C count = 122329
phase2. Via VIA34C count = 25047
phase2. Via VIA45C count = 20361
phase2. Via VIA56C count = 6247
phase2. Via VIA67C count = 4883
phase2. Via VIA78C count = 1348
phase2. Via VIA89C count = 1338
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    1 
[End of Phase3 Routing] Total (MB): Used  146  Alloctr  149  Proc 1689 
phase3. Routing result:
phase3. Both Dirs: Overflow =    79 Max = 4 GRCs =   295 (0.10%)
phase3. H routing: Overflow =     6 Max = 4 (GRCs =  1) GRCs =     5 (0.00%)
phase3. V routing: Overflow =    72 Max = 2 (GRCs =  3) GRCs =   290 (0.19%)
phase3. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M2         Overflow =     6 Max = 4 (GRCs =  1) GRCs =     5 (0.00%)
phase3. M3         Overflow =    66 Max = 2 (GRCs =  3) GRCs =   284 (0.19%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 2692484.35
phase3. Layer M1 wire length = 78381.92
phase3. Layer M2 wire length = 1007922.12
phase3. Layer M3 wire length = 570904.83
phase3. Layer M4 wire length = 453530.90
phase3. Layer M5 wire length = 281102.01
phase3. Layer M6 wire length = 85153.18
phase3. Layer M7 wire length = 128802.13
phase3. Layer M8 wire length = 16486.88
phase3. Layer M9 wire length = 70200.38
phase3. Total Number of Contacts = 281434
phase3. Via VIA12C count = 99525
phase3. Via VIA23C count = 122436
phase3. Via VIA34C count = 25199
phase3. Via VIA45C count = 20428
phase3. Via VIA56C count = 6281
phase3. Via VIA67C count = 4863
phase3. Via VIA78C count = 1354
phase3. Via VIA89C count = 1348
phase3. completed.

Start GR phase 4
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase4 Routing] Elapsed real time: 0:00:00 
[End of Phase4 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase4 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase4 Routing] Total (MB): Used  146  Alloctr  149  Proc 1689 
phase4. Routing result:
phase4. Both Dirs: Overflow =    75 Max = 4 GRCs =   275 (0.09%)
phase4. H routing: Overflow =     5 Max = 4 (GRCs =  1) GRCs =     3 (0.00%)
phase4. V routing: Overflow =    69 Max = 2 (GRCs =  3) GRCs =   272 (0.18%)
phase4. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase4. M2         Overflow =     5 Max = 4 (GRCs =  1) GRCs =     3 (0.00%)
phase4. M3         Overflow =    65 Max = 2 (GRCs =  3) GRCs =   268 (0.18%)
phase4. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase4. M5         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase4. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase4. M7         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase4. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase4. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase4. Total Wire Length = 2694231.12
phase4. Layer M1 wire length = 78672.80
phase4. Layer M2 wire length = 1008313.32
phase4. Layer M3 wire length = 570954.14
phase4. Layer M4 wire length = 454753.26
phase4. Layer M5 wire length = 281093.76
phase4. Layer M6 wire length = 85251.09
phase4. Layer M7 wire length = 128540.05
phase4. Layer M8 wire length = 16466.72
phase4. Layer M9 wire length = 70185.99
phase4. Total Number of Contacts = 281449
phase4. Via VIA12C count = 99533
phase4. Via VIA23C count = 122446
phase4. Via VIA34C count = 25211
phase4. Via VIA45C count = 20424
phase4. Via VIA56C count = 6276
phase4. Via VIA67C count = 4859
phase4. Via VIA78C count = 1352
phase4. Via VIA89C count = 1348
phase4. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:18 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[End of Whole Chip Routing] Stage (MB): Used   50  Alloctr   50  Proc   28 
[End of Whole Chip Routing] Total (MB): Used  146  Alloctr  149  Proc 1689 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 36.73 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 31.24 %
Peak    horizontal track utilization = 114.29 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -17  Alloctr  -16  Proc    0 
[GR: Done] Total (MB): Used  130  Alloctr  133  Proc 1689 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:19 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[GR: Done] Stage (MB): Used  125  Alloctr  127  Proc  186 
[GR: Done] Total (MB): Used  130  Alloctr  133  Proc 1689 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:19 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc  186 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1689 
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29183, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29183 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  109  Alloctr  112  Proc 1704 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 77/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 0
Checked 88/100 Partitions, Violations = 0
Checked 93/100 Partitions, Violations = 0
Checked 96/100 Partitions, Violations = 0
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc  264 
[DRC CHECK] Total (MB): Used  129  Alloctr  132  Proc 1975 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2798448 micron
Total Number of Contacts =             298693
Total Number of Wires =                206890
Total Number of PtConns =              1760
Total Number of Routed Wires =       206890
Total Routed Wire Length =           2798170 micron
Total Number of Routed Contacts =       298693
        Layer          M1 :      78749 micron
        Layer          M2 :    1039246 micron
        Layer          M3 :     620983 micron
        Layer          M4 :     472542 micron
        Layer          M5 :     285719 micron
        Layer          M6 :      85925 micron
        Layer          M7 :     128633 micron
        Layer          M8 :      16467 micron
        Layer          M9 :      70186 micron
        Via   VIA89C(rot) :       1348
        Via        VIA78C :       1352
        Via        VIA67C :          2
        Via   VIA67C(rot) :       4859
        Via        VIA56C :       6317
        Via        VIA45C :        214
        Via   VIA45C(rot) :      20424
        Via        VIA34C :      26304
        Via   VIA23C(rot) :     132199
        Via        VIA12C :     103310
        Via   VIA12C(rot) :         62
        Via        VIA12B :       2302

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 298693 vias)
 
    Layer VIA1       =  0.00% (0      / 105674  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (105674  vias)
    Layer VIA2       =  0.00% (0      / 132199  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (132199  vias)
    Layer VIA3       =  0.00% (0      / 26304   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (26304   vias)
    Layer VIA4       =  0.00% (0      / 20638   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20638   vias)
    Layer VIA5       =  0.00% (0      / 6317    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6317    vias)
    Layer VIA6       =  0.00% (0      / 4861    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4861    vias)
    Layer VIA7       =  0.00% (0      / 1352    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1352    vias)
    Layer VIA8       =  0.00% (0      / 1348    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1348    vias)
 
  Total double via conversion rate    =  0.00% (0 / 298693 vias)
 
    Layer VIA1       =  0.00% (0      / 105674  vias)
    Layer VIA2       =  0.00% (0      / 132199  vias)
    Layer VIA3       =  0.00% (0      / 26304   vias)
    Layer VIA4       =  0.00% (0      / 20638   vias)
    Layer VIA5       =  0.00% (0      / 6317    vias)
    Layer VIA6       =  0.00% (0      / 4861    vias)
    Layer VIA7       =  0.00% (0      / 1352    vias)
    Layer VIA8       =  0.00% (0      / 1348    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 298693 vias)
 
    Layer VIA1       =  0.00% (0      / 105674  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (105674  vias)
    Layer VIA2       =  0.00% (0      / 132199  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (132199  vias)
    Layer VIA3       =  0.00% (0      / 26304   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (26304   vias)
    Layer VIA4       =  0.00% (0      / 20638   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20638   vias)
    Layer VIA5       =  0.00% (0      / 6317    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6317    vias)
    Layer VIA6       =  0.00% (0      / 4861    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4861    vias)
    Layer VIA7       =  0.00% (0      / 1352    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1352    vias)
    Layer VIA8       =  0.00% (0      / 1348    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1348    vias)
 


Verify Summary:

Total number of nets = 29183, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # ================= Track Assign ================= #
icc2_shell> # ================================================ #
icc2_shell> route_track
Start track assignment

Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 6 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Read routes] Stage (MB): Used  118  Alloctr  121  Proc    0 
[Track Assign: Read routes] Total (MB): Used  119  Alloctr  123  Proc 1975 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Number of wires with overlap after iteration 0 = 168211 of 385133


[Track Assign: Iteration 0] Elapsed real time: 0:00:02 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Track Assign: Iteration 0] Stage (MB): Used  120  Alloctr  126  Proc   22 
[Track Assign: Iteration 0] Total (MB): Used  121  Alloctr  127  Proc 1997 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

[Track Assign: Iteration 1] Elapsed real time: 0:00:04 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[Track Assign: Iteration 1] Stage (MB): Used  120  Alloctr  126  Proc   37 
[Track Assign: Iteration 1] Total (MB): Used  121  Alloctr  128  Proc 2012 

Number of wires with overlap after iteration 1 = 66949 of 304180


Wire length and via report:
---------------------------
Number of M1 wires: 11629                POLYCON: 0
Number of M2 wires: 155589               VIA12C: 99646
Number of M3 wires: 90723                VIA23C: 133383
Number of M4 wires: 23655                VIA34C: 30297
Number of M5 wires: 13127                VIA45C: 20479
Number of M6 wires: 4801                 VIA56C: 6174
Number of M7 wires: 2928                 VIA67C: 4615
Number of M8 wires: 1026                 VIA78C: 1307
Number of M9 wires: 702                  VIA89C: 1266
Total number of wires: 304180            vias: 297167

Total M1 wire length: 81791.3
Total M2 wire length: 969774.9
Total M3 wire length: 567080.9
Total M4 wire length: 498432.0
Total M5 wire length: 281422.0
Total M6 wire length: 86462.3
Total M7 wire length: 128622.2
Total M8 wire length: 16306.9
Total M9 wire length: 70212.5
Total wire length: 2700105.0

Longest M1 wire length: 588.5
Longest M2 wire length: 784.4
Longest M3 wire length: 544.9
Longest M4 wire length: 919.0
Longest M5 wire length: 451.8
Longest M6 wire length: 538.9
Longest M7 wire length: 491.5
Longest M8 wire length: 427.5
Longest M9 wire length: 526.1

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:05 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   37 
[Track Assign: Done] Total (MB): Used    0  Alloctr    0  Proc 2012 
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29183, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29183 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  112  Alloctr  116  Proc 2012 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  621
Checked 4/100 Partitions, Violations =  6162
Checked 8/100 Partitions, Violations =  10240
Checked 12/100 Partitions, Violations = 13090
Checked 16/100 Partitions, Violations = 18524
Checked 20/100 Partitions, Violations = 25666
Checked 24/100 Partitions, Violations = 33449
Checked 28/100 Partitions, Violations = 40108
Checked 32/100 Partitions, Violations = 48322
Checked 36/100 Partitions, Violations = 52921
Checked 40/100 Partitions, Violations = 62069
Checked 44/100 Partitions, Violations = 66588
Checked 48/100 Partitions, Violations = 74029
Checked 52/100 Partitions, Violations = 85720
Checked 56/100 Partitions, Violations = 88018
Checked 60/100 Partitions, Violations = 95453
Checked 64/100 Partitions, Violations = 101675
Checked 68/100 Partitions, Violations = 105551
Checked 72/100 Partitions, Violations = 114568
Checked 76/100 Partitions, Violations = 121836
Checked 80/100 Partitions, Violations = 128102
Checked 84/100 Partitions, Violations = 132397
Checked 88/100 Partitions, Violations = 133468
Checked 92/100 Partitions, Violations = 140745
Checked 96/100 Partitions, Violations = 145822
Checked 100/100 Partitions, Violations =        153971
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    9  Alloctr    9  Proc   17 
[DRC CHECK] Total (MB): Used  141  Alloctr  146  Proc 2030 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 64075 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      89896
        Diff net spacing : 18252
        Diff net var rule spacing : 5
        Diff net via-cut spacing : 587
        Less than minimum area : 25465
        Less than minimum width : 22
        Same net spacing : 15291
        Same net via-cut spacing : 17
        Short : 30257


Total Wire Length =                    2802781 micron
Total Number of Contacts =             311085
Total Number of Wires =                293647
Total Number of PtConns =              2019
Total Number of Routed Wires =       293647
Total Routed Wire Length =           2802445 micron
Total Number of Routed Contacts =       311085
        Layer          M1 :      81214 micron
        Layer          M2 :    1000636 micron
        Layer          M3 :     616481 micron
        Layer          M4 :     516051 micron
        Layer          M5 :     286028 micron
        Layer          M6 :      87136 micron
        Layer          M7 :     128716 micron
        Layer          M8 :      16307 micron
        Layer          M9 :      70212 micron
        Via   VIA89C(rot) :       1266
        Via        VIA78C :       1307
        Via        VIA67C :          2
        Via   VIA67C(rot) :       4610
        Via        VIA56C :       6208
        Via        VIA45C :        214
        Via   VIA45C(rot) :      20402
        Via        VIA34C :      31175
        Via   VIA23C(rot) :     140771
        Via        VIA12C :      77790
        Via   VIA12C(rot) :         62
        Via        VIA12B :      27278

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 311085 vias)
 
    Layer VIA1       =  0.00% (0      / 105130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (105130  vias)
    Layer VIA2       =  0.00% (0      / 140771  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140771  vias)
    Layer VIA3       =  0.00% (0      / 31175   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (31175   vias)
    Layer VIA4       =  0.00% (0      / 20616   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20616   vias)
    Layer VIA5       =  0.00% (0      / 6208    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6208    vias)
    Layer VIA6       =  0.00% (0      / 4612    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4612    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1266    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1266    vias)
 
  Total double via conversion rate    =  0.00% (0 / 311085 vias)
 
    Layer VIA1       =  0.00% (0      / 105130  vias)
    Layer VIA2       =  0.00% (0      / 140771  vias)
    Layer VIA3       =  0.00% (0      / 31175   vias)
    Layer VIA4       =  0.00% (0      / 20616   vias)
    Layer VIA5       =  0.00% (0      / 6208    vias)
    Layer VIA6       =  0.00% (0      / 4612    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
    Layer VIA8       =  0.00% (0      / 1266    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 311085 vias)
 
    Layer VIA1       =  0.00% (0      / 105130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (105130  vias)
    Layer VIA2       =  0.00% (0      / 140771  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140771  vias)
    Layer VIA3       =  0.00% (0      / 31175   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (31175   vias)
    Layer VIA4       =  0.00% (0      / 20616   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20616   vias)
    Layer VIA5       =  0.00% (0      / 6208    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6208    vias)
    Layer VIA6       =  0.00% (0      / 4612    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4612    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1266    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1266    vias)
 


Verify Summary:

Total number of nets = 29183, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 89896
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # =============== Detailed Route ================= #
icc2_shell> # ================================================ #
icc2_shell> route_detail
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used  122  Alloctr  126  Proc    0 
[Dr init] Total (MB): Used  123  Alloctr  128  Proc 2030 
Total number of nets = 29183, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1521 Partitions, Violations = 0
Routed  7/1521 Partitions, Violations = 1
Routed  14/1521 Partitions, Violations =        17
Routed  21/1521 Partitions, Violations =        37
Routed  28/1521 Partitions, Violations =        77
Routed  35/1521 Partitions, Violations =        109
Routed  42/1521 Partitions, Violations =        193
Routed  49/1521 Partitions, Violations =        221
Routed  56/1521 Partitions, Violations =        207
Routed  63/1521 Partitions, Violations =        234
Routed  70/1521 Partitions, Violations =        268
Routed  77/1521 Partitions, Violations =        301
Routed  84/1521 Partitions, Violations =        342
Routed  91/1521 Partitions, Violations =        400
Routed  98/1521 Partitions, Violations =        357
Routed  105/1521 Partitions, Violations =       396
Routed  112/1521 Partitions, Violations =       456
Routed  119/1521 Partitions, Violations =       518
Routed  126/1521 Partitions, Violations =       561
Routed  133/1521 Partitions, Violations =       629
Routed  140/1521 Partitions, Violations =       794
Routed  147/1521 Partitions, Violations =       855
Routed  154/1521 Partitions, Violations =       877
Routed  161/1521 Partitions, Violations =       922
Routed  168/1521 Partitions, Violations =       1013
Routed  175/1521 Partitions, Violations =       1016
Routed  182/1521 Partitions, Violations =       1054
Routed  189/1521 Partitions, Violations =       1065
Routed  196/1521 Partitions, Violations =       1134
Routed  203/1521 Partitions, Violations =       1233
Routed  210/1521 Partitions, Violations =       1251
Routed  217/1521 Partitions, Violations =       1305
Routed  224/1521 Partitions, Violations =       1263
Routed  231/1521 Partitions, Violations =       1347
Routed  238/1521 Partitions, Violations =       1345
Routed  245/1521 Partitions, Violations =       1378
Routed  252/1521 Partitions, Violations =       1362
Routed  259/1521 Partitions, Violations =       1504
Routed  266/1521 Partitions, Violations =       1549
Routed  273/1521 Partitions, Violations =       1645
Routed  280/1521 Partitions, Violations =       1676
Routed  287/1521 Partitions, Violations =       1689
Routed  294/1521 Partitions, Violations =       1739
Routed  301/1521 Partitions, Violations =       1701
Routed  308/1521 Partitions, Violations =       1627
Routed  315/1521 Partitions, Violations =       1749
Routed  322/1521 Partitions, Violations =       1854
Routed  329/1521 Partitions, Violations =       1847
Routed  336/1521 Partitions, Violations =       1930
Routed  343/1521 Partitions, Violations =       1969
Routed  350/1521 Partitions, Violations =       2008
Routed  357/1521 Partitions, Violations =       2089
Routed  364/1521 Partitions, Violations =       2138
Routed  371/1521 Partitions, Violations =       2214
Routed  378/1521 Partitions, Violations =       2275
Routed  385/1521 Partitions, Violations =       2307
Routed  392/1521 Partitions, Violations =       2390
Routed  399/1521 Partitions, Violations =       2406
Routed  406/1521 Partitions, Violations =       2459
Routed  413/1521 Partitions, Violations =       2415
Routed  420/1521 Partitions, Violations =       2478
Routed  427/1521 Partitions, Violations =       2517
Routed  434/1521 Partitions, Violations =       2531
Routed  441/1521 Partitions, Violations =       2562
Routed  448/1521 Partitions, Violations =       2608
Routed  455/1521 Partitions, Violations =       2671
Routed  462/1521 Partitions, Violations =       2681
Routed  469/1521 Partitions, Violations =       2763
Routed  476/1521 Partitions, Violations =       2794
Routed  483/1521 Partitions, Violations =       2716
Routed  490/1521 Partitions, Violations =       2833
Routed  497/1521 Partitions, Violations =       2889
Routed  504/1521 Partitions, Violations =       2936
Routed  511/1521 Partitions, Violations =       2907
Routed  518/1521 Partitions, Violations =       2921
Routed  525/1521 Partitions, Violations =       2973
Routed  532/1521 Partitions, Violations =       3070
Routed  539/1521 Partitions, Violations =       3077
Routed  546/1521 Partitions, Violations =       3093
Routed  553/1521 Partitions, Violations =       3155
Routed  560/1521 Partitions, Violations =       3178
Routed  567/1521 Partitions, Violations =       3227
Routed  574/1521 Partitions, Violations =       3237
Routed  581/1521 Partitions, Violations =       3364
Routed  588/1521 Partitions, Violations =       3381
Routed  595/1521 Partitions, Violations =       3409
Routed  602/1521 Partitions, Violations =       3437
Routed  609/1521 Partitions, Violations =       3489
Routed  616/1521 Partitions, Violations =       3527
Routed  623/1521 Partitions, Violations =       3608
Routed  630/1521 Partitions, Violations =       3638
Routed  637/1521 Partitions, Violations =       3661
Routed  644/1521 Partitions, Violations =       3747
Routed  651/1521 Partitions, Violations =       3772
Routed  658/1521 Partitions, Violations =       3812
Routed  665/1521 Partitions, Violations =       3878
Routed  672/1521 Partitions, Violations =       3954
Routed  679/1521 Partitions, Violations =       3981
Routed  686/1521 Partitions, Violations =       3983
Routed  693/1521 Partitions, Violations =       4036
Routed  700/1521 Partitions, Violations =       4097
Routed  707/1521 Partitions, Violations =       4142
Routed  714/1521 Partitions, Violations =       4179
Routed  721/1521 Partitions, Violations =       4172
Routed  728/1521 Partitions, Violations =       4175
Routed  735/1521 Partitions, Violations =       4190
Routed  742/1521 Partitions, Violations =       4288
Routed  749/1521 Partitions, Violations =       4375
Routed  756/1521 Partitions, Violations =       4451
Routed  763/1521 Partitions, Violations =       4498
Routed  770/1521 Partitions, Violations =       4529
Routed  777/1521 Partitions, Violations =       4532
Routed  784/1521 Partitions, Violations =       4618
Routed  791/1521 Partitions, Violations =       4630
Routed  798/1521 Partitions, Violations =       4684
Routed  805/1521 Partitions, Violations =       4707
Routed  812/1521 Partitions, Violations =       4741
Routed  819/1521 Partitions, Violations =       4787
Routed  826/1521 Partitions, Violations =       4905
Routed  833/1521 Partitions, Violations =       4867
Routed  840/1521 Partitions, Violations =       4932
Routed  847/1521 Partitions, Violations =       4950
Routed  854/1521 Partitions, Violations =       4976
Routed  861/1521 Partitions, Violations =       4993
Routed  868/1521 Partitions, Violations =       5035
Routed  875/1521 Partitions, Violations =       5128
Routed  882/1521 Partitions, Violations =       5214
Routed  889/1521 Partitions, Violations =       5265
Routed  896/1521 Partitions, Violations =       5353
Routed  903/1521 Partitions, Violations =       5336
Routed  910/1521 Partitions, Violations =       5310
Routed  917/1521 Partitions, Violations =       5398
Routed  924/1521 Partitions, Violations =       5461
Routed  931/1521 Partitions, Violations =       5515
Routed  938/1521 Partitions, Violations =       5537
Routed  945/1521 Partitions, Violations =       5579
Routed  952/1521 Partitions, Violations =       5655
Routed  959/1521 Partitions, Violations =       5653
Routed  966/1521 Partitions, Violations =       5702
Routed  973/1521 Partitions, Violations =       5659
Routed  980/1521 Partitions, Violations =       5775
Routed  987/1521 Partitions, Violations =       5797
Routed  994/1521 Partitions, Violations =       5818
Routed  1001/1521 Partitions, Violations =      5817
Routed  1008/1521 Partitions, Violations =      5873
Routed  1015/1521 Partitions, Violations =      5898
Routed  1022/1521 Partitions, Violations =      5963
Routed  1029/1521 Partitions, Violations =      5946
Routed  1036/1521 Partitions, Violations =      6027
Routed  1043/1521 Partitions, Violations =      6033
Routed  1050/1521 Partitions, Violations =      6075
Routed  1057/1521 Partitions, Violations =      6074
Routed  1064/1521 Partitions, Violations =      6118
Routed  1071/1521 Partitions, Violations =      6175
Routed  1078/1521 Partitions, Violations =      6177
Routed  1085/1521 Partitions, Violations =      6179
Routed  1092/1521 Partitions, Violations =      6197
Routed  1099/1521 Partitions, Violations =      6197
Routed  1106/1521 Partitions, Violations =      6178
Routed  1113/1521 Partitions, Violations =      6202
Routed  1120/1521 Partitions, Violations =      6209
Routed  1127/1521 Partitions, Violations =      6240
Routed  1134/1521 Partitions, Violations =      6257
Routed  1141/1521 Partitions, Violations =      6237
Routed  1148/1521 Partitions, Violations =      6261
Routed  1155/1521 Partitions, Violations =      6265
Routed  1162/1521 Partitions, Violations =      6410
Routed  1169/1521 Partitions, Violations =      6441
Routed  1176/1521 Partitions, Violations =      6495
Routed  1183/1521 Partitions, Violations =      6480
Routed  1190/1521 Partitions, Violations =      6549
Routed  1197/1521 Partitions, Violations =      6567
Routed  1204/1521 Partitions, Violations =      6553
Routed  1211/1521 Partitions, Violations =      6592
Routed  1218/1521 Partitions, Violations =      6620
Routed  1225/1521 Partitions, Violations =      6590
Routed  1232/1521 Partitions, Violations =      6639
Routed  1239/1521 Partitions, Violations =      6651
Routed  1246/1521 Partitions, Violations =      6651
Routed  1253/1521 Partitions, Violations =      6685
Routed  1260/1521 Partitions, Violations =      6739
Routed  1267/1521 Partitions, Violations =      6760
Routed  1274/1521 Partitions, Violations =      6737
Routed  1281/1521 Partitions, Violations =      6788
Routed  1288/1521 Partitions, Violations =      6807
Routed  1295/1521 Partitions, Violations =      6804
Routed  1302/1521 Partitions, Violations =      6819
Routed  1309/1521 Partitions, Violations =      6867
Routed  1316/1521 Partitions, Violations =      6910
Routed  1323/1521 Partitions, Violations =      6987
Routed  1330/1521 Partitions, Violations =      6958
Routed  1337/1521 Partitions, Violations =      6975
Routed  1344/1521 Partitions, Violations =      7013
Routed  1351/1521 Partitions, Violations =      7005
Routed  1358/1521 Partitions, Violations =      7047
Routed  1365/1521 Partitions, Violations =      7107
Routed  1372/1521 Partitions, Violations =      7148
Routed  1379/1521 Partitions, Violations =      7218
Routed  1386/1521 Partitions, Violations =      7219
Routed  1393/1521 Partitions, Violations =      7283
Routed  1400/1521 Partitions, Violations =      7355
Routed  1407/1521 Partitions, Violations =      7371
Routed  1414/1521 Partitions, Violations =      7366
Routed  1421/1521 Partitions, Violations =      7356
Routed  1428/1521 Partitions, Violations =      7361
Routed  1435/1521 Partitions, Violations =      7361
Routed  1442/1521 Partitions, Violations =      7433
Routed  1449/1521 Partitions, Violations =      7389
Routed  1456/1521 Partitions, Violations =      7459
Routed  1463/1521 Partitions, Violations =      7418
Routed  1470/1521 Partitions, Violations =      7439
Routed  1477/1521 Partitions, Violations =      7460
Routed  1484/1521 Partitions, Violations =      7500
Routed  1491/1521 Partitions, Violations =      7478
Routed  1498/1521 Partitions, Violations =      7524
Routed  1505/1521 Partitions, Violations =      7550
Routed  1512/1521 Partitions, Violations =      7534
Routed  1519/1521 Partitions, Violations =      7526

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7513
        Diff net spacing : 2232
        Diff net via-cut spacing : 41
        Less than minimum area : 84
        Same net spacing : 57
        Short : 4709
        Internal-only types : 390

[Iter 0] Elapsed real time: 0:00:14 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:01:22 total=0:01:23
[Iter 0] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 0] Total (MB): Used  137  Alloctr  141  Proc 2030 

End DR iteration 0 with 1521 parts

Start DR iteration 1: non-uniform partition
Routed  1/1277 Partitions, Violations = 7422
Routed  6/1277 Partitions, Violations = 7354
Routed  12/1277 Partitions, Violations =        7222
Routed  18/1277 Partitions, Violations =        7135
Routed  24/1277 Partitions, Violations =        7117
Routed  30/1277 Partitions, Violations =        7050
Routed  36/1277 Partitions, Violations =        6964
Routed  42/1277 Partitions, Violations =        6951
Routed  48/1277 Partitions, Violations =        6870
Routed  54/1277 Partitions, Violations =        6784
Routed  60/1277 Partitions, Violations =        6718
Routed  66/1277 Partitions, Violations =        6609
Routed  72/1277 Partitions, Violations =        6580
Routed  78/1277 Partitions, Violations =        6434
Routed  84/1277 Partitions, Violations =        6362
Routed  90/1277 Partitions, Violations =        6285
Routed  96/1277 Partitions, Violations =        6238
Routed  102/1277 Partitions, Violations =       6213
Routed  108/1277 Partitions, Violations =       6165
Routed  114/1277 Partitions, Violations =       6126
Routed  120/1277 Partitions, Violations =       6082
Routed  126/1277 Partitions, Violations =       6039
Routed  132/1277 Partitions, Violations =       6005
Routed  138/1277 Partitions, Violations =       5987
Routed  144/1277 Partitions, Violations =       5945
Routed  150/1277 Partitions, Violations =       5913
Routed  156/1277 Partitions, Violations =       5821
Routed  162/1277 Partitions, Violations =       5658
Routed  168/1277 Partitions, Violations =       5616
Routed  174/1277 Partitions, Violations =       5498
Routed  180/1277 Partitions, Violations =       5436
Routed  186/1277 Partitions, Violations =       5396
Routed  192/1277 Partitions, Violations =       5244
Routed  198/1277 Partitions, Violations =       5172
Routed  204/1277 Partitions, Violations =       5093
Routed  210/1277 Partitions, Violations =       5036
Routed  216/1277 Partitions, Violations =       4954
Routed  222/1277 Partitions, Violations =       4890
Routed  228/1277 Partitions, Violations =       4823
Routed  234/1277 Partitions, Violations =       4787
Routed  240/1277 Partitions, Violations =       4724
Routed  246/1277 Partitions, Violations =       4663
Routed  252/1277 Partitions, Violations =       4581
Routed  258/1277 Partitions, Violations =       4493
Routed  264/1277 Partitions, Violations =       4426
Routed  270/1277 Partitions, Violations =       4354
Routed  276/1277 Partitions, Violations =       4332
Routed  282/1277 Partitions, Violations =       4297
Routed  288/1277 Partitions, Violations =       4290
Routed  294/1277 Partitions, Violations =       4264
Routed  300/1277 Partitions, Violations =       4200
Routed  306/1277 Partitions, Violations =       4178
Routed  312/1277 Partitions, Violations =       4157
Routed  318/1277 Partitions, Violations =       4120
Routed  324/1277 Partitions, Violations =       4094
Routed  330/1277 Partitions, Violations =       4043
Routed  336/1277 Partitions, Violations =       4013
Routed  342/1277 Partitions, Violations =       3972
Routed  348/1277 Partitions, Violations =       3934
Routed  354/1277 Partitions, Violations =       3915
Routed  360/1277 Partitions, Violations =       3879
Routed  366/1277 Partitions, Violations =       3836
Routed  372/1277 Partitions, Violations =       3809
Routed  378/1277 Partitions, Violations =       3775
Routed  384/1277 Partitions, Violations =       3762
Routed  390/1277 Partitions, Violations =       3740
Routed  396/1277 Partitions, Violations =       3676
Routed  402/1277 Partitions, Violations =       3629
Routed  408/1277 Partitions, Violations =       3549
Routed  414/1277 Partitions, Violations =       3493
Routed  420/1277 Partitions, Violations =       3433
Routed  426/1277 Partitions, Violations =       3371
Routed  432/1277 Partitions, Violations =       3310
Routed  438/1277 Partitions, Violations =       3253
Routed  444/1277 Partitions, Violations =       3168
Routed  450/1277 Partitions, Violations =       3129
Routed  456/1277 Partitions, Violations =       3064
Routed  462/1277 Partitions, Violations =       3017
Routed  468/1277 Partitions, Violations =       2946
Routed  474/1277 Partitions, Violations =       2933
Routed  480/1277 Partitions, Violations =       2858
Routed  486/1277 Partitions, Violations =       2782
Routed  492/1277 Partitions, Violations =       2750
Routed  498/1277 Partitions, Violations =       2715
Routed  504/1277 Partitions, Violations =       2662
Routed  510/1277 Partitions, Violations =       2612
Routed  516/1277 Partitions, Violations =       2547
Routed  522/1277 Partitions, Violations =       2514
Routed  528/1277 Partitions, Violations =       2482
Routed  534/1277 Partitions, Violations =       2441
Routed  540/1277 Partitions, Violations =       2410
Routed  546/1277 Partitions, Violations =       2374
Routed  552/1277 Partitions, Violations =       2327
Routed  558/1277 Partitions, Violations =       2291
Routed  564/1277 Partitions, Violations =       2255
Routed  570/1277 Partitions, Violations =       2228
Routed  576/1277 Partitions, Violations =       2184
Routed  582/1277 Partitions, Violations =       2141
Routed  588/1277 Partitions, Violations =       2114
Routed  594/1277 Partitions, Violations =       2074
Routed  600/1277 Partitions, Violations =       2040
Routed  606/1277 Partitions, Violations =       2018
Routed  612/1277 Partitions, Violations =       1989
Routed  619/1277 Partitions, Violations =       1965
Routed  624/1277 Partitions, Violations =       1933
Routed  630/1277 Partitions, Violations =       1903
Routed  636/1277 Partitions, Violations =       1881
Routed  642/1277 Partitions, Violations =       1844
Routed  648/1277 Partitions, Violations =       1818
Routed  654/1277 Partitions, Violations =       1789
Routed  660/1277 Partitions, Violations =       1760
Routed  666/1277 Partitions, Violations =       1716
Routed  672/1277 Partitions, Violations =       1696
Routed  678/1277 Partitions, Violations =       1653
Routed  684/1277 Partitions, Violations =       1640
Routed  690/1277 Partitions, Violations =       1592
Routed  696/1277 Partitions, Violations =       1564
Routed  702/1277 Partitions, Violations =       1518
Routed  708/1277 Partitions, Violations =       1472
Routed  714/1277 Partitions, Violations =       1437
Routed  720/1277 Partitions, Violations =       1413
Routed  726/1277 Partitions, Violations =       1393
Routed  732/1277 Partitions, Violations =       1364
Routed  738/1277 Partitions, Violations =       1342
Routed  744/1277 Partitions, Violations =       1329
Routed  750/1277 Partitions, Violations =       1301
Routed  756/1277 Partitions, Violations =       1275
Routed  762/1277 Partitions, Violations =       1255
Routed  768/1277 Partitions, Violations =       1237
Routed  774/1277 Partitions, Violations =       1222
Routed  780/1277 Partitions, Violations =       1184
Routed  786/1277 Partitions, Violations =       1171
Routed  792/1277 Partitions, Violations =       1155
Routed  798/1277 Partitions, Violations =       1128
Routed  804/1277 Partitions, Violations =       1107
Routed  810/1277 Partitions, Violations =       1079
Routed  816/1277 Partitions, Violations =       1063
Routed  822/1277 Partitions, Violations =       1044
Routed  828/1277 Partitions, Violations =       1026
Routed  834/1277 Partitions, Violations =       1008
Routed  840/1277 Partitions, Violations =       983
Routed  846/1277 Partitions, Violations =       962
Routed  852/1277 Partitions, Violations =       944
Routed  858/1277 Partitions, Violations =       905
Routed  864/1277 Partitions, Violations =       899
Routed  870/1277 Partitions, Violations =       871
Routed  876/1277 Partitions, Violations =       858
Routed  882/1277 Partitions, Violations =       837
Routed  888/1277 Partitions, Violations =       812
Routed  894/1277 Partitions, Violations =       787
Routed  900/1277 Partitions, Violations =       775
Routed  906/1277 Partitions, Violations =       741
Routed  912/1277 Partitions, Violations =       725
Routed  918/1277 Partitions, Violations =       706
Routed  924/1277 Partitions, Violations =       690
Routed  930/1277 Partitions, Violations =       669
Routed  936/1277 Partitions, Violations =       661
Routed  942/1277 Partitions, Violations =       651
Routed  948/1277 Partitions, Violations =       635
Routed  954/1277 Partitions, Violations =       618
Routed  960/1277 Partitions, Violations =       612
Routed  966/1277 Partitions, Violations =       585
Routed  972/1277 Partitions, Violations =       577
Routed  978/1277 Partitions, Violations =       567
Routed  984/1277 Partitions, Violations =       552
Routed  990/1277 Partitions, Violations =       538
Routed  996/1277 Partitions, Violations =       532
Routed  1002/1277 Partitions, Violations =      519
Routed  1008/1277 Partitions, Violations =      505
Routed  1014/1277 Partitions, Violations =      497
Routed  1020/1277 Partitions, Violations =      483
Routed  1026/1277 Partitions, Violations =      469
Routed  1032/1277 Partitions, Violations =      458
Routed  1038/1277 Partitions, Violations =      445
Routed  1044/1277 Partitions, Violations =      427
Routed  1050/1277 Partitions, Violations =      413
Routed  1056/1277 Partitions, Violations =      396
Routed  1062/1277 Partitions, Violations =      384
Routed  1068/1277 Partitions, Violations =      369
Routed  1074/1277 Partitions, Violations =      352
Routed  1080/1277 Partitions, Violations =      341
Routed  1086/1277 Partitions, Violations =      334
Routed  1092/1277 Partitions, Violations =      316
Routed  1098/1277 Partitions, Violations =      311
Routed  1104/1277 Partitions, Violations =      300
Routed  1110/1277 Partitions, Violations =      290
Routed  1116/1277 Partitions, Violations =      283
Routed  1122/1277 Partitions, Violations =      281
Routed  1128/1277 Partitions, Violations =      267
Routed  1134/1277 Partitions, Violations =      261
Routed  1140/1277 Partitions, Violations =      256
Routed  1146/1277 Partitions, Violations =      250
Routed  1152/1277 Partitions, Violations =      239
Routed  1158/1277 Partitions, Violations =      232
Routed  1164/1277 Partitions, Violations =      228
Routed  1170/1277 Partitions, Violations =      220
Routed  1176/1277 Partitions, Violations =      215
Routed  1182/1277 Partitions, Violations =      212
Routed  1188/1277 Partitions, Violations =      206
Routed  1194/1277 Partitions, Violations =      198
Routed  1200/1277 Partitions, Violations =      193
Routed  1206/1277 Partitions, Violations =      186
Routed  1212/1277 Partitions, Violations =      176
Routed  1218/1277 Partitions, Violations =      170
Routed  1224/1277 Partitions, Violations =      164
Routed  1230/1277 Partitions, Violations =      160
Routed  1236/1277 Partitions, Violations =      152
Routed  1242/1277 Partitions, Violations =      147
Routed  1248/1277 Partitions, Violations =      141
Routed  1254/1277 Partitions, Violations =      135
Routed  1260/1277 Partitions, Violations =      128
Routed  1266/1277 Partitions, Violations =      122
Routed  1272/1277 Partitions, Violations =      118

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      113
        Diff net spacing : 15
        Less than minimum area : 12
        Short : 57
        Internal-only types : 29

[Iter 1] Elapsed real time: 0:00:17 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:01:34 total=0:01:35
[Iter 1] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 1] Total (MB): Used  137  Alloctr  142  Proc 2030 

End DR iteration 1 with 1277 parts

Start DR iteration 2: non-uniform partition
Routed  1/63 Partitions, Violations =   99
Routed  2/63 Partitions, Violations =   99
Routed  3/63 Partitions, Violations =   95
Routed  4/63 Partitions, Violations =   97
Routed  5/63 Partitions, Violations =   99
Routed  6/63 Partitions, Violations =   99
Routed  7/63 Partitions, Violations =   94
Routed  8/63 Partitions, Violations =   88
Routed  9/63 Partitions, Violations =   86
Routed  10/63 Partitions, Violations =  84
Routed  11/63 Partitions, Violations =  82
Routed  12/63 Partitions, Violations =  81
Routed  13/63 Partitions, Violations =  81
Routed  14/63 Partitions, Violations =  76
Routed  15/63 Partitions, Violations =  74
Routed  16/63 Partitions, Violations =  77
Routed  17/63 Partitions, Violations =  77
Routed  18/63 Partitions, Violations =  71
Routed  19/63 Partitions, Violations =  71
Routed  20/63 Partitions, Violations =  65
Routed  21/63 Partitions, Violations =  63
Routed  22/63 Partitions, Violations =  63
Routed  23/63 Partitions, Violations =  62
Routed  24/63 Partitions, Violations =  63
Routed  25/63 Partitions, Violations =  62
Routed  26/63 Partitions, Violations =  63
Routed  27/63 Partitions, Violations =  63
Routed  28/63 Partitions, Violations =  59
Routed  29/63 Partitions, Violations =  59
Routed  30/63 Partitions, Violations =  58
Routed  31/63 Partitions, Violations =  58
Routed  32/63 Partitions, Violations =  56
Routed  33/63 Partitions, Violations =  54
Routed  34/63 Partitions, Violations =  54
Routed  35/63 Partitions, Violations =  54
Routed  36/63 Partitions, Violations =  53
Routed  37/63 Partitions, Violations =  52
Routed  38/63 Partitions, Violations =  51
Routed  39/63 Partitions, Violations =  50
Routed  40/63 Partitions, Violations =  47
Routed  41/63 Partitions, Violations =  46
Routed  42/63 Partitions, Violations =  45
Routed  43/63 Partitions, Violations =  44
Routed  44/63 Partitions, Violations =  44
Routed  45/63 Partitions, Violations =  44
Routed  46/63 Partitions, Violations =  36
Routed  47/63 Partitions, Violations =  35
Routed  48/63 Partitions, Violations =  33
Routed  49/63 Partitions, Violations =  33
Routed  50/63 Partitions, Violations =  32
Routed  51/63 Partitions, Violations =  31
Routed  52/63 Partitions, Violations =  31
Routed  53/63 Partitions, Violations =  29
Routed  54/63 Partitions, Violations =  27
Routed  55/63 Partitions, Violations =  27
Routed  56/63 Partitions, Violations =  27
Routed  57/63 Partitions, Violations =  27
Routed  58/63 Partitions, Violations =  24
Routed  59/63 Partitions, Violations =  24
Routed  60/63 Partitions, Violations =  22
Routed  61/63 Partitions, Violations =  21
Routed  62/63 Partitions, Violations =  23
Routed  63/63 Partitions, Violations =  22

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      22
        Diff net spacing : 2
        Short : 18
        Internal-only types : 2

[Iter 2] Elapsed real time: 0:00:17 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:01:35 total=0:01:37
[Iter 2] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 2] Total (MB): Used  137  Alloctr  142  Proc 2030 

End DR iteration 2 with 63 parts

Start DR iteration 3: non-uniform partition
Routed  1/10 Partitions, Violations =   6
Routed  2/10 Partitions, Violations =   5
Routed  3/10 Partitions, Violations =   5
Routed  4/10 Partitions, Violations =   7
Routed  5/10 Partitions, Violations =   7
Routed  6/10 Partitions, Violations =   9
Routed  7/10 Partitions, Violations =   9
Routed  8/10 Partitions, Violations =   6
Routed  9/10 Partitions, Violations =   7
Routed  10/10 Partitions, Violations =  7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 1
        Short : 6

[Iter 3] Elapsed real time: 0:00:17 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:01:36 total=0:01:38
[Iter 3] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 3] Total (MB): Used  137  Alloctr  142  Proc 2030 

End DR iteration 3 with 10 parts

Start DR iteration 4: non-uniform partition
Routed  1/4 Partitions, Violations =    5
Routed  2/4 Partitions, Violations =    5
Routed  3/4 Partitions, Violations =    3
Routed  4/4 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Short : 4

[Iter 4] Elapsed real time: 0:00:17 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:01:37 total=0:01:38
[Iter 4] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 4] Total (MB): Used  137  Alloctr  142  Proc 2030 

End DR iteration 4 with 4 parts

Start DR iteration 5: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    3
Routed  3/3 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Short : 4

[Iter 5] Elapsed real time: 0:00:17 
[Iter 5] Elapsed cpu  time: sys=0:00:01 usr=0:01:37 total=0:01:39
[Iter 5] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 5] Total (MB): Used  137  Alloctr  142  Proc 2030 

End DR iteration 5 with 3 parts

Start DR iteration 6: non-uniform partition
Routed  1/3 Partitions, Violations =    3
Routed  2/3 Partitions, Violations =    5
Routed  3/3 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 6] Elapsed real time: 0:00:17 
[Iter 6] Elapsed cpu  time: sys=0:00:01 usr=0:01:37 total=0:01:39
[Iter 6] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 6] Total (MB): Used  137  Alloctr  142  Proc 2030 

End DR iteration 6 with 3 parts

Start DR iteration 7: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 7] Elapsed real time: 0:00:18 
[Iter 7] Elapsed cpu  time: sys=0:00:01 usr=0:01:38 total=0:01:40
[Iter 7] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 7] Total (MB): Used  137  Alloctr  142  Proc 2030 

End DR iteration 7 with 2 parts

Start DR iteration 8: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2

[Iter 8] Elapsed real time: 0:00:18 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:01:38 total=0:01:40
[Iter 8] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 8] Total (MB): Used  137  Alloctr  142  Proc 2030 

End DR iteration 8 with 2 parts

Start DR iteration 9: non-uniform partition
Routed  1/2 Partitions, Violations =    0
Routed  2/2 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 9] Elapsed real time: 0:00:18 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:01:39 total=0:01:41
[Iter 9] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 9] Total (MB): Used  137  Alloctr  142  Proc 2030 

End DR iteration 9 with 2 parts

Start DR iteration 10: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 10] Elapsed real time: 0:00:18 
[Iter 10] Elapsed cpu  time: sys=0:00:01 usr=0:01:39 total=0:01:41
[Iter 10] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 10] Total (MB): Used  137  Alloctr  142  Proc 2030 

End DR iteration 10 with 1 parts

Start DR iteration 11: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 11] Elapsed real time: 0:00:18 
[Iter 11] Elapsed cpu  time: sys=0:00:02 usr=0:01:39 total=0:01:41
[Iter 11] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 11] Total (MB): Used  137  Alloctr  142  Proc 2030 

End DR iteration 11 with 1 parts

Start DR iteration 12: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 12] Elapsed real time: 0:00:18 
[Iter 12] Elapsed cpu  time: sys=0:00:02 usr=0:01:40 total=0:01:42
[Iter 12] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 12] Total (MB): Used  137  Alloctr  142  Proc 2030 

End DR iteration 12 with 1 parts

Start DR iteration 13: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 13] Elapsed real time: 0:00:18 
[Iter 13] Elapsed cpu  time: sys=0:00:02 usr=0:01:40 total=0:01:42
[Iter 13] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 13] Total (MB): Used  137  Alloctr  142  Proc 2030 

End DR iteration 13 with 1 parts

Start DR iteration 14: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 14] Elapsed real time: 0:00:18 
[Iter 14] Elapsed cpu  time: sys=0:00:02 usr=0:01:41 total=0:01:43
[Iter 14] Stage (MB): Used  136  Alloctr  140  Proc    0 
[Iter 14] Total (MB): Used  137  Alloctr  142  Proc 2030 

End DR iteration 14 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:18 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:01:41 total=0:01:43
[DR] Stage (MB): Used  120  Alloctr  125  Proc    0 
[DR] Total (MB): Used  121  Alloctr  126  Proc 2030 
[DR: Done] Elapsed real time: 0:00:18 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:01:41 total=0:01:43
[DR: Done] Stage (MB): Used  120  Alloctr  125  Proc    0 
[DR: Done] Total (MB): Used  121  Alloctr  126  Proc 2030 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2818786 micron
Total Number of Contacts =             316637
Total Number of Wires =                339155
Total Number of PtConns =              22751
Total Number of Routed Wires =       339155
Total Routed Wire Length =           2814166 micron
Total Number of Routed Contacts =       316637
        Layer          M1 :      87985 micron
        Layer          M2 :     991147 micron
        Layer          M3 :     616160 micron
        Layer          M4 :     534416 micron
        Layer          M5 :     288571 micron
        Layer          M6 :      86609 micron
        Layer          M7 :     127800 micron
        Layer          M8 :      16209 micron
        Layer          M9 :      69887 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1305
        Via        VIA67C :          2
        Via   VIA67C(rot) :       4632
        Via        VIA56C :       6216
        Via        VIA45C :        212
        Via   VIA45C(rot) :      20433
        Via        VIA34C :      35353
        Via   VIA34C(rot) :          2
        Via        VIA23C :          6
        Via   VIA23C(rot) :     139702
        Via        VIA12C :      76345
        Via   VIA12C(rot) :        296
        Via        VIA12B :      29976
        Via   VIA12B(rot) :        896

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 

Total number of nets = 29183
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29183, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29183 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  123  Proc 2030 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 1
Checked 76/100 Partitions, Violations = 1
Checked 80/100 Partitions, Violations = 1
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc   17 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2047 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2818859 micron
Total Number of Contacts =             316637
Total Number of Wires =                339580
Total Number of PtConns =              22800
Total Number of Routed Wires =       339580
Total Routed Wire Length =           2814228 micron
Total Number of Routed Contacts =       316637
        Layer          M1 :      88041 micron
        Layer          M2 :     991163 micron
        Layer          M3 :     616162 micron
        Layer          M4 :     534417 micron
        Layer          M5 :     288571 micron
        Layer          M6 :      86609 micron
        Layer          M7 :     127800 micron
        Layer          M8 :      16209 micron
        Layer          M9 :      69887 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1305
        Via        VIA67C :          2
        Via   VIA67C(rot) :       4632
        Via        VIA56C :       6216
        Via        VIA45C :        212
        Via   VIA45C(rot) :      20433
        Via        VIA34C :      35353
        Via   VIA34C(rot) :          2
        Via        VIA23C :          6
        Via   VIA23C(rot) :     139702
        Via        VIA12C :      76345
        Via   VIA12C(rot) :        296
        Via        VIA12B :      29976
        Via   VIA12B(rot) :        896

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 


Verify Summary:

Total number of nets = 29183, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> route_detail -incremental true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 0
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2047 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Dr init] Stage (MB): Used  125  Alloctr  134  Proc    0 
[Dr init] Total (MB): Used  126  Alloctr  136  Proc 2047 
Total number of nets = 29183, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 15

Start DR iteration 15: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 15] Elapsed real time: 0:00:02 
[Iter 15] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[Iter 15] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 15] Total (MB): Used  135  Alloctr  145  Proc 2047 

End DR iteration 15 with 1 parts

Start DR iteration 16: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 16] Elapsed real time: 0:00:02 
[Iter 16] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 16] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 16] Total (MB): Used  135  Alloctr  145  Proc 2047 

End DR iteration 16 with 1 parts

Start DR iteration 17: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 17] Elapsed real time: 0:00:03 
[Iter 17] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 17] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 17] Total (MB): Used  135  Alloctr  145  Proc 2047 

End DR iteration 17 with 1 parts

Start DR iteration 18: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 18] Elapsed real time: 0:00:03 
[Iter 18] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 18] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 18] Total (MB): Used  135  Alloctr  145  Proc 2047 

End DR iteration 18 with 1 parts

Start DR iteration 19: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 19] Elapsed real time: 0:00:03 
[Iter 19] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 19] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 19] Total (MB): Used  135  Alloctr  145  Proc 2047 

End DR iteration 19 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DR] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR] Total (MB): Used  120  Alloctr  130  Proc 2047 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DR: Done] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  130  Proc 2047 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2818860 micron
Total Number of Contacts =             316637
Total Number of Wires =                338995
Total Number of PtConns =              22799
Total Number of Routed Wires =       338995
Total Routed Wire Length =           2814228 micron
Total Number of Routed Contacts =       316637
        Layer          M1 :      88041 micron
        Layer          M2 :     991163 micron
        Layer          M3 :     616162 micron
        Layer          M4 :     534417 micron
        Layer          M5 :     288571 micron
        Layer          M6 :      86609 micron
        Layer          M7 :     127800 micron
        Layer          M8 :      16209 micron
        Layer          M9 :      69887 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1305
        Via        VIA67C :          2
        Via   VIA67C(rot) :       4632
        Via        VIA56C :       6216
        Via        VIA45C :        212
        Via   VIA45C(rot) :      20433
        Via        VIA34C :      35353
        Via   VIA34C(rot) :          2
        Via        VIA23C :          6
        Via   VIA23C(rot) :     139702
        Via        VIA12C :      76345
        Via   VIA12C(rot) :        296
        Via        VIA12B :      29976
        Via   VIA12B(rot) :        896

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 

Total number of nets = 29183
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29183, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29183 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  123  Proc 2059 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2059 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2818859 micron
Total Number of Contacts =             316637
Total Number of Wires =                339561
Total Number of PtConns =              22799
Total Number of Routed Wires =       339561
Total Routed Wire Length =           2814228 micron
Total Number of Routed Contacts =       316637
        Layer          M1 :      88041 micron
        Layer          M2 :     991163 micron
        Layer          M3 :     616162 micron
        Layer          M4 :     534417 micron
        Layer          M5 :     288571 micron
        Layer          M6 :      86609 micron
        Layer          M7 :     127800 micron
        Layer          M8 :      16209 micron
        Layer          M9 :      69887 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1305
        Via        VIA67C :          2
        Via   VIA67C(rot) :       4632
        Via        VIA56C :       6216
        Via        VIA45C :        212
        Via   VIA45C(rot) :      20433
        Via        VIA34C :      35353
        Via   VIA34C(rot) :          2
        Via        VIA23C :          6
        Via   VIA23C(rot) :     139702
        Via        VIA12C :      76345
        Via   VIA12C(rot) :        296
        Via        VIA12B :      29976
        Via   VIA12B(rot) :        896

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 


Verify Summary:

Total number of nets = 29183, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> route_detail -incremental true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 0
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2059 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Dr init] Stage (MB): Used  125  Alloctr  134  Proc    0 
[Dr init] Total (MB): Used  126  Alloctr  136  Proc 2059 
Total number of nets = 29183, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 20

Start DR iteration 20: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 20] Elapsed real time: 0:00:02 
[Iter 20] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 20] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 20] Total (MB): Used  135  Alloctr  144  Proc 2059 

End DR iteration 20 with 1 parts

Start DR iteration 21: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 21] Elapsed real time: 0:00:02 
[Iter 21] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 21] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 21] Total (MB): Used  135  Alloctr  145  Proc 2059 

End DR iteration 21 with 1 parts

Start DR iteration 22: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 22] Elapsed real time: 0:00:02 
[Iter 22] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 22] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 22] Total (MB): Used  135  Alloctr  145  Proc 2059 

End DR iteration 22 with 1 parts

Start DR iteration 23: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 23] Elapsed real time: 0:00:03 
[Iter 23] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 23] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 23] Total (MB): Used  135  Alloctr  145  Proc 2059 

End DR iteration 23 with 1 parts

Start DR iteration 24: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 24] Elapsed real time: 0:00:03 
[Iter 24] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 24] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 24] Total (MB): Used  135  Alloctr  145  Proc 2059 

End DR iteration 24 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[DR] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR] Total (MB): Used  120  Alloctr  129  Proc 2059 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[DR: Done] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  129  Proc 2059 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2818859 micron
Total Number of Contacts =             316637
Total Number of Wires =                338995
Total Number of PtConns =              22799
Total Number of Routed Wires =       338995
Total Routed Wire Length =           2814228 micron
Total Number of Routed Contacts =       316637
        Layer          M1 :      88041 micron
        Layer          M2 :     991163 micron
        Layer          M3 :     616162 micron
        Layer          M4 :     534417 micron
        Layer          M5 :     288571 micron
        Layer          M6 :      86609 micron
        Layer          M7 :     127800 micron
        Layer          M8 :      16209 micron
        Layer          M9 :      69887 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1305
        Via        VIA67C :          2
        Via   VIA67C(rot) :       4632
        Via        VIA56C :       6216
        Via        VIA45C :        212
        Via   VIA45C(rot) :      20433
        Via        VIA34C :      35353
        Via   VIA34C(rot) :          2
        Via        VIA23C :          6
        Via   VIA23C(rot) :     139702
        Via        VIA12C :      76345
        Via   VIA12C(rot) :        296
        Via        VIA12B :      29976
        Via   VIA12B(rot) :        896

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 

Total number of nets = 29183
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29183, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29183 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  123  Proc 2059 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 0
Checked 88/100 Partitions, Violations = 0
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2059 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2818859 micron
Total Number of Contacts =             316637
Total Number of Wires =                339561
Total Number of PtConns =              22799
Total Number of Routed Wires =       339561
Total Routed Wire Length =           2814228 micron
Total Number of Routed Contacts =       316637
        Layer          M1 :      88041 micron
        Layer          M2 :     991163 micron
        Layer          M3 :     616162 micron
        Layer          M4 :     534417 micron
        Layer          M5 :     288571 micron
        Layer          M6 :      86609 micron
        Layer          M7 :     127800 micron
        Layer          M8 :      16209 micron
        Layer          M9 :      69887 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1305
        Via        VIA67C :          2
        Via   VIA67C(rot) :       4632
        Via        VIA56C :       6216
        Via        VIA45C :        212
        Via   VIA45C(rot) :      20433
        Via        VIA34C :      35353
        Via   VIA34C(rot) :          2
        Via        VIA23C :          6
        Via   VIA23C(rot) :     139702
        Via        VIA12C :      76345
        Via   VIA12C(rot) :        296
        Via        VIA12B :      29976
        Via   VIA12B(rot) :        896

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 316637 vias)
 
    Layer VIA1       =  0.00% (0      / 107513  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107513  vias)
    Layer VIA2       =  0.00% (0      / 139708  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (139708  vias)
    Layer VIA3       =  0.00% (0      / 35355   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35355   vias)
    Layer VIA4       =  0.00% (0      / 20645   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20645   vias)
    Layer VIA5       =  0.00% (0      / 6216    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6216    vias)
    Layer VIA6       =  0.00% (0      / 4634    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4634    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 


Verify Summary:

Total number of nets = 29183, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # =============== Optimized Route ================ #
icc2_shell> # ================================================ #
icc2_shell> route_opt
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Corner default: no PVT mismatches. (PVT-032)
Route-opt command begin                   CPU:   249 s (  0.07 hr )  ELAPSE:   111 s (  0.03 hr )  MEM-PEAK:   838 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Information: The stitching and editing of coupling caps is turned OFF for design 'RV32I.dlib:RV32I_route.design'. (TIM-125)
Information: Design RV32I_route has 29183 nets, 0 global routed, 29181 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 6
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 29181 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29181, routed nets = 29181, across physical hierarchy nets = 0, parasitics cached nets = 29181, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt timing update complete          CPU:   261 s (  0.07 hr )  ELAPSE:   113 s (  0.03 hr )  MEM-PEAK:   838 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_clk
8: scan_clk
9: comp_paths

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   2.7202    40.1443     62   0.0181     0.3189     67
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   2.7202    40.1443     62   0.0181     0.3189     67        -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   2.7202    40.1443     62   0.0181     0.3189     67        -        -          -    381061.31      24035
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    2.7202    40.1443     62   0.0181     0.3189     67        -        -          -    381061.31      24035
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 6 threads
Route-opt initialization complete         CPU:   261 s (  0.07 hr )  ELAPSE:   113 s (  0.03 hr )  MEM-PEAK:   838 MB
Use advanced legalizer engine : 0
Route-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)

Route-opt optimization Phase 1 Iter  1         59.49      0.35         -       0.381           -           0.032
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483653.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483651.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483649.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483652.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483650.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483648.design
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483652.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483651.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483649.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483650.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483653.design (time 0s)

Route-opt optimization Phase 2 Iter  1         51.20      0.35         0       0.380           -           0.032

Route-opt optimization Phase 3 Iter  1         51.20      0.35         0       0.380           -           0.032
Route-opt optimization Phase 3 Iter  2          4.24      0.35         0       0.380           -           0.032
Route-opt optimization Phase 3 Iter  3          0.26      0.35         0       0.380           -           0.032
Route-opt optimization Phase 3 Iter  4          0.01      0.35         0       0.380           -           0.032
Route-opt optimization Phase 3 Iter  5          0.01      0.35         0       0.380           -           0.032
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483648.design
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)
Route-opt optimization Phase 3 Iter  6          0.00      0.35         0       0.380           -           0.032
Route-opt optimization Phase 3 Iter  7          0.00      0.35         0       0.380           -           0.032
Route-opt optimization Phase 3 Iter  8          0.00      0.35         0       0.380           -           0.032

Route-opt optimization Phase 4 Iter  1          0.00      0.35         0       0.380           -           0.032

Route-opt optimization Phase 5 Iter  1          0.00      0.35         0       0.379           -           0.032
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483651.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483650.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483648.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483652.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483649.design
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483650.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483651.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483652.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483649.design (time 0s)
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483653.design
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483653.design (time 0s)
Route-opt optimization Phase 5 Iter  2          0.00      0.00         0       0.380           -           0.032

Route-opt optimization complete                 0.00      0.00         0       0.380           -           0.032
Information: Serialized np data
INFO: timer data saved to /tmp/RV32I_route_83269_265936896.timdat

Route-opt route preserve complete         CPU:   271 s (  0.08 hr )  ELAPSE:   117 s (  0.03 hr )  MEM-PEAK:   838 MB
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 26677 total shapes.
Cached 9901 vias out of 387439 total vias.

Legalizing Top Level Design RV32I ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.03583e+06        23894        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  23894
number of references:                80
number of site rows:                353
number of locations attempted:   523925
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       23364 (400511 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.151 um ( 0.05 row height)
rms weighted cell displacement:   0.151 um ( 0.05 row height)
max cell displacement:            6.765 um ( 2.35 row height)
avg cell displacement:            0.010 um ( 0.00 row height)
avg weighted cell displacement:   0.010 um ( 0.00 row height)
number of cells moved:              231
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: DAT_MEM/PLACE_ropt_h_inst_148331 (NBUFFX32)
  Input location: (554.32,563.645)
  Legal location: (554.32,556.88)
  Displacement:   6.765 um ( 2.35 row height)
Cell: DAT_MEM/U3393 (INVX0)
  Input location: (530,548.24)
  Legal location: (531.6,551.12)
  Displacement:   3.295 um ( 1.14 row height)
Cell: DAT_MEM/U852 (INVX0)
  Input location: (557.84,548.24)
  Legal location: (558.8,545.36)
  Displacement:   3.036 um ( 1.05 row height)
Cell: PLACE_ropt_h_inst_148359 (DELLN1X2)
  Input location: (523.62,282.96)
  Legal location: (525.2,280.4)
  Displacement:   3.008 um ( 1.04 row height)
Cell: DAT_MEM/U23921 (INVX0)
  Input location: (528.08,548.24)
  Legal location: (527.76,551.12)
  Displacement:   2.898 um ( 1.01 row height)
Cell: DAT_MEM/U23920 (INVX0)
  Input location: (526.16,548.24)
  Legal location: (525.84,551.12)
  Displacement:   2.898 um ( 1.01 row height)
Cell: JMPADDER/add_9/PLACE_copt_h_inst_81952 (DELLN3X2)
  Input location: (1003.28,588.56)
  Legal location: (1003.28,591.44)
  Displacement:   2.880 um ( 1.00 row height)
Cell: FD_Reg/U253 (AO22X1)
  Input location: (935.12,525.2)
  Legal location: (935.12,522.32)
  Displacement:   2.880 um ( 1.00 row height)
Cell: EM_Reg/PLACE_copt_h_inst_81589 (DELLN3X2)
  Input location: (774.48,585.68)
  Legal location: (774.48,582.8)
  Displacement:   2.880 um ( 1.00 row height)
Cell: RF/U947 (AO22X1)
  Input location: (876.88,433.04)
  Legal location: (876.88,435.92)
  Displacement:   2.880 um ( 1.00 row height)

Legalization succeeded.
Total Legalizer CPU: 3.416
----------------------------------------------------------------

Route-opt legalization complete           CPU:   275 s (  0.08 hr )  ELAPSE:   120 s (  0.03 hr )  MEM-PEAK:   838 MB
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Warning: Shape {4262750 5201325 4264950 5205600} on layer M1 is not on min manufacturing grid. Snap it to {4262750 5201300 4264950 5205600}. The shape belongs to Net: DAT_MEM/ropt_net_108307. (ZRT-543)
Warning: Shape {4264800 5201325 4267000 5205600} on layer M1 is not on min manufacturing grid. Snap it to {4264800 5201300 4267000 5205600}. The shape belongs to Net: DAT_MEM/ropt_net_108307. (ZRT-543)
Warning: Shape {4137950 6353325 4140150 6357600} on layer M1 is not on min manufacturing grid. Snap it to {4137950 6353300 4140150 6357600}. The shape belongs to Net: DAT_MEM/ropt_net_108348. (ZRT-543)
Warning: Shape {4140000 6353325 4142200 6357600} on layer M1 is not on min manufacturing grid. Snap it to {4140000 6353300 4142200 6357600}. The shape belongs to Net: DAT_MEM/ropt_net_108348. (ZRT-543)
Warning: Shape {4262750 5199150 4264950 5205575} on layer M1 is not on min manufacturing grid. Snap it to {4262750 5199150 4264950 5205600}. The shape belongs to Net: DAT_MEM/n12630. (ZRT-543)
Warning: Shape {4137950 6351150 4140150 6357575} on layer M1 is not on min manufacturing grid. Snap it to {4137950 6351150 4140150 6357600}. The shape belongs to Net: DAT_MEM/n14171. (ZRT-543)
Warning: Shape {4264800 5199150 4267000 5205575} on layer M1 is not on min manufacturing grid. Snap it to {4264800 5199150 4267000 5205600}. The shape belongs to Net: DAT_MEM/n12630. (ZRT-543)
Warning: Shape {4140000 6351150 4142200 6357575} on layer M1 is not on min manufacturing grid. Snap it to {4140000 6351150 4142200 6357600}. The shape belongs to Net: DAT_MEM/n14171. (ZRT-543)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used  113  Alloctr  121  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  114  Alloctr  123  Proc 2099 
[ECO: Analysis] Elapsed real time: 0:00:01 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Analysis] Stage (MB): Used  113  Alloctr  121  Proc    0 
[ECO: Analysis] Total (MB): Used  114  Alloctr  123  Proc 2099 
Num of eco nets = 29042
Num of open eco nets = 894
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used  117  Alloctr  126  Proc    0 
[ECO: Init] Total (MB): Used  118  Alloctr  127  Proc 2099 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  123  Alloctr  132  Proc 2099 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1118.88,1116.64)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  126  Alloctr  134  Proc 2099 
Net statistics:
Total number of nets     = 29042
Number of nets to route  = 894
Number of nets with min-layer-mode soft = 501
Number of nets with min-layer-mode soft-cost-medium = 501
Number of nets with max-layer-mode hard = 501
818 nets are partially connected,
 of which 818 are detail routed and 140 are global routed.
28148 nets are fully connected,
 of which 28068 are detail routed and 0 are global routed.
334 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  135  Alloctr  144  Proc 2099 
Average gCell capacity  1.52     on layer (1)    M1
Average gCell capacity  8.52     on layer (2)    M2
Average gCell capacity  4.21     on layer (3)    M3
Average gCell capacity  4.12     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  1.62     on layer (6)    M6
Average gCell capacity  0.77     on layer (7)    M7
Average gCell capacity  0.41     on layer (8)    M8
Average gCell capacity  0.32     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.75  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1351404
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Congestion map] Total (MB): Used  152  Alloctr  160  Proc 2099 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  162  Proc 2099 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  154  Alloctr  162  Proc 2099 
Information: Using 6 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  162  Proc 2099 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4640 Max = 7 GRCs =  8943 (2.98%)
Initial. H routing: Overflow =   824 Max = 6 (GRCs =   4) GRCs =   951 (0.63%)
Initial. V routing: Overflow =  3815 Max = 7 (GRCs =   1) GRCs =  7992 (5.32%)
Initial. M1         Overflow =   251 Max = 7 (GRCs =   1) GRCs =   257 (0.17%)
Initial. M2         Overflow =   282 Max = 6 (GRCs =   4) GRCs =   233 (0.16%)
Initial. M3         Overflow =  2765 Max = 5 (GRCs =   2) GRCs =  6393 (4.26%)
Initial. M4         Overflow =   525 Max = 5 (GRCs =   1) GRCs =   679 (0.45%)
Initial. M5         Overflow =   754 Max = 2 (GRCs =  16) GRCs =  1228 (0.82%)
Initial. M6         Overflow =    16 Max = 1 (GRCs =  32) GRCs =    32 (0.02%)
Initial. M7         Overflow =    43 Max = 1 (GRCs = 109) GRCs =   109 (0.07%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
Initial. M9         Overflow =     0 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)

Initial. Total Wire Length = 15804.94
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 2310.68
Initial. Layer M3 wire length = 2254.24
Initial. Layer M4 wire length = 5258.25
Initial. Layer M5 wire length = 3851.28
Initial. Layer M6 wire length = 887.86
Initial. Layer M7 wire length = 735.74
Initial. Layer M8 wire length = 43.20
Initial. Layer M9 wire length = 463.68
Initial. Total Number of Contacts = 2253
Initial. Via VIA12C count = 1033
Initial. Via VIA23C count = 551
Initial. Via VIA34C count = 344
Initial. Via VIA45C count = 203
Initial. Via VIA56C count = 74
Initial. Via VIA67C count = 38
Initial. Via VIA78C count = 4
Initial. Via VIA89C count = 6
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  154  Alloctr  162  Proc 2099 
phase1. Routing result:
phase1. Both Dirs: Overflow =  4349 Max = 7 GRCs =  8746 (2.91%)
phase1. H routing: Overflow =   714 Max = 6 (GRCs =   4) GRCs =   868 (0.58%)
phase1. V routing: Overflow =  3634 Max = 7 (GRCs =   1) GRCs =  7878 (5.25%)
phase1. M1         Overflow =   251 Max = 7 (GRCs =   1) GRCs =   257 (0.17%)
phase1. M2         Overflow =   281 Max = 6 (GRCs =   4) GRCs =   231 (0.15%)
phase1. M3         Overflow =  2633 Max = 5 (GRCs =   1) GRCs =  6331 (4.22%)
phase1. M4         Overflow =   418 Max = 4 (GRCs =   2) GRCs =   600 (0.40%)
phase1. M5         Overflow =   709 Max = 2 (GRCs =  17) GRCs =  1180 (0.79%)
phase1. M6         Overflow =    14 Max = 1 (GRCs =  30) GRCs =    30 (0.02%)
phase1. M7         Overflow =    39 Max = 1 (GRCs = 105) GRCs =   105 (0.07%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
phase1. M9         Overflow =     0 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)

phase1. Total Wire Length = 16163.43
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 2446.17
phase1. Layer M3 wire length = 2404.03
phase1. Layer M4 wire length = 5206.60
phase1. Layer M5 wire length = 3850.93
phase1. Layer M6 wire length = 1084.31
phase1. Layer M7 wire length = 664.50
phase1. Layer M8 wire length = 43.20
phase1. Layer M9 wire length = 463.68
phase1. Total Number of Contacts = 2436
phase1. Via VIA12C count = 1033
phase1. Via VIA23C count = 566
phase1. Via VIA34C count = 387
phase1. Via VIA45C count = 289
phase1. Via VIA56C count = 112
phase1. Via VIA67C count = 39
phase1. Via VIA78C count = 4
phase1. Via VIA89C count = 6
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  154  Alloctr  162  Proc 2099 
phase2. Routing result:
phase2. Both Dirs: Overflow =  4041 Max = 7 GRCs =  8502 (2.83%)
phase2. H routing: Overflow =   649 Max = 6 (GRCs =  4) GRCs =   820 (0.55%)
phase2. V routing: Overflow =  3391 Max = 7 (GRCs =  1) GRCs =  7682 (5.12%)
phase2. M1         Overflow =   251 Max = 7 (GRCs =  1) GRCs =   257 (0.17%)
phase2. M2         Overflow =   292 Max = 6 (GRCs =  4) GRCs =   238 (0.16%)
phase2. M3         Overflow =  2487 Max = 4 (GRCs =  1) GRCs =  6227 (4.15%)
phase2. M4         Overflow =   342 Max = 3 (GRCs =  2) GRCs =   543 (0.36%)
phase2. M5         Overflow =   629 Max = 2 (GRCs = 12) GRCs =  1105 (0.74%)
phase2. M6         Overflow =    14 Max = 1 (GRCs = 32) GRCs =    32 (0.02%)
phase2. M7         Overflow =    22 Max = 1 (GRCs = 88) GRCs =    88 (0.06%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase2. Total Wire Length = 18146.94
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 3007.84
phase2. Layer M3 wire length = 2092.68
phase2. Layer M4 wire length = 5127.57
phase2. Layer M5 wire length = 4447.59
phase2. Layer M6 wire length = 2549.80
phase2. Layer M7 wire length = 414.57
phase2. Layer M8 wire length = 43.20
phase2. Layer M9 wire length = 463.68
phase2. Total Number of Contacts = 2705
phase2. Via VIA12C count = 1033
phase2. Via VIA23C count = 571
phase2. Via VIA34C count = 418
phase2. Via VIA45C count = 368
phase2. Via VIA56C count = 260
phase2. Via VIA67C count = 45
phase2. Via VIA78C count = 4
phase2. Via VIA89C count = 6
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  154  Alloctr  162  Proc 2099 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3831 Max = 7 GRCs =  8301 (2.76%)
phase3. H routing: Overflow =   633 Max = 6 (GRCs =  4) GRCs =   801 (0.53%)
phase3. V routing: Overflow =  3197 Max = 7 (GRCs =  1) GRCs =  7500 (4.99%)
phase3. M1         Overflow =   251 Max = 7 (GRCs =  1) GRCs =   257 (0.17%)
phase3. M2         Overflow =   294 Max = 6 (GRCs =  4) GRCs =   240 (0.16%)
phase3. M3         Overflow =  2445 Max = 3 (GRCs = 20) GRCs =  6194 (4.13%)
phase3. M4         Overflow =   323 Max = 3 (GRCs =  2) GRCs =   523 (0.35%)
phase3. M5         Overflow =   478 Max = 2 (GRCs =  8) GRCs =   957 (0.64%)
phase3. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase3. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase3. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase3. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase3. Total Wire Length = 18654.61
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 3028.69
phase3. Layer M3 wire length = 1978.45
phase3. Layer M4 wire length = 4622.83
phase3. Layer M5 wire length = 4343.00
phase3. Layer M6 wire length = 3509.64
phase3. Layer M7 wire length = 665.13
phase3. Layer M8 wire length = 43.20
phase3. Layer M9 wire length = 463.68
phase3. Total Number of Contacts = 2828
phase3. Via VIA12C count = 1033
phase3. Via VIA23C count = 577
phase3. Via VIA34C count = 396
phase3. Via VIA45C count = 382
phase3. Via VIA56C count = 365
phase3. Via VIA67C count = 65
phase3. Via VIA78C count = 4
phase3. Via VIA89C count = 6
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  154  Alloctr  162  Proc 2099 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 37.11 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 30.90 %
Peak    horizontal track utilization = 133.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -16  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  138  Alloctr  147  Proc 2099 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[GR: Done] Stage (MB): Used   15  Alloctr   15  Proc    0 
[GR: Done] Total (MB): Used  138  Alloctr  147  Proc 2099 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  123  Alloctr  132  Proc 2099 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: GR] Stage (MB): Used  122  Alloctr  130  Proc    0 
[ECO: GR] Total (MB): Used  123  Alloctr  132  Proc 2099 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 6 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  122  Alloctr  131  Proc 2099 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Number of wires with overlap after iteration 0 = 3113 of 6152


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    3  Proc   90 
[Track Assign: Iteration 0] Total (MB): Used  123  Alloctr  132  Proc 2190 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    3  Proc  112 
[Track Assign: Iteration 1] Total (MB): Used  123  Alloctr  132  Proc 2212 

Number of wires with overlap after iteration 1 = 1838 of 4845


Wire length and via report:
---------------------------
Number of M1 wires: 803                  POLYCON: 0
Number of M2 wires: 1976                 VIA12C: 1535
Number of M3 wires: 945                  VIA23C: 1230
Number of M4 wires: 447                  VIA34C: 496
Number of M5 wires: 390                  VIA45C: 392
Number of M6 wires: 240                  VIA56C: 341
Number of M7 wires: 36           VIA67C: 61
Number of M8 wires: 4            VIA78C: 4
Number of M9 wires: 4            VIA89C: 4
Total number of wires: 4845              vias: 4063

Total M1 wire length: 201.1
Total M2 wire length: 2898.6
Total M3 wire length: 2295.7
Total M4 wire length: 5030.7
Total M5 wire length: 4357.6
Total M6 wire length: 3485.9
Total M7 wire length: 671.5
Total M8 wire length: 38.4
Total M9 wire length: 465.9
Total wire length: 19445.5

Longest M1 wire length: 1.8
Longest M2 wire length: 69.8
Longest M3 wire length: 155.5
Longest M4 wire length: 126.4
Longest M5 wire length: 172.2
Longest M6 wire length: 131.8
Longest M7 wire length: 97.3
Longest M8 wire length: 23.0
Longest M9 wire length: 234.2

Warning: Shape {10125975 5926800 10127600 5928400} on layer M2 is not on min manufacturing grid. Snap it to {10125950 5926800 10127600 5928400}. The shape belongs to Net: JMPADDER/add_9/copt_net_64447. (ZRT-543)
Warning: Shape {10112000 5926800 10127575 5928400} on layer M2 is not on min manufacturing grid. Snap it to {10112000 5926800 10127600 5928400}. The shape belongs to Net: JMPADDER/add_9/copt_net_64447. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc  112 
[Track Assign: Done] Total (MB): Used  118  Alloctr  128  Proc 2212 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:18
[ECO: CDR] Stage (MB): Used  117  Alloctr  126  Proc  112 
[ECO: CDR] Total (MB): Used  118  Alloctr  128  Proc 2212 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  57
Checked 8/100 Partitions, Violations =  73
Checked 12/100 Partitions, Violations = 199
Checked 16/100 Partitions, Violations = 267
Checked 20/100 Partitions, Violations = 499
Checked 24/100 Partitions, Violations = 592
Checked 28/100 Partitions, Violations = 708
Checked 32/100 Partitions, Violations = 972
Checked 36/100 Partitions, Violations = 1041
Checked 40/100 Partitions, Violations = 1186
Checked 44/100 Partitions, Violations = 1524
Checked 48/100 Partitions, Violations = 1789
Checked 52/100 Partitions, Violations = 2029
Checked 56/100 Partitions, Violations = 2152
Checked 60/100 Partitions, Violations = 2627
Checked 64/100 Partitions, Violations = 2989
Checked 68/100 Partitions, Violations = 3479
Checked 72/100 Partitions, Violations = 3562
Checked 76/100 Partitions, Violations = 3775
Checked 80/100 Partitions, Violations = 3952
Checked 84/100 Partitions, Violations = 4141
Checked 88/100 Partitions, Violations = 4148
Checked 92/100 Partitions, Violations = 4217
Checked 96/100 Partitions, Violations = 4311
Checked 100/100 Partitions, Violations =        4376

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4376

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2212 

Total Wire Length =                    2823450 micron
Total Number of Contacts =             318489
Total Number of Wires =                341035
Total Number of PtConns =              22731
Total Number of Routed Wires =       341035
Total Routed Wire Length =           2818840 micron
Total Number of Routed Contacts =       318489
        Layer          M1 :      88096 micron
        Layer          M2 :     992666 micron
        Layer          M3 :     613013 micron
        Layer          M4 :     533615 micron
        Layer          M5 :     291663 micron
        Layer          M6 :      89737 micron
        Layer          M7 :     128363 micron
        Layer          M8 :      16235 micron
        Layer          M9 :      70063 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1305
        Via        VIA67C :         46
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6543
        Via        VIA45C :        521
        Via   VIA45C(rot) :      20465
        Via        VIA34C :      35514
        Via   VIA34C(rot) :          2
        Via        VIA23C :          6
        Via   VIA23C(rot) :     140355
        Via        VIA12C :      76727
        Via   VIA12C(rot) :        256
        Via        VIA12B :      29955
        Via   VIA12B(rot) :        890

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 318489 vias)
 
    Layer VIA1       =  0.00% (0      / 107828  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107828  vias)
    Layer VIA2       =  0.00% (0      / 140361  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140361  vias)
    Layer VIA3       =  0.00% (0      / 35516   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35516   vias)
    Layer VIA4       =  0.00% (0      / 20986   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20986   vias)
    Layer VIA5       =  0.00% (0      / 6543    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6543    vias)
    Layer VIA6       =  0.00% (0      / 4689    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4689    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 318489 vias)
 
    Layer VIA1       =  0.00% (0      / 107828  vias)
    Layer VIA2       =  0.00% (0      / 140361  vias)
    Layer VIA3       =  0.00% (0      / 35516   vias)
    Layer VIA4       =  0.00% (0      / 20986   vias)
    Layer VIA5       =  0.00% (0      / 6543    vias)
    Layer VIA6       =  0.00% (0      / 4689    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 318489 vias)
 
    Layer VIA1       =  0.00% (0      / 107828  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107828  vias)
    Layer VIA2       =  0.00% (0      / 140361  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140361  vias)
    Layer VIA3       =  0.00% (0      / 35516   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35516   vias)
    Layer VIA4       =  0.00% (0      / 20986   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20986   vias)
    Layer VIA5       =  0.00% (0      / 6543    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6543    vias)
    Layer VIA6       =  0.00% (0      / 4689    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4689    vias)
    Layer VIA7       =  0.00% (0      / 1305    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1305    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
Total number of nets = 29042, of which 0 are not extracted
Total number of open nets = 2, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/493 Partitions, Violations =  4178
Routed  2/493 Partitions, Violations =  4178
Routed  4/493 Partitions, Violations =  4089
Routed  6/493 Partitions, Violations =  4044
Routed  8/493 Partitions, Violations =  4044
Routed  10/493 Partitions, Violations = 4044
Routed  12/493 Partitions, Violations = 3763
Routed  14/493 Partitions, Violations = 3740
Routed  16/493 Partitions, Violations = 3743
Routed  18/493 Partitions, Violations = 3654
Routed  20/493 Partitions, Violations = 3598
Routed  22/493 Partitions, Violations = 3506
Routed  24/493 Partitions, Violations = 3506
Routed  26/493 Partitions, Violations = 3464
Routed  28/493 Partitions, Violations = 3372
Routed  30/493 Partitions, Violations = 3339
Routed  32/493 Partitions, Violations = 3266
Routed  34/493 Partitions, Violations = 3258
Routed  36/493 Partitions, Violations = 3184
Routed  38/493 Partitions, Violations = 3129
Routed  40/493 Partitions, Violations = 3083
Routed  42/493 Partitions, Violations = 3030
Routed  44/493 Partitions, Violations = 2977
Routed  46/493 Partitions, Violations = 2978
Routed  48/493 Partitions, Violations = 2959
Routed  50/493 Partitions, Violations = 2838
Routed  52/493 Partitions, Violations = 2838
Routed  54/493 Partitions, Violations = 2741
Routed  56/493 Partitions, Violations = 2697
Routed  58/493 Partitions, Violations = 2682
Routed  60/493 Partitions, Violations = 2655
Routed  62/493 Partitions, Violations = 2655
Routed  64/493 Partitions, Violations = 2649
Routed  66/493 Partitions, Violations = 2579
Routed  68/493 Partitions, Violations = 2579
Routed  70/493 Partitions, Violations = 2579
Routed  72/493 Partitions, Violations = 2514
Routed  74/493 Partitions, Violations = 2492
Routed  76/493 Partitions, Violations = 2476
Routed  78/493 Partitions, Violations = 2447
Routed  80/493 Partitions, Violations = 2365
Routed  82/493 Partitions, Violations = 2359
Routed  84/493 Partitions, Violations = 2359
Routed  86/493 Partitions, Violations = 2322
Routed  88/493 Partitions, Violations = 2281
Routed  90/493 Partitions, Violations = 2255
Routed  92/493 Partitions, Violations = 2255
Routed  94/493 Partitions, Violations = 2240
Routed  96/493 Partitions, Violations = 2205
Routed  98/493 Partitions, Violations = 2167
Routed  100/493 Partitions, Violations =        2145
Routed  102/493 Partitions, Violations =        2141
Routed  104/493 Partitions, Violations =        2128
Routed  106/493 Partitions, Violations =        2076
Routed  108/493 Partitions, Violations =        2076
Routed  110/493 Partitions, Violations =        2068
Routed  112/493 Partitions, Violations =        2012
Routed  114/493 Partitions, Violations =        1987
Routed  116/493 Partitions, Violations =        1987
Routed  118/493 Partitions, Violations =        1954
Routed  120/493 Partitions, Violations =        1954
Routed  122/493 Partitions, Violations =        1922
Routed  124/493 Partitions, Violations =        1922
Routed  126/493 Partitions, Violations =        1892
Routed  128/493 Partitions, Violations =        1892
Routed  130/493 Partitions, Violations =        1886
Routed  132/493 Partitions, Violations =        1827
Routed  134/493 Partitions, Violations =        1811
Routed  136/493 Partitions, Violations =        1793
Routed  138/493 Partitions, Violations =        1768
Routed  140/493 Partitions, Violations =        1751
Routed  142/493 Partitions, Violations =        1752
Routed  144/493 Partitions, Violations =        1753
Routed  146/493 Partitions, Violations =        1691
Routed  148/493 Partitions, Violations =        1677
Routed  150/493 Partitions, Violations =        1677
Routed  152/493 Partitions, Violations =        1663
Routed  154/493 Partitions, Violations =        1663
Routed  156/493 Partitions, Violations =        1612
Routed  158/493 Partitions, Violations =        1606
Routed  160/493 Partitions, Violations =        1597
Routed  162/493 Partitions, Violations =        1571
Routed  164/493 Partitions, Violations =        1540
Routed  166/493 Partitions, Violations =        1530
Routed  168/493 Partitions, Violations =        1521
Routed  170/493 Partitions, Violations =        1505
Routed  172/493 Partitions, Violations =        1495
Routed  174/493 Partitions, Violations =        1493
Routed  176/493 Partitions, Violations =        1490
Routed  178/493 Partitions, Violations =        1452
Routed  180/493 Partitions, Violations =        1450
Routed  182/493 Partitions, Violations =        1439
Routed  184/493 Partitions, Violations =        1443
Routed  186/493 Partitions, Violations =        1438
Routed  188/493 Partitions, Violations =        1436
Routed  190/493 Partitions, Violations =        1427
Routed  192/493 Partitions, Violations =        1399
Routed  194/493 Partitions, Violations =        1397
Routed  196/493 Partitions, Violations =        1374
Routed  198/493 Partitions, Violations =        1332
Routed  200/493 Partitions, Violations =        1311
Routed  202/493 Partitions, Violations =        1304
Routed  204/493 Partitions, Violations =        1282
Routed  206/493 Partitions, Violations =        1250
Routed  208/493 Partitions, Violations =        1231
Routed  210/493 Partitions, Violations =        1224
Routed  212/493 Partitions, Violations =        1208
Routed  214/493 Partitions, Violations =        1206
Routed  216/493 Partitions, Violations =        1206
Routed  218/493 Partitions, Violations =        1192
Routed  220/493 Partitions, Violations =        1146
Routed  222/493 Partitions, Violations =        1146
Routed  224/493 Partitions, Violations =        1119
Routed  226/493 Partitions, Violations =        1119
Routed  228/493 Partitions, Violations =        1108
Routed  230/493 Partitions, Violations =        1088
Routed  232/493 Partitions, Violations =        1088
Routed  234/493 Partitions, Violations =        1068
Routed  236/493 Partitions, Violations =        1051
Routed  238/493 Partitions, Violations =        1022
Routed  240/493 Partitions, Violations =        1022
Routed  242/493 Partitions, Violations =        1018
Routed  244/493 Partitions, Violations =        1018
Routed  246/493 Partitions, Violations =        996
Routed  248/493 Partitions, Violations =        976
Routed  250/493 Partitions, Violations =        962
Routed  252/493 Partitions, Violations =        962
Routed  254/493 Partitions, Violations =        957
Routed  256/493 Partitions, Violations =        956
Routed  258/493 Partitions, Violations =        948
Routed  260/493 Partitions, Violations =        934
Routed  262/493 Partitions, Violations =        938
Routed  264/493 Partitions, Violations =        927
Routed  266/493 Partitions, Violations =        925
Routed  268/493 Partitions, Violations =        923
Routed  270/493 Partitions, Violations =        910
Routed  272/493 Partitions, Violations =        898
Routed  274/493 Partitions, Violations =        881
Routed  276/493 Partitions, Violations =        875
Routed  278/493 Partitions, Violations =        863
Routed  280/493 Partitions, Violations =        858
Routed  282/493 Partitions, Violations =        833
Routed  284/493 Partitions, Violations =        833
Routed  286/493 Partitions, Violations =        824
Routed  288/493 Partitions, Violations =        810
Routed  290/493 Partitions, Violations =        774
Routed  292/493 Partitions, Violations =        760
Routed  294/493 Partitions, Violations =        753
Routed  296/493 Partitions, Violations =        744
Routed  298/493 Partitions, Violations =        704
Routed  300/493 Partitions, Violations =        697
Routed  302/493 Partitions, Violations =        684
Routed  304/493 Partitions, Violations =        674
Routed  306/493 Partitions, Violations =        654
Routed  308/493 Partitions, Violations =        647
Routed  310/493 Partitions, Violations =        618
Routed  312/493 Partitions, Violations =        598
Routed  314/493 Partitions, Violations =        598
Routed  316/493 Partitions, Violations =        587
Routed  318/493 Partitions, Violations =        562
Routed  320/493 Partitions, Violations =        557
Routed  322/493 Partitions, Violations =        532
Routed  324/493 Partitions, Violations =        532
Routed  326/493 Partitions, Violations =        532
Routed  328/493 Partitions, Violations =        510
Routed  330/493 Partitions, Violations =        510
Routed  332/493 Partitions, Violations =        490
Routed  334/493 Partitions, Violations =        490
Routed  336/493 Partitions, Violations =        466
Routed  338/493 Partitions, Violations =        460
Routed  340/493 Partitions, Violations =        447
Routed  342/493 Partitions, Violations =        447
Routed  344/493 Partitions, Violations =        439
Routed  346/493 Partitions, Violations =        423
Routed  348/493 Partitions, Violations =        409
Routed  350/493 Partitions, Violations =        401
Routed  352/493 Partitions, Violations =        401
Routed  354/493 Partitions, Violations =        378
Routed  356/493 Partitions, Violations =        375
Routed  358/493 Partitions, Violations =        375
Routed  360/493 Partitions, Violations =        357
Routed  362/493 Partitions, Violations =        349
Routed  364/493 Partitions, Violations =        337
Routed  366/493 Partitions, Violations =        334
Routed  368/493 Partitions, Violations =        327
Routed  370/493 Partitions, Violations =        319
Routed  372/493 Partitions, Violations =        310
Routed  374/493 Partitions, Violations =        306
Routed  376/493 Partitions, Violations =        298
Routed  378/493 Partitions, Violations =        286
Routed  380/493 Partitions, Violations =        287
Routed  382/493 Partitions, Violations =        281
Routed  384/493 Partitions, Violations =        276
Routed  386/493 Partitions, Violations =        273
Routed  388/493 Partitions, Violations =        260
Routed  390/493 Partitions, Violations =        260
Routed  392/493 Partitions, Violations =        250
Routed  394/493 Partitions, Violations =        238
Routed  396/493 Partitions, Violations =        224
Routed  398/493 Partitions, Violations =        220
Routed  400/493 Partitions, Violations =        220
Routed  402/493 Partitions, Violations =        214
Routed  404/493 Partitions, Violations =        204
Routed  406/493 Partitions, Violations =        194
Routed  408/493 Partitions, Violations =        189
Routed  410/493 Partitions, Violations =        190
Routed  412/493 Partitions, Violations =        169
Routed  414/493 Partitions, Violations =        169
Routed  416/493 Partitions, Violations =        165
Routed  418/493 Partitions, Violations =        161
Routed  420/493 Partitions, Violations =        153
Routed  422/493 Partitions, Violations =        151
Routed  424/493 Partitions, Violations =        148
Routed  426/493 Partitions, Violations =        146
Routed  428/493 Partitions, Violations =        143
Routed  430/493 Partitions, Violations =        142
Routed  432/493 Partitions, Violations =        132
Routed  434/493 Partitions, Violations =        123
Routed  436/493 Partitions, Violations =        117
Routed  438/493 Partitions, Violations =        113
Routed  440/493 Partitions, Violations =        109
Routed  442/493 Partitions, Violations =        108
Routed  444/493 Partitions, Violations =        107
Routed  446/493 Partitions, Violations =        98
Routed  448/493 Partitions, Violations =        98
Routed  450/493 Partitions, Violations =        95
Routed  452/493 Partitions, Violations =        89
Routed  454/493 Partitions, Violations =        89
Routed  456/493 Partitions, Violations =        87
Routed  458/493 Partitions, Violations =        85
Routed  460/493 Partitions, Violations =        83
Routed  462/493 Partitions, Violations =        82
Routed  464/493 Partitions, Violations =        81
Routed  466/493 Partitions, Violations =        80
Routed  468/493 Partitions, Violations =        76
Routed  470/493 Partitions, Violations =        71
Routed  472/493 Partitions, Violations =        70
Routed  474/493 Partitions, Violations =        68
Routed  476/493 Partitions, Violations =        68
Routed  478/493 Partitions, Violations =        63
Routed  480/493 Partitions, Violations =        61
Routed  482/493 Partitions, Violations =        60
Routed  484/493 Partitions, Violations =        56
Routed  486/493 Partitions, Violations =        56
Routed  488/493 Partitions, Violations =        55
Routed  490/493 Partitions, Violations =        53
Routed  492/493 Partitions, Violations =        52

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      51
        Diff net spacing : 10
        Diff net var rule spacing : 8
        Less than minimum area : 10
        Less than NDR width : 4
        Same net spacing : 3
        Short : 6
        Internal-only types : 10

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 0] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  135  Alloctr  145  Proc 2212 

End DR iteration 0 with 493 parts

Start DR iteration 1: non-uniform partition
Routed  1/30 Partitions, Violations =   31
Routed  2/30 Partitions, Violations =   31
Routed  3/30 Partitions, Violations =   25
Routed  4/30 Partitions, Violations =   25
Routed  5/30 Partitions, Violations =   23
Routed  6/30 Partitions, Violations =   22
Routed  7/30 Partitions, Violations =   22
Routed  8/30 Partitions, Violations =   21
Routed  9/30 Partitions, Violations =   22
Routed  10/30 Partitions, Violations =  21
Routed  11/30 Partitions, Violations =  20
Routed  12/30 Partitions, Violations =  19
Routed  13/30 Partitions, Violations =  18
Routed  14/30 Partitions, Violations =  17
Routed  15/30 Partitions, Violations =  16
Routed  16/30 Partitions, Violations =  14
Routed  17/30 Partitions, Violations =  14
Routed  18/30 Partitions, Violations =  16
Routed  19/30 Partitions, Violations =  16
Routed  20/30 Partitions, Violations =  11
Routed  21/30 Partitions, Violations =  11
Routed  22/30 Partitions, Violations =  13
Routed  23/30 Partitions, Violations =  14
Routed  24/30 Partitions, Violations =  13
Routed  25/30 Partitions, Violations =  12
Routed  26/30 Partitions, Violations =  11
Routed  27/30 Partitions, Violations =  13
Routed  28/30 Partitions, Violations =  11
Routed  29/30 Partitions, Violations =  9
Routed  30/30 Partitions, Violations =  8

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8
        Diff net spacing : 1
        Diff net var rule spacing : 1
        Short : 6

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 1] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used  135  Alloctr  145  Proc 2212 

End DR iteration 1 with 30 parts

Start DR iteration 2: non-uniform partition
Routed  1/5 Partitions, Violations =    3
Routed  2/5 Partitions, Violations =    4
Routed  3/5 Partitions, Violations =    5
Routed  4/5 Partitions, Violations =    7
Routed  5/5 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Diff net var rule spacing : 1
        Short : 2
        Internal-only types : 1

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 2] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 2] Total (MB): Used  135  Alloctr  145  Proc 2212 

End DR iteration 2 with 5 parts

Start DR iteration 3: non-uniform partition
Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 3] Elapsed real time: 0:00:03 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 3] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 3] Total (MB): Used  135  Alloctr  145  Proc 2212 

End DR iteration 3 with 4 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 4] Elapsed real time: 0:00:03 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[Iter 4] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 4] Total (MB): Used  135  Alloctr  145  Proc 2212 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

Nets that have been changed:
Net 1 = fun_rst
Net 2 = pc_out[26]
Net 3 = aps_rename_12_
Net 4 = aps_rename_13_
Net 5 = aps_rename_14_
Net 6 = pc_out[22]
Net 7 = pc_out[21]
Net 8 = aps_rename_15_
Net 9 = pc_out[19]
Net 10 = pc_out[17]
Net 11 = pc_out[15]
Net 12 = aps_rename_25_
Net 13 = aps_rename_28_
Net 14 = aps_rename_29_
Net 15 = aps_rename_30_
Net 16 = aps_rename_34_
Net 17 = aps_rename_37_
Net 18 = aps_rename_39_
Net 19 = aps_rename_42_
Net 20 = alu_out[6]
Net 21 = DAT_MEM/ropt_net_108255
Net 22 = pc_out[14]
Net 23 = n932
Net 24 = aps_rename_19_
Net 25 = pc_out[6]
Net 26 = DAT_MEM/ropt_net_108256
Net 27 = RegWriteW
Net 28 = ALUSrcE
Net 29 = MemWriteM
Net 30 = n936
Net 31 = DAT_MEM/copt_net_108082
Net 32 = n349
Net 33 = DAT_MEM/PLACE_HFSNET_4592
Net 34 = DAT_MEM/ropt_net_108257
Net 35 = DAT_MEM/ropt_net_108258
Net 36 = PLACE_HFSNET_4547
Net 37 = DAT_MEM/ropt_net_108259
Net 38 = PLACE_HFSNET_4548
Net 39 = PLACE_HFSNET_4556
Net 40 = PLACE_HFSNET_4558
Net 41 = PLACE_HFSNET_4555
Net 42 = DAT_MEM/ropt_net_108260
Net 43 = PLACE_HFSNET_4563
Net 44 = PLACE_HFSNET_4564
Net 45 = PLACE_HFSNET_4571
Net 46 = PLACE_HFSNET_4572
Net 47 = PLACE_HFSNET_4573
Net 48 = PLACE_HFSNET_4566
Net 49 = optlc_net_108038
Net 50 = DAT_MEM/PLACE_HFSNET_4625
Net 51 = DAT_MEM/PLACE_HFSNET_4628
Net 52 = n644
Net 53 = n661
Net 54 = n662
Net 55 = n685
Net 56 = DAT_MEM/ropt_net_108261
Net 57 = n717
Net 58 = DAT_MEM/copt_net_86135
Net 59 = RF/copt_net_108087
Net 60 = MW_Reg/copt_net_108093
Net 61 = MW_Reg/copt_net_108097
Net 62 = MW_Reg/copt_net_108099
Net 63 = MW_Reg/copt_net_86165
Net 64 = PLACE_HFSNET_4335
Net 65 = DAT_MEM/PLACE_HFSNET_4821
Net 66 = DAT_MEM/PLACE_HFSNET_4834
Net 67 = n957
Net 68 = InstD[22]
Net 69 = InstD[16]
Net 70 = RdM[3]
Net 71 = ResultSrcE[0]
Net 72 = MW_Reg/copt_net_86167
Net 73 = DAT_MEM/copt_net_62633
Net 74 = PCD[26]
Net 75 = PCD[16]
Net 76 = PCD[14]
Net 77 = PCD[8]
Net 78 = PCD[6]
Net 79 = PCPlus4F[24]
Net 80 = PCPlus4F[12]
Net 81 = PCPlus4D[28]
Net 82 = PCPlus4D[15]
Net 83 = PCPlus4D[7]
Net 84 = ResultW[28]
Net 85 = ResultW[27]
Net 86 = ResultW[25]
Net 87 = ResultW[14]
Net 88 = ResultW[13]
Net 89 = ResultW[11]
Net 90 = ResultW[5]
Net 91 = ResultW[2]
Net 92 = RD1D[29]
Net 93 = RD1D[24]
Net 94 = RD1D[22]
Net 95 = RD1D[21]
Net 96 = RD1D[20]
Net 97 = RD1D[18]
Net 98 = RD1D[17]
Net 99 = RD1D[16]
Net 100 = RD1D[15]
.... and 1182 other nets
Total number of changed nets = 1282 (out of 29042)

[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[DR: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  130  Proc 2212 
[ECO: DR] Elapsed real time: 0:00:08 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:34 total=0:00:35
[ECO: DR] Stage (MB): Used  119  Alloctr  128  Proc  112 
[ECO: DR] Total (MB): Used  120  Alloctr  130  Proc 2212 

ECO Route finished with 2 open nets, of which 0 are frozen

ECO Route finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822828 micron
Total Number of Contacts =             317658
Total Number of Wires =                340794
Total Number of PtConns =              22855
Total Number of Routed Wires =       340794
Total Routed Wire Length =           2818187 micron
Total Number of Routed Contacts =       317658
        Layer          M1 :      88066 micron
        Layer          M2 :     992316 micron
        Layer          M3 :     612942 micron
        Layer          M4 :     533771 micron
        Layer          M5 :     291539 micron
        Layer          M6 :      89511 micron
        Layer          M7 :     128371 micron
        Layer          M8 :      16240 micron
        Layer          M9 :      70072 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1307
        Via        VIA67C :         42
        Via   VIA67C(rot) :       4635
        Via        VIA56C :       6526
        Via        VIA45C :        531
        Via   VIA45C(rot) :      20450
        Via        VIA34C :      35510
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140043
        Via        VIA12C :      76368
        Via   VIA12C(rot) :        286
        Via        VIA12B :      29796
        Via   VIA12B(rot) :        894

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107344  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107344  vias)
    Layer VIA2       =  0.00% (0      / 140050  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140050  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107344  vias)
    Layer VIA2       =  0.00% (0      / 140050  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107344  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107344  vias)
    Layer VIA2       =  0.00% (0      / 140050  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140050  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 

Total number of nets = 29042
2 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    2822828 micron
Total Number of Contacts =             317658
Total Number of Wires =                340794
Total Number of PtConns =              22855
Total Number of Routed Wires =       340794
Total Routed Wire Length =           2818187 micron
Total Number of Routed Contacts =       317658
        Layer          M1 :      88066 micron
        Layer          M2 :     992316 micron
        Layer          M3 :     612942 micron
        Layer          M4 :     533771 micron
        Layer          M5 :     291539 micron
        Layer          M6 :      89511 micron
        Layer          M7 :     128371 micron
        Layer          M8 :      16240 micron
        Layer          M9 :      70072 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1307
        Via        VIA67C :         42
        Via   VIA67C(rot) :       4635
        Via        VIA56C :       6526
        Via        VIA45C :        531
        Via   VIA45C(rot) :      20450
        Via        VIA34C :      35510
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140043
        Via        VIA12C :      76368
        Via   VIA12C(rot) :        286
        Via        VIA12B :      29796
        Via   VIA12B(rot) :        894

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107344  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107344  vias)
    Layer VIA2       =  0.00% (0      / 140050  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140050  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107344  vias)
    Layer VIA2       =  0.00% (0      / 140050  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107344  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107344  vias)
    Layer VIA2       =  0.00% (0      / 140050  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140050  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 1282 nets
[ECO: End] Elapsed real time: 0:00:09 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:35 total=0:00:36
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc  112 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 2212 

Route-opt ECO routing complete            CPU:   310 s (  0.09 hr )  ELAPSE:   129 s (  0.04 hr )  MEM-PEAK:   951 MB
Co-efficient Ratio Summary:
4.193421877164  6.578032187158  2.479635487277  7.744187541213  0.485050031144  3.179561533784  -5.567214854587  -2.894454487461  -6.565921317863  9.045033636024  3.106073300933
9.863439747386  6.078126318740  2.744203841123  8.318115605719  9.699225057747  2.464629650064  -1.382370321226  -9.387184129619  -3.142429506669  0.996753585114  6.615458723294
4.146578931759  7.876351362877  2.191130603696  0.963734142806  2.700148474545  3.840456764440  -3.750206153169  -7.663458942299  -6.212201267950  7.787679279117  7.864511056717
0.402387977150  0.032845095897  0.596111512371  4.701287397604  7.205135543823  8.278357098268  -1.183725290997  -3.334436508244  -5.867609831622  7.100741662864  9.661187999761
7.591487347087  7.632106393266  7.679078063326  9.831314289442  1.878805848682  3.230078043539  -1.226270137326  -7.050450594780  -2.403928273631  6.166635640204  4.102588066110
1.274718589655  4.570746653063  5.624878808820  7.826857272577  4.759131997985  5.409001626377  -2.609823752834  -0.626142638674  -6.381676752919  9.114257128645  0.515924796621
5.027570618562  6.119813446103  6.181472312107  1.581675365770  7.486041822101  9.584562569756  -2.041727487119  -3.921160967338  -0.650488782345  9.400456520524  3.360763794994
Information: The net parasitics of block RV32I are cleared. (TIM-123)
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'RV32I.dlib:RV32I_route.design'. (TIM-125)
Information: Design RV32I_route has 29042 nets, 0 global routed, 29040 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 6
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 29040 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29040, routed nets = 29040, across physical hierarchy nets = 0, parasitics cached nets = 29040, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_clk
8: scan_clk
9: comp_paths

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0173     0.0173      1   0.0222     0.4793     61
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0173     0.0173      1   0.0222     0.4793     61        -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0173     0.0173      1   0.0222     0.4793     61        -        -          -    380086.28      23894
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0173     0.0173      1   0.0222     0.4793     61        -        -          -    380086.28      23894

Route-opt command complete                CPU:   323 s (  0.09 hr )  ELAPSE:   132 s (  0.04 hr )  MEM-PEAK:   951 MB
Route-opt command statistics  CPU=73 sec (0.02 hr) ELAPSED=21 sec (0.01 hr) MEM-PEAK=0.929 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

net(p_abuf3142) has floating ports (dbId = 29930 idx_ = 24046 numNodes = 69 numEdges = 67 numCmps = 2)
net(U0_Mux2x1/ctsbuf_net_35387215) has floating ports (dbId = 30491 idx_ = 24423 numNodes = 3 numEdges = 1 numCmps = 2)
Total number of nets = 29042, of which 0 are not extracted
Total number of open nets = 2, of which 0 are frozen

Check 29042 nets, 2 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  123  Proc 2212 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 0
Checked 88/100 Partitions, Violations = 0
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc   40 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2252 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822833 micron
Total Number of Contacts =             317658
Total Number of Wires =                341309
Total Number of PtConns =              22865
Total Number of Routed Wires =       341309
Total Routed Wire Length =           2818189 micron
Total Number of Routed Contacts =       317658
        Layer          M1 :      88067 micron
        Layer          M2 :     992319 micron
        Layer          M3 :     612943 micron
        Layer          M4 :     533771 micron
        Layer          M5 :     291539 micron
        Layer          M6 :      89511 micron
        Layer          M7 :     128371 micron
        Layer          M8 :      16240 micron
        Layer          M9 :      70072 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1307
        Via        VIA67C :         42
        Via   VIA67C(rot) :       4635
        Via        VIA56C :       6526
        Via        VIA45C :        531
        Via   VIA45C(rot) :      20450
        Via        VIA34C :      35510
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140043
        Via        VIA12C :      76368
        Via   VIA12C(rot) :        286
        Via        VIA12B :      29796
        Via   VIA12B(rot) :        894

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107344  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107344  vias)
    Layer VIA2       =  0.00% (0      / 140050  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140050  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107344  vias)
    Layer VIA2       =  0.00% (0      / 140050  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107344  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107344  vias)
    Layer VIA2       =  0.00% (0      / 140050  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140050  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 


Verify Summary:

Total number of nets = 29042, of which 0 are not extracted
Total number of open nets = 2, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> report_timing -delay_type min -max_paths 3
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
Extracting design(INC): RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 3
        -report_by design
Design : RV32I
Version: O-2018.06-SP1
Date   : Tue Sep  9 18:36:14 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: EM_Reg/MemWriteM_reg (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: DAT_MEM/data_mem_reg[74][7] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.36      0.36

  EM_Reg/MemWriteM_reg/CLK (SDFFARX1)              0.00      0.36 r
  EM_Reg/MemWriteM_reg/Q (SDFFARX1)                0.11      0.47 r
  DAT_MEM/PLACE_copt_h_inst_80141/Z (DELLN3X2)     0.23      0.70 r
  DAT_MEM/PLACE_copt_h_inst_112450/Z (NBUFFX2)     0.06      0.76 r
  DAT_MEM/PLACE_copt_h_inst_80140/Z (DELLN3X2)     0.23      1.00 r
  DAT_MEM/U11551/QN (NAND2X1)                      0.03      1.02 f
  DAT_MEM/PLACE_HFSINV_1047_24501/ZN (INVX2)       0.04      1.06 r
  DAT_MEM/U24844/QN (NAND2X4)                      0.06      1.12 f
  DAT_MEM/U25941/Q (AO22X1)                        0.06      1.17 f
  DAT_MEM/data_mem_reg[74][7]/D (SDFFARX1)         0.00      1.17 f
  data arrival time                                          1.17

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.62      1.62
  clock reconvergence pessimism                   -0.45      1.17
  DAT_MEM/data_mem_reg[74][7]/CLK (SDFFARX1)       0.00      1.17 r
  clock uncertainty                                0.03      1.20
  library hold time                               -0.00      1.20
  data required time                                         1.20
  ------------------------------------------------------------------------
  data required time                                         1.20
  data arrival time                                         -1.17
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: EM_Reg/WriteDataM_reg[7] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: DAT_MEM/data_mem_reg[93][7] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.35      0.35

  EM_Reg/WriteDataM_reg[7]/CLK (SDFFARX1)          0.00      0.35 r
  EM_Reg/WriteDataM_reg[7]/Q (SDFFARX1)            0.13      0.47 r
  DAT_MEM/PLACE_copt_h_inst_80302/Z (DELLN3X2)     0.23      0.70 r
  DAT_MEM/PLACE_copt_h_inst_80303/Z (DELLN3X2)     0.23      0.93 r
  DAT_MEM/PLACE_copt_h_inst_80301/Z (NBUFFX32)     0.09      1.03 r
  DAT_MEM/U2220/Q (AO22X1)                         0.10      1.13 r
  DAT_MEM/data_mem_reg[93][7]/D (SDFFARX1)         0.00      1.13 r
  data arrival time                                          1.13

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.62      1.62
  clock reconvergence pessimism                   -0.45      1.17
  DAT_MEM/data_mem_reg[93][7]/CLK (SDFFARX1)       0.00      1.17 r
  clock uncertainty                                0.03      1.20
  library hold time                               -0.04      1.16
  data required time                                         1.16
  ------------------------------------------------------------------------
  data required time                                         1.16
  data arrival time                                         -1.13
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: EM_Reg/WriteDataM_reg[7] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: DAT_MEM/data_mem_reg[92][7] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.35      0.35

  EM_Reg/WriteDataM_reg[7]/CLK (SDFFARX1)          0.00      0.35 r
  EM_Reg/WriteDataM_reg[7]/Q (SDFFARX1)            0.13      0.47 r
  DAT_MEM/PLACE_copt_h_inst_80302/Z (DELLN3X2)     0.23      0.70 r
  DAT_MEM/PLACE_copt_h_inst_80303/Z (DELLN3X2)     0.23      0.93 r
  DAT_MEM/PLACE_copt_h_inst_80301/Z (NBUFFX32)     0.09      1.03 r
  DAT_MEM/U26377/Q (AO22X1)                        0.10      1.13 r
  DAT_MEM/data_mem_reg[92][7]/D (SDFFARX1)         0.00      1.13 r
  data arrival time                                          1.13

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.62      1.62
  clock reconvergence pessimism                   -0.45      1.17
  DAT_MEM/data_mem_reg[92][7]/CLK (SDFFARX1)       0.00      1.17 r
  clock uncertainty                                0.03      1.20
  library hold time                               -0.04      1.16
  data required time                                         1.16
  ------------------------------------------------------------------------
  data required time                                         1.16
  data arrival time                                         -1.13
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02


1
icc2_shell> report_timing -delay_type max -max_paths 3
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 3
        -report_by design
Design : RV32I
Version: O-2018.06-SP1
Date   : Tue Sep  9 18:39:27 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: EM_Reg/ALUResultM_reg[26] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: EM_Reg/ALUResultM_reg[6] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.59      1.59

  EM_Reg/ALUResultM_reg[26]/CLK (SDFFARX1)         0.00      1.59 r
  EM_Reg/ALUResultM_reg[26]/Q (SDFFARX1)           0.75      2.33 f
  PLACE_copt_h_inst_81080/Z (DELLN3X2)             2.81      5.15 f
  PLACE_copt_h_inst_81078/Z (DELLN3X2)             2.98      8.13 f
  U366/QN (AOI222X1)                               0.79      8.92 r
  ALU/PLACE_HFSINV_1298_25008/ZN (INVX2)           0.32      9.24 f
  ALU/PLACE_HFSBUF_1023_25005/Z (NBUFFX2)          0.28      9.52 f
  ALU/sra_20/U45/QN (AOI22X1)                      0.41      9.92 r
  ALU/sra_20/U17/Q (AND2X1)                        0.25     10.18 r
  ALU/sra_20/U616/ZN (INVX0)                       0.14     10.32 f
  ALU/sra_20/U54/QN (NAND2X0)                      0.13     10.45 r
  ALU/sra_20/U32/Q (AND2X1)                        0.23     10.68 r
  ALU/sra_20/U51/QN (NAND2X0)                      0.23     10.91 f
  ALU/sra_20/U305/Q (AO221X1)                      0.48     11.39 f
  ALU/U161/QN (AOI222X1)                           0.65     12.04 r
  ALU/U160/QN (NAND4X0)                            0.33     12.37 f
  EM_Reg/PLACE_copt_h_inst_112996/Z (DELLN3X2)     3.07     15.44 f
  EM_Reg/ALUResultM_reg[6]/D (SDFFARX1)            0.00     15.44 f
  data arrival time                                         15.44

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.37     15.37
  clock reconvergence pessimism                    0.80     16.17
  EM_Reg/ALUResultM_reg[6]/CLK (SDFFARX1)          0.00     16.17 r
  clock uncertainty                               -0.02     16.15
  library setup time                              -0.72     15.42
  data required time                                        15.42
  ------------------------------------------------------------------------
  data required time                                        15.42
  data arrival time                                        -15.44
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.02



  Startpoint: MW_Reg/ResultSrcW_reg[1] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: EM_Reg/ALUResultM_reg[0] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.61      1.61

  MW_Reg/ResultSrcW_reg[1]/CLK (SDFFARX1)          0.00      1.61 r
  MW_Reg/ResultSrcW_reg[1]/Q (SDFFARX1)            0.80      2.40 r
  U0_Mux4x1/U203/QN (NOR2X2)                       0.32      2.72 f
  U0_Mux4x1/PLACE_HFSBUF_258_25294/Z (NBUFFX2)     0.27      2.99 f
  U0_Mux4x1/U47/QN (AOI222X1)                      0.55      3.54 r
  PLACE_HFSINV_1310_25215/ZN (INVX0)               0.08      3.63 f
  PLACE_copt_h_inst_148193/Z (DELLN2X2)            2.08      5.71 f
  PLACE_copt_h_inst_81309/Z (NBUFFX32)             0.43      6.14 f
  U717/QN (NAND2X0)                                0.15      6.30 r
  U720/QN (NAND3X0)                                0.44      6.74 f
  U663/Q (AO22X2)                                  0.67      7.41 f
  ALU/PLACE_HFSINV_4032_25101/ZN (INVX2)           0.36      7.77 r
  ALU/PLACE_HFSBUF_3490_25097/Z (NBUFFX2)          0.30      8.07 r
  ALU/U336/Q (AO221X1)                             0.33      8.41 r
  ALU/U335/Q (OA221X1)                             0.31      8.71 r
  ALU/U334/Q (AO221X1)                             0.28      9.00 r
  ALU/U333/Q (AO222X1)                             0.37      9.37 r
  ALU/U332/Q (OA221X1)                             0.29      9.65 r
  ALU/U583/QN (NOR2X0)                             0.13      9.79 f
  ALU/U356/QN (NAND2X1)                            0.10      9.89 r
  ALU/U1214/QN (NAND3X0)                           0.16     10.05 f
  ALU/U1072/QN (NAND2X1)                           0.13     10.17 r
  ALU/U1063/QN (NAND2X1)                           0.14     10.32 f
  ALU/U582/QN (NAND2X1)                            0.11     10.42 r
  ALU/U1218/QN (NAND2X1)                           0.13     10.55 f
  ALU/U231/QN (NAND2X1)                            0.11     10.66 r
  ALU/U1210/QN (NAND3X0)                           0.18     10.84 f
  ALU/U1346/Q (OA221X1)                            0.34     11.17 f
  ALU/U326/Q (AO221X1)                             0.27     11.44 f
  ALU/U584/QN (NAND2X1)                            0.17     11.62 r
  ALU/U327/QN (NAND2X1)                            0.15     11.77 f
  ALU/U324/Q (AO222X1)                             0.37     12.14 f
  ALU/U323/Q (OA221X1)                             0.31     12.45 f
  ALU/U322/Q (AO221X1)                             0.27     12.72 f
  ALU/U321/Q (AO222X1)                             0.41     13.13 f
  ALU/U1064/QN (NAND2X1)                           0.12     13.26 r
  ALU/U1224/QN (NAND3X0)                           0.18     13.43 f
  ALU/U319/Q (AO222X1)                             0.41     13.85 f
  ALU/U318/Q (AO221X1)                             0.47     14.31 f
  ALU/U1252/QN (NAND2X1)                           0.11     14.43 r
  ALU/U1251/QN (NAND2X1)                           0.12     14.55 f
  ALU/U357/QN (NAND3X0)                            0.13     14.69 r
  ALU/U1278/QN (NAND4X0)                           0.53     15.21 f
  EM_Reg/ALUResultM_reg[0]/D (SDFFARX1)            0.00     15.21 f
  data arrival time                                         15.21

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.36     15.36
  clock reconvergence pessimism                    0.70     16.06
  EM_Reg/ALUResultM_reg[0]/CLK (SDFFARX1)          0.00     16.06 r
  clock uncertainty                               -0.02     16.04
  library setup time                              -0.83     15.22
  data required time                                        15.22
  ------------------------------------------------------------------------
  data required time                                        15.22
  data arrival time                                        -15.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: PC/pc_nxt_reg[2] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: FD_Reg/PCPlus4D_reg[31] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.58      1.58

  PC/pc_nxt_reg[2]/CLK (SDFFARX1)                  0.00      1.58 r
  PC/pc_nxt_reg[2]/QN (SDFFARX1)                   0.47      2.04 f
  PC/PLACE_copt_h_inst_80498/Z (DELLN3X2)          2.85      4.90 f
  PC/U139/ZN (INVX0)                               0.54      5.44 r
  PCPlus4/add_9/U171/QN (NAND2X0)                  0.35      5.79 f
  PCPlus4/add_9/U32/QN (NAND2X1)                   0.18      5.97 r
  PCPlus4/add_9/U47/QN (NAND2X1)                   0.17      6.14 f
  PCPlus4/add_9/U14/Q (AND3X1)                     0.29      6.43 f
  PCPlus4/add_9/U15/Q (AO21X1)                     0.35      6.78 f
  PCPlus4/add_9/U9/QN (NAND2X0)                    0.15      6.92 r
  PCPlus4/add_9/U7/QN (NAND2X0)                    0.27      7.20 f
  PCPlus4/add_9/U69/Q (AO21X1)                     0.36      7.56 f
  PCPlus4/add_9/U59/QN (NAND3X0)                   0.12      7.68 r
  PCPlus4/add_9/U61/QN (NAND2X1)                   0.16      7.85 f
  PCPlus4/add_9/U45/Q (AND2X1)                     0.24      8.09 f
  PCPlus4/add_9/U8/ZN (INVX0)                      0.11      8.19 r
  PCPlus4/add_9/U22/QN (NAND2X1)                   0.16      8.36 f
  PCPlus4/add_9/U5/QN (NAND3X0)                    0.12      8.48 r
  PCPlus4/add_9/U72/QN (NAND2X0)                   0.22      8.70 f
  PCPlus4/add_9/U90/QN (AOI21X1)                   0.54      9.24 r
  PCPlus4/add_9/U1_16/CO (FADDX1)                  0.42      9.66 r
  PCPlus4/add_9/U1_17/CO (FADDX1)                  0.37     10.03 r
  PCPlus4/add_9/U1_18/CO (FADDX1)                  0.37     10.40 r
  PCPlus4/add_9/U1_19/CO (FADDX1)                  0.39     10.79 r
  PCPlus4/add_9/U1_20/CO (FADDX1)                  0.36     11.15 r
  PCPlus4/add_9/U1_21/CO (FADDX1)                  0.34     11.49 r
  PCPlus4/add_9/U79/QN (NAND2X0)                   0.16     11.66 f
  PCPlus4/add_9/U42/QN (NAND3X0)                   0.20     11.86 r
  PCPlus4/add_9/U1_23/CO (FADDX1)                  0.40     12.25 r
  PCPlus4/add_9/U1_24/CO (FADDX1)                  0.35     12.61 r
  PCPlus4/add_9/U1_25/CO (FADDX1)                  0.36     12.96 r
  PCPlus4/add_9/U1_26/CO (FADDX1)                  0.36     13.32 r
  PCPlus4/add_9/U1_27/CO (FADDX1)                  0.39     13.71 r
  PCPlus4/add_9/U1_28/CO (FADDX1)                  0.38     14.09 r
  PCPlus4/add_9/U1_29/CO (FADDX1)                  0.33     14.42 r
  PCPlus4/add_9/U94/QN (NAND2X0)                   0.16     14.59 f
  PCPlus4/add_9/U110/QN (NAND3X0)                  0.16     14.75 r
  PCPlus4/add_9/U182/Q (XOR3X1)                    0.34     15.09 f
  FD_Reg/U396/Q (AO22X1)                           0.34     15.42 f
  FD_Reg/PCPlus4D_reg[31]/D (SDFFARX1)             0.00     15.42 f
  data arrival time                                         15.42

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.36     15.36
  clock reconvergence pessimism                    0.80     16.15
  FD_Reg/PCPlus4D_reg[31]/CLK (SDFFARX1)           0.00     16.15 r
  clock uncertainty                               -0.02     16.13
  library setup time                              -0.64     15.50
  data required time                                        15.50
  ------------------------------------------------------------------------
  data required time                                        15.50
  data arrival time                                        -15.42
  ------------------------------------------------------------------------
  slack (MET)                                                0.07


1
icc2_shell> route_global -effort_level high
Information: The net parasitics of block RV32I are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2252 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used  114  Alloctr  121  Proc    0 
[End of Read DB] Total (MB): Used  119  Alloctr  127  Proc 2252 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1118.88,1116.64)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  121  Alloctr  130  Proc 2252 
Net statistics:
Total number of nets     = 29042
Number of nets to route  = 2
Number of nets with min-layer-mode soft = 501
Number of nets with min-layer-mode soft-cost-medium = 501
Number of nets with max-layer-mode hard = 501
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
29040 nets are fully connected,
 of which 29040 are detail routed and 0 are global routed.
334 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  131  Alloctr  139  Proc 2252 
Average gCell capacity  1.52     on layer (1)    M1
Average gCell capacity  8.52     on layer (2)    M2
Average gCell capacity  4.20     on layer (3)    M3
Average gCell capacity  4.10     on layer (4)    M4
Average gCell capacity  2.13     on layer (5)    M5
Average gCell capacity  1.61     on layer (6)    M6
Average gCell capacity  0.77     on layer (7)    M7
Average gCell capacity  0.41     on layer (8)    M8
Average gCell capacity  0.32     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.75  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1351404
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Congestion map] Total (MB): Used  148  Alloctr  156  Proc 2252 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  158  Proc 2252 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  150  Alloctr  158  Proc 2252 
Information: Using 6 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  150  Alloctr  158  Proc 2252 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3448 Max = 7 GRCs =  7818 (2.60%)
Initial. H routing: Overflow =   542 Max = 6 (GRCs =  4) GRCs =   701 (0.47%)
Initial. V routing: Overflow =  2906 Max = 7 (GRCs =  1) GRCs =  7117 (4.74%)
Initial. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
Initial. M2         Overflow =   249 Max = 6 (GRCs =  4) GRCs =   196 (0.13%)
Initial. M3         Overflow =  2369 Max = 3 (GRCs = 12) GRCs =  6023 (4.01%)
Initial. M4         Overflow =   278 Max = 2 (GRCs =  8) GRCs =   467 (0.31%)
Initial. M5         Overflow =   501 Max = 2 (GRCs =  9) GRCs =   981 (0.65%)
Initial. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
Initial. M7         Overflow =    21 Max = 1 (GRCs = 86) GRCs =    86 (0.06%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
Initial. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

Initial. Total Wire Length = 15.45
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 13.76
Initial. Layer M3 wire length = 1.70
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 5
Initial. Via VIA12C count = 2
Initial. Via VIA23C count = 3
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  150  Alloctr  158  Proc 2252 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3448 Max = 7 GRCs =  7818 (2.60%)
phase1. H routing: Overflow =   542 Max = 6 (GRCs =  4) GRCs =   701 (0.47%)
phase1. V routing: Overflow =  2906 Max = 7 (GRCs =  1) GRCs =  7117 (4.74%)
phase1. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase1. M2         Overflow =   249 Max = 6 (GRCs =  4) GRCs =   196 (0.13%)
phase1. M3         Overflow =  2369 Max = 3 (GRCs = 12) GRCs =  6023 (4.01%)
phase1. M4         Overflow =   278 Max = 2 (GRCs =  8) GRCs =   467 (0.31%)
phase1. M5         Overflow =   501 Max = 2 (GRCs =  9) GRCs =   981 (0.65%)
phase1. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase1. M7         Overflow =    21 Max = 1 (GRCs = 86) GRCs =    86 (0.06%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase1. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase1. Total Wire Length = 15.45
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 13.76
phase1. Layer M3 wire length = 1.70
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 5
phase1. Via VIA12C count = 2
phase1. Via VIA23C count = 3
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  150  Alloctr  158  Proc 2252 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3448 Max = 7 GRCs =  7818 (2.60%)
phase2. H routing: Overflow =   542 Max = 6 (GRCs =  4) GRCs =   701 (0.47%)
phase2. V routing: Overflow =  2906 Max = 7 (GRCs =  1) GRCs =  7117 (4.74%)
phase2. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase2. M2         Overflow =   249 Max = 6 (GRCs =  4) GRCs =   196 (0.13%)
phase2. M3         Overflow =  2369 Max = 3 (GRCs = 12) GRCs =  6023 (4.01%)
phase2. M4         Overflow =   278 Max = 2 (GRCs =  8) GRCs =   467 (0.31%)
phase2. M5         Overflow =   501 Max = 2 (GRCs =  9) GRCs =   981 (0.65%)
phase2. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase2. M7         Overflow =    21 Max = 1 (GRCs = 86) GRCs =    86 (0.06%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase2. Total Wire Length = 15.45
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 13.76
phase2. Layer M3 wire length = 1.70
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 5
phase2. Via VIA12C count = 2
phase2. Via VIA23C count = 3
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  150  Alloctr  158  Proc 2252 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3448 Max = 7 GRCs =  7818 (2.60%)
phase3. H routing: Overflow =   542 Max = 6 (GRCs =  4) GRCs =   701 (0.47%)
phase3. V routing: Overflow =  2906 Max = 7 (GRCs =  1) GRCs =  7117 (4.74%)
phase3. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase3. M2         Overflow =   249 Max = 6 (GRCs =  4) GRCs =   196 (0.13%)
phase3. M3         Overflow =  2369 Max = 3 (GRCs = 12) GRCs =  6023 (4.01%)
phase3. M4         Overflow =   278 Max = 2 (GRCs =  8) GRCs =   467 (0.31%)
phase3. M5         Overflow =   501 Max = 2 (GRCs =  9) GRCs =   981 (0.65%)
phase3. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase3. M7         Overflow =    21 Max = 1 (GRCs = 86) GRCs =    86 (0.06%)
phase3. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase3. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase3. Total Wire Length = 15.45
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 13.76
phase3. Layer M3 wire length = 1.70
phase3. Layer M4 wire length = 0.00
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 5
phase3. Via VIA12C count = 2
phase3. Via VIA23C count = 3
phase3. Via VIA34C count = 0
phase3. Via VIA45C count = 0
phase3. Via VIA56C count = 0
phase3. Via VIA67C count = 0
phase3. Via VIA78C count = 0
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  150  Alloctr  158  Proc 2252 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 36.86 %
Peak    vertical track utilization   = 300.00 %
Average horizontal track utilization = 30.58 %
Peak    horizontal track utilization = 123.08 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -16  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  134  Alloctr  143  Proc 2252 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used  129  Alloctr  137  Proc    0 
[GR: Done] Total (MB): Used  134  Alloctr  143  Proc 2252 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 2252 
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29042 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2252 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2252 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822849 micron
Total Number of Contacts =             317663
Total Number of Wires =                341282
Total Number of PtConns =              22862
Total Number of Routed Wires =       341282
Total Routed Wire Length =           2818206 micron
Total Number of Routed Contacts =       317663
        Layer          M1 :      88068 micron
        Layer          M2 :     992333 micron
        Layer          M3 :     612945 micron
        Layer          M4 :     533771 micron
        Layer          M5 :     291539 micron
        Layer          M6 :      89511 micron
        Layer          M7 :     128371 micron
        Layer          M8 :      16240 micron
        Layer          M9 :      70072 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1307
        Via        VIA67C :         42
        Via   VIA67C(rot) :       4635
        Via        VIA56C :       6526
        Via        VIA45C :        531
        Via   VIA45C(rot) :      20450
        Via        VIA34C :      35510
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140046
        Via        VIA12C :      76370
        Via   VIA12C(rot) :        286
        Via        VIA12B :      29796
        Via   VIA12B(rot) :        894

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317663 vias)
 
    Layer VIA1       =  0.00% (0      / 107346  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107346  vias)
    Layer VIA2       =  0.00% (0      / 140053  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140053  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317663 vias)
 
    Layer VIA1       =  0.00% (0      / 107346  vias)
    Layer VIA2       =  0.00% (0      / 140053  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317663 vias)
 
    Layer VIA1       =  0.00% (0      / 107346  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107346  vias)
    Layer VIA2       =  0.00% (0      / 140053  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140053  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 


Verify Summary:

Total number of nets = 29042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # ================= Track Assign ================= #
icc2_shell> # ================================================ #
icc2_shell> route_track
Start track assignment

Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 6 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Read routes] Stage (MB): Used  120  Alloctr  129  Proc    0 
[Track Assign: Read routes] Total (MB): Used  121  Alloctr  130  Proc 2252 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Number of wires with overlap after iteration 0 = 1 of 7


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 0] Stage (MB): Used  121  Alloctr  129  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  122  Alloctr  131  Proc 2252 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used  121  Alloctr  129  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  122  Alloctr  131  Proc 2252 

Number of wires with overlap after iteration 1 = 1 of 7


Wire length and via report:
---------------------------
Number of M1 wires: 0            POLYCON: 0
Number of M2 wires: 4            VIA12C: 2
Number of M3 wires: 3            VIA23C: 5
Number of M4 wires: 0            VIA34C: 0
Number of M5 wires: 0            VIA45C: 0
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 7                 vias: 7

Total M1 wire length: 0.0
Total M2 wire length: 13.9
Total M3 wire length: 4.0
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 17.9

Longest M1 wire length: 0.0
Longest M2 wire length: 10.2
Longest M3 wire length: 2.9
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr    0  Proc 2252 
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29042 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2252 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  1
Checked 8/100 Partitions, Violations =  1
Checked 12/100 Partitions, Violations = 1
Checked 16/100 Partitions, Violations = 1
Checked 20/100 Partitions, Violations = 2
Checked 24/100 Partitions, Violations = 2
Checked 28/100 Partitions, Violations = 2
Checked 32/100 Partitions, Violations = 2
Checked 36/100 Partitions, Violations = 2
Checked 40/100 Partitions, Violations = 2
Checked 44/100 Partitions, Violations = 4
Checked 48/100 Partitions, Violations = 4
Checked 52/100 Partitions, Violations = 5
Checked 56/100 Partitions, Violations = 7
Checked 60/100 Partitions, Violations = 8
Checked 64/100 Partitions, Violations = 8
Checked 68/100 Partitions, Violations = 8
Checked 72/100 Partitions, Violations = 9
Checked 76/100 Partitions, Violations = 10
Checked 80/100 Partitions, Violations = 10
Checked 84/100 Partitions, Violations = 10
Checked 88/100 Partitions, Violations = 10
Checked 92/100 Partitions, Violations = 10
Checked 96/100 Partitions, Violations = 10
Checked 100/100 Partitions, Violations =        10
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2252 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      10
        Diff net spacing : 1
        Same net spacing : 9


Total Wire Length =                    2822848 micron
Total Number of Contacts =             317662
Total Number of Wires =                341272
Total Number of PtConns =              22862
Total Number of Routed Wires =       341272
Total Routed Wire Length =           2818205 micron
Total Number of Routed Contacts =       317662
        Layer          M1 :      88064 micron
        Layer          M2 :     992333 micron
        Layer          M3 :     612947 micron
        Layer          M4 :     533771 micron
        Layer          M5 :     291539 micron
        Layer          M6 :      89511 micron
        Layer          M7 :     128371 micron
        Layer          M8 :      16240 micron
        Layer          M9 :      70072 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1307
        Via        VIA67C :         42
        Via   VIA67C(rot) :       4635
        Via        VIA56C :       6526
        Via        VIA45C :        531
        Via   VIA45C(rot) :      20450
        Via        VIA34C :      35510
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140048
        Via        VIA12C :      76367
        Via   VIA12C(rot) :        286
        Via        VIA12B :      29796
        Via   VIA12B(rot) :        894

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317662 vias)
 
    Layer VIA1       =  0.00% (0      / 107343  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107343  vias)
    Layer VIA2       =  0.00% (0      / 140055  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140055  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317662 vias)
 
    Layer VIA1       =  0.00% (0      / 107343  vias)
    Layer VIA2       =  0.00% (0      / 140055  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317662 vias)
 
    Layer VIA1       =  0.00% (0      / 107343  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107343  vias)
    Layer VIA2       =  0.00% (0      / 140055  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140055  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 


Verify Summary:

Total number of nets = 29042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 10
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # =============== Detailed Route ================= #
icc2_shell> # ================================================ #
icc2_shell> route_detail
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used  125  Alloctr  133  Proc    0 
[Dr init] Total (MB): Used  126  Alloctr  135  Proc 2252 
Total number of nets = 29042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1521 Partitions, Violations = 0
Routed  7/1521 Partitions, Violations = 0
Routed  14/1521 Partitions, Violations =        0
Routed  21/1521 Partitions, Violations =        0
Routed  28/1521 Partitions, Violations =        0
Routed  35/1521 Partitions, Violations =        0
Routed  42/1521 Partitions, Violations =        0
Routed  49/1521 Partitions, Violations =        0
Routed  56/1521 Partitions, Violations =        0
Routed  63/1521 Partitions, Violations =        0
Routed  70/1521 Partitions, Violations =        0
Routed  77/1521 Partitions, Violations =        0
Routed  84/1521 Partitions, Violations =        0
Routed  91/1521 Partitions, Violations =        0
Routed  98/1521 Partitions, Violations =        0
Routed  105/1521 Partitions, Violations =       0
Routed  112/1521 Partitions, Violations =       0
Routed  119/1521 Partitions, Violations =       0
Routed  126/1521 Partitions, Violations =       0
Routed  133/1521 Partitions, Violations =       0
Routed  140/1521 Partitions, Violations =       0
Routed  147/1521 Partitions, Violations =       0
Routed  154/1521 Partitions, Violations =       0
Routed  161/1521 Partitions, Violations =       0
Routed  168/1521 Partitions, Violations =       0
Routed  175/1521 Partitions, Violations =       0
Routed  182/1521 Partitions, Violations =       0
Routed  189/1521 Partitions, Violations =       0
Routed  196/1521 Partitions, Violations =       0
Routed  203/1521 Partitions, Violations =       0
Routed  210/1521 Partitions, Violations =       0
Routed  217/1521 Partitions, Violations =       0
Routed  224/1521 Partitions, Violations =       0
Routed  231/1521 Partitions, Violations =       0
Routed  238/1521 Partitions, Violations =       0
Routed  245/1521 Partitions, Violations =       0
Routed  252/1521 Partitions, Violations =       0
Routed  259/1521 Partitions, Violations =       0
Routed  266/1521 Partitions, Violations =       0
Routed  273/1521 Partitions, Violations =       0
Routed  280/1521 Partitions, Violations =       0
Routed  287/1521 Partitions, Violations =       0
Routed  294/1521 Partitions, Violations =       0
Routed  301/1521 Partitions, Violations =       0
Routed  308/1521 Partitions, Violations =       0
Routed  315/1521 Partitions, Violations =       0
Routed  322/1521 Partitions, Violations =       0
Routed  329/1521 Partitions, Violations =       0
Routed  336/1521 Partitions, Violations =       0
Routed  343/1521 Partitions, Violations =       0
Routed  350/1521 Partitions, Violations =       0
Routed  357/1521 Partitions, Violations =       0
Routed  364/1521 Partitions, Violations =       0
Routed  371/1521 Partitions, Violations =       0
Routed  378/1521 Partitions, Violations =       0
Routed  385/1521 Partitions, Violations =       0
Routed  392/1521 Partitions, Violations =       0
Routed  399/1521 Partitions, Violations =       0
Routed  406/1521 Partitions, Violations =       0
Routed  413/1521 Partitions, Violations =       0
Routed  420/1521 Partitions, Violations =       0
Routed  427/1521 Partitions, Violations =       1
Routed  434/1521 Partitions, Violations =       1
Routed  441/1521 Partitions, Violations =       1
Routed  448/1521 Partitions, Violations =       1
Routed  455/1521 Partitions, Violations =       1
Routed  462/1521 Partitions, Violations =       1
Routed  469/1521 Partitions, Violations =       1
Routed  476/1521 Partitions, Violations =       1
Routed  483/1521 Partitions, Violations =       1
Routed  490/1521 Partitions, Violations =       1
Routed  497/1521 Partitions, Violations =       1
Routed  504/1521 Partitions, Violations =       1
Routed  511/1521 Partitions, Violations =       1
Routed  518/1521 Partitions, Violations =       1
Routed  525/1521 Partitions, Violations =       1
Routed  532/1521 Partitions, Violations =       1
Routed  539/1521 Partitions, Violations =       1
Routed  546/1521 Partitions, Violations =       1
Routed  553/1521 Partitions, Violations =       1
Routed  560/1521 Partitions, Violations =       1
Routed  567/1521 Partitions, Violations =       1
Routed  574/1521 Partitions, Violations =       1
Routed  581/1521 Partitions, Violations =       1
Routed  588/1521 Partitions, Violations =       1
Routed  595/1521 Partitions, Violations =       1
Routed  602/1521 Partitions, Violations =       1
Routed  609/1521 Partitions, Violations =       1
Routed  616/1521 Partitions, Violations =       1
Routed  623/1521 Partitions, Violations =       1
Routed  630/1521 Partitions, Violations =       1
Routed  637/1521 Partitions, Violations =       1
Routed  644/1521 Partitions, Violations =       1
Routed  651/1521 Partitions, Violations =       1
Routed  658/1521 Partitions, Violations =       1
Routed  665/1521 Partitions, Violations =       1
Routed  672/1521 Partitions, Violations =       1
Routed  679/1521 Partitions, Violations =       1
Routed  686/1521 Partitions, Violations =       1
Routed  693/1521 Partitions, Violations =       1
Routed  700/1521 Partitions, Violations =       1
Routed  707/1521 Partitions, Violations =       1
Routed  714/1521 Partitions, Violations =       1
Routed  721/1521 Partitions, Violations =       1
Routed  728/1521 Partitions, Violations =       1
Routed  735/1521 Partitions, Violations =       1
Routed  742/1521 Partitions, Violations =       1
Routed  749/1521 Partitions, Violations =       1
Routed  756/1521 Partitions, Violations =       1
Routed  763/1521 Partitions, Violations =       1
Routed  770/1521 Partitions, Violations =       1
Routed  777/1521 Partitions, Violations =       1
Routed  784/1521 Partitions, Violations =       1
Routed  791/1521 Partitions, Violations =       1
Routed  798/1521 Partitions, Violations =       1
Routed  805/1521 Partitions, Violations =       1
Routed  812/1521 Partitions, Violations =       1
Routed  819/1521 Partitions, Violations =       1
Routed  826/1521 Partitions, Violations =       1
Routed  833/1521 Partitions, Violations =       1
Routed  840/1521 Partitions, Violations =       1
Routed  847/1521 Partitions, Violations =       1
Routed  854/1521 Partitions, Violations =       1
Routed  861/1521 Partitions, Violations =       1
Routed  868/1521 Partitions, Violations =       1
Routed  875/1521 Partitions, Violations =       1
Routed  882/1521 Partitions, Violations =       1
Routed  889/1521 Partitions, Violations =       1
Routed  896/1521 Partitions, Violations =       1
Routed  903/1521 Partitions, Violations =       1
Routed  910/1521 Partitions, Violations =       1
Routed  917/1521 Partitions, Violations =       1
Routed  924/1521 Partitions, Violations =       1
Routed  931/1521 Partitions, Violations =       1
Routed  938/1521 Partitions, Violations =       1
Routed  945/1521 Partitions, Violations =       1
Routed  952/1521 Partitions, Violations =       1
Routed  959/1521 Partitions, Violations =       1
Routed  966/1521 Partitions, Violations =       2
Routed  973/1521 Partitions, Violations =       2
Routed  980/1521 Partitions, Violations =       2
Routed  987/1521 Partitions, Violations =       2
Routed  994/1521 Partitions, Violations =       2
Routed  1001/1521 Partitions, Violations =      2
Routed  1008/1521 Partitions, Violations =      2
Routed  1015/1521 Partitions, Violations =      2
Routed  1022/1521 Partitions, Violations =      2
Routed  1029/1521 Partitions, Violations =      2
Routed  1036/1521 Partitions, Violations =      2
Routed  1043/1521 Partitions, Violations =      2
Routed  1050/1521 Partitions, Violations =      2
Routed  1057/1521 Partitions, Violations =      2
Routed  1064/1521 Partitions, Violations =      2
Routed  1071/1521 Partitions, Violations =      2
Routed  1078/1521 Partitions, Violations =      2
Routed  1085/1521 Partitions, Violations =      2
Routed  1092/1521 Partitions, Violations =      2
Routed  1099/1521 Partitions, Violations =      2
Routed  1106/1521 Partitions, Violations =      2
Routed  1113/1521 Partitions, Violations =      2
Routed  1120/1521 Partitions, Violations =      2
Routed  1127/1521 Partitions, Violations =      2
Routed  1134/1521 Partitions, Violations =      2
Routed  1141/1521 Partitions, Violations =      2
Routed  1148/1521 Partitions, Violations =      2
Routed  1155/1521 Partitions, Violations =      2
Routed  1162/1521 Partitions, Violations =      2
Routed  1169/1521 Partitions, Violations =      2
Routed  1176/1521 Partitions, Violations =      2
Routed  1183/1521 Partitions, Violations =      2
Routed  1190/1521 Partitions, Violations =      2
Routed  1197/1521 Partitions, Violations =      2
Routed  1204/1521 Partitions, Violations =      2
Routed  1211/1521 Partitions, Violations =      2
Routed  1218/1521 Partitions, Violations =      2
Routed  1225/1521 Partitions, Violations =      2
Routed  1232/1521 Partitions, Violations =      2
Routed  1239/1521 Partitions, Violations =      2
Routed  1246/1521 Partitions, Violations =      2
Routed  1253/1521 Partitions, Violations =      2
Routed  1260/1521 Partitions, Violations =      2
Routed  1267/1521 Partitions, Violations =      2
Routed  1274/1521 Partitions, Violations =      2
Routed  1281/1521 Partitions, Violations =      2
Routed  1288/1521 Partitions, Violations =      2
Routed  1295/1521 Partitions, Violations =      2
Routed  1302/1521 Partitions, Violations =      2
Routed  1309/1521 Partitions, Violations =      2
Routed  1316/1521 Partitions, Violations =      2
Routed  1323/1521 Partitions, Violations =      2
Routed  1330/1521 Partitions, Violations =      2
Routed  1337/1521 Partitions, Violations =      2
Routed  1344/1521 Partitions, Violations =      2
Routed  1351/1521 Partitions, Violations =      2
Routed  1358/1521 Partitions, Violations =      2
Routed  1365/1521 Partitions, Violations =      2
Routed  1372/1521 Partitions, Violations =      2
Routed  1379/1521 Partitions, Violations =      2
Routed  1386/1521 Partitions, Violations =      2
Routed  1393/1521 Partitions, Violations =      2
Routed  1400/1521 Partitions, Violations =      2
Routed  1407/1521 Partitions, Violations =      2
Routed  1414/1521 Partitions, Violations =      2
Routed  1421/1521 Partitions, Violations =      2
Routed  1428/1521 Partitions, Violations =      2
Routed  1435/1521 Partitions, Violations =      2
Routed  1442/1521 Partitions, Violations =      2
Routed  1449/1521 Partitions, Violations =      2
Routed  1456/1521 Partitions, Violations =      2
Routed  1463/1521 Partitions, Violations =      2
Routed  1470/1521 Partitions, Violations =      2
Routed  1478/1521 Partitions, Violations =      2
Routed  1484/1521 Partitions, Violations =      2
Routed  1491/1521 Partitions, Violations =      2
Routed  1498/1521 Partitions, Violations =      2
Routed  1505/1521 Partitions, Violations =      2
Routed  1512/1521 Partitions, Violations =      2
Routed  1519/1521 Partitions, Violations =      2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 1
        Less than NDR width : 1

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 0] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 0] Total (MB): Used  136  Alloctr  145  Proc 2252 

End DR iteration 0 with 1521 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    0
Routed  2/2 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 1] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 1] Total (MB): Used  136  Alloctr  145  Proc 2252 

End DR iteration 1 with 2 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 2] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 2] Total (MB): Used  136  Alloctr  145  Proc 2252 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 3] Elapsed real time: 0:00:03 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 3] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 3] Total (MB): Used  136  Alloctr  145  Proc 2252 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 4] Elapsed real time: 0:00:03 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[Iter 4] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 4] Total (MB): Used  136  Alloctr  145  Proc 2252 

End DR iteration 4 with 1 parts

Start DR iteration 5: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 5] Elapsed real time: 0:00:03 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[Iter 5] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 5] Total (MB): Used  136  Alloctr  145  Proc 2252 

End DR iteration 5 with 1 parts

Start DR iteration 6: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 6] Elapsed real time: 0:00:03 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:18
[Iter 6] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 6] Total (MB): Used  136  Alloctr  145  Proc 2252 

End DR iteration 6 with 1 parts

Start DR iteration 7: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 7] Elapsed real time: 0:00:03 
[Iter 7] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:18
[Iter 7] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 7] Total (MB): Used  136  Alloctr  145  Proc 2252 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 8] Elapsed real time: 0:00:03 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:19
[Iter 8] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 8] Total (MB): Used  136  Alloctr  145  Proc 2252 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 9] Elapsed real time: 0:00:03 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:19
[Iter 9] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 9] Total (MB): Used  136  Alloctr  145  Proc 2252 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 10] Elapsed real time: 0:00:04 
[Iter 10] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:20
[Iter 10] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 10] Total (MB): Used  136  Alloctr  145  Proc 2252 

End DR iteration 10 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:04 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:20
[DR] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR] Total (MB): Used  120  Alloctr  130  Proc 2252 
[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:20
[DR: Done] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  130  Proc 2252 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822854 micron
Total Number of Contacts =             317659
Total Number of Wires =                340765
Total Number of PtConns =              22862
Total Number of Routed Wires =       340765
Total Routed Wire Length =           2818211 micron
Total Number of Routed Contacts =       317659
        Layer          M1 :      88068 micron
        Layer          M2 :     992342 micron
        Layer          M3 :     612939 micron
        Layer          M4 :     533771 micron
        Layer          M5 :     291540 micron
        Layer          M6 :      89509 micron
        Layer          M7 :     128371 micron
        Layer          M8 :      16240 micron
        Layer          M9 :      70072 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1307
        Via        VIA67C :         42
        Via   VIA67C(rot) :       4635
        Via        VIA56C :       6525
        Via        VIA45C :        531
        Via   VIA45C(rot) :      20450
        Via        VIA34C :      35510
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140044
        Via        VIA12C :      76369
        Via   VIA12C(rot) :        286
        Via        VIA12B :      29796
        Via   VIA12B(rot) :        894

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317659 vias)
 
    Layer VIA1       =  0.00% (0      / 107345  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107345  vias)
    Layer VIA2       =  0.00% (0      / 140051  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140051  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6525    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6525    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317659 vias)
 
    Layer VIA1       =  0.00% (0      / 107345  vias)
    Layer VIA2       =  0.00% (0      / 140051  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
    Layer VIA5       =  0.00% (0      / 6525    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317659 vias)
 
    Layer VIA1       =  0.00% (0      / 107345  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107345  vias)
    Layer VIA2       =  0.00% (0      / 140051  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140051  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6525    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6525    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 

Total number of nets = 29042
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29042 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2252 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 0
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2252 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822854 micron
Total Number of Contacts =             317659
Total Number of Wires =                341299
Total Number of PtConns =              22864
Total Number of Routed Wires =       341299
Total Routed Wire Length =           2818210 micron
Total Number of Routed Contacts =       317659
        Layer          M1 :      88068 micron
        Layer          M2 :     992342 micron
        Layer          M3 :     612939 micron
        Layer          M4 :     533771 micron
        Layer          M5 :     291540 micron
        Layer          M6 :      89509 micron
        Layer          M7 :     128371 micron
        Layer          M8 :      16240 micron
        Layer          M9 :      70072 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1307
        Via        VIA67C :         42
        Via   VIA67C(rot) :       4635
        Via        VIA56C :       6525
        Via        VIA45C :        531
        Via   VIA45C(rot) :      20450
        Via        VIA34C :      35510
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140044
        Via        VIA12C :      76369
        Via   VIA12C(rot) :        286
        Via        VIA12B :      29796
        Via   VIA12B(rot) :        894

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317659 vias)
 
    Layer VIA1       =  0.00% (0      / 107345  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107345  vias)
    Layer VIA2       =  0.00% (0      / 140051  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140051  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6525    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6525    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317659 vias)
 
    Layer VIA1       =  0.00% (0      / 107345  vias)
    Layer VIA2       =  0.00% (0      / 140051  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
    Layer VIA5       =  0.00% (0      / 6525    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317659 vias)
 
    Layer VIA1       =  0.00% (0      / 107345  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107345  vias)
    Layer VIA2       =  0.00% (0      / 140051  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140051  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6525    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6525    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 


Verify Summary:

Total number of nets = 29042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> route_detail -incremental true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 1
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2252 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used  125  Alloctr  134  Proc    0 
[Dr init] Total (MB): Used  126  Alloctr  136  Proc 2252 
Total number of nets = 29042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 11

Start DR iteration 11: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 11] Elapsed real time: 0:00:02 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 11] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 11] Total (MB): Used  135  Alloctr  145  Proc 2252 

End DR iteration 11 with 1 parts

Start DR iteration 12: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 12] Elapsed real time: 0:00:02 
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 12] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 12] Total (MB): Used  135  Alloctr  145  Proc 2252 

End DR iteration 12 with 1 parts

Start DR iteration 13: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 13] Elapsed real time: 0:00:02 
[Iter 13] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[Iter 13] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 13] Total (MB): Used  135  Alloctr  145  Proc 2252 

End DR iteration 13 with 1 parts

Start DR iteration 14: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 14] Elapsed real time: 0:00:02 
[Iter 14] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 14] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 14] Total (MB): Used  135  Alloctr  145  Proc 2252 

End DR iteration 14 with 1 parts

Start DR iteration 15: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 15] Elapsed real time: 0:00:03 
[Iter 15] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 15] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 15] Total (MB): Used  135  Alloctr  145  Proc 2252 

End DR iteration 15 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[DR] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR] Total (MB): Used  120  Alloctr  130  Proc 2252 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[DR: Done] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  130  Proc 2252 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822850 micron
Total Number of Contacts =             317658
Total Number of Wires =                340763
Total Number of PtConns =              22864
Total Number of Routed Wires =       340763
Total Routed Wire Length =           2818206 micron
Total Number of Routed Contacts =       317658
        Layer          M1 :      88067 micron
        Layer          M2 :     992330 micron
        Layer          M3 :     612948 micron
        Layer          M4 :     533771 micron
        Layer          M5 :     291539 micron
        Layer          M6 :      89511 micron
        Layer          M7 :     128371 micron
        Layer          M8 :      16240 micron
        Layer          M9 :      70072 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1307
        Via        VIA67C :         42
        Via   VIA67C(rot) :       4635
        Via        VIA56C :       6526
        Via        VIA45C :        531
        Via   VIA45C(rot) :      20450
        Via        VIA34C :      35510
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140044
        Via        VIA12C :      76367
        Via   VIA12C(rot) :        285
        Via        VIA12B :      29797
        Via   VIA12B(rot) :        894

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107343  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107343  vias)
    Layer VIA2       =  0.00% (0      / 140051  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140051  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107343  vias)
    Layer VIA2       =  0.00% (0      / 140051  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107343  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107343  vias)
    Layer VIA2       =  0.00% (0      / 140051  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140051  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 

Total number of nets = 29042
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29042 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2252 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 0
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2252 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822850 micron
Total Number of Contacts =             317658
Total Number of Wires =                341297
Total Number of PtConns =              22864
Total Number of Routed Wires =       341297
Total Routed Wire Length =           2818206 micron
Total Number of Routed Contacts =       317658
        Layer          M1 :      88067 micron
        Layer          M2 :     992330 micron
        Layer          M3 :     612948 micron
        Layer          M4 :     533771 micron
        Layer          M5 :     291539 micron
        Layer          M6 :      89511 micron
        Layer          M7 :     128371 micron
        Layer          M8 :      16240 micron
        Layer          M9 :      70072 micron
        Via   VIA89C(rot) :       1261
        Via        VIA78C :       1307
        Via        VIA67C :         42
        Via   VIA67C(rot) :       4635
        Via        VIA56C :       6526
        Via        VIA45C :        531
        Via   VIA45C(rot) :      20450
        Via        VIA34C :      35510
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140044
        Via        VIA12C :      76367
        Via   VIA12C(rot) :        285
        Via        VIA12B :      29797
        Via   VIA12B(rot) :        894

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107343  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107343  vias)
    Layer VIA2       =  0.00% (0      / 140051  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140051  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107343  vias)
    Layer VIA2       =  0.00% (0      / 140051  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317658 vias)
 
    Layer VIA1       =  0.00% (0      / 107343  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107343  vias)
    Layer VIA2       =  0.00% (0      / 140051  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140051  vias)
    Layer VIA3       =  0.00% (0      / 35512   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35512   vias)
    Layer VIA4       =  0.00% (0      / 20981   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20981   vias)
    Layer VIA5       =  0.00% (0      / 6526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6526    vias)
    Layer VIA6       =  0.00% (0      / 4677    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4677    vias)
    Layer VIA7       =  0.00% (0      / 1307    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1307    vias)
    Layer VIA8       =  0.00% (0      / 1261    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1261    vias)
 


Verify Summary:

Total number of nets = 29042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # =============== Optimized Route ================ #
icc2_shell> # ================================================ #
icc2_shell> route_opt
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Route-opt command begin                   CPU:   445 s (  0.12 hr )  ELAPSE:   381 s (  0.11 hr )  MEM-PEAK:   991 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Information: The stitching and editing of coupling caps is turned OFF for design 'RV32I.dlib:RV32I_route.design'. (TIM-125)
Information: Design RV32I_route has 29042 nets, 0 global routed, 29040 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 6
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 29040 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29040, routed nets = 29040, across physical hierarchy nets = 0, parasitics cached nets = 29040, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt timing update complete          CPU:   456 s (  0.13 hr )  ELAPSE:   383 s (  0.11 hr )  MEM-PEAK:   991 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_clk
8: scan_clk
9: comp_paths

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0172     0.0172      1   0.0221     0.4822     62
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0172     0.0172      1   0.0221     0.4822     62        -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0172     0.0172      1   0.0221     0.4822     62        -        -          -    380086.28      23894
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0172     0.0172      1   0.0221     0.4822     62        -        -          -    380086.28      23894
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 6 threads
Route-opt initialization complete         CPU:   457 s (  0.13 hr )  ELAPSE:   384 s (  0.11 hr )  MEM-PEAK:   991 MB
Use advanced legalizer engine : 0
Route-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)

Route-opt optimization Phase 1 Iter  1          0.03      0.53         0       0.380           -           0.107

Route-opt optimization Phase 2 Iter  1          0.03      0.53         0       0.380           -           0.107
Route-opt optimization Phase 2 Iter  2          0.00      0.53         0       0.380           -           0.107
Route-opt optimization Phase 2 Iter  3          0.00      0.53         0       0.380           -           0.107
Route-opt optimization Phase 2 Iter  4          0.00      0.53         0       0.380           -           0.107
Route-opt optimization Phase 2 Iter  5          0.00      0.53         0       0.380           -           0.107
Route-opt optimization Phase 2 Iter  6          0.00      0.53         0       0.380           -           0.107
Route-opt optimization Phase 2 Iter  7          0.00      0.53         0       0.380           -           0.107
Route-opt optimization Phase 2 Iter  8          0.00      0.53         0       0.380           -           0.107

Route-opt optimization Phase 3 Iter  1          0.00      0.53         0       0.380           -           0.107

Route-opt optimization Phase 4 Iter  1          0.00      0.53         0       0.380           -           0.107
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483649.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483648.design
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483649.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483650.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483651.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483652.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483653.design
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483650.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483651.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483652.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483653.design (time 0s)
Route-opt optimization Phase 4 Iter  2          0.00      0.00         0       0.380           -           0.107

Route-opt optimization complete                 0.00      0.00         0       0.380           -           0.107
Information: Serialized np data
INFO: timer data saved to /tmp/RV32I_route_83269_265936896.timdat

Route-opt route preserve complete         CPU:   460 s (  0.13 hr )  ELAPSE:   386 s (  0.11 hr )  MEM-PEAK:   991 MB
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 26432 total shapes.
Cached 9901 vias out of 387950 total vias.

Legalizing Top Level Design RV32I ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.03583e+06        23942        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  23942
number of references:                80
number of site rows:                353
number of locations attempted:   521302
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       23412 (400852 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.062 um ( 0.02 row height)
rms weighted cell displacement:   0.062 um ( 0.02 row height)
max cell displacement:            3.880 um ( 1.35 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:               80
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: FD_Reg/PLACE_ropt_h_inst_148470 (NBUFFX2)
  Input location: (857.058,491.64)
  Legal location: (857.04,487.76)
  Displacement:   3.880 um ( 1.35 row height)
Cell: PLACE_ropt_h_inst_148435 (DELLN1X2)
  Input location: (946.64,780.95)
  Legal location: (947.28,784.4)
  Displacement:   3.509 um ( 1.22 row height)
Cell: PLACE_ropt_h_inst_148434 (DELLN1X2)
  Input location: (946.64,780.912)
  Legal location: (948.56,778.64)
  Displacement:   2.975 um ( 1.03 row height)
Cell: DE_Reg/PLACE_ropt_h_inst_148472 (NBUFFX2)
  Input location: (1001.04,551.1)
  Legal location: (1001.04,554)
  Displacement:   2.900 um ( 1.01 row height)
Cell: DAT_MEM/data_mem_reg[114][4] (SDFFARX1)
  Input location: (495.76,456.08)
  Legal location: (496.08,453.2)
  Displacement:   2.898 um ( 1.01 row height)
Cell: MW_Reg/PLACE_copt_h_inst_148230 (NBUFFX2)
  Input location: (1037.52,738.32)
  Legal location: (1040.4,738.32)
  Displacement:   2.880 um ( 1.00 row height)
Cell: PLACE_ropt_h_inst_148433 (NBUFFX4)
  Input location: (946.64,780.912)
  Legal location: (945.04,778.64)
  Displacement:   2.779 um ( 0.96 row height)
Cell: PLACE_copt_h_inst_82220 (NBUFFX2)
  Input location: (945.68,778.64)
  Legal location: (943.12,778.64)
  Displacement:   2.560 um ( 0.89 row height)
Cell: MW_Reg/PLACE_ropt_h_inst_148436 (NBUFFX2)
  Input location: (915.3,766.16)
  Legal location: (916.88,764.24)
  Displacement:   2.487 um ( 0.86 row height)
Cell: EM_Reg/PLACE_HFSBUF_233590_25962 (NBUFFX2)
  Input location: (947.6,784.4)
  Legal location: (945.36,784.4)
  Displacement:   2.240 um ( 0.78 row height)

Legalization succeeded.
Total Legalizer CPU: 3.406
----------------------------------------------------------------

Route-opt legalization complete           CPU:   463 s (  0.13 hr )  ELAPSE:   389 s (  0.11 hr )  MEM-PEAK:   991 MB
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used  113  Alloctr  122  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  114  Alloctr  123  Proc 2252 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Analysis] Stage (MB): Used  113  Alloctr  122  Proc    0 
[ECO: Analysis] Total (MB): Used  114  Alloctr  123  Proc 2252 
Num of eco nets = 29090
Num of open eco nets = 269
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used  117  Alloctr  126  Proc    0 
[ECO: Init] Total (MB): Used  118  Alloctr  128  Proc 2252 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  122  Alloctr  132  Proc 2252 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1118.88,1116.64)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  126  Alloctr  135  Proc 2252 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 29090
Number of nets to route  = 269
Number of nets with min-layer-mode soft = 501
Number of nets with min-layer-mode soft-cost-medium = 501
Number of nets with max-layer-mode hard = 501
233 nets are partially connected,
 of which 233 are detail routed and 0 are global routed.
28821 nets are fully connected,
 of which 28821 are detail routed and 0 are global routed.
334 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  135  Alloctr  144  Proc 2252 
Average gCell capacity  1.52     on layer (1)    M1
Average gCell capacity  8.52     on layer (2)    M2
Average gCell capacity  4.21     on layer (3)    M3
Average gCell capacity  4.11     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  1.62     on layer (6)    M6
Average gCell capacity  0.77     on layer (7)    M7
Average gCell capacity  0.41     on layer (8)    M8
Average gCell capacity  0.32     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.75  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1351404
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Congestion map] Total (MB): Used  152  Alloctr  161  Proc 2252 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  162  Proc 2252 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  154  Alloctr  162  Proc 2252 
Information: Using 6 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  162  Proc 2252 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3997 Max = 7 GRCs =  8327 (2.77%)
Initial. H routing: Overflow =   696 Max = 6 (GRCs =   4) GRCs =   839 (0.56%)
Initial. V routing: Overflow =  3301 Max = 7 (GRCs =   1) GRCs =  7488 (4.99%)
Initial. M1         Overflow =    13 Max = 7 (GRCs =   1) GRCs =    22 (0.01%)
Initial. M2         Overflow =   273 Max = 6 (GRCs =   4) GRCs =   222 (0.15%)
Initial. M3         Overflow =  2633 Max = 4 (GRCs =   2) GRCs =  6262 (4.17%)
Initial. M4         Overflow =   408 Max = 5 (GRCs =   1) GRCs =   579 (0.39%)
Initial. M5         Overflow =   612 Max = 2 (GRCs =  11) GRCs =  1093 (0.73%)
Initial. M6         Overflow =    14 Max = 1 (GRCs =  31) GRCs =    31 (0.02%)
Initial. M7         Overflow =    40 Max = 1 (GRCs = 105) GRCs =   105 (0.07%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
Initial. M9         Overflow =     1 Max = 1 (GRCs =   6) GRCs =     6 (0.00%)

Initial. Total Wire Length = 8757.58
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 860.22
Initial. Layer M3 wire length = 1432.63
Initial. Layer M4 wire length = 3640.81
Initial. Layer M5 wire length = 2012.42
Initial. Layer M6 wire length = 397.39
Initial. Layer M7 wire length = 408.45
Initial. Layer M8 wire length = 1.76
Initial. Layer M9 wire length = 3.88
Initial. Total Number of Contacts = 884
Initial. Via VIA12C count = 265
Initial. Via VIA23C count = 229
Initial. Via VIA34C count = 217
Initial. Via VIA45C count = 121
Initial. Via VIA56C count = 28
Initial. Via VIA67C count = 20
Initial. Via VIA78C count = 2
Initial. Via VIA89C count = 2
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  154  Alloctr  162  Proc 2252 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3843 Max = 7 GRCs =  8221 (2.74%)
phase1. H routing: Overflow =   651 Max = 6 (GRCs =   4) GRCs =   805 (0.54%)
phase1. V routing: Overflow =  3192 Max = 7 (GRCs =   1) GRCs =  7416 (4.94%)
phase1. M1         Overflow =    13 Max = 7 (GRCs =   1) GRCs =    22 (0.01%)
phase1. M2         Overflow =   274 Max = 6 (GRCs =   4) GRCs =   223 (0.15%)
phase1. M3         Overflow =  2550 Max = 4 (GRCs =   1) GRCs =  6218 (4.14%)
phase1. M4         Overflow =   361 Max = 3 (GRCs =   6) GRCs =   544 (0.36%)
phase1. M5         Overflow =   588 Max = 2 (GRCs =  12) GRCs =  1066 (0.71%)
phase1. M6         Overflow =    14 Max = 1 (GRCs =  31) GRCs =    31 (0.02%)
phase1. M7         Overflow =    40 Max = 1 (GRCs = 105) GRCs =   105 (0.07%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
phase1. M9         Overflow =     0 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)

phase1. Total Wire Length = 9146.09
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1036.56
phase1. Layer M3 wire length = 1508.88
phase1. Layer M4 wire length = 3614.52
phase1. Layer M5 wire length = 2001.89
phase1. Layer M6 wire length = 511.79
phase1. Layer M7 wire length = 402.69
phase1. Layer M8 wire length = 66.88
phase1. Layer M9 wire length = 2.88
phase1. Total Number of Contacts = 1000
phase1. Via VIA12C count = 265
phase1. Via VIA23C count = 238
phase1. Via VIA34C count = 247
phase1. Via VIA45C count = 169
phase1. Via VIA56C count = 51
phase1. Via VIA67C count = 24
phase1. Via VIA78C count = 2
phase1. Via VIA89C count = 4
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  154  Alloctr  162  Proc 2252 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3705 Max = 7 GRCs =  8104 (2.70%)
phase2. H routing: Overflow =   622 Max = 6 (GRCs =  4) GRCs =   780 (0.52%)
phase2. V routing: Overflow =  3083 Max = 7 (GRCs =  1) GRCs =  7324 (4.88%)
phase2. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase2. M2         Overflow =   283 Max = 6 (GRCs =  4) GRCs =   228 (0.15%)
phase2. M3         Overflow =  2482 Max = 3 (GRCs = 20) GRCs =  6168 (4.11%)
phase2. M4         Overflow =   323 Max = 3 (GRCs =  2) GRCs =   513 (0.34%)
phase2. M5         Overflow =   564 Max = 2 (GRCs = 12) GRCs =  1042 (0.69%)
phase2. M6         Overflow =    14 Max = 1 (GRCs = 32) GRCs =    32 (0.02%)
phase2. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase2. Total Wire Length = 9545.90
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 1033.89
phase2. Layer M3 wire length = 1365.05
phase2. Layer M4 wire length = 3431.01
phase2. Layer M5 wire length = 2380.10
phase2. Layer M6 wire length = 1104.82
phase2. Layer M7 wire length = 207.36
phase2. Layer M8 wire length = 23.68
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 1135
phase2. Via VIA12C count = 265
phase2. Via VIA23C count = 238
phase2. Via VIA34C count = 268
phase2. Via VIA45C count = 207
phase2. Via VIA56C count = 129
phase2. Via VIA67C count = 24
phase2. Via VIA78C count = 2
phase2. Via VIA89C count = 2
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  154  Alloctr  162  Proc 2252 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 37.00 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 30.76 %
Peak    horizontal track utilization = 150.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -16  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  138  Alloctr  148  Proc 2252 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   15  Alloctr   15  Proc    0 
[GR: Done] Total (MB): Used  138  Alloctr  148  Proc 2252 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  122  Alloctr  132  Proc 2252 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: GR] Stage (MB): Used  121  Alloctr  130  Proc    0 
[ECO: GR] Total (MB): Used  122  Alloctr  132  Proc 2252 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 6 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  121  Alloctr  131  Proc 2252 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Number of wires with overlap after iteration 0 = 581 of 1527


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    3  Proc   37 
[Track Assign: Iteration 0] Total (MB): Used  123  Alloctr  131  Proc 2290 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    3  Proc   52 
[Track Assign: Iteration 1] Total (MB): Used  123  Alloctr  131  Proc 2305 

Number of wires with overlap after iteration 1 = 300 of 1284


Wire length and via report:
---------------------------
Number of M1 wires: 76           POLYCON: 0
Number of M2 wires: 399                  VIA12C: 351
Number of M3 wires: 259                  VIA23C: 310
Number of M4 wires: 233                  VIA34C: 274
Number of M5 wires: 210                  VIA45C: 211
Number of M6 wires: 88           VIA56C: 127
Number of M7 wires: 15           VIA67C: 24
Number of M8 wires: 2            VIA78C: 2
Number of M9 wires: 2            VIA89C: 2
Total number of wires: 1284              vias: 1301

Total M1 wire length: 18.6
Total M2 wire length: 874.5
Total M3 wire length: 1406.6
Total M4 wire length: 3342.0
Total M5 wire length: 2400.0
Total M6 wire length: 1106.9
Total M7 wire length: 205.8
Total M8 wire length: 23.0
Total M9 wire length: 1.0
Total wire length: 9378.4

Longest M1 wire length: 1.0
Longest M2 wire length: 67.2
Longest M3 wire length: 155.5
Longest M4 wire length: 126.4
Longest M5 wire length: 143.4
Longest M6 wire length: 131.8
Longest M7 wire length: 67.8
Longest M8 wire length: 20.5
Longest M9 wire length: 0.5


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   52 
[Track Assign: Done] Total (MB): Used  118  Alloctr  128  Proc 2305 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[ECO: CDR] Stage (MB): Used  117  Alloctr  126  Proc   52 
[ECO: CDR] Total (MB): Used  118  Alloctr  128  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  15
Checked 8/100 Partitions, Violations =  17
Checked 12/100 Partitions, Violations = 64
Checked 16/100 Partitions, Violations = 82
Checked 20/100 Partitions, Violations = 124
Checked 24/100 Partitions, Violations = 267
Checked 28/100 Partitions, Violations = 268
Checked 32/100 Partitions, Violations = 321
Checked 36/100 Partitions, Violations = 408
Checked 40/100 Partitions, Violations = 443
Checked 44/100 Partitions, Violations = 508
Checked 48/100 Partitions, Violations = 690
Checked 52/100 Partitions, Violations = 721
Checked 56/100 Partitions, Violations = 831
Checked 60/100 Partitions, Violations = 866
Checked 64/100 Partitions, Violations = 884
Checked 68/100 Partitions, Violations = 974
Checked 72/100 Partitions, Violations = 1124
Checked 76/100 Partitions, Violations = 1190
Checked 80/100 Partitions, Violations = 1239
Checked 84/100 Partitions, Violations = 1243
Checked 88/100 Partitions, Violations = 1243
Checked 92/100 Partitions, Violations = 1300
Checked 96/100 Partitions, Violations = 1321
Checked 100/100 Partitions, Violations =        1343

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1343

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2305 

Total Wire Length =                    2822941 micron
Total Number of Contacts =             317909
Total Number of Wires =                340936
Total Number of PtConns =              22775
Total Number of Routed Wires =       340936
Total Routed Wire Length =           2818316 micron
Total Number of Routed Contacts =       317909
        Layer          M1 :      88063 micron
        Layer          M2 :     992504 micron
        Layer          M3 :     613218 micron
        Layer          M4 :     534054 micron
        Layer          M5 :     291569 micron
        Layer          M6 :      89022 micron
        Layer          M7 :     128195 micron
        Layer          M8 :      16263 micron
        Layer          M9 :      70053 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1309
        Via        VIA67C :         32
        Via   VIA67C(rot) :       4641
        Via        VIA56C :       6487
        Via        VIA45C :        505
        Via   VIA45C(rot) :      20474
        Via        VIA34C :      35574
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140158
        Via        VIA12C :      76456
        Via   VIA12C(rot) :        264
        Via        VIA12B :      29843
        Via   VIA12B(rot) :        894

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317909 vias)
 
    Layer VIA1       =  0.00% (0      / 107457  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107457  vias)
    Layer VIA2       =  0.00% (0      / 140165  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140165  vias)
    Layer VIA3       =  0.00% (0      / 35576   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35576   vias)
    Layer VIA4       =  0.00% (0      / 20979   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20979   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4673    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4673    vias)
    Layer VIA7       =  0.00% (0      / 1309    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1309    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317909 vias)
 
    Layer VIA1       =  0.00% (0      / 107457  vias)
    Layer VIA2       =  0.00% (0      / 140165  vias)
    Layer VIA3       =  0.00% (0      / 35576   vias)
    Layer VIA4       =  0.00% (0      / 20979   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
    Layer VIA6       =  0.00% (0      / 4673    vias)
    Layer VIA7       =  0.00% (0      / 1309    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317909 vias)
 
    Layer VIA1       =  0.00% (0      / 107457  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107457  vias)
    Layer VIA2       =  0.00% (0      / 140165  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140165  vias)
    Layer VIA3       =  0.00% (0      / 35576   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35576   vias)
    Layer VIA4       =  0.00% (0      / 20979   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20979   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4673    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4673    vias)
    Layer VIA7       =  0.00% (0      / 1309    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1309    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
Total number of nets = 29090, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/193 Partitions, Violations =  1224
Routed  2/193 Partitions, Violations =  1224
Routed  3/193 Partitions, Violations =  1150
Routed  4/193 Partitions, Violations =  1150
Routed  5/193 Partitions, Violations =  1150
Routed  6/193 Partitions, Violations =  1150
Routed  7/193 Partitions, Violations =  1091
Routed  8/193 Partitions, Violations =  1061
Routed  9/193 Partitions, Violations =  1061
Routed  10/193 Partitions, Violations = 1052
Routed  11/193 Partitions, Violations = 1022
Routed  12/193 Partitions, Violations = 1022
Routed  13/193 Partitions, Violations = 1022
Routed  14/193 Partitions, Violations = 986
Routed  15/193 Partitions, Violations = 977
Routed  16/193 Partitions, Violations = 977
Routed  17/193 Partitions, Violations = 977
Routed  18/193 Partitions, Violations = 959
Routed  19/193 Partitions, Violations = 882
Routed  20/193 Partitions, Violations = 882
Routed  21/193 Partitions, Violations = 876
Routed  22/193 Partitions, Violations = 870
Routed  23/193 Partitions, Violations = 870
Routed  24/193 Partitions, Violations = 870
Routed  25/193 Partitions, Violations = 831
Routed  26/193 Partitions, Violations = 811
Routed  27/193 Partitions, Violations = 811
Routed  28/193 Partitions, Violations = 811
Routed  29/193 Partitions, Violations = 811
Routed  30/193 Partitions, Violations = 723
Routed  31/193 Partitions, Violations = 723
Routed  32/193 Partitions, Violations = 712
Routed  33/193 Partitions, Violations = 712
Routed  34/193 Partitions, Violations = 712
Routed  35/193 Partitions, Violations = 699
Routed  36/193 Partitions, Violations = 667
Routed  37/193 Partitions, Violations = 667
Routed  38/193 Partitions, Violations = 639
Routed  39/193 Partitions, Violations = 639
Routed  40/193 Partitions, Violations = 639
Routed  41/193 Partitions, Violations = 634
Routed  42/193 Partitions, Violations = 608
Routed  43/193 Partitions, Violations = 605
Routed  44/193 Partitions, Violations = 587
Routed  45/193 Partitions, Violations = 560
Routed  46/193 Partitions, Violations = 560
Routed  47/193 Partitions, Violations = 550
Routed  48/193 Partitions, Violations = 550
Routed  49/193 Partitions, Violations = 539
Routed  50/193 Partitions, Violations = 530
Routed  51/193 Partitions, Violations = 530
Routed  52/193 Partitions, Violations = 530
Routed  53/193 Partitions, Violations = 530
Routed  54/193 Partitions, Violations = 523
Routed  55/193 Partitions, Violations = 514
Routed  56/193 Partitions, Violations = 514
Routed  57/193 Partitions, Violations = 511
Routed  58/193 Partitions, Violations = 511
Routed  59/193 Partitions, Violations = 509
Routed  60/193 Partitions, Violations = 505
Routed  61/193 Partitions, Violations = 505
Routed  62/193 Partitions, Violations = 500
Routed  63/193 Partitions, Violations = 494
Routed  64/193 Partitions, Violations = 494
Routed  65/193 Partitions, Violations = 491
Routed  66/193 Partitions, Violations = 491
Routed  67/193 Partitions, Violations = 487
Routed  68/193 Partitions, Violations = 487
Routed  69/193 Partitions, Violations = 456
Routed  70/193 Partitions, Violations = 457
Routed  71/193 Partitions, Violations = 457
Routed  72/193 Partitions, Violations = 436
Routed  73/193 Partitions, Violations = 438
Routed  74/193 Partitions, Violations = 438
Routed  75/193 Partitions, Violations = 433
Routed  76/193 Partitions, Violations = 418
Routed  77/193 Partitions, Violations = 418
Routed  78/193 Partitions, Violations = 418
Routed  79/193 Partitions, Violations = 413
Routed  80/193 Partitions, Violations = 385
Routed  81/193 Partitions, Violations = 380
Routed  82/193 Partitions, Violations = 375
Routed  83/193 Partitions, Violations = 379
Routed  84/193 Partitions, Violations = 379
Routed  85/193 Partitions, Violations = 365
Routed  86/193 Partitions, Violations = 365
Routed  87/193 Partitions, Violations = 367
Routed  88/193 Partitions, Violations = 368
Routed  89/193 Partitions, Violations = 368
Routed  90/193 Partitions, Violations = 363
Routed  91/193 Partitions, Violations = 361
Routed  92/193 Partitions, Violations = 343
Routed  93/193 Partitions, Violations = 343
Routed  94/193 Partitions, Violations = 339
Routed  95/193 Partitions, Violations = 335
Routed  96/193 Partitions, Violations = 335
Routed  97/193 Partitions, Violations = 335
Routed  98/193 Partitions, Violations = 335
Routed  99/193 Partitions, Violations = 328
Routed  100/193 Partitions, Violations =        328
Routed  101/193 Partitions, Violations =        326
Routed  102/193 Partitions, Violations =        301
Routed  103/193 Partitions, Violations =        298
Routed  104/193 Partitions, Violations =        298
Routed  105/193 Partitions, Violations =        295
Routed  106/193 Partitions, Violations =        292
Routed  107/193 Partitions, Violations =        292
Routed  108/193 Partitions, Violations =        290
Routed  109/193 Partitions, Violations =        290
Routed  110/193 Partitions, Violations =        288
Routed  111/193 Partitions, Violations =        285
Routed  112/193 Partitions, Violations =        285
Routed  113/193 Partitions, Violations =        284
Routed  114/193 Partitions, Violations =        284
Routed  115/193 Partitions, Violations =        280
Routed  116/193 Partitions, Violations =        280
Routed  117/193 Partitions, Violations =        261
Routed  118/193 Partitions, Violations =        263
Routed  119/193 Partitions, Violations =        263
Routed  120/193 Partitions, Violations =        263
Routed  121/193 Partitions, Violations =        263
Routed  122/193 Partitions, Violations =        258
Routed  123/193 Partitions, Violations =        249
Routed  124/193 Partitions, Violations =        210
Routed  125/193 Partitions, Violations =        210
Routed  126/193 Partitions, Violations =        210
Routed  127/193 Partitions, Violations =        195
Routed  128/193 Partitions, Violations =        195
Routed  129/193 Partitions, Violations =        195
Routed  130/193 Partitions, Violations =        182
Routed  131/193 Partitions, Violations =        182
Routed  132/193 Partitions, Violations =        184
Routed  133/193 Partitions, Violations =        170
Routed  134/193 Partitions, Violations =        170
Routed  135/193 Partitions, Violations =        170
Routed  136/193 Partitions, Violations =        166
Routed  137/193 Partitions, Violations =        162
Routed  138/193 Partitions, Violations =        162
Routed  139/193 Partitions, Violations =        146
Routed  140/193 Partitions, Violations =        146
Routed  141/193 Partitions, Violations =        146
Routed  142/193 Partitions, Violations =        144
Routed  143/193 Partitions, Violations =        147
Routed  144/193 Partitions, Violations =        147
Routed  145/193 Partitions, Violations =        146
Routed  146/193 Partitions, Violations =        128
Routed  147/193 Partitions, Violations =        130
Routed  148/193 Partitions, Violations =        130
Routed  149/193 Partitions, Violations =        130
Routed  150/193 Partitions, Violations =        130
Routed  151/193 Partitions, Violations =        122
Routed  152/193 Partitions, Violations =        117
Routed  153/193 Partitions, Violations =        117
Routed  154/193 Partitions, Violations =        109
Routed  155/193 Partitions, Violations =        110
Routed  156/193 Partitions, Violations =        110
Routed  157/193 Partitions, Violations =        110
Routed  158/193 Partitions, Violations =        110
Routed  159/193 Partitions, Violations =        105
Routed  160/193 Partitions, Violations =        96
Routed  161/193 Partitions, Violations =        96
Routed  162/193 Partitions, Violations =        96
Routed  163/193 Partitions, Violations =        94
Routed  164/193 Partitions, Violations =        85
Routed  165/193 Partitions, Violations =        83
Routed  166/193 Partitions, Violations =        83
Routed  167/193 Partitions, Violations =        83
Routed  168/193 Partitions, Violations =        77
Routed  169/193 Partitions, Violations =        77
Routed  170/193 Partitions, Violations =        77
Routed  171/193 Partitions, Violations =        69
Routed  172/193 Partitions, Violations =        68
Routed  173/193 Partitions, Violations =        68
Routed  174/193 Partitions, Violations =        67
Routed  175/193 Partitions, Violations =        67
Routed  176/193 Partitions, Violations =        60
Routed  177/193 Partitions, Violations =        55
Routed  178/193 Partitions, Violations =        54
Routed  179/193 Partitions, Violations =        54
Routed  180/193 Partitions, Violations =        50
Routed  181/193 Partitions, Violations =        50
Routed  182/193 Partitions, Violations =        49
Routed  183/193 Partitions, Violations =        49
Routed  184/193 Partitions, Violations =        49
Routed  185/193 Partitions, Violations =        49
Routed  186/193 Partitions, Violations =        49
Routed  187/193 Partitions, Violations =        48
Routed  188/193 Partitions, Violations =        45
Routed  189/193 Partitions, Violations =        42
Routed  190/193 Partitions, Violations =        42
Routed  191/193 Partitions, Violations =        40
Routed  192/193 Partitions, Violations =        39
Routed  193/193 Partitions, Violations =        38

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      38
        Diff net spacing : 7
        Diff net var rule spacing : 6
        Less than minimum area : 4
        Less than NDR width : 2
        Same net spacing : 1
        Short : 5
        Internal-only types : 13

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 0 with 193 parts

Start DR iteration 1: non-uniform partition
Routed  1/21 Partitions, Violations =   30
Routed  2/21 Partitions, Violations =   19
Routed  3/21 Partitions, Violations =   19
Routed  4/21 Partitions, Violations =   20
Routed  5/21 Partitions, Violations =   18
Routed  6/21 Partitions, Violations =   17
Routed  7/21 Partitions, Violations =   16
Routed  8/21 Partitions, Violations =   11
Routed  9/21 Partitions, Violations =   11
Routed  10/21 Partitions, Violations =  9
Routed  11/21 Partitions, Violations =  9
Routed  12/21 Partitions, Violations =  9
Routed  13/21 Partitions, Violations =  8
Routed  14/21 Partitions, Violations =  5
Routed  15/21 Partitions, Violations =  5
Routed  16/21 Partitions, Violations =  6
Routed  17/21 Partitions, Violations =  5
Routed  18/21 Partitions, Violations =  8
Routed  19/21 Partitions, Violations =  8
Routed  20/21 Partitions, Violations =  8
Routed  21/21 Partitions, Violations =  8

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8
        Diff net spacing : 3
        Diff net var rule spacing : 4
        Less than minimum area : 1

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 1 with 21 parts

Start DR iteration 2: non-uniform partition
Routed  1/4 Partitions, Violations =    1
Routed  2/4 Partitions, Violations =    1
Routed  3/4 Partitions, Violations =    1
Routed  4/4 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 2] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 2] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 2 with 4 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 3] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 3] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[Iter 4] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 4] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

Nets that have been changed:
Net 1 = pc_out[27]
Net 2 = ropt_net_108295
Net 3 = pc_out[6]
Net 4 = MemWriteM
Net 5 = PLACE_HFSNET_3269
Net 6 = ropt_net_108369
Net 7 = DAT_MEM/PLACE_HFSNET_3301
Net 8 = PLACE_HFSNET_4564
Net 9 = PLACE_HFSNET_179
Net 10 = DAT_MEM/PLACE_HFSNET_4706
Net 11 = ropt_net_108370
Net 12 = optlc_net_108052
Net 13 = PLACE_HFSNET_4247
Net 14 = ropt_net_108371
Net 15 = MW_Reg/ropt_net_108372
Net 16 = DAT_MEM/copt_net_86135
Net 17 = DAT_MEM/ropt_net_108373
Net 18 = DAT_MEM/ropt_net_108374
Net 19 = DAT_MEM/ropt_net_108375
Net 20 = U0_Mux4x1/copt_net_108106
Net 21 = PLACE_HFSNET_4335
Net 22 = FD_Reg/ropt_net_108376
Net 23 = InstD[16]
Net 24 = pc_current[23]
Net 25 = PCD[27]
Net 26 = PCPlus4F[23]
Net 27 = PCPlus4D[28]
Net 28 = PCPlus4D[27]
Net 29 = PCPlus4D[21]
Net 30 = PCPlus4D[16]
Net 31 = PCPlus4D[10]
Net 32 = PCPlus4D[0]
Net 33 = ResultW[27]
Net 34 = ResultW[11]
Net 35 = RD1D[4]
Net 36 = RD1D[3]
Net 37 = RD1D[0]
Net 38 = RD2D[2]
Net 39 = RD1E[31]
Net 40 = PCE[24]
Net 41 = PCE[19]
Net 42 = PCE[5]
Net 43 = PCE[2]
Net 44 = ImmExtE[12]
Net 45 = ImmExtE[6]
Net 46 = PCPlus4E[9]
Net 47 = PCPlus4E[6]
Net 48 = SrcBE1[7]
Net 49 = ALUResultM[26]
Net 50 = ALUResultM[13]
Net 51 = SrcBE2[12]
Net 52 = FD_Reg/PCPlus4D[16]
Net 53 = SrcAE[5]
Net 54 = ALUResultE[17]
Net 55 = PCTargetE[27]
Net 56 = PCTargetE[6]
Net 57 = RF/ropt_net_108262
Net 58 = PCPlus4M[31]
Net 59 = PCPlus4M[9]
Net 60 = DAT_MEM/copt_net_62643
Net 61 = PC/n82
Net 62 = DAT_MEM/copt_net_62651
Net 63 = MW_Reg/ropt_net_108377
Net 64 = PC/n196
Net 65 = DAT_MEM/ropt_net_108378
Net 66 = DAT_MEM/copt_net_62667
Net 67 = DE_Reg/ropt_net_108379
Net 68 = copt_net_108132
Net 69 = U0_Mux4x1/ropt_net_108380
Net 70 = RF/ropt_net_108381
Net 71 = DAT_MEM/copt_net_62703
Net 72 = DAT_MEM/copt_net_62706
Net 73 = DAT_MEM/ropt_net_108382
Net 74 = DAT_MEM/copt_net_108149
Net 75 = MW_Reg/ropt_net_108383
Net 76 = RF/ropt_net_108384
Net 77 = FD_Reg/ropt_net_108385
Net 78 = FD_Reg/PCD[27]
Net 79 = FD_Reg/aps_rename_3_3_3_
Net 80 = DAT_MEM/copt_net_62729
Net 81 = FD_Reg/n32
Net 82 = FD_Reg/n80
Net 83 = FD_Reg/n999
Net 84 = FD_Reg/n373
Net 85 = FD_Reg/n383
Net 86 = FD_Reg/n385
Net 87 = FD_Reg/n394
Net 88 = RF/ropt_net_108386
Net 89 = JMPADDER/add_9/ropt_net_108387
Net 90 = DAT_MEM/PLACE_HFSNET_510
Net 91 = DAT_MEM/PLACE_HFSNET_4982
Net 92 = ropt_net_108388
Net 93 = DAT_MEM/PLACE_HFSNET_5004
Net 94 = EM_Reg/copt_net_108160
Net 95 = MW_Reg/copt_net_108162
Net 96 = MW_Reg/copt_net_108164
Net 97 = DE_Reg/ropt_net_108390
Net 98 = DAT_MEM/PLACE_HFSNET_519
Net 99 = DAT_MEM/PLACE_HFSNET_548
Net 100 = DAT_MEM/PLACE_HFSNET_560
.... and 363 other nets
Total number of changed nets = 463 (out of 29090)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[DR: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  130  Proc 2305 
[ECO: DR] Elapsed real time: 0:00:07 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:31
[ECO: DR] Stage (MB): Used  119  Alloctr  128  Proc   52 
[ECO: DR] Total (MB): Used  120  Alloctr  130  Proc 2305 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822859 micron
Total Number of Contacts =             317892
Total Number of Wires =                341098
Total Number of PtConns =              22885
Total Number of Routed Wires =       341098
Total Routed Wire Length =           2818209 micron
Total Number of Routed Contacts =       317892
        Layer          M1 :      88088 micron
        Layer          M2 :     992482 micron
        Layer          M3 :     613451 micron
        Layer          M4 :     534116 micron
        Layer          M5 :     291292 micron
        Layer          M6 :      88935 micron
        Layer          M7 :     128184 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6487
        Via        VIA45C :        493
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35608
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76444
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29827
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29090
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    2822859 micron
Total Number of Contacts =             317892
Total Number of Wires =                341098
Total Number of PtConns =              22885
Total Number of Routed Wires =       341098
Total Routed Wire Length =           2818209 micron
Total Number of Routed Contacts =       317892
        Layer          M1 :      88088 micron
        Layer          M2 :     992482 micron
        Layer          M3 :     613451 micron
        Layer          M4 :     534116 micron
        Layer          M5 :     291292 micron
        Layer          M6 :      88935 micron
        Layer          M7 :     128184 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6487
        Via        VIA45C :        493
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35608
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76444
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29827
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 463 nets
[ECO: End] Elapsed real time: 0:00:07 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:31
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc   52 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 2305 

Route-opt ECO routing complete            CPU:   494 s (  0.14 hr )  ELAPSE:   397 s (  0.11 hr )  MEM-PEAK:  1044 MB
Co-efficient Ratio Summary:
4.193421606880  6.578038174465  2.479639387277  7.744187542621  0.485050047284  3.179561933784  -5.567214854587  -2.894454487461  -6.565921317863  9.045935123999  3.106959200933
9.863439500571  6.078123965705  2.744208441123  8.318115606103  9.699225064292  2.464629150064  -1.382370321226  -9.387184129619  -3.142429506669  0.996750307089  6.615469123294
4.146578794944  7.876358919832  2.191135203696  0.963734143290  2.700148481090  3.840456264440  -3.750206153169  -7.663458942299  -6.212201267950  7.787676091082  7.864522456717
0.402387977150  0.032845095897  0.596111512371  4.701287398098  7.205135550378  8.278357598268  -1.183725290997  -3.334436508244  -5.867609831622  7.101899684639  9.661198399761
7.591487347087  7.632106393266  7.679078063326  9.831314280836  1.878805855137  3.230078543539  -1.226270137326  -7.050450594780  -2.403928273631  6.167857843329  4.102599466110
1.274718589655  4.570746653063  5.624878808820  7.826857283512  4.759133496572  5.409023326377  -2.609823752834  -0.626142638674  -6.381676752919  9.115479321760  0.515935196621
5.027570618562  6.119813446103  6.181472312107  1.581675365778  7.486041822109  9.584562669756  -2.041727487119  -3.921160967338  -0.650488782345  9.400498955524  3.360778594994
Information: The net parasitics of block RV32I are cleared. (TIM-123)
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'RV32I.dlib:RV32I_route.design'. (TIM-125)
Information: Design RV32I_route has 29090 nets, 0 global routed, 29088 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 6
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 29088 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29088, routed nets = 29088, across physical hierarchy nets = 0, parasitics cached nets = 29088, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_clk
8: scan_clk
9: comp_paths

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0090     0.0103      6
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0090     0.0103      6        -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000      0   0.0090     0.0103      6        -        -          -    380400.53      23942
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000      0   0.0090     0.0103      6        -        -          -    380400.53      23942

Route-opt command complete                CPU:   506 s (  0.14 hr )  ELAPSE:   399 s (  0.11 hr )  MEM-PEAK:  1044 MB
Route-opt command statistics  CPU=61 sec (0.02 hr) ELAPSED=18 sec (0.00 hr) MEM-PEAK=1.020 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29090, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29090 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 0
Checked 88/100 Partitions, Violations = 0
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2305 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822860 micron
Total Number of Contacts =             317892
Total Number of Wires =                341633
Total Number of PtConns =              22889
Total Number of Routed Wires =       341633
Total Routed Wire Length =           2818208 micron
Total Number of Routed Contacts =       317892
        Layer          M1 :      88088 micron
        Layer          M2 :     992483 micron
        Layer          M3 :     613451 micron
        Layer          M4 :     534116 micron
        Layer          M5 :     291292 micron
        Layer          M6 :      88935 micron
        Layer          M7 :     128184 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6487
        Via        VIA45C :        493
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35608
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76444
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29827
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29090, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> report_timing -delay_type min -max_paths 3
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
Extracting design(INC): RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 3
        -report_by design
Design : RV32I
Version: O-2018.06-SP1
Date   : Tue Sep  9 18:40:41 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: MW_Reg/ReadDataW_reg[8] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: RF/reg_file_reg[0][8] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.37      0.37

  MW_Reg/ReadDataW_reg[8]/CLK (SDFFARX1)           0.00      0.37 r
  MW_Reg/ReadDataW_reg[8]/Q (SDFFARX1)             0.12      0.49 r
  U0_Mux4x1/U68/QN (AOI222X2)                      0.09      0.57 f
  PLACE_HFSINV_1895_25196/ZN (INVX0)               0.19      0.77 r
  RF/U668/Q (AO22X1)                               0.13      0.89 r
  RF/reg_file_reg[0][8]/D (SDFFARX1)               0.00      0.89 r
  data arrival time                                          0.89

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.62      1.62
  clock reconvergence pessimism                   -0.70      0.92
  RF/reg_file_reg[0][8]/CLK (SDFFARX1)             0.00      0.92 r
  clock uncertainty                                0.03      0.95
  library hold time                               -0.04      0.90
  data required time                                         0.90
  ------------------------------------------------------------------------
  data required time                                         0.90
  data arrival time                                         -0.89
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: RF/reg_file_reg[13][5] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: DE_Reg/RD2E_reg[5] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.36      0.36

  RF/reg_file_reg[13][5]/CLK (SDFFARX1)            0.00      0.36 r
  RF/reg_file_reg[13][5]/QN (SDFFARX1)             0.09      0.45 f
  RF/U1169/Q (OA221X1)                             0.05      0.50 f
  RF/U1164/QN (NAND4X0)                            0.04      0.54 r
  RF/PLACE_copt_h_inst_80926/Z (DELLN3X2)          0.23      0.77 r
  RF/U1163/Q (AO22X1)                              0.06      0.83 r
  DE_Reg/U53/Q (AND2X1)                            0.05      0.88 r
  DE_Reg/RD2E_reg[5]/D (SDFFARX1)                  0.00      0.88 r
  data arrival time                                          0.88

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.60      1.60
  clock reconvergence pessimism                   -0.70      0.89
  DE_Reg/RD2E_reg[5]/CLK (SDFFARX1)                0.00      0.89 r
  clock uncertainty                                0.03      0.92
  library hold time                               -0.04      0.88
  data required time                                         0.88
  ------------------------------------------------------------------------
  data required time                                         0.88
  data arrival time                                         -0.88
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: RF/reg_file_reg[6][8] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: DE_Reg/RD1E_reg[8] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.37      0.37

  RF/reg_file_reg[6][8]/CLK (SDFFARX1)             0.00      0.37 r
  RF/reg_file_reg[6][8]/QN (SDFFARX1)              0.11      0.48 r
  RF/U1465/Q (OA221X1)                             0.08      0.56 r
  RF/U1464/QN (NAND4X1)                            0.06      0.61 f
  RF/PLACE_copt_h_inst_112961/Z (NBUFFX2)          0.06      0.67 f
  RF/PLACE_copt_h_inst_80638/Z (NBUFFX2)           0.07      0.74 f
  RF/U1463/Q (AO22X1)                              0.05      0.79 f
  DE_Reg/PLACE_copt_h_inst_81944/Z (NBUFFX2)       0.07      0.86 f
  DE_Reg/U737/Q (AND2X1)                           0.06      0.91 f
  DE_Reg/RD1E_reg[8]/D (SDFFARX1)                  0.00      0.92 f
  data arrival time                                          0.92

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.60      1.60
  clock reconvergence pessimism                   -0.70      0.90
  DE_Reg/RD1E_reg[8]/CLK (SDFFARX1)                0.00      0.90 r
  clock uncertainty                                0.03      0.93
  library hold time                               -0.01      0.92
  data required time                                         0.92
  ------------------------------------------------------------------------
  data required time                                         0.92
  data arrival time                                         -0.92
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00


1
icc2_shell> report_timing -delay_type max -max_paths 3
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 3
        -report_by design
Design : RV32I
Version: O-2018.06-SP1
Date   : Tue Sep  9 18:40:41 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: MW_Reg/ResultSrcW_reg[1] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: EM_Reg/ALUResultM_reg[0] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.60      1.60

  MW_Reg/ResultSrcW_reg[1]/CLK (SDFFARX1)          0.00      1.60 r
  MW_Reg/ResultSrcW_reg[1]/Q (SDFFARX1)            0.80      2.40 r
  U0_Mux4x1/U203/QN (NOR2X2)                       0.32      2.72 f
  U0_Mux4x1/PLACE_HFSBUF_258_25294/Z (NBUFFX2)     0.27      2.99 f
  U0_Mux4x1/U47/QN (AOI222X1)                      0.55      3.54 r
  PLACE_HFSINV_1310_25215/ZN (INVX0)               0.08      3.63 f
  PLACE_copt_h_inst_148193/Z (DELLN2X2)            2.08      5.71 f
  PLACE_copt_h_inst_81309/Z (NBUFFX32)             0.43      6.14 f
  U717/QN (NAND2X0)                                0.15      6.30 r
  U720/QN (NAND3X0)                                0.44      6.74 f
  U663/Q (AO22X2)                                  0.67      7.41 f
  ALU/PLACE_HFSINV_4032_25101/ZN (INVX2)           0.36      7.77 r
  ALU/PLACE_HFSBUF_3490_25097/Z (NBUFFX2)          0.30      8.07 r
  ALU/U336/Q (AO221X1)                             0.33      8.41 r
  ALU/U335/Q (OA221X1)                             0.31      8.71 r
  ALU/U334/Q (AO221X1)                             0.28      9.00 r
  ALU/U333/Q (AO222X1)                             0.37      9.37 r
  ALU/U332/Q (OA221X1)                             0.29      9.65 r
  ALU/U583/QN (NOR2X0)                             0.13      9.79 f
  ALU/U356/QN (NAND2X1)                            0.10      9.89 r
  ALU/U1214/QN (NAND3X0)                           0.16     10.05 f
  ALU/U1072/QN (NAND2X1)                           0.13     10.17 r
  ALU/U1063/QN (NAND2X1)                           0.14     10.31 f
  ALU/U582/QN (NAND2X1)                            0.11     10.42 r
  ALU/U1218/QN (NAND2X1)                           0.13     10.55 f
  ALU/U231/QN (NAND2X1)                            0.11     10.66 r
  ALU/U1210/QN (NAND3X0)                           0.18     10.84 f
  ALU/U1346/Q (OA221X1)                            0.34     11.17 f
  ALU/U326/Q (AO221X1)                             0.27     11.44 f
  ALU/U584/QN (NAND2X1)                            0.17     11.62 r
  ALU/U327/QN (NAND2X1)                            0.15     11.77 f
  ALU/U324/Q (AO222X1)                             0.37     12.14 f
  ALU/U323/Q (OA221X1)                             0.31     12.45 f
  ALU/U322/Q (AO221X1)                             0.27     12.72 f
  ALU/U321/Q (AO222X1)                             0.41     13.13 f
  ALU/U1064/QN (NAND2X1)                           0.12     13.25 r
  ALU/U1224/QN (NAND3X0)                           0.18     13.43 f
  ALU/U319/Q (AO222X1)                             0.41     13.85 f
  ALU/U318/Q (AO221X1)                             0.47     14.31 f
  ALU/U1252/QN (NAND2X1)                           0.11     14.43 r
  ALU/U1251/QN (NAND2X1)                           0.12     14.55 f
  ALU/U357/QN (NAND3X0)                            0.13     14.69 r
  ALU/U1278/QN (NAND4X0)                           0.53     15.21 f
  EM_Reg/ALUResultM_reg[0]/D (SDFFARX1)            0.00     15.21 f
  data arrival time                                         15.21

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.36     15.36
  clock reconvergence pessimism                    0.70     16.07
  EM_Reg/ALUResultM_reg[0]/CLK (SDFFARX1)          0.00     16.07 r
  clock uncertainty                               -0.02     16.05
  library setup time                              -0.83     15.22
  data required time                                        15.22
  ------------------------------------------------------------------------
  data required time                                        15.22
  data arrival time                                        -15.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: EM_Reg/ALUResultM_reg[1] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: MW_Reg/ReadDataW_reg[25] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.59      1.59

  EM_Reg/ALUResultM_reg[1]/CLK (SDFFARX1)          0.00      1.59 r
  EM_Reg/ALUResultM_reg[1]/Q (SDFFARX1)            0.78      2.36 f
  PLACE_copt_h_inst_81601/Z (DELLN3X2)             2.84      5.21 f
  PLACE_copt_h_inst_81602/Z (NBUFFX2)              0.23      5.44 f
  PLACE_copt_h_inst_81600/Z (NBUFFX32)             0.28      5.72 f
  DAT_MEM/U23904/QN (NOR2X0)                       0.65      6.37 r
  DAT_MEM/U9629/ZN (INVX0)                         0.39      6.76 f
  DAT_MEM/U429/QN (NOR2X2)                         1.45      8.20 r
  DAT_MEM/PLACE_HFSINV_5837_24769/ZN (INVX16)      0.55      8.76 f
  DAT_MEM/PLACE_HFSBUF_4855_24763/Z (NBUFFX2)      0.39      9.14 f
  DAT_MEM/U5828/Q (OA22X1)                         0.43      9.57 f
  DAT_MEM/U5827/Q (OA221X1)                        0.54     10.11 f
  DAT_MEM/U5822/QN (NAND4X0)                       1.90     12.01 r
  DAT_MEM/U2869/Q (AO22X1)                         1.42     13.43 r
  DAT_MEM/U2825/Q (AO221X1)                        0.35     13.78 r
  DAT_MEM/U11912/QN (OAI21X1)                      0.51     14.29 f
  DAT_MEM/PLACE_copt_h_inst_82009/Z (NBUFFX2)      0.23     14.52 f
  DAT_MEM/PLACE_ropt_h_inst_148430/Z (NBUFFX2)     0.16     14.68 f
  DAT_MEM/PLACE_copt_h_inst_82010/Z (NBUFFX2)      0.16     14.84 f
  DAT_MEM/U27992/QN (NAND2X0)                      0.16     15.00 r
  MW_Reg/PLACE_copt_h_inst_82218/Z (NBUFFX2)       0.25     15.25 r
  MW_Reg/PLACE_copt_h_inst_82217/Z (NBUFFX2)       0.16     15.41 r
  MW_Reg/ReadDataW_reg[25]/D (SDFFARX1)            0.00     15.41 r
  data arrival time                                         15.41

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.35     15.35
  clock reconvergence pessimism                    0.70     16.05
  MW_Reg/ReadDataW_reg[25]/CLK (SDFFARX1)          0.00     16.05 r
  clock uncertainty                               -0.02     16.03
  library setup time                              -0.53     15.50
  data required time                                        15.50
  ------------------------------------------------------------------------
  data required time                                        15.50
  data arrival time                                        -15.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: PC/pc_nxt_reg[2] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: FD_Reg/PCPlus4D_reg[31] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.57      1.57

  PC/pc_nxt_reg[2]/CLK (SDFFARX1)                  0.00      1.57 r
  PC/pc_nxt_reg[2]/QN (SDFFARX1)                   0.47      2.04 f
  PC/PLACE_copt_h_inst_80498/Z (DELLN3X2)          2.85      4.89 f
  PC/U139/ZN (INVX0)                               0.54      5.43 r
  PCPlus4/add_9/U171/QN (NAND2X0)                  0.35      5.78 f
  PCPlus4/add_9/U32/QN (NAND2X1)                   0.18      5.96 r
  PCPlus4/add_9/U47/QN (NAND2X1)                   0.17      6.13 f
  PCPlus4/add_9/U14/Q (AND3X1)                     0.29      6.42 f
  PCPlus4/add_9/U15/Q (AO21X1)                     0.35      6.77 f
  PCPlus4/add_9/U9/QN (NAND2X0)                    0.15      6.92 r
  PCPlus4/add_9/U7/QN (NAND2X0)                    0.27      7.19 f
  PCPlus4/add_9/U69/Q (AO21X1)                     0.36      7.55 f
  PCPlus4/add_9/U59/QN (NAND3X0)                   0.12      7.68 r
  PCPlus4/add_9/U61/QN (NAND2X1)                   0.16      7.84 f
  PCPlus4/add_9/U45/Q (AND2X1)                     0.24      8.08 f
  PCPlus4/add_9/U8/ZN (INVX0)                      0.11      8.19 r
  PCPlus4/add_9/U22/QN (NAND2X1)                   0.16      8.35 f
  PCPlus4/add_9/U5/QN (NAND3X0)                    0.12      8.47 r
  PCPlus4/add_9/U72/QN (NAND2X0)                   0.22      8.69 f
  PCPlus4/add_9/U90/QN (AOI21X1)                   0.54      9.24 r
  PCPlus4/add_9/U1_16/CO (FADDX1)                  0.42      9.65 r
  PCPlus4/add_9/U1_17/CO (FADDX1)                  0.37     10.03 r
  PCPlus4/add_9/U1_18/CO (FADDX1)                  0.37     10.39 r
  PCPlus4/add_9/U1_19/CO (FADDX1)                  0.39     10.78 r
  PCPlus4/add_9/U1_20/CO (FADDX1)                  0.36     11.14 r
  PCPlus4/add_9/U1_21/CO (FADDX1)                  0.35     11.49 r
  PCPlus4/add_9/U79/QN (NAND2X0)                   0.16     11.64 f
  PCPlus4/add_9/U42/QN (NAND3X0)                   0.20     11.84 r
  PCPlus4/add_9/U1_23/CO (FADDX1)                  0.40     12.24 r
  PCPlus4/add_9/U1_24/CO (FADDX1)                  0.35     12.59 r
  PCPlus4/add_9/U1_25/CO (FADDX1)                  0.36     12.95 r
  PCPlus4/add_9/U1_26/CO (FADDX1)                  0.36     13.31 r
  PCPlus4/add_9/U1_27/CO (FADDX1)                  0.39     13.70 r
  PCPlus4/add_9/U1_28/CO (FADDX1)                  0.38     14.08 r
  PCPlus4/add_9/U1_29/CO (FADDX1)                  0.33     14.41 r
  PCPlus4/add_9/U94/QN (NAND2X0)                   0.16     14.57 f
  PCPlus4/add_9/U110/QN (NAND3X0)                  0.16     14.73 r
  PCPlus4/add_9/U182/Q (XOR3X1)                    0.34     15.07 f
  FD_Reg/U396/Q (AO22X1)                           0.34     15.41 f
  FD_Reg/PCPlus4D_reg[31]/D (SDFFARX1)             0.00     15.41 f
  data arrival time                                         15.41

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.36     15.36
  clock reconvergence pessimism                    0.80     16.15
  FD_Reg/PCPlus4D_reg[31]/CLK (SDFFARX1)           0.00     16.15 r
  clock uncertainty                               -0.02     16.13
  library setup time                              -0.64     15.50
  data required time                                        15.50
  ------------------------------------------------------------------------
  data required time                                        15.50
  data arrival time                                        -15.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.09


1
icc2_shell> route_global -effort_level high
Information: The net parasitics of block RV32I are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Read DB] Stage (MB): Used  114  Alloctr  122  Proc    0 
[End of Read DB] Total (MB): Used  119  Alloctr  128  Proc 2305 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1118.88,1116.64)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  122  Alloctr  130  Proc 2305 
Net statistics:
Total number of nets     = 29090
Number of nets to route  = 0
Number of nets with min-layer-mode soft = 501
Number of nets with min-layer-mode soft-cost-medium = 501
Number of nets with max-layer-mode hard = 501
29090 nets are fully connected,
 of which 29090 are detail routed and 0 are global routed.
334 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  131  Alloctr  140  Proc 2305 
Average gCell capacity  1.52     on layer (1)    M1
Average gCell capacity  8.52     on layer (2)    M2
Average gCell capacity  4.20     on layer (3)    M3
Average gCell capacity  4.10     on layer (4)    M4
Average gCell capacity  2.13     on layer (5)    M5
Average gCell capacity  1.62     on layer (6)    M6
Average gCell capacity  0.77     on layer (7)    M7
Average gCell capacity  0.41     on layer (8)    M8
Average gCell capacity  0.32     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.75  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1351404
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Congestion map] Total (MB): Used  148  Alloctr  156  Proc 2305 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  158  Proc 2305 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  150  Alloctr  158  Proc 2305 
Information: Using 6 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  150  Alloctr  158  Proc 2305 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3506 Max = 7 GRCs =  7884 (2.63%)
Initial. H routing: Overflow =   550 Max = 6 (GRCs =  4) GRCs =   707 (0.47%)
Initial. V routing: Overflow =  2956 Max = 7 (GRCs =  1) GRCs =  7177 (4.78%)
Initial. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
Initial. M2         Overflow =   255 Max = 6 (GRCs =  4) GRCs =   202 (0.13%)
Initial. M3         Overflow =  2403 Max = 3 (GRCs = 12) GRCs =  6067 (4.04%)
Initial. M4         Overflow =   279 Max = 2 (GRCs =  8) GRCs =   467 (0.31%)
Initial. M5         Overflow =   517 Max = 2 (GRCs =  9) GRCs =   996 (0.66%)
Initial. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
Initial. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
Initial. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12C count = 0
Initial. Via VIA23C count = 0
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  150  Alloctr  158  Proc 2305 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3506 Max = 7 GRCs =  7884 (2.63%)
phase1. H routing: Overflow =   550 Max = 6 (GRCs =  4) GRCs =   707 (0.47%)
phase1. V routing: Overflow =  2956 Max = 7 (GRCs =  1) GRCs =  7177 (4.78%)
phase1. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase1. M2         Overflow =   255 Max = 6 (GRCs =  4) GRCs =   202 (0.13%)
phase1. M3         Overflow =  2403 Max = 3 (GRCs = 12) GRCs =  6067 (4.04%)
phase1. M4         Overflow =   279 Max = 2 (GRCs =  8) GRCs =   467 (0.31%)
phase1. M5         Overflow =   517 Max = 2 (GRCs =  9) GRCs =   996 (0.66%)
phase1. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase1. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase1. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12C count = 0
phase1. Via VIA23C count = 0
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  150  Alloctr  158  Proc 2305 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3506 Max = 7 GRCs =  7884 (2.63%)
phase2. H routing: Overflow =   550 Max = 6 (GRCs =  4) GRCs =   707 (0.47%)
phase2. V routing: Overflow =  2956 Max = 7 (GRCs =  1) GRCs =  7177 (4.78%)
phase2. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase2. M2         Overflow =   255 Max = 6 (GRCs =  4) GRCs =   202 (0.13%)
phase2. M3         Overflow =  2403 Max = 3 (GRCs = 12) GRCs =  6067 (4.04%)
phase2. M4         Overflow =   279 Max = 2 (GRCs =  8) GRCs =   467 (0.31%)
phase2. M5         Overflow =   517 Max = 2 (GRCs =  9) GRCs =   996 (0.66%)
phase2. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase2. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12C count = 0
phase2. Via VIA23C count = 0
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  150  Alloctr  158  Proc 2305 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3506 Max = 7 GRCs =  7884 (2.63%)
phase3. H routing: Overflow =   550 Max = 6 (GRCs =  4) GRCs =   707 (0.47%)
phase3. V routing: Overflow =  2956 Max = 7 (GRCs =  1) GRCs =  7177 (4.78%)
phase3. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase3. M2         Overflow =   255 Max = 6 (GRCs =  4) GRCs =   202 (0.13%)
phase3. M3         Overflow =  2403 Max = 3 (GRCs = 12) GRCs =  6067 (4.04%)
phase3. M4         Overflow =   279 Max = 2 (GRCs =  8) GRCs =   467 (0.31%)
phase3. M5         Overflow =   517 Max = 2 (GRCs =  9) GRCs =   996 (0.66%)
phase3. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase3. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase3. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase3. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase3. Total Wire Length = 0.00
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 0.00
phase3. Layer M3 wire length = 0.00
phase3. Layer M4 wire length = 0.00
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 0
phase3. Via VIA12C count = 0
phase3. Via VIA23C count = 0
phase3. Via VIA34C count = 0
phase3. Via VIA45C count = 0
phase3. Via VIA56C count = 0
phase3. Via VIA67C count = 0
phase3. Via VIA78C count = 0
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  150  Alloctr  158  Proc 2305 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 36.86 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 30.58 %
Peak    horizontal track utilization = 123.08 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -16  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  134  Alloctr  143  Proc 2305 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used  129  Alloctr  138  Proc    0 
[GR: Done] Total (MB): Used  134  Alloctr  143  Proc 2305 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 2305 
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29090, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29090 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 1
Checked 80/100 Partitions, Violations = 1
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2305 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822860 micron
Total Number of Contacts =             317892
Total Number of Wires =                341614
Total Number of PtConns =              22887
Total Number of Routed Wires =       341614
Total Routed Wire Length =           2818209 micron
Total Number of Routed Contacts =       317892
        Layer          M1 :      88088 micron
        Layer          M2 :     992483 micron
        Layer          M3 :     613451 micron
        Layer          M4 :     534116 micron
        Layer          M5 :     291292 micron
        Layer          M6 :      88935 micron
        Layer          M7 :     128184 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6487
        Via        VIA45C :        493
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35608
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76444
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29827
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29090, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # ================= Track Assign ================= #
icc2_shell> # ================================================ #
icc2_shell> route_track
Start track assignment

Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 6 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Read routes] Stage (MB): Used  116  Alloctr  124  Proc    0 
[Track Assign: Read routes] Total (MB): Used  117  Alloctr  126  Proc 2305 
Error: Skipping track assignment because this design has no global routes. (ZRT-200)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29090, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29090 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 0
Checked 88/100 Partitions, Violations = 0
Checked 92/100 Partitions, Violations = 0
Checked 96/100 Partitions, Violations = 0
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2305 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822860 micron
Total Number of Contacts =             317892
Total Number of Wires =                341614
Total Number of PtConns =              22887
Total Number of Routed Wires =       341614
Total Routed Wire Length =           2818209 micron
Total Number of Routed Contacts =       317892
        Layer          M1 :      88088 micron
        Layer          M2 :     992483 micron
        Layer          M3 :     613451 micron
        Layer          M4 :     534116 micron
        Layer          M5 :     291292 micron
        Layer          M6 :      88935 micron
        Layer          M7 :     128184 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6487
        Via        VIA45C :        493
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35608
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76444
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29827
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29090, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # =============== Detailed Route ================= #
icc2_shell> # ================================================ #
icc2_shell> route_detail
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used  125  Alloctr  133  Proc    0 
[Dr init] Total (MB): Used  126  Alloctr  135  Proc 2305 
Total number of nets = 29090, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1521 Partitions, Violations = 0
Routed  7/1521 Partitions, Violations = 0
Routed  14/1521 Partitions, Violations =        0
Routed  21/1521 Partitions, Violations =        0
Routed  28/1521 Partitions, Violations =        0
Routed  35/1521 Partitions, Violations =        0
Routed  42/1521 Partitions, Violations =        0
Routed  49/1521 Partitions, Violations =        0
Routed  56/1521 Partitions, Violations =        0
Routed  63/1521 Partitions, Violations =        0
Routed  70/1521 Partitions, Violations =        0
Routed  77/1521 Partitions, Violations =        0
Routed  84/1521 Partitions, Violations =        0
Routed  91/1521 Partitions, Violations =        0
Routed  98/1521 Partitions, Violations =        0
Routed  105/1521 Partitions, Violations =       0
Routed  112/1521 Partitions, Violations =       0
Routed  119/1521 Partitions, Violations =       0
Routed  126/1521 Partitions, Violations =       0
Routed  133/1521 Partitions, Violations =       0
Routed  140/1521 Partitions, Violations =       0
Routed  147/1521 Partitions, Violations =       0
Routed  154/1521 Partitions, Violations =       0
Routed  161/1521 Partitions, Violations =       0
Routed  168/1521 Partitions, Violations =       0
Routed  175/1521 Partitions, Violations =       0
Routed  182/1521 Partitions, Violations =       0
Routed  189/1521 Partitions, Violations =       0
Routed  196/1521 Partitions, Violations =       0
Routed  203/1521 Partitions, Violations =       0
Routed  210/1521 Partitions, Violations =       0
Routed  217/1521 Partitions, Violations =       0
Routed  224/1521 Partitions, Violations =       0
Routed  231/1521 Partitions, Violations =       0
Routed  238/1521 Partitions, Violations =       0
Routed  245/1521 Partitions, Violations =       0
Routed  252/1521 Partitions, Violations =       0
Routed  259/1521 Partitions, Violations =       0
Routed  266/1521 Partitions, Violations =       0
Routed  273/1521 Partitions, Violations =       0
Routed  280/1521 Partitions, Violations =       0
Routed  287/1521 Partitions, Violations =       0
Routed  294/1521 Partitions, Violations =       0
Routed  301/1521 Partitions, Violations =       0
Routed  308/1521 Partitions, Violations =       0
Routed  315/1521 Partitions, Violations =       0
Routed  322/1521 Partitions, Violations =       0
Routed  329/1521 Partitions, Violations =       0
Routed  336/1521 Partitions, Violations =       0
Routed  343/1521 Partitions, Violations =       0
Routed  350/1521 Partitions, Violations =       0
Routed  357/1521 Partitions, Violations =       1
Routed  364/1521 Partitions, Violations =       1
Routed  371/1521 Partitions, Violations =       1
Routed  378/1521 Partitions, Violations =       1
Routed  385/1521 Partitions, Violations =       1
Routed  392/1521 Partitions, Violations =       1
Routed  399/1521 Partitions, Violations =       0
Routed  406/1521 Partitions, Violations =       0
Routed  413/1521 Partitions, Violations =       0
Routed  420/1521 Partitions, Violations =       0
Routed  427/1521 Partitions, Violations =       0
Routed  434/1521 Partitions, Violations =       0
Routed  441/1521 Partitions, Violations =       0
Routed  448/1521 Partitions, Violations =       0
Routed  455/1521 Partitions, Violations =       0
Routed  462/1521 Partitions, Violations =       0
Routed  469/1521 Partitions, Violations =       0
Routed  476/1521 Partitions, Violations =       0
Routed  483/1521 Partitions, Violations =       0
Routed  490/1521 Partitions, Violations =       0
Routed  497/1521 Partitions, Violations =       0
Routed  504/1521 Partitions, Violations =       0
Routed  511/1521 Partitions, Violations =       0
Routed  518/1521 Partitions, Violations =       0
Routed  525/1521 Partitions, Violations =       0
Routed  532/1521 Partitions, Violations =       0
Routed  539/1521 Partitions, Violations =       0
Routed  546/1521 Partitions, Violations =       0
Routed  553/1521 Partitions, Violations =       0
Routed  560/1521 Partitions, Violations =       0
Routed  567/1521 Partitions, Violations =       0
Routed  574/1521 Partitions, Violations =       0
Routed  581/1521 Partitions, Violations =       0
Routed  588/1521 Partitions, Violations =       0
Routed  595/1521 Partitions, Violations =       0
Routed  602/1521 Partitions, Violations =       0
Routed  609/1521 Partitions, Violations =       0
Routed  616/1521 Partitions, Violations =       0
Routed  623/1521 Partitions, Violations =       0
Routed  630/1521 Partitions, Violations =       0
Routed  637/1521 Partitions, Violations =       0
Routed  644/1521 Partitions, Violations =       0
Routed  651/1521 Partitions, Violations =       0
Routed  658/1521 Partitions, Violations =       0
Routed  665/1521 Partitions, Violations =       0
Routed  672/1521 Partitions, Violations =       0
Routed  679/1521 Partitions, Violations =       0
Routed  686/1521 Partitions, Violations =       0
Routed  693/1521 Partitions, Violations =       0
Routed  700/1521 Partitions, Violations =       0
Routed  707/1521 Partitions, Violations =       0
Routed  714/1521 Partitions, Violations =       0
Routed  721/1521 Partitions, Violations =       0
Routed  728/1521 Partitions, Violations =       0
Routed  735/1521 Partitions, Violations =       0
Routed  742/1521 Partitions, Violations =       0
Routed  749/1521 Partitions, Violations =       0
Routed  756/1521 Partitions, Violations =       0
Routed  763/1521 Partitions, Violations =       0
Routed  770/1521 Partitions, Violations =       0
Routed  777/1521 Partitions, Violations =       0
Routed  784/1521 Partitions, Violations =       0
Routed  791/1521 Partitions, Violations =       0
Routed  798/1521 Partitions, Violations =       0
Routed  805/1521 Partitions, Violations =       0
Routed  812/1521 Partitions, Violations =       0
Routed  819/1521 Partitions, Violations =       0
Routed  826/1521 Partitions, Violations =       0
Routed  833/1521 Partitions, Violations =       0
Routed  840/1521 Partitions, Violations =       0
Routed  847/1521 Partitions, Violations =       0
Routed  854/1521 Partitions, Violations =       0
Routed  861/1521 Partitions, Violations =       0
Routed  868/1521 Partitions, Violations =       0
Routed  875/1521 Partitions, Violations =       0
Routed  882/1521 Partitions, Violations =       0
Routed  889/1521 Partitions, Violations =       0
Routed  896/1521 Partitions, Violations =       0
Routed  903/1521 Partitions, Violations =       0
Routed  910/1521 Partitions, Violations =       0
Routed  917/1521 Partitions, Violations =       0
Routed  924/1521 Partitions, Violations =       0
Routed  931/1521 Partitions, Violations =       0
Routed  938/1521 Partitions, Violations =       0
Routed  945/1521 Partitions, Violations =       0
Routed  952/1521 Partitions, Violations =       0
Routed  959/1521 Partitions, Violations =       0
Routed  966/1521 Partitions, Violations =       0
Routed  973/1521 Partitions, Violations =       1
Routed  980/1521 Partitions, Violations =       1
Routed  987/1521 Partitions, Violations =       1
Routed  994/1521 Partitions, Violations =       1
Routed  1001/1521 Partitions, Violations =      1
Routed  1008/1521 Partitions, Violations =      1
Routed  1015/1521 Partitions, Violations =      1
Routed  1022/1521 Partitions, Violations =      1
Routed  1029/1521 Partitions, Violations =      1
Routed  1036/1521 Partitions, Violations =      1
Routed  1043/1521 Partitions, Violations =      1
Routed  1050/1521 Partitions, Violations =      1
Routed  1057/1521 Partitions, Violations =      1
Routed  1064/1521 Partitions, Violations =      1
Routed  1071/1521 Partitions, Violations =      1
Routed  1078/1521 Partitions, Violations =      1
Routed  1085/1521 Partitions, Violations =      1
Routed  1092/1521 Partitions, Violations =      1
Routed  1099/1521 Partitions, Violations =      1
Routed  1106/1521 Partitions, Violations =      1
Routed  1113/1521 Partitions, Violations =      1
Routed  1120/1521 Partitions, Violations =      1
Routed  1127/1521 Partitions, Violations =      1
Routed  1134/1521 Partitions, Violations =      1
Routed  1141/1521 Partitions, Violations =      1
Routed  1148/1521 Partitions, Violations =      1
Routed  1155/1521 Partitions, Violations =      1
Routed  1162/1521 Partitions, Violations =      1
Routed  1169/1521 Partitions, Violations =      1
Routed  1176/1521 Partitions, Violations =      1
Routed  1183/1521 Partitions, Violations =      1
Routed  1190/1521 Partitions, Violations =      1
Routed  1197/1521 Partitions, Violations =      1
Routed  1204/1521 Partitions, Violations =      1
Routed  1211/1521 Partitions, Violations =      1
Routed  1218/1521 Partitions, Violations =      1
Routed  1225/1521 Partitions, Violations =      1
Routed  1232/1521 Partitions, Violations =      1
Routed  1239/1521 Partitions, Violations =      1
Routed  1246/1521 Partitions, Violations =      1
Routed  1253/1521 Partitions, Violations =      1
Routed  1260/1521 Partitions, Violations =      1
Routed  1267/1521 Partitions, Violations =      1
Routed  1274/1521 Partitions, Violations =      1
Routed  1281/1521 Partitions, Violations =      1
Routed  1288/1521 Partitions, Violations =      1
Routed  1295/1521 Partitions, Violations =      1
Routed  1302/1521 Partitions, Violations =      1
Routed  1309/1521 Partitions, Violations =      1
Routed  1316/1521 Partitions, Violations =      1
Routed  1323/1521 Partitions, Violations =      1
Routed  1330/1521 Partitions, Violations =      1
Routed  1337/1521 Partitions, Violations =      1
Routed  1344/1521 Partitions, Violations =      1
Routed  1351/1521 Partitions, Violations =      1
Routed  1358/1521 Partitions, Violations =      1
Routed  1365/1521 Partitions, Violations =      1
Routed  1372/1521 Partitions, Violations =      1
Routed  1379/1521 Partitions, Violations =      1
Routed  1386/1521 Partitions, Violations =      1
Routed  1393/1521 Partitions, Violations =      1
Routed  1400/1521 Partitions, Violations =      1
Routed  1407/1521 Partitions, Violations =      1
Routed  1414/1521 Partitions, Violations =      1
Routed  1421/1521 Partitions, Violations =      1
Routed  1428/1521 Partitions, Violations =      1
Routed  1435/1521 Partitions, Violations =      1
Routed  1442/1521 Partitions, Violations =      1
Routed  1449/1521 Partitions, Violations =      1
Routed  1456/1521 Partitions, Violations =      1
Routed  1463/1521 Partitions, Violations =      1
Routed  1470/1521 Partitions, Violations =      1
Routed  1477/1521 Partitions, Violations =      1
Routed  1484/1521 Partitions, Violations =      1
Routed  1491/1521 Partitions, Violations =      1
Routed  1498/1521 Partitions, Violations =      1
Routed  1505/1521 Partitions, Violations =      1
Routed  1512/1521 Partitions, Violations =      1
Routed  1519/1521 Partitions, Violations =      1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 0] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 0] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 0 with 1521 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 1] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 1] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 2] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 2] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 3] Elapsed real time: 0:00:03 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 3] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 3] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 4] Elapsed real time: 0:00:03 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 4] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 4] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 4 with 1 parts

Start DR iteration 5: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 5] Elapsed real time: 0:00:03 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 5] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 5] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 5 with 1 parts

Start DR iteration 6: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 6] Elapsed real time: 0:00:03 
[Iter 6] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:17
[Iter 6] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 6] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 6 with 1 parts

Start DR iteration 7: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 7] Elapsed real time: 0:00:03 
[Iter 7] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:17
[Iter 7] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 7] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 8] Elapsed real time: 0:00:03 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:18
[Iter 8] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 8] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 9] Elapsed real time: 0:00:03 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:18
[Iter 9] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 9] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 10] Elapsed real time: 0:00:03 
[Iter 10] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:19
[Iter 10] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 10] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 10 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:19
[DR] Stage (MB): Used  120  Alloctr  129  Proc    0 
[DR] Total (MB): Used  121  Alloctr  130  Proc 2305 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:19
[DR: Done] Stage (MB): Used  120  Alloctr  129  Proc    0 
[DR: Done] Total (MB): Used  121  Alloctr  130  Proc 2305 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822860 micron
Total Number of Contacts =             317891
Total Number of Wires =                341087
Total Number of PtConns =              22887
Total Number of Routed Wires =       341087
Total Routed Wire Length =           2818210 micron
Total Number of Routed Contacts =       317891
        Layer          M1 :      88088 micron
        Layer          M2 :     992481 micron
        Layer          M3 :     613454 micron
        Layer          M4 :     534116 micron
        Layer          M5 :     291293 micron
        Layer          M6 :      88934 micron
        Layer          M7 :     128184 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6486
        Via        VIA45C :        493
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35608
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76444
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29827
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317891 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6486    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6486    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317891 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
    Layer VIA5       =  0.00% (0      / 6486    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317891 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6486    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6486    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29090
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29090, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29090 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  123  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2305 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822861 micron
Total Number of Contacts =             317891
Total Number of Wires =                341625
Total Number of PtConns =              22889
Total Number of Routed Wires =       341625
Total Routed Wire Length =           2818210 micron
Total Number of Routed Contacts =       317891
        Layer          M1 :      88088 micron
        Layer          M2 :     992481 micron
        Layer          M3 :     613454 micron
        Layer          M4 :     534116 micron
        Layer          M5 :     291293 micron
        Layer          M6 :      88934 micron
        Layer          M7 :     128184 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6486
        Via        VIA45C :        493
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35608
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76444
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29827
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317891 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6486    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6486    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317891 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
    Layer VIA5       =  0.00% (0      / 6486    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317891 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6486    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6486    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29090, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> route_detail -incremental true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 1
Checked 80/100 Partitions, Violations = 1
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2305 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used  125  Alloctr  134  Proc    0 
[Dr init] Total (MB): Used  126  Alloctr  136  Proc 2305 
Total number of nets = 29090, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 11

Start DR iteration 11: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 11] Elapsed real time: 0:00:02 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Iter 11] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 11] Total (MB): Used  135  Alloctr  144  Proc 2305 

End DR iteration 11 with 1 parts

Start DR iteration 12: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 12] Elapsed real time: 0:00:02 
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 12] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 12] Total (MB): Used  135  Alloctr  144  Proc 2305 

End DR iteration 12 with 1 parts

Start DR iteration 13: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 13] Elapsed real time: 0:00:02 
[Iter 13] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 13] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 13] Total (MB): Used  135  Alloctr  144  Proc 2305 

End DR iteration 13 with 1 parts

Start DR iteration 14: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 14] Elapsed real time: 0:00:02 
[Iter 14] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 14] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 14] Total (MB): Used  135  Alloctr  144  Proc 2305 

End DR iteration 14 with 1 parts

Start DR iteration 15: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 15] Elapsed real time: 0:00:03 
[Iter 15] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 15] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 15] Total (MB): Used  135  Alloctr  144  Proc 2305 

End DR iteration 15 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR] Total (MB): Used  120  Alloctr  129  Proc 2305 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR: Done] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  129  Proc 2305 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822860 micron
Total Number of Contacts =             317892
Total Number of Wires =                341086
Total Number of PtConns =              22888
Total Number of Routed Wires =       341086
Total Routed Wire Length =           2818209 micron
Total Number of Routed Contacts =       317892
        Layer          M1 :      88088 micron
        Layer          M2 :     992481 micron
        Layer          M3 :     613454 micron
        Layer          M4 :     534116 micron
        Layer          M5 :     291292 micron
        Layer          M6 :      88935 micron
        Layer          M7 :     128184 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6487
        Via        VIA45C :        493
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35608
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76444
        Via   VIA12C(rot) :        283
        Via        VIA12B :      29828
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29090
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29090, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29090 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  123  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 1
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2305 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822860 micron
Total Number of Contacts =             317892
Total Number of Wires =                341624
Total Number of PtConns =              22888
Total Number of Routed Wires =       341624
Total Routed Wire Length =           2818209 micron
Total Number of Routed Contacts =       317892
        Layer          M1 :      88088 micron
        Layer          M2 :     992481 micron
        Layer          M3 :     613454 micron
        Layer          M4 :     534116 micron
        Layer          M5 :     291292 micron
        Layer          M6 :      88935 micron
        Layer          M7 :     128184 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6487
        Via        VIA45C :        493
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35608
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76444
        Via   VIA12C(rot) :        283
        Via        VIA12B :      29828
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317892 vias)
 
    Layer VIA1       =  0.00% (0      / 107450  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107450  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35610   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35610   vias)
    Layer VIA4       =  0.00% (0      / 20957   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20957   vias)
    Layer VIA5       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29090, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # =============== Optimized Route ================ #
icc2_shell> # ================================================ #
icc2_shell> route_opt
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Route-opt command begin                   CPU:   616 s (  0.17 hr )  ELAPSE:   445 s (  0.12 hr )  MEM-PEAK:  1044 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Information: The stitching and editing of coupling caps is turned OFF for design 'RV32I.dlib:RV32I_route.design'. (TIM-125)
Information: Design RV32I_route has 29090 nets, 0 global routed, 29088 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 6
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 29088 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29088, routed nets = 29088, across physical hierarchy nets = 0, parasitics cached nets = 29088, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt timing update complete          CPU:   628 s (  0.17 hr )  ELAPSE:   447 s (  0.12 hr )  MEM-PEAK:  1044 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_clk
8: scan_clk
9: comp_paths

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0087     0.0103      6
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0087     0.0103      6        -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000      0   0.0087     0.0103      6        -        -          -    380400.53      23942
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000      0   0.0087     0.0103      6        -        -          -    380400.53      23942
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 6 threads
Route-opt initialization complete         CPU:   629 s (  0.17 hr )  ELAPSE:   447 s (  0.12 hr )  MEM-PEAK:  1044 MB
Use advanced legalizer engine : 0
Route-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)

Route-opt optimization Phase 1 Iter  1          0.00      0.01         0       0.380           -           0.124

Route-opt optimization Phase 2 Iter  1          0.00      0.01         0       0.380           -           0.124
Route-opt optimization Phase 2 Iter  2          0.00      0.01         0       0.380           -           0.124
Route-opt optimization Phase 2 Iter  3          0.00      0.01         0       0.380           -           0.124
Route-opt optimization Phase 2 Iter  4          0.00      0.01         0       0.380           -           0.124
Route-opt optimization Phase 2 Iter  5          0.00      0.01         0       0.380           -           0.124
Route-opt optimization Phase 2 Iter  6          0.00      0.01         0       0.380           -           0.124
Route-opt optimization Phase 2 Iter  7          0.00      0.01         0       0.380           -           0.124
Route-opt optimization Phase 2 Iter  8          0.00      0.01         0       0.380           -           0.124

Route-opt optimization Phase 3 Iter  1          0.00      0.01         0       0.380           -           0.124

Route-opt optimization Phase 4 Iter  1          0.00      0.01         0       0.380           -           0.125
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483648.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483649.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483651.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483650.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483652.design
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483653.design
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483649.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483651.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483650.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483652.design (time 0s)
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483653.design (time 0s)
Route-opt optimization Phase 4 Iter  2          0.00      0.00         0       0.380           -           0.125

Route-opt optimization complete                 0.00      0.00         0       0.380           -           0.125
Information: Serialized np data
INFO: timer data saved to /tmp/RV32I_route_83269_265936896.timdat

Route-opt route preserve complete         CPU:   631 s (  0.18 hr )  ELAPSE:   449 s (  0.12 hr )  MEM-PEAK:  1044 MB
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 26492 total shapes.
Cached 9901 vias out of 388184 total vias.

Legalizing Top Level Design RV32I ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.03583e+06        23947        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  23947
number of references:                80
number of site rows:                353
number of locations attempted:   520886
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       23417 (400892 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.013 um ( 0.00 row height)
rms weighted cell displacement:   0.013 um ( 0.00 row height)
max cell displacement:            1.628 um ( 0.57 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                6
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: DAT_MEM/PLACE_ropt_h_inst_148484 (NBUFFX2)
  Input location: (651.6,554.3)
  Legal location: (653.2,554)
  Displacement:   1.628 um ( 0.57 row height)
Cell: RF/PLACE_ropt_h_inst_148483 (NBUFFX2)
  Input location: (951.76,114.66)
  Legal location: (951.76,113.36)
  Displacement:   1.300 um ( 0.45 row height)
Cell: RF/PLACE_ropt_h_inst_148481 (NBUFFX2)
  Input location: (967.76,339.3)
  Legal location: (967.76,338)
  Displacement:   1.300 um ( 0.45 row height)
Cell: DE_Reg/PLACE_ropt_h_inst_148485 (DELLN1X2)
  Input location: (981.964,275.64)
  Legal location: (981.84,274.64)
  Displacement:   1.008 um ( 0.35 row height)
Cell: DAT_MEM/U23159 (AO21X1)
  Input location: (650.64,554)
  Legal location: (649.68,554)
  Displacement:   0.960 um ( 0.33 row height)
Cell: DE_Reg/PLACE_ropt_h_inst_148482 (NBUFFX2)
  Input location: (899.92,317.252)
  Legal location: (899.92,317.84)
  Displacement:   0.588 um ( 0.20 row height)
Cell: HU/U8 (AND2X1)
  Input location: (823.76,597.2)
  Legal location: (823.76,597.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U9 (AND2X1)
  Input location: (834.64,582.8)
  Legal location: (834.64,582.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U61 (AND2X1)
  Input location: (858,516.56)
  Legal location: (858,516.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U119 (AND2X1)
  Input location: (1026.64,438.8)
  Legal location: (1026.64,438.8)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 3.380
----------------------------------------------------------------

Route-opt legalization complete           CPU:   634 s (  0.18 hr )  ELAPSE:   452 s (  0.13 hr )  MEM-PEAK:  1044 MB
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used  113  Alloctr  121  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  114  Alloctr  123  Proc 2305 
[ECO: Analysis] Elapsed real time: 0:00:01 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Analysis] Stage (MB): Used  113  Alloctr  121  Proc    0 
[ECO: Analysis] Total (MB): Used  114  Alloctr  123  Proc 2305 
Num of eco nets = 29095
Num of open eco nets = 107
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used  117  Alloctr  126  Proc    0 
[ECO: Init] Total (MB): Used  118  Alloctr  127  Proc 2305 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  122  Alloctr  132  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1118.88,1116.64)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  126  Alloctr  134  Proc 2305 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 29095
Number of nets to route  = 107
Number of nets with min-layer-mode soft = 501
Number of nets with min-layer-mode soft-cost-medium = 501
Number of nets with max-layer-mode hard = 501
78 nets are partially connected,
 of which 78 are detail routed and 0 are global routed.
28988 nets are fully connected,
 of which 28988 are detail routed and 0 are global routed.
334 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  135  Alloctr  144  Proc 2305 
Average gCell capacity  1.52     on layer (1)    M1
Average gCell capacity  8.52     on layer (2)    M2
Average gCell capacity  4.21     on layer (3)    M3
Average gCell capacity  4.11     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  1.62     on layer (6)    M6
Average gCell capacity  0.77     on layer (7)    M7
Average gCell capacity  0.41     on layer (8)    M8
Average gCell capacity  0.32     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.75  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1351404
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Congestion map] Total (MB): Used  152  Alloctr  160  Proc 2305 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  162  Proc 2305 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  154  Alloctr  162  Proc 2305 
Information: Using 6 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  162  Proc 2305 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3910 Max = 7 GRCs =  8237 (2.74%)
Initial. H routing: Overflow =   672 Max = 6 (GRCs =   4) GRCs =   821 (0.55%)
Initial. V routing: Overflow =  3237 Max = 7 (GRCs =   1) GRCs =  7416 (4.94%)
Initial. M1         Overflow =    13 Max = 7 (GRCs =   1) GRCs =    22 (0.01%)
Initial. M2         Overflow =   266 Max = 6 (GRCs =   4) GRCs =   214 (0.14%)
Initial. M3         Overflow =  2625 Max = 4 (GRCs =   2) GRCs =  6244 (4.16%)
Initial. M4         Overflow =   391 Max = 5 (GRCs =   1) GRCs =   569 (0.38%)
Initial. M5         Overflow =   564 Max = 2 (GRCs =   9) GRCs =  1045 (0.70%)
Initial. M6         Overflow =    14 Max = 1 (GRCs =  31) GRCs =    31 (0.02%)
Initial. M7         Overflow =    34 Max = 1 (GRCs = 100) GRCs =   100 (0.07%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
Initial. M9         Overflow =     0 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)

Initial. Total Wire Length = 7307.55
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 703.70
Initial. Layer M3 wire length = 1167.12
Initial. Layer M4 wire length = 3051.80
Initial. Layer M5 wire length = 1635.13
Initial. Layer M6 wire length = 395.49
Initial. Layer M7 wire length = 354.31
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 572
Initial. Via VIA12C count = 141
Initial. Via VIA23C count = 130
Initial. Via VIA34C count = 173
Initial. Via VIA45C count = 91
Initial. Via VIA56C count = 23
Initial. Via VIA67C count = 14
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  154  Alloctr  162  Proc 2305 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3766 Max = 7 GRCs =  8145 (2.71%)
phase1. H routing: Overflow =   631 Max = 6 (GRCs =   4) GRCs =   790 (0.53%)
phase1. V routing: Overflow =  3134 Max = 7 (GRCs =   1) GRCs =  7355 (4.90%)
phase1. M1         Overflow =    13 Max = 7 (GRCs =   1) GRCs =    22 (0.01%)
phase1. M2         Overflow =   267 Max = 6 (GRCs =   4) GRCs =   216 (0.14%)
phase1. M3         Overflow =  2540 Max = 4 (GRCs =   1) GRCs =  6201 (4.13%)
phase1. M4         Overflow =   349 Max = 3 (GRCs =   3) GRCs =   536 (0.36%)
phase1. M5         Overflow =   546 Max = 2 (GRCs =   9) GRCs =  1027 (0.68%)
phase1. M6         Overflow =    14 Max = 1 (GRCs =  31) GRCs =    31 (0.02%)
phase1. M7         Overflow =    34 Max = 1 (GRCs = 100) GRCs =   100 (0.07%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
phase1. M9         Overflow =     0 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)

phase1. Total Wire Length = 7458.50
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 733.96
phase1. Layer M3 wire length = 1204.89
phase1. Layer M4 wire length = 3028.66
phase1. Layer M5 wire length = 1727.22
phase1. Layer M6 wire length = 470.01
phase1. Layer M7 wire length = 293.76
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 639
phase1. Via VIA12C count = 141
phase1. Via VIA23C count = 137
phase1. Via VIA34C count = 191
phase1. Via VIA45C count = 119
phase1. Via VIA56C count = 39
phase1. Via VIA67C count = 12
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  154  Alloctr  162  Proc 2305 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3638 Max = 7 GRCs =  8030 (2.67%)
phase2. H routing: Overflow =   604 Max = 6 (GRCs =  4) GRCs =   764 (0.51%)
phase2. V routing: Overflow =  3033 Max = 7 (GRCs =  1) GRCs =  7266 (4.84%)
phase2. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase2. M2         Overflow =   272 Max = 6 (GRCs =  4) GRCs =   220 (0.15%)
phase2. M3         Overflow =  2488 Max = 3 (GRCs = 19) GRCs =  6162 (4.10%)
phase2. M4         Overflow =   317 Max = 3 (GRCs =  2) GRCs =   506 (0.34%)
phase2. M5         Overflow =   509 Max = 2 (GRCs =  9) GRCs =   990 (0.66%)
phase2. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase2. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase2. Total Wire Length = 7944.99
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 735.26
phase2. Layer M3 wire length = 1089.33
phase2. Layer M4 wire length = 2938.97
phase2. Layer M5 wire length = 2058.59
phase2. Layer M6 wire length = 1002.37
phase2. Layer M7 wire length = 120.48
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 762
phase2. Via VIA12C count = 141
phase2. Via VIA23C count = 137
phase2. Via VIA34C count = 210
phase2. Via VIA45C count = 163
phase2. Via VIA56C count = 99
phase2. Via VIA67C count = 12
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  154  Alloctr  162  Proc 2305 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 36.97 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 30.72 %
Peak    horizontal track utilization = 150.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -16  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  138  Alloctr  147  Proc 2305 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   15  Alloctr   15  Proc    0 
[GR: Done] Total (MB): Used  138  Alloctr  147  Proc 2305 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  122  Alloctr  132  Proc 2305 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: GR] Stage (MB): Used  121  Alloctr  130  Proc    0 
[ECO: GR] Total (MB): Used  122  Alloctr  132  Proc 2305 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 6 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  121  Alloctr  131  Proc 2305 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Number of wires with overlap after iteration 0 = 276 of 897


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  122  Alloctr  131  Proc 2305 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  122  Alloctr  131  Proc 2305 

Number of wires with overlap after iteration 1 = 115 of 756


Wire length and via report:
---------------------------
Number of M1 wires: 22           POLYCON: 0
Number of M2 wires: 170                  VIA12C: 147
Number of M3 wires: 153                  VIA23C: 167
Number of M4 wires: 189                  VIA34C: 206
Number of M5 wires: 145                  VIA45C: 157
Number of M6 wires: 72           VIA56C: 89
Number of M7 wires: 5            VIA67C: 10
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 756               vias: 776

Total M1 wire length: 5.9
Total M2 wire length: 576.0
Total M3 wire length: 1112.5
Total M4 wire length: 2754.1
Total M5 wire length: 2035.6
Total M6 wire length: 1001.6
Total M7 wire length: 122.9
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 7608.6

Longest M1 wire length: 1.6
Longest M2 wire length: 67.2
Longest M3 wire length: 155.5
Longest M4 wire length: 126.4
Longest M5 wire length: 148.5
Longest M6 wire length: 131.8
Longest M7 wire length: 48.6
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  118  Alloctr  128  Proc 2305 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[ECO: CDR] Stage (MB): Used  117  Alloctr  126  Proc    0 
[ECO: CDR] Total (MB): Used  118  Alloctr  128  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  33
Checked 8/100 Partitions, Violations =  51
Checked 12/100 Partitions, Violations = 72
Checked 16/100 Partitions, Violations = 92
Checked 20/100 Partitions, Violations = 114
Checked 24/100 Partitions, Violations = 144
Checked 28/100 Partitions, Violations = 150
Checked 32/100 Partitions, Violations = 192
Checked 36/100 Partitions, Violations = 208
Checked 40/100 Partitions, Violations = 227
Checked 44/100 Partitions, Violations = 250
Checked 48/100 Partitions, Violations = 299
Checked 52/100 Partitions, Violations = 328
Checked 56/100 Partitions, Violations = 342
Checked 60/100 Partitions, Violations = 360
Checked 64/100 Partitions, Violations = 369
Checked 68/100 Partitions, Violations = 388
Checked 72/100 Partitions, Violations = 397
Checked 76/100 Partitions, Violations = 444
Checked 80/100 Partitions, Violations = 479
Checked 84/100 Partitions, Violations = 509
Checked 88/100 Partitions, Violations = 518
Checked 92/100 Partitions, Violations = 519
Checked 96/100 Partitions, Violations = 524
Checked 100/100 Partitions, Violations =        540

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      540

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2305 

Total Wire Length =                    2823047 micron
Total Number of Contacts =             317908
Total Number of Wires =                341041
Total Number of PtConns =              22812
Total Number of Routed Wires =       341041
Total Routed Wire Length =           2818414 micron
Total Number of Routed Contacts =       317908
        Layer          M1 :      88081 micron
        Layer          M2 :     992491 micron
        Layer          M3 :     613291 micron
        Layer          M4 :     534082 micron
        Layer          M5 :     291505 micron
        Layer          M6 :      89139 micron
        Layer          M7 :     128147 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6491
        Via        VIA45C :        505
        Via   VIA45C(rot) :      20466
        Via        VIA34C :      35595
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140133
        Via        VIA12C :      76476
        Via   VIA12C(rot) :        264
        Via        VIA12B :      29821
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317908 vias)
 
    Layer VIA1       =  0.00% (0      / 107456  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107456  vias)
    Layer VIA2       =  0.00% (0      / 140140  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140140  vias)
    Layer VIA3       =  0.00% (0      / 35597   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35597   vias)
    Layer VIA4       =  0.00% (0      / 20971   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20971   vias)
    Layer VIA5       =  0.00% (0      / 6491    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6491    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317908 vias)
 
    Layer VIA1       =  0.00% (0      / 107456  vias)
    Layer VIA2       =  0.00% (0      / 140140  vias)
    Layer VIA3       =  0.00% (0      / 35597   vias)
    Layer VIA4       =  0.00% (0      / 20971   vias)
    Layer VIA5       =  0.00% (0      / 6491    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317908 vias)
 
    Layer VIA1       =  0.00% (0      / 107456  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107456  vias)
    Layer VIA2       =  0.00% (0      / 140140  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140140  vias)
    Layer VIA3       =  0.00% (0      / 35597   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35597   vias)
    Layer VIA4       =  0.00% (0      / 20971   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20971   vias)
    Layer VIA5       =  0.00% (0      / 6491    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6491    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
Total number of nets = 29095, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/126 Partitions, Violations =  477
Routed  2/126 Partitions, Violations =  470
Routed  3/126 Partitions, Violations =  470
Routed  4/126 Partitions, Violations =  455
Routed  5/126 Partitions, Violations =  438
Routed  6/126 Partitions, Violations =  438
Routed  7/126 Partitions, Violations =  435
Routed  8/126 Partitions, Violations =  419
Routed  9/126 Partitions, Violations =  401
Routed  10/126 Partitions, Violations = 401
Routed  11/126 Partitions, Violations = 386
Routed  12/126 Partitions, Violations = 386
Routed  13/126 Partitions, Violations = 386
Routed  14/126 Partitions, Violations = 386
Routed  15/126 Partitions, Violations = 377
Routed  16/126 Partitions, Violations = 346
Routed  17/126 Partitions, Violations = 352
Routed  18/126 Partitions, Violations = 352
Routed  19/126 Partitions, Violations = 352
Routed  20/126 Partitions, Violations = 349
Routed  21/126 Partitions, Violations = 342
Routed  22/126 Partitions, Violations = 342
Routed  23/126 Partitions, Violations = 314
Routed  24/126 Partitions, Violations = 308
Routed  25/126 Partitions, Violations = 308
Routed  26/126 Partitions, Violations = 296
Routed  27/126 Partitions, Violations = 296
Routed  28/126 Partitions, Violations = 296
Routed  29/126 Partitions, Violations = 291
Routed  30/126 Partitions, Violations = 289
Routed  31/126 Partitions, Violations = 289
Routed  32/126 Partitions, Violations = 286
Routed  33/126 Partitions, Violations = 281
Routed  34/126 Partitions, Violations = 269
Routed  35/126 Partitions, Violations = 261
Routed  36/126 Partitions, Violations = 256
Routed  37/126 Partitions, Violations = 242
Routed  38/126 Partitions, Violations = 242
Routed  39/126 Partitions, Violations = 242
Routed  40/126 Partitions, Violations = 244
Routed  41/126 Partitions, Violations = 244
Routed  42/126 Partitions, Violations = 236
Routed  43/126 Partitions, Violations = 234
Routed  44/126 Partitions, Violations = 234
Routed  45/126 Partitions, Violations = 234
Routed  46/126 Partitions, Violations = 207
Routed  47/126 Partitions, Violations = 207
Routed  48/126 Partitions, Violations = 207
Routed  49/126 Partitions, Violations = 201
Routed  50/126 Partitions, Violations = 195
Routed  51/126 Partitions, Violations = 195
Routed  52/126 Partitions, Violations = 195
Routed  53/126 Partitions, Violations = 182
Routed  54/126 Partitions, Violations = 182
Routed  55/126 Partitions, Violations = 182
Routed  56/126 Partitions, Violations = 182
Routed  57/126 Partitions, Violations = 176
Routed  58/126 Partitions, Violations = 176
Routed  59/126 Partitions, Violations = 176
Routed  60/126 Partitions, Violations = 176
Routed  61/126 Partitions, Violations = 174
Routed  62/126 Partitions, Violations = 162
Routed  63/126 Partitions, Violations = 160
Routed  64/126 Partitions, Violations = 157
Routed  65/126 Partitions, Violations = 157
Routed  66/126 Partitions, Violations = 138
Routed  67/126 Partitions, Violations = 138
Routed  68/126 Partitions, Violations = 138
Routed  69/126 Partitions, Violations = 136
Routed  70/126 Partitions, Violations = 134
Routed  71/126 Partitions, Violations = 134
Routed  72/126 Partitions, Violations = 134
Routed  73/126 Partitions, Violations = 126
Routed  74/126 Partitions, Violations = 124
Routed  75/126 Partitions, Violations = 124
Routed  76/126 Partitions, Violations = 123
Routed  77/126 Partitions, Violations = 121
Routed  78/126 Partitions, Violations = 121
Routed  79/126 Partitions, Violations = 121
Routed  80/126 Partitions, Violations = 118
Routed  81/126 Partitions, Violations = 112
Routed  82/126 Partitions, Violations = 113
Routed  83/126 Partitions, Violations = 113
Routed  84/126 Partitions, Violations = 108
Routed  85/126 Partitions, Violations = 107
Routed  86/126 Partitions, Violations = 106
Routed  87/126 Partitions, Violations = 105
Routed  88/126 Partitions, Violations = 103
Routed  89/126 Partitions, Violations = 101
Routed  90/126 Partitions, Violations = 101
Routed  91/126 Partitions, Violations = 84
Routed  92/126 Partitions, Violations = 84
Routed  93/126 Partitions, Violations = 84
Routed  94/126 Partitions, Violations = 84
Routed  95/126 Partitions, Violations = 76
Routed  96/126 Partitions, Violations = 70
Routed  97/126 Partitions, Violations = 64
Routed  98/126 Partitions, Violations = 59
Routed  99/126 Partitions, Violations = 59
Routed  100/126 Partitions, Violations =        49
Routed  101/126 Partitions, Violations =        49
Routed  102/126 Partitions, Violations =        49
Routed  103/126 Partitions, Violations =        42
Routed  104/126 Partitions, Violations =        42
Routed  105/126 Partitions, Violations =        42
Routed  106/126 Partitions, Violations =        42
Routed  107/126 Partitions, Violations =        42
Routed  108/126 Partitions, Violations =        42
Routed  109/126 Partitions, Violations =        35
Routed  110/126 Partitions, Violations =        35
Routed  111/126 Partitions, Violations =        35
Routed  112/126 Partitions, Violations =        35
Routed  113/126 Partitions, Violations =        29
Routed  114/126 Partitions, Violations =        28
Routed  115/126 Partitions, Violations =        25
Routed  116/126 Partitions, Violations =        25
Routed  117/126 Partitions, Violations =        24
Routed  118/126 Partitions, Violations =        24
Routed  119/126 Partitions, Violations =        22
Routed  120/126 Partitions, Violations =        22
Routed  121/126 Partitions, Violations =        22
Routed  122/126 Partitions, Violations =        19
Routed  123/126 Partitions, Violations =        18
Routed  124/126 Partitions, Violations =        17
Routed  125/126 Partitions, Violations =        17
Routed  126/126 Partitions, Violations =        16

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      16
        Diff net spacing : 1
        Diff net var rule spacing : 6
        Less than minimum area : 2
        Internal-only types : 7

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 0] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 0 with 126 parts

Start DR iteration 1: non-uniform partition
Routed  1/10 Partitions, Violations =   7
Routed  2/10 Partitions, Violations =   5
Routed  3/10 Partitions, Violations =   4
Routed  4/10 Partitions, Violations =   3
Routed  5/10 Partitions, Violations =   2
Routed  6/10 Partitions, Violations =   1
Routed  7/10 Partitions, Violations =   3
Routed  8/10 Partitions, Violations =   4
Routed  9/10 Partitions, Violations =   3
Routed  10/10 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 1 with 10 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    0
Routed  2/2 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 2] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 2] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 2 with 2 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Iter 3] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 3] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 4] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 4] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

Nets that have been changed:
Net 1 = pc_out[6]
Net 2 = DAT_MEM/copt_net_86135
Net 3 = InstD[16]
Net 4 = ResultW[11]
Net 5 = RD2D[20]
Net 6 = RD2D[5]
Net 7 = RF/ropt_net_108262
Net 8 = ReadDataM[15]
Net 9 = ReadDataM[14]
Net 10 = DAT_MEM/copt_net_62643
Net 11 = copt_net_108132
Net 12 = DAT_MEM/PLACE_HFSNET_510
Net 13 = DAT_MEM/PLACE_HFSNET_4982
Net 14 = DAT_MEM/PLACE_HFSNET_519
Net 15 = p_abuf2221
Net 16 = PLACE_HFSNET_4412
Net 17 = RF/n550
Net 18 = RF/n1315
Net 19 = RF/n1472
Net 20 = RF/n5489
Net 21 = RF/n5498
Net 22 = RF/n5499
Net 23 = PLACE_HFSNET_4333
Net 24 = RF/n5608
Net 25 = RF/n5706
Net 26 = RF/n5721
Net 27 = RF/n5819
Net 28 = RF/n5832
Net 29 = RF/n5845
Net 30 = RF/n5890
Net 31 = RF/n5899
Net 32 = RF/n5933
Net 33 = RF/n5939
Net 34 = RF/n5941
Net 35 = RF/n5966
Net 36 = RF/n5970
Net 37 = RF/n5971
Net 38 = PLACE_HFSNET_4508
Net 39 = RF/ropt_net_108417
Net 40 = DE_Reg/ropt_net_108418
Net 41 = RF/ropt_net_108419
Net 42 = DAT_MEM/ropt_net_108420
Net 43 = DE_Reg/ropt_net_108421
Net 44 = RF/PLACE_HFSNET_3364
Net 45 = RF/n6386
Net 46 = RF/PLACE_HFSNET_2853
Net 47 = RF/PLACE_HFSNET_2218
Net 48 = RF/PLACE_HFSNET_2220
Net 49 = DAT_MEM/PLACE_HFSNET_3177
Net 50 = DAT_MEM/PLACE_HFSNET_1238
Net 51 = PLACE_HFSNET_3193
Net 52 = DAT_MEM/PLACE_HFSNET_3238
Net 53 = RF/n7127
Net 54 = DAT_MEM/PLACE_HFSNET_619
Net 55 = RF/n7478
Net 56 = DAT_MEM/PLACE_HFSNET_633
Net 57 = DAT_MEM/PLACE_HFSNET_2326
Net 58 = MW_Reg/ropt_net_108359
Net 59 = p_abuf2816
Net 60 = DAT_MEM/PLACE_HFSNET_3442
Net 61 = DAT_MEM/PLACE_HFSNET_639
Net 62 = DAT_MEM/PLACE_HFSNET_3523
Net 63 = DAT_MEM/PLACE_HFSNET_3643
Net 64 = DAT_MEM/PLACE_HFSNET_3856
Net 65 = ImmExt/n58
Net 66 = EM_Reg/copt_net_63243
Net 67 = DAT_MEM/copt_net_86472
Net 68 = DAT_MEM/PLACE_HFSNET_2664
Net 69 = DE_Reg/n994
Net 70 = ALU/n1693
Net 71 = ALU/n1697
Net 72 = DAT_MEM/PLACE_HFSNET_3993
Net 73 = DAT_MEM/PLACE_HFSNET_4048
Net 74 = DAT_MEM/PLACE_HFSNET_2798
Net 75 = DAT_MEM/PLACE_HFSNET_4311
Net 76 = copt_net_63932
Net 77 = ALU/n2359
Net 78 = ALU/sra_20/n578
Net 79 = ALU/sra_20/n587
Net 80 = ALU/sra_20/n689
Net 81 = p_abuf2327
Net 82 = ALU/sra_20/n949
Net 83 = ALU/srl_19/n457
Net 84 = ALU/srl_19/n499
Net 85 = p_abuf2349
Net 86 = p_abuf2350
Net 87 = ALU/srl_19/n584
Net 88 = ALU/srl_19/n622
Net 89 = ALU/srl_19/n649
Net 90 = p_abuf2374
Net 91 = ALU/srl_19/n699
Net 92 = p_abuf2402
Net 93 = ALU/srl_19/n827
Net 94 = copt_net_64513
Net 95 = DAT_MEM/copt_net_64568
Net 96 = MW_Reg/copt_net_64686
Net 97 = ALU/r72/n327
Net 98 = ALU/sub_14/n229
Net 99 = ALU/sub_14/n562
Net 100 = ALU/sub_14/n710
.... and 120 other nets
Total number of changed nets = 220 (out of 29095)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  130  Proc 2305 
[ECO: DR] Elapsed real time: 0:00:06 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:30
[ECO: DR] Stage (MB): Used  119  Alloctr  128  Proc    0 
[ECO: DR] Total (MB): Used  120  Alloctr  130  Proc 2305 

ECO Route finished with 1 open nets, of which 0 are frozen

ECO Route finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822986 micron
Total Number of Contacts =             317898
Total Number of Wires =                341101
Total Number of PtConns =              22879
Total Number of Routed Wires =       341101
Total Routed Wire Length =           2818338 micron
Total Number of Routed Contacts =       317898
        Layer          M1 :      88092 micron
        Layer          M2 :     992460 micron
        Layer          M3 :     613363 micron
        Layer          M4 :     534123 micron
        Layer          M5 :     291442 micron
        Layer          M6 :      89051 micron
        Layer          M7 :     128144 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35604
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140115
        Via        VIA12C :      76452
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29832
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317898 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140122  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140122  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317898 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140122  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317898 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140122  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140122  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29095
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    2822986 micron
Total Number of Contacts =             317898
Total Number of Wires =                341101
Total Number of PtConns =              22879
Total Number of Routed Wires =       341101
Total Routed Wire Length =           2818338 micron
Total Number of Routed Contacts =       317898
        Layer          M1 :      88092 micron
        Layer          M2 :     992460 micron
        Layer          M3 :     613363 micron
        Layer          M4 :     534123 micron
        Layer          M5 :     291442 micron
        Layer          M6 :      89051 micron
        Layer          M7 :     128144 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35604
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140115
        Via        VIA12C :      76452
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29832
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317898 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140122  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140122  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317898 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140122  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317898 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140122  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140122  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 220 nets
[ECO: End] Elapsed real time: 0:00:07 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:30
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 2305 

Route-opt ECO routing complete            CPU:   664 s (  0.18 hr )  ELAPSE:   460 s (  0.13 hr )  MEM-PEAK:  1044 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540302  0.485050001372  3.179565433784  -5.567214854587  -2.894454487461  -6.565921317863  9.045977558999  3.106964000933
9.863439509851  6.078123964085  2.744208341123  8.318115604771  9.699225027014  2.464623550064  -1.382370321226  -9.387184129619  -3.142429506669  0.996792732089  6.615474923294
4.146578793224  7.876358918112  2.191135103696  0.963734141868  2.700148444812  3.840450664440  -3.750206153169  -7.663458942299  -6.212201267950  7.787618426082  7.864537256717
0.402387977150  0.032845095897  0.596111512371  4.701287396666  7.205135513190  8.278351998268  -1.183725290997  -3.334436508244  -5.867609831622  7.101834338489  9.661103199761
7.591487347087  7.632106393266  7.679078063326  9.831314288404  1.878805818959  3.230072943539  -1.226270137326  -7.050450594780  -2.403928273631  6.167892597179  4.102504266110
1.274718589655  4.570746653063  5.624878808820  7.826857253442  4.759133419294  5.409027526377  -2.609823752834  -0.626142638674  -6.381676752919  9.115414075510  0.515940996621
5.027570618562  6.119813446103  6.181472312107  1.581675365774  7.486041822105  9.584562569756  -2.041727487119  -3.921160967338  -0.650488782345  9.400491642024  3.360778094994
Information: The net parasitics of block RV32I are cleared. (TIM-123)
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'RV32I.dlib:RV32I_route.design'. (TIM-125)
Information: Design RV32I_route has 29095 nets, 0 global routed, 29093 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 6
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 29093 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29093, routed nets = 29093, across physical hierarchy nets = 0, parasitics cached nets = 29093, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_clk
8: scan_clk
9: comp_paths

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0004     0.0004      1
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0004     0.0004      1        -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000      0   0.0004     0.0004      1        -        -          -    380437.41      23947
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000      0   0.0004     0.0004      1        -        -          -    380437.41      23947

Route-opt command complete                CPU:   676 s (  0.19 hr )  ELAPSE:   462 s (  0.13 hr )  MEM-PEAK:  1044 MB
Route-opt command statistics  CPU=60 sec (0.02 hr) ELAPSED=17 sec (0.00 hr) MEM-PEAK=1.020 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

net(U0_Mux2x1/ctsbuf_net_39487256) has floating ports (dbId = 30563 idx_ = 24531 numNodes = 5 numEdges = 3 numCmps = 2)
Total number of nets = 29095, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

Check 29095 nets, 1 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  123  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 0
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2305 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822986 micron
Total Number of Contacts =             317898
Total Number of Wires =                341634
Total Number of PtConns =              22884
Total Number of Routed Wires =       341634
Total Routed Wire Length =           2818338 micron
Total Number of Routed Contacts =       317898
        Layer          M1 :      88092 micron
        Layer          M2 :     992460 micron
        Layer          M3 :     613363 micron
        Layer          M4 :     534123 micron
        Layer          M5 :     291442 micron
        Layer          M6 :      89051 micron
        Layer          M7 :     128144 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35604
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140115
        Via        VIA12C :      76452
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29832
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317898 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140122  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140122  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317898 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140122  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317898 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140122  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140122  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29095, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> report_timing -delay_type min -max_paths 3
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
Extracting design(INC): RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 3
        -report_by design
Design : RV32I
Version: O-2018.06-SP1
Date   : Tue Sep  9 18:41:44 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: MW_Reg/PCPlus4W_reg[25] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: RF/reg_file_reg[13][25] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.34      0.34

  MW_Reg/PCPlus4W_reg[25]/CLK (SDFFARX1)           0.00      0.34 r
  MW_Reg/PCPlus4W_reg[25]/Q (SDFFARX1)             0.12      0.47 f
  U0_Mux4x1/U80/QN (AOI222X1)                      0.13      0.60 r
  PLACE_HFSINV_1390_25015/ZN (IBUFFX32)            0.04      0.64 f
  RF/PLACE_copt_h_inst_81030/Z (DELLN1X2)          0.19      0.83 f
  RF/U1069/Q (AO22X1)                              0.11      0.94 f
  RF/reg_file_reg[13][25]/D (SDFFARX1)             0.00      0.94 f
  data arrival time                                          0.94

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.61      1.61
  clock reconvergence pessimism                   -0.70      0.91
  RF/reg_file_reg[13][25]/CLK (SDFFARX1)           0.00      0.91 r
  clock uncertainty                                0.03      0.94
  library hold time                                0.00      0.94
  data required time                                         0.94
  ------------------------------------------------------------------------
  data required time                                         0.94
  data arrival time                                         -0.94
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: FD_Reg/InstrD_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: DE_Reg/Rs1E_reg[0] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.36      0.36

  FD_Reg/InstrD_reg[15]/CLK (SDFFARX1)             0.00      0.36 r
  FD_Reg/InstrD_reg[15]/QN (SDFFARX1)              0.09      0.44 r
  FD_Reg/PLACE_copt_h_inst_112647/Z (NBUFFX4)      0.06      0.50 r
  FD_Reg/PLACE_copt_h_inst_82104/Z (DELLN3X2)      0.23      0.73 r
  FD_Reg/U99/ZN (INVX1)                            0.05      0.78 f
  DE_Reg/U464/Q (AND2X1)                           0.04      0.82 f
  DE_Reg/Rs1E_reg[0]/D (SDFFARX1)                  0.00      0.82 f
  data arrival time                                          0.82

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.60      1.60
  clock reconvergence pessimism                   -0.80      0.80
  DE_Reg/Rs1E_reg[0]/CLK (SDFFARX1)                0.00      0.80 r
  clock uncertainty                                0.03      0.83
  library hold time                               -0.01      0.82
  data required time                                         0.82
  ------------------------------------------------------------------------
  data required time                                         0.82
  data arrival time                                         -0.82
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: DE_Reg/PCPlus4E_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: EM_Reg/PCPlus4M_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.37      0.37

  DE_Reg/PCPlus4E_reg[15]/CLK (SDFFARX1)           0.00      0.37 r
  DE_Reg/PCPlus4E_reg[15]/Q (SDFFARX1)             0.12      0.49 f
  EM_Reg/PLACE_copt_h_inst_80742/Z (NBUFFX2)       0.06      0.55 f
  EM_Reg/PCPlus4M_reg[15]/D (SDFFARX1)             0.00      0.55 f
  data arrival time                                          0.55

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.59      1.59
  clock reconvergence pessimism                   -1.06      0.53
  EM_Reg/PCPlus4M_reg[15]/CLK (SDFFARX1)           0.00      0.53 r
  clock uncertainty                                0.03      0.56
  library hold time                               -0.01      0.55
  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.55
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
icc2_shell> report_timing -delay_type max -max_paths 3
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 3
        -report_by design
Design : RV32I
Version: O-2018.06-SP1
Date   : Tue Sep  9 18:41:44 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: MW_Reg/ResultSrcW_reg[1] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: EM_Reg/ALUResultM_reg[0] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.60      1.60

  MW_Reg/ResultSrcW_reg[1]/CLK (SDFFARX1)          0.00      1.60 r
  MW_Reg/ResultSrcW_reg[1]/Q (SDFFARX1)            0.80      2.40 r
  U0_Mux4x1/U203/QN (NOR2X2)                       0.32      2.72 f
  U0_Mux4x1/PLACE_HFSBUF_258_25294/Z (NBUFFX2)     0.27      2.99 f
  U0_Mux4x1/U47/QN (AOI222X1)                      0.55      3.54 r
  PLACE_HFSINV_1310_25215/ZN (INVX0)               0.08      3.63 f
  PLACE_copt_h_inst_148193/Z (DELLN2X2)            2.08      5.71 f
  PLACE_copt_h_inst_81309/Z (NBUFFX32)             0.43      6.14 f
  U717/QN (NAND2X0)                                0.15      6.29 r
  U720/QN (NAND3X0)                                0.44      6.74 f
  U663/Q (AO22X2)                                  0.67      7.41 f
  ALU/PLACE_HFSINV_4032_25101/ZN (INVX2)           0.36      7.77 r
  ALU/PLACE_HFSBUF_3490_25097/Z (NBUFFX2)          0.30      8.07 r
  ALU/U336/Q (AO221X1)                             0.33      8.40 r
  ALU/U335/Q (OA221X1)                             0.31      8.71 r
  ALU/U334/Q (AO221X1)                             0.28      9.00 r
  ALU/U333/Q (AO222X1)                             0.37      9.37 r
  ALU/U332/Q (OA221X1)                             0.29      9.65 r
  ALU/U583/QN (NOR2X0)                             0.13      9.79 f
  ALU/U356/QN (NAND2X1)                            0.10      9.89 r
  ALU/U1214/QN (NAND3X0)                           0.16     10.05 f
  ALU/U1072/QN (NAND2X1)                           0.13     10.17 r
  ALU/U1063/QN (NAND2X1)                           0.14     10.31 f
  ALU/U582/QN (NAND2X1)                            0.11     10.42 r
  ALU/U1218/QN (NAND2X1)                           0.13     10.55 f
  ALU/U231/QN (NAND2X1)                            0.11     10.66 r
  ALU/U1210/QN (NAND3X0)                           0.18     10.84 f
  ALU/U1346/Q (OA221X1)                            0.34     11.17 f
  ALU/U326/Q (AO221X1)                             0.27     11.44 f
  ALU/U584/QN (NAND2X1)                            0.17     11.62 r
  ALU/U327/QN (NAND2X1)                            0.15     11.77 f
  ALU/U324/Q (AO222X1)                             0.37     12.14 f
  ALU/U323/Q (OA221X1)                             0.31     12.45 f
  ALU/U322/Q (AO221X1)                             0.27     12.72 f
  ALU/U321/Q (AO222X1)                             0.41     13.13 f
  ALU/U1064/QN (NAND2X1)                           0.12     13.25 r
  ALU/U1224/QN (NAND3X0)                           0.18     13.43 f
  ALU/U319/Q (AO222X1)                             0.41     13.85 f
  ALU/U318/Q (AO221X1)                             0.47     14.31 f
  ALU/U1252/QN (NAND2X1)                           0.11     14.43 r
  ALU/U1251/QN (NAND2X1)                           0.12     14.55 f
  ALU/U357/QN (NAND3X0)                            0.13     14.69 r
  ALU/U1278/QN (NAND4X0)                           0.53     15.21 f
  EM_Reg/ALUResultM_reg[0]/D (SDFFARX1)            0.00     15.21 f
  data arrival time                                         15.21

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.36     15.36
  clock reconvergence pessimism                    0.70     16.07
  EM_Reg/ALUResultM_reg[0]/CLK (SDFFARX1)          0.00     16.07 r
  clock uncertainty                               -0.02     16.05
  library setup time                              -0.83     15.22
  data required time                                        15.22
  ------------------------------------------------------------------------
  data required time                                        15.22
  data arrival time                                        -15.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: EM_Reg/ALUResultM_reg[1] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: MW_Reg/ReadDataW_reg[25] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.59      1.59

  EM_Reg/ALUResultM_reg[1]/CLK (SDFFARX1)          0.00      1.59 r
  EM_Reg/ALUResultM_reg[1]/Q (SDFFARX1)            0.78      2.36 f
  PLACE_copt_h_inst_81601/Z (DELLN3X2)             2.84      5.21 f
  PLACE_copt_h_inst_81602/Z (NBUFFX2)              0.23      5.44 f
  PLACE_copt_h_inst_81600/Z (NBUFFX32)             0.28      5.72 f
  DAT_MEM/U23904/QN (NOR2X0)                       0.66      6.37 r
  DAT_MEM/U9629/ZN (INVX0)                         0.39      6.76 f
  DAT_MEM/U429/QN (NOR2X2)                         1.45      8.20 r
  DAT_MEM/PLACE_HFSINV_5837_24769/ZN (INVX16)      0.55      8.76 f
  DAT_MEM/PLACE_HFSBUF_4855_24763/Z (NBUFFX2)      0.39      9.14 f
  DAT_MEM/U5828/Q (OA22X1)                         0.43      9.57 f
  DAT_MEM/U5827/Q (OA221X1)                        0.54     10.11 f
  DAT_MEM/U5822/QN (NAND4X0)                       1.90     12.01 r
  DAT_MEM/U2869/Q (AO22X1)                         1.42     13.43 r
  DAT_MEM/U2825/Q (AO221X1)                        0.35     13.78 r
  DAT_MEM/U11912/QN (OAI21X1)                      0.50     14.29 f
  DAT_MEM/PLACE_copt_h_inst_82009/Z (NBUFFX2)      0.23     14.52 f
  DAT_MEM/PLACE_ropt_h_inst_148430/Z (NBUFFX2)     0.16     14.68 f
  DAT_MEM/PLACE_copt_h_inst_82010/Z (NBUFFX2)      0.16     14.84 f
  DAT_MEM/U27992/QN (NAND2X0)                      0.16     15.00 r
  MW_Reg/PLACE_copt_h_inst_82218/Z (NBUFFX2)       0.25     15.25 r
  MW_Reg/PLACE_copt_h_inst_82217/Z (NBUFFX2)       0.16     15.41 r
  MW_Reg/ReadDataW_reg[25]/D (SDFFARX1)            0.00     15.41 r
  data arrival time                                         15.41

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.35     15.35
  clock reconvergence pessimism                    0.70     16.05
  MW_Reg/ReadDataW_reg[25]/CLK (SDFFARX1)          0.00     16.05 r
  clock uncertainty                               -0.02     16.03
  library setup time                              -0.53     15.50
  data required time                                        15.50
  ------------------------------------------------------------------------
  data required time                                        15.50
  data arrival time                                        -15.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: PC/pc_nxt_reg[2] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: FD_Reg/PCPlus4D_reg[31] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.57      1.57

  PC/pc_nxt_reg[2]/CLK (SDFFARX1)                  0.00      1.57 r
  PC/pc_nxt_reg[2]/QN (SDFFARX1)                   0.47      2.04 f
  PC/PLACE_copt_h_inst_80498/Z (DELLN3X2)          2.85      4.89 f
  PC/U139/ZN (INVX0)                               0.54      5.43 r
  PCPlus4/add_9/U171/QN (NAND2X0)                  0.35      5.78 f
  PCPlus4/add_9/U32/QN (NAND2X1)                   0.18      5.96 r
  PCPlus4/add_9/U47/QN (NAND2X1)                   0.17      6.13 f
  PCPlus4/add_9/U14/Q (AND3X1)                     0.29      6.42 f
  PCPlus4/add_9/U15/Q (AO21X1)                     0.35      6.77 f
  PCPlus4/add_9/U9/QN (NAND2X0)                    0.15      6.92 r
  PCPlus4/add_9/U7/QN (NAND2X0)                    0.27      7.19 f
  PCPlus4/add_9/U69/Q (AO21X1)                     0.36      7.55 f
  PCPlus4/add_9/U59/QN (NAND3X0)                   0.12      7.68 r
  PCPlus4/add_9/U61/QN (NAND2X1)                   0.16      7.84 f
  PCPlus4/add_9/U45/Q (AND2X1)                     0.24      8.08 f
  PCPlus4/add_9/U8/ZN (INVX0)                      0.11      8.19 r
  PCPlus4/add_9/U22/QN (NAND2X1)                   0.16      8.35 f
  PCPlus4/add_9/U5/QN (NAND3X0)                    0.12      8.47 r
  PCPlus4/add_9/U72/QN (NAND2X0)                   0.22      8.69 f
  PCPlus4/add_9/U90/QN (AOI21X1)                   0.54      9.24 r
  PCPlus4/add_9/U1_16/CO (FADDX1)                  0.42      9.65 r
  PCPlus4/add_9/U1_17/CO (FADDX1)                  0.37     10.02 r
  PCPlus4/add_9/U1_18/CO (FADDX1)                  0.37     10.39 r
  PCPlus4/add_9/U1_19/CO (FADDX1)                  0.39     10.78 r
  PCPlus4/add_9/U1_20/CO (FADDX1)                  0.36     11.14 r
  PCPlus4/add_9/U1_21/CO (FADDX1)                  0.35     11.49 r
  PCPlus4/add_9/U79/QN (NAND2X0)                   0.16     11.64 f
  PCPlus4/add_9/U42/QN (NAND3X0)                   0.20     11.84 r
  PCPlus4/add_9/U1_23/CO (FADDX1)                  0.40     12.24 r
  PCPlus4/add_9/U1_24/CO (FADDX1)                  0.35     12.59 r
  PCPlus4/add_9/U1_25/CO (FADDX1)                  0.36     12.95 r
  PCPlus4/add_9/U1_26/CO (FADDX1)                  0.36     13.31 r
  PCPlus4/add_9/U1_27/CO (FADDX1)                  0.39     13.70 r
  PCPlus4/add_9/U1_28/CO (FADDX1)                  0.38     14.08 r
  PCPlus4/add_9/U1_29/CO (FADDX1)                  0.33     14.41 r
  PCPlus4/add_9/U94/QN (NAND2X0)                   0.16     14.57 f
  PCPlus4/add_9/U110/QN (NAND3X0)                  0.16     14.73 r
  PCPlus4/add_9/U182/Q (XOR3X1)                    0.34     15.07 f
  FD_Reg/U396/Q (AO22X1)                           0.34     15.41 f
  FD_Reg/PCPlus4D_reg[31]/D (SDFFARX1)             0.00     15.41 f
  data arrival time                                         15.41

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.36     15.36
  clock reconvergence pessimism                    0.80     16.15
  FD_Reg/PCPlus4D_reg[31]/CLK (SDFFARX1)           0.00     16.15 r
  clock uncertainty                               -0.02     16.13
  library setup time                              -0.64     15.50
  data required time                                        15.50
  ------------------------------------------------------------------------
  data required time                                        15.50
  data arrival time                                        -15.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.09


1
icc2_shell> route_global -effort_level high
Information: The net parasitics of block RV32I are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used  114  Alloctr  122  Proc    0 
[End of Read DB] Total (MB): Used  119  Alloctr  128  Proc 2305 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1118.88,1116.64)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  122  Alloctr  130  Proc 2305 
Net statistics:
Total number of nets     = 29095
Number of nets to route  = 1
Number of nets with min-layer-mode soft = 501
Number of nets with min-layer-mode soft-cost-medium = 501
Number of nets with max-layer-mode hard = 501
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
29094 nets are fully connected,
 of which 29094 are detail routed and 0 are global routed.
334 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  131  Alloctr  140  Proc 2305 
Average gCell capacity  1.52     on layer (1)    M1
Average gCell capacity  8.52     on layer (2)    M2
Average gCell capacity  4.20     on layer (3)    M3
Average gCell capacity  4.10     on layer (4)    M4
Average gCell capacity  2.13     on layer (5)    M5
Average gCell capacity  1.62     on layer (6)    M6
Average gCell capacity  0.77     on layer (7)    M7
Average gCell capacity  0.41     on layer (8)    M8
Average gCell capacity  0.32     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.75  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1351404
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Congestion map] Total (MB): Used  148  Alloctr  156  Proc 2305 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  158  Proc 2305 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  150  Alloctr  158  Proc 2305 
Information: Using 6 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  150  Alloctr  158  Proc 2305 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3490 Max = 7 GRCs =  7870 (2.62%)
Initial. H routing: Overflow =   542 Max = 6 (GRCs =  4) GRCs =   700 (0.47%)
Initial. V routing: Overflow =  2947 Max = 7 (GRCs =  1) GRCs =  7170 (4.78%)
Initial. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
Initial. M2         Overflow =   251 Max = 6 (GRCs =  4) GRCs =   198 (0.13%)
Initial. M3         Overflow =  2400 Max = 3 (GRCs = 12) GRCs =  6063 (4.04%)
Initial. M4         Overflow =   276 Max = 2 (GRCs =  8) GRCs =   464 (0.31%)
Initial. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
Initial. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
Initial. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
Initial. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

Initial. Total Wire Length = 1.97
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 1.97
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 2
Initial. Via VIA12C count = 1
Initial. Via VIA23C count = 1
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  150  Alloctr  158  Proc 2305 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3490 Max = 7 GRCs =  7870 (2.62%)
phase1. H routing: Overflow =   542 Max = 6 (GRCs =  4) GRCs =   700 (0.47%)
phase1. V routing: Overflow =  2947 Max = 7 (GRCs =  1) GRCs =  7170 (4.78%)
phase1. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase1. M2         Overflow =   251 Max = 6 (GRCs =  4) GRCs =   198 (0.13%)
phase1. M3         Overflow =  2400 Max = 3 (GRCs = 12) GRCs =  6063 (4.04%)
phase1. M4         Overflow =   276 Max = 2 (GRCs =  8) GRCs =   464 (0.31%)
phase1. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
phase1. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase1. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase1. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase1. Total Wire Length = 1.97
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 1.97
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 2
phase1. Via VIA12C count = 1
phase1. Via VIA23C count = 1
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  150  Alloctr  158  Proc 2305 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3490 Max = 7 GRCs =  7870 (2.62%)
phase2. H routing: Overflow =   542 Max = 6 (GRCs =  4) GRCs =   700 (0.47%)
phase2. V routing: Overflow =  2947 Max = 7 (GRCs =  1) GRCs =  7170 (4.78%)
phase2. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase2. M2         Overflow =   251 Max = 6 (GRCs =  4) GRCs =   198 (0.13%)
phase2. M3         Overflow =  2400 Max = 3 (GRCs = 12) GRCs =  6063 (4.04%)
phase2. M4         Overflow =   276 Max = 2 (GRCs =  8) GRCs =   464 (0.31%)
phase2. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
phase2. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase2. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase2. Total Wire Length = 1.97
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 1.97
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 2
phase2. Via VIA12C count = 1
phase2. Via VIA23C count = 1
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  150  Alloctr  158  Proc 2305 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3490 Max = 7 GRCs =  7870 (2.62%)
phase3. H routing: Overflow =   542 Max = 6 (GRCs =  4) GRCs =   700 (0.47%)
phase3. V routing: Overflow =  2947 Max = 7 (GRCs =  1) GRCs =  7170 (4.78%)
phase3. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase3. M2         Overflow =   251 Max = 6 (GRCs =  4) GRCs =   198 (0.13%)
phase3. M3         Overflow =  2400 Max = 3 (GRCs = 12) GRCs =  6063 (4.04%)
phase3. M4         Overflow =   276 Max = 2 (GRCs =  8) GRCs =   464 (0.31%)
phase3. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
phase3. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase3. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase3. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase3. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase3. Total Wire Length = 1.97
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 0.00
phase3. Layer M3 wire length = 1.97
phase3. Layer M4 wire length = 0.00
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 2
phase3. Via VIA12C count = 1
phase3. Via VIA23C count = 1
phase3. Via VIA34C count = 0
phase3. Via VIA45C count = 0
phase3. Via VIA56C count = 0
phase3. Via VIA67C count = 0
phase3. Via VIA78C count = 0
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  150  Alloctr  158  Proc 2305 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 36.86 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 30.58 %
Peak    horizontal track utilization = 123.08 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -16  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  134  Alloctr  143  Proc 2305 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used  129  Alloctr  137  Proc    0 
[GR: Done] Total (MB): Used  134  Alloctr  143  Proc 2305 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 2305 
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29095, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29095 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 1
Checked 72/100 Partitions, Violations = 1
Checked 76/100 Partitions, Violations = 1
Checked 80/100 Partitions, Violations = 1
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2305 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822988 micron
Total Number of Contacts =             317900
Total Number of Wires =                341619
Total Number of PtConns =              22881
Total Number of Routed Wires =       341619
Total Routed Wire Length =           2818340 micron
Total Number of Routed Contacts =       317900
        Layer          M1 :      88092 micron
        Layer          M2 :     992460 micron
        Layer          M3 :     613365 micron
        Layer          M4 :     534123 micron
        Layer          M5 :     291442 micron
        Layer          M6 :      89051 micron
        Layer          M7 :     128144 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35604
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140116
        Via        VIA12C :      76453
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29832
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317900 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140123  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140123  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317900 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
    Layer VIA2       =  0.00% (0      / 140123  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317900 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140123  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140123  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29095, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # ================= Track Assign ================= #
icc2_shell> # ================================================ #
icc2_shell> route_track
Start track assignment

Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 6 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Read routes] Stage (MB): Used  120  Alloctr  129  Proc    0 
[Track Assign: Read routes] Total (MB): Used  121  Alloctr  130  Proc 2305 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Number of wires with overlap after iteration 0 = 0 of 2


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used  121  Alloctr  129  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  122  Alloctr  131  Proc 2305 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 1] Stage (MB): Used  121  Alloctr  129  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  122  Alloctr  131  Proc 2305 

Number of wires with overlap after iteration 1 = 0 of 2


Wire length and via report:
---------------------------
Number of M1 wires: 0            POLYCON: 0
Number of M2 wires: 1            VIA12C: 1
Number of M3 wires: 1            VIA23C: 1
Number of M4 wires: 0            VIA34C: 0
Number of M5 wires: 0            VIA45C: 0
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 2                 vias: 2

Total M1 wire length: 0.0
Total M2 wire length: 0.0
Total M3 wire length: 1.9
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 1.9

Longest M1 wire length: 0.0
Longest M2 wire length: 0.0
Longest M3 wire length: 1.9
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr    0  Proc 2305 
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29095, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29095 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  1
Checked 8/100 Partitions, Violations =  1
Checked 12/100 Partitions, Violations = 2
Checked 16/100 Partitions, Violations = 2
Checked 20/100 Partitions, Violations = 2
Checked 24/100 Partitions, Violations = 2
Checked 28/100 Partitions, Violations = 2
Checked 32/100 Partitions, Violations = 6
Checked 36/100 Partitions, Violations = 6
Checked 40/100 Partitions, Violations = 6
Checked 44/100 Partitions, Violations = 6
Checked 48/100 Partitions, Violations = 9
Checked 52/100 Partitions, Violations = 11
Checked 56/100 Partitions, Violations = 11
Checked 60/100 Partitions, Violations = 13
Checked 64/100 Partitions, Violations = 13
Checked 68/100 Partitions, Violations = 13
Checked 72/100 Partitions, Violations = 13
Checked 76/100 Partitions, Violations = 13
Checked 80/100 Partitions, Violations = 14
Checked 84/100 Partitions, Violations = 14
Checked 88/100 Partitions, Violations = 14
Checked 92/100 Partitions, Violations = 14
Checked 96/100 Partitions, Violations = 14
Checked 100/100 Partitions, Violations =        14
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2305 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      12
        Diff net spacing : 2
        Same net spacing : 10


Total Wire Length =                    2822985 micron
Total Number of Contacts =             317900
Total Number of Wires =                341611
Total Number of PtConns =              22880
Total Number of Routed Wires =       341611
Total Routed Wire Length =           2818338 micron
Total Number of Routed Contacts =       317900
        Layer          M1 :      88089 micron
        Layer          M2 :     992460 micron
        Layer          M3 :     613365 micron
        Layer          M4 :     534123 micron
        Layer          M5 :     291442 micron
        Layer          M6 :      89051 micron
        Layer          M7 :     128144 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35604
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140116
        Via        VIA12C :      76453
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29832
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317900 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140123  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140123  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317900 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
    Layer VIA2       =  0.00% (0      / 140123  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317900 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140123  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140123  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29095, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 12
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # =============== Detailed Route ================= #
icc2_shell> # ================================================ #
icc2_shell> route_detail
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used  125  Alloctr  133  Proc    0 
[Dr init] Total (MB): Used  126  Alloctr  135  Proc 2305 
Total number of nets = 29095, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1521 Partitions, Violations = 0
Routed  7/1521 Partitions, Violations = 0
Routed  14/1521 Partitions, Violations =        0
Routed  21/1521 Partitions, Violations =        0
Routed  28/1521 Partitions, Violations =        0
Routed  35/1521 Partitions, Violations =        0
Routed  42/1521 Partitions, Violations =        0
Routed  49/1521 Partitions, Violations =        0
Routed  56/1521 Partitions, Violations =        0
Routed  63/1521 Partitions, Violations =        0
Routed  70/1521 Partitions, Violations =        0
Routed  77/1521 Partitions, Violations =        0
Routed  84/1521 Partitions, Violations =        0
Routed  91/1521 Partitions, Violations =        0
Routed  98/1521 Partitions, Violations =        0
Routed  105/1521 Partitions, Violations =       0
Routed  112/1521 Partitions, Violations =       0
Routed  119/1521 Partitions, Violations =       0
Routed  126/1521 Partitions, Violations =       0
Routed  133/1521 Partitions, Violations =       0
Routed  140/1521 Partitions, Violations =       0
Routed  147/1521 Partitions, Violations =       0
Routed  154/1521 Partitions, Violations =       0
Routed  161/1521 Partitions, Violations =       0
Routed  168/1521 Partitions, Violations =       0
Routed  175/1521 Partitions, Violations =       0
Routed  182/1521 Partitions, Violations =       0
Routed  189/1521 Partitions, Violations =       0
Routed  196/1521 Partitions, Violations =       0
Routed  203/1521 Partitions, Violations =       0
Routed  210/1521 Partitions, Violations =       0
Routed  217/1521 Partitions, Violations =       0
Routed  224/1521 Partitions, Violations =       0
Routed  231/1521 Partitions, Violations =       0
Routed  238/1521 Partitions, Violations =       0
Routed  245/1521 Partitions, Violations =       0
Routed  252/1521 Partitions, Violations =       0
Routed  259/1521 Partitions, Violations =       0
Routed  266/1521 Partitions, Violations =       0
Routed  273/1521 Partitions, Violations =       0
Routed  280/1521 Partitions, Violations =       0
Routed  287/1521 Partitions, Violations =       0
Routed  294/1521 Partitions, Violations =       0
Routed  301/1521 Partitions, Violations =       0
Routed  308/1521 Partitions, Violations =       0
Routed  315/1521 Partitions, Violations =       0
Routed  322/1521 Partitions, Violations =       0
Routed  329/1521 Partitions, Violations =       0
Routed  336/1521 Partitions, Violations =       0
Routed  343/1521 Partitions, Violations =       0
Routed  350/1521 Partitions, Violations =       0
Routed  357/1521 Partitions, Violations =       0
Routed  364/1521 Partitions, Violations =       0
Routed  371/1521 Partitions, Violations =       0
Routed  378/1521 Partitions, Violations =       0
Routed  385/1521 Partitions, Violations =       0
Routed  392/1521 Partitions, Violations =       0
Routed  399/1521 Partitions, Violations =       0
Routed  406/1521 Partitions, Violations =       0
Routed  413/1521 Partitions, Violations =       0
Routed  420/1521 Partitions, Violations =       0
Routed  427/1521 Partitions, Violations =       0
Routed  434/1521 Partitions, Violations =       0
Routed  441/1521 Partitions, Violations =       0
Routed  448/1521 Partitions, Violations =       0
Routed  455/1521 Partitions, Violations =       0
Routed  462/1521 Partitions, Violations =       1
Routed  469/1521 Partitions, Violations =       1
Routed  476/1521 Partitions, Violations =       1
Routed  483/1521 Partitions, Violations =       1
Routed  490/1521 Partitions, Violations =       1
Routed  497/1521 Partitions, Violations =       1
Routed  504/1521 Partitions, Violations =       1
Routed  511/1521 Partitions, Violations =       1
Routed  518/1521 Partitions, Violations =       1
Routed  525/1521 Partitions, Violations =       1
Routed  532/1521 Partitions, Violations =       1
Routed  539/1521 Partitions, Violations =       1
Routed  546/1521 Partitions, Violations =       1
Routed  553/1521 Partitions, Violations =       1
Routed  560/1521 Partitions, Violations =       1
Routed  567/1521 Partitions, Violations =       1
Routed  574/1521 Partitions, Violations =       1
Routed  581/1521 Partitions, Violations =       1
Routed  588/1521 Partitions, Violations =       1
Routed  595/1521 Partitions, Violations =       1
Routed  602/1521 Partitions, Violations =       1
Routed  609/1521 Partitions, Violations =       1
Routed  616/1521 Partitions, Violations =       1
Routed  623/1521 Partitions, Violations =       1
Routed  630/1521 Partitions, Violations =       1
Routed  637/1521 Partitions, Violations =       1
Routed  644/1521 Partitions, Violations =       1
Routed  651/1521 Partitions, Violations =       1
Routed  658/1521 Partitions, Violations =       1
Routed  665/1521 Partitions, Violations =       1
Routed  672/1521 Partitions, Violations =       1
Routed  679/1521 Partitions, Violations =       1
Routed  686/1521 Partitions, Violations =       1
Routed  693/1521 Partitions, Violations =       1
Routed  700/1521 Partitions, Violations =       1
Routed  707/1521 Partitions, Violations =       1
Routed  714/1521 Partitions, Violations =       1
Routed  721/1521 Partitions, Violations =       1
Routed  728/1521 Partitions, Violations =       1
Routed  735/1521 Partitions, Violations =       1
Routed  742/1521 Partitions, Violations =       1
Routed  749/1521 Partitions, Violations =       1
Routed  756/1521 Partitions, Violations =       1
Routed  763/1521 Partitions, Violations =       1
Routed  771/1521 Partitions, Violations =       1
Routed  777/1521 Partitions, Violations =       1
Routed  784/1521 Partitions, Violations =       1
Routed  791/1521 Partitions, Violations =       1
Routed  798/1521 Partitions, Violations =       1
Routed  805/1521 Partitions, Violations =       1
Routed  812/1521 Partitions, Violations =       1
Routed  819/1521 Partitions, Violations =       1
Routed  826/1521 Partitions, Violations =       1
Routed  833/1521 Partitions, Violations =       1
Routed  840/1521 Partitions, Violations =       1
Routed  847/1521 Partitions, Violations =       1
Routed  854/1521 Partitions, Violations =       1
Routed  861/1521 Partitions, Violations =       1
Routed  868/1521 Partitions, Violations =       1
Routed  875/1521 Partitions, Violations =       1
Routed  882/1521 Partitions, Violations =       1
Routed  889/1521 Partitions, Violations =       1
Routed  896/1521 Partitions, Violations =       1
Routed  903/1521 Partitions, Violations =       1
Routed  910/1521 Partitions, Violations =       1
Routed  917/1521 Partitions, Violations =       1
Routed  924/1521 Partitions, Violations =       1
Routed  931/1521 Partitions, Violations =       1
Routed  938/1521 Partitions, Violations =       1
Routed  945/1521 Partitions, Violations =       1
Routed  952/1521 Partitions, Violations =       1
Routed  959/1521 Partitions, Violations =       2
Routed  966/1521 Partitions, Violations =       2
Routed  973/1521 Partitions, Violations =       2
Routed  980/1521 Partitions, Violations =       2
Routed  987/1521 Partitions, Violations =       2
Routed  994/1521 Partitions, Violations =       2
Routed  1001/1521 Partitions, Violations =      2
Routed  1008/1521 Partitions, Violations =      2
Routed  1015/1521 Partitions, Violations =      2
Routed  1022/1521 Partitions, Violations =      2
Routed  1029/1521 Partitions, Violations =      2
Routed  1036/1521 Partitions, Violations =      2
Routed  1043/1521 Partitions, Violations =      2
Routed  1050/1521 Partitions, Violations =      2
Routed  1057/1521 Partitions, Violations =      2
Routed  1064/1521 Partitions, Violations =      2
Routed  1071/1521 Partitions, Violations =      2
Routed  1078/1521 Partitions, Violations =      2
Routed  1085/1521 Partitions, Violations =      2
Routed  1092/1521 Partitions, Violations =      2
Routed  1099/1521 Partitions, Violations =      2
Routed  1106/1521 Partitions, Violations =      2
Routed  1113/1521 Partitions, Violations =      2
Routed  1120/1521 Partitions, Violations =      2
Routed  1127/1521 Partitions, Violations =      2
Routed  1134/1521 Partitions, Violations =      2
Routed  1141/1521 Partitions, Violations =      2
Routed  1148/1521 Partitions, Violations =      2
Routed  1155/1521 Partitions, Violations =      2
Routed  1162/1521 Partitions, Violations =      2
Routed  1169/1521 Partitions, Violations =      2
Routed  1176/1521 Partitions, Violations =      2
Routed  1183/1521 Partitions, Violations =      2
Routed  1190/1521 Partitions, Violations =      2
Routed  1197/1521 Partitions, Violations =      2
Routed  1204/1521 Partitions, Violations =      2
Routed  1211/1521 Partitions, Violations =      2
Routed  1218/1521 Partitions, Violations =      2
Routed  1225/1521 Partitions, Violations =      2
Routed  1232/1521 Partitions, Violations =      2
Routed  1239/1521 Partitions, Violations =      2
Routed  1246/1521 Partitions, Violations =      2
Routed  1253/1521 Partitions, Violations =      2
Routed  1260/1521 Partitions, Violations =      2
Routed  1267/1521 Partitions, Violations =      2
Routed  1274/1521 Partitions, Violations =      2
Routed  1281/1521 Partitions, Violations =      2
Routed  1288/1521 Partitions, Violations =      2
Routed  1295/1521 Partitions, Violations =      2
Routed  1302/1521 Partitions, Violations =      2
Routed  1309/1521 Partitions, Violations =      2
Routed  1316/1521 Partitions, Violations =      2
Routed  1323/1521 Partitions, Violations =      2
Routed  1330/1521 Partitions, Violations =      2
Routed  1337/1521 Partitions, Violations =      2
Routed  1344/1521 Partitions, Violations =      2
Routed  1351/1521 Partitions, Violations =      2
Routed  1358/1521 Partitions, Violations =      2
Routed  1365/1521 Partitions, Violations =      2
Routed  1372/1521 Partitions, Violations =      2
Routed  1379/1521 Partitions, Violations =      2
Routed  1386/1521 Partitions, Violations =      2
Routed  1393/1521 Partitions, Violations =      2
Routed  1400/1521 Partitions, Violations =      2
Routed  1407/1521 Partitions, Violations =      2
Routed  1414/1521 Partitions, Violations =      2
Routed  1421/1521 Partitions, Violations =      2
Routed  1428/1521 Partitions, Violations =      2
Routed  1435/1521 Partitions, Violations =      2
Routed  1442/1521 Partitions, Violations =      2
Routed  1449/1521 Partitions, Violations =      2
Routed  1456/1521 Partitions, Violations =      2
Routed  1463/1521 Partitions, Violations =      2
Routed  1470/1521 Partitions, Violations =      2
Routed  1477/1521 Partitions, Violations =      2
Routed  1484/1521 Partitions, Violations =      2
Routed  1491/1521 Partitions, Violations =      2
Routed  1498/1521 Partitions, Violations =      2
Routed  1505/1521 Partitions, Violations =      2
Routed  1512/1521 Partitions, Violations =      2
Routed  1519/1521 Partitions, Violations =      2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 1
        Less than NDR width : 1

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 0] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 0] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 0 with 1521 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 1] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 1] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 1 with 2 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 2] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 2] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 3] Elapsed real time: 0:00:03 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 3] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 3] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 4] Elapsed real time: 0:00:03 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 4] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 4] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 4 with 1 parts

Start DR iteration 5: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 5] Elapsed real time: 0:00:03 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 5] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 5] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 5 with 1 parts

Start DR iteration 6: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 6] Elapsed real time: 0:00:03 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[Iter 6] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 6] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 6 with 1 parts

Start DR iteration 7: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 7] Elapsed real time: 0:00:03 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[Iter 7] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 7] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 8] Elapsed real time: 0:00:03 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:18
[Iter 8] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 8] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 9] Elapsed real time: 0:00:03 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:18
[Iter 9] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 9] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 10] Elapsed real time: 0:00:03 
[Iter 10] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:19
[Iter 10] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 10] Total (MB): Used  136  Alloctr  145  Proc 2305 

End DR iteration 10 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:19
[DR] Stage (MB): Used  120  Alloctr  129  Proc    0 
[DR] Total (MB): Used  121  Alloctr  130  Proc 2305 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:19
[DR: Done] Stage (MB): Used  120  Alloctr  129  Proc    0 
[DR: Done] Total (MB): Used  121  Alloctr  130  Proc 2305 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822992 micron
Total Number of Contacts =             317897
Total Number of Wires =                341104
Total Number of PtConns =              22880
Total Number of Routed Wires =       341104
Total Routed Wire Length =           2818344 micron
Total Number of Routed Contacts =       317897
        Layer          M1 :      88093 micron
        Layer          M2 :     992470 micron
        Layer          M3 :     613358 micron
        Layer          M4 :     534123 micron
        Layer          M5 :     291443 micron
        Layer          M6 :      89050 micron
        Layer          M7 :     128144 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6492
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35604
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140112
        Via        VIA12C :      76454
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29833
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317897 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140119  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140119  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6492    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6492    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317897 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
    Layer VIA2       =  0.00% (0      / 140119  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6492    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317897 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140119  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140119  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6492    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6492    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29095
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29095, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29095 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2305 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822992 micron
Total Number of Contacts =             317897
Total Number of Wires =                341638
Total Number of PtConns =              22882
Total Number of Routed Wires =       341638
Total Routed Wire Length =           2818343 micron
Total Number of Routed Contacts =       317897
        Layer          M1 :      88093 micron
        Layer          M2 :     992470 micron
        Layer          M3 :     613358 micron
        Layer          M4 :     534123 micron
        Layer          M5 :     291443 micron
        Layer          M6 :      89050 micron
        Layer          M7 :     128144 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6492
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35604
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140112
        Via        VIA12C :      76454
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29833
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317897 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140119  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140119  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6492    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6492    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317897 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
    Layer VIA2       =  0.00% (0      / 140119  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6492    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317897 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140119  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140119  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6492    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6492    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29095, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> route_detail -incremental true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2305 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used  125  Alloctr  134  Proc    0 
[Dr init] Total (MB): Used  126  Alloctr  136  Proc 2305 
Total number of nets = 29095, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 11

Start DR iteration 11: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 11] Elapsed real time: 0:00:02 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 11] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 11] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 11 with 1 parts

Start DR iteration 12: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 12] Elapsed real time: 0:00:02 
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 12] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 12] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 12 with 1 parts

Start DR iteration 13: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 13] Elapsed real time: 0:00:02 
[Iter 13] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[Iter 13] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 13] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 13 with 1 parts

Start DR iteration 14: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 14] Elapsed real time: 0:00:02 
[Iter 14] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 14] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 14] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 14 with 1 parts

Start DR iteration 15: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 15] Elapsed real time: 0:00:03 
[Iter 15] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 15] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 15] Total (MB): Used  135  Alloctr  145  Proc 2305 

End DR iteration 15 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR] Total (MB): Used  120  Alloctr  130  Proc 2305 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR: Done] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  130  Proc 2305 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822987 micron
Total Number of Contacts =             317897
Total Number of Wires =                341103
Total Number of PtConns =              22882
Total Number of Routed Wires =       341103
Total Routed Wire Length =           2818338 micron
Total Number of Routed Contacts =       317897
        Layer          M1 :      88092 micron
        Layer          M2 :     992458 micron
        Layer          M3 :     613367 micron
        Layer          M4 :     534123 micron
        Layer          M5 :     291443 micron
        Layer          M6 :      89050 micron
        Layer          M7 :     128144 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6492
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35604
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140114
        Via        VIA12C :      76452
        Via   VIA12C(rot) :        283
        Via        VIA12B :      29834
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317897 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140121  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140121  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6492    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6492    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317897 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
    Layer VIA2       =  0.00% (0      / 140121  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6492    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317897 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140121  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140121  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6492    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6492    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29095
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29095, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29095 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 0
Checked 88/100 Partitions, Violations = 0
Checked 92/100 Partitions, Violations = 0
Checked 96/100 Partitions, Violations = 0
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2305 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822987 micron
Total Number of Contacts =             317897
Total Number of Wires =                341637
Total Number of PtConns =              22882
Total Number of Routed Wires =       341637
Total Routed Wire Length =           2818338 micron
Total Number of Routed Contacts =       317897
        Layer          M1 :      88092 micron
        Layer          M2 :     992458 micron
        Layer          M3 :     613367 micron
        Layer          M4 :     534123 micron
        Layer          M5 :     291443 micron
        Layer          M6 :      89050 micron
        Layer          M7 :     128144 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         38
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6492
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35604
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140114
        Via        VIA12C :      76452
        Via   VIA12C(rot) :        283
        Via        VIA12B :      29834
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317897 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140121  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140121  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6492    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6492    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317897 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
    Layer VIA2       =  0.00% (0      / 140121  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6492    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317897 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140121  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140121  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6492    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6492    vias)
    Layer VIA6       =  0.00% (0      / 4681    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4681    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29095, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # =============== Optimized Route ================ #
icc2_shell> # ================================================ #
icc2_shell> route_opt
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Route-opt command begin                   CPU:   791 s (  0.22 hr )  ELAPSE:   510 s (  0.14 hr )  MEM-PEAK:  1044 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Information: The stitching and editing of coupling caps is turned OFF for design 'RV32I.dlib:RV32I_route.design'. (TIM-125)
Information: Design RV32I_route has 29095 nets, 0 global routed, 29093 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 6
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 29093 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29093, routed nets = 29093, across physical hierarchy nets = 0, parasitics cached nets = 29093, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt timing update complete          CPU:   803 s (  0.22 hr )  ELAPSE:   512 s (  0.14 hr )  MEM-PEAK:  1044 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_clk
8: scan_clk
9: comp_paths

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0004     0.0004      1
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0004     0.0004      1        -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000      0   0.0004     0.0004      1        -        -          -    380437.41      23947
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000      0   0.0004     0.0004      1        -        -          -    380437.41      23947
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 6 threads
Route-opt initialization complete         CPU:   803 s (  0.22 hr )  ELAPSE:   513 s (  0.14 hr )  MEM-PEAK:  1044 MB
Use advanced legalizer engine : 0
Route-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)

Route-opt optimization Phase 1 Iter  1          0.00      0.00         0       0.380           -           0.143

Route-opt optimization Phase 2 Iter  1          0.00      0.00         0       0.380           -           0.143
Route-opt optimization Phase 2 Iter  2          0.00      0.00         0       0.380           -           0.143
Route-opt optimization Phase 2 Iter  3          0.00      0.00         0       0.380           -           0.143
Route-opt optimization Phase 2 Iter  4          0.00      0.00         0       0.380           -           0.143
Route-opt optimization Phase 2 Iter  5          0.00      0.00         0       0.380           -           0.143
Route-opt optimization Phase 2 Iter  6          0.00      0.00         0       0.380           -           0.143
Route-opt optimization Phase 2 Iter  7          0.00      0.00         0       0.380           -           0.143
Route-opt optimization Phase 2 Iter  8          0.00      0.00         0       0.380           -           0.143

Route-opt optimization Phase 3 Iter  1          0.00      0.00         0       0.380           -           0.143

Route-opt optimization Phase 4 Iter  1          0.00      0.00         0       0.380           -           0.143
Begin building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483648.design
Done building search trees for block RV32I.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)
Route-opt optimization Phase 4 Iter  2          0.00      0.00         0       0.380           -           0.143

Route-opt optimization complete                 0.00      0.00         0       0.380           -           0.143
Information: Serialized np data
INFO: timer data saved to /tmp/RV32I_route_83269_265936896.timdat

Route-opt route preserve complete         CPU:   806 s (  0.22 hr )  ELAPSE:   514 s (  0.14 hr )  MEM-PEAK:  1044 MB
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 26496 total shapes.
Cached 9901 vias out of 388189 total vias.

Legalizing Top Level Design RV32I ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.03583e+06        23948        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  23948
number of references:                80
number of site rows:                353
number of locations attempted:   520910
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       23418 (400898 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.008 um ( 0.00 row height)
rms weighted cell displacement:   0.008 um ( 0.00 row height)
max cell displacement:            1.935 um ( 0.67 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                2
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: RF/PLACE_ropt_h_inst_148486 (NBUFFX2)
  Input location: (929.36,174.084)
  Legal location: (927.44,173.84)
  Displacement:   1.935 um ( 0.67 row height)
Cell: RF/U1274 (NAND4X1)
  Input location: (928.72,173.84)
  Legal location: (929.36,173.84)
  Displacement:   0.640 um ( 0.22 row height)
Cell: HU/U61 (AND2X1)
  Input location: (858,516.56)
  Legal location: (858,516.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U9 (AND2X1)
  Input location: (834.64,582.8)
  Legal location: (834.64,582.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U8 (AND2X1)
  Input location: (823.76,597.2)
  Legal location: (823.76,597.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U119 (AND2X1)
  Input location: (1026.64,438.8)
  Legal location: (1026.64,438.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U7 (AND2X1)
  Input location: (841.68,588.56)
  Legal location: (841.68,588.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U6 (AND2X1)
  Input location: (818.96,600.08)
  Legal location: (818.96,600.08)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U4 (AND2X1)
  Input location: (846.8,585.68)
  Legal location: (846.8,585.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U3 (AND2X1)
  Input location: (832.08,597.2)
  Legal location: (832.08,597.2)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 3.377
----------------------------------------------------------------

Route-opt legalization complete           CPU:   809 s (  0.22 hr )  ELAPSE:   518 s (  0.14 hr )  MEM-PEAK:  1044 MB
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used  113  Alloctr  121  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  114  Alloctr  123  Proc 2305 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Analysis] Stage (MB): Used  113  Alloctr  121  Proc    0 
[ECO: Analysis] Total (MB): Used  114  Alloctr  123  Proc 2305 
Num of eco nets = 29096
Num of open eco nets = 99
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used  117  Alloctr  126  Proc    0 
[ECO: Init] Total (MB): Used  118  Alloctr  127  Proc 2305 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  122  Alloctr  132  Proc 2305 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1118.88,1116.64)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  126  Alloctr  134  Proc 2305 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 29096
Number of nets to route  = 99
Number of nets with min-layer-mode soft = 501
Number of nets with min-layer-mode soft-cost-medium = 501
Number of nets with max-layer-mode hard = 501
71 nets are partially connected,
 of which 71 are detail routed and 0 are global routed.
28997 nets are fully connected,
 of which 28997 are detail routed and 0 are global routed.
334 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  135  Alloctr  144  Proc 2305 
Average gCell capacity  1.52     on layer (1)    M1
Average gCell capacity  8.52     on layer (2)    M2
Average gCell capacity  4.21     on layer (3)    M3
Average gCell capacity  4.11     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  1.62     on layer (6)    M6
Average gCell capacity  0.77     on layer (7)    M7
Average gCell capacity  0.41     on layer (8)    M8
Average gCell capacity  0.32     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.75  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1351404
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Congestion map] Total (MB): Used  152  Alloctr  160  Proc 2305 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  162  Proc 2305 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  154  Alloctr  162  Proc 2305 
Information: Using 6 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  162  Proc 2305 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3907 Max = 7 GRCs =  8236 (2.74%)
Initial. H routing: Overflow =   676 Max = 6 (GRCs =   4) GRCs =   823 (0.55%)
Initial. V routing: Overflow =  3230 Max = 7 (GRCs =   1) GRCs =  7413 (4.94%)
Initial. M1         Overflow =    13 Max = 7 (GRCs =   1) GRCs =    22 (0.01%)
Initial. M2         Overflow =   271 Max = 6 (GRCs =   4) GRCs =   218 (0.15%)
Initial. M3         Overflow =  2632 Max = 4 (GRCs =   2) GRCs =  6254 (4.17%)
Initial. M4         Overflow =   390 Max = 5 (GRCs =   1) GRCs =   567 (0.38%)
Initial. M5         Overflow =   549 Max = 2 (GRCs =  10) GRCs =  1032 (0.69%)
Initial. M6         Overflow =    14 Max = 1 (GRCs =  31) GRCs =    31 (0.02%)
Initial. M7         Overflow =    34 Max = 1 (GRCs = 100) GRCs =   100 (0.07%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
Initial. M9         Overflow =     0 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)

Initial. Total Wire Length = 7007.48
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 702.24
Initial. Layer M3 wire length = 1184.97
Initial. Layer M4 wire length = 2986.24
Initial. Layer M5 wire length = 1415.91
Initial. Layer M6 wire length = 385.09
Initial. Layer M7 wire length = 333.03
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 534
Initial. Via VIA12C count = 130
Initial. Via VIA23C count = 126
Initial. Via VIA34C count = 165
Initial. Via VIA45C count = 82
Initial. Via VIA56C count = 19
Initial. Via VIA67C count = 12
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  154  Alloctr  162  Proc 2305 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3760 Max = 7 GRCs =  8144 (2.71%)
phase1. H routing: Overflow =   632 Max = 6 (GRCs =   4) GRCs =   789 (0.53%)
phase1. V routing: Overflow =  3128 Max = 7 (GRCs =   1) GRCs =  7355 (4.90%)
phase1. M1         Overflow =    13 Max = 7 (GRCs =   1) GRCs =    22 (0.01%)
phase1. M2         Overflow =   270 Max = 6 (GRCs =   4) GRCs =   218 (0.15%)
phase1. M3         Overflow =  2545 Max = 4 (GRCs =   1) GRCs =  6212 (4.14%)
phase1. M4         Overflow =   346 Max = 3 (GRCs =   3) GRCs =   533 (0.35%)
phase1. M5         Overflow =   534 Max = 2 (GRCs =  10) GRCs =  1016 (0.68%)
phase1. M6         Overflow =    14 Max = 1 (GRCs =  31) GRCs =    31 (0.02%)
phase1. M7         Overflow =    34 Max = 1 (GRCs = 100) GRCs =   100 (0.07%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
phase1. M9         Overflow =     0 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)

phase1. Total Wire Length = 7194.63
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 724.56
phase1. Layer M3 wire length = 1196.33
phase1. Layer M4 wire length = 3000.43
phase1. Layer M5 wire length = 1513.80
phase1. Layer M6 wire length = 461.12
phase1. Layer M7 wire length = 298.40
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 607
phase1. Via VIA12C count = 130
phase1. Via VIA23C count = 133
phase1. Via VIA34C count = 183
phase1. Via VIA45C count = 116
phase1. Via VIA56C count = 33
phase1. Via VIA67C count = 12
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  154  Alloctr  162  Proc 2305 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3645 Max = 7 GRCs =  8042 (2.68%)
phase2. H routing: Overflow =   608 Max = 6 (GRCs =  4) GRCs =   767 (0.51%)
phase2. V routing: Overflow =  3036 Max = 7 (GRCs =  1) GRCs =  7275 (4.84%)
phase2. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase2. M2         Overflow =   276 Max = 6 (GRCs =  4) GRCs =   223 (0.15%)
phase2. M3         Overflow =  2492 Max = 3 (GRCs = 18) GRCs =  6170 (4.11%)
phase2. M4         Overflow =   317 Max = 3 (GRCs =  2) GRCs =   506 (0.34%)
phase2. M5         Overflow =   508 Max = 2 (GRCs =  9) GRCs =   991 (0.66%)
phase2. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase2. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase2. Total Wire Length = 7564.35
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 735.67
phase2. Layer M3 wire length = 1080.97
phase2. Layer M4 wire length = 2868.37
phase2. Layer M5 wire length = 1835.53
phase2. Layer M6 wire length = 937.25
phase2. Layer M7 wire length = 106.56
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 712
phase2. Via VIA12C count = 130
phase2. Via VIA23C count = 133
phase2. Via VIA34C count = 204
phase2. Via VIA45C count = 148
phase2. Via VIA56C count = 89
phase2. Via VIA67C count = 8
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  154  Alloctr  162  Proc 2305 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 36.97 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 30.72 %
Peak    horizontal track utilization = 150.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -16  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  138  Alloctr  147  Proc 2305 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   15  Alloctr   15  Proc    0 
[GR: Done] Total (MB): Used  138  Alloctr  147  Proc 2305 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  122  Alloctr  132  Proc 2305 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[ECO: GR] Stage (MB): Used  121  Alloctr  130  Proc    0 
[ECO: GR] Total (MB): Used  122  Alloctr  132  Proc 2305 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 6 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  121  Alloctr  131  Proc 2305 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Number of wires with overlap after iteration 0 = 258 of 826


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    3  Proc   37 
[Track Assign: Iteration 0] Total (MB): Used  122  Alloctr  131  Proc 2342 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    3  Proc   45 
[Track Assign: Iteration 1] Total (MB): Used  122  Alloctr  131  Proc 2350 

Number of wires with overlap after iteration 1 = 95 of 688


Wire length and via report:
---------------------------
Number of M1 wires: 13           POLYCON: 0
Number of M2 wires: 153                  VIA12C: 138
Number of M3 wires: 150                  VIA23C: 159
Number of M4 wires: 179                  VIA34C: 204
Number of M5 wires: 130                  VIA45C: 146
Number of M6 wires: 59           VIA56C: 81
Number of M7 wires: 4            VIA67C: 8
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 688               vias: 736

Total M1 wire length: 4.4
Total M2 wire length: 532.4
Total M3 wire length: 1099.7
Total M4 wire length: 2718.5
Total M5 wire length: 1819.5
Total M6 wire length: 933.4
Total M7 wire length: 111.4
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 7219.3

Longest M1 wire length: 1.6
Longest M2 wire length: 52.5
Longest M3 wire length: 155.5
Longest M4 wire length: 126.4
Longest M5 wire length: 148.5
Longest M6 wire length: 131.8
Longest M7 wire length: 48.6
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   45 
[Track Assign: Done] Total (MB): Used  118  Alloctr  128  Proc 2350 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[ECO: CDR] Stage (MB): Used  117  Alloctr  126  Proc   45 
[ECO: CDR] Total (MB): Used  118  Alloctr  128  Proc 2350 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  15
Checked 8/100 Partitions, Violations =  17
Checked 12/100 Partitions, Violations = 49
Checked 16/100 Partitions, Violations = 58
Checked 20/100 Partitions, Violations = 78
Checked 24/100 Partitions, Violations = 144
Checked 28/100 Partitions, Violations = 163
Checked 32/100 Partitions, Violations = 170
Checked 36/100 Partitions, Violations = 207
Checked 40/100 Partitions, Violations = 240
Checked 44/100 Partitions, Violations = 241
Checked 48/100 Partitions, Violations = 258
Checked 52/100 Partitions, Violations = 274
Checked 56/100 Partitions, Violations = 286
Checked 60/100 Partitions, Violations = 310
Checked 64/100 Partitions, Violations = 333
Checked 68/100 Partitions, Violations = 354
Checked 72/100 Partitions, Violations = 400
Checked 76/100 Partitions, Violations = 435
Checked 80/100 Partitions, Violations = 448
Checked 84/100 Partitions, Violations = 459
Checked 88/100 Partitions, Violations = 460
Checked 92/100 Partitions, Violations = 466
Checked 96/100 Partitions, Violations = 496
Checked 100/100 Partitions, Violations =        498

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      498

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2350 

Total Wire Length =                    2823039 micron
Total Number of Contacts =             317918
Total Number of Wires =                341062
Total Number of PtConns =              22811
Total Number of Routed Wires =       341062
Total Routed Wire Length =           2818407 micron
Total Number of Routed Contacts =       317918
        Layer          M1 :      88084 micron
        Layer          M2 :     992445 micron
        Layer          M3 :     613305 micron
        Layer          M4 :     534108 micron
        Layer          M5 :     291492 micron
        Layer          M6 :      89155 micron
        Layer          M7 :     128140 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6494
        Via        VIA45C :        507
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35604
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140124
        Via        VIA12C :      76482
        Via   VIA12C(rot) :        265
        Via        VIA12B :      29821
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317918 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20971   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20971   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317918 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
    Layer VIA4       =  0.00% (0      / 20971   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317918 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20971   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20971   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/118 Partitions, Violations =  426
Routed  2/118 Partitions, Violations =  412
Routed  3/118 Partitions, Violations =  412
Routed  4/118 Partitions, Violations =  412
Routed  5/118 Partitions, Violations =  409
Routed  6/118 Partitions, Violations =  398
Routed  7/118 Partitions, Violations =  394
Routed  8/118 Partitions, Violations =  374
Routed  9/118 Partitions, Violations =  374
Routed  10/118 Partitions, Violations = 366
Routed  11/118 Partitions, Violations = 366
Routed  12/118 Partitions, Violations = 366
Routed  13/118 Partitions, Violations = 343
Routed  14/118 Partitions, Violations = 343
Routed  15/118 Partitions, Violations = 343
Routed  16/118 Partitions, Violations = 339
Routed  17/118 Partitions, Violations = 339
Routed  18/118 Partitions, Violations = 325
Routed  19/118 Partitions, Violations = 311
Routed  20/118 Partitions, Violations = 308
Routed  21/118 Partitions, Violations = 306
Routed  22/118 Partitions, Violations = 306
Routed  23/118 Partitions, Violations = 303
Routed  24/118 Partitions, Violations = 300
Routed  25/118 Partitions, Violations = 294
Routed  26/118 Partitions, Violations = 282
Routed  27/118 Partitions, Violations = 282
Routed  28/118 Partitions, Violations = 280
Routed  29/118 Partitions, Violations = 280
Routed  30/118 Partitions, Violations = 280
Routed  31/118 Partitions, Violations = 264
Routed  32/118 Partitions, Violations = 255
Routed  33/118 Partitions, Violations = 253
Routed  34/118 Partitions, Violations = 253
Routed  35/118 Partitions, Violations = 251
Routed  36/118 Partitions, Violations = 246
Routed  37/118 Partitions, Violations = 228
Routed  38/118 Partitions, Violations = 228
Routed  39/118 Partitions, Violations = 221
Routed  40/118 Partitions, Violations = 218
Routed  41/118 Partitions, Violations = 218
Routed  42/118 Partitions, Violations = 209
Routed  43/118 Partitions, Violations = 209
Routed  44/118 Partitions, Violations = 209
Routed  45/118 Partitions, Violations = 196
Routed  46/118 Partitions, Violations = 196
Routed  47/118 Partitions, Violations = 190
Routed  48/118 Partitions, Violations = 187
Routed  49/118 Partitions, Violations = 182
Routed  50/118 Partitions, Violations = 182
Routed  51/118 Partitions, Violations = 182
Routed  52/118 Partitions, Violations = 182
Routed  53/118 Partitions, Violations = 182
Routed  54/118 Partitions, Violations = 182
Routed  55/118 Partitions, Violations = 169
Routed  56/118 Partitions, Violations = 169
Routed  57/118 Partitions, Violations = 162
Routed  58/118 Partitions, Violations = 158
Routed  59/118 Partitions, Violations = 158
Routed  60/118 Partitions, Violations = 158
Routed  61/118 Partitions, Violations = 161
Routed  62/118 Partitions, Violations = 153
Routed  63/118 Partitions, Violations = 153
Routed  64/118 Partitions, Violations = 153
Routed  65/118 Partitions, Violations = 153
Routed  66/118 Partitions, Violations = 140
Routed  67/118 Partitions, Violations = 140
Routed  68/118 Partitions, Violations = 136
Routed  69/118 Partitions, Violations = 136
Routed  70/118 Partitions, Violations = 136
Routed  71/118 Partitions, Violations = 136
Routed  72/118 Partitions, Violations = 134
Routed  73/118 Partitions, Violations = 130
Routed  74/118 Partitions, Violations = 130
Routed  75/118 Partitions, Violations = 129
Routed  76/118 Partitions, Violations = 129
Routed  77/118 Partitions, Violations = 129
Routed  78/118 Partitions, Violations = 125
Routed  79/118 Partitions, Violations = 126
Routed  80/118 Partitions, Violations = 123
Routed  81/118 Partitions, Violations = 106
Routed  82/118 Partitions, Violations = 107
Routed  83/118 Partitions, Violations = 93
Routed  84/118 Partitions, Violations = 93
Routed  85/118 Partitions, Violations = 93
Routed  86/118 Partitions, Violations = 92
Routed  87/118 Partitions, Violations = 83
Routed  88/118 Partitions, Violations = 83
Routed  89/118 Partitions, Violations = 83
Routed  90/118 Partitions, Violations = 80
Routed  91/118 Partitions, Violations = 80
Routed  92/118 Partitions, Violations = 80
Routed  93/118 Partitions, Violations = 78
Routed  94/118 Partitions, Violations = 78
Routed  95/118 Partitions, Violations = 56
Routed  96/118 Partitions, Violations = 56
Routed  97/118 Partitions, Violations = 54
Routed  98/118 Partitions, Violations = 54
Routed  99/118 Partitions, Violations = 52
Routed  100/118 Partitions, Violations =        52
Routed  101/118 Partitions, Violations =        52
Routed  102/118 Partitions, Violations =        52
Routed  103/118 Partitions, Violations =        50
Routed  104/118 Partitions, Violations =        47
Routed  105/118 Partitions, Violations =        47
Routed  106/118 Partitions, Violations =        46
Routed  107/118 Partitions, Violations =        45
Routed  108/118 Partitions, Violations =        44
Routed  109/118 Partitions, Violations =        44
Routed  110/118 Partitions, Violations =        44
Routed  111/118 Partitions, Violations =        39
Routed  112/118 Partitions, Violations =        39
Routed  113/118 Partitions, Violations =        39
Routed  114/118 Partitions, Violations =        37
Routed  115/118 Partitions, Violations =        36
Routed  116/118 Partitions, Violations =        35
Routed  117/118 Partitions, Violations =        35
Routed  118/118 Partitions, Violations =        34

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      34
        Diff net spacing : 1
        Diff net var rule spacing : 6
        Less than minimum area : 2
        Less than NDR width : 16
        Same net spacing : 2
        Internal-only types : 7

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[Iter 0] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  135  Alloctr  145  Proc 2350 

End DR iteration 0 with 118 parts

Start DR iteration 1: non-uniform partition
Routed  1/12 Partitions, Violations =   25
Routed  2/12 Partitions, Violations =   23
Routed  3/12 Partitions, Violations =   21
Routed  4/12 Partitions, Violations =   20
Routed  5/12 Partitions, Violations =   19
Routed  6/12 Partitions, Violations =   19
Routed  7/12 Partitions, Violations =   21
Routed  8/12 Partitions, Violations =   20
Routed  9/12 Partitions, Violations =   3
Routed  10/12 Partitions, Violations =  4
Routed  11/12 Partitions, Violations =  5
Routed  12/12 Partitions, Violations =  5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Diff net var rule spacing : 4

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 1] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used  135  Alloctr  145  Proc 2350 

End DR iteration 1 with 12 parts

Start DR iteration 2: non-uniform partition
Routed  1/3 Partitions, Violations =    2
Routed  2/3 Partitions, Violations =    3
Routed  3/3 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Diff net var rule spacing : 4

[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:12
[Iter 2] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 2] Total (MB): Used  135  Alloctr  145  Proc 2350 

End DR iteration 2 with 3 parts

Start DR iteration 3: non-uniform partition
Routed  1/3 Partitions, Violations =    2
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Diff net var rule spacing : 4

[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 3] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 3] Total (MB): Used  135  Alloctr  145  Proc 2350 

End DR iteration 3 with 3 parts

Start DR iteration 4: non-uniform partition
Routed  1/3 Partitions, Violations =    0
Routed  2/3 Partitions, Violations =    2
Routed  3/3 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Iter 4] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 4] Total (MB): Used  135  Alloctr  145  Proc 2350 

End DR iteration 4 with 3 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

Nets that have been changed:
Net 1 = pc_out[6]
Net 2 = DAT_MEM/copt_net_86135
Net 3 = InstD[16]
Net 4 = ResultW[11]
Net 5 = RF/ropt_net_108262
Net 6 = DAT_MEM/copt_net_62643
Net 7 = copt_net_108132
Net 8 = DAT_MEM/PLACE_HFSNET_510
Net 9 = DAT_MEM/PLACE_HFSNET_4982
Net 10 = DAT_MEM/PLACE_HFSNET_519
Net 11 = p_abuf2221
Net 12 = PLACE_HFSNET_4412
Net 13 = RF/n151
Net 14 = RF/n1246
Net 15 = RF/n1278
Net 16 = RF/n1279
Net 17 = RF/n1280
Net 18 = RF/n1281
Net 19 = RF/n1282
Net 20 = RF/n1315
Net 21 = RF/n1321
Net 22 = RF/n1659
Net 23 = RF/n5489
Net 24 = RF/n5498
Net 25 = RF/n5499
Net 26 = PLACE_HFSNET_4333
Net 27 = RF/n5608
Net 28 = RF/n5706
Net 29 = RF/n5721
Net 30 = RF/n5819
Net 31 = RF/n5832
Net 32 = RF/n5845
Net 33 = RF/n5890
Net 34 = RF/n5899
Net 35 = RF/n5933
Net 36 = RF/n5939
Net 37 = RF/n5941
Net 38 = RF/n5966
Net 39 = RF/n5970
Net 40 = RF/n5971
Net 41 = PLACE_HFSNET_4508
Net 42 = RF/PLACE_HFSNET_3364
Net 43 = RF/ropt_net_108422
Net 44 = RF/n6386
Net 45 = RF/PLACE_HFSNET_2853
Net 46 = RF/PLACE_HFSNET_2218
Net 47 = RF/PLACE_HFSNET_2220
Net 48 = DAT_MEM/PLACE_HFSNET_3177
Net 49 = PLACE_HFSNET_3193
Net 50 = DAT_MEM/PLACE_HFSNET_3238
Net 51 = RF/n7127
Net 52 = DAT_MEM/PLACE_HFSNET_5212
Net 53 = RF/n7478
Net 54 = DAT_MEM/PLACE_HFSNET_633
Net 55 = DAT_MEM/PLACE_HFSNET_2326
Net 56 = MW_Reg/ropt_net_108359
Net 57 = p_abuf2816
Net 58 = DAT_MEM/PLACE_HFSNET_3442
Net 59 = DAT_MEM/PLACE_HFSNET_639
Net 60 = DAT_MEM/PLACE_HFSNET_3598
Net 61 = DAT_MEM/PLACE_HFSNET_2510
Net 62 = DAT_MEM/PLACE_HFSNET_3856
Net 63 = ImmExt/n58
Net 64 = EM_Reg/copt_net_63243
Net 65 = DAT_MEM/PLACE_HFSNET_765
Net 66 = DAT_MEM/PLACE_HFSNET_2664
Net 67 = DE_Reg/n994
Net 68 = DAT_MEM/PLACE_HFSNET_3960
Net 69 = ALU/n1693
Net 70 = ALU/n1697
Net 71 = DAT_MEM/PLACE_HFSNET_4048
Net 72 = DAT_MEM/PLACE_HFSNET_2798
Net 73 = DAT_MEM/PLACE_HFSNET_4311
Net 74 = copt_net_63932
Net 75 = ALU/n2359
Net 76 = ALU/sra_20/n578
Net 77 = ALU/sra_20/n587
Net 78 = ALU/sra_20/n689
Net 79 = p_abuf2327
Net 80 = ALU/sra_20/n949
Net 81 = ALU/srl_19/n457
Net 82 = ALU/srl_19/n499
Net 83 = p_abuf2349
Net 84 = p_abuf2350
Net 85 = ALU/srl_19/n584
Net 86 = ALU/srl_19/n622
Net 87 = ALU/srl_19/n649
Net 88 = p_abuf2374
Net 89 = ALU/srl_19/n699
Net 90 = p_abuf2402
Net 91 = ALU/srl_19/n827
Net 92 = copt_net_64513
Net 93 = MW_Reg/copt_net_64686
Net 94 = ALU/r72/n327
Net 95 = ALU/sub_14/n229
Net 96 = ALU/sub_14/n562
Net 97 = ALU/sub_14/n710
Net 98 = ALU/add_13/n378
Net 99 = ALU/add_13/n417
Net 100 = DAT_MEM/copt_net_64944
.... and 105 other nets
Total number of changed nets = 205 (out of 29096)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[DR: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  130  Proc 2350 
[ECO: DR] Elapsed real time: 0:00:06 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:28 total=0:00:29
[ECO: DR] Stage (MB): Used  119  Alloctr  128  Proc   45 
[ECO: DR] Total (MB): Used  120  Alloctr  130  Proc 2350 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 3 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2



Total Wire Length =                    2822996 micron
Total Number of Contacts =             317912
Total Number of Wires =                341140
Total Number of PtConns =              22877
Total Number of Routed Wires =       341140
Total Routed Wire Length =           2818348 micron
Total Number of Routed Contacts =       317912
        Layer          M1 :      88092 micron
        Layer          M2 :     992448 micron
        Layer          M3 :     613363 micron
        Layer          M4 :     534118 micron
        Layer          M5 :     291439 micron
        Layer          M6 :      89087 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6495
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35606
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76456
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29096
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    2822996 micron
Total Number of Contacts =             317912
Total Number of Wires =                341140
Total Number of PtConns =              22877
Total Number of Routed Wires =       341140
Total Routed Wire Length =           2818348 micron
Total Number of Routed Contacts =       317912
        Layer          M1 :      88092 micron
        Layer          M2 :     992448 micron
        Layer          M3 :     613363 micron
        Layer          M4 :     534118 micron
        Layer          M5 :     291439 micron
        Layer          M6 :      89087 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6495
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35606
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76456
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 205 nets
[ECO: End] Elapsed real time: 0:00:07 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:28 total=0:00:29
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc   45 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 2350 

Route-opt ECO routing complete            CPU:   838 s (  0.23 hr )  ELAPSE:   525 s (  0.15 hr )  MEM-PEAK:  1089 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540439  0.485050000381  3.179565933784  -5.567214854587  -2.894454487461  -6.565921317863  9.045970245499  3.106964500933
9.863439509851  6.078123964085  2.744208341123  8.318115604935  9.699225026011  2.464623050064  -1.382370321226  -9.387184129619  -3.142429506669  0.996795429589  6.615474423294
4.146578793224  7.876358918112  2.191135103696  0.963734141022  2.700148443819  3.840450164440  -3.750206153169  -7.663458942299  -6.212201267950  7.787611113582  7.864537756717
0.402387977150  0.032845095897  0.596111512371  4.701287396820  7.205135512197  8.278351498268  -1.183725290997  -3.334436508244  -5.867609831622  7.101837025989  9.661103699761
7.591487347087  7.632106393266  7.679078063326  9.831314288668  1.878805817956  3.230072443539  -1.226270137326  -7.050450594780  -2.403928273631  6.167895284679  4.102504766110
1.274718589655  4.570746653063  5.624878808820  7.826857253606  4.759133418291  5.409027026377  -2.609823752834  -0.626142638674  -6.381676752919  9.115417762010  0.515940496621
5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  -2.041727487119  -3.921160967338  -0.650488782345  9.400492195159  3.360778194994
Information: The net parasitics of block RV32I are cleared. (TIM-123)
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'RV32I.dlib:RV32I_route.design'. (TIM-125)
Information: Design RV32I_route has 29096 nets, 0 global routed, 29094 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 6
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 29094 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29094, routed nets = 29094, across physical hierarchy nets = 0, parasitics cached nets = 29094, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_clk
8: scan_clk
9: comp_paths

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    380442.94      23948
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    380442.94      23948

Route-opt command complete                CPU:   850 s (  0.24 hr )  ELAPSE:   527 s (  0.15 hr )  MEM-PEAK:  1089 MB
Route-opt command statistics  CPU=59 sec (0.02 hr) ELAPSED=17 sec (0.00 hr) MEM-PEAK=1.063 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  123  Proc 2350 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 2
Checked 64/100 Partitions, Violations = 2
Checked 68/100 Partitions, Violations = 2
Checked 72/100 Partitions, Violations = 2
Checked 76/100 Partitions, Violations = 2
Checked 80/100 Partitions, Violations = 2
Checked 84/100 Partitions, Violations = 2
Checked 88/100 Partitions, Violations = 2
Checked 92/100 Partitions, Violations = 3
Checked 96/100 Partitions, Violations = 3
Checked 100/100 Partitions, Violations =        3
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2350 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2


Total Wire Length =                    2822996 micron
Total Number of Contacts =             317912
Total Number of Wires =                341669
Total Number of PtConns =              22883
Total Number of Routed Wires =       341669
Total Routed Wire Length =           2818347 micron
Total Number of Routed Contacts =       317912
        Layer          M1 :      88092 micron
        Layer          M2 :     992448 micron
        Layer          M3 :     613363 micron
        Layer          M4 :     534118 micron
        Layer          M5 :     291439 micron
        Layer          M6 :      89087 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6495
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35606
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76456
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> report_timing -delay_type min -max_paths 3
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
Extracting design(INC): RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 3
        -report_by design
Design : RV32I
Version: O-2018.06-SP1
Date   : Tue Sep  9 18:42:49 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: FD_Reg/InstrD_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: DE_Reg/Rs1E_reg[0] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.36      0.36

  FD_Reg/InstrD_reg[15]/CLK (SDFFARX1)             0.00      0.36 r
  FD_Reg/InstrD_reg[15]/QN (SDFFARX1)              0.09      0.44 r
  FD_Reg/PLACE_copt_h_inst_112647/Z (NBUFFX4)      0.06      0.50 r
  FD_Reg/PLACE_copt_h_inst_82104/Z (DELLN3X2)      0.23      0.73 r
  FD_Reg/U99/ZN (INVX1)                            0.05      0.78 f
  DE_Reg/U464/Q (AND2X1)                           0.04      0.82 f
  DE_Reg/Rs1E_reg[0]/D (SDFFARX1)                  0.00      0.82 f
  data arrival time                                          0.82

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.60      1.60
  clock reconvergence pessimism                   -0.80      0.80
  DE_Reg/Rs1E_reg[0]/CLK (SDFFARX1)                0.00      0.80 r
  clock uncertainty                                0.03      0.83
  library hold time                               -0.01      0.82
  data required time                                         0.82
  ------------------------------------------------------------------------
  data required time                                         0.82
  data arrival time                                         -0.82
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: DE_Reg/PCPlus4E_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: EM_Reg/PCPlus4M_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.37      0.37

  DE_Reg/PCPlus4E_reg[15]/CLK (SDFFARX1)           0.00      0.37 r
  DE_Reg/PCPlus4E_reg[15]/Q (SDFFARX1)             0.12      0.49 f
  EM_Reg/PLACE_copt_h_inst_80742/Z (NBUFFX2)       0.06      0.55 f
  EM_Reg/PCPlus4M_reg[15]/D (SDFFARX1)             0.00      0.55 f
  data arrival time                                          0.55

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.59      1.59
  clock reconvergence pessimism                   -1.06      0.53
  EM_Reg/PCPlus4M_reg[15]/CLK (SDFFARX1)           0.00      0.53 r
  clock uncertainty                                0.03      0.56
  library hold time                               -0.01      0.55
  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.55
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: FD_Reg/InstrD_reg[10] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: DE_Reg/RdE_reg[3] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.37      0.37

  FD_Reg/InstrD_reg[10]/CLK (SDFFARX1)             0.00      0.37 r
  FD_Reg/InstrD_reg[10]/QN (SDFFARX1)              0.09      0.46 r
  FD_Reg/PLACE_copt_h_inst_112346/Z (DELLN3X2)     0.22      0.68 r
  FD_Reg/PLACE_copt_h_inst_112347/Z (NBUFFX2)      0.05      0.74 r
  FD_Reg/U67/ZN (INVX0)                            0.03      0.76 f
  DE_Reg/U644/ZN (INVX0)                           0.02      0.78 r
  DE_Reg/U769/QN (NOR2X0)                          0.02      0.80 f
  DE_Reg/RdE_reg[3]/D (SDFFARX1)                   0.00      0.80 f
  data arrival time                                          0.80

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.57      1.57
  clock reconvergence pessimism                   -0.80      0.77
  DE_Reg/RdE_reg[3]/CLK (SDFFARX1)                 0.00      0.77 r
  clock uncertainty                                0.03      0.80
  library hold time                               -0.00      0.80
  data required time                                         0.80
  ------------------------------------------------------------------------
  data required time                                         0.80
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
icc2_shell> report_timing -delay_type max -max_paths 3
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 3
        -report_by design
Design : RV32I
Version: O-2018.06-SP1
Date   : Tue Sep  9 18:42:49 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: MW_Reg/ResultSrcW_reg[1] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: EM_Reg/ALUResultM_reg[0] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.60      1.60

  MW_Reg/ResultSrcW_reg[1]/CLK (SDFFARX1)          0.00      1.60 r
  MW_Reg/ResultSrcW_reg[1]/Q (SDFFARX1)            0.80      2.40 r
  U0_Mux4x1/U203/QN (NOR2X2)                       0.32      2.72 f
  U0_Mux4x1/PLACE_HFSBUF_258_25294/Z (NBUFFX2)     0.27      2.99 f
  U0_Mux4x1/U47/QN (AOI222X1)                      0.55      3.54 r
  PLACE_HFSINV_1310_25215/ZN (INVX0)               0.08      3.63 f
  PLACE_copt_h_inst_148193/Z (DELLN2X2)            2.08      5.71 f
  PLACE_copt_h_inst_81309/Z (NBUFFX32)             0.43      6.14 f
  U717/QN (NAND2X0)                                0.15      6.29 r
  U720/QN (NAND3X0)                                0.44      6.74 f
  U663/Q (AO22X2)                                  0.67      7.41 f
  ALU/PLACE_HFSINV_4032_25101/ZN (INVX2)           0.36      7.77 r
  ALU/PLACE_HFSBUF_3490_25097/Z (NBUFFX2)          0.30      8.07 r
  ALU/U336/Q (AO221X1)                             0.33      8.41 r
  ALU/U335/Q (OA221X1)                             0.31      8.71 r
  ALU/U334/Q (AO221X1)                             0.28      9.00 r
  ALU/U333/Q (AO222X1)                             0.37      9.37 r
  ALU/U332/Q (OA221X1)                             0.29      9.65 r
  ALU/U583/QN (NOR2X0)                             0.13      9.79 f
  ALU/U356/QN (NAND2X1)                            0.10      9.89 r
  ALU/U1214/QN (NAND3X0)                           0.16     10.05 f
  ALU/U1072/QN (NAND2X1)                           0.13     10.17 r
  ALU/U1063/QN (NAND2X1)                           0.14     10.31 f
  ALU/U582/QN (NAND2X1)                            0.11     10.42 r
  ALU/U1218/QN (NAND2X1)                           0.13     10.55 f
  ALU/U231/QN (NAND2X1)                            0.11     10.66 r
  ALU/U1210/QN (NAND3X0)                           0.18     10.84 f
  ALU/U1346/Q (OA221X1)                            0.34     11.17 f
  ALU/U326/Q (AO221X1)                             0.27     11.44 f
  ALU/U584/QN (NAND2X1)                            0.17     11.62 r
  ALU/U327/QN (NAND2X1)                            0.15     11.77 f
  ALU/U324/Q (AO222X1)                             0.37     12.14 f
  ALU/U323/Q (OA221X1)                             0.31     12.45 f
  ALU/U322/Q (AO221X1)                             0.27     12.72 f
  ALU/U321/Q (AO222X1)                             0.41     13.13 f
  ALU/U1064/QN (NAND2X1)                           0.12     13.26 r
  ALU/U1224/QN (NAND3X0)                           0.18     13.43 f
  ALU/U319/Q (AO222X1)                             0.41     13.85 f
  ALU/U318/Q (AO221X1)                             0.47     14.31 f
  ALU/U1252/QN (NAND2X1)                           0.11     14.43 r
  ALU/U1251/QN (NAND2X1)                           0.12     14.55 f
  ALU/U357/QN (NAND3X0)                            0.13     14.69 r
  ALU/U1278/QN (NAND4X0)                           0.53     15.21 f
  EM_Reg/ALUResultM_reg[0]/D (SDFFARX1)            0.00     15.21 f
  data arrival time                                         15.21

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.36     15.36
  clock reconvergence pessimism                    0.70     16.07
  EM_Reg/ALUResultM_reg[0]/CLK (SDFFARX1)          0.00     16.07 r
  clock uncertainty                               -0.02     16.05
  library setup time                              -0.83     15.22
  data required time                                        15.22
  ------------------------------------------------------------------------
  data required time                                        15.22
  data arrival time                                        -15.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: EM_Reg/ALUResultM_reg[1] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: MW_Reg/ReadDataW_reg[25] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.59      1.59

  EM_Reg/ALUResultM_reg[1]/CLK (SDFFARX1)          0.00      1.59 r
  EM_Reg/ALUResultM_reg[1]/Q (SDFFARX1)            0.78      2.36 f
  PLACE_copt_h_inst_81601/Z (DELLN3X2)             2.84      5.21 f
  PLACE_copt_h_inst_81602/Z (NBUFFX2)              0.23      5.44 f
  PLACE_copt_h_inst_81600/Z (NBUFFX32)             0.28      5.72 f
  DAT_MEM/U23904/QN (NOR2X0)                       0.66      6.37 r
  DAT_MEM/U9629/ZN (INVX0)                         0.39      6.76 f
  DAT_MEM/U429/QN (NOR2X2)                         1.45      8.20 r
  DAT_MEM/PLACE_HFSINV_5837_24769/ZN (INVX16)      0.55      8.76 f
  DAT_MEM/PLACE_HFSBUF_4855_24763/Z (NBUFFX2)      0.39      9.14 f
  DAT_MEM/U5828/Q (OA22X1)                         0.43      9.57 f
  DAT_MEM/U5827/Q (OA221X1)                        0.54     10.11 f
  DAT_MEM/U5822/QN (NAND4X0)                       1.90     12.01 r
  DAT_MEM/U2869/Q (AO22X1)                         1.42     13.43 r
  DAT_MEM/U2825/Q (AO221X1)                        0.35     13.78 r
  DAT_MEM/U11912/QN (OAI21X1)                      0.50     14.29 f
  DAT_MEM/PLACE_copt_h_inst_82009/Z (NBUFFX2)      0.23     14.52 f
  DAT_MEM/PLACE_ropt_h_inst_148430/Z (NBUFFX2)     0.16     14.68 f
  DAT_MEM/PLACE_copt_h_inst_82010/Z (NBUFFX2)      0.16     14.84 f
  DAT_MEM/U27992/QN (NAND2X0)                      0.16     15.00 r
  MW_Reg/PLACE_copt_h_inst_82218/Z (NBUFFX2)       0.25     15.25 r
  MW_Reg/PLACE_copt_h_inst_82217/Z (NBUFFX2)       0.16     15.41 r
  MW_Reg/ReadDataW_reg[25]/D (SDFFARX1)            0.00     15.41 r
  data arrival time                                         15.41

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.35     15.35
  clock reconvergence pessimism                    0.70     16.05
  MW_Reg/ReadDataW_reg[25]/CLK (SDFFARX1)          0.00     16.05 r
  clock uncertainty                               -0.02     16.03
  library setup time                              -0.53     15.50
  data required time                                        15.50
  ------------------------------------------------------------------------
  data required time                                        15.50
  data arrival time                                        -15.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: PC/pc_nxt_reg[2] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: FD_Reg/PCPlus4D_reg[31] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.57      1.57

  PC/pc_nxt_reg[2]/CLK (SDFFARX1)                  0.00      1.57 r
  PC/pc_nxt_reg[2]/QN (SDFFARX1)                   0.47      2.04 f
  PC/PLACE_copt_h_inst_80498/Z (DELLN3X2)          2.85      4.89 f
  PC/U139/ZN (INVX0)                               0.54      5.43 r
  PCPlus4/add_9/U171/QN (NAND2X0)                  0.35      5.78 f
  PCPlus4/add_9/U32/QN (NAND2X1)                   0.18      5.96 r
  PCPlus4/add_9/U47/QN (NAND2X1)                   0.17      6.13 f
  PCPlus4/add_9/U14/Q (AND3X1)                     0.29      6.42 f
  PCPlus4/add_9/U15/Q (AO21X1)                     0.35      6.77 f
  PCPlus4/add_9/U9/QN (NAND2X0)                    0.15      6.92 r
  PCPlus4/add_9/U7/QN (NAND2X0)                    0.27      7.19 f
  PCPlus4/add_9/U69/Q (AO21X1)                     0.36      7.55 f
  PCPlus4/add_9/U59/QN (NAND3X0)                   0.12      7.68 r
  PCPlus4/add_9/U61/QN (NAND2X1)                   0.16      7.84 f
  PCPlus4/add_9/U45/Q (AND2X1)                     0.24      8.08 f
  PCPlus4/add_9/U8/ZN (INVX0)                      0.11      8.19 r
  PCPlus4/add_9/U22/QN (NAND2X1)                   0.16      8.35 f
  PCPlus4/add_9/U5/QN (NAND3X0)                    0.12      8.47 r
  PCPlus4/add_9/U72/QN (NAND2X0)                   0.22      8.69 f
  PCPlus4/add_9/U90/QN (AOI21X1)                   0.54      9.24 r
  PCPlus4/add_9/U1_16/CO (FADDX1)                  0.42      9.65 r
  PCPlus4/add_9/U1_17/CO (FADDX1)                  0.37     10.03 r
  PCPlus4/add_9/U1_18/CO (FADDX1)                  0.37     10.39 r
  PCPlus4/add_9/U1_19/CO (FADDX1)                  0.39     10.78 r
  PCPlus4/add_9/U1_20/CO (FADDX1)                  0.36     11.14 r
  PCPlus4/add_9/U1_21/CO (FADDX1)                  0.35     11.49 r
  PCPlus4/add_9/U79/QN (NAND2X0)                   0.16     11.64 f
  PCPlus4/add_9/U42/QN (NAND3X0)                   0.20     11.84 r
  PCPlus4/add_9/U1_23/CO (FADDX1)                  0.40     12.24 r
  PCPlus4/add_9/U1_24/CO (FADDX1)                  0.35     12.59 r
  PCPlus4/add_9/U1_25/CO (FADDX1)                  0.36     12.95 r
  PCPlus4/add_9/U1_26/CO (FADDX1)                  0.36     13.31 r
  PCPlus4/add_9/U1_27/CO (FADDX1)                  0.39     13.70 r
  PCPlus4/add_9/U1_28/CO (FADDX1)                  0.38     14.08 r
  PCPlus4/add_9/U1_29/CO (FADDX1)                  0.33     14.41 r
  PCPlus4/add_9/U94/QN (NAND2X0)                   0.16     14.57 f
  PCPlus4/add_9/U110/QN (NAND3X0)                  0.16     14.73 r
  PCPlus4/add_9/U182/Q (XOR3X1)                    0.34     15.07 f
  FD_Reg/U396/Q (AO22X1)                           0.34     15.41 f
  FD_Reg/PCPlus4D_reg[31]/D (SDFFARX1)             0.00     15.41 f
  data arrival time                                         15.41

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.36     15.36
  clock reconvergence pessimism                    0.80     16.15
  FD_Reg/PCPlus4D_reg[31]/CLK (SDFFARX1)           0.00     16.15 r
  clock uncertainty                               -0.02     16.13
  library setup time                              -0.64     15.50
  data required time                                        15.50
  ------------------------------------------------------------------------
  data required time                                        15.50
  data arrival time                                        -15.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.09


1
icc2_shell> route_global -effort_level high
Information: The net parasitics of block RV32I are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2350 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Read DB] Stage (MB): Used  114  Alloctr  122  Proc    0 
[End of Read DB] Total (MB): Used  119  Alloctr  128  Proc 2350 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1118.88,1116.64)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  122  Alloctr  130  Proc 2350 
Net statistics:
Total number of nets     = 29096
Number of nets to route  = 0
Number of nets with min-layer-mode soft = 501
Number of nets with min-layer-mode soft-cost-medium = 501
Number of nets with max-layer-mode hard = 501
29096 nets are fully connected,
 of which 29096 are detail routed and 0 are global routed.
334 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  131  Alloctr  140  Proc 2350 
Average gCell capacity  1.52     on layer (1)    M1
Average gCell capacity  8.52     on layer (2)    M2
Average gCell capacity  4.20     on layer (3)    M3
Average gCell capacity  4.10     on layer (4)    M4
Average gCell capacity  2.13     on layer (5)    M5
Average gCell capacity  1.62     on layer (6)    M6
Average gCell capacity  0.77     on layer (7)    M7
Average gCell capacity  0.41     on layer (8)    M8
Average gCell capacity  0.32     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.75  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1351404
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Congestion map] Total (MB): Used  148  Alloctr  156  Proc 2350 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  158  Proc 2350 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  150  Alloctr  158  Proc 2350 
Information: Using 6 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  150  Alloctr  158  Proc 2350 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3502 Max = 7 GRCs =  7880 (2.62%)
Initial. H routing: Overflow =   547 Max = 6 (GRCs =  4) GRCs =   704 (0.47%)
Initial. V routing: Overflow =  2954 Max = 7 (GRCs =  1) GRCs =  7176 (4.78%)
Initial. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
Initial. M2         Overflow =   255 Max = 6 (GRCs =  4) GRCs =   201 (0.13%)
Initial. M3         Overflow =  2407 Max = 3 (GRCs = 12) GRCs =  6069 (4.04%)
Initial. M4         Overflow =   277 Max = 2 (GRCs =  8) GRCs =   465 (0.31%)
Initial. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
Initial. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
Initial. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
Initial. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12C count = 0
Initial. Via VIA23C count = 0
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  150  Alloctr  158  Proc 2350 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3502 Max = 7 GRCs =  7880 (2.62%)
phase1. H routing: Overflow =   547 Max = 6 (GRCs =  4) GRCs =   704 (0.47%)
phase1. V routing: Overflow =  2954 Max = 7 (GRCs =  1) GRCs =  7176 (4.78%)
phase1. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase1. M2         Overflow =   255 Max = 6 (GRCs =  4) GRCs =   201 (0.13%)
phase1. M3         Overflow =  2407 Max = 3 (GRCs = 12) GRCs =  6069 (4.04%)
phase1. M4         Overflow =   277 Max = 2 (GRCs =  8) GRCs =   465 (0.31%)
phase1. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
phase1. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase1. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase1. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12C count = 0
phase1. Via VIA23C count = 0
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  150  Alloctr  158  Proc 2350 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3502 Max = 7 GRCs =  7880 (2.62%)
phase2. H routing: Overflow =   547 Max = 6 (GRCs =  4) GRCs =   704 (0.47%)
phase2. V routing: Overflow =  2954 Max = 7 (GRCs =  1) GRCs =  7176 (4.78%)
phase2. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase2. M2         Overflow =   255 Max = 6 (GRCs =  4) GRCs =   201 (0.13%)
phase2. M3         Overflow =  2407 Max = 3 (GRCs = 12) GRCs =  6069 (4.04%)
phase2. M4         Overflow =   277 Max = 2 (GRCs =  8) GRCs =   465 (0.31%)
phase2. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
phase2. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase2. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12C count = 0
phase2. Via VIA23C count = 0
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  150  Alloctr  158  Proc 2350 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3502 Max = 7 GRCs =  7880 (2.62%)
phase3. H routing: Overflow =   547 Max = 6 (GRCs =  4) GRCs =   704 (0.47%)
phase3. V routing: Overflow =  2954 Max = 7 (GRCs =  1) GRCs =  7176 (4.78%)
phase3. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase3. M2         Overflow =   255 Max = 6 (GRCs =  4) GRCs =   201 (0.13%)
phase3. M3         Overflow =  2407 Max = 3 (GRCs = 12) GRCs =  6069 (4.04%)
phase3. M4         Overflow =   277 Max = 2 (GRCs =  8) GRCs =   465 (0.31%)
phase3. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
phase3. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase3. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase3. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase3. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase3. Total Wire Length = 0.00
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 0.00
phase3. Layer M3 wire length = 0.00
phase3. Layer M4 wire length = 0.00
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 0
phase3. Via VIA12C count = 0
phase3. Via VIA23C count = 0
phase3. Via VIA34C count = 0
phase3. Via VIA45C count = 0
phase3. Via VIA56C count = 0
phase3. Via VIA67C count = 0
phase3. Via VIA78C count = 0
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  150  Alloctr  158  Proc 2350 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 36.86 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 30.58 %
Peak    horizontal track utilization = 123.08 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -16  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  134  Alloctr  143  Proc 2350 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used  129  Alloctr  137  Proc    0 
[GR: Done] Total (MB): Used  134  Alloctr  143  Proc 2350 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 2350 
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  123  Proc 2350 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 2
Checked 56/100 Partitions, Violations = 2
Checked 60/100 Partitions, Violations = 2
Checked 64/100 Partitions, Violations = 2
Checked 68/100 Partitions, Violations = 2
Checked 72/100 Partitions, Violations = 2
Checked 76/100 Partitions, Violations = 2
Checked 80/100 Partitions, Violations = 2
Checked 84/100 Partitions, Violations = 2
Checked 88/100 Partitions, Violations = 3
Checked 92/100 Partitions, Violations = 3
Checked 96/100 Partitions, Violations = 3
Checked 100/100 Partitions, Violations =        3
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2350 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2


Total Wire Length =                    2822996 micron
Total Number of Contacts =             317912
Total Number of Wires =                341649
Total Number of PtConns =              22879
Total Number of Routed Wires =       341649
Total Routed Wire Length =           2818348 micron
Total Number of Routed Contacts =       317912
        Layer          M1 :      88092 micron
        Layer          M2 :     992448 micron
        Layer          M3 :     613363 micron
        Layer          M4 :     534118 micron
        Layer          M5 :     291439 micron
        Layer          M6 :      89087 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6495
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35606
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76456
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # ================= Track Assign ================= #
icc2_shell> # ================================================ #
icc2_shell> route_track
Start track assignment

Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 6 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Read routes] Stage (MB): Used  116  Alloctr  124  Proc    0 
[Track Assign: Read routes] Total (MB): Used  117  Alloctr  126  Proc 2350 
Error: Skipping track assignment because this design has no global routes. (ZRT-200)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2350 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 2
Checked 52/100 Partitions, Violations = 2
Checked 56/100 Partitions, Violations = 2
Checked 60/100 Partitions, Violations = 2
Checked 64/100 Partitions, Violations = 2
Checked 68/100 Partitions, Violations = 2
Checked 72/100 Partitions, Violations = 2
Checked 76/100 Partitions, Violations = 2
Checked 80/100 Partitions, Violations = 2
Checked 84/100 Partitions, Violations = 3
Checked 88/100 Partitions, Violations = 3
Checked 92/100 Partitions, Violations = 3
Checked 96/100 Partitions, Violations = 3
Checked 100/100 Partitions, Violations =        3
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2350 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2


Total Wire Length =                    2822996 micron
Total Number of Contacts =             317912
Total Number of Wires =                341649
Total Number of PtConns =              22879
Total Number of Routed Wires =       341649
Total Routed Wire Length =           2818348 micron
Total Number of Routed Contacts =       317912
        Layer          M1 :      88092 micron
        Layer          M2 :     992448 micron
        Layer          M3 :     613363 micron
        Layer          M4 :     534118 micron
        Layer          M5 :     291439 micron
        Layer          M6 :      89087 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6495
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35606
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76456
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # =============== Detailed Route ================= #
icc2_shell> # ================================================ #
icc2_shell> route_detail
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used  125  Alloctr  133  Proc    0 
[Dr init] Total (MB): Used  126  Alloctr  135  Proc 2350 
Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1521 Partitions, Violations = 0
Routed  7/1521 Partitions, Violations = 0
Routed  14/1521 Partitions, Violations =        0
Routed  21/1521 Partitions, Violations =        0
Routed  28/1521 Partitions, Violations =        0
Routed  35/1521 Partitions, Violations =        0
Routed  42/1521 Partitions, Violations =        0
Routed  49/1521 Partitions, Violations =        0
Routed  56/1521 Partitions, Violations =        0
Routed  63/1521 Partitions, Violations =        0
Routed  70/1521 Partitions, Violations =        0
Routed  77/1521 Partitions, Violations =        0
Routed  84/1521 Partitions, Violations =        0
Routed  91/1521 Partitions, Violations =        0
Routed  98/1521 Partitions, Violations =        0
Routed  105/1521 Partitions, Violations =       0
Routed  112/1521 Partitions, Violations =       0
Routed  119/1521 Partitions, Violations =       0
Routed  126/1521 Partitions, Violations =       0
Routed  133/1521 Partitions, Violations =       0
Routed  140/1521 Partitions, Violations =       0
Routed  147/1521 Partitions, Violations =       0
Routed  154/1521 Partitions, Violations =       0
Routed  161/1521 Partitions, Violations =       0
Routed  168/1521 Partitions, Violations =       0
Routed  175/1521 Partitions, Violations =       0
Routed  182/1521 Partitions, Violations =       0
Routed  189/1521 Partitions, Violations =       0
Routed  196/1521 Partitions, Violations =       0
Routed  203/1521 Partitions, Violations =       0
Routed  210/1521 Partitions, Violations =       0
Routed  217/1521 Partitions, Violations =       0
Routed  224/1521 Partitions, Violations =       0
Routed  231/1521 Partitions, Violations =       0
Routed  238/1521 Partitions, Violations =       0
Routed  245/1521 Partitions, Violations =       0
Routed  252/1521 Partitions, Violations =       0
Routed  259/1521 Partitions, Violations =       0
Routed  266/1521 Partitions, Violations =       0
Routed  273/1521 Partitions, Violations =       0
Routed  280/1521 Partitions, Violations =       0
Routed  287/1521 Partitions, Violations =       0
Routed  294/1521 Partitions, Violations =       0
Routed  301/1521 Partitions, Violations =       0
Routed  308/1521 Partitions, Violations =       0
Routed  315/1521 Partitions, Violations =       0
Routed  322/1521 Partitions, Violations =       0
Routed  329/1521 Partitions, Violations =       0
Routed  336/1521 Partitions, Violations =       0
Routed  343/1521 Partitions, Violations =       0
Routed  350/1521 Partitions, Violations =       0
Routed  357/1521 Partitions, Violations =       0
Routed  364/1521 Partitions, Violations =       0
Routed  371/1521 Partitions, Violations =       0
Routed  378/1521 Partitions, Violations =       0
Routed  385/1521 Partitions, Violations =       0
Routed  392/1521 Partitions, Violations =       0
Routed  399/1521 Partitions, Violations =       0
Routed  406/1521 Partitions, Violations =       1
Routed  413/1521 Partitions, Violations =       1
Routed  420/1521 Partitions, Violations =       1
Routed  427/1521 Partitions, Violations =       1
Routed  434/1521 Partitions, Violations =       1
Routed  441/1521 Partitions, Violations =       1
Routed  448/1521 Partitions, Violations =       1
Routed  455/1521 Partitions, Violations =       1
Routed  462/1521 Partitions, Violations =       4
Routed  469/1521 Partitions, Violations =       4
Routed  476/1521 Partitions, Violations =       4
Routed  483/1521 Partitions, Violations =       4
Routed  490/1521 Partitions, Violations =       4
Routed  497/1521 Partitions, Violations =       1
Routed  504/1521 Partitions, Violations =       1
Routed  511/1521 Partitions, Violations =       1
Routed  518/1521 Partitions, Violations =       1
Routed  525/1521 Partitions, Violations =       1
Routed  532/1521 Partitions, Violations =       1
Routed  539/1521 Partitions, Violations =       1
Routed  546/1521 Partitions, Violations =       1
Routed  553/1521 Partitions, Violations =       1
Routed  560/1521 Partitions, Violations =       1
Routed  567/1521 Partitions, Violations =       1
Routed  574/1521 Partitions, Violations =       1
Routed  581/1521 Partitions, Violations =       1
Routed  588/1521 Partitions, Violations =       1
Routed  595/1521 Partitions, Violations =       1
Routed  602/1521 Partitions, Violations =       1
Routed  609/1521 Partitions, Violations =       1
Routed  616/1521 Partitions, Violations =       1
Routed  623/1521 Partitions, Violations =       1
Routed  630/1521 Partitions, Violations =       1
Routed  637/1521 Partitions, Violations =       1
Routed  644/1521 Partitions, Violations =       1
Routed  651/1521 Partitions, Violations =       1
Routed  658/1521 Partitions, Violations =       1
Routed  665/1521 Partitions, Violations =       1
Routed  672/1521 Partitions, Violations =       1
Routed  679/1521 Partitions, Violations =       1
Routed  686/1521 Partitions, Violations =       1
Routed  693/1521 Partitions, Violations =       1
Routed  700/1521 Partitions, Violations =       1
Routed  707/1521 Partitions, Violations =       1
Routed  714/1521 Partitions, Violations =       1
Routed  721/1521 Partitions, Violations =       1
Routed  728/1521 Partitions, Violations =       1
Routed  735/1521 Partitions, Violations =       1
Routed  742/1521 Partitions, Violations =       1
Routed  749/1521 Partitions, Violations =       1
Routed  756/1521 Partitions, Violations =       1
Routed  763/1521 Partitions, Violations =       1
Routed  770/1521 Partitions, Violations =       1
Routed  777/1521 Partitions, Violations =       1
Routed  784/1521 Partitions, Violations =       1
Routed  791/1521 Partitions, Violations =       1
Routed  798/1521 Partitions, Violations =       1
Routed  805/1521 Partitions, Violations =       1
Routed  812/1521 Partitions, Violations =       1
Routed  819/1521 Partitions, Violations =       1
Routed  826/1521 Partitions, Violations =       1
Routed  833/1521 Partitions, Violations =       1
Routed  840/1521 Partitions, Violations =       1
Routed  847/1521 Partitions, Violations =       1
Routed  854/1521 Partitions, Violations =       1
Routed  861/1521 Partitions, Violations =       1
Routed  868/1521 Partitions, Violations =       1
Routed  875/1521 Partitions, Violations =       1
Routed  882/1521 Partitions, Violations =       1
Routed  889/1521 Partitions, Violations =       1
Routed  896/1521 Partitions, Violations =       1
Routed  903/1521 Partitions, Violations =       1
Routed  910/1521 Partitions, Violations =       1
Routed  917/1521 Partitions, Violations =       1
Routed  924/1521 Partitions, Violations =       1
Routed  931/1521 Partitions, Violations =       1
Routed  938/1521 Partitions, Violations =       1
Routed  945/1521 Partitions, Violations =       1
Routed  952/1521 Partitions, Violations =       1
Routed  959/1521 Partitions, Violations =       1
Routed  966/1521 Partitions, Violations =       1
Routed  973/1521 Partitions, Violations =       2
Routed  980/1521 Partitions, Violations =       2
Routed  987/1521 Partitions, Violations =       2
Routed  994/1521 Partitions, Violations =       2
Routed  1001/1521 Partitions, Violations =      2
Routed  1008/1521 Partitions, Violations =      2
Routed  1015/1521 Partitions, Violations =      2
Routed  1022/1521 Partitions, Violations =      2
Routed  1029/1521 Partitions, Violations =      2
Routed  1036/1521 Partitions, Violations =      2
Routed  1043/1521 Partitions, Violations =      2
Routed  1050/1521 Partitions, Violations =      2
Routed  1057/1521 Partitions, Violations =      2
Routed  1064/1521 Partitions, Violations =      2
Routed  1071/1521 Partitions, Violations =      2
Routed  1078/1521 Partitions, Violations =      2
Routed  1085/1521 Partitions, Violations =      2
Routed  1092/1521 Partitions, Violations =      2
Routed  1099/1521 Partitions, Violations =      2
Routed  1106/1521 Partitions, Violations =      2
Routed  1113/1521 Partitions, Violations =      2
Routed  1120/1521 Partitions, Violations =      2
Routed  1127/1521 Partitions, Violations =      2
Routed  1134/1521 Partitions, Violations =      2
Routed  1141/1521 Partitions, Violations =      2
Routed  1148/1521 Partitions, Violations =      2
Routed  1155/1521 Partitions, Violations =      2
Routed  1162/1521 Partitions, Violations =      2
Routed  1169/1521 Partitions, Violations =      2
Routed  1176/1521 Partitions, Violations =      2
Routed  1183/1521 Partitions, Violations =      2
Routed  1190/1521 Partitions, Violations =      2
Routed  1197/1521 Partitions, Violations =      2
Routed  1204/1521 Partitions, Violations =      2
Routed  1211/1521 Partitions, Violations =      2
Routed  1218/1521 Partitions, Violations =      2
Routed  1225/1521 Partitions, Violations =      2
Routed  1232/1521 Partitions, Violations =      2
Routed  1239/1521 Partitions, Violations =      2
Routed  1246/1521 Partitions, Violations =      2
Routed  1253/1521 Partitions, Violations =      2
Routed  1260/1521 Partitions, Violations =      2
Routed  1267/1521 Partitions, Violations =      2
Routed  1274/1521 Partitions, Violations =      2
Routed  1281/1521 Partitions, Violations =      2
Routed  1288/1521 Partitions, Violations =      2
Routed  1295/1521 Partitions, Violations =      2
Routed  1302/1521 Partitions, Violations =      2
Routed  1309/1521 Partitions, Violations =      2
Routed  1316/1521 Partitions, Violations =      2
Routed  1323/1521 Partitions, Violations =      2
Routed  1330/1521 Partitions, Violations =      2
Routed  1337/1521 Partitions, Violations =      2
Routed  1344/1521 Partitions, Violations =      2
Routed  1351/1521 Partitions, Violations =      2
Routed  1358/1521 Partitions, Violations =      2
Routed  1365/1521 Partitions, Violations =      2
Routed  1372/1521 Partitions, Violations =      2
Routed  1379/1521 Partitions, Violations =      2
Routed  1386/1521 Partitions, Violations =      2
Routed  1393/1521 Partitions, Violations =      2
Routed  1400/1521 Partitions, Violations =      2
Routed  1407/1521 Partitions, Violations =      2
Routed  1414/1521 Partitions, Violations =      2
Routed  1421/1521 Partitions, Violations =      2
Routed  1428/1521 Partitions, Violations =      2
Routed  1435/1521 Partitions, Violations =      2
Routed  1442/1521 Partitions, Violations =      2
Routed  1449/1521 Partitions, Violations =      2
Routed  1456/1521 Partitions, Violations =      2
Routed  1463/1521 Partitions, Violations =      2
Routed  1470/1521 Partitions, Violations =      2
Routed  1477/1521 Partitions, Violations =      2
Routed  1484/1521 Partitions, Violations =      2
Routed  1491/1521 Partitions, Violations =      2
Routed  1498/1521 Partitions, Violations =      2
Routed  1505/1521 Partitions, Violations =      2
Routed  1512/1521 Partitions, Violations =      2
Routed  1519/1521 Partitions, Violations =      2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 1
        Less than NDR width : 1

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 0] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 0] Total (MB): Used  136  Alloctr  145  Proc 2350 

End DR iteration 0 with 1521 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    0
Routed  2/2 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 1] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 1] Total (MB): Used  136  Alloctr  145  Proc 2350 

End DR iteration 1 with 2 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 2] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 2] Total (MB): Used  136  Alloctr  145  Proc 2350 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 3] Elapsed real time: 0:00:03 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 3] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 3] Total (MB): Used  136  Alloctr  145  Proc 2350 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 4] Elapsed real time: 0:00:03 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 4] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 4] Total (MB): Used  136  Alloctr  145  Proc 2350 

End DR iteration 4 with 1 parts

Start DR iteration 5: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 5] Elapsed real time: 0:00:03 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 5] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 5] Total (MB): Used  136  Alloctr  145  Proc 2350 

End DR iteration 5 with 1 parts

Start DR iteration 6: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 6] Elapsed real time: 0:00:03 
[Iter 6] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:17
[Iter 6] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 6] Total (MB): Used  136  Alloctr  145  Proc 2350 

End DR iteration 6 with 1 parts

Start DR iteration 7: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 7] Elapsed real time: 0:00:03 
[Iter 7] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:17
[Iter 7] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 7] Total (MB): Used  136  Alloctr  145  Proc 2350 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 8] Elapsed real time: 0:00:03 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:18
[Iter 8] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 8] Total (MB): Used  136  Alloctr  145  Proc 2350 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 9] Elapsed real time: 0:00:03 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:18
[Iter 9] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 9] Total (MB): Used  136  Alloctr  145  Proc 2350 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 10] Elapsed real time: 0:00:03 
[Iter 10] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:19
[Iter 10] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 10] Total (MB): Used  136  Alloctr  145  Proc 2350 

End DR iteration 10 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:19
[DR] Stage (MB): Used  120  Alloctr  128  Proc    0 
[DR] Total (MB): Used  121  Alloctr  130  Proc 2350 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:19
[DR: Done] Stage (MB): Used  120  Alloctr  128  Proc    0 
[DR: Done] Total (MB): Used  121  Alloctr  130  Proc 2350 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822997 micron
Total Number of Contacts =             317913
Total Number of Wires =                341136
Total Number of PtConns =              22879
Total Number of Routed Wires =       341136
Total Routed Wire Length =           2818348 micron
Total Number of Routed Contacts =       317913
        Layer          M1 :      88092 micron
        Layer          M2 :     992448 micron
        Layer          M3 :     613363 micron
        Layer          M4 :     534106 micron
        Layer          M5 :     291439 micron
        Layer          M6 :      89098 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6496
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35606
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76456
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6496    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6496    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6496    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6496    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6496    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29096
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2350 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2350 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822997 micron
Total Number of Contacts =             317913
Total Number of Wires =                341668
Total Number of PtConns =              22881
Total Number of Routed Wires =       341668
Total Routed Wire Length =           2818348 micron
Total Number of Routed Contacts =       317913
        Layer          M1 :      88092 micron
        Layer          M2 :     992448 micron
        Layer          M3 :     613363 micron
        Layer          M4 :     534106 micron
        Layer          M5 :     291439 micron
        Layer          M6 :      89098 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6496
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35606
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76456
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6496    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6496    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6496    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6496    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6496    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> route_detail -incremental true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 1
Checked 80/100 Partitions, Violations = 1
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2350 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used  125  Alloctr  134  Proc    0 
[Dr init] Total (MB): Used  126  Alloctr  135  Proc 2350 
Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 11

Start DR iteration 11: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 11] Elapsed real time: 0:00:02 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Iter 11] Stage (MB): Used  134  Alloctr  142  Proc    0 
[Iter 11] Total (MB): Used  135  Alloctr  144  Proc 2350 

End DR iteration 11 with 1 parts

Start DR iteration 12: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 12] Elapsed real time: 0:00:02 
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 12] Stage (MB): Used  134  Alloctr  142  Proc    0 
[Iter 12] Total (MB): Used  135  Alloctr  144  Proc 2350 

End DR iteration 12 with 1 parts

Start DR iteration 13: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 13] Elapsed real time: 0:00:02 
[Iter 13] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 13] Stage (MB): Used  134  Alloctr  142  Proc    0 
[Iter 13] Total (MB): Used  135  Alloctr  144  Proc 2350 

End DR iteration 13 with 1 parts

Start DR iteration 14: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 14] Elapsed real time: 0:00:02 
[Iter 14] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 14] Stage (MB): Used  134  Alloctr  142  Proc    0 
[Iter 14] Total (MB): Used  135  Alloctr  144  Proc 2350 

End DR iteration 14 with 1 parts

Start DR iteration 15: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 15] Elapsed real time: 0:00:03 
[Iter 15] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 15] Stage (MB): Used  134  Alloctr  142  Proc    0 
[Iter 15] Total (MB): Used  135  Alloctr  144  Proc 2350 

End DR iteration 15 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR] Stage (MB): Used  119  Alloctr  127  Proc    0 
[DR] Total (MB): Used  120  Alloctr  129  Proc 2350 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR: Done] Stage (MB): Used  119  Alloctr  127  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  129  Proc 2350 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822996 micron
Total Number of Contacts =             317914
Total Number of Wires =                341136
Total Number of PtConns =              22880
Total Number of Routed Wires =       341136
Total Routed Wire Length =           2818348 micron
Total Number of Routed Contacts =       317914
        Layer          M1 :      88092 micron
        Layer          M2 :     992448 micron
        Layer          M3 :     613363 micron
        Layer          M4 :     534106 micron
        Layer          M5 :     291438 micron
        Layer          M6 :      89100 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6497
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35606
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76456
        Via   VIA12C(rot) :        283
        Via        VIA12B :      29830
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317914 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6497    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6497    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317914 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6497    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317914 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6497    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6497    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29096
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2350 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2350 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822996 micron
Total Number of Contacts =             317914
Total Number of Wires =                341668
Total Number of PtConns =              22880
Total Number of Routed Wires =       341668
Total Routed Wire Length =           2818348 micron
Total Number of Routed Contacts =       317914
        Layer          M1 :      88092 micron
        Layer          M2 :     992448 micron
        Layer          M3 :     613363 micron
        Layer          M4 :     534106 micron
        Layer          M5 :     291438 micron
        Layer          M6 :      89100 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6497
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20462
        Via        VIA34C :      35606
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76456
        Via   VIA12C(rot) :        283
        Via        VIA12B :      29830
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317914 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6497    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6497    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317914 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
    Layer VIA5       =  0.00% (0      / 6497    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317914 vias)
 
    Layer VIA1       =  0.00% (0      / 107464  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107464  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20959   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20959   vias)
    Layer VIA5       =  0.00% (0      / 6497    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6497    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # =============== Optimized Route ================ #
icc2_shell> # ================================================ #
icc2_shell> route_opt
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Route-opt command begin                   CPU:   961 s (  0.27 hr )  ELAPSE:   582 s (  0.16 hr )  MEM-PEAK:  1089 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Information: The stitching and editing of coupling caps is turned OFF for design 'RV32I.dlib:RV32I_route.design'. (TIM-125)
Information: Design RV32I_route has 29096 nets, 0 global routed, 29094 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 6
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 29094 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29094, routed nets = 29094, across physical hierarchy nets = 0, parasitics cached nets = 29094, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt timing update complete          CPU:   972 s (  0.27 hr )  ELAPSE:   584 s (  0.16 hr )  MEM-PEAK:  1089 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_clk
8: scan_clk
9: comp_paths

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    380442.94      23948
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    380442.94      23948
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 6 threads
Route-opt initialization complete         CPU:   973 s (  0.27 hr )  ELAPSE:   585 s (  0.16 hr )  MEM-PEAK:  1089 MB
Use advanced legalizer engine : 0
Route-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)

Route-opt optimization Phase 1 Iter  1          0.00      0.00         0       0.380           -           0.163

Route-opt optimization Phase 2 Iter  1          0.00      0.00         0       0.380           -           0.163
Route-opt optimization Phase 2 Iter  2          0.00      0.00         0       0.380           -           0.163
Route-opt optimization Phase 2 Iter  3          0.00      0.00         0       0.380           -           0.163
Route-opt optimization Phase 2 Iter  4          0.00      0.00         0       0.380           -           0.163
Route-opt optimization Phase 2 Iter  5          0.00      0.00         0       0.380           -           0.163
Route-opt optimization Phase 2 Iter  6          0.00      0.00         0       0.380           -           0.163
Route-opt optimization Phase 2 Iter  7          0.00      0.00         0       0.380           -           0.163
Route-opt optimization Phase 2 Iter  8          0.00      0.00         0       0.380           -           0.163

Route-opt optimization Phase 3 Iter  1          0.00      0.00         0       0.380           -           0.163

Route-opt optimization Phase 4 Iter  1          0.00      0.00         0       0.380           -           0.163
Route-opt optimization Phase 4 Iter  2          0.00      0.00         0       0.380           -           0.163

Route-opt optimization complete                 0.00      0.00         0       0.380           -           0.163
Information: Serialized np data
INFO: timer data saved to /tmp/RV32I_route_83269_265936896.timdat

Route-opt route preserve complete         CPU:   975 s (  0.27 hr )  ELAPSE:   586 s (  0.16 hr )  MEM-PEAK:  1089 MB
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 26501 total shapes.
Cached 9901 vias out of 388206 total vias.

Legalizing Top Level Design RV32I ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.03583e+06        23948        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  23948
number of references:                80
number of site rows:                353
number of locations attempted:   520894
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       23418 (400898 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: HU/U61 (AND2X1)
  Input location: (858,516.56)
  Legal location: (858,516.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U9 (AND2X1)
  Input location: (834.64,582.8)
  Legal location: (834.64,582.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U8 (AND2X1)
  Input location: (823.76,597.2)
  Legal location: (823.76,597.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U7 (AND2X1)
  Input location: (841.68,588.56)
  Legal location: (841.68,588.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U599 (AND2X1)
  Input location: (996.56,712.4)
  Legal location: (996.56,712.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U6 (AND2X1)
  Input location: (818.96,600.08)
  Legal location: (818.96,600.08)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U4 (AND2X1)
  Input location: (846.8,585.68)
  Legal location: (846.8,585.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U3 (AND2X1)
  Input location: (832.08,597.2)
  Legal location: (832.08,597.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U630 (AND2X1)
  Input location: (1007.12,715.28)
  Legal location: (1007.12,715.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U119 (AND2X1)
  Input location: (1026.64,438.8)
  Legal location: (1026.64,438.8)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 3.360
----------------------------------------------------------------

Route-opt legalization complete           CPU:   978 s (  0.27 hr )  ELAPSE:   590 s (  0.16 hr )  MEM-PEAK:  1089 MB
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used  113  Alloctr  121  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  114  Alloctr  123  Proc 2350 
[ECO: Analysis] Elapsed real time: 0:00:01 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Analysis] Stage (MB): Used  113  Alloctr  121  Proc    0 
[ECO: Analysis] Total (MB): Used  114  Alloctr  123  Proc 2350 
Num of eco nets = 29096
Num of open eco nets = 91
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used  117  Alloctr  125  Proc    0 
[ECO: Init] Total (MB): Used  118  Alloctr  127  Proc 2350 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  122  Alloctr  131  Proc 2350 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1118.88,1116.64)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  126  Alloctr  134  Proc 2350 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 29096
Number of nets to route  = 91
Number of nets with min-layer-mode soft = 501
Number of nets with min-layer-mode soft-cost-medium = 501
Number of nets with max-layer-mode hard = 501
62 nets are partially connected,
 of which 62 are detail routed and 0 are global routed.
29005 nets are fully connected,
 of which 29005 are detail routed and 0 are global routed.
334 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  135  Alloctr  144  Proc 2350 
Average gCell capacity  1.52     on layer (1)    M1
Average gCell capacity  8.52     on layer (2)    M2
Average gCell capacity  4.21     on layer (3)    M3
Average gCell capacity  4.11     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  1.62     on layer (6)    M6
Average gCell capacity  0.77     on layer (7)    M7
Average gCell capacity  0.41     on layer (8)    M8
Average gCell capacity  0.32     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.75  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1351404
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Congestion map] Total (MB): Used  152  Alloctr  160  Proc 2350 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  162  Proc 2350 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  154  Alloctr  162  Proc 2350 
Information: Using 6 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  162  Proc 2350 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3891 Max = 7 GRCs =  8230 (2.74%)
Initial. H routing: Overflow =   671 Max = 6 (GRCs =   4) GRCs =   819 (0.55%)
Initial. V routing: Overflow =  3220 Max = 7 (GRCs =   1) GRCs =  7411 (4.94%)
Initial. M1         Overflow =    13 Max = 7 (GRCs =   1) GRCs =    22 (0.01%)
Initial. M2         Overflow =   268 Max = 6 (GRCs =   4) GRCs =   216 (0.14%)
Initial. M3         Overflow =  2622 Max = 4 (GRCs =   2) GRCs =  6253 (4.16%)
Initial. M4         Overflow =   387 Max = 5 (GRCs =   1) GRCs =   565 (0.38%)
Initial. M5         Overflow =   549 Max = 2 (GRCs =  10) GRCs =  1031 (0.69%)
Initial. M6         Overflow =    14 Max = 1 (GRCs =  31) GRCs =    31 (0.02%)
Initial. M7         Overflow =    34 Max = 1 (GRCs = 100) GRCs =   100 (0.07%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
Initial. M9         Overflow =     0 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)

Initial. Total Wire Length = 6819.32
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 700.22
Initial. Layer M3 wire length = 1146.13
Initial. Layer M4 wire length = 2882.13
Initial. Layer M5 wire length = 1372.71
Initial. Layer M6 wire length = 385.09
Initial. Layer M7 wire length = 333.03
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 519
Initial. Via VIA12C count = 126
Initial. Via VIA23C count = 123
Initial. Via VIA34C count = 159
Initial. Via VIA45C count = 80
Initial. Via VIA56C count = 19
Initial. Via VIA67C count = 12
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  154  Alloctr  162  Proc 2350 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3758 Max = 7 GRCs =  8145 (2.71%)
phase1. H routing: Overflow =   632 Max = 6 (GRCs =   4) GRCs =   789 (0.53%)
phase1. V routing: Overflow =  3126 Max = 7 (GRCs =   1) GRCs =  7356 (4.90%)
phase1. M1         Overflow =    13 Max = 7 (GRCs =   1) GRCs =    22 (0.01%)
phase1. M2         Overflow =   269 Max = 6 (GRCs =   4) GRCs =   217 (0.14%)
phase1. M3         Overflow =  2544 Max = 4 (GRCs =   1) GRCs =  6214 (4.14%)
phase1. M4         Overflow =   347 Max = 3 (GRCs =   3) GRCs =   534 (0.36%)
phase1. M5         Overflow =   533 Max = 2 (GRCs =  10) GRCs =  1015 (0.68%)
phase1. M6         Overflow =    14 Max = 1 (GRCs =  31) GRCs =    31 (0.02%)
phase1. M7         Overflow =    34 Max = 1 (GRCs = 100) GRCs =   100 (0.07%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
phase1. M9         Overflow =     0 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)

phase1. Total Wire Length = 7006.80
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 724.07
phase1. Layer M3 wire length = 1159.57
phase1. Layer M4 wire length = 2901.69
phase1. Layer M5 wire length = 1473.48
phase1. Layer M6 wire length = 455.36
phase1. Layer M7 wire length = 292.64
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 586
phase1. Via VIA12C count = 126
phase1. Via VIA23C count = 130
phase1. Via VIA34C count = 175
phase1. Via VIA45C count = 110
phase1. Via VIA56C count = 33
phase1. Via VIA67C count = 12
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  154  Alloctr  162  Proc 2350 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3645 Max = 7 GRCs =  8044 (2.68%)
phase2. H routing: Overflow =   607 Max = 6 (GRCs =  4) GRCs =   766 (0.51%)
phase2. V routing: Overflow =  3038 Max = 7 (GRCs =  1) GRCs =  7278 (4.85%)
phase2. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase2. M2         Overflow =   275 Max = 6 (GRCs =  4) GRCs =   221 (0.15%)
phase2. M3         Overflow =  2493 Max = 3 (GRCs = 17) GRCs =  6173 (4.11%)
phase2. M4         Overflow =   317 Max = 3 (GRCs =  2) GRCs =   507 (0.34%)
phase2. M5         Overflow =   508 Max = 2 (GRCs =  9) GRCs =   991 (0.66%)
phase2. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase2. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase2. Total Wire Length = 7352.36
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 725.67
phase2. Layer M3 wire length = 1052.06
phase2. Layer M4 wire length = 2775.94
phase2. Layer M5 wire length = 1780.81
phase2. Layer M6 wire length = 911.32
phase2. Layer M7 wire length = 106.56
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 687
phase2. Via VIA12C count = 126
phase2. Via VIA23C count = 130
phase2. Via VIA34C count = 198
phase2. Via VIA45C count = 140
phase2. Via VIA56C count = 85
phase2. Via VIA67C count = 8
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  154  Alloctr  162  Proc 2350 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 36.97 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 30.71 %
Peak    horizontal track utilization = 150.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -16  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  138  Alloctr  147  Proc 2350 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   15  Alloctr   15  Proc    0 
[GR: Done] Total (MB): Used  138  Alloctr  147  Proc 2350 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  122  Alloctr  132  Proc 2350 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: GR] Stage (MB): Used  121  Alloctr  130  Proc    0 
[ECO: GR] Total (MB): Used  122  Alloctr  132  Proc 2350 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 6 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  121  Alloctr  130  Proc 2350 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Number of wires with overlap after iteration 0 = 232 of 786


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    3  Proc   15 
[Track Assign: Iteration 0] Total (MB): Used  122  Alloctr  131  Proc 2365 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 19/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    3  Proc   45 
[Track Assign: Iteration 1] Total (MB): Used  122  Alloctr  131  Proc 2395 

Number of wires with overlap after iteration 1 = 80 of 652


Wire length and via report:
---------------------------
Number of M1 wires: 9            POLYCON: 0
Number of M2 wires: 144                  VIA12C: 126
Number of M3 wires: 145                  VIA23C: 156
Number of M4 wires: 172                  VIA34C: 198
Number of M5 wires: 123                  VIA45C: 136
Number of M6 wires: 55           VIA56C: 77
Number of M7 wires: 4            VIA67C: 8
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 652               vias: 701

Total M1 wire length: 3.2
Total M2 wire length: 527.0
Total M3 wire length: 1072.0
Total M4 wire length: 2641.8
Total M5 wire length: 1762.0
Total M6 wire length: 904.1
Total M7 wire length: 111.4
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 7021.5

Longest M1 wire length: 1.6
Longest M2 wire length: 52.5
Longest M3 wire length: 155.5
Longest M4 wire length: 126.4
Longest M5 wire length: 148.5
Longest M6 wire length: 131.8
Longest M7 wire length: 48.6
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   45 
[Track Assign: Done] Total (MB): Used  118  Alloctr  128  Proc 2395 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[ECO: CDR] Stage (MB): Used  117  Alloctr  126  Proc   45 
[ECO: CDR] Total (MB): Used  118  Alloctr  128  Proc 2395 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  15
Checked 8/100 Partitions, Violations =  33
Checked 12/100 Partitions, Violations = 46
Checked 16/100 Partitions, Violations = 65
Checked 20/100 Partitions, Violations = 100
Checked 24/100 Partitions, Violations = 102
Checked 28/100 Partitions, Violations = 105
Checked 32/100 Partitions, Violations = 148
Checked 36/100 Partitions, Violations = 160
Checked 40/100 Partitions, Violations = 178
Checked 44/100 Partitions, Violations = 183
Checked 48/100 Partitions, Violations = 204
Checked 52/100 Partitions, Violations = 230
Checked 56/100 Partitions, Violations = 248
Checked 60/100 Partitions, Violations = 271
Checked 64/100 Partitions, Violations = 281
Checked 68/100 Partitions, Violations = 335
Checked 72/100 Partitions, Violations = 354
Checked 76/100 Partitions, Violations = 383
Checked 80/100 Partitions, Violations = 383
Checked 84/100 Partitions, Violations = 389
Checked 88/100 Partitions, Violations = 389
Checked 92/100 Partitions, Violations = 411
Checked 96/100 Partitions, Violations = 414
Checked 100/100 Partitions, Violations =        424

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      424

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2395 

Total Wire Length =                    2823048 micron
Total Number of Contacts =             317921
Total Number of Wires =                341078
Total Number of PtConns =              22807
Total Number of Routed Wires =       341078
Total Routed Wire Length =           2818416 micron
Total Number of Routed Contacts =       317921
        Layer          M1 :      88083 micron
        Layer          M2 :     992441 micron
        Layer          M3 :     613310 micron
        Layer          M4 :     534118 micron
        Layer          M5 :     291486 micron
        Layer          M6 :      89159 micron
        Layer          M7 :     128140 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        505
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35606
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140130
        Via        VIA12C :      76483
        Via   VIA12C(rot) :        265
        Via        VIA12B :      29818
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317921 vias)
 
    Layer VIA1       =  0.00% (0      / 107461  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107461  vias)
    Layer VIA2       =  0.00% (0      / 140137  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140137  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20969   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20969   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317921 vias)
 
    Layer VIA1       =  0.00% (0      / 107461  vias)
    Layer VIA2       =  0.00% (0      / 140137  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
    Layer VIA4       =  0.00% (0      / 20969   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317921 vias)
 
    Layer VIA1       =  0.00% (0      / 107461  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107461  vias)
    Layer VIA2       =  0.00% (0      / 140137  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140137  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20969   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20969   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/116 Partitions, Violations =  386
Routed  2/116 Partitions, Violations =  383
Routed  3/116 Partitions, Violations =  377
Routed  4/116 Partitions, Violations =  377
Routed  5/116 Partitions, Violations =  377
Routed  6/116 Partitions, Violations =  368
Routed  7/116 Partitions, Violations =  341
Routed  8/116 Partitions, Violations =  341
Routed  9/116 Partitions, Violations =  336
Routed  10/116 Partitions, Violations = 329
Routed  11/116 Partitions, Violations = 329
Routed  12/116 Partitions, Violations = 322
Routed  13/116 Partitions, Violations = 322
Routed  14/116 Partitions, Violations = 310
Routed  15/116 Partitions, Violations = 296
Routed  16/116 Partitions, Violations = 296
Routed  17/116 Partitions, Violations = 296
Routed  18/116 Partitions, Violations = 293
Routed  19/116 Partitions, Violations = 289
Routed  20/116 Partitions, Violations = 289
Routed  21/116 Partitions, Violations = 286
Routed  22/116 Partitions, Violations = 286
Routed  23/116 Partitions, Violations = 284
Routed  24/116 Partitions, Violations = 269
Routed  25/116 Partitions, Violations = 257
Routed  26/116 Partitions, Violations = 246
Routed  27/116 Partitions, Violations = 238
Routed  28/116 Partitions, Violations = 238
Routed  29/116 Partitions, Violations = 238
Routed  30/116 Partitions, Violations = 244
Routed  31/116 Partitions, Violations = 228
Routed  32/116 Partitions, Violations = 224
Routed  33/116 Partitions, Violations = 225
Routed  34/116 Partitions, Violations = 220
Routed  35/116 Partitions, Violations = 220
Routed  36/116 Partitions, Violations = 213
Routed  37/116 Partitions, Violations = 205
Routed  38/116 Partitions, Violations = 205
Routed  39/116 Partitions, Violations = 190
Routed  40/116 Partitions, Violations = 192
Routed  41/116 Partitions, Violations = 192
Routed  42/116 Partitions, Violations = 192
Routed  43/116 Partitions, Violations = 189
Routed  44/116 Partitions, Violations = 187
Routed  45/116 Partitions, Violations = 187
Routed  46/116 Partitions, Violations = 162
Routed  47/116 Partitions, Violations = 162
Routed  48/116 Partitions, Violations = 161
Routed  49/116 Partitions, Violations = 161
Routed  50/116 Partitions, Violations = 155
Routed  51/116 Partitions, Violations = 153
Routed  52/116 Partitions, Violations = 153
Routed  53/116 Partitions, Violations = 153
Routed  54/116 Partitions, Violations = 149
Routed  55/116 Partitions, Violations = 133
Routed  56/116 Partitions, Violations = 133
Routed  57/116 Partitions, Violations = 126
Routed  58/116 Partitions, Violations = 126
Routed  59/116 Partitions, Violations = 126
Routed  60/116 Partitions, Violations = 124
Routed  61/116 Partitions, Violations = 122
Routed  62/116 Partitions, Violations = 120
Routed  63/116 Partitions, Violations = 116
Routed  64/116 Partitions, Violations = 115
Routed  65/116 Partitions, Violations = 115
Routed  66/116 Partitions, Violations = 114
Routed  67/116 Partitions, Violations = 114
Routed  68/116 Partitions, Violations = 109
Routed  69/116 Partitions, Violations = 109
Routed  70/116 Partitions, Violations = 105
Routed  71/116 Partitions, Violations = 105
Routed  72/116 Partitions, Violations = 104
Routed  73/116 Partitions, Violations = 104
Routed  74/116 Partitions, Violations = 105
Routed  75/116 Partitions, Violations = 104
Routed  76/116 Partitions, Violations = 96
Routed  77/116 Partitions, Violations = 93
Routed  78/116 Partitions, Violations = 93
Routed  79/116 Partitions, Violations = 92
Routed  80/116 Partitions, Violations = 91
Routed  81/116 Partitions, Violations = 89
Routed  82/116 Partitions, Violations = 77
Routed  83/116 Partitions, Violations = 76
Routed  84/116 Partitions, Violations = 76
Routed  85/116 Partitions, Violations = 67
Routed  86/116 Partitions, Violations = 67
Routed  87/116 Partitions, Violations = 61
Routed  88/116 Partitions, Violations = 61
Routed  89/116 Partitions, Violations = 61
Routed  90/116 Partitions, Violations = 59
Routed  91/116 Partitions, Violations = 59
Routed  92/116 Partitions, Violations = 53
Routed  93/116 Partitions, Violations = 39
Routed  94/116 Partitions, Violations = 39
Routed  95/116 Partitions, Violations = 37
Routed  96/116 Partitions, Violations = 37
Routed  97/116 Partitions, Violations = 31
Routed  98/116 Partitions, Violations = 31
Routed  99/116 Partitions, Violations = 31
Routed  100/116 Partitions, Violations =        30
Routed  101/116 Partitions, Violations =        28
Routed  102/116 Partitions, Violations =        28
Routed  103/116 Partitions, Violations =        28
Routed  104/116 Partitions, Violations =        26
Routed  105/116 Partitions, Violations =        26
Routed  106/116 Partitions, Violations =        26
Routed  107/116 Partitions, Violations =        25
Routed  108/116 Partitions, Violations =        23
Routed  109/116 Partitions, Violations =        16
Routed  110/116 Partitions, Violations =        15
Routed  111/116 Partitions, Violations =        15
Routed  112/116 Partitions, Violations =        15
Routed  113/116 Partitions, Violations =        14
Routed  114/116 Partitions, Violations =        13
Routed  115/116 Partitions, Violations =        13
Routed  116/116 Partitions, Violations =        12

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      12
        Diff net spacing : 1
        Diff net var rule spacing : 8
        Same net spacing : 1
        Internal-only types : 2

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[Iter 0] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  135  Alloctr  145  Proc 2395 

End DR iteration 0 with 116 parts

Start DR iteration 1: non-uniform partition
Routed  1/7 Partitions, Violations =    1
Routed  2/7 Partitions, Violations =    1
Routed  3/7 Partitions, Violations =    0
Routed  4/7 Partitions, Violations =    0
Routed  5/7 Partitions, Violations =    1
Routed  6/7 Partitions, Violations =    5
Routed  7/7 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Diff net var rule spacing : 4

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 1] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used  135  Alloctr  145  Proc 2395 

End DR iteration 1 with 7 parts

Start DR iteration 2: non-uniform partition
Routed  1/3 Partitions, Violations =    2
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Diff net var rule spacing : 4

[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:12
[Iter 2] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 2] Total (MB): Used  135  Alloctr  145  Proc 2395 

End DR iteration 2 with 3 parts

Start DR iteration 3: non-uniform partition
Routed  1/3 Partitions, Violations =    2
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Diff net var rule spacing : 4

[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 3] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 3] Total (MB): Used  135  Alloctr  145  Proc 2395 

End DR iteration 3 with 3 parts

Start DR iteration 4: non-uniform partition
Routed  1/3 Partitions, Violations =    0
Routed  2/3 Partitions, Violations =    1
Routed  3/3 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Iter 4] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 4] Total (MB): Used  135  Alloctr  145  Proc 2395 

End DR iteration 4 with 3 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

Nets that have been changed:
Net 1 = pc_out[6]
Net 2 = DAT_MEM/copt_net_86135
Net 3 = InstD[16]
Net 4 = ResultW[11]
Net 5 = RF/ropt_net_108262
Net 6 = DAT_MEM/copt_net_62643
Net 7 = copt_net_108132
Net 8 = DAT_MEM/PLACE_HFSNET_510
Net 9 = DAT_MEM/PLACE_HFSNET_4982
Net 10 = DAT_MEM/PLACE_HFSNET_519
Net 11 = p_abuf2221
Net 12 = PLACE_HFSNET_4412
Net 13 = RF/n1315
Net 14 = RF/n5489
Net 15 = RF/n5498
Net 16 = RF/n5499
Net 17 = PLACE_HFSNET_4333
Net 18 = RF/n5608
Net 19 = RF/n5706
Net 20 = RF/n5721
Net 21 = RF/n5819
Net 22 = RF/n5832
Net 23 = RF/n5845
Net 24 = RF/n5890
Net 25 = RF/n5899
Net 26 = RF/n5933
Net 27 = RF/n5939
Net 28 = RF/n5941
Net 29 = RF/n5966
Net 30 = RF/n5970
Net 31 = RF/n5971
Net 32 = PLACE_HFSNET_4508
Net 33 = RF/PLACE_HFSNET_3364
Net 34 = RF/n6386
Net 35 = RF/PLACE_HFSNET_2853
Net 36 = RF/PLACE_HFSNET_2218
Net 37 = RF/PLACE_HFSNET_2220
Net 38 = DAT_MEM/PLACE_HFSNET_3177
Net 39 = PLACE_HFSNET_3193
Net 40 = DAT_MEM/PLACE_HFSNET_3238
Net 41 = RF/n7127
Net 42 = RF/n7478
Net 43 = DAT_MEM/PLACE_HFSNET_633
Net 44 = DAT_MEM/PLACE_HFSNET_2326
Net 45 = MW_Reg/ropt_net_108359
Net 46 = p_abuf2816
Net 47 = DAT_MEM/PLACE_HFSNET_3442
Net 48 = DAT_MEM/PLACE_HFSNET_639
Net 49 = DAT_MEM/PLACE_HFSNET_2510
Net 50 = DAT_MEM/PLACE_HFSNET_3856
Net 51 = ImmExt/n58
Net 52 = EM_Reg/copt_net_63243
Net 53 = DAT_MEM/PLACE_HFSNET_2664
Net 54 = DE_Reg/n994
Net 55 = ALU/n1693
Net 56 = ALU/n1697
Net 57 = DAT_MEM/PLACE_HFSNET_4048
Net 58 = DAT_MEM/PLACE_HFSNET_2798
Net 59 = DAT_MEM/PLACE_HFSNET_4311
Net 60 = copt_net_63932
Net 61 = ALU/n2359
Net 62 = ALU/sra_20/n578
Net 63 = ALU/sra_20/n587
Net 64 = ALU/sra_20/n689
Net 65 = p_abuf2327
Net 66 = ALU/sra_20/n949
Net 67 = ALU/srl_19/n457
Net 68 = ALU/srl_19/n499
Net 69 = p_abuf2349
Net 70 = p_abuf2350
Net 71 = ALU/srl_19/n584
Net 72 = ALU/srl_19/n622
Net 73 = ALU/srl_19/n649
Net 74 = p_abuf2374
Net 75 = ALU/srl_19/n699
Net 76 = p_abuf2402
Net 77 = ALU/srl_19/n827
Net 78 = copt_net_64513
Net 79 = MW_Reg/copt_net_64686
Net 80 = ALU/r72/n327
Net 81 = ALU/sub_14/n229
Net 82 = ALU/sub_14/n562
Net 83 = ALU/sub_14/n710
Net 84 = ALU/add_13/n378
Net 85 = ALU/add_13/n417
Net 86 = DAT_MEM/copt_net_64944
Net 87 = ALU/add_13/n453
Net 88 = ALU/add_13/n465
Net 89 = ALU/add_13/n468
Net 90 = ALU/add_13/n474
Net 91 = ALU/add_13/n494
Net 92 = ALU/add_13/n629
Net 93 = ALU/add_13/n641
Net 94 = ALU/add_13/n643
Net 95 = ALU/add_13/n662
Net 96 = JMPADDER/add_9/net53250
Net 97 = JMPADDER/add_9/n119
Net 98 = JMPADDER/add_9/n133
Net 99 = JMPADDER/add_9/n158
Net 100 = DAT_MEM/PLACE_HFSNET_911
.... and 87 other nets
Total number of changed nets = 187 (out of 29096)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[DR: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  130  Proc 2395 
[ECO: DR] Elapsed real time: 0:00:06 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:29
[ECO: DR] Stage (MB): Used  119  Alloctr  128  Proc   45 
[ECO: DR] Total (MB): Used  120  Alloctr  130  Proc 2395 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 3 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2



Total Wire Length =                    2822992 micron
Total Number of Contacts =             317913
Total Number of Wires =                341131
Total Number of PtConns =              22883
Total Number of Routed Wires =       341131
Total Routed Wire Length =           2818343 micron
Total Number of Routed Contacts =       317913
        Layer          M1 :      88094 micron
        Layer          M2 :     992446 micron
        Layer          M3 :     613361 micron
        Layer          M4 :     534116 micron
        Layer          M5 :     291441 micron
        Layer          M6 :      89084 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35605
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140124
        Via        VIA12C :      76458
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29096
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    2822992 micron
Total Number of Contacts =             317913
Total Number of Wires =                341131
Total Number of PtConns =              22883
Total Number of Routed Wires =       341131
Total Routed Wire Length =           2818343 micron
Total Number of Routed Contacts =       317913
        Layer          M1 :      88094 micron
        Layer          M2 :     992446 micron
        Layer          M3 :     613361 micron
        Layer          M4 :     534116 micron
        Layer          M5 :     291441 micron
        Layer          M6 :      89084 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35605
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140124
        Via        VIA12C :      76458
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 187 nets
[ECO: End] Elapsed real time: 0:00:07 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:29
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc   45 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 2395 

Route-opt ECO routing complete            CPU:  1007 s (  0.28 hr )  ELAPSE:   597 s (  0.17 hr )  MEM-PEAK:  1134 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  -5.567214854587  -2.894454487461  -6.565921317863  9.045971798524  3.106964600933
9.863439509851  6.078123964085  2.744208341123  8.318115604907  9.699225026083  2.464623950064  -1.382370321226  -9.387184129619  -3.142429506669  0.996796972614  6.615474523294
4.146578793224  7.876358918112  2.191135103696  0.963734141094  2.700148443881  3.840450064440  -3.750206153169  -7.663458942299  -6.212201267950  7.787612666617  7.864537856717
0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  -1.183725290997  -3.334436508244  -5.867609831622  7.101838578014  9.661103799761
7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  -1.226270137326  -7.050450594780  -2.403928273631  6.167896737704  4.102504866110
1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  -2.609823752834  -0.626142638674  -6.381676752919  9.115418215145  0.515940596621
5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  -2.041727487119  -3.921160967338  -0.650488782345  9.400492195159  3.360778194994
Information: The net parasitics of block RV32I are cleared. (TIM-123)
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'RV32I.dlib:RV32I_route.design'. (TIM-125)
Information: Design RV32I_route has 29096 nets, 0 global routed, 29094 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 6
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 29094 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29094, routed nets = 29094, across physical hierarchy nets = 0, parasitics cached nets = 29094, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_clk
8: scan_clk
9: comp_paths

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    380442.94      23948
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    380442.94      23948

Route-opt command complete                CPU:  1019 s (  0.28 hr )  ELAPSE:   599 s (  0.17 hr )  MEM-PEAK:  1134 MB
Route-opt command statistics  CPU=59 sec (0.02 hr) ELAPSED=17 sec (0.00 hr) MEM-PEAK=1.107 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2395 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 2
Checked 52/100 Partitions, Violations = 2
Checked 56/100 Partitions, Violations = 2
Checked 60/100 Partitions, Violations = 2
Checked 64/100 Partitions, Violations = 2
Checked 68/100 Partitions, Violations = 2
Checked 72/100 Partitions, Violations = 2
Checked 76/100 Partitions, Violations = 2
Checked 80/100 Partitions, Violations = 2
Checked 84/100 Partitions, Violations = 2
Checked 88/100 Partitions, Violations = 3
Checked 92/100 Partitions, Violations = 3
Checked 96/100 Partitions, Violations = 3
Checked 100/100 Partitions, Violations =        3
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2395 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2


Total Wire Length =                    2822992 micron
Total Number of Contacts =             317913
Total Number of Wires =                341663
Total Number of PtConns =              22888
Total Number of Routed Wires =       341663
Total Routed Wire Length =           2818342 micron
Total Number of Routed Contacts =       317913
        Layer          M1 :      88094 micron
        Layer          M2 :     992446 micron
        Layer          M3 :     613361 micron
        Layer          M4 :     534116 micron
        Layer          M5 :     291441 micron
        Layer          M6 :      89084 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35605
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140124
        Via        VIA12C :      76458
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> report_timing -delay_type min -max_paths 3
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 3
        -report_by design
Design : RV32I
Version: O-2018.06-SP1
Date   : Tue Sep  9 18:44:01 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: FD_Reg/InstrD_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: DE_Reg/Rs1E_reg[0] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.36      0.36

  FD_Reg/InstrD_reg[15]/CLK (SDFFARX1)             0.00      0.36 r
  FD_Reg/InstrD_reg[15]/QN (SDFFARX1)              0.09      0.44 r
  FD_Reg/PLACE_copt_h_inst_112647/Z (NBUFFX4)      0.06      0.50 r
  FD_Reg/PLACE_copt_h_inst_82104/Z (DELLN3X2)      0.23      0.73 r
  FD_Reg/U99/ZN (INVX1)                            0.05      0.78 f
  DE_Reg/U464/Q (AND2X1)                           0.04      0.82 f
  DE_Reg/Rs1E_reg[0]/D (SDFFARX1)                  0.00      0.82 f
  data arrival time                                          0.82

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.60      1.60
  clock reconvergence pessimism                   -0.80      0.80
  DE_Reg/Rs1E_reg[0]/CLK (SDFFARX1)                0.00      0.80 r
  clock uncertainty                                0.03      0.83
  library hold time                               -0.01      0.82
  data required time                                         0.82
  ------------------------------------------------------------------------
  data required time                                         0.82
  data arrival time                                         -0.82
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: DE_Reg/PCPlus4E_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: EM_Reg/PCPlus4M_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.37      0.37

  DE_Reg/PCPlus4E_reg[15]/CLK (SDFFARX1)           0.00      0.37 r
  DE_Reg/PCPlus4E_reg[15]/Q (SDFFARX1)             0.12      0.49 f
  EM_Reg/PLACE_copt_h_inst_80742/Z (NBUFFX2)       0.06      0.55 f
  EM_Reg/PCPlus4M_reg[15]/D (SDFFARX1)             0.00      0.55 f
  data arrival time                                          0.55

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.59      1.59
  clock reconvergence pessimism                   -1.06      0.53
  EM_Reg/PCPlus4M_reg[15]/CLK (SDFFARX1)           0.00      0.53 r
  clock uncertainty                                0.03      0.56
  library hold time                               -0.01      0.55
  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.55
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: FD_Reg/InstrD_reg[10] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: DE_Reg/RdE_reg[3] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.37      0.37

  FD_Reg/InstrD_reg[10]/CLK (SDFFARX1)             0.00      0.37 r
  FD_Reg/InstrD_reg[10]/QN (SDFFARX1)              0.09      0.46 r
  FD_Reg/PLACE_copt_h_inst_112346/Z (DELLN3X2)     0.22      0.68 r
  FD_Reg/PLACE_copt_h_inst_112347/Z (NBUFFX2)      0.05      0.74 r
  FD_Reg/U67/ZN (INVX0)                            0.03      0.76 f
  DE_Reg/U644/ZN (INVX0)                           0.02      0.78 r
  DE_Reg/U769/QN (NOR2X0)                          0.02      0.80 f
  DE_Reg/RdE_reg[3]/D (SDFFARX1)                   0.00      0.80 f
  data arrival time                                          0.80

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.57      1.57
  clock reconvergence pessimism                   -0.80      0.77
  DE_Reg/RdE_reg[3]/CLK (SDFFARX1)                 0.00      0.77 r
  clock uncertainty                                0.03      0.80
  library hold time                               -0.00      0.80
  data required time                                         0.80
  ------------------------------------------------------------------------
  data required time                                         0.80
  data arrival time                                         -0.80
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
icc2_shell> report_timing -delay_type max -max_paths 3
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 3
        -report_by design
Design : RV32I
Version: O-2018.06-SP1
Date   : Tue Sep  9 18:44:01 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: MW_Reg/ResultSrcW_reg[1] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: EM_Reg/ALUResultM_reg[0] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.60      1.60

  MW_Reg/ResultSrcW_reg[1]/CLK (SDFFARX1)          0.00      1.60 r
  MW_Reg/ResultSrcW_reg[1]/Q (SDFFARX1)            0.80      2.40 r
  U0_Mux4x1/U203/QN (NOR2X2)                       0.32      2.72 f
  U0_Mux4x1/PLACE_HFSBUF_258_25294/Z (NBUFFX2)     0.27      2.99 f
  U0_Mux4x1/U47/QN (AOI222X1)                      0.55      3.54 r
  PLACE_HFSINV_1310_25215/ZN (INVX0)               0.08      3.63 f
  PLACE_copt_h_inst_148193/Z (DELLN2X2)            2.08      5.71 f
  PLACE_copt_h_inst_81309/Z (NBUFFX32)             0.43      6.14 f
  U717/QN (NAND2X0)                                0.15      6.29 r
  U720/QN (NAND3X0)                                0.44      6.74 f
  U663/Q (AO22X2)                                  0.67      7.41 f
  ALU/PLACE_HFSINV_4032_25101/ZN (INVX2)           0.36      7.77 r
  ALU/PLACE_HFSBUF_3490_25097/Z (NBUFFX2)          0.30      8.07 r
  ALU/U336/Q (AO221X1)                             0.33      8.41 r
  ALU/U335/Q (OA221X1)                             0.31      8.71 r
  ALU/U334/Q (AO221X1)                             0.28      9.00 r
  ALU/U333/Q (AO222X1)                             0.37      9.37 r
  ALU/U332/Q (OA221X1)                             0.29      9.65 r
  ALU/U583/QN (NOR2X0)                             0.13      9.79 f
  ALU/U356/QN (NAND2X1)                            0.10      9.89 r
  ALU/U1214/QN (NAND3X0)                           0.16     10.05 f
  ALU/U1072/QN (NAND2X1)                           0.13     10.17 r
  ALU/U1063/QN (NAND2X1)                           0.14     10.31 f
  ALU/U582/QN (NAND2X1)                            0.11     10.42 r
  ALU/U1218/QN (NAND2X1)                           0.13     10.55 f
  ALU/U231/QN (NAND2X1)                            0.11     10.66 r
  ALU/U1210/QN (NAND3X0)                           0.18     10.84 f
  ALU/U1346/Q (OA221X1)                            0.34     11.17 f
  ALU/U326/Q (AO221X1)                             0.27     11.44 f
  ALU/U584/QN (NAND2X1)                            0.17     11.62 r
  ALU/U327/QN (NAND2X1)                            0.15     11.77 f
  ALU/U324/Q (AO222X1)                             0.37     12.14 f
  ALU/U323/Q (OA221X1)                             0.31     12.45 f
  ALU/U322/Q (AO221X1)                             0.27     12.72 f
  ALU/U321/Q (AO222X1)                             0.41     13.13 f
  ALU/U1064/QN (NAND2X1)                           0.12     13.26 r
  ALU/U1224/QN (NAND3X0)                           0.18     13.43 f
  ALU/U319/Q (AO222X1)                             0.41     13.85 f
  ALU/U318/Q (AO221X1)                             0.47     14.31 f
  ALU/U1252/QN (NAND2X1)                           0.11     14.43 r
  ALU/U1251/QN (NAND2X1)                           0.12     14.55 f
  ALU/U357/QN (NAND3X0)                            0.13     14.69 r
  ALU/U1278/QN (NAND4X0)                           0.53     15.21 f
  EM_Reg/ALUResultM_reg[0]/D (SDFFARX1)            0.00     15.21 f
  data arrival time                                         15.21

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.36     15.36
  clock reconvergence pessimism                    0.70     16.07
  EM_Reg/ALUResultM_reg[0]/CLK (SDFFARX1)          0.00     16.07 r
  clock uncertainty                               -0.02     16.05
  library setup time                              -0.83     15.22
  data required time                                        15.22
  ------------------------------------------------------------------------
  data required time                                        15.22
  data arrival time                                        -15.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: EM_Reg/ALUResultM_reg[1] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: MW_Reg/ReadDataW_reg[25] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.59      1.59

  EM_Reg/ALUResultM_reg[1]/CLK (SDFFARX1)          0.00      1.59 r
  EM_Reg/ALUResultM_reg[1]/Q (SDFFARX1)            0.78      2.36 f
  PLACE_copt_h_inst_81601/Z (DELLN3X2)             2.84      5.21 f
  PLACE_copt_h_inst_81602/Z (NBUFFX2)              0.23      5.44 f
  PLACE_copt_h_inst_81600/Z (NBUFFX32)             0.28      5.72 f
  DAT_MEM/U23904/QN (NOR2X0)                       0.66      6.37 r
  DAT_MEM/U9629/ZN (INVX0)                         0.39      6.76 f
  DAT_MEM/U429/QN (NOR2X2)                         1.45      8.20 r
  DAT_MEM/PLACE_HFSINV_5837_24769/ZN (INVX16)      0.55      8.76 f
  DAT_MEM/PLACE_HFSBUF_4855_24763/Z (NBUFFX2)      0.39      9.14 f
  DAT_MEM/U5828/Q (OA22X1)                         0.43      9.57 f
  DAT_MEM/U5827/Q (OA221X1)                        0.54     10.11 f
  DAT_MEM/U5822/QN (NAND4X0)                       1.90     12.01 r
  DAT_MEM/U2869/Q (AO22X1)                         1.42     13.43 r
  DAT_MEM/U2825/Q (AO221X1)                        0.35     13.78 r
  DAT_MEM/U11912/QN (OAI21X1)                      0.50     14.29 f
  DAT_MEM/PLACE_copt_h_inst_82009/Z (NBUFFX2)      0.23     14.52 f
  DAT_MEM/PLACE_ropt_h_inst_148430/Z (NBUFFX2)     0.16     14.68 f
  DAT_MEM/PLACE_copt_h_inst_82010/Z (NBUFFX2)      0.16     14.84 f
  DAT_MEM/U27992/QN (NAND2X0)                      0.16     15.00 r
  MW_Reg/PLACE_copt_h_inst_82218/Z (NBUFFX2)       0.25     15.25 r
  MW_Reg/PLACE_copt_h_inst_82217/Z (NBUFFX2)       0.16     15.41 r
  MW_Reg/ReadDataW_reg[25]/D (SDFFARX1)            0.00     15.41 r
  data arrival time                                         15.41

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.35     15.35
  clock reconvergence pessimism                    0.70     16.05
  MW_Reg/ReadDataW_reg[25]/CLK (SDFFARX1)          0.00     16.05 r
  clock uncertainty                               -0.02     16.03
  library setup time                              -0.53     15.50
  data required time                                        15.50
  ------------------------------------------------------------------------
  data required time                                        15.50
  data arrival time                                        -15.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: PC/pc_nxt_reg[2] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: FD_Reg/PCPlus4D_reg[31] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.57      1.57

  PC/pc_nxt_reg[2]/CLK (SDFFARX1)                  0.00      1.57 r
  PC/pc_nxt_reg[2]/QN (SDFFARX1)                   0.47      2.04 f
  PC/PLACE_copt_h_inst_80498/Z (DELLN3X2)          2.85      4.89 f
  PC/U139/ZN (INVX0)                               0.54      5.43 r
  PCPlus4/add_9/U171/QN (NAND2X0)                  0.35      5.78 f
  PCPlus4/add_9/U32/QN (NAND2X1)                   0.18      5.96 r
  PCPlus4/add_9/U47/QN (NAND2X1)                   0.17      6.13 f
  PCPlus4/add_9/U14/Q (AND3X1)                     0.29      6.42 f
  PCPlus4/add_9/U15/Q (AO21X1)                     0.35      6.77 f
  PCPlus4/add_9/U9/QN (NAND2X0)                    0.15      6.92 r
  PCPlus4/add_9/U7/QN (NAND2X0)                    0.27      7.19 f
  PCPlus4/add_9/U69/Q (AO21X1)                     0.36      7.55 f
  PCPlus4/add_9/U59/QN (NAND3X0)                   0.12      7.68 r
  PCPlus4/add_9/U61/QN (NAND2X1)                   0.16      7.84 f
  PCPlus4/add_9/U45/Q (AND2X1)                     0.24      8.08 f
  PCPlus4/add_9/U8/ZN (INVX0)                      0.11      8.19 r
  PCPlus4/add_9/U22/QN (NAND2X1)                   0.16      8.35 f
  PCPlus4/add_9/U5/QN (NAND3X0)                    0.12      8.47 r
  PCPlus4/add_9/U72/QN (NAND2X0)                   0.22      8.69 f
  PCPlus4/add_9/U90/QN (AOI21X1)                   0.54      9.24 r
  PCPlus4/add_9/U1_16/CO (FADDX1)                  0.42      9.65 r
  PCPlus4/add_9/U1_17/CO (FADDX1)                  0.37     10.03 r
  PCPlus4/add_9/U1_18/CO (FADDX1)                  0.37     10.39 r
  PCPlus4/add_9/U1_19/CO (FADDX1)                  0.39     10.78 r
  PCPlus4/add_9/U1_20/CO (FADDX1)                  0.36     11.14 r
  PCPlus4/add_9/U1_21/CO (FADDX1)                  0.35     11.49 r
  PCPlus4/add_9/U79/QN (NAND2X0)                   0.16     11.64 f
  PCPlus4/add_9/U42/QN (NAND3X0)                   0.20     11.84 r
  PCPlus4/add_9/U1_23/CO (FADDX1)                  0.40     12.24 r
  PCPlus4/add_9/U1_24/CO (FADDX1)                  0.35     12.59 r
  PCPlus4/add_9/U1_25/CO (FADDX1)                  0.36     12.95 r
  PCPlus4/add_9/U1_26/CO (FADDX1)                  0.36     13.31 r
  PCPlus4/add_9/U1_27/CO (FADDX1)                  0.39     13.70 r
  PCPlus4/add_9/U1_28/CO (FADDX1)                  0.38     14.08 r
  PCPlus4/add_9/U1_29/CO (FADDX1)                  0.33     14.41 r
  PCPlus4/add_9/U94/QN (NAND2X0)                   0.16     14.57 f
  PCPlus4/add_9/U110/QN (NAND3X0)                  0.16     14.73 r
  PCPlus4/add_9/U182/Q (XOR3X1)                    0.34     15.07 f
  FD_Reg/U396/Q (AO22X1)                           0.34     15.41 f
  FD_Reg/PCPlus4D_reg[31]/D (SDFFARX1)             0.00     15.41 f
  data arrival time                                         15.41

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.36     15.36
  clock reconvergence pessimism                    0.80     16.15
  FD_Reg/PCPlus4D_reg[31]/CLK (SDFFARX1)           0.00     16.15 r
  clock uncertainty                               -0.02     16.13
  library setup time                              -0.64     15.50
  data required time                                        15.50
  ------------------------------------------------------------------------
  data required time                                        15.50
  data arrival time                                        -15.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.09


1
icc2_shell> route_global -effort_level high
Information: The net parasitics of block RV32I are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2395 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used  114  Alloctr  122  Proc    0 
[End of Read DB] Total (MB): Used  119  Alloctr  128  Proc 2395 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1118.88,1116.64)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  122  Alloctr  130  Proc 2395 
Net statistics:
Total number of nets     = 29096
Number of nets to route  = 0
Number of nets with min-layer-mode soft = 501
Number of nets with min-layer-mode soft-cost-medium = 501
Number of nets with max-layer-mode hard = 501
29096 nets are fully connected,
 of which 29096 are detail routed and 0 are global routed.
334 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  131  Alloctr  140  Proc 2395 
Average gCell capacity  1.52     on layer (1)    M1
Average gCell capacity  8.52     on layer (2)    M2
Average gCell capacity  4.20     on layer (3)    M3
Average gCell capacity  4.10     on layer (4)    M4
Average gCell capacity  2.13     on layer (5)    M5
Average gCell capacity  1.62     on layer (6)    M6
Average gCell capacity  0.77     on layer (7)    M7
Average gCell capacity  0.41     on layer (8)    M8
Average gCell capacity  0.32     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.75  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1351404
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Congestion map] Total (MB): Used  148  Alloctr  156  Proc 2395 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  158  Proc 2395 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  150  Alloctr  158  Proc 2395 
Information: Using 6 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  150  Alloctr  158  Proc 2395 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3503 Max = 7 GRCs =  7882 (2.62%)
Initial. H routing: Overflow =   549 Max = 6 (GRCs =  4) GRCs =   705 (0.47%)
Initial. V routing: Overflow =  2954 Max = 7 (GRCs =  1) GRCs =  7177 (4.78%)
Initial. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
Initial. M2         Overflow =   254 Max = 6 (GRCs =  4) GRCs =   200 (0.13%)
Initial. M3         Overflow =  2407 Max = 3 (GRCs = 12) GRCs =  6070 (4.04%)
Initial. M4         Overflow =   279 Max = 2 (GRCs =  9) GRCs =   467 (0.31%)
Initial. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
Initial. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
Initial. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
Initial. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12C count = 0
Initial. Via VIA23C count = 0
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  150  Alloctr  158  Proc 2395 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3503 Max = 7 GRCs =  7882 (2.62%)
phase1. H routing: Overflow =   549 Max = 6 (GRCs =  4) GRCs =   705 (0.47%)
phase1. V routing: Overflow =  2954 Max = 7 (GRCs =  1) GRCs =  7177 (4.78%)
phase1. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase1. M2         Overflow =   254 Max = 6 (GRCs =  4) GRCs =   200 (0.13%)
phase1. M3         Overflow =  2407 Max = 3 (GRCs = 12) GRCs =  6070 (4.04%)
phase1. M4         Overflow =   279 Max = 2 (GRCs =  9) GRCs =   467 (0.31%)
phase1. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
phase1. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase1. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase1. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12C count = 0
phase1. Via VIA23C count = 0
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  150  Alloctr  158  Proc 2395 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3503 Max = 7 GRCs =  7882 (2.62%)
phase2. H routing: Overflow =   549 Max = 6 (GRCs =  4) GRCs =   705 (0.47%)
phase2. V routing: Overflow =  2954 Max = 7 (GRCs =  1) GRCs =  7177 (4.78%)
phase2. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase2. M2         Overflow =   254 Max = 6 (GRCs =  4) GRCs =   200 (0.13%)
phase2. M3         Overflow =  2407 Max = 3 (GRCs = 12) GRCs =  6070 (4.04%)
phase2. M4         Overflow =   279 Max = 2 (GRCs =  9) GRCs =   467 (0.31%)
phase2. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
phase2. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase2. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12C count = 0
phase2. Via VIA23C count = 0
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  150  Alloctr  158  Proc 2395 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3503 Max = 7 GRCs =  7882 (2.62%)
phase3. H routing: Overflow =   549 Max = 6 (GRCs =  4) GRCs =   705 (0.47%)
phase3. V routing: Overflow =  2954 Max = 7 (GRCs =  1) GRCs =  7177 (4.78%)
phase3. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase3. M2         Overflow =   254 Max = 6 (GRCs =  4) GRCs =   200 (0.13%)
phase3. M3         Overflow =  2407 Max = 3 (GRCs = 12) GRCs =  6070 (4.04%)
phase3. M4         Overflow =   279 Max = 2 (GRCs =  9) GRCs =   467 (0.31%)
phase3. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
phase3. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase3. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase3. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase3. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase3. Total Wire Length = 0.00
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 0.00
phase3. Layer M3 wire length = 0.00
phase3. Layer M4 wire length = 0.00
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 0
phase3. Via VIA12C count = 0
phase3. Via VIA23C count = 0
phase3. Via VIA34C count = 0
phase3. Via VIA45C count = 0
phase3. Via VIA56C count = 0
phase3. Via VIA67C count = 0
phase3. Via VIA78C count = 0
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  150  Alloctr  158  Proc 2395 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 36.86 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 30.58 %
Peak    horizontal track utilization = 123.08 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -16  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  134  Alloctr  143  Proc 2395 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used  129  Alloctr  137  Proc    0 
[GR: Done] Total (MB): Used  134  Alloctr  143  Proc 2395 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 2395 
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2395 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 2
Checked 56/100 Partitions, Violations = 2
Checked 60/100 Partitions, Violations = 2
Checked 64/100 Partitions, Violations = 2
Checked 68/100 Partitions, Violations = 2
Checked 72/100 Partitions, Violations = 2
Checked 76/100 Partitions, Violations = 3
Checked 80/100 Partitions, Violations = 3
Checked 84/100 Partitions, Violations = 3
Checked 88/100 Partitions, Violations = 3
Checked 92/100 Partitions, Violations = 3
Checked 96/100 Partitions, Violations = 3
Checked 100/100 Partitions, Violations =        3
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2395 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2


Total Wire Length =                    2822992 micron
Total Number of Contacts =             317913
Total Number of Wires =                341644
Total Number of PtConns =              22885
Total Number of Routed Wires =       341644
Total Routed Wire Length =           2818342 micron
Total Number of Routed Contacts =       317913
        Layer          M1 :      88094 micron
        Layer          M2 :     992446 micron
        Layer          M3 :     613361 micron
        Layer          M4 :     534116 micron
        Layer          M5 :     291441 micron
        Layer          M6 :      89084 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35605
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140124
        Via        VIA12C :      76458
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # ================= Track Assign ================= #
icc2_shell> # ================================================ #
icc2_shell> route_track
Start track assignment

Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 6 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Read routes] Stage (MB): Used  116  Alloctr  124  Proc    0 
[Track Assign: Read routes] Total (MB): Used  117  Alloctr  126  Proc 2395 
Error: Skipping track assignment because this design has no global routes. (ZRT-200)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  123  Proc 2395 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 2
Checked 52/100 Partitions, Violations = 2
Checked 56/100 Partitions, Violations = 2
Checked 60/100 Partitions, Violations = 2
Checked 64/100 Partitions, Violations = 2
Checked 68/100 Partitions, Violations = 2
Checked 72/100 Partitions, Violations = 3
Checked 76/100 Partitions, Violations = 3
Checked 80/100 Partitions, Violations = 3
Checked 84/100 Partitions, Violations = 3
Checked 88/100 Partitions, Violations = 3
Checked 92/100 Partitions, Violations = 3
Checked 96/100 Partitions, Violations = 3
Checked 100/100 Partitions, Violations =        3
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2395 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2


Total Wire Length =                    2822992 micron
Total Number of Contacts =             317913
Total Number of Wires =                341644
Total Number of PtConns =              22885
Total Number of Routed Wires =       341644
Total Routed Wire Length =           2818342 micron
Total Number of Routed Contacts =       317913
        Layer          M1 :      88094 micron
        Layer          M2 :     992446 micron
        Layer          M3 :     613361 micron
        Layer          M4 :     534116 micron
        Layer          M5 :     291441 micron
        Layer          M6 :      89084 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35605
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140124
        Via        VIA12C :      76458
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317913 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # =============== Detailed Route ================= #
icc2_shell> # ================================================ #
icc2_shell> route_detail
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used  125  Alloctr  133  Proc    0 
[Dr init] Total (MB): Used  126  Alloctr  135  Proc 2395 
Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1521 Partitions, Violations = 0
Routed  7/1521 Partitions, Violations = 0
Routed  14/1521 Partitions, Violations =        0
Routed  21/1521 Partitions, Violations =        0
Routed  28/1521 Partitions, Violations =        0
Routed  35/1521 Partitions, Violations =        0
Routed  42/1521 Partitions, Violations =        0
Routed  49/1521 Partitions, Violations =        0
Routed  56/1521 Partitions, Violations =        0
Routed  63/1521 Partitions, Violations =        0
Routed  70/1521 Partitions, Violations =        0
Routed  77/1521 Partitions, Violations =        0
Routed  84/1521 Partitions, Violations =        0
Routed  91/1521 Partitions, Violations =        0
Routed  98/1521 Partitions, Violations =        0
Routed  105/1521 Partitions, Violations =       0
Routed  112/1521 Partitions, Violations =       0
Routed  119/1521 Partitions, Violations =       0
Routed  126/1521 Partitions, Violations =       0
Routed  133/1521 Partitions, Violations =       0
Routed  140/1521 Partitions, Violations =       0
Routed  147/1521 Partitions, Violations =       0
Routed  154/1521 Partitions, Violations =       0
Routed  161/1521 Partitions, Violations =       0
Routed  168/1521 Partitions, Violations =       0
Routed  175/1521 Partitions, Violations =       0
Routed  182/1521 Partitions, Violations =       0
Routed  189/1521 Partitions, Violations =       0
Routed  196/1521 Partitions, Violations =       0
Routed  203/1521 Partitions, Violations =       0
Routed  210/1521 Partitions, Violations =       0
Routed  217/1521 Partitions, Violations =       0
Routed  224/1521 Partitions, Violations =       0
Routed  231/1521 Partitions, Violations =       0
Routed  238/1521 Partitions, Violations =       0
Routed  245/1521 Partitions, Violations =       0
Routed  252/1521 Partitions, Violations =       0
Routed  259/1521 Partitions, Violations =       0
Routed  266/1521 Partitions, Violations =       0
Routed  273/1521 Partitions, Violations =       0
Routed  280/1521 Partitions, Violations =       0
Routed  287/1521 Partitions, Violations =       0
Routed  294/1521 Partitions, Violations =       0
Routed  301/1521 Partitions, Violations =       0
Routed  308/1521 Partitions, Violations =       0
Routed  315/1521 Partitions, Violations =       0
Routed  322/1521 Partitions, Violations =       0
Routed  329/1521 Partitions, Violations =       0
Routed  336/1521 Partitions, Violations =       0
Routed  343/1521 Partitions, Violations =       0
Routed  350/1521 Partitions, Violations =       0
Routed  357/1521 Partitions, Violations =       0
Routed  364/1521 Partitions, Violations =       0
Routed  371/1521 Partitions, Violations =       0
Routed  378/1521 Partitions, Violations =       0
Routed  385/1521 Partitions, Violations =       0
Routed  392/1521 Partitions, Violations =       0
Routed  399/1521 Partitions, Violations =       0
Routed  406/1521 Partitions, Violations =       0
Routed  413/1521 Partitions, Violations =       0
Routed  420/1521 Partitions, Violations =       0
Routed  427/1521 Partitions, Violations =       0
Routed  434/1521 Partitions, Violations =       0
Routed  441/1521 Partitions, Violations =       3
Routed  448/1521 Partitions, Violations =       4
Routed  455/1521 Partitions, Violations =       4
Routed  462/1521 Partitions, Violations =       3
Routed  469/1521 Partitions, Violations =       6
Routed  476/1521 Partitions, Violations =       6
Routed  483/1521 Partitions, Violations =       6
Routed  490/1521 Partitions, Violations =       1
Routed  497/1521 Partitions, Violations =       1
Routed  504/1521 Partitions, Violations =       1
Routed  511/1521 Partitions, Violations =       1
Routed  518/1521 Partitions, Violations =       1
Routed  525/1521 Partitions, Violations =       1
Routed  532/1521 Partitions, Violations =       1
Routed  539/1521 Partitions, Violations =       1
Routed  546/1521 Partitions, Violations =       1
Routed  553/1521 Partitions, Violations =       1
Routed  560/1521 Partitions, Violations =       1
Routed  567/1521 Partitions, Violations =       1
Routed  574/1521 Partitions, Violations =       1
Routed  581/1521 Partitions, Violations =       1
Routed  588/1521 Partitions, Violations =       1
Routed  595/1521 Partitions, Violations =       1
Routed  602/1521 Partitions, Violations =       1
Routed  609/1521 Partitions, Violations =       1
Routed  616/1521 Partitions, Violations =       1
Routed  623/1521 Partitions, Violations =       1
Routed  630/1521 Partitions, Violations =       1
Routed  637/1521 Partitions, Violations =       1
Routed  644/1521 Partitions, Violations =       1
Routed  651/1521 Partitions, Violations =       1
Routed  658/1521 Partitions, Violations =       1
Routed  665/1521 Partitions, Violations =       1
Routed  672/1521 Partitions, Violations =       1
Routed  679/1521 Partitions, Violations =       1
Routed  686/1521 Partitions, Violations =       1
Routed  693/1521 Partitions, Violations =       1
Routed  700/1521 Partitions, Violations =       1
Routed  707/1521 Partitions, Violations =       1
Routed  714/1521 Partitions, Violations =       1
Routed  721/1521 Partitions, Violations =       1
Routed  728/1521 Partitions, Violations =       1
Routed  735/1521 Partitions, Violations =       1
Routed  742/1521 Partitions, Violations =       1
Routed  749/1521 Partitions, Violations =       1
Routed  756/1521 Partitions, Violations =       1
Routed  763/1521 Partitions, Violations =       1
Routed  770/1521 Partitions, Violations =       1
Routed  777/1521 Partitions, Violations =       1
Routed  784/1521 Partitions, Violations =       1
Routed  791/1521 Partitions, Violations =       1
Routed  798/1521 Partitions, Violations =       1
Routed  805/1521 Partitions, Violations =       1
Routed  812/1521 Partitions, Violations =       1
Routed  819/1521 Partitions, Violations =       1
Routed  826/1521 Partitions, Violations =       1
Routed  833/1521 Partitions, Violations =       1
Routed  840/1521 Partitions, Violations =       1
Routed  847/1521 Partitions, Violations =       1
Routed  854/1521 Partitions, Violations =       1
Routed  861/1521 Partitions, Violations =       1
Routed  868/1521 Partitions, Violations =       1
Routed  875/1521 Partitions, Violations =       1
Routed  882/1521 Partitions, Violations =       1
Routed  889/1521 Partitions, Violations =       1
Routed  896/1521 Partitions, Violations =       1
Routed  903/1521 Partitions, Violations =       1
Routed  910/1521 Partitions, Violations =       1
Routed  917/1521 Partitions, Violations =       1
Routed  924/1521 Partitions, Violations =       1
Routed  931/1521 Partitions, Violations =       1
Routed  938/1521 Partitions, Violations =       1
Routed  945/1521 Partitions, Violations =       1
Routed  952/1521 Partitions, Violations =       1
Routed  959/1521 Partitions, Violations =       1
Routed  966/1521 Partitions, Violations =       1
Routed  973/1521 Partitions, Violations =       1
Routed  980/1521 Partitions, Violations =       2
Routed  987/1521 Partitions, Violations =       2
Routed  994/1521 Partitions, Violations =       2
Routed  1001/1521 Partitions, Violations =      2
Routed  1008/1521 Partitions, Violations =      2
Routed  1015/1521 Partitions, Violations =      2
Routed  1022/1521 Partitions, Violations =      2
Routed  1029/1521 Partitions, Violations =      2
Routed  1036/1521 Partitions, Violations =      2
Routed  1043/1521 Partitions, Violations =      2
Routed  1050/1521 Partitions, Violations =      2
Routed  1057/1521 Partitions, Violations =      2
Routed  1064/1521 Partitions, Violations =      2
Routed  1071/1521 Partitions, Violations =      2
Routed  1078/1521 Partitions, Violations =      2
Routed  1085/1521 Partitions, Violations =      2
Routed  1092/1521 Partitions, Violations =      2
Routed  1099/1521 Partitions, Violations =      2
Routed  1106/1521 Partitions, Violations =      2
Routed  1113/1521 Partitions, Violations =      2
Routed  1120/1521 Partitions, Violations =      2
Routed  1127/1521 Partitions, Violations =      2
Routed  1134/1521 Partitions, Violations =      2
Routed  1141/1521 Partitions, Violations =      2
Routed  1148/1521 Partitions, Violations =      2
Routed  1155/1521 Partitions, Violations =      2
Routed  1162/1521 Partitions, Violations =      2
Routed  1169/1521 Partitions, Violations =      2
Routed  1176/1521 Partitions, Violations =      2
Routed  1183/1521 Partitions, Violations =      2
Routed  1190/1521 Partitions, Violations =      2
Routed  1197/1521 Partitions, Violations =      2
Routed  1204/1521 Partitions, Violations =      2
Routed  1211/1521 Partitions, Violations =      2
Routed  1218/1521 Partitions, Violations =      2
Routed  1225/1521 Partitions, Violations =      2
Routed  1232/1521 Partitions, Violations =      2
Routed  1239/1521 Partitions, Violations =      2
Routed  1246/1521 Partitions, Violations =      2
Routed  1253/1521 Partitions, Violations =      2
Routed  1260/1521 Partitions, Violations =      2
Routed  1267/1521 Partitions, Violations =      2
Routed  1274/1521 Partitions, Violations =      2
Routed  1281/1521 Partitions, Violations =      2
Routed  1288/1521 Partitions, Violations =      2
Routed  1295/1521 Partitions, Violations =      2
Routed  1302/1521 Partitions, Violations =      2
Routed  1309/1521 Partitions, Violations =      2
Routed  1316/1521 Partitions, Violations =      2
Routed  1323/1521 Partitions, Violations =      2
Routed  1330/1521 Partitions, Violations =      2
Routed  1337/1521 Partitions, Violations =      2
Routed  1344/1521 Partitions, Violations =      2
Routed  1351/1521 Partitions, Violations =      2
Routed  1358/1521 Partitions, Violations =      2
Routed  1365/1521 Partitions, Violations =      2
Routed  1372/1521 Partitions, Violations =      2
Routed  1379/1521 Partitions, Violations =      2
Routed  1386/1521 Partitions, Violations =      2
Routed  1393/1521 Partitions, Violations =      2
Routed  1400/1521 Partitions, Violations =      2
Routed  1407/1521 Partitions, Violations =      2
Routed  1414/1521 Partitions, Violations =      2
Routed  1421/1521 Partitions, Violations =      2
Routed  1428/1521 Partitions, Violations =      2
Routed  1435/1521 Partitions, Violations =      2
Routed  1442/1521 Partitions, Violations =      2
Routed  1449/1521 Partitions, Violations =      2
Routed  1456/1521 Partitions, Violations =      2
Routed  1463/1521 Partitions, Violations =      2
Routed  1470/1521 Partitions, Violations =      2
Routed  1477/1521 Partitions, Violations =      2
Routed  1484/1521 Partitions, Violations =      2
Routed  1491/1521 Partitions, Violations =      2
Routed  1498/1521 Partitions, Violations =      2
Routed  1505/1521 Partitions, Violations =      2
Routed  1512/1521 Partitions, Violations =      2
Routed  1519/1521 Partitions, Violations =      2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 1
        Less than NDR width : 1

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 0] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 0] Total (MB): Used  136  Alloctr  145  Proc 2395 

End DR iteration 0 with 1521 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    0
Routed  2/2 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 1] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 1] Total (MB): Used  136  Alloctr  145  Proc 2395 

End DR iteration 1 with 2 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 2] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 2] Total (MB): Used  136  Alloctr  145  Proc 2395 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 3] Elapsed real time: 0:00:03 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 3] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 3] Total (MB): Used  136  Alloctr  145  Proc 2395 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 4] Elapsed real time: 0:00:03 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 4] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 4] Total (MB): Used  136  Alloctr  145  Proc 2395 

End DR iteration 4 with 1 parts

Start DR iteration 5: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 5] Elapsed real time: 0:00:03 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 5] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 5] Total (MB): Used  136  Alloctr  145  Proc 2395 

End DR iteration 5 with 1 parts

Start DR iteration 6: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 6] Elapsed real time: 0:00:03 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[Iter 6] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 6] Total (MB): Used  136  Alloctr  145  Proc 2395 

End DR iteration 6 with 1 parts

Start DR iteration 7: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 7] Elapsed real time: 0:00:03 
[Iter 7] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:17
[Iter 7] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 7] Total (MB): Used  136  Alloctr  145  Proc 2395 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 8] Elapsed real time: 0:00:03 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:18
[Iter 8] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 8] Total (MB): Used  136  Alloctr  145  Proc 2395 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 9] Elapsed real time: 0:00:03 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:18
[Iter 9] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 9] Total (MB): Used  136  Alloctr  145  Proc 2395 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 10] Elapsed real time: 0:00:03 
[Iter 10] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:19
[Iter 10] Stage (MB): Used  135  Alloctr  143  Proc    0 
[Iter 10] Total (MB): Used  136  Alloctr  145  Proc 2395 

End DR iteration 10 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:19
[DR] Stage (MB): Used  120  Alloctr  128  Proc    0 
[DR] Total (MB): Used  121  Alloctr  130  Proc 2395 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:19
[DR: Done] Stage (MB): Used  120  Alloctr  128  Proc    0 
[DR: Done] Total (MB): Used  121  Alloctr  130  Proc 2395 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822992 micron
Total Number of Contacts =             317914
Total Number of Wires =                341123
Total Number of PtConns =              22885
Total Number of Routed Wires =       341123
Total Routed Wire Length =           2818343 micron
Total Number of Routed Contacts =       317914
        Layer          M1 :      88094 micron
        Layer          M2 :     992446 micron
        Layer          M3 :     613362 micron
        Layer          M4 :     534104 micron
        Layer          M5 :     291441 micron
        Layer          M6 :      89095 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6494
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35605
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140124
        Via        VIA12C :      76458
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317914 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317914 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317914 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29096
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2395 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2395 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822992 micron
Total Number of Contacts =             317914
Total Number of Wires =                341658
Total Number of PtConns =              22887
Total Number of Routed Wires =       341658
Total Routed Wire Length =           2818342 micron
Total Number of Routed Contacts =       317914
        Layer          M1 :      88094 micron
        Layer          M2 :     992446 micron
        Layer          M3 :     613362 micron
        Layer          M4 :     534104 micron
        Layer          M5 :     291441 micron
        Layer          M6 :      89095 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6494
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35605
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140124
        Via        VIA12C :      76458
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317914 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317914 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317914 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> route_detail -incremental true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 1
Checked 80/100 Partitions, Violations = 1
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2395 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used  125  Alloctr  134  Proc    0 
[Dr init] Total (MB): Used  126  Alloctr  136  Proc 2395 
Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 11

Start DR iteration 11: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 11] Elapsed real time: 0:00:02 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Iter 11] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 11] Total (MB): Used  135  Alloctr  144  Proc 2395 

End DR iteration 11 with 1 parts

Start DR iteration 12: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 12] Elapsed real time: 0:00:02 
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 12] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 12] Total (MB): Used  135  Alloctr  144  Proc 2395 

End DR iteration 12 with 1 parts

Start DR iteration 13: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 13] Elapsed real time: 0:00:02 
[Iter 13] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 13] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 13] Total (MB): Used  135  Alloctr  144  Proc 2395 

End DR iteration 13 with 1 parts

Start DR iteration 14: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 14] Elapsed real time: 0:00:02 
[Iter 14] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[Iter 14] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 14] Total (MB): Used  135  Alloctr  144  Proc 2395 

End DR iteration 14 with 1 parts

Start DR iteration 15: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 15] Elapsed real time: 0:00:02 
[Iter 15] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 15] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 15] Total (MB): Used  135  Alloctr  144  Proc 2395 

End DR iteration 15 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR] Total (MB): Used  120  Alloctr  129  Proc 2395 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR: Done] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  129  Proc 2395 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822992 micron
Total Number of Contacts =             317915
Total Number of Wires =                341123
Total Number of PtConns =              22886
Total Number of Routed Wires =       341123
Total Routed Wire Length =           2818342 micron
Total Number of Routed Contacts =       317915
        Layer          M1 :      88094 micron
        Layer          M2 :     992446 micron
        Layer          M3 :     613361 micron
        Layer          M4 :     534104 micron
        Layer          M5 :     291440 micron
        Layer          M6 :      89096 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6495
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35605
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140124
        Via        VIA12C :      76458
        Via   VIA12C(rot) :        283
        Via        VIA12B :      29830
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317915 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317915 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317915 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29096
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  123  Proc 2395 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 0
Checked 88/100 Partitions, Violations = 0
Checked 92/100 Partitions, Violations = 0
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2395 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822992 micron
Total Number of Contacts =             317915
Total Number of Wires =                341659
Total Number of PtConns =              22886
Total Number of Routed Wires =       341659
Total Routed Wire Length =           2818342 micron
Total Number of Routed Contacts =       317915
        Layer          M1 :      88094 micron
        Layer          M2 :     992446 micron
        Layer          M3 :     613361 micron
        Layer          M4 :     534104 micron
        Layer          M5 :     291440 micron
        Layer          M6 :      89096 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6495
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35605
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140124
        Via        VIA12C :      76458
        Via   VIA12C(rot) :        283
        Via        VIA12B :      29830
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317915 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317915 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317915 vias)
 
    Layer VIA1       =  0.00% (0      / 107466  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107466  vias)
    Layer VIA2       =  0.00% (0      / 140131  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140131  vias)
    Layer VIA3       =  0.00% (0      / 35607   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35607   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # =============== Optimized Route ================ #
icc2_shell> # ================================================ #
icc2_shell> route_opt
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Route-opt command begin                   CPU:  1130 s (  0.31 hr )  ELAPSE:   643 s (  0.18 hr )  MEM-PEAK:  1134 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Information: The stitching and editing of coupling caps is turned OFF for design 'RV32I.dlib:RV32I_route.design'. (TIM-125)
Information: Design RV32I_route has 29096 nets, 0 global routed, 29094 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 6
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 29094 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29094, routed nets = 29094, across physical hierarchy nets = 0, parasitics cached nets = 29094, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt timing update complete          CPU:  1142 s (  0.32 hr )  ELAPSE:   645 s (  0.18 hr )  MEM-PEAK:  1134 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_clk
8: scan_clk
9: comp_paths

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    380442.94      23948
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    380442.94      23948
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 6 threads
Route-opt initialization complete         CPU:  1142 s (  0.32 hr )  ELAPSE:   645 s (  0.18 hr )  MEM-PEAK:  1134 MB
Use advanced legalizer engine : 0
Route-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)

Route-opt optimization Phase 1 Iter  1          0.00      0.00         0       0.380           -           0.179

Route-opt optimization Phase 2 Iter  1          0.00      0.00         0       0.380           -           0.179
Route-opt optimization Phase 2 Iter  2          0.00      0.00         0       0.380           -           0.179
Route-opt optimization Phase 2 Iter  3          0.00      0.00         0       0.380           -           0.179
Route-opt optimization Phase 2 Iter  4          0.00      0.00         0       0.380           -           0.179
Route-opt optimization Phase 2 Iter  5          0.00      0.00         0       0.380           -           0.179
Route-opt optimization Phase 2 Iter  6          0.00      0.00         0       0.380           -           0.179
Route-opt optimization Phase 2 Iter  7          0.00      0.00         0       0.380           -           0.179
Route-opt optimization Phase 2 Iter  8          0.00      0.00         0       0.380           -           0.179

Route-opt optimization Phase 3 Iter  1          0.00      0.00         0       0.380           -           0.180

Route-opt optimization Phase 4 Iter  1          0.00      0.00         0       0.380           -           0.180
Route-opt optimization Phase 4 Iter  2          0.00      0.00         0       0.380           -           0.180

Route-opt optimization complete                 0.00      0.00         0       0.380           -           0.180
Information: Serialized np data
INFO: timer data saved to /tmp/RV32I_route_83269_265936896.timdat

Route-opt route preserve complete         CPU:  1145 s (  0.32 hr )  ELAPSE:   647 s (  0.18 hr )  MEM-PEAK:  1134 MB
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 26502 total shapes.
Cached 9901 vias out of 388207 total vias.

Legalizing Top Level Design RV32I ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.03583e+06        23948        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  23948
number of references:                80
number of site rows:                353
number of locations attempted:   520894
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       23418 (400898 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: HU/U61 (AND2X1)
  Input location: (858,516.56)
  Legal location: (858,516.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U9 (AND2X1)
  Input location: (834.64,582.8)
  Legal location: (834.64,582.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U8 (AND2X1)
  Input location: (823.76,597.2)
  Legal location: (823.76,597.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U7 (AND2X1)
  Input location: (841.68,588.56)
  Legal location: (841.68,588.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U599 (AND2X1)
  Input location: (996.56,712.4)
  Legal location: (996.56,712.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U6 (AND2X1)
  Input location: (818.96,600.08)
  Legal location: (818.96,600.08)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U4 (AND2X1)
  Input location: (846.8,585.68)
  Legal location: (846.8,585.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U3 (AND2X1)
  Input location: (832.08,597.2)
  Legal location: (832.08,597.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U630 (AND2X1)
  Input location: (1007.12,715.28)
  Legal location: (1007.12,715.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U119 (AND2X1)
  Input location: (1026.64,438.8)
  Legal location: (1026.64,438.8)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 3.356
----------------------------------------------------------------

Route-opt legalization complete           CPU:  1148 s (  0.32 hr )  ELAPSE:   650 s (  0.18 hr )  MEM-PEAK:  1134 MB
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used  113  Alloctr  121  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  114  Alloctr  123  Proc 2395 
[ECO: Analysis] Elapsed real time: 0:00:01 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Analysis] Stage (MB): Used  113  Alloctr  121  Proc    0 
[ECO: Analysis] Total (MB): Used  114  Alloctr  123  Proc 2395 
Num of eco nets = 29096
Num of open eco nets = 91
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used  117  Alloctr  126  Proc    0 
[ECO: Init] Total (MB): Used  118  Alloctr  127  Proc 2395 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  122  Alloctr  132  Proc 2395 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1118.88,1116.64)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  126  Alloctr  134  Proc 2395 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 29096
Number of nets to route  = 91
Number of nets with min-layer-mode soft = 501
Number of nets with min-layer-mode soft-cost-medium = 501
Number of nets with max-layer-mode hard = 501
63 nets are partially connected,
 of which 63 are detail routed and 0 are global routed.
29005 nets are fully connected,
 of which 29005 are detail routed and 0 are global routed.
334 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  135  Alloctr  144  Proc 2395 
Average gCell capacity  1.52     on layer (1)    M1
Average gCell capacity  8.52     on layer (2)    M2
Average gCell capacity  4.21     on layer (3)    M3
Average gCell capacity  4.11     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  1.62     on layer (6)    M6
Average gCell capacity  0.77     on layer (7)    M7
Average gCell capacity  0.41     on layer (8)    M8
Average gCell capacity  0.32     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.75  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1351404
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Congestion map] Total (MB): Used  152  Alloctr  161  Proc 2395 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  162  Proc 2395 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  154  Alloctr  162  Proc 2395 
Information: Using 6 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  162  Proc 2395 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3891 Max = 7 GRCs =  8230 (2.74%)
Initial. H routing: Overflow =   671 Max = 6 (GRCs =   4) GRCs =   819 (0.55%)
Initial. V routing: Overflow =  3220 Max = 7 (GRCs =   1) GRCs =  7411 (4.94%)
Initial. M1         Overflow =    13 Max = 7 (GRCs =   1) GRCs =    22 (0.01%)
Initial. M2         Overflow =   268 Max = 6 (GRCs =   4) GRCs =   216 (0.14%)
Initial. M3         Overflow =  2622 Max = 4 (GRCs =   2) GRCs =  6253 (4.16%)
Initial. M4         Overflow =   387 Max = 5 (GRCs =   1) GRCs =   565 (0.38%)
Initial. M5         Overflow =   549 Max = 2 (GRCs =  10) GRCs =  1031 (0.69%)
Initial. M6         Overflow =    14 Max = 1 (GRCs =  31) GRCs =    31 (0.02%)
Initial. M7         Overflow =    34 Max = 1 (GRCs = 100) GRCs =   100 (0.07%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
Initial. M9         Overflow =     0 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)

Initial. Total Wire Length = 6819.95
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 700.22
Initial. Layer M3 wire length = 1146.13
Initial. Layer M4 wire length = 2882.77
Initial. Layer M5 wire length = 1372.71
Initial. Layer M6 wire length = 385.09
Initial. Layer M7 wire length = 333.03
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 519
Initial. Via VIA12C count = 126
Initial. Via VIA23C count = 123
Initial. Via VIA34C count = 159
Initial. Via VIA45C count = 80
Initial. Via VIA56C count = 19
Initial. Via VIA67C count = 12
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  154  Alloctr  162  Proc 2395 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3759 Max = 7 GRCs =  8146 (2.71%)
phase1. H routing: Overflow =   632 Max = 6 (GRCs =   4) GRCs =   790 (0.53%)
phase1. V routing: Overflow =  3126 Max = 7 (GRCs =   1) GRCs =  7356 (4.90%)
phase1. M1         Overflow =    13 Max = 7 (GRCs =   1) GRCs =    22 (0.01%)
phase1. M2         Overflow =   269 Max = 6 (GRCs =   4) GRCs =   217 (0.14%)
phase1. M3         Overflow =  2544 Max = 4 (GRCs =   1) GRCs =  6214 (4.14%)
phase1. M4         Overflow =   347 Max = 3 (GRCs =   3) GRCs =   535 (0.36%)
phase1. M5         Overflow =   533 Max = 2 (GRCs =  10) GRCs =  1015 (0.68%)
phase1. M6         Overflow =    14 Max = 1 (GRCs =  31) GRCs =    31 (0.02%)
phase1. M7         Overflow =    34 Max = 1 (GRCs = 100) GRCs =   100 (0.07%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
phase1. M9         Overflow =     0 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)

phase1. Total Wire Length = 7007.70
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 724.07
phase1. Layer M3 wire length = 1159.57
phase1. Layer M4 wire length = 2902.59
phase1. Layer M5 wire length = 1473.48
phase1. Layer M6 wire length = 455.35
phase1. Layer M7 wire length = 292.64
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 586
phase1. Via VIA12C count = 126
phase1. Via VIA23C count = 130
phase1. Via VIA34C count = 175
phase1. Via VIA45C count = 110
phase1. Via VIA56C count = 33
phase1. Via VIA67C count = 12
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  154  Alloctr  162  Proc 2395 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3645 Max = 7 GRCs =  8045 (2.68%)
phase2. H routing: Overflow =   607 Max = 6 (GRCs =  4) GRCs =   767 (0.51%)
phase2. V routing: Overflow =  3038 Max = 7 (GRCs =  1) GRCs =  7278 (4.85%)
phase2. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase2. M2         Overflow =   275 Max = 6 (GRCs =  4) GRCs =   221 (0.15%)
phase2. M3         Overflow =  2493 Max = 3 (GRCs = 17) GRCs =  6173 (4.11%)
phase2. M4         Overflow =   317 Max = 3 (GRCs =  2) GRCs =   508 (0.34%)
phase2. M5         Overflow =   508 Max = 2 (GRCs =  9) GRCs =   991 (0.66%)
phase2. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase2. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase2. Total Wire Length = 7353.26
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 725.66
phase2. Layer M3 wire length = 1052.06
phase2. Layer M4 wire length = 2776.85
phase2. Layer M5 wire length = 1780.81
phase2. Layer M6 wire length = 911.33
phase2. Layer M7 wire length = 106.56
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 687
phase2. Via VIA12C count = 126
phase2. Via VIA23C count = 130
phase2. Via VIA34C count = 198
phase2. Via VIA45C count = 140
phase2. Via VIA56C count = 85
phase2. Via VIA67C count = 8
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  154  Alloctr  162  Proc 2395 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 36.97 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 30.71 %
Peak    horizontal track utilization = 150.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -16  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  138  Alloctr  147  Proc 2395 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   15  Alloctr   15  Proc    0 
[GR: Done] Total (MB): Used  138  Alloctr  147  Proc 2395 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  122  Alloctr  132  Proc 2395 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: GR] Stage (MB): Used  121  Alloctr  130  Proc    0 
[ECO: GR] Total (MB): Used  122  Alloctr  132  Proc 2395 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 6 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  121  Alloctr  131  Proc 2395 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Number of wires with overlap after iteration 0 = 235 of 786


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    3  Proc    7 
[Track Assign: Iteration 0] Total (MB): Used  122  Alloctr  131  Proc 2402 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    3  Proc   15 
[Track Assign: Iteration 1] Total (MB): Used  122  Alloctr  131  Proc 2410 

Number of wires with overlap after iteration 1 = 83 of 653


Wire length and via report:
---------------------------
Number of M1 wires: 9            POLYCON: 0
Number of M2 wires: 145                  VIA12C: 126
Number of M3 wires: 145                  VIA23C: 154
Number of M4 wires: 172                  VIA34C: 198
Number of M5 wires: 123                  VIA45C: 136
Number of M6 wires: 55           VIA56C: 77
Number of M7 wires: 4            VIA67C: 8
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 653               vias: 699

Total M1 wire length: 3.2
Total M2 wire length: 527.1
Total M3 wire length: 1067.8
Total M4 wire length: 2641.9
Total M5 wire length: 1763.3
Total M6 wire length: 904.1
Total M7 wire length: 111.4
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 7018.8

Longest M1 wire length: 1.6
Longest M2 wire length: 52.5
Longest M3 wire length: 155.5
Longest M4 wire length: 126.4
Longest M5 wire length: 148.5
Longest M6 wire length: 131.8
Longest M7 wire length: 48.6
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc   15 
[Track Assign: Done] Total (MB): Used  118  Alloctr  128  Proc 2410 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[ECO: CDR] Stage (MB): Used  117  Alloctr  126  Proc   15 
[ECO: CDR] Total (MB): Used  118  Alloctr  128  Proc 2410 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  12
Checked 8/100 Partitions, Violations =  15
Checked 12/100 Partitions, Violations = 33
Checked 16/100 Partitions, Violations = 55
Checked 20/100 Partitions, Violations = 73
Checked 24/100 Partitions, Violations = 81
Checked 28/100 Partitions, Violations = 95
Checked 32/100 Partitions, Violations = 138
Checked 36/100 Partitions, Violations = 150
Checked 40/100 Partitions, Violations = 170
Checked 44/100 Partitions, Violations = 190
Checked 48/100 Partitions, Violations = 190
Checked 52/100 Partitions, Violations = 226
Checked 56/100 Partitions, Violations = 255
Checked 60/100 Partitions, Violations = 282
Checked 64/100 Partitions, Violations = 294
Checked 68/100 Partitions, Violations = 311
Checked 72/100 Partitions, Violations = 325
Checked 76/100 Partitions, Violations = 343
Checked 80/100 Partitions, Violations = 346
Checked 84/100 Partitions, Violations = 382
Checked 88/100 Partitions, Violations = 387
Checked 92/100 Partitions, Violations = 420
Checked 96/100 Partitions, Violations = 420
Checked 100/100 Partitions, Violations =        420

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      420

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2410 

Total Wire Length =                    2823046 micron
Total Number of Contacts =             317917
Total Number of Wires =                341078
Total Number of PtConns =              22809
Total Number of Routed Wires =       341078
Total Routed Wire Length =           2818414 micron
Total Number of Routed Contacts =       317917
        Layer          M1 :      88085 micron
        Layer          M2 :     992441 micron
        Layer          M3 :     613306 micron
        Layer          M4 :     534118 micron
        Layer          M5 :     291487 micron
        Layer          M6 :      89159 micron
        Layer          M7 :     128140 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        505
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35606
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140126
        Via        VIA12C :      76483
        Via   VIA12C(rot) :        265
        Via        VIA12B :      29818
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317917 vias)
 
    Layer VIA1       =  0.00% (0      / 107461  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107461  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20969   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20969   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317917 vias)
 
    Layer VIA1       =  0.00% (0      / 107461  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
    Layer VIA4       =  0.00% (0      / 20969   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317917 vias)
 
    Layer VIA1       =  0.00% (0      / 107461  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107461  vias)
    Layer VIA2       =  0.00% (0      / 140133  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140133  vias)
    Layer VIA3       =  0.00% (0      / 35608   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35608   vias)
    Layer VIA4       =  0.00% (0      / 20969   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20969   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/115 Partitions, Violations =  380
Routed  2/115 Partitions, Violations =  380
Routed  3/115 Partitions, Violations =  380
Routed  4/115 Partitions, Violations =  380
Routed  5/115 Partitions, Violations =  347
Routed  6/115 Partitions, Violations =  347
Routed  7/115 Partitions, Violations =  348
Routed  8/115 Partitions, Violations =  336
Routed  9/115 Partitions, Violations =  336
Routed  10/115 Partitions, Violations = 319
Routed  11/115 Partitions, Violations = 319
Routed  12/115 Partitions, Violations = 315
Routed  13/115 Partitions, Violations = 312
Routed  14/115 Partitions, Violations = 312
Routed  15/115 Partitions, Violations = 312
Routed  16/115 Partitions, Violations = 312
Routed  17/115 Partitions, Violations = 303
Routed  18/115 Partitions, Violations = 300
Routed  19/115 Partitions, Violations = 295
Routed  20/115 Partitions, Violations = 295
Routed  21/115 Partitions, Violations = 282
Routed  22/115 Partitions, Violations = 276
Routed  23/115 Partitions, Violations = 256
Routed  24/115 Partitions, Violations = 253
Routed  25/115 Partitions, Violations = 253
Routed  26/115 Partitions, Violations = 253
Routed  27/115 Partitions, Violations = 244
Routed  28/115 Partitions, Violations = 244
Routed  29/115 Partitions, Violations = 248
Routed  30/115 Partitions, Violations = 246
Routed  31/115 Partitions, Violations = 230
Routed  32/115 Partitions, Violations = 231
Routed  33/115 Partitions, Violations = 231
Routed  34/115 Partitions, Violations = 231
Routed  35/115 Partitions, Violations = 221
Routed  36/115 Partitions, Violations = 210
Routed  37/115 Partitions, Violations = 210
Routed  38/115 Partitions, Violations = 212
Routed  39/115 Partitions, Violations = 198
Routed  40/115 Partitions, Violations = 193
Routed  41/115 Partitions, Violations = 180
Routed  42/115 Partitions, Violations = 175
Routed  43/115 Partitions, Violations = 175
Routed  44/115 Partitions, Violations = 174
Routed  45/115 Partitions, Violations = 162
Routed  46/115 Partitions, Violations = 162
Routed  47/115 Partitions, Violations = 162
Routed  48/115 Partitions, Violations = 158
Routed  49/115 Partitions, Violations = 158
Routed  50/115 Partitions, Violations = 158
Routed  51/115 Partitions, Violations = 156
Routed  52/115 Partitions, Violations = 151
Routed  53/115 Partitions, Violations = 151
Routed  54/115 Partitions, Violations = 151
Routed  55/115 Partitions, Violations = 144
Routed  56/115 Partitions, Violations = 139
Routed  57/115 Partitions, Violations = 139
Routed  58/115 Partitions, Violations = 136
Routed  59/115 Partitions, Violations = 132
Routed  60/115 Partitions, Violations = 132
Routed  61/115 Partitions, Violations = 135
Routed  62/115 Partitions, Violations = 135
Routed  63/115 Partitions, Violations = 131
Routed  64/115 Partitions, Violations = 131
Routed  65/115 Partitions, Violations = 123
Routed  66/115 Partitions, Violations = 123
Routed  67/115 Partitions, Violations = 104
Routed  68/115 Partitions, Violations = 104
Routed  69/115 Partitions, Violations = 104
Routed  70/115 Partitions, Violations = 101
Routed  71/115 Partitions, Violations = 101
Routed  72/115 Partitions, Violations = 99
Routed  73/115 Partitions, Violations = 97
Routed  74/115 Partitions, Violations = 94
Routed  75/115 Partitions, Violations = 94
Routed  76/115 Partitions, Violations = 93
Routed  77/115 Partitions, Violations = 93
Routed  78/115 Partitions, Violations = 84
Routed  79/115 Partitions, Violations = 84
Routed  80/115 Partitions, Violations = 83
Routed  81/115 Partitions, Violations = 83
Routed  82/115 Partitions, Violations = 83
Routed  83/115 Partitions, Violations = 73
Routed  84/115 Partitions, Violations = 73
Routed  85/115 Partitions, Violations = 65
Routed  86/115 Partitions, Violations = 62
Routed  87/115 Partitions, Violations = 59
Routed  88/115 Partitions, Violations = 59
Routed  89/115 Partitions, Violations = 59
Routed  90/115 Partitions, Violations = 59
Routed  91/115 Partitions, Violations = 57
Routed  92/115 Partitions, Violations = 55
Routed  93/115 Partitions, Violations = 42
Routed  94/115 Partitions, Violations = 42
Routed  95/115 Partitions, Violations = 40
Routed  96/115 Partitions, Violations = 40
Routed  97/115 Partitions, Violations = 35
Routed  98/115 Partitions, Violations = 31
Routed  99/115 Partitions, Violations = 31
Routed  100/115 Partitions, Violations =        31
Routed  101/115 Partitions, Violations =        31
Routed  102/115 Partitions, Violations =        28
Routed  103/115 Partitions, Violations =        28
Routed  104/115 Partitions, Violations =        28
Routed  105/115 Partitions, Violations =        28
Routed  106/115 Partitions, Violations =        27
Routed  107/115 Partitions, Violations =        25
Routed  108/115 Partitions, Violations =        22
Routed  109/115 Partitions, Violations =        22
Routed  110/115 Partitions, Violations =        21
Routed  111/115 Partitions, Violations =        15
Routed  112/115 Partitions, Violations =        15
Routed  113/115 Partitions, Violations =        15
Routed  114/115 Partitions, Violations =        15
Routed  115/115 Partitions, Violations =        14

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      14
        Diff net spacing : 1
        Diff net var rule spacing : 8
        Same net spacing : 1
        Internal-only types : 4

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 0] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 0 with 115 parts

Start DR iteration 1: non-uniform partition
Routed  1/9 Partitions, Violations =    4
Routed  2/9 Partitions, Violations =    2
Routed  3/9 Partitions, Violations =    1
Routed  4/9 Partitions, Violations =    3
Routed  5/9 Partitions, Violations =    5
Routed  6/9 Partitions, Violations =    5
Routed  7/9 Partitions, Violations =    6
Routed  8/9 Partitions, Violations =    8
Routed  9/9 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 1
        Diff net var rule spacing : 6

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 1] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 1 with 9 parts

Start DR iteration 2: non-uniform partition
Routed  1/4 Partitions, Violations =    1
Routed  2/4 Partitions, Violations =    3
Routed  3/4 Partitions, Violations =    7
Routed  4/4 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 1
        Diff net var rule spacing : 6

[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:12
[Iter 2] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 2] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 2 with 4 parts

Start DR iteration 3: non-uniform partition
Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    4
Routed  3/4 Partitions, Violations =    4
Routed  4/4 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Diff net var rule spacing : 4

[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Iter 3] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 3] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 3 with 4 parts

Start DR iteration 4: non-uniform partition
Routed  1/3 Partitions, Violations =    0
Routed  2/3 Partitions, Violations =    2
Routed  3/3 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 4] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 4] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 4 with 3 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

Nets that have been changed:
Net 1 = pc_out[6]
Net 2 = DAT_MEM/copt_net_86135
Net 3 = InstD[16]
Net 4 = ResultW[11]
Net 5 = RF/ropt_net_108262
Net 6 = DAT_MEM/copt_net_62643
Net 7 = copt_net_108132
Net 8 = DAT_MEM/PLACE_HFSNET_510
Net 9 = DAT_MEM/PLACE_HFSNET_4982
Net 10 = DAT_MEM/PLACE_HFSNET_5065
Net 11 = DAT_MEM/PLACE_HFSNET_519
Net 12 = p_abuf2221
Net 13 = PLACE_HFSNET_4412
Net 14 = RF/n1315
Net 15 = RF/n5489
Net 16 = RF/n5498
Net 17 = RF/n5499
Net 18 = PLACE_HFSNET_4333
Net 19 = RF/n5608
Net 20 = RF/n5706
Net 21 = RF/n5721
Net 22 = RF/n5819
Net 23 = RF/n5832
Net 24 = RF/n5845
Net 25 = RF/n5890
Net 26 = RF/n5899
Net 27 = RF/n5933
Net 28 = RF/n5939
Net 29 = RF/n5941
Net 30 = RF/n5966
Net 31 = RF/n5970
Net 32 = RF/n5971
Net 33 = PLACE_HFSNET_4508
Net 34 = RF/PLACE_HFSNET_3364
Net 35 = RF/n6386
Net 36 = RF/PLACE_HFSNET_2853
Net 37 = RF/PLACE_HFSNET_2218
Net 38 = RF/PLACE_HFSNET_2220
Net 39 = DAT_MEM/PLACE_HFSNET_3177
Net 40 = PLACE_HFSNET_3193
Net 41 = DAT_MEM/PLACE_HFSNET_3238
Net 42 = RF/n7127
Net 43 = RF/n7478
Net 44 = DAT_MEM/PLACE_HFSNET_633
Net 45 = DAT_MEM/PLACE_HFSNET_2326
Net 46 = MW_Reg/ropt_net_108359
Net 47 = p_abuf2816
Net 48 = DAT_MEM/PLACE_HFSNET_3442
Net 49 = DAT_MEM/PLACE_HFSNET_639
Net 50 = DAT_MEM/PLACE_HFSNET_2510
Net 51 = DAT_MEM/PLACE_HFSNET_3856
Net 52 = ImmExt/n58
Net 53 = EM_Reg/copt_net_63243
Net 54 = DAT_MEM/PLACE_HFSNET_2664
Net 55 = DE_Reg/n994
Net 56 = ALU/n1693
Net 57 = ALU/n1697
Net 58 = DAT_MEM/PLACE_HFSNET_4048
Net 59 = DAT_MEM/PLACE_HFSNET_2798
Net 60 = DAT_MEM/PLACE_HFSNET_4311
Net 61 = copt_net_63932
Net 62 = ALU/n2359
Net 63 = ALU/sra_20/n578
Net 64 = ALU/sra_20/n587
Net 65 = ALU/sra_20/n689
Net 66 = p_abuf2327
Net 67 = ALU/sra_20/n949
Net 68 = ALU/srl_19/n457
Net 69 = ALU/srl_19/n499
Net 70 = p_abuf2349
Net 71 = p_abuf2350
Net 72 = ALU/srl_19/n584
Net 73 = ALU/srl_19/n622
Net 74 = ALU/srl_19/n649
Net 75 = p_abuf2374
Net 76 = ALU/srl_19/n699
Net 77 = p_abuf2402
Net 78 = ALU/srl_19/n827
Net 79 = copt_net_64513
Net 80 = MW_Reg/copt_net_64686
Net 81 = ALU/r72/n327
Net 82 = ALU/sub_14/n229
Net 83 = ALU/sub_14/n562
Net 84 = ALU/sub_14/n710
Net 85 = ALU/add_13/n378
Net 86 = ALU/add_13/n417
Net 87 = DAT_MEM/copt_net_64944
Net 88 = ALU/add_13/n453
Net 89 = ALU/add_13/n465
Net 90 = ALU/add_13/n468
Net 91 = ALU/add_13/n474
Net 92 = ALU/add_13/n494
Net 93 = ALU/add_13/n629
Net 94 = ALU/add_13/n641
Net 95 = ALU/add_13/n643
Net 96 = ALU/add_13/n662
Net 97 = JMPADDER/add_9/net53250
Net 98 = JMPADDER/add_9/n119
Net 99 = JMPADDER/add_9/n133
Net 100 = JMPADDER/add_9/n158
.... and 89 other nets
Total number of changed nets = 189 (out of 29096)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  130  Proc 2410 
[ECO: DR] Elapsed real time: 0:00:06 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:29
[ECO: DR] Stage (MB): Used  119  Alloctr  128  Proc   15 
[ECO: DR] Total (MB): Used  120  Alloctr  130  Proc 2410 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 3 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2



Total Wire Length =                    2822996 micron
Total Number of Contacts =             317905
Total Number of Wires =                341128
Total Number of PtConns =              22882
Total Number of Routed Wires =       341128
Total Routed Wire Length =           2818347 micron
Total Number of Routed Contacts =       317905
        Layer          M1 :      88093 micron
        Layer          M2 :     992449 micron
        Layer          M3 :     613359 micron
        Layer          M4 :     534118 micron
        Layer          M5 :     291443 micron
        Layer          M6 :      89084 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35601
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140123
        Via        VIA12C :      76455
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29096
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    2822996 micron
Total Number of Contacts =             317905
Total Number of Wires =                341128
Total Number of PtConns =              22882
Total Number of Routed Wires =       341128
Total Routed Wire Length =           2818347 micron
Total Number of Routed Contacts =       317905
        Layer          M1 :      88093 micron
        Layer          M2 :     992449 micron
        Layer          M3 :     613359 micron
        Layer          M4 :     534118 micron
        Layer          M5 :     291443 micron
        Layer          M6 :      89084 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35601
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140123
        Via        VIA12C :      76455
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 189 nets
[ECO: End] Elapsed real time: 0:00:07 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:29 total=0:00:30
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc   15 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 2410 

Route-opt ECO routing complete            CPU:  1177 s (  0.33 hr )  ELAPSE:   658 s (  0.18 hr )  MEM-PEAK:  1149 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  -5.567214854587  -2.894454487461  -6.565921317863  9.045971798524  3.106964600933
9.863439509851  6.078123964085  2.744208341123  8.318115604907  9.699225026083  2.464623950064  -1.382370321226  -9.387184129619  -3.142429506669  0.996796972614  6.615474523294
4.146578793224  7.876358918112  2.191135103696  0.963734141094  2.700148443881  3.840450064440  -3.750206153169  -7.663458942299  -6.212201267950  7.787612666617  7.864537856717
0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  -1.183725290997  -3.334436508244  -5.867609831622  7.101838578014  9.661103799761
7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  -1.226270137326  -7.050450594780  -2.403928273631  6.167896737704  4.102504866110
1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  -2.609823752834  -0.626142638674  -6.381676752919  9.115418215145  0.515940596621
5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  -2.041727487119  -3.921160967338  -0.650488782345  9.400492195159  3.360778194994
Information: The net parasitics of block RV32I are cleared. (TIM-123)
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'RV32I.dlib:RV32I_route.design'. (TIM-125)
Information: Design RV32I_route has 29096 nets, 0 global routed, 29094 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 6
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 29094 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29094, routed nets = 29094, across physical hierarchy nets = 0, parasitics cached nets = 29094, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_clk
8: scan_clk
9: comp_paths

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      1
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      1        -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      1        -        -          -    380442.94      23948
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      1        -        -          -    380442.94      23948

Route-opt command complete                CPU:  1191 s (  0.33 hr )  ELAPSE:   660 s (  0.18 hr )  MEM-PEAK:  1149 MB
Route-opt command statistics  CPU=61 sec (0.02 hr) ELAPSED=17 sec (0.00 hr) MEM-PEAK=1.122 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2410 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 2
Checked 52/100 Partitions, Violations = 2
Checked 56/100 Partitions, Violations = 2
Checked 60/100 Partitions, Violations = 2
Checked 64/100 Partitions, Violations = 2
Checked 68/100 Partitions, Violations = 2
Checked 72/100 Partitions, Violations = 2
Checked 76/100 Partitions, Violations = 2
Checked 80/100 Partitions, Violations = 2
Checked 84/100 Partitions, Violations = 2
Checked 88/100 Partitions, Violations = 3
Checked 92/100 Partitions, Violations = 3
Checked 96/100 Partitions, Violations = 3
Checked 100/100 Partitions, Violations =        3
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2410 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2


Total Wire Length =                    2822996 micron
Total Number of Contacts =             317905
Total Number of Wires =                341658
Total Number of PtConns =              22888
Total Number of Routed Wires =       341658
Total Routed Wire Length =           2818346 micron
Total Number of Routed Contacts =       317905
        Layer          M1 :      88093 micron
        Layer          M2 :     992449 micron
        Layer          M3 :     613359 micron
        Layer          M4 :     534118 micron
        Layer          M5 :     291443 micron
        Layer          M6 :      89084 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35601
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140123
        Via        VIA12C :      76455
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> report_timing -delay_type min -max_paths 3
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 3
        -report_by design
Design : RV32I
Version: O-2018.06-SP1
Date   : Tue Sep  9 18:45:02 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: EM_Reg/WriteDataM_reg[28] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: DAT_MEM/data_mem_reg[103][28] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.36      0.36

  EM_Reg/WriteDataM_reg[28]/CLK (SDFFARX1)         0.00      0.36 r
  EM_Reg/WriteDataM_reg[28]/Q (SDFFARX1)           0.13      0.49 f
  DAT_MEM/PLACE_HFSBUF_2407_21257/Z (DELLN3X2)     0.24      0.73 f
  DAT_MEM/PLACE_copt_h_inst_80166/Z (DELLN1X2)     0.14      0.87 f
  DAT_MEM/PLACE_HFSINV_1103_21248/ZN (INVX2)       0.21      1.08 r
  DAT_MEM/PLACE_HFSINV_642_21243/ZN (INVX16)       0.08      1.16 f
  DAT_MEM/U26638/Q (AO22X1)                        0.06      1.21 f
  DAT_MEM/data_mem_reg[103][28]/D (SDFFARX1)       0.00      1.21 f
  data arrival time                                          1.21

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.64      1.64
  clock reconvergence pessimism                   -0.45      1.18
  DAT_MEM/data_mem_reg[103][28]/CLK (SDFFARX1)     0.00      1.18 r
  clock uncertainty                                0.03      1.21
  library hold time                                0.00      1.21
  data required time                                         1.21
  ------------------------------------------------------------------------
  data required time                                         1.21
  data arrival time                                         -1.21
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: FD_Reg/InstrD_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: DE_Reg/Rs1E_reg[0] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.36      0.36

  FD_Reg/InstrD_reg[15]/CLK (SDFFARX1)             0.00      0.36 r
  FD_Reg/InstrD_reg[15]/QN (SDFFARX1)              0.09      0.44 r
  FD_Reg/PLACE_copt_h_inst_112647/Z (NBUFFX4)      0.06      0.50 r
  FD_Reg/PLACE_copt_h_inst_82104/Z (DELLN3X2)      0.23      0.73 r
  FD_Reg/U99/ZN (INVX1)                            0.05      0.78 f
  DE_Reg/U464/Q (AND2X1)                           0.04      0.82 f
  DE_Reg/Rs1E_reg[0]/D (SDFFARX1)                  0.00      0.82 f
  data arrival time                                          0.82

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.60      1.60
  clock reconvergence pessimism                   -0.80      0.80
  DE_Reg/Rs1E_reg[0]/CLK (SDFFARX1)                0.00      0.80 r
  clock uncertainty                                0.03      0.83
  library hold time                               -0.01      0.82
  data required time                                         0.82
  ------------------------------------------------------------------------
  data required time                                         0.82
  data arrival time                                         -0.82
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: DE_Reg/PCPlus4E_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: EM_Reg/PCPlus4M_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.37      0.37

  DE_Reg/PCPlus4E_reg[15]/CLK (SDFFARX1)           0.00      0.37 r
  DE_Reg/PCPlus4E_reg[15]/Q (SDFFARX1)             0.12      0.49 f
  EM_Reg/PLACE_copt_h_inst_80742/Z (NBUFFX2)       0.06      0.55 f
  EM_Reg/PCPlus4M_reg[15]/D (SDFFARX1)             0.00      0.55 f
  data arrival time                                          0.55

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.59      1.59
  clock reconvergence pessimism                   -1.06      0.53
  EM_Reg/PCPlus4M_reg[15]/CLK (SDFFARX1)           0.00      0.53 r
  clock uncertainty                                0.03      0.56
  library hold time                               -0.01      0.55
  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.55
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
icc2_shell> report_timing -delay_type max -max_paths 3
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 3
        -report_by design
Design : RV32I
Version: O-2018.06-SP1
Date   : Tue Sep  9 18:45:02 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: MW_Reg/ResultSrcW_reg[1] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: EM_Reg/ALUResultM_reg[0] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.60      1.60

  MW_Reg/ResultSrcW_reg[1]/CLK (SDFFARX1)          0.00      1.60 r
  MW_Reg/ResultSrcW_reg[1]/Q (SDFFARX1)            0.80      2.40 r
  U0_Mux4x1/U203/QN (NOR2X2)                       0.32      2.72 f
  U0_Mux4x1/PLACE_HFSBUF_258_25294/Z (NBUFFX2)     0.27      2.99 f
  U0_Mux4x1/U47/QN (AOI222X1)                      0.55      3.54 r
  PLACE_HFSINV_1310_25215/ZN (INVX0)               0.08      3.63 f
  PLACE_copt_h_inst_148193/Z (DELLN2X2)            2.08      5.71 f
  PLACE_copt_h_inst_81309/Z (NBUFFX32)             0.43      6.14 f
  U717/QN (NAND2X0)                                0.15      6.29 r
  U720/QN (NAND3X0)                                0.44      6.74 f
  U663/Q (AO22X2)                                  0.67      7.41 f
  ALU/PLACE_HFSINV_4032_25101/ZN (INVX2)           0.36      7.77 r
  ALU/PLACE_HFSBUF_3490_25097/Z (NBUFFX2)          0.30      8.07 r
  ALU/U336/Q (AO221X1)                             0.33      8.41 r
  ALU/U335/Q (OA221X1)                             0.31      8.71 r
  ALU/U334/Q (AO221X1)                             0.28      9.00 r
  ALU/U333/Q (AO222X1)                             0.37      9.37 r
  ALU/U332/Q (OA221X1)                             0.29      9.65 r
  ALU/U583/QN (NOR2X0)                             0.13      9.79 f
  ALU/U356/QN (NAND2X1)                            0.10      9.89 r
  ALU/U1214/QN (NAND3X0)                           0.16     10.05 f
  ALU/U1072/QN (NAND2X1)                           0.13     10.17 r
  ALU/U1063/QN (NAND2X1)                           0.14     10.31 f
  ALU/U582/QN (NAND2X1)                            0.11     10.42 r
  ALU/U1218/QN (NAND2X1)                           0.13     10.55 f
  ALU/U231/QN (NAND2X1)                            0.11     10.66 r
  ALU/U1210/QN (NAND3X0)                           0.18     10.84 f
  ALU/U1346/Q (OA221X1)                            0.34     11.17 f
  ALU/U326/Q (AO221X1)                             0.27     11.44 f
  ALU/U584/QN (NAND2X1)                            0.17     11.62 r
  ALU/U327/QN (NAND2X1)                            0.15     11.77 f
  ALU/U324/Q (AO222X1)                             0.37     12.14 f
  ALU/U323/Q (OA221X1)                             0.31     12.45 f
  ALU/U322/Q (AO221X1)                             0.27     12.72 f
  ALU/U321/Q (AO222X1)                             0.41     13.13 f
  ALU/U1064/QN (NAND2X1)                           0.12     13.26 r
  ALU/U1224/QN (NAND3X0)                           0.18     13.43 f
  ALU/U319/Q (AO222X1)                             0.41     13.85 f
  ALU/U318/Q (AO221X1)                             0.47     14.31 f
  ALU/U1252/QN (NAND2X1)                           0.11     14.43 r
  ALU/U1251/QN (NAND2X1)                           0.12     14.55 f
  ALU/U357/QN (NAND3X0)                            0.13     14.69 r
  ALU/U1278/QN (NAND4X0)                           0.53     15.21 f
  EM_Reg/ALUResultM_reg[0]/D (SDFFARX1)            0.00     15.21 f
  data arrival time                                         15.21

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.36     15.36
  clock reconvergence pessimism                    0.70     16.07
  EM_Reg/ALUResultM_reg[0]/CLK (SDFFARX1)          0.00     16.07 r
  clock uncertainty                               -0.02     16.05
  library setup time                              -0.83     15.22
  data required time                                        15.22
  ------------------------------------------------------------------------
  data required time                                        15.22
  data arrival time                                        -15.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: EM_Reg/ALUResultM_reg[1] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: MW_Reg/ReadDataW_reg[25] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.59      1.59

  EM_Reg/ALUResultM_reg[1]/CLK (SDFFARX1)          0.00      1.59 r
  EM_Reg/ALUResultM_reg[1]/Q (SDFFARX1)            0.78      2.36 f
  PLACE_copt_h_inst_81601/Z (DELLN3X2)             2.84      5.21 f
  PLACE_copt_h_inst_81602/Z (NBUFFX2)              0.23      5.44 f
  PLACE_copt_h_inst_81600/Z (NBUFFX32)             0.28      5.72 f
  DAT_MEM/U23904/QN (NOR2X0)                       0.66      6.37 r
  DAT_MEM/U9629/ZN (INVX0)                         0.39      6.76 f
  DAT_MEM/U429/QN (NOR2X2)                         1.45      8.20 r
  DAT_MEM/PLACE_HFSINV_5837_24769/ZN (INVX16)      0.55      8.76 f
  DAT_MEM/PLACE_HFSBUF_4855_24763/Z (NBUFFX2)      0.39      9.14 f
  DAT_MEM/U5828/Q (OA22X1)                         0.43      9.57 f
  DAT_MEM/U5827/Q (OA221X1)                        0.54     10.11 f
  DAT_MEM/U5822/QN (NAND4X0)                       1.90     12.01 r
  DAT_MEM/U2869/Q (AO22X1)                         1.42     13.43 r
  DAT_MEM/U2825/Q (AO221X1)                        0.35     13.78 r
  DAT_MEM/U11912/QN (OAI21X1)                      0.50     14.29 f
  DAT_MEM/PLACE_copt_h_inst_82009/Z (NBUFFX2)      0.23     14.52 f
  DAT_MEM/PLACE_ropt_h_inst_148430/Z (NBUFFX2)     0.16     14.68 f
  DAT_MEM/PLACE_copt_h_inst_82010/Z (NBUFFX2)      0.16     14.84 f
  DAT_MEM/U27992/QN (NAND2X0)                      0.16     15.00 r
  MW_Reg/PLACE_copt_h_inst_82218/Z (NBUFFX2)       0.25     15.25 r
  MW_Reg/PLACE_copt_h_inst_82217/Z (NBUFFX2)       0.16     15.41 r
  MW_Reg/ReadDataW_reg[25]/D (SDFFARX1)            0.00     15.41 r
  data arrival time                                         15.41

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.35     15.35
  clock reconvergence pessimism                    0.70     16.05
  MW_Reg/ReadDataW_reg[25]/CLK (SDFFARX1)          0.00     16.05 r
  clock uncertainty                               -0.02     16.03
  library setup time                              -0.53     15.50
  data required time                                        15.50
  ------------------------------------------------------------------------
  data required time                                        15.50
  data arrival time                                        -15.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: PC/pc_nxt_reg[2] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: FD_Reg/PCPlus4D_reg[31] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.57      1.57

  PC/pc_nxt_reg[2]/CLK (SDFFARX1)                  0.00      1.57 r
  PC/pc_nxt_reg[2]/QN (SDFFARX1)                   0.47      2.04 f
  PC/PLACE_copt_h_inst_80498/Z (DELLN3X2)          2.85      4.89 f
  PC/U139/ZN (INVX0)                               0.54      5.43 r
  PCPlus4/add_9/U171/QN (NAND2X0)                  0.35      5.78 f
  PCPlus4/add_9/U32/QN (NAND2X1)                   0.18      5.96 r
  PCPlus4/add_9/U47/QN (NAND2X1)                   0.17      6.13 f
  PCPlus4/add_9/U14/Q (AND3X1)                     0.29      6.42 f
  PCPlus4/add_9/U15/Q (AO21X1)                     0.35      6.77 f
  PCPlus4/add_9/U9/QN (NAND2X0)                    0.15      6.92 r
  PCPlus4/add_9/U7/QN (NAND2X0)                    0.27      7.19 f
  PCPlus4/add_9/U69/Q (AO21X1)                     0.36      7.55 f
  PCPlus4/add_9/U59/QN (NAND3X0)                   0.12      7.68 r
  PCPlus4/add_9/U61/QN (NAND2X1)                   0.16      7.84 f
  PCPlus4/add_9/U45/Q (AND2X1)                     0.24      8.08 f
  PCPlus4/add_9/U8/ZN (INVX0)                      0.11      8.19 r
  PCPlus4/add_9/U22/QN (NAND2X1)                   0.16      8.35 f
  PCPlus4/add_9/U5/QN (NAND3X0)                    0.12      8.47 r
  PCPlus4/add_9/U72/QN (NAND2X0)                   0.22      8.69 f
  PCPlus4/add_9/U90/QN (AOI21X1)                   0.54      9.24 r
  PCPlus4/add_9/U1_16/CO (FADDX1)                  0.42      9.65 r
  PCPlus4/add_9/U1_17/CO (FADDX1)                  0.37     10.02 r
  PCPlus4/add_9/U1_18/CO (FADDX1)                  0.37     10.39 r
  PCPlus4/add_9/U1_19/CO (FADDX1)                  0.39     10.78 r
  PCPlus4/add_9/U1_20/CO (FADDX1)                  0.36     11.14 r
  PCPlus4/add_9/U1_21/CO (FADDX1)                  0.35     11.49 r
  PCPlus4/add_9/U79/QN (NAND2X0)                   0.16     11.64 f
  PCPlus4/add_9/U42/QN (NAND3X0)                   0.20     11.84 r
  PCPlus4/add_9/U1_23/CO (FADDX1)                  0.40     12.24 r
  PCPlus4/add_9/U1_24/CO (FADDX1)                  0.35     12.59 r
  PCPlus4/add_9/U1_25/CO (FADDX1)                  0.36     12.95 r
  PCPlus4/add_9/U1_26/CO (FADDX1)                  0.36     13.31 r
  PCPlus4/add_9/U1_27/CO (FADDX1)                  0.39     13.70 r
  PCPlus4/add_9/U1_28/CO (FADDX1)                  0.38     14.08 r
  PCPlus4/add_9/U1_29/CO (FADDX1)                  0.33     14.41 r
  PCPlus4/add_9/U94/QN (NAND2X0)                   0.16     14.57 f
  PCPlus4/add_9/U110/QN (NAND3X0)                  0.16     14.73 r
  PCPlus4/add_9/U182/Q (XOR3X1)                    0.34     15.07 f
  FD_Reg/U396/Q (AO22X1)                           0.34     15.41 f
  FD_Reg/PCPlus4D_reg[31]/D (SDFFARX1)             0.00     15.41 f
  data arrival time                                         15.41

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.36     15.36
  clock reconvergence pessimism                    0.80     16.15
  FD_Reg/PCPlus4D_reg[31]/CLK (SDFFARX1)           0.00     16.15 r
  clock uncertainty                               -0.02     16.13
  library setup time                              -0.64     15.50
  data required time                                        15.50
  ------------------------------------------------------------------------
  data required time                                        15.50
  data arrival time                                        -15.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.09


1
icc2_shell> route_global -effort_level high
Information: The net parasitics of block RV32I are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 2410 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Read DB] Stage (MB): Used  114  Alloctr  122  Proc    0 
[End of Read DB] Total (MB): Used  119  Alloctr  128  Proc 2410 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1118.88,1116.64)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  122  Alloctr  131  Proc 2410 
Net statistics:
Total number of nets     = 29096
Number of nets to route  = 0
Number of nets with min-layer-mode soft = 501
Number of nets with min-layer-mode soft-cost-medium = 501
Number of nets with max-layer-mode hard = 501
29096 nets are fully connected,
 of which 29096 are detail routed and 0 are global routed.
334 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  131  Alloctr  140  Proc 2410 
Average gCell capacity  1.52     on layer (1)    M1
Average gCell capacity  8.52     on layer (2)    M2
Average gCell capacity  4.20     on layer (3)    M3
Average gCell capacity  4.10     on layer (4)    M4
Average gCell capacity  2.13     on layer (5)    M5
Average gCell capacity  1.62     on layer (6)    M6
Average gCell capacity  0.77     on layer (7)    M7
Average gCell capacity  0.41     on layer (8)    M8
Average gCell capacity  0.32     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.75  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1351404
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Congestion map] Total (MB): Used  148  Alloctr  156  Proc 2410 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  158  Proc 2410 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  150  Alloctr  158  Proc 2410 
Information: Using 6 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  150  Alloctr  158  Proc 2410 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3504 Max = 7 GRCs =  7883 (2.62%)
Initial. H routing: Overflow =   550 Max = 6 (GRCs =  4) GRCs =   706 (0.47%)
Initial. V routing: Overflow =  2954 Max = 7 (GRCs =  1) GRCs =  7177 (4.78%)
Initial. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
Initial. M2         Overflow =   255 Max = 6 (GRCs =  4) GRCs =   201 (0.13%)
Initial. M3         Overflow =  2407 Max = 3 (GRCs = 12) GRCs =  6070 (4.04%)
Initial. M4         Overflow =   279 Max = 2 (GRCs =  9) GRCs =   467 (0.31%)
Initial. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
Initial. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
Initial. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
Initial. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12C count = 0
Initial. Via VIA23C count = 0
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  150  Alloctr  158  Proc 2410 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3504 Max = 7 GRCs =  7883 (2.62%)
phase1. H routing: Overflow =   550 Max = 6 (GRCs =  4) GRCs =   706 (0.47%)
phase1. V routing: Overflow =  2954 Max = 7 (GRCs =  1) GRCs =  7177 (4.78%)
phase1. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase1. M2         Overflow =   255 Max = 6 (GRCs =  4) GRCs =   201 (0.13%)
phase1. M3         Overflow =  2407 Max = 3 (GRCs = 12) GRCs =  6070 (4.04%)
phase1. M4         Overflow =   279 Max = 2 (GRCs =  9) GRCs =   467 (0.31%)
phase1. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
phase1. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase1. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase1. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12C count = 0
phase1. Via VIA23C count = 0
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  150  Alloctr  158  Proc 2410 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3504 Max = 7 GRCs =  7883 (2.62%)
phase2. H routing: Overflow =   550 Max = 6 (GRCs =  4) GRCs =   706 (0.47%)
phase2. V routing: Overflow =  2954 Max = 7 (GRCs =  1) GRCs =  7177 (4.78%)
phase2. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase2. M2         Overflow =   255 Max = 6 (GRCs =  4) GRCs =   201 (0.13%)
phase2. M3         Overflow =  2407 Max = 3 (GRCs = 12) GRCs =  6070 (4.04%)
phase2. M4         Overflow =   279 Max = 2 (GRCs =  9) GRCs =   467 (0.31%)
phase2. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
phase2. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase2. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12C count = 0
phase2. Via VIA23C count = 0
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  150  Alloctr  158  Proc 2410 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3504 Max = 7 GRCs =  7883 (2.62%)
phase3. H routing: Overflow =   550 Max = 6 (GRCs =  4) GRCs =   706 (0.47%)
phase3. V routing: Overflow =  2954 Max = 7 (GRCs =  1) GRCs =  7177 (4.78%)
phase3. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase3. M2         Overflow =   255 Max = 6 (GRCs =  4) GRCs =   201 (0.13%)
phase3. M3         Overflow =  2407 Max = 3 (GRCs = 12) GRCs =  6070 (4.04%)
phase3. M4         Overflow =   279 Max = 2 (GRCs =  9) GRCs =   467 (0.31%)
phase3. M5         Overflow =   511 Max = 2 (GRCs =  9) GRCs =   993 (0.66%)
phase3. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase3. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase3. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase3. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase3. Total Wire Length = 0.00
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 0.00
phase3. Layer M3 wire length = 0.00
phase3. Layer M4 wire length = 0.00
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 0
phase3. Via VIA12C count = 0
phase3. Via VIA23C count = 0
phase3. Via VIA34C count = 0
phase3. Via VIA45C count = 0
phase3. Via VIA56C count = 0
phase3. Via VIA67C count = 0
phase3. Via VIA78C count = 0
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  150  Alloctr  158  Proc 2410 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 36.86 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 30.58 %
Peak    horizontal track utilization = 123.08 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -16  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  134  Alloctr  143  Proc 2410 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used  129  Alloctr  137  Proc    0 
[GR: Done] Total (MB): Used  134  Alloctr  143  Proc 2410 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 2410 
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2410 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 2
Checked 52/100 Partitions, Violations = 2
Checked 56/100 Partitions, Violations = 2
Checked 60/100 Partitions, Violations = 2
Checked 64/100 Partitions, Violations = 2
Checked 68/100 Partitions, Violations = 2
Checked 72/100 Partitions, Violations = 2
Checked 76/100 Partitions, Violations = 2
Checked 80/100 Partitions, Violations = 3
Checked 84/100 Partitions, Violations = 3
Checked 88/100 Partitions, Violations = 3
Checked 92/100 Partitions, Violations = 3
Checked 96/100 Partitions, Violations = 3
Checked 100/100 Partitions, Violations =        3
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2410 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2


Total Wire Length =                    2822996 micron
Total Number of Contacts =             317905
Total Number of Wires =                341640
Total Number of PtConns =              22884
Total Number of Routed Wires =       341640
Total Routed Wire Length =           2818346 micron
Total Number of Routed Contacts =       317905
        Layer          M1 :      88093 micron
        Layer          M2 :     992449 micron
        Layer          M3 :     613359 micron
        Layer          M4 :     534119 micron
        Layer          M5 :     291443 micron
        Layer          M6 :      89084 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35601
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140123
        Via        VIA12C :      76455
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # ================= Track Assign ================= #
icc2_shell> # ================================================ #
icc2_shell> route_track
Start track assignment

Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 6 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Read routes] Stage (MB): Used  116  Alloctr  124  Proc    0 
[Track Assign: Read routes] Total (MB): Used  117  Alloctr  126  Proc 2410 
Error: Skipping track assignment because this design has no global routes. (ZRT-200)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2410 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 2
Checked 52/100 Partitions, Violations = 2
Checked 56/100 Partitions, Violations = 2
Checked 60/100 Partitions, Violations = 2
Checked 64/100 Partitions, Violations = 2
Checked 68/100 Partitions, Violations = 2
Checked 72/100 Partitions, Violations = 2
Checked 76/100 Partitions, Violations = 2
Checked 80/100 Partitions, Violations = 2
Checked 84/100 Partitions, Violations = 2
Checked 88/100 Partitions, Violations = 2
Checked 92/100 Partitions, Violations = 3
Checked 96/100 Partitions, Violations = 3
Checked 100/100 Partitions, Violations =        3
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  144  Proc 2410 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2


Total Wire Length =                    2822996 micron
Total Number of Contacts =             317905
Total Number of Wires =                341640
Total Number of PtConns =              22884
Total Number of Routed Wires =       341640
Total Routed Wire Length =           2818346 micron
Total Number of Routed Contacts =       317905
        Layer          M1 :      88093 micron
        Layer          M2 :     992449 micron
        Layer          M3 :     613359 micron
        Layer          M4 :     534119 micron
        Layer          M5 :     291443 micron
        Layer          M6 :      89084 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35601
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140123
        Via        VIA12C :      76455
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29829
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317905 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # =============== Detailed Route ================= #
icc2_shell> # ================================================ #
icc2_shell> route_detail
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used  125  Alloctr  133  Proc    0 
[Dr init] Total (MB): Used  126  Alloctr  135  Proc 2410 
Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1521 Partitions, Violations = 0
Routed  7/1521 Partitions, Violations = 0
Routed  14/1521 Partitions, Violations =        0
Routed  21/1521 Partitions, Violations =        0
Routed  28/1521 Partitions, Violations =        0
Routed  35/1521 Partitions, Violations =        0
Routed  42/1521 Partitions, Violations =        0
Routed  49/1521 Partitions, Violations =        0
Routed  56/1521 Partitions, Violations =        0
Routed  63/1521 Partitions, Violations =        0
Routed  70/1521 Partitions, Violations =        0
Routed  77/1521 Partitions, Violations =        0
Routed  84/1521 Partitions, Violations =        0
Routed  91/1521 Partitions, Violations =        0
Routed  98/1521 Partitions, Violations =        0
Routed  105/1521 Partitions, Violations =       0
Routed  112/1521 Partitions, Violations =       0
Routed  119/1521 Partitions, Violations =       0
Routed  126/1521 Partitions, Violations =       0
Routed  133/1521 Partitions, Violations =       0
Routed  140/1521 Partitions, Violations =       0
Routed  147/1521 Partitions, Violations =       0
Routed  154/1521 Partitions, Violations =       0
Routed  161/1521 Partitions, Violations =       0
Routed  168/1521 Partitions, Violations =       0
Routed  175/1521 Partitions, Violations =       0
Routed  182/1521 Partitions, Violations =       0
Routed  189/1521 Partitions, Violations =       0
Routed  196/1521 Partitions, Violations =       0
Routed  203/1521 Partitions, Violations =       0
Routed  210/1521 Partitions, Violations =       0
Routed  217/1521 Partitions, Violations =       0
Routed  224/1521 Partitions, Violations =       0
Routed  231/1521 Partitions, Violations =       0
Routed  238/1521 Partitions, Violations =       0
Routed  245/1521 Partitions, Violations =       0
Routed  252/1521 Partitions, Violations =       0
Routed  259/1521 Partitions, Violations =       0
Routed  266/1521 Partitions, Violations =       0
Routed  273/1521 Partitions, Violations =       0
Routed  280/1521 Partitions, Violations =       0
Routed  287/1521 Partitions, Violations =       0
Routed  294/1521 Partitions, Violations =       0
Routed  301/1521 Partitions, Violations =       0
Routed  308/1521 Partitions, Violations =       0
Routed  315/1521 Partitions, Violations =       0
Routed  322/1521 Partitions, Violations =       0
Routed  329/1521 Partitions, Violations =       1
Routed  336/1521 Partitions, Violations =       1
Routed  343/1521 Partitions, Violations =       1
Routed  350/1521 Partitions, Violations =       1
Routed  357/1521 Partitions, Violations =       1
Routed  364/1521 Partitions, Violations =       1
Routed  371/1521 Partitions, Violations =       1
Routed  378/1521 Partitions, Violations =       1
Routed  385/1521 Partitions, Violations =       0
Routed  392/1521 Partitions, Violations =       0
Routed  399/1521 Partitions, Violations =       0
Routed  406/1521 Partitions, Violations =       0
Routed  413/1521 Partitions, Violations =       0
Routed  420/1521 Partitions, Violations =       0
Routed  427/1521 Partitions, Violations =       0
Routed  434/1521 Partitions, Violations =       0
Routed  441/1521 Partitions, Violations =       0
Routed  448/1521 Partitions, Violations =       0
Routed  455/1521 Partitions, Violations =       0
Routed  462/1521 Partitions, Violations =       0
Routed  469/1521 Partitions, Violations =       0
Routed  476/1521 Partitions, Violations =       0
Routed  483/1521 Partitions, Violations =       3
Routed  490/1521 Partitions, Violations =       5
Routed  497/1521 Partitions, Violations =       5
Routed  504/1521 Partitions, Violations =       5
Routed  511/1521 Partitions, Violations =       0
Routed  518/1521 Partitions, Violations =       0
Routed  525/1521 Partitions, Violations =       0
Routed  532/1521 Partitions, Violations =       0
Routed  539/1521 Partitions, Violations =       0
Routed  546/1521 Partitions, Violations =       0
Routed  553/1521 Partitions, Violations =       0
Routed  560/1521 Partitions, Violations =       0
Routed  567/1521 Partitions, Violations =       0
Routed  574/1521 Partitions, Violations =       0
Routed  581/1521 Partitions, Violations =       0
Routed  588/1521 Partitions, Violations =       0
Routed  595/1521 Partitions, Violations =       0
Routed  602/1521 Partitions, Violations =       0
Routed  609/1521 Partitions, Violations =       0
Routed  616/1521 Partitions, Violations =       0
Routed  623/1521 Partitions, Violations =       0
Routed  630/1521 Partitions, Violations =       0
Routed  637/1521 Partitions, Violations =       0
Routed  644/1521 Partitions, Violations =       0
Routed  651/1521 Partitions, Violations =       0
Routed  658/1521 Partitions, Violations =       0
Routed  665/1521 Partitions, Violations =       0
Routed  672/1521 Partitions, Violations =       0
Routed  679/1521 Partitions, Violations =       0
Routed  686/1521 Partitions, Violations =       0
Routed  693/1521 Partitions, Violations =       0
Routed  700/1521 Partitions, Violations =       0
Routed  707/1521 Partitions, Violations =       0
Routed  714/1521 Partitions, Violations =       0
Routed  721/1521 Partitions, Violations =       0
Routed  728/1521 Partitions, Violations =       0
Routed  735/1521 Partitions, Violations =       0
Routed  742/1521 Partitions, Violations =       0
Routed  749/1521 Partitions, Violations =       0
Routed  756/1521 Partitions, Violations =       0
Routed  763/1521 Partitions, Violations =       0
Routed  770/1521 Partitions, Violations =       0
Routed  777/1521 Partitions, Violations =       0
Routed  784/1521 Partitions, Violations =       0
Routed  791/1521 Partitions, Violations =       0
Routed  798/1521 Partitions, Violations =       0
Routed  805/1521 Partitions, Violations =       0
Routed  812/1521 Partitions, Violations =       0
Routed  819/1521 Partitions, Violations =       0
Routed  826/1521 Partitions, Violations =       0
Routed  833/1521 Partitions, Violations =       0
Routed  840/1521 Partitions, Violations =       0
Routed  847/1521 Partitions, Violations =       0
Routed  854/1521 Partitions, Violations =       0
Routed  861/1521 Partitions, Violations =       0
Routed  868/1521 Partitions, Violations =       0
Routed  875/1521 Partitions, Violations =       0
Routed  882/1521 Partitions, Violations =       0
Routed  889/1521 Partitions, Violations =       0
Routed  896/1521 Partitions, Violations =       0
Routed  903/1521 Partitions, Violations =       0
Routed  910/1521 Partitions, Violations =       0
Routed  917/1521 Partitions, Violations =       0
Routed  924/1521 Partitions, Violations =       0
Routed  931/1521 Partitions, Violations =       0
Routed  938/1521 Partitions, Violations =       0
Routed  945/1521 Partitions, Violations =       0
Routed  952/1521 Partitions, Violations =       0
Routed  959/1521 Partitions, Violations =       0
Routed  966/1521 Partitions, Violations =       0
Routed  973/1521 Partitions, Violations =       1
Routed  980/1521 Partitions, Violations =       1
Routed  987/1521 Partitions, Violations =       1
Routed  994/1521 Partitions, Violations =       1
Routed  1001/1521 Partitions, Violations =      1
Routed  1008/1521 Partitions, Violations =      1
Routed  1015/1521 Partitions, Violations =      1
Routed  1022/1521 Partitions, Violations =      1
Routed  1029/1521 Partitions, Violations =      1
Routed  1036/1521 Partitions, Violations =      1
Routed  1043/1521 Partitions, Violations =      1
Routed  1050/1521 Partitions, Violations =      1
Routed  1057/1521 Partitions, Violations =      1
Routed  1064/1521 Partitions, Violations =      1
Routed  1071/1521 Partitions, Violations =      1
Routed  1078/1521 Partitions, Violations =      1
Routed  1085/1521 Partitions, Violations =      1
Routed  1092/1521 Partitions, Violations =      1
Routed  1099/1521 Partitions, Violations =      1
Routed  1106/1521 Partitions, Violations =      1
Routed  1113/1521 Partitions, Violations =      1
Routed  1120/1521 Partitions, Violations =      1
Routed  1127/1521 Partitions, Violations =      1
Routed  1134/1521 Partitions, Violations =      1
Routed  1141/1521 Partitions, Violations =      1
Routed  1148/1521 Partitions, Violations =      1
Routed  1155/1521 Partitions, Violations =      1
Routed  1162/1521 Partitions, Violations =      1
Routed  1169/1521 Partitions, Violations =      1
Routed  1176/1521 Partitions, Violations =      1
Routed  1183/1521 Partitions, Violations =      1
Routed  1190/1521 Partitions, Violations =      1
Routed  1197/1521 Partitions, Violations =      1
Routed  1204/1521 Partitions, Violations =      1
Routed  1211/1521 Partitions, Violations =      1
Routed  1218/1521 Partitions, Violations =      1
Routed  1225/1521 Partitions, Violations =      1
Routed  1232/1521 Partitions, Violations =      1
Routed  1239/1521 Partitions, Violations =      1
Routed  1246/1521 Partitions, Violations =      1
Routed  1253/1521 Partitions, Violations =      1
Routed  1260/1521 Partitions, Violations =      1
Routed  1267/1521 Partitions, Violations =      1
Routed  1274/1521 Partitions, Violations =      1
Routed  1281/1521 Partitions, Violations =      1
Routed  1288/1521 Partitions, Violations =      1
Routed  1295/1521 Partitions, Violations =      1
Routed  1302/1521 Partitions, Violations =      1
Routed  1309/1521 Partitions, Violations =      1
Routed  1316/1521 Partitions, Violations =      1
Routed  1323/1521 Partitions, Violations =      1
Routed  1330/1521 Partitions, Violations =      1
Routed  1337/1521 Partitions, Violations =      1
Routed  1344/1521 Partitions, Violations =      1
Routed  1351/1521 Partitions, Violations =      1
Routed  1358/1521 Partitions, Violations =      1
Routed  1365/1521 Partitions, Violations =      1
Routed  1372/1521 Partitions, Violations =      1
Routed  1379/1521 Partitions, Violations =      1
Routed  1386/1521 Partitions, Violations =      1
Routed  1393/1521 Partitions, Violations =      1
Routed  1400/1521 Partitions, Violations =      1
Routed  1407/1521 Partitions, Violations =      1
Routed  1414/1521 Partitions, Violations =      1
Routed  1421/1521 Partitions, Violations =      1
Routed  1428/1521 Partitions, Violations =      1
Routed  1435/1521 Partitions, Violations =      1
Routed  1443/1521 Partitions, Violations =      1
Routed  1449/1521 Partitions, Violations =      1
Routed  1456/1521 Partitions, Violations =      1
Routed  1463/1521 Partitions, Violations =      1
Routed  1470/1521 Partitions, Violations =      1
Routed  1477/1521 Partitions, Violations =      1
Routed  1484/1521 Partitions, Violations =      1
Routed  1491/1521 Partitions, Violations =      1
Routed  1498/1521 Partitions, Violations =      1
Routed  1505/1521 Partitions, Violations =      1
Routed  1512/1521 Partitions, Violations =      1
Routed  1519/1521 Partitions, Violations =      1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 0] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 0] Total (MB): Used  136  Alloctr  146  Proc 2410 

End DR iteration 0 with 1521 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 1] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 1] Total (MB): Used  136  Alloctr  146  Proc 2410 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 2] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 2] Total (MB): Used  136  Alloctr  146  Proc 2410 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 3] Elapsed real time: 0:00:03 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 3] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 3] Total (MB): Used  136  Alloctr  146  Proc 2410 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 4] Elapsed real time: 0:00:03 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[Iter 4] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 4] Total (MB): Used  136  Alloctr  146  Proc 2410 

End DR iteration 4 with 1 parts

Start DR iteration 5: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 5] Elapsed real time: 0:00:03 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[Iter 5] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 5] Total (MB): Used  136  Alloctr  146  Proc 2410 

End DR iteration 5 with 1 parts

Start DR iteration 6: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 6] Elapsed real time: 0:00:03 
[Iter 6] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:17
[Iter 6] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 6] Total (MB): Used  136  Alloctr  146  Proc 2410 

End DR iteration 6 with 1 parts

Start DR iteration 7: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 7] Elapsed real time: 0:00:03 
[Iter 7] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:18
[Iter 7] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 7] Total (MB): Used  136  Alloctr  146  Proc 2410 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 8] Elapsed real time: 0:00:03 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:18
[Iter 8] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 8] Total (MB): Used  136  Alloctr  146  Proc 2410 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 9] Elapsed real time: 0:00:03 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:19
[Iter 9] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 9] Total (MB): Used  136  Alloctr  146  Proc 2410 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 10] Elapsed real time: 0:00:04 
[Iter 10] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:19
[Iter 10] Stage (MB): Used  135  Alloctr  144  Proc    0 
[Iter 10] Total (MB): Used  136  Alloctr  146  Proc 2410 

End DR iteration 10 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:04 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:19
[DR] Stage (MB): Used  120  Alloctr  129  Proc    0 
[DR] Total (MB): Used  121  Alloctr  130  Proc 2410 
[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:19
[DR: Done] Stage (MB): Used  120  Alloctr  129  Proc    0 
[DR: Done] Total (MB): Used  121  Alloctr  130  Proc 2410 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822997 micron
Total Number of Contacts =             317908
Total Number of Wires =                341123
Total Number of PtConns =              22883
Total Number of Routed Wires =       341123
Total Routed Wire Length =           2818348 micron
Total Number of Routed Contacts =       317908
        Layer          M1 :      88093 micron
        Layer          M2 :     992452 micron
        Layer          M3 :     613357 micron
        Layer          M4 :     534108 micron
        Layer          M5 :     291442 micron
        Layer          M6 :      89095 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6494
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35601
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140125
        Via        VIA12C :      76455
        Via   VIA12C(rot) :        283
        Via        VIA12B :      29830
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317908 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140132  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140132  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317908 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140132  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317908 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140132  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140132  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29096
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2410 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 0
Checked 88/100 Partitions, Violations = 0
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2410 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822997 micron
Total Number of Contacts =             317908
Total Number of Wires =                341656
Total Number of PtConns =              22885
Total Number of Routed Wires =       341656
Total Routed Wire Length =           2818347 micron
Total Number of Routed Contacts =       317908
        Layer          M1 :      88093 micron
        Layer          M2 :     992452 micron
        Layer          M3 :     613357 micron
        Layer          M4 :     534108 micron
        Layer          M5 :     291442 micron
        Layer          M6 :      89095 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6494
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35601
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140125
        Via        VIA12C :      76455
        Via   VIA12C(rot) :        283
        Via        VIA12B :      29830
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317908 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140132  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140132  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317908 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140132  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317908 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140132  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140132  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6494    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6494    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> route_detail -incremental true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 0
Checked 80/100 Partitions, Violations = 0
Checked 84/100 Partitions, Violations = 0
Checked 88/100 Partitions, Violations = 0
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2410 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Dr init] Stage (MB): Used  125  Alloctr  134  Proc    0 
[Dr init] Total (MB): Used  126  Alloctr  136  Proc 2410 
Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 11

Start DR iteration 11: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 11] Elapsed real time: 0:00:02 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 11] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 11] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 11 with 1 parts

Start DR iteration 12: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 12] Elapsed real time: 0:00:02 
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 12] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 12] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 12 with 1 parts

Start DR iteration 13: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 13] Elapsed real time: 0:00:03 
[Iter 13] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 13] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 13] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 13 with 1 parts

Start DR iteration 14: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 14] Elapsed real time: 0:00:03 
[Iter 14] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Iter 14] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 14] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 14 with 1 parts

Start DR iteration 15: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1

[Iter 15] Elapsed real time: 0:00:03 
[Iter 15] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 15] Stage (MB): Used  134  Alloctr  143  Proc    0 
[Iter 15] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 15 with 1 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR] Total (MB): Used  120  Alloctr  130  Proc 2410 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used  119  Alloctr  128  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  130  Proc 2410 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1



Total Wire Length =                    2822997 micron
Total Number of Contacts =             317909
Total Number of Wires =                341123
Total Number of PtConns =              22885
Total Number of Routed Wires =       341123
Total Routed Wire Length =           2818347 micron
Total Number of Routed Contacts =       317909
        Layer          M1 :      88093 micron
        Layer          M2 :     992452 micron
        Layer          M3 :     613357 micron
        Layer          M4 :     534106 micron
        Layer          M5 :     291442 micron
        Layer          M6 :      89096 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6495
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35601
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140125
        Via        VIA12C :      76455
        Via   VIA12C(rot) :        283
        Via        VIA12B :      29830
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317909 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140132  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140132  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317909 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140132  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317909 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140132  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140132  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29096
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> 
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2410 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 60/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 0
Checked 76/100 Partitions, Violations = 1
Checked 80/100 Partitions, Violations = 1
Checked 84/100 Partitions, Violations = 1
Checked 88/100 Partitions, Violations = 1
Checked 92/100 Partitions, Violations = 1
Checked 96/100 Partitions, Violations = 1
Checked 100/100 Partitions, Violations =        1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2410 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net spacing : 1


Total Wire Length =                    2822997 micron
Total Number of Contacts =             317909
Total Number of Wires =                341656
Total Number of PtConns =              22885
Total Number of Routed Wires =       341656
Total Routed Wire Length =           2818347 micron
Total Number of Routed Contacts =       317909
        Layer          M1 :      88093 micron
        Layer          M2 :     992452 micron
        Layer          M3 :     613357 micron
        Layer          M4 :     534106 micron
        Layer          M5 :     291442 micron
        Layer          M6 :      89096 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6495
        Via        VIA45C :        499
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35601
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140125
        Via        VIA12C :      76455
        Via   VIA12C(rot) :        283
        Via        VIA12B :      29830
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317909 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140132  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140132  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317909 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140132  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317909 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140132  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140132  vias)
    Layer VIA3       =  0.00% (0      / 35603   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35603   vias)
    Layer VIA4       =  0.00% (0      / 20963   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20963   vias)
    Layer VIA5       =  0.00% (0      / 6495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6495    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> # ================================================ #
icc2_shell> # =============== Optimized Route ================ #
icc2_shell> # ================================================ #
icc2_shell> route_opt
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Route-opt command begin                   CPU:  1306 s (  0.36 hr )  ELAPSE:   706 s (  0.20 hr )  MEM-PEAK:  1149 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Information: The stitching and editing of coupling caps is turned OFF for design 'RV32I.dlib:RV32I_route.design'. (TIM-125)
Information: Design RV32I_route has 29096 nets, 0 global routed, 29094 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 6
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 29094 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29094, routed nets = 29094, across physical hierarchy nets = 0, parasitics cached nets = 29094, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt timing update complete          CPU:  1318 s (  0.37 hr )  ELAPSE:   708 s (  0.20 hr )  MEM-PEAK:  1149 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_clk
8: scan_clk
9: comp_paths

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    380442.94      23948
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    380442.94      23948
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 6 threads
Route-opt initialization complete         CPU:  1318 s (  0.37 hr )  ELAPSE:   709 s (  0.20 hr )  MEM-PEAK:  1149 MB
Use advanced legalizer engine : 0
Route-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)

Route-opt optimization Phase 1 Iter  1          0.00      0.00         0       0.380           -           0.197

Route-opt optimization Phase 2 Iter  1          0.00      0.00         0       0.380           -           0.197
Route-opt optimization Phase 2 Iter  2          0.00      0.00         0       0.380           -           0.197
Route-opt optimization Phase 2 Iter  3          0.00      0.00         0       0.380           -           0.197
Route-opt optimization Phase 2 Iter  4          0.00      0.00         0       0.380           -           0.197
Route-opt optimization Phase 2 Iter  5          0.00      0.00         0       0.380           -           0.197
Route-opt optimization Phase 2 Iter  6          0.00      0.00         0       0.380           -           0.197
Route-opt optimization Phase 2 Iter  7          0.00      0.00         0       0.380           -           0.197
Route-opt optimization Phase 2 Iter  8          0.00      0.00         0       0.380           -           0.197

Route-opt optimization Phase 3 Iter  1          0.00      0.00         0       0.380           -           0.197

Route-opt optimization Phase 4 Iter  1          0.00      0.00         0       0.380           -           0.197
Route-opt optimization Phase 4 Iter  2          0.00      0.00         0       0.380           -           0.197

Route-opt optimization complete                 0.00      0.00         0       0.380           -           0.197
Information: Serialized np data
INFO: timer data saved to /tmp/RV32I_route_83269_265936896.timdat

Route-opt route preserve complete         CPU:  1320 s (  0.37 hr )  ELAPSE:   710 s (  0.20 hr )  MEM-PEAK:  1149 MB
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 26501 total shapes.
Cached 9901 vias out of 388201 total vias.

Legalizing Top Level Design RV32I ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.03583e+06        23948        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  23948
number of references:                80
number of site rows:                353
number of locations attempted:   520894
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       23418 (400898 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: HU/U61 (AND2X1)
  Input location: (858,516.56)
  Legal location: (858,516.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U9 (AND2X1)
  Input location: (834.64,582.8)
  Legal location: (834.64,582.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U8 (AND2X1)
  Input location: (823.76,597.2)
  Legal location: (823.76,597.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U7 (AND2X1)
  Input location: (841.68,588.56)
  Legal location: (841.68,588.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U599 (AND2X1)
  Input location: (996.56,712.4)
  Legal location: (996.56,712.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U6 (AND2X1)
  Input location: (818.96,600.08)
  Legal location: (818.96,600.08)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U4 (AND2X1)
  Input location: (846.8,585.68)
  Legal location: (846.8,585.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: HU/U3 (AND2X1)
  Input location: (832.08,597.2)
  Legal location: (832.08,597.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U630 (AND2X1)
  Input location: (1007.12,715.28)
  Legal location: (1007.12,715.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U119 (AND2X1)
  Input location: (1026.64,438.8)
  Legal location: (1026.64,438.8)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 3.372
----------------------------------------------------------------

Route-opt legalization complete           CPU:  1324 s (  0.37 hr )  ELAPSE:   714 s (  0.20 hr )  MEM-PEAK:  1149 MB
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DbIn With Extraction] Stage (MB): Used  113  Alloctr  121  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  114  Alloctr  123  Proc 2410 
[ECO: Analysis] Elapsed real time: 0:00:01 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Analysis] Stage (MB): Used  113  Alloctr  121  Proc    0 
[ECO: Analysis] Total (MB): Used  114  Alloctr  123  Proc 2410 
Num of eco nets = 29096
Num of open eco nets = 90
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used  117  Alloctr  125  Proc    0 
[ECO: Init] Total (MB): Used  118  Alloctr  127  Proc 2410 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  122  Alloctr  131  Proc 2410 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1118.88,1116.64)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  126  Alloctr  134  Proc 2410 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 29096
Number of nets to route  = 90
Number of nets with min-layer-mode soft = 501
Number of nets with min-layer-mode soft-cost-medium = 501
Number of nets with max-layer-mode hard = 501
61 nets are partially connected,
 of which 61 are detail routed and 0 are global routed.
29006 nets are fully connected,
 of which 29006 are detail routed and 0 are global routed.
334 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  135  Alloctr  143  Proc 2410 
Average gCell capacity  1.52     on layer (1)    M1
Average gCell capacity  8.52     on layer (2)    M2
Average gCell capacity  4.21     on layer (3)    M3
Average gCell capacity  4.11     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  1.62     on layer (6)    M6
Average gCell capacity  0.77     on layer (7)    M7
Average gCell capacity  0.41     on layer (8)    M8
Average gCell capacity  0.32     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.02  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.75  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1351404
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   17  Alloctr   16  Proc    0 
[End of Build Congestion map] Total (MB): Used  152  Alloctr  160  Proc 2410 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Build Data] Total (MB): Used  154  Alloctr  162  Proc 2410 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  154  Alloctr  162  Proc 2410 
Information: Using 6 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  154  Alloctr  162  Proc 2410 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3883 Max = 7 GRCs =  8223 (2.74%)
Initial. H routing: Overflow =   666 Max = 6 (GRCs =   4) GRCs =   816 (0.54%)
Initial. V routing: Overflow =  3216 Max = 7 (GRCs =   1) GRCs =  7407 (4.93%)
Initial. M1         Overflow =    13 Max = 7 (GRCs =   1) GRCs =    22 (0.01%)
Initial. M2         Overflow =   264 Max = 6 (GRCs =   4) GRCs =   213 (0.14%)
Initial. M3         Overflow =  2619 Max = 4 (GRCs =   2) GRCs =  6250 (4.16%)
Initial. M4         Overflow =   387 Max = 5 (GRCs =   1) GRCs =   565 (0.38%)
Initial. M5         Overflow =   548 Max = 2 (GRCs =  10) GRCs =  1030 (0.69%)
Initial. M6         Overflow =    14 Max = 1 (GRCs =  31) GRCs =    31 (0.02%)
Initial. M7         Overflow =    34 Max = 1 (GRCs = 100) GRCs =   100 (0.07%)
Initial. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
Initial. M9         Overflow =     0 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)

Initial. Total Wire Length = 6805.88
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 686.78
Initial. Layer M3 wire length = 1146.13
Initial. Layer M4 wire length = 2882.13
Initial. Layer M5 wire length = 1372.71
Initial. Layer M6 wire length = 385.09
Initial. Layer M7 wire length = 333.03
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 519
Initial. Via VIA12C count = 126
Initial. Via VIA23C count = 123
Initial. Via VIA34C count = 159
Initial. Via VIA45C count = 80
Initial. Via VIA56C count = 19
Initial. Via VIA67C count = 12
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  154  Alloctr  162  Proc 2410 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3751 Max = 7 GRCs =  8139 (2.71%)
phase1. H routing: Overflow =   628 Max = 6 (GRCs =   4) GRCs =   787 (0.52%)
phase1. V routing: Overflow =  3123 Max = 7 (GRCs =   1) GRCs =  7352 (4.90%)
phase1. M1         Overflow =    13 Max = 7 (GRCs =   1) GRCs =    22 (0.01%)
phase1. M2         Overflow =   265 Max = 6 (GRCs =   4) GRCs =   214 (0.14%)
phase1. M3         Overflow =  2540 Max = 4 (GRCs =   1) GRCs =  6211 (4.14%)
phase1. M4         Overflow =   347 Max = 3 (GRCs =   3) GRCs =   535 (0.36%)
phase1. M5         Overflow =   533 Max = 2 (GRCs =  10) GRCs =  1014 (0.68%)
phase1. M6         Overflow =    14 Max = 1 (GRCs =  31) GRCs =    31 (0.02%)
phase1. M7         Overflow =    34 Max = 1 (GRCs = 100) GRCs =   100 (0.07%)
phase1. M8         Overflow =     0 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
phase1. M9         Overflow =     0 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)

phase1. Total Wire Length = 6993.36
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 710.63
phase1. Layer M3 wire length = 1159.57
phase1. Layer M4 wire length = 2901.69
phase1. Layer M5 wire length = 1473.48
phase1. Layer M6 wire length = 455.36
phase1. Layer M7 wire length = 292.64
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 586
phase1. Via VIA12C count = 126
phase1. Via VIA23C count = 130
phase1. Via VIA34C count = 175
phase1. Via VIA45C count = 110
phase1. Via VIA56C count = 33
phase1. Via VIA67C count = 12
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  154  Alloctr  162  Proc 2410 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3638 Max = 7 GRCs =  8039 (2.68%)
phase2. H routing: Overflow =   604 Max = 6 (GRCs =  4) GRCs =   765 (0.51%)
phase2. V routing: Overflow =  3034 Max = 7 (GRCs =  1) GRCs =  7274 (4.84%)
phase2. M1         Overflow =    13 Max = 7 (GRCs =  1) GRCs =    22 (0.01%)
phase2. M2         Overflow =   270 Max = 6 (GRCs =  4) GRCs =   218 (0.15%)
phase2. M3         Overflow =  2490 Max = 3 (GRCs = 17) GRCs =  6170 (4.11%)
phase2. M4         Overflow =   318 Max = 3 (GRCs =  2) GRCs =   509 (0.34%)
phase2. M5         Overflow =   508 Max = 2 (GRCs =  9) GRCs =   990 (0.66%)
phase2. M6         Overflow =    14 Max = 1 (GRCs = 31) GRCs =    31 (0.02%)
phase2. M7         Overflow =    22 Max = 1 (GRCs = 87) GRCs =    87 (0.06%)
phase2. M8         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M9         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)

phase2. Total Wire Length = 7338.92
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 712.23
phase2. Layer M3 wire length = 1052.06
phase2. Layer M4 wire length = 2775.95
phase2. Layer M5 wire length = 1780.81
phase2. Layer M6 wire length = 911.33
phase2. Layer M7 wire length = 106.56
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 687
phase2. Via VIA12C count = 126
phase2. Via VIA23C count = 130
phase2. Via VIA34C count = 198
phase2. Via VIA45C count = 140
phase2. Via VIA56C count = 85
phase2. Via VIA67C count = 8
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   31  Alloctr   30  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  154  Alloctr  162  Proc 2410 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 36.96 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 30.71 %
Peak    horizontal track utilization = 150.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -16  Alloctr  -15  Proc    0 
[GR: Done] Total (MB): Used  138  Alloctr  147  Proc 2410 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   15  Alloctr   15  Proc    0 
[GR: Done] Total (MB): Used  138  Alloctr  147  Proc 2410 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  122  Alloctr  131  Proc 2410 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: GR] Stage (MB): Used  121  Alloctr  129  Proc    0 
[ECO: GR] Total (MB): Used  122  Alloctr  131  Proc 2410 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 6 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  121  Alloctr  130  Proc 2410 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 0
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Number of wires with overlap after iteration 0 = 232 of 785


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  122  Alloctr  131  Proc 2410 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

Assign Vertical partitions, iteration 1
Routed partition 1/33      
Routed partition 2/33      
Routed partition 3/33      
Routed partition 4/33      
Routed partition 5/33      
Routed partition 6/33      
Routed partition 7/33      
Routed partition 8/33      
Routed partition 9/33      
Routed partition 10/33     
Routed partition 11/33     
Routed partition 12/33     
Routed partition 13/33     
Routed partition 14/33     
Routed partition 15/33     
Routed partition 16/33     
Routed partition 17/33     
Routed partition 18/33     
Routed partition 19/33     
Routed partition 20/33     
Routed partition 21/33     
Routed partition 22/33     
Routed partition 23/33     
Routed partition 24/33     
Routed partition 25/33     
Routed partition 26/33     
Routed partition 27/33     
Routed partition 28/33     
Routed partition 29/33     
Routed partition 30/33     
Routed partition 31/33     
Routed partition 32/33     
Routed partition 33/33     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  122  Alloctr  131  Proc 2410 

Number of wires with overlap after iteration 1 = 78 of 647


Wire length and via report:
---------------------------
Number of M1 wires: 9            POLYCON: 0
Number of M2 wires: 142                  VIA12C: 126
Number of M3 wires: 142                  VIA23C: 150
Number of M4 wires: 172                  VIA34C: 198
Number of M5 wires: 123                  VIA45C: 136
Number of M6 wires: 55           VIA56C: 77
Number of M7 wires: 4            VIA67C: 8
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 647               vias: 695

Total M1 wire length: 3.2
Total M2 wire length: 513.9
Total M3 wire length: 1067.2
Total M4 wire length: 2641.8
Total M5 wire length: 1760.8
Total M6 wire length: 904.1
Total M7 wire length: 111.4
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 7002.3

Longest M1 wire length: 1.6
Longest M2 wire length: 52.5
Longest M3 wire length: 155.5
Longest M4 wire length: 126.4
Longest M5 wire length: 148.5
Longest M6 wire length: 131.8
Longest M7 wire length: 48.6
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  118  Alloctr  128  Proc 2410 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[ECO: CDR] Stage (MB): Used  117  Alloctr  126  Proc    0 
[ECO: CDR] Total (MB): Used  118  Alloctr  128  Proc 2410 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  15
Checked 8/100 Partitions, Violations =  30
Checked 12/100 Partitions, Violations = 47
Checked 16/100 Partitions, Violations = 64
Checked 20/100 Partitions, Violations = 84
Checked 24/100 Partitions, Violations = 88
Checked 28/100 Partitions, Violations = 117
Checked 32/100 Partitions, Violations = 123
Checked 36/100 Partitions, Violations = 149
Checked 40/100 Partitions, Violations = 168
Checked 44/100 Partitions, Violations = 188
Checked 48/100 Partitions, Violations = 194
Checked 52/100 Partitions, Violations = 198
Checked 56/100 Partitions, Violations = 216
Checked 60/100 Partitions, Violations = 254
Checked 64/100 Partitions, Violations = 267
Checked 68/100 Partitions, Violations = 315
Checked 72/100 Partitions, Violations = 315
Checked 76/100 Partitions, Violations = 331
Checked 80/100 Partitions, Violations = 345
Checked 84/100 Partitions, Violations = 354
Checked 88/100 Partitions, Violations = 388
Checked 92/100 Partitions, Violations = 399
Checked 96/100 Partitions, Violations = 415
Checked 100/100 Partitions, Violations =        415

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      415

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2410 

Total Wire Length =                    2823047 micron
Total Number of Contacts =             317912
Total Number of Wires =                341073
Total Number of PtConns =              22806
Total Number of Routed Wires =       341073
Total Routed Wire Length =           2818415 micron
Total Number of Routed Contacts =       317912
        Layer          M1 :      88085 micron
        Layer          M2 :     992444 micron
        Layer          M3 :     613301 micron
        Layer          M4 :     534122 micron
        Layer          M5 :     291486 micron
        Layer          M6 :      89159 micron
        Layer          M7 :     128140 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6493
        Via        VIA45C :        505
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35604
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140123
        Via        VIA12C :      76483
        Via   VIA12C(rot) :        265
        Via        VIA12B :      29818
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107461  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107461  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20969   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20969   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107461  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
    Layer VIA4       =  0.00% (0      / 20969   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317912 vias)
 
    Layer VIA1       =  0.00% (0      / 107461  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107461  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35606   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35606   vias)
    Layer VIA4       =  0.00% (0      / 20969   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20969   vias)
    Layer VIA5       =  0.00% (0      / 6493    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6493    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 6 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/113 Partitions, Violations =  399
Routed  2/113 Partitions, Violations =  362
Routed  3/113 Partitions, Violations =  362
Routed  4/113 Partitions, Violations =  362
Routed  5/113 Partitions, Violations =  357
Routed  6/113 Partitions, Violations =  343
Routed  7/113 Partitions, Violations =  333
Routed  8/113 Partitions, Violations =  333
Routed  9/113 Partitions, Violations =  331
Routed  10/113 Partitions, Violations = 326
Routed  11/113 Partitions, Violations = 326
Routed  12/113 Partitions, Violations = 327
Routed  13/113 Partitions, Violations = 304
Routed  14/113 Partitions, Violations = 304
Routed  15/113 Partitions, Violations = 304
Routed  16/113 Partitions, Violations = 295
Routed  17/113 Partitions, Violations = 295
Routed  18/113 Partitions, Violations = 286
Routed  19/113 Partitions, Violations = 283
Routed  20/113 Partitions, Violations = 283
Routed  21/113 Partitions, Violations = 283
Routed  22/113 Partitions, Violations = 278
Routed  23/113 Partitions, Violations = 269
Routed  24/113 Partitions, Violations = 265
Routed  25/113 Partitions, Violations = 263
Routed  26/113 Partitions, Violations = 241
Routed  27/113 Partitions, Violations = 241
Routed  28/113 Partitions, Violations = 237
Routed  29/113 Partitions, Violations = 237
Routed  30/113 Partitions, Violations = 231
Routed  31/113 Partitions, Violations = 231
Routed  32/113 Partitions, Violations = 219
Routed  33/113 Partitions, Violations = 217
Routed  34/113 Partitions, Violations = 211
Routed  35/113 Partitions, Violations = 212
Routed  36/113 Partitions, Violations = 212
Routed  37/113 Partitions, Violations = 205
Routed  38/113 Partitions, Violations = 205
Routed  39/113 Partitions, Violations = 193
Routed  40/113 Partitions, Violations = 187
Routed  41/113 Partitions, Violations = 179
Routed  42/113 Partitions, Violations = 179
Routed  43/113 Partitions, Violations = 170
Routed  44/113 Partitions, Violations = 170
Routed  45/113 Partitions, Violations = 170
Routed  46/113 Partitions, Violations = 158
Routed  47/113 Partitions, Violations = 158
Routed  48/113 Partitions, Violations = 158
Routed  49/113 Partitions, Violations = 158
Routed  50/113 Partitions, Violations = 158
Routed  51/113 Partitions, Violations = 150
Routed  52/113 Partitions, Violations = 150
Routed  53/113 Partitions, Violations = 146
Routed  54/113 Partitions, Violations = 141
Routed  55/113 Partitions, Violations = 139
Routed  56/113 Partitions, Violations = 137
Routed  57/113 Partitions, Violations = 137
Routed  58/113 Partitions, Violations = 135
Routed  59/113 Partitions, Violations = 135
Routed  60/113 Partitions, Violations = 131
Routed  61/113 Partitions, Violations = 131
Routed  62/113 Partitions, Violations = 131
Routed  63/113 Partitions, Violations = 127
Routed  64/113 Partitions, Violations = 127
Routed  65/113 Partitions, Violations = 119
Routed  66/113 Partitions, Violations = 117
Routed  67/113 Partitions, Violations = 113
Routed  68/113 Partitions, Violations = 109
Routed  69/113 Partitions, Violations = 108
Routed  70/113 Partitions, Violations = 108
Routed  71/113 Partitions, Violations = 108
Routed  72/113 Partitions, Violations = 93
Routed  73/113 Partitions, Violations = 93
Routed  74/113 Partitions, Violations = 93
Routed  75/113 Partitions, Violations = 93
Routed  76/113 Partitions, Violations = 87
Routed  77/113 Partitions, Violations = 87
Routed  78/113 Partitions, Violations = 87
Routed  79/113 Partitions, Violations = 77
Routed  80/113 Partitions, Violations = 77
Routed  81/113 Partitions, Violations = 77
Routed  82/113 Partitions, Violations = 64
Routed  83/113 Partitions, Violations = 64
Routed  84/113 Partitions, Violations = 65
Routed  85/113 Partitions, Violations = 65
Routed  86/113 Partitions, Violations = 61
Routed  87/113 Partitions, Violations = 61
Routed  88/113 Partitions, Violations = 48
Routed  89/113 Partitions, Violations = 44
Routed  90/113 Partitions, Violations = 44
Routed  91/113 Partitions, Violations = 41
Routed  92/113 Partitions, Violations = 41
Routed  93/113 Partitions, Violations = 41
Routed  94/113 Partitions, Violations = 41
Routed  95/113 Partitions, Violations = 40
Routed  96/113 Partitions, Violations = 37
Routed  97/113 Partitions, Violations = 35
Routed  98/113 Partitions, Violations = 35
Routed  99/113 Partitions, Violations = 31
Routed  100/113 Partitions, Violations =        31
Routed  101/113 Partitions, Violations =        29
Routed  102/113 Partitions, Violations =        27
Routed  103/113 Partitions, Violations =        27
Routed  104/113 Partitions, Violations =        24
Routed  105/113 Partitions, Violations =        24
Routed  106/113 Partitions, Violations =        22
Routed  107/113 Partitions, Violations =        22
Routed  108/113 Partitions, Violations =        21
Routed  109/113 Partitions, Violations =        21
Routed  110/113 Partitions, Violations =        21
Routed  111/113 Partitions, Violations =        20
Routed  112/113 Partitions, Violations =        19
Routed  113/113 Partitions, Violations =        18

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      18
        Diff net spacing : 1
        Diff net var rule spacing : 8
        Less than minimum area : 1
        Same net spacing : 1
        Internal-only types : 7

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:12
[Iter 0] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 0 with 113 parts

Start DR iteration 1: non-uniform partition
Routed  1/10 Partitions, Violations =   7
Routed  2/10 Partitions, Violations =   4
Routed  3/10 Partitions, Violations =   3
Routed  4/10 Partitions, Violations =   2
Routed  5/10 Partitions, Violations =   4
Routed  6/10 Partitions, Violations =   8
Routed  7/10 Partitions, Violations =   8
Routed  8/10 Partitions, Violations =   7
Routed  9/10 Partitions, Violations =   8
Routed  10/10 Partitions, Violations =  7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 1
        Diff net var rule spacing : 6

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 1 with 10 parts

Start DR iteration 2: non-uniform partition
Routed  1/4 Partitions, Violations =    2
Routed  2/4 Partitions, Violations =    3
Routed  3/4 Partitions, Violations =    7
Routed  4/4 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 1
        Diff net var rule spacing : 6

[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 2] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 2] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 2 with 4 parts

Start DR iteration 3: non-uniform partition
Routed  1/4 Partitions, Violations =    2
Routed  2/4 Partitions, Violations =    2
Routed  3/4 Partitions, Violations =    4
Routed  4/4 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Diff net var rule spacing : 4

[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[Iter 3] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 3] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 3 with 4 parts

Start DR iteration 4: non-uniform partition
Routed  1/3 Partitions, Violations =    0
Routed  2/3 Partitions, Violations =    3
Routed  3/3 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:14
[Iter 4] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 4] Total (MB): Used  135  Alloctr  145  Proc 2410 

End DR iteration 4 with 3 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)

Nets that have been changed:
Net 1 = pc_out[6]
Net 2 = DAT_MEM/copt_net_86135
Net 3 = InstD[16]
Net 4 = ResultW[11]
Net 5 = RF/ropt_net_108262
Net 6 = DAT_MEM/copt_net_62643
Net 7 = copt_net_108132
Net 8 = DAT_MEM/PLACE_HFSNET_510
Net 9 = DAT_MEM/PLACE_HFSNET_4982
Net 10 = DAT_MEM/PLACE_HFSNET_519
Net 11 = p_abuf2221
Net 12 = PLACE_HFSNET_4412
Net 13 = RF/n1315
Net 14 = RF/n5489
Net 15 = RF/n5498
Net 16 = RF/n5499
Net 17 = PLACE_HFSNET_4333
Net 18 = RF/n5608
Net 19 = RF/n5706
Net 20 = RF/n5721
Net 21 = RF/n5819
Net 22 = RF/n5832
Net 23 = RF/n5845
Net 24 = RF/n5890
Net 25 = RF/n5899
Net 26 = RF/n5933
Net 27 = RF/n5939
Net 28 = RF/n5941
Net 29 = RF/n5966
Net 30 = RF/n5970
Net 31 = RF/n5971
Net 32 = PLACE_HFSNET_4508
Net 33 = RF/PLACE_HFSNET_3364
Net 34 = DAT_MEM/PLACE_HFSNET_5094
Net 35 = RF/n6386
Net 36 = RF/PLACE_HFSNET_2853
Net 37 = RF/PLACE_HFSNET_2218
Net 38 = RF/PLACE_HFSNET_2220
Net 39 = DAT_MEM/PLACE_HFSNET_3177
Net 40 = PLACE_HFSNET_3193
Net 41 = DAT_MEM/PLACE_HFSNET_3238
Net 42 = RF/n7127
Net 43 = RF/n7478
Net 44 = DAT_MEM/PLACE_HFSNET_633
Net 45 = DAT_MEM/PLACE_HFSNET_2326
Net 46 = MW_Reg/ropt_net_108359
Net 47 = p_abuf2816
Net 48 = DAT_MEM/PLACE_HFSNET_3442
Net 49 = DAT_MEM/PLACE_HFSNET_639
Net 50 = DAT_MEM/PLACE_HFSNET_3856
Net 51 = ImmExt/n58
Net 52 = EM_Reg/copt_net_63243
Net 53 = DAT_MEM/PLACE_HFSNET_2664
Net 54 = DE_Reg/n994
Net 55 = ALU/n1693
Net 56 = ALU/n1697
Net 57 = DAT_MEM/PLACE_HFSNET_4048
Net 58 = DAT_MEM/PLACE_HFSNET_2798
Net 59 = DAT_MEM/PLACE_HFSNET_4311
Net 60 = copt_net_63932
Net 61 = ALU/n2359
Net 62 = ALU/sra_20/n578
Net 63 = ALU/sra_20/n587
Net 64 = ALU/sra_20/n689
Net 65 = p_abuf2327
Net 66 = ALU/sra_20/n949
Net 67 = ALU/srl_19/n457
Net 68 = ALU/srl_19/n499
Net 69 = p_abuf2349
Net 70 = p_abuf2350
Net 71 = ALU/srl_19/n584
Net 72 = ALU/srl_19/n622
Net 73 = ALU/srl_19/n649
Net 74 = p_abuf2374
Net 75 = ALU/srl_19/n699
Net 76 = p_abuf2402
Net 77 = ALU/srl_19/n827
Net 78 = copt_net_64513
Net 79 = MW_Reg/copt_net_64686
Net 80 = ALU/r72/n327
Net 81 = ALU/sub_14/n229
Net 82 = ALU/sub_14/n562
Net 83 = ALU/sub_14/n710
Net 84 = ALU/add_13/n378
Net 85 = ALU/add_13/n417
Net 86 = DAT_MEM/copt_net_64944
Net 87 = ALU/add_13/n453
Net 88 = ALU/add_13/n465
Net 89 = ALU/add_13/n468
Net 90 = ALU/add_13/n474
Net 91 = ALU/add_13/n494
Net 92 = ALU/add_13/n629
Net 93 = ALU/add_13/n641
Net 94 = ALU/add_13/n643
Net 95 = ALU/add_13/n662
Net 96 = JMPADDER/add_9/net53250
Net 97 = JMPADDER/add_9/n119
Net 98 = JMPADDER/add_9/n133
Net 99 = JMPADDER/add_9/n158
Net 100 = DAT_MEM/PLACE_HFSNET_911
.... and 88 other nets
Total number of changed nets = 188 (out of 29096)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  130  Proc 2410 
[ECO: DR] Elapsed real time: 0:00:06 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:30
[ECO: DR] Stage (MB): Used  119  Alloctr  128  Proc    0 
[ECO: DR] Total (MB): Used  120  Alloctr  130  Proc 2410 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 3 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2



Total Wire Length =                    2822990 micron
Total Number of Contacts =             317903
Total Number of Wires =                341132
Total Number of PtConns =              22881
Total Number of Routed Wires =       341132
Total Routed Wire Length =           2818341 micron
Total Number of Routed Contacts =       317903
        Layer          M1 :      88093 micron
        Layer          M2 :     992432 micron
        Layer          M3 :     613372 micron
        Layer          M4 :     534134 micron
        Layer          M5 :     291426 micron
        Layer          M6 :      89082 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6491
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35603
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140123
        Via        VIA12C :      76454
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29830
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317903 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35605   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35605   vias)
    Layer VIA4       =  0.00% (0      / 20961   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20961   vias)
    Layer VIA5       =  0.00% (0      / 6491    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6491    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317903 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
    Layer VIA3       =  0.00% (0      / 35605   vias)
    Layer VIA4       =  0.00% (0      / 20961   vias)
    Layer VIA5       =  0.00% (0      / 6491    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317903 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35605   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35605   vias)
    Layer VIA4       =  0.00% (0      / 20961   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20961   vias)
    Layer VIA5       =  0.00% (0      / 6491    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6491    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 

Total number of nets = 29096
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    2822990 micron
Total Number of Contacts =             317903
Total Number of Wires =                341132
Total Number of PtConns =              22881
Total Number of Routed Wires =       341132
Total Routed Wire Length =           2818341 micron
Total Number of Routed Contacts =       317903
        Layer          M1 :      88093 micron
        Layer          M2 :     992432 micron
        Layer          M3 :     613372 micron
        Layer          M4 :     534134 micron
        Layer          M5 :     291426 micron
        Layer          M6 :      89082 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6491
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35603
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140123
        Via        VIA12C :      76454
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29830
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317903 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35605   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35605   vias)
    Layer VIA4       =  0.00% (0      / 20961   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20961   vias)
    Layer VIA5       =  0.00% (0      / 6491    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6491    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317903 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
    Layer VIA3       =  0.00% (0      / 35605   vias)
    Layer VIA4       =  0.00% (0      / 20961   vias)
    Layer VIA5       =  0.00% (0      / 6491    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317903 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35605   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35605   vias)
    Layer VIA4       =  0.00% (0      / 20961   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20961   vias)
    Layer VIA5       =  0.00% (0      / 6491    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6491    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 188 nets
[ECO: End] Elapsed real time: 0:00:07 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 2410 

Route-opt ECO routing complete            CPU:  1354 s (  0.38 hr )  ELAPSE:   721 s (  0.20 hr )  MEM-PEAK:  1149 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540403  0.485050000355  3.179565933784  -5.567214854587  -2.894454487461  -6.565921317863  9.045971798524  3.106964600933
9.863439509851  6.078123964085  2.744208341123  8.318115604907  9.699225026083  2.464623950064  -1.382370321226  -9.387184129619  -3.142429506669  0.996796972614  6.615474523294
4.146578793224  7.876358918112  2.191135103696  0.963734141094  2.700148443881  3.840450064440  -3.750206153169  -7.663458942299  -6.212201267950  7.787612666617  7.864537856717
0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  -1.183725290997  -3.334436508244  -5.867609831622  7.101838578014  9.661103799761
7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  -1.226270137326  -7.050450594780  -2.403928273631  6.167896737704  4.102504866110
1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  -2.609823752834  -0.626142638674  -6.381676752919  9.115418215145  0.515940596621
5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  -2.041727487119  -3.921160967338  -0.650488782345  9.400492195159  3.360778194994
Information: The net parasitics of block RV32I are cleared. (TIM-123)
Begin building search trees for block RV32I.dlib:RV32I_route.design
Done building search trees for block RV32I.dlib:RV32I_route.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'RV32I.dlib:RV32I_route.design'. (TIM-125)
Information: Design RV32I_route has 29096 nets, 0 global routed, 29094 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'RV32I'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 6
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: RV32I_route 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 29094 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 29094, routed nets = 29094, across physical hierarchy nets = 0, parasitics cached nets = 29094, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: fun_clk
8: scan_clk
9: comp_paths

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    380442.94      23948
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        -        -          -    380442.94      23948

Route-opt command complete                CPU:  1367 s (  0.38 hr )  ELAPSE:   724 s (  0.20 hr )  MEM-PEAK:  1149 MB
Route-opt command statistics  CPU=60 sec (0.02 hr) ELAPSED=17 sec (0.00 hr) MEM-PEAK=1.122 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> check_routes
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: NDR width rule 'clk_network_NDR' is rounded up to the next even multiple of the min grid rule on layer M9. (ZRT-503)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 29096 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  115  Alloctr  124  Proc 2410 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 6 threads for routing. (ZRT-444)
Checked 1/100 Partitions, Violations =  0
Checked 4/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 20/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 40/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 2
Checked 52/100 Partitions, Violations = 2
Checked 56/100 Partitions, Violations = 2
Checked 60/100 Partitions, Violations = 2
Checked 64/100 Partitions, Violations = 2
Checked 68/100 Partitions, Violations = 2
Checked 72/100 Partitions, Violations = 2
Checked 76/100 Partitions, Violations = 2
Checked 80/100 Partitions, Violations = 2
Checked 84/100 Partitions, Violations = 2
Checked 88/100 Partitions, Violations = 2
Checked 92/100 Partitions, Violations = 3
Checked 96/100 Partitions, Violations = 3
Checked 100/100 Partitions, Violations =        3
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used    0  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  135  Alloctr  145  Proc 2410 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Diff net var rule spacing : 2


Total Wire Length =                    2822990 micron
Total Number of Contacts =             317903
Total Number of Wires =                341662
Total Number of PtConns =              22885
Total Number of Routed Wires =       341662
Total Routed Wire Length =           2818340 micron
Total Number of Routed Contacts =       317903
        Layer          M1 :      88094 micron
        Layer          M2 :     992432 micron
        Layer          M3 :     613372 micron
        Layer          M4 :     534134 micron
        Layer          M5 :     291426 micron
        Layer          M6 :      89082 micron
        Layer          M7 :     128139 micron
        Layer          M8 :      16269 micron
        Layer          M9 :      70042 micron
        Via   VIA89C(rot) :       1263
        Via        VIA78C :       1311
        Via        VIA67C :         36
        Via   VIA67C(rot) :       4643
        Via        VIA56C :       6491
        Via        VIA45C :        497
        Via   VIA45C(rot) :      20464
        Via        VIA34C :      35603
        Via   VIA34C(rot) :          2
        Via        VIA23C :          7
        Via   VIA23C(rot) :     140123
        Via        VIA12C :      76454
        Via   VIA12C(rot) :        284
        Via        VIA12B :      29830
        Via   VIA12B(rot) :        895

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 317903 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35605   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35605   vias)
    Layer VIA4       =  0.00% (0      / 20961   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20961   vias)
    Layer VIA5       =  0.00% (0      / 6491    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6491    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 
  Total double via conversion rate    =  0.00% (0 / 317903 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
    Layer VIA3       =  0.00% (0      / 35605   vias)
    Layer VIA4       =  0.00% (0      / 20961   vias)
    Layer VIA5       =  0.00% (0      / 6491    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 317903 vias)
 
    Layer VIA1       =  0.00% (0      / 107463  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107463  vias)
    Layer VIA2       =  0.00% (0      / 140130  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (140130  vias)
    Layer VIA3       =  0.00% (0      / 35605   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (35605   vias)
    Layer VIA4       =  0.00% (0      / 20961   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (20961   vias)
    Layer VIA5       =  0.00% (0      / 6491    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6491    vias)
    Layer VIA6       =  0.00% (0      / 4679    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4679    vias)
    Layer VIA7       =  0.00% (0      / 1311    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1311    vias)
    Layer VIA8       =  0.00% (0      / 1263    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1263    vias)
 


Verify Summary:

Total number of nets = 29096, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> report_timing -delay_type min -max_paths 3
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 3
        -report_by design
Design : RV32I
Version: O-2018.06-SP1
Date   : Tue Sep  9 18:46:05 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: EM_Reg/WriteDataM_reg[28] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: DAT_MEM/data_mem_reg[103][28] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.36      0.36

  EM_Reg/WriteDataM_reg[28]/CLK (SDFFARX1)         0.00      0.36 r
  EM_Reg/WriteDataM_reg[28]/Q (SDFFARX1)           0.13      0.49 f
  DAT_MEM/PLACE_HFSBUF_2407_21257/Z (DELLN3X2)     0.24      0.73 f
  DAT_MEM/PLACE_copt_h_inst_80166/Z (DELLN1X2)     0.14      0.87 f
  DAT_MEM/PLACE_HFSINV_1103_21248/ZN (INVX2)       0.21      1.08 r
  DAT_MEM/PLACE_HFSINV_642_21243/ZN (INVX16)       0.08      1.16 f
  DAT_MEM/U26638/Q (AO22X1)                        0.06      1.21 f
  DAT_MEM/data_mem_reg[103][28]/D (SDFFARX1)       0.00      1.21 f
  data arrival time                                          1.21

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.64      1.64
  clock reconvergence pessimism                   -0.45      1.18
  DAT_MEM/data_mem_reg[103][28]/CLK (SDFFARX1)     0.00      1.18 r
  clock uncertainty                                0.03      1.21
  library hold time                                0.00      1.21
  data required time                                         1.21
  ------------------------------------------------------------------------
  data required time                                         1.21
  data arrival time                                         -1.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: FD_Reg/InstrD_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: DE_Reg/Rs1E_reg[0] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.36      0.36

  FD_Reg/InstrD_reg[15]/CLK (SDFFARX1)             0.00      0.36 r
  FD_Reg/InstrD_reg[15]/QN (SDFFARX1)              0.09      0.44 r
  FD_Reg/PLACE_copt_h_inst_112647/Z (NBUFFX4)      0.06      0.50 r
  FD_Reg/PLACE_copt_h_inst_82104/Z (DELLN3X2)      0.23      0.73 r
  FD_Reg/U99/ZN (INVX1)                            0.05      0.78 f
  DE_Reg/U464/Q (AND2X1)                           0.04      0.82 f
  DE_Reg/Rs1E_reg[0]/D (SDFFARX1)                  0.00      0.82 f
  data arrival time                                          0.82

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.60      1.60
  clock reconvergence pessimism                   -0.80      0.80
  DE_Reg/Rs1E_reg[0]/CLK (SDFFARX1)                0.00      0.80 r
  clock uncertainty                                0.03      0.83
  library hold time                               -0.01      0.82
  data required time                                         0.82
  ------------------------------------------------------------------------
  data required time                                         0.82
  data arrival time                                         -0.82
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: DE_Reg/PCPlus4E_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: EM_Reg/PCPlus4M_reg[15] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 0.37      0.37

  DE_Reg/PCPlus4E_reg[15]/CLK (SDFFARX1)           0.00      0.37 r
  DE_Reg/PCPlus4E_reg[15]/Q (SDFFARX1)             0.12      0.49 f
  EM_Reg/PLACE_copt_h_inst_80742/Z (NBUFFX2)       0.06      0.55 f
  EM_Reg/PCPlus4M_reg[15]/D (SDFFARX1)             0.00      0.55 f
  data arrival time                                          0.55

  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.59      1.59
  clock reconvergence pessimism                   -1.06      0.53
  EM_Reg/PCPlus4M_reg[15]/CLK (SDFFARX1)           0.00      0.53 r
  clock uncertainty                                0.03      0.56
  library hold time                               -0.01      0.55
  data required time                                         0.55
  ------------------------------------------------------------------------
  data required time                                         0.55
  data arrival time                                         -0.55
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
icc2_shell> report_timing -delay_type max -max_paths 3
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 3
        -report_by design
Design : RV32I
Version: O-2018.06-SP1
Date   : Tue Sep  9 18:46:05 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: MW_Reg/ResultSrcW_reg[1] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: EM_Reg/ALUResultM_reg[0] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.60      1.60

  MW_Reg/ResultSrcW_reg[1]/CLK (SDFFARX1)          0.00      1.60 r
  MW_Reg/ResultSrcW_reg[1]/Q (SDFFARX1)            0.80      2.40 r
  U0_Mux4x1/U203/QN (NOR2X2)                       0.32      2.72 f
  U0_Mux4x1/PLACE_HFSBUF_258_25294/Z (NBUFFX2)     0.27      2.99 f
  U0_Mux4x1/U47/QN (AOI222X1)                      0.55      3.54 r
  PLACE_HFSINV_1310_25215/ZN (INVX0)               0.08      3.63 f
  PLACE_copt_h_inst_148193/Z (DELLN2X2)            2.08      5.71 f
  PLACE_copt_h_inst_81309/Z (NBUFFX32)             0.43      6.14 f
  U717/QN (NAND2X0)                                0.15      6.29 r
  U720/QN (NAND3X0)                                0.44      6.74 f
  U663/Q (AO22X2)                                  0.67      7.41 f
  ALU/PLACE_HFSINV_4032_25101/ZN (INVX2)           0.36      7.77 r
  ALU/PLACE_HFSBUF_3490_25097/Z (NBUFFX2)          0.30      8.07 r
  ALU/U336/Q (AO221X1)                             0.33      8.40 r
  ALU/U335/Q (OA221X1)                             0.31      8.71 r
  ALU/U334/Q (AO221X1)                             0.28      9.00 r
  ALU/U333/Q (AO222X1)                             0.37      9.37 r
  ALU/U332/Q (OA221X1)                             0.29      9.65 r
  ALU/U583/QN (NOR2X0)                             0.13      9.79 f
  ALU/U356/QN (NAND2X1)                            0.10      9.89 r
  ALU/U1214/QN (NAND3X0)                           0.16     10.05 f
  ALU/U1072/QN (NAND2X1)                           0.13     10.17 r
  ALU/U1063/QN (NAND2X1)                           0.14     10.31 f
  ALU/U582/QN (NAND2X1)                            0.11     10.42 r
  ALU/U1218/QN (NAND2X1)                           0.13     10.55 f
  ALU/U231/QN (NAND2X1)                            0.11     10.66 r
  ALU/U1210/QN (NAND3X0)                           0.18     10.84 f
  ALU/U1346/Q (OA221X1)                            0.34     11.17 f
  ALU/U326/Q (AO221X1)                             0.27     11.44 f
  ALU/U584/QN (NAND2X1)                            0.17     11.62 r
  ALU/U327/QN (NAND2X1)                            0.15     11.77 f
  ALU/U324/Q (AO222X1)                             0.37     12.14 f
  ALU/U323/Q (OA221X1)                             0.31     12.45 f
  ALU/U322/Q (AO221X1)                             0.27     12.72 f
  ALU/U321/Q (AO222X1)                             0.41     13.13 f
  ALU/U1064/QN (NAND2X1)                           0.12     13.25 r
  ALU/U1224/QN (NAND3X0)                           0.18     13.43 f
  ALU/U319/Q (AO222X1)                             0.41     13.85 f
  ALU/U318/Q (AO221X1)                             0.47     14.31 f
  ALU/U1252/QN (NAND2X1)                           0.11     14.43 r
  ALU/U1251/QN (NAND2X1)                           0.12     14.55 f
  ALU/U357/QN (NAND3X0)                            0.13     14.69 r
  ALU/U1278/QN (NAND4X0)                           0.53     15.21 f
  EM_Reg/ALUResultM_reg[0]/D (SDFFARX1)            0.00     15.21 f
  data arrival time                                         15.21

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.36     15.36
  clock reconvergence pessimism                    0.70     16.07
  EM_Reg/ALUResultM_reg[0]/CLK (SDFFARX1)          0.00     16.07 r
  clock uncertainty                               -0.02     16.05
  library setup time                              -0.83     15.22
  data required time                                        15.22
  ------------------------------------------------------------------------
  data required time                                        15.22
  data arrival time                                        -15.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: EM_Reg/ALUResultM_reg[1] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: MW_Reg/ReadDataW_reg[25] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.59      1.59

  EM_Reg/ALUResultM_reg[1]/CLK (SDFFARX1)          0.00      1.59 r
  EM_Reg/ALUResultM_reg[1]/Q (SDFFARX1)            0.78      2.36 f
  PLACE_copt_h_inst_81601/Z (DELLN3X2)             2.84      5.21 f
  PLACE_copt_h_inst_81602/Z (NBUFFX2)              0.23      5.44 f
  PLACE_copt_h_inst_81600/Z (NBUFFX32)             0.28      5.72 f
  DAT_MEM/U23904/QN (NOR2X0)                       0.66      6.37 r
  DAT_MEM/U9629/ZN (INVX0)                         0.39      6.76 f
  DAT_MEM/U429/QN (NOR2X2)                         1.45      8.20 r
  DAT_MEM/PLACE_HFSINV_5837_24769/ZN (INVX16)      0.55      8.76 f
  DAT_MEM/PLACE_HFSBUF_4855_24763/Z (NBUFFX2)      0.39      9.14 f
  DAT_MEM/U5828/Q (OA22X1)                         0.43      9.57 f
  DAT_MEM/U5827/Q (OA221X1)                        0.54     10.11 f
  DAT_MEM/U5822/QN (NAND4X0)                       1.90     12.01 r
  DAT_MEM/U2869/Q (AO22X1)                         1.42     13.43 r
  DAT_MEM/U2825/Q (AO221X1)                        0.35     13.78 r
  DAT_MEM/U11912/QN (OAI21X1)                      0.50     14.29 f
  DAT_MEM/PLACE_copt_h_inst_82009/Z (NBUFFX2)      0.23     14.52 f
  DAT_MEM/PLACE_ropt_h_inst_148430/Z (NBUFFX2)     0.16     14.68 f
  DAT_MEM/PLACE_copt_h_inst_82010/Z (NBUFFX2)      0.16     14.84 f
  DAT_MEM/U27992/QN (NAND2X0)                      0.16     15.00 r
  MW_Reg/PLACE_copt_h_inst_82218/Z (NBUFFX2)       0.25     15.25 r
  MW_Reg/PLACE_copt_h_inst_82217/Z (NBUFFX2)       0.16     15.41 r
  MW_Reg/ReadDataW_reg[25]/D (SDFFARX1)            0.00     15.41 r
  data arrival time                                         15.41

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.35     15.35
  clock reconvergence pessimism                    0.70     16.05
  MW_Reg/ReadDataW_reg[25]/CLK (SDFFARX1)          0.00     16.05 r
  clock uncertainty                               -0.02     16.03
  library setup time                              -0.53     15.50
  data required time                                        15.50
  ------------------------------------------------------------------------
  data required time                                        15.50
  data arrival time                                        -15.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: PC/pc_nxt_reg[2] (rising edge-triggered flip-flop clocked by fun_clk)
  Endpoint: FD_Reg/PCPlus4D_reg[31] (rising edge-triggered flip-flop clocked by fun_clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: comp_paths
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock fun_clk (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.57      1.57

  PC/pc_nxt_reg[2]/CLK (SDFFARX1)                  0.00      1.57 r
  PC/pc_nxt_reg[2]/QN (SDFFARX1)                   0.47      2.04 f
  PC/PLACE_copt_h_inst_80498/Z (DELLN3X2)          2.85      4.89 f
  PC/U139/ZN (INVX0)                               0.54      5.43 r
  PCPlus4/add_9/U171/QN (NAND2X0)                  0.35      5.78 f
  PCPlus4/add_9/U32/QN (NAND2X1)                   0.18      5.96 r
  PCPlus4/add_9/U47/QN (NAND2X1)                   0.17      6.13 f
  PCPlus4/add_9/U14/Q (AND3X1)                     0.29      6.42 f
  PCPlus4/add_9/U15/Q (AO21X1)                     0.35      6.77 f
  PCPlus4/add_9/U9/QN (NAND2X0)                    0.15      6.92 r
  PCPlus4/add_9/U7/QN (NAND2X0)                    0.27      7.19 f
  PCPlus4/add_9/U69/Q (AO21X1)                     0.36      7.55 f
  PCPlus4/add_9/U59/QN (NAND3X0)                   0.12      7.68 r
  PCPlus4/add_9/U61/QN (NAND2X1)                   0.16      7.84 f
  PCPlus4/add_9/U45/Q (AND2X1)                     0.24      8.08 f
  PCPlus4/add_9/U8/ZN (INVX0)                      0.11      8.19 r
  PCPlus4/add_9/U22/QN (NAND2X1)                   0.16      8.35 f
  PCPlus4/add_9/U5/QN (NAND3X0)                    0.12      8.47 r
  PCPlus4/add_9/U72/QN (NAND2X0)                   0.22      8.69 f
  PCPlus4/add_9/U90/QN (AOI21X1)                   0.54      9.24 r
  PCPlus4/add_9/U1_16/CO (FADDX1)                  0.42      9.65 r
  PCPlus4/add_9/U1_17/CO (FADDX1)                  0.37     10.03 r
  PCPlus4/add_9/U1_18/CO (FADDX1)                  0.37     10.39 r
  PCPlus4/add_9/U1_19/CO (FADDX1)                  0.39     10.78 r
  PCPlus4/add_9/U1_20/CO (FADDX1)                  0.36     11.14 r
  PCPlus4/add_9/U1_21/CO (FADDX1)                  0.35     11.49 r
  PCPlus4/add_9/U79/QN (NAND2X0)                   0.16     11.64 f
  PCPlus4/add_9/U42/QN (NAND3X0)                   0.20     11.84 r
  PCPlus4/add_9/U1_23/CO (FADDX1)                  0.40     12.24 r
  PCPlus4/add_9/U1_24/CO (FADDX1)                  0.35     12.59 r
  PCPlus4/add_9/U1_25/CO (FADDX1)                  0.36     12.95 r
  PCPlus4/add_9/U1_26/CO (FADDX1)                  0.36     13.31 r
  PCPlus4/add_9/U1_27/CO (FADDX1)                  0.39     13.70 r
  PCPlus4/add_9/U1_28/CO (FADDX1)                  0.38     14.08 r
  PCPlus4/add_9/U1_29/CO (FADDX1)                  0.33     14.41 r
  PCPlus4/add_9/U94/QN (NAND2X0)                   0.16     14.57 f
  PCPlus4/add_9/U110/QN (NAND3X0)                  0.16     14.73 r
  PCPlus4/add_9/U182/Q (XOR3X1)                    0.34     15.07 f
  FD_Reg/U396/Q (AO22X1)                           0.34     15.41 f
  FD_Reg/PCPlus4D_reg[31]/D (SDFFARX1)             0.00     15.41 f
  data arrival time                                         15.41

  clock fun_clk (rise edge)                       15.00     15.00
  clock network delay (propagated)                 0.36     15.36
  clock reconvergence pessimism                    0.80     16.15
  FD_Reg/PCPlus4D_reg[31]/CLK (SDFFARX1)           0.00     16.15 r
  clock uncertainty                               -0.02     16.13
  library setup time                              -0.64     15.50
  data required time                                        15.50
  ------------------------------------------------------------------------
  data required time                                        15.50
  data arrival time                                        -15.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.09


1
icc2_shell> exit
Maximum memory usage for this session: 1149.37 MB
CPU usage for this session:   1382 seconds (  0.38 hours)
Elapsed time for this session:    885 seconds (  0.25 hours)
Thank you for using IC Compiler II.

