BEGIN: Sat 20 Apr 2024 12:59:38 AM UTC
Creating /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/verilog.cells from the following files...
	/home/engtech/Desktop/Openlane_v2/memristor/lvs/user_project_wrapper/defines.v
	/home/engtech/Desktop/Openlane_v2/memristor/verilog/rtl/core_flat_v4.v
	/home/engtech/Desktop/Openlane_v2/memristor/verilog/gl/user_proj_example.v
	/home/engtech/Desktop/Openlane_v2/memristor/verilog/gl/user_project_wrapper.v
[INFO] Changing from /home/engtech/Desktop/Openlane_v2/memristor/gds/user_project_wrapper.gds
	to /home/engtech/Desktop/Openlane_v2/memristor/precheck_results/20_APR_2024___00_51_36/tmp/layout.txt
Hierarchy check for user_project_wrapper passed.
END: Sat 20 Apr 2024 12:59:40 AM UTC
Runtime: 0:00:02 (hh:mm:ss)
