<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="shift_add.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="FA_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multiplier_Result.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Multiplier_Result.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Multiplier_Result.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TESTBENCH_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TESTBENCH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TESTBENCH_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="shift_add.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="shift_add.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="shift_add.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="shift_add.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_add.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="shift_add.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="shift_add.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="shift_add.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="shift_add_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="shift_add_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_add_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shift_add_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1637861470" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1637861470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638043307" xil_pn:in_ck="1599796285960252676" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1638043307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DFF.vhd"/>
      <outfile xil_pn:name="FA.vhd"/>
      <outfile xil_pn:name="RCA.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="multiplicand.vhd"/>
      <outfile xil_pn:name="multiplier_result.vhd"/>
      <outfile xil_pn:name="shift_add.vhd"/>
      <outfile xil_pn:name="testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1637861516" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3005296936978662445" xil_pn:start_ts="1637861516">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637861516" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3306240282755449371" xil_pn:start_ts="1637861516">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637861516" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4644867791633111051" xil_pn:start_ts="1637861516">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638043307" xil_pn:in_ck="1599796285960252676" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1638043307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DFF.vhd"/>
      <outfile xil_pn:name="FA.vhd"/>
      <outfile xil_pn:name="RCA.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="multiplicand.vhd"/>
      <outfile xil_pn:name="multiplier_result.vhd"/>
      <outfile xil_pn:name="shift_add.vhd"/>
      <outfile xil_pn:name="testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1638213107" xil_pn:in_ck="1599796285960252676" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8246497654853480256" xil_pn:start_ts="1638213091">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TESTBENCH_beh.prj"/>
      <outfile xil_pn:name="TESTBENCH_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1638213107" xil_pn:in_ck="-4387503137085464433" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1785801694924537693" xil_pn:start_ts="1638213107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TESTBENCH_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1637860990" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1637860990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637860990" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8261453183015185856" xil_pn:start_ts="1637860990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1637860990" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2518145871034028400" xil_pn:start_ts="1637860990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1637860990" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1637860990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637860990" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8311521116689411592" xil_pn:start_ts="1637860990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1637860990" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1637860990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1637860990" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6732655975629714842" xil_pn:start_ts="1637860990">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1637861269" xil_pn:in_ck="9023792669345493428" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="6156404809837012516" xil_pn:start_ts="1637861259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="shift_add.lso"/>
      <outfile xil_pn:name="shift_add.ngc"/>
      <outfile xil_pn:name="shift_add.ngr"/>
      <outfile xil_pn:name="shift_add.prj"/>
      <outfile xil_pn:name="shift_add.stx"/>
      <outfile xil_pn:name="shift_add.syr"/>
      <outfile xil_pn:name="shift_add.xst"/>
      <outfile xil_pn:name="shift_add_vhdl.prj"/>
      <outfile xil_pn:name="shift_add_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
