@W: CG360 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.
@W: CL118 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":161:1:161:2|Latch generated from always block for signal REGB_EN; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":161:1:161:2|Latch generated from always block for signal REGA_EN; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":161:1:161:2|Latch generated from always block for signal REGA_BYTE_EN[1:0]; possible missing assignment in an if or case statement.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":54:4:54:8|Object RXI_R is declared but not assigned. Either assign a value or remove the declaration.
@W: CL208 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":60:0:60:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.

