ADDRESS_CLAMP,VAR_0
CACHE_POLICY,VAR_1
CP_CPC_IC_BASE_CNTL,VAR_2
CP_CPC_IC_OP_CNTL,VAR_3
EINVAL,VAR_4
EXE_DISABLE,VAR_5
GC,VAR_6
INVALIDATE_CACHE,VAR_7
INVALIDATE_CACHE_COMPLETE,VAR_8
REG_GET_FIELD,FUNC_0
REG_SET_FIELD,FUNC_1
RREG32_SOC15,FUNC_2
WREG32_SOC15,FUNC_3
amdgpu_emu_mode,VAR_9
amdgpu_ucode_print_gfx_hdr,FUNC_4
dev_err,FUNC_5
gfx_v10_0_cp_compute_enable,FUNC_6
le32_to_cpu,FUNC_7
le32_to_cpup,FUNC_8
mmCP_CPC_IC_BASE_CNTL,VAR_10
mmCP_CPC_IC_BASE_HI,VAR_11
mmCP_CPC_IC_BASE_LO,VAR_12
mmCP_CPC_IC_OP_CNTL,VAR_13
mmCP_MEC_ME1_UCODE_ADDR,VAR_14
mmCP_MEC_ME1_UCODE_DATA,VAR_15
stub1,FUNC_9
udelay,FUNC_10
upper_32_bits,FUNC_11
gfx_v10_0_cp_compute_load_microcode,FUNC_12
adev,VAR_16
mec_hdr,VAR_17
fw_data,VAR_18
i,VAR_19
tmp,VAR_20
usec_timeout,VAR_21
