{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 04 16:57:56 2014 " "Info: Processing started: Mon Aug 04 16:57:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACONTROL -c FPGACONTROL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACONTROL -c FPGACONTROL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgacontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpgacontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGACONTROL " "Info: Found entity 1: FPGACONTROL" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "freqcalc/freqcalc.bdf " "Warning: Can't analyze file -- file freqcalc/freqcalc.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqcalc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file freqcalc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freqcalc " "Info: Found entity 1: freqcalc" {  } { { "freqcalc.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/freqcalc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqcalc/choose.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file freqcalc/choose.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 choose-one " "Info: Found design unit 1: choose-one" {  } { { "freqcalc/choose.vhd" "" { Text "E:/nios/chen/FPGACONTROL/freqcalc/choose.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 choose " "Info: Found entity 1: choose" {  } { { "freqcalc/choose.vhd" "" { Text "E:/nios/chen/FPGACONTROL/freqcalc/choose.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll80m.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll80m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll80m-SYN " "Info: Found design unit 1: pll80m-SYN" {  } { { "PLL80M.vhd" "" { Text "E:/nios/chen/FPGACONTROL/PLL80M.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL80M " "Info: Found entity 1: PLL80M" {  } { { "PLL80M.vhd" "" { Text "E:/nios/chen/FPGACONTROL/PLL80M.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div10m.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file div10m.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div10m " "Info: Found entity 1: div10m" {  } { { "div10m.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/div10m.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fifo12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo12-SYN " "Info: Found design unit 1: fifo12-SYN" {  } { { "FIFO12.vhd" "" { Text "E:/nios/chen/FPGACONTROL/FIFO12.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO12 " "Info: Found entity 1: FIFO12" {  } { { "FIFO12.vhd" "" { Text "E:/nios/chen/FPGACONTROL/FIFO12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "datacarry/WRREEQ.vhd " "Warning: Can't analyze file -- file datacarry/WRREEQ.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datacarry/wrreq1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datacarry/wrreq1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WRREQ1-one " "Info: Found design unit 1: WRREQ1-one" {  } { { "datacarry/WRREQ1.vhd" "" { Text "E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WRREQ1 " "Info: Found entity 1: WRREQ1" {  } { { "datacarry/WRREQ1.vhd" "" { Text "E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2port-SYN " "Info: Found design unit 1: ram2port-SYN" {  } { { "RAM2PORT.vhd" "" { Text "E:/nios/chen/FPGACONTROL/RAM2PORT.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM2PORT " "Info: Found entity 1: RAM2PORT" {  } { { "RAM2PORT.vhd" "" { Text "E:/nios/chen/FPGACONTROL/RAM2PORT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frew.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file frew.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FREW " "Info: Found entity 1: FREW" {  } { { "FREW.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FREW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/phasetest.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dds/phasetest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PHASETEST-one " "Info: Found design unit 1: PHASETEST-one" {  } { { "dds/PHASETEST.vhd" "" { Text "E:/nios/chen/FPGACONTROL/dds/PHASETEST.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PHASETEST " "Info: Found entity 1: PHASETEST" {  } { { "dds/PHASETEST.vhd" "" { Text "E:/nios/chen/FPGACONTROL/dds/PHASETEST.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGACONTROL " "Info: Elaborating entity \"FPGACONTROL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOR2 inst14 " "Warning: Block or symbol \"NOR2\" of instance \"inst14\" overlaps another block or symbol" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 440 568 632 488 "inst14" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst19 " "Warning: Primitive \"OR2\" of instance \"inst19\" not used" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 480 560 624 528 "inst19" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO12 FIFO12:inst8 " "Info: Elaborating entity \"FIFO12\" for hierarchy \"FIFO12:inst8\"" {  } { { "FPGACONTROL.bdf" "inst8" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 728 152 328 920 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO12:inst8\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\"" {  } { { "FIFO12.vhd" "dcfifo_component" { Text "E:/nios/chen/FPGACONTROL/FIFO12.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO12:inst8\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"FIFO12:inst8\|dcfifo:dcfifo_component\"" {  } { { "FIFO12.vhd" "" { Text "E:/nios/chen/FPGACONTROL/FIFO12.vhd" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO12:inst8\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"FIFO12:inst8\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FIFO12.vhd" "" { Text "E:/nios/chen/FPGACONTROL/FIFO12.vhd" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4cf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_4cf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4cf1 " "Info: Found entity 1: dcfifo_4cf1" {  } { { "db/dcfifo_4cf1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4cf1 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated " "Info: Elaborating entity \"dcfifo_4cf1\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g86.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g86 " "Info: Found entity 1: a_graycounter_g86" {  } { { "db/a_graycounter_g86.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_g86.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g86 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_g86:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_g86\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_g86:rdptr_g1p\"" {  } { { "db/dcfifo_4cf1.tdf" "rdptr_g1p" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_51c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_51c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_51c " "Info: Found entity 1: a_graycounter_51c" {  } { { "db/a_graycounter_51c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_51c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_51c FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_51c:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_51c\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_51c:wrptr_g1p\"" {  } { { "db/dcfifo_4cf1.tdf" "wrptr_g1p" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_41c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_41c " "Info: Found entity 1: a_graycounter_41c" {  } { { "db/a_graycounter_41c.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_41c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp " "Info: Elaborating entity \"a_graycounter_41c\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\"" {  } { { "db/dcfifo_4cf1.tdf" "wrptr_gp" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1nu.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1nu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1nu " "Info: Found entity 1: altsyncram_1nu" {  } { { "db/altsyncram_1nu.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_1nu.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1nu FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram " "Info: Elaborating entity \"altsyncram_1nu\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\"" {  } { { "db/dcfifo_4cf1.tdf" "fifo_ram" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cbc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cbc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cbc1 " "Info: Found entity 1: altsyncram_cbc1" {  } { { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cbc1 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14 " "Info: Elaborating entity \"altsyncram_cbc1\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\"" {  } { { "db/altsyncram_1nu.tdf" "altsyncram14" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_1nu.tdf" 39 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Info: Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|dffpipe_c2e:rdaclr " "Info: Elaborating entity \"dffpipe_c2e\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_4cf1.tdf" "rdaclr" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Info: Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/alt_synch_pipe_8u7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_8u7:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_8u7:rs_dgwp\"" {  } { { "db/dcfifo_4cf1.tdf" "rs_dgwp" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Info: Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_8u7:rs_dgwp\|dffpipe_2v8:dffpipe17 " "Info: Elaborating entity \"dffpipe_2v8\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_8u7:rs_dgwp\|dffpipe_2v8:dffpipe17\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe17" { Text "E:/nios/chen/FPGACONTROL/db/alt_synch_pipe_8u7.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9u7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9u7 " "Info: Found entity 1: alt_synch_pipe_9u7" {  } { { "db/alt_synch_pipe_9u7.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/alt_synch_pipe_9u7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9u7 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_9u7\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\"" {  } { { "db/dcfifo_4cf1.tdf" "ws_dgrp" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Info: Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20 " "Info: Elaborating entity \"dffpipe_3v8\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\"" {  } { { "db/alt_synch_pipe_9u7.tdf" "dffpipe20" { Text "E:/nios/chen/FPGACONTROL/db/alt_synch_pipe_9u7.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_t16.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_t16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_t16 " "Info: Found entity 1: cmpr_t16" {  } { { "db/cmpr_t16.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/cmpr_t16.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_t16 FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|cmpr_t16:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_t16\" for hierarchy \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|cmpr_t16:rdempty_eq_comp\"" {  } { { "db/dcfifo_4cf1.tdf" "rdempty_eq_comp" { Text "E:/nios/chen/FPGACONTROL/db/dcfifo_4cf1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRREQ1 WRREQ1:inst15 " "Info: Elaborating entity \"WRREQ1\" for hierarchy \"WRREQ1:inst15\"" {  } { { "FPGACONTROL.bdf" "inst15" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 768 -128 -32 864 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START WRREQ1.vhd(32) " "Warning (10492): VHDL Process Statement warning at WRREQ1.vhd(32): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datacarry/WRREQ1.vhd" "" { Text "E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "START WRREQ1.vhd(18) " "Warning (10631): VHDL Process Statement warning at WRREQ1.vhd(18): inferring latch(es) for signal or variable \"START\", which holds its previous value in one or more paths through the process" {  } { { "datacarry/WRREQ1.vhd" "" { Text "E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "START WRREQ1.vhd(18) " "Info (10041): Inferred latch for \"START\" at WRREQ1.vhd(18)" {  } { { "datacarry/WRREQ1.vhd" "" { Text "E:/nios/chen/FPGACONTROL/datacarry/WRREQ1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/decoder_addr.vhd 2 1 " "Warning: Using design file select/decoder_addr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_ADDR-decoder " "Info: Found design unit 1: DECODER_ADDR-decoder" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_ADDR " "Info: Found entity 1: DECODER_ADDR" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_ADDR DECODER_ADDR:inst " "Info: Elaborating entity \"DECODER_ADDR\" for hierarchy \"DECODER_ADDR:inst\"" {  } { { "FPGACONTROL.bdf" "inst" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 8 464 688 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_addr.vhd 2 1 " "Warning: Using design file select/latch_addr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_ADDR-latch " "Info: Found design unit 1: LATCH_ADDR-latch" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_ADDR " "Info: Found entity 1: LATCH_ADDR" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_ADDR LATCH_ADDR:inst9 " "Info: Elaborating entity \"LATCH_ADDR\" for hierarchy \"LATCH_ADDR:inst9\"" {  } { { "FPGACONTROL.bdf" "inst9" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 8 128 320 136 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL80M PLL80M:inst6 " "Info: Elaborating entity \"PLL80M\" for hierarchy \"PLL80M:inst6\"" {  } { { "FPGACONTROL.bdf" "inst6" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 512 112 376 696 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL80M:inst6\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL80M:inst6\|altpll:altpll_component\"" {  } { { "PLL80M.vhd" "altpll_component" { Text "E:/nios/chen/FPGACONTROL/PLL80M.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL80M:inst6\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL80M:inst6\|altpll:altpll_component\"" {  } { { "PLL80M.vhd" "" { Text "E:/nios/chen/FPGACONTROL/PLL80M.vhd" 155 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL80M:inst6\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL80M:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Info: Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Info: Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Info: Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Info: Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 6250 " "Info: Parameter \"clk2_phase_shift\" = \"6250\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL80M " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL80M\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL80M.vhd" "" { Text "E:/nios/chen/FPGACONTROL/PLL80M.vhd" 155 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREW FREW:inst29 " "Info: Elaborating entity \"FREW\" for hierarchy \"FREW:inst29\"" {  } { { "FPGACONTROL.bdf" "inst29" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 992 408 616 1088 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PHASETEST FREW:inst29\|PHASETEST:inst1 " "Info: Elaborating entity \"PHASETEST\" for hierarchy \"FREW:inst29\|PHASETEST:inst1\"" {  } { { "FREW.bdf" "inst1" { Schematic "E:/nios/chen/FPGACONTROL/FREW.bdf" { { 544 208 304 640 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START PHASETEST.vhd(23) " "Warning (10492): VHDL Process Statement warning at PHASETEST.vhd(23): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dds/PHASETEST.vhd" "" { Text "E:/nios/chen/FPGACONTROL/dds/PHASETEST.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 FREW:inst29\|74273:inst " "Info: Elaborating entity \"74273\" for hierarchy \"FREW:inst29\|74273:inst\"" {  } { { "FREW.bdf" "inst" { Schematic "E:/nios/chen/FPGACONTROL/FREW.bdf" { { 104 320 440 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FREW:inst29\|74273:inst " "Info: Elaborated megafunction instantiation \"FREW:inst29\|74273:inst\"" {  } { { "FREW.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FREW.bdf" { { 104 320 440 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_data.vhd 2 1 " "Warning: Using design file select/latch_data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_DATA-AD2D " "Info: Found design unit 1: LATCH_DATA-AD2D" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_DATA " "Info: Found entity 1: LATCH_DATA" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_DATA LATCH_DATA:inst1 " "Info: Elaborating entity \"LATCH_DATA\" for hierarchy \"LATCH_DATA:inst1\"" {  } { { "FPGACONTROL.bdf" "inst1" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 176 160 352 304 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA latch_data.vhd(17) " "Warning (10631): VHDL Process Statement warning at latch_data.vhd(17): inferring latch(es) for signal or variable \"DATA\", which holds its previous value in one or more paths through the process" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[0\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[1\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[2\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[3\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[4\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[5\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[6\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[7\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[8\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[8\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[9\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[9\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[10\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[10\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[11\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[11\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[12\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[12\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[13\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[13\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[14\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[14\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[15\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[15\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqcalc freqcalc:inst3 " "Info: Elaborating entity \"freqcalc\" for hierarchy \"freqcalc:inst3\"" {  } { { "FPGACONTROL.bdf" "inst3" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 552 504 632 680 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose freqcalc:inst3\|choose:inst3 " "Info: Elaborating entity \"choose\" for hierarchy \"freqcalc:inst3\|choose:inst3\"" {  } { { "freqcalc.bdf" "inst3" { Schematic "E:/nios/chen/FPGACONTROL/freqcalc.bdf" { { 208 496 696 304 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "freqcalc/latch32.vhd 2 1 " "Warning: Using design file freqcalc/latch32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch32-one " "Info: Found design unit 1: latch32-one" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch32 " "Info: Found entity 1: latch32" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch32 freqcalc:inst3\|latch32:inst2 " "Info: Elaborating entity \"latch32\" for hierarchy \"freqcalc:inst3\|latch32:inst2\"" {  } { { "freqcalc.bdf" "inst2" { Schematic "E:/nios/chen/FPGACONTROL/freqcalc.bdf" { { 208 216 400 304 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "qq latch32.vhd(17) " "Warning (10631): VHDL Process Statement warning at latch32.vhd(17): inferring latch(es) for signal or variable \"qq\", which holds its previous value in one or more paths through the process" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[0\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[0\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[1\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[1\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[2\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[2\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[3\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[3\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[4\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[4\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[5\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[5\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[6\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[6\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[7\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[7\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[8\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[8\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[9\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[9\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[10\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[10\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[11\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[11\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[12\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[12\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[13\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[13\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[14\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[14\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[15\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[15\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[16\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[16\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[17\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[17\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[18\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[18\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[19\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[19\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[20\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[20\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[21\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[21\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[22\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[22\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[23\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[23\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[24\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[24\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[25\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[25\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[26\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[26\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[27\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[27\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[28\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[28\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[29\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[29\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[30\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[30\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qq\[31\] latch32.vhd(17) " "Info (10041): Inferred latch for \"qq\[31\]\" at latch32.vhd(17)" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "freqcalc/control.vhd 2 1 " "Warning: Using design file freqcalc/control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behav " "Info: Found design unit 1: control-behav" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control freqcalc:inst3\|control:inst " "Info: Elaborating entity \"control\" for hierarchy \"freqcalc:inst3\|control:inst\"" {  } { { "freqcalc.bdf" "inst" { Schematic "E:/nios/chen/FPGACONTROL/freqcalc.bdf" { { 104 232 328 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "freqcalc/cnt32.vhd 2 1 " "Warning: Using design file freqcalc/cnt32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt32-one " "Info: Found design unit 1: cnt32-one" {  } { { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cnt32 " "Info: Found entity 1: cnt32" {  } { { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt32 freqcalc:inst3\|cnt32:inst5 " "Info: Elaborating entity \"cnt32\" for hierarchy \"freqcalc:inst3\|cnt32:inst5\"" {  } { { "freqcalc.bdf" "inst5" { Schematic "E:/nios/chen/FPGACONTROL/freqcalc.bdf" { { 88 496 632 184 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10m div10m:inst7 " "Info: Elaborating entity \"div10m\" for hierarchy \"div10m:inst7\"" {  } { { "FPGACONTROL.bdf" "inst7" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 736 496 632 832 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "frediv_25 inst " "Warning: Block or symbol \"frediv_25\" of instance \"inst\" overlaps another block or symbol" {  } { { "div10m.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/div10m.bdf" { { 96 200 344 192 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div/getandchoose.vhd 2 1 " "Warning: Using design file div/getandchoose.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 getandchoose-one " "Info: Found design unit 1: getandchoose-one" {  } { { "getandchoose.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/getandchoose.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 getandchoose " "Info: Found entity 1: getandchoose" {  } { { "getandchoose.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/getandchoose.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getandchoose div10m:inst7\|getandchoose:inst4 " "Info: Elaborating entity \"getandchoose\" for hierarchy \"div10m:inst7\|getandchoose:inst4\"" {  } { { "div10m.bdf" "inst4" { Schematic "E:/nios/chen/FPGACONTROL/div10m.bdf" { { 96 528 648 192 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s getandchoose.vhd(22) " "Warning (10492): VHDL Process Statement warning at getandchoose.vhd(22): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "getandchoose.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/getandchoose.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div/fre_div1m_64.vhd 2 1 " "Warning: Using design file div/fre_div1m_64.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fre_div1m_64-one " "Info: Found design unit 1: fre_div1m_64-one" {  } { { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fre_div1m_64 " "Info: Found entity 1: fre_div1m_64" {  } { { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_div1m_64 div10m:inst7\|fre_div1m_64:inst3 " "Info: Elaborating entity \"fre_div1m_64\" for hierarchy \"div10m:inst7\|fre_div1m_64:inst3\"" {  } { { "div10m.bdf" "inst3" { Schematic "E:/nios/chen/FPGACONTROL/div10m.bdf" { { 96 392 488 192 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s fre_div1m_64.vhd(25) " "Warning (10492): VHDL Process Statement warning at fre_div1m_64.vhd(25): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div/frediv_25.vhd 2 1 " "Warning: Using design file div/frediv_25.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frediv_25-one " "Info: Found design unit 1: frediv_25-one" {  } { { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frediv_25 " "Info: Found entity 1: frediv_25" {  } { { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frediv_25 div10m:inst7\|frediv_25:inst " "Info: Elaborating entity \"frediv_25\" for hierarchy \"div10m:inst7\|frediv_25:inst\"" {  } { { "div10m.bdf" "inst" { Schematic "E:/nios/chen/FPGACONTROL/div10m.bdf" { { 96 200 344 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "datacarry/ts12.vhd 2 1 " "Warning: Using design file datacarry/ts12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TS12-one " "Info: Found design unit 1: TS12-one" {  } { { "ts12.vhd" "" { Text "e:/nios/chen/fpgacontrol/datacarry/ts12.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TS12 " "Info: Found entity 1: TS12" {  } { { "ts12.vhd" "" { Text "e:/nios/chen/fpgacontrol/datacarry/ts12.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TS12 TS12:inst11 " "Info: Elaborating entity \"TS12\" for hierarchy \"TS12:inst11\"" {  } { { "FPGACONTROL.bdf" "inst11" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 864 504 688 960 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_ad.vhd 2 1 " "Warning: Using design file select/latch_ad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_AD-D2AD " "Info: Found design unit 1: LATCH_AD-D2AD" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_AD " "Info: Found entity 1: LATCH_AD" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_AD LATCH_AD:inst2 " "Info: Elaborating entity \"LATCH_AD\" for hierarchy \"LATCH_AD:inst2\"" {  } { { "FPGACONTROL.bdf" "inst2" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 352 184 376 480 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NADV latch_ad.vhd(23) " "Warning (10492): VHDL Process Statement warning at latch_ad.vhd(23): signal \"NADV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AD latch_ad.vhd(18) " "Warning (10631): VHDL Process Statement warning at latch_ad.vhd(18): inferring latch(es) for signal or variable \"AD\", which holds its previous value in one or more paths through the process" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[0\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[0\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[1\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[1\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[2\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[2\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[3\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[3\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[4\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[4\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[5\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[5\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[6\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[6\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[7\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[7\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[8\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[8\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[9\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[9\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[10\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[10\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[11\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[11\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[12\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[12\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[13\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[13\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[14\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[14\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD\[15\] latch_ad.vhd(18) " "Info (10041): Inferred latch for \"AD\[15\]\" at latch_ad.vhd(18)" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2PORT RAM2PORT:inst17 " "Info: Elaborating entity \"RAM2PORT\" for hierarchy \"RAM2PORT:inst17\"" {  } { { "FPGACONTROL.bdf" "inst17" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 952 -112 144 1088 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM2PORT:inst17\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM2PORT:inst17\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORT.vhd" "altsyncram_component" { Text "E:/nios/chen/FPGACONTROL/RAM2PORT.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM2PORT:inst17\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAM2PORT:inst17\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORT.vhd" "" { Text "E:/nios/chen/FPGACONTROL/RAM2PORT.vhd" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM2PORT:inst17\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAM2PORT:inst17\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM2PORT.vhd" "" { Text "E:/nios/chen/FPGACONTROL/RAM2PORT.vhd" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ao1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8ao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ao1 " "Info: Found entity 1: altsyncram_8ao1" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ao1 RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated " "Info: Elaborating entity \"altsyncram_8ao1\" for hierarchy \"RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dds/phase_acc.vhd 2 1 " "Warning: Using design file dds/phase_acc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_acc-one " "Info: Found design unit 1: phase_acc-one" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 phase_acc " "Info: Found entity 1: phase_acc" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_acc phase_acc:inst12 " "Info: Elaborating entity \"phase_acc\" for hierarchy \"phase_acc:inst12\"" {  } { { "FPGACONTROL.bdf" "inst12" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 1104 368 608 1200 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[15\]\" " "Warning: Converted tri-state node \"D\[15\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[14\]\" " "Warning: Converted tri-state node \"D\[14\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[13\]\" " "Warning: Converted tri-state node \"D\[13\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[12\]\" " "Warning: Converted tri-state node \"D\[12\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[11\]\" " "Warning: Converted tri-state node \"D\[11\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[10\]\" " "Warning: Converted tri-state node \"D\[10\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[9\]\" " "Warning: Converted tri-state node \"D\[9\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[8\]\" " "Warning: Converted tri-state node \"D\[8\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[7\]\" " "Warning: Converted tri-state node \"D\[7\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[6\]\" " "Warning: Converted tri-state node \"D\[6\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[5\]\" " "Warning: Converted tri-state node \"D\[5\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[4\]\" " "Warning: Converted tri-state node \"D\[4\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[3\]\" " "Warning: Converted tri-state node \"D\[3\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[2\]\" " "Warning: Converted tri-state node \"D\[2\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[1\]\" " "Warning: Converted tri-state node \"D\[1\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"D\[0\]\" " "Warning: Converted tri-state node \"D\[0\]\" into a selector" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_DATA:inst1\|DATA\[0\]_99 " "Warning: Latch LATCH_DATA:inst1\|DATA\[0\]_99 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NWE " "Warning: Ports D and ENA on the latch are fed by the same signal NWE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } { 416 128 184 432 "NWE" "" } { 224 112 160 240 "NWE" "" } { 384 488 560 400 "NWE" "" } { 456 496 568 472 "NWE" "" } { 496 488 560 512 "NWE" "" } { 184 712 784 200 "NWE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[15\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[0\]_102 " "Warning: Latch LATCH_AD:inst2\|AD\[0\]_102 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[14\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[13\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[12\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[11\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[10\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[9\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[8\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[7\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[6\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[5\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[4\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[3\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[2\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[1\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_AD:inst2\|AD\[0\]\$latch " "Warning: Latch LATCH_AD:inst2\|AD\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NOE " "Warning: Ports D and ENA on the latch are fed by the same signal NOE" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } { 208 112 160 224 "NOE" "" } { 400 128 184 416 "NOE" "" } { 184 488 560 200 "NOE" "" } { 320 488 560 336 "NOE" "" } { 256 488 560 272 "NOE" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "db/a_graycounter_g86.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/a_graycounter_g86.tdf" 37 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|parity11 " "Info: Register \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|parity11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|sub_parity12a0 " "Info: Register \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|sub_parity12a0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|sub_parity12a1 " "Info: Register \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|sub_parity12a1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|sub_parity12a2 " "Info: Register \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|a_graycounter_41c:wrptr_gp\|sub_parity12a2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div10m:inst7\|getandchoose:inst4\|s\[4\] " "Info: Register \"div10m:inst7\|getandchoose:inst4\|s\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div10m:inst7\|getandchoose:inst4\|s\[5\] " "Info: Register \"div10m:inst7\|getandchoose:inst4\|s\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "PLL80M:inst6\|altpll:altpll_component\|pll " "Info: Adding node \"PLL80M:inst6\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A17 " "Warning (15610): No output dependent on input pin \"A17\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 104 -152 16 120 "A17" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A18 " "Warning (15610): No output dependent on input pin \"A18\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 136 -152 16 152 "A18" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "461 " "Info: Implemented 461 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Info: Implemented 23 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "381 " "Info: Implemented 381 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Info: Implemented 20 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 04 16:58:00 2014 " "Info: Processing ended: Mon Aug 04 16:58:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 04 16:58:01 2014 " "Info: Processing started: Mon Aug 04 16:58:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGACONTROL EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"FPGACONTROL\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL80M:inst6\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"PLL80M:inst6\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL80M:inst6\|altpll:altpll_component\|_clk0 4 1 0 0 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL80M:inst6\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL80M:inst6\|altpll:altpll_component\|_clk1 8 5 0 0 " "Info: Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL80M:inst6\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL80M:inst6\|altpll:altpll_component\|_clk2 8 5 90 6250 " "Info: Implementing clock multiplication of 8, clock division of 5, and phase shift of 90 degrees (6250 ps) for PLL80M:inst6\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a7 " "Info: Atom \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a6 " "Info: Atom \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a5 " "Info: Atom \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a4 " "Info: Atom \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a3 " "Info: Atom \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a2 " "Info: Atom \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a1 " "Info: Atom \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a0 " "Info: Atom \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a11 " "Info: Atom \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a10 " "Info: Atom \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a9 " "Info: Atom \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a8 " "Info: Atom \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 1343 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 1344 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 1345 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK25M (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK25M (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKCARRY " "Info: Destination node CLKCARRY" {  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { CLKCARRY } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKCARRY" } } } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 32 208 712 "CLKCARRY" "" } } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKCARRY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 104 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { CLK25M } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK25M" } } } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 102 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL80M:inst6\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node PLL80M:inst6\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 339 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL80M:inst6\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node PLL80M:inst6\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 339 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL80M:inst6\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node PLL80M:inst6\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 339 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst22  " "Info: Automatically promoted node inst22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D\[7\]~1 " "Info: Destination node D\[7\]~1" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 550 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D\[7\]~0 " "Info: Destination node D\[7\]~0" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 549 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D\[7\]~42 " "Info: Destination node D\[7\]~42" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[7]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 754 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 304 560 624 352 "inst22" "" } } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 491 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freqcalc:inst3\|control:inst\|Mux6~0  " "Info: Automatically promoted node freqcalc:inst3\|control:inst\|Mux6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 32 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { freqcalc:inst3|control:inst|Mux6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 655 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DECODER_ADDR:inst\|CS_FIFO_START  " "Info: Automatically promoted node DECODER_ADDR:inst\|CS_FIFO_START " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 12 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODER_ADDR:inst|CS_FIFO_START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 366 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LATCH_AD:inst2\|AD\[0\]~0  " "Info: Automatically promoted node LATCH_AD:inst2\|AD\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_AD:inst2|AD[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/nios/chen/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 747 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL80M:inst6\|altpll:altpll_component\|pll clk\[1\] CLK40M1 " "Warning: PLL \"PLL80M:inst6\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"CLK40M1\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "PLL80M.vhd" "" { Text "E:/nios/chen/FPGACONTROL/PLL80M.vhd" 155 0 0 } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 512 112 376 696 "inst6" "" } } } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 1200 352 528 1216 "CLK40M1" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL80M:inst6\|altpll:altpll_component\|pll clk\[2\] DACLK " "Warning: PLL \"PLL80M:inst6\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"DACLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "PLL80M.vhd" "" { Text "E:/nios/chen/FPGACONTROL/PLL80M.vhd" 155 0 0 } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 512 112 376 696 "inst6" "" } } } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 544 -160 16 560 "DACLK" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.995 ns register memory " "Info: Estimated most critical path is register to memory delay of 2.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freqcalc:inst3\|latch32:inst2\|qq\[21\] 1 REG LAB_X10_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y6; Fanout = 2; REG Node = 'freqcalc:inst3\|latch32:inst2\|qq\[21\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { freqcalc:inst3|latch32:inst2|qq[21] } "NODE_NAME" } } { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 0.811 ns D\[5\]~6 2 COMB LAB_X10_Y6 1 " "Info: 2: + IC(0.605 ns) + CELL(0.206 ns) = 0.811 ns; Loc. = LAB_X10_Y6; Fanout = 1; COMB Node = 'D\[5\]~6'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { freqcalc:inst3|latch32:inst2|qq[21] D[5]~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.366 ns) 1.618 ns D\[5\]~7 3 COMB LAB_X10_Y6 3 " "Info: 3: + IC(0.441 ns) + CELL(0.366 ns) = 1.618 ns; Loc. = LAB_X10_Y6; Fanout = 3; COMB Node = 'D\[5\]~7'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { D[5]~6 D[5]~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.128 ns) 2.995 ns RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a5~porta_datain_reg0 4 MEM M4K_X11_Y5 1 " "Info: 4: + IC(1.249 ns) + CELL(0.128 ns) = 2.995 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a5~porta_datain_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { D[5]~7 RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 192 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.700 ns ( 23.37 % ) " "Info: Total cell delay = 0.700 ns ( 23.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.295 ns ( 76.63 % ) " "Info: Total interconnect delay = 2.295 ns ( 76.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.995 ns" { freqcalc:inst3|latch32:inst2|qq[21] D[5]~6 D[5]~7 RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a5~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y14 " "Info: Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "39 " "Warning: Found 39 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[15\] 0 " "Info: Pin \"AD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[14\] 0 " "Info: Pin \"AD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[13\] 0 " "Info: Pin \"AD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[12\] 0 " "Info: Pin \"AD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[11\] 0 " "Info: Pin \"AD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[10\] 0 " "Info: Pin \"AD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[9\] 0 " "Info: Pin \"AD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[8\] 0 " "Info: Pin \"AD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[7\] 0 " "Info: Pin \"AD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[6\] 0 " "Info: Pin \"AD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[5\] 0 " "Info: Pin \"AD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[4\] 0 " "Info: Pin \"AD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[3\] 0 " "Info: Pin \"AD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[2\] 0 " "Info: Pin \"AD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[1\] 0 " "Info: Pin \"AD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[0\] 0 " "Info: Pin \"AD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INT4 0 " "Info: Pin \"INT4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLKCARRY 0 " "Info: Pin \"CLKCARRY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACLK 0 " "Info: Pin \"DACLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK40M1 0 " "Info: Pin \"CLK40M1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHASE_TEST 0 " "Info: Pin \"PHASE_TEST\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[7\] 0 " "Info: Pin \"DACD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[6\] 0 " "Info: Pin \"DACD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[5\] 0 " "Info: Pin \"DACD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[4\] 0 " "Info: Pin \"DACD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[3\] 0 " "Info: Pin \"DACD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[2\] 0 " "Info: Pin \"DACD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[1\] 0 " "Info: Pin \"DACD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[0\] 0 " "Info: Pin \"DACD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[31\] 0 " "Info: Pin \"RAMADDR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FRPIN\[31\] 0 " "Info: Pin \"FRPIN\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FRPIN\[30\] 0 " "Info: Pin \"FRPIN\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FRPIN\[29\] 0 " "Info: Pin \"FRPIN\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FRPIN\[28\] 0 " "Info: Pin \"FRPIN\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FRPIN\[27\] 0 " "Info: Pin \"FRPIN\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FRPIN\[26\] 0 " "Info: Pin \"FRPIN\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FRPIN\[25\] 0 " "Info: Pin \"FRPIN\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FRPIN\[24\] 0 " "Info: Pin \"FRPIN\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FRPIN\[23\] 0 " "Info: Pin \"FRPIN\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/nios/chen/FPGACONTROL/FPGACONTROL.fit.smsg " "Info: Generated suppressed messages file E:/nios/chen/FPGACONTROL/FPGACONTROL.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Info: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 04 16:58:05 2014 " "Info: Processing ended: Mon Aug 04 16:58:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 04 16:58:06 2014 " "Info: Processing started: Mon Aug 04 16:58:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 04 16:58:07 2014 " "Info: Processing ended: Mon Aug 04 16:58:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 04 16:58:08 2014 " "Info: Processing started: Mon Aug 04 16:58:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[0\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[0\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[1\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[1\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[1\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[1\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[2\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[2\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[3\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[3\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[3\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[3\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[4\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[4\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[5\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[5\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[5\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[5\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[6\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[6\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[7\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[7\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[7\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[7\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[0\]_99 " "Warning: Node \"LATCH_DATA:inst1\|DATA\[0\]_99\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[0\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[0\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[16\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[16\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[0\]_102 " "Warning: Node \"LATCH_AD:inst2\|AD\[0\]_102\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[0\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[0\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[1\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[1\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[2\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[2\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[3\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[3\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[4\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[4\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[5\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[5\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[6\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[6\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[7\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[7\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[17\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[17\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[2\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[2\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[18\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[18\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[19\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[19\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[20\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[20\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[4\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[4\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[21\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[21\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[22\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[22\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[6\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[6\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[23\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[23\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[8\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[8\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[8\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[8\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[9\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[9\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[9\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[9\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[10\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[10\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[11\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[11\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[11\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[11\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[12\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[12\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[13\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[13\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[9\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[9\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[14\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[14\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[15\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[15\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[11\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[11\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[12\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[12\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[8\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[8\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[24\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[24\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[25\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[25\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[10\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[10\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[26\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[26\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[27\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[27\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[12\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[12\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[28\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[28\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[13\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[13\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[29\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[29\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[14\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[14\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst1\|DATA\[15\]\$latch " "Warning: Node \"LATCH_DATA:inst1\|DATA\[15\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[13\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[13\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_AD:inst2\|AD\[10\]\$latch " "Warning: Node \"LATCH_AD:inst2\|AD\[10\]\$latch\" is a latch" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[30\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[30\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[14\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[14\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[31\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[31\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "freqcalc:inst3\|latch32:inst2\|qq\[15\] " "Warning: Node \"freqcalc:inst3\|latch32:inst2\|qq\[15\]\" is a latch" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "NADV " "Info: Assuming node \"NADV\" is an undefined clock" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NADV" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NOE " "Info: Assuming node \"NOE\" is an undefined clock" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NOE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NWE " "Info: Assuming node \"NWE\" is an undefined clock" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "COUT " "Info: Assuming node \"COUT\" is an undefined clock" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 360 -152 16 376 "COUT" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "41 " "Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "DECODER_ADDR:inst\|CS_FIFO_START~0 " "Info: Detected gated clock \"DECODER_ADDR:inst\|CS_FIFO_START~0\" as buffer" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 12 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODER_ADDR:inst\|CS_FIFO_START~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODER_ADDR:inst\|CS_FIFO_START " "Info: Detected gated clock \"DECODER_ADDR:inst\|CS_FIFO_START\" as buffer" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 12 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODER_ADDR:inst\|CS_FIFO_START" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div10m:inst7\|frediv_25:inst\|clk1 " "Info: Detected ripple clock \"div10m:inst7\|frediv_25:inst\|clk1\" as buffer" {  } { { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 14 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "div10m:inst7\|frediv_25:inst\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div10m:inst7\|frediv_25:inst\|clk2 " "Info: Detected ripple clock \"div10m:inst7\|frediv_25:inst\|clk2\" as buffer" {  } { { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 14 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "div10m:inst7\|frediv_25:inst\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div10m:inst7\|frediv_25:inst\|clk_out " "Info: Detected gated clock \"div10m:inst7\|frediv_25:inst\|clk_out\" as buffer" {  } { { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 9 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "div10m:inst7\|frediv_25:inst\|clk_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div10m:inst7\|fre_div1m_64:inst3\|s\[14\] " "Info: Detected ripple clock \"div10m:inst7\|fre_div1m_64:inst3\|s\[14\]\" as buffer" {  } { { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "div10m:inst7\|fre_div1m_64:inst3\|s\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div10m:inst7\|getandchoose:inst4\|s\[3\] " "Info: Detected ripple clock \"div10m:inst7\|getandchoose:inst4\|s\[3\]\" as buffer" {  } { { "getandchoose.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/getandchoose.vhd" 15 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "div10m:inst7\|getandchoose:inst4\|s\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20~0 " "Info: Detected gated clock \"inst20~0\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freqcalc:inst3\|control:inst\|current_state\[1\] " "Info: Detected ripple clock \"freqcalc:inst3\|control:inst\|current_state\[1\]\" as buffer" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqcalc:inst3\|control:inst\|current_state\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freqcalc:inst3\|control:inst\|current_state\[2\] " "Info: Detected ripple clock \"freqcalc:inst3\|control:inst\|current_state\[2\]\" as buffer" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqcalc:inst3\|control:inst\|current_state\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freqcalc:inst3\|control:inst\|current_state\[3\] " "Info: Detected ripple clock \"freqcalc:inst3\|control:inst\|current_state\[3\]\" as buffer" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqcalc:inst3\|control:inst\|current_state\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freqcalc:inst3\|control:inst\|current_state\[0\] " "Info: Detected ripple clock \"freqcalc:inst3\|control:inst\|current_state\[0\]\" as buffer" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqcalc:inst3\|control:inst\|current_state\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20~2 " "Info: Detected gated clock \"inst20~2\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20~1 " "Info: Detected gated clock \"inst20~1\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LATCH_AD:inst2\|AD\[0\]~0 " "Info: Detected gated clock \"LATCH_AD:inst2\|AD\[0\]~0\" as buffer" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_AD:inst2\|AD\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODER_ADDR:inst\|Equal0~0 " "Info: Detected gated clock \"DECODER_ADDR:inst\|Equal0~0\" as buffer" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 24 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODER_ADDR:inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODER_ADDR:inst\|Equal0~1 " "Info: Detected gated clock \"DECODER_ADDR:inst\|Equal0~1\" as buffer" {  } { { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 24 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODER_ADDR:inst\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "freqcalc:inst3\|control:inst\|Mux6~0 " "Info: Detected gated clock \"freqcalc:inst3\|control:inst\|Mux6~0\" as buffer" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 32 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "freqcalc:inst3\|control:inst\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst22~2 " "Info: Detected gated clock \"inst22~2\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 304 560 624 352 "inst22" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[12\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[12\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[11\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[11\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[10\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[10\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[13\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[13\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[15\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[15\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[14\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[14\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[9\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[9\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst22 " "Info: Detected gated clock \"inst22\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 304 560 624 352 "inst22" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LATCH_DATA:inst1\|DATA\[0\]~0 " "Info: Detected gated clock \"LATCH_DATA:inst1\|DATA\[0\]~0\" as buffer" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_DATA:inst1\|DATA\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|nCS " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|nCS\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 12 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|nCS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst14~2 " "Info: Detected gated clock \"inst14~2\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 440 568 632 488 "inst14" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst14~3 " "Info: Detected gated clock \"inst14~3\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 440 568 632 488 "inst14" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[8\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[8\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[7\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[7\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[6\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[6\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[5\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[5\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[4\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[4\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[3\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[3\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[2\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[2\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[1\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[1\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst9\|ADDR\[0\] " "Info: Detected ripple clock \"LATCH_ADDR:inst9\|ADDR\[0\]\" as buffer" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst9\|ADDR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk0 register div10m:inst7\|fre_div1m_64:inst3\|s\[0\] register div10m:inst7\|fre_div1m_64:inst3\|s\[13\] 5.269 ns " "Info: Slack time is 5.269 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" between source register \"div10m:inst7\|fre_div1m_64:inst3\|s\[0\]\" and destination register \"div10m:inst7\|fre_div1m_64:inst3\|s\[13\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "211.37 MHz 4.731 ns " "Info: Fmax is 211.37 MHz (period= 4.731 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.669 ns + Largest register register " "Info: + Largest register to register requirement is 9.669 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.757 ns " "Info: + Latch edge is 7.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk0 10.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk0 10.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.067 ns + Largest " "Info: + Largest clock skew is -0.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk0 destination 4.632 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" to destination register is 4.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.970 ns) 2.636 ns div10m:inst7\|frediv_25:inst\|clk2 3 REG LCFF_X26_Y7_N15 1 " "Info: 3: + IC(0.829 ns) + CELL(0.970 ns) = 2.636 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 1; REG Node = 'div10m:inst7\|frediv_25:inst\|clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.319 ns) 3.424 ns div10m:inst7\|frediv_25:inst\|clk_out 4 COMB LCCOMB_X26_Y7_N30 15 " "Info: 4: + IC(0.469 ns) + CELL(0.319 ns) = 3.424 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 15; COMB Node = 'div10m:inst7\|frediv_25:inst\|clk_out'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.666 ns) 4.632 ns div10m:inst7\|fre_div1m_64:inst3\|s\[13\] 5 REG LCFF_X26_Y7_N21 3 " "Info: 5: + IC(0.542 ns) + CELL(0.666 ns) = 4.632 ns; Loc. = LCFF_X26_Y7_N21; Fanout = 3; REG Node = 'div10m:inst7\|fre_div1m_64:inst3\|s\[13\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 42.21 % ) " "Info: Total cell delay = 1.955 ns ( 42.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.677 ns ( 57.79 % ) " "Info: Total interconnect delay = 2.677 ns ( 57.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.632 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.632 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[13] {} } { 0.000ns 0.837ns 0.829ns 0.469ns 0.542ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk0 source 4.699 ns - Longest register " "Info: - Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" to source register is 4.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.970 ns) 2.636 ns div10m:inst7\|frediv_25:inst\|clk1 3 REG LCFF_X27_Y7_N31 1 " "Info: 3: + IC(0.829 ns) + CELL(0.970 ns) = 2.636 ns; Loc. = LCFF_X27_Y7_N31; Fanout = 1; REG Node = 'div10m:inst7\|frediv_25:inst\|clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.206 ns) 3.491 ns div10m:inst7\|frediv_25:inst\|clk_out 4 COMB LCCOMB_X26_Y7_N30 15 " "Info: 4: + IC(0.649 ns) + CELL(0.206 ns) = 3.491 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 15; COMB Node = 'div10m:inst7\|frediv_25:inst\|clk_out'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.666 ns) 4.699 ns div10m:inst7\|fre_div1m_64:inst3\|s\[0\] 5 REG LCFF_X26_Y7_N11 3 " "Info: 5: + IC(0.542 ns) + CELL(0.666 ns) = 4.699 ns; Loc. = LCFF_X26_Y7_N11; Fanout = 3; REG Node = 'div10m:inst7\|fre_div1m_64:inst3\|s\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[0] } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.842 ns ( 39.20 % ) " "Info: Total cell delay = 1.842 ns ( 39.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.857 ns ( 60.80 % ) " "Info: Total interconnect delay = 2.857 ns ( 60.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.699 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.699 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[0] {} } { 0.000ns 0.837ns 0.829ns 0.649ns 0.542ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.632 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.632 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[13] {} } { 0.000ns 0.837ns 0.829ns 0.469ns 0.542ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.699 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.699 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[0] {} } { 0.000ns 0.837ns 0.829ns 0.649ns 0.542ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.632 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.632 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[13] {} } { 0.000ns 0.837ns 0.829ns 0.469ns 0.542ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.699 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.699 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[0] {} } { 0.000ns 0.837ns 0.829ns 0.649ns 0.542ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.400 ns - Longest register register " "Info: - Longest register to register delay is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div10m:inst7\|fre_div1m_64:inst3\|s\[0\] 1 REG LCFF_X26_Y7_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N11; Fanout = 3; REG Node = 'div10m:inst7\|fre_div1m_64:inst3\|s\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { div10m:inst7|fre_div1m_64:inst3|s[0] } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.596 ns) 1.349 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~1 2 COMB LCCOMB_X25_Y7_N0 2 " "Info: 2: + IC(0.753 ns) + CELL(0.596 ns) = 1.349 ns; Loc. = LCCOMB_X25_Y7_N0; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { div10m:inst7|fre_div1m_64:inst3|s[0] div10m:inst7|fre_div1m_64:inst3|Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.435 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~3 3 COMB LCCOMB_X25_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.435 ns; Loc. = LCCOMB_X25_Y7_N2; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~3'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~1 div10m:inst7|fre_div1m_64:inst3|Add0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.521 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~5 4 COMB LCCOMB_X25_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.521 ns; Loc. = LCCOMB_X25_Y7_N4; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~5'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~3 div10m:inst7|fre_div1m_64:inst3|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.607 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~7 5 COMB LCCOMB_X25_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.607 ns; Loc. = LCCOMB_X25_Y7_N6; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~7'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~5 div10m:inst7|fre_div1m_64:inst3|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.693 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~9 6 COMB LCCOMB_X25_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.693 ns; Loc. = LCCOMB_X25_Y7_N8; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~9'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~7 div10m:inst7|fre_div1m_64:inst3|Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.779 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~11 7 COMB LCCOMB_X25_Y7_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.779 ns; Loc. = LCCOMB_X25_Y7_N10; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~11'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~9 div10m:inst7|fre_div1m_64:inst3|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.865 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~13 8 COMB LCCOMB_X25_Y7_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.865 ns; Loc. = LCCOMB_X25_Y7_N12; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~13'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~11 div10m:inst7|fre_div1m_64:inst3|Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.055 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~15 9 COMB LCCOMB_X25_Y7_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.055 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~15'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~13 div10m:inst7|fre_div1m_64:inst3|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.141 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~17 10 COMB LCCOMB_X25_Y7_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.141 ns; Loc. = LCCOMB_X25_Y7_N16; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~17'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~15 div10m:inst7|fre_div1m_64:inst3|Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.227 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~19 11 COMB LCCOMB_X25_Y7_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.227 ns; Loc. = LCCOMB_X25_Y7_N18; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~19'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~17 div10m:inst7|fre_div1m_64:inst3|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.313 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~21 12 COMB LCCOMB_X25_Y7_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.313 ns; Loc. = LCCOMB_X25_Y7_N20; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~21'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~19 div10m:inst7|fre_div1m_64:inst3|Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.399 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~23 13 COMB LCCOMB_X25_Y7_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.399 ns; Loc. = LCCOMB_X25_Y7_N22; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~23'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~21 div10m:inst7|fre_div1m_64:inst3|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.485 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~25 14 COMB LCCOMB_X25_Y7_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.485 ns; Loc. = LCCOMB_X25_Y7_N24; Fanout = 2; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~25'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~23 div10m:inst7|fre_div1m_64:inst3|Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.991 ns div10m:inst7\|fre_div1m_64:inst3\|Add0~26 15 COMB LCCOMB_X25_Y7_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 2.991 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 1; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|Add0~26'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~25 div10m:inst7|fre_div1m_64:inst3|Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/temp/quartusii11/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.624 ns) 4.292 ns div10m:inst7\|fre_div1m_64:inst3\|s~1 16 COMB LCCOMB_X26_Y7_N20 1 " "Info: 16: + IC(0.677 ns) + CELL(0.624 ns) = 4.292 ns; Loc. = LCCOMB_X26_Y7_N20; Fanout = 1; COMB Node = 'div10m:inst7\|fre_div1m_64:inst3\|s~1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { div10m:inst7|fre_div1m_64:inst3|Add0~26 div10m:inst7|fre_div1m_64:inst3|s~1 } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.400 ns div10m:inst7\|fre_div1m_64:inst3\|s\[13\] 17 REG LCFF_X26_Y7_N21 3 " "Info: 17: + IC(0.000 ns) + CELL(0.108 ns) = 4.400 ns; Loc. = LCFF_X26_Y7_N21; Fanout = 3; REG Node = 'div10m:inst7\|fre_div1m_64:inst3\|s\[13\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { div10m:inst7|fre_div1m_64:inst3|s~1 div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.970 ns ( 67.50 % ) " "Info: Total cell delay = 2.970 ns ( 67.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.430 ns ( 32.50 % ) " "Info: Total interconnect delay = 1.430 ns ( 32.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { div10m:inst7|fre_div1m_64:inst3|s[0] div10m:inst7|fre_div1m_64:inst3|Add0~1 div10m:inst7|fre_div1m_64:inst3|Add0~3 div10m:inst7|fre_div1m_64:inst3|Add0~5 div10m:inst7|fre_div1m_64:inst3|Add0~7 div10m:inst7|fre_div1m_64:inst3|Add0~9 div10m:inst7|fre_div1m_64:inst3|Add0~11 div10m:inst7|fre_div1m_64:inst3|Add0~13 div10m:inst7|fre_div1m_64:inst3|Add0~15 div10m:inst7|fre_div1m_64:inst3|Add0~17 div10m:inst7|fre_div1m_64:inst3|Add0~19 div10m:inst7|fre_div1m_64:inst3|Add0~21 div10m:inst7|fre_div1m_64:inst3|Add0~23 div10m:inst7|fre_div1m_64:inst3|Add0~25 div10m:inst7|fre_div1m_64:inst3|Add0~26 div10m:inst7|fre_div1m_64:inst3|s~1 div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { div10m:inst7|fre_div1m_64:inst3|s[0] {} div10m:inst7|fre_div1m_64:inst3|Add0~1 {} div10m:inst7|fre_div1m_64:inst3|Add0~3 {} div10m:inst7|fre_div1m_64:inst3|Add0~5 {} div10m:inst7|fre_div1m_64:inst3|Add0~7 {} div10m:inst7|fre_div1m_64:inst3|Add0~9 {} div10m:inst7|fre_div1m_64:inst3|Add0~11 {} div10m:inst7|fre_div1m_64:inst3|Add0~13 {} div10m:inst7|fre_div1m_64:inst3|Add0~15 {} div10m:inst7|fre_div1m_64:inst3|Add0~17 {} div10m:inst7|fre_div1m_64:inst3|Add0~19 {} div10m:inst7|fre_div1m_64:inst3|Add0~21 {} div10m:inst7|fre_div1m_64:inst3|Add0~23 {} div10m:inst7|fre_div1m_64:inst3|Add0~25 {} div10m:inst7|fre_div1m_64:inst3|Add0~26 {} div10m:inst7|fre_div1m_64:inst3|s~1 {} div10m:inst7|fre_div1m_64:inst3|s[13] {} } { 0.000ns 0.753ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.632 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.632 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[13] {} } { 0.000ns 0.837ns 0.829ns 0.469ns 0.542ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.699 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.699 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[0] {} } { 0.000ns 0.837ns 0.829ns 0.649ns 0.542ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { div10m:inst7|fre_div1m_64:inst3|s[0] div10m:inst7|fre_div1m_64:inst3|Add0~1 div10m:inst7|fre_div1m_64:inst3|Add0~3 div10m:inst7|fre_div1m_64:inst3|Add0~5 div10m:inst7|fre_div1m_64:inst3|Add0~7 div10m:inst7|fre_div1m_64:inst3|Add0~9 div10m:inst7|fre_div1m_64:inst3|Add0~11 div10m:inst7|fre_div1m_64:inst3|Add0~13 div10m:inst7|fre_div1m_64:inst3|Add0~15 div10m:inst7|fre_div1m_64:inst3|Add0~17 div10m:inst7|fre_div1m_64:inst3|Add0~19 div10m:inst7|fre_div1m_64:inst3|Add0~21 div10m:inst7|fre_div1m_64:inst3|Add0~23 div10m:inst7|fre_div1m_64:inst3|Add0~25 div10m:inst7|fre_div1m_64:inst3|Add0~26 div10m:inst7|fre_div1m_64:inst3|s~1 div10m:inst7|fre_div1m_64:inst3|s[13] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.400 ns" { div10m:inst7|fre_div1m_64:inst3|s[0] {} div10m:inst7|fre_div1m_64:inst3|Add0~1 {} div10m:inst7|fre_div1m_64:inst3|Add0~3 {} div10m:inst7|fre_div1m_64:inst3|Add0~5 {} div10m:inst7|fre_div1m_64:inst3|Add0~7 {} div10m:inst7|fre_div1m_64:inst3|Add0~9 {} div10m:inst7|fre_div1m_64:inst3|Add0~11 {} div10m:inst7|fre_div1m_64:inst3|Add0~13 {} div10m:inst7|fre_div1m_64:inst3|Add0~15 {} div10m:inst7|fre_div1m_64:inst3|Add0~17 {} div10m:inst7|fre_div1m_64:inst3|Add0~19 {} div10m:inst7|fre_div1m_64:inst3|Add0~21 {} div10m:inst7|fre_div1m_64:inst3|Add0~23 {} div10m:inst7|fre_div1m_64:inst3|Add0~25 {} div10m:inst7|fre_div1m_64:inst3|Add0~26 {} div10m:inst7|fre_div1m_64:inst3|s~1 {} div10m:inst7|fre_div1m_64:inst3|s[13] {} } { 0.000ns 0.753ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 register phase_acc:inst12\|acc\[0\] register phase_acc:inst12\|acc\[31\] 20.209 ns " "Info: Slack time is 20.209 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" between source register \"phase_acc:inst12\|acc\[0\]\" and destination register \"phase_acc:inst12\|acc\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "208.72 MHz 4.791 ns " "Info: Fmax is 208.72 MHz (period= 4.791 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.730 ns + Largest register register " "Info: + Largest register to register requirement is 24.730 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.757 ns " "Info: + Latch edge is 22.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns + Largest " "Info: + Largest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 destination 2.328 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to destination register is 2.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 2.328 ns phase_acc:inst12\|acc\[31\] 3 REG LCFF_X10_Y8_N31 3 " "Info: 3: + IC(0.825 ns) + CELL(0.666 ns) = 2.328 ns; Loc. = LCFF_X10_Y8_N31; Fanout = 3; REG Node = 'phase_acc:inst12\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.61 % ) " "Info: Total cell delay = 0.666 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.662 ns ( 71.39 % ) " "Info: Total interconnect delay = 1.662 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 source 2.334 ns - Longest register " "Info: - Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to source register is 2.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.334 ns phase_acc:inst12\|acc\[0\] 3 REG LCFF_X10_Y9_N1 2 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.334 ns; Loc. = LCFF_X10_Y9_N1; Fanout = 2; REG Node = 'phase_acc:inst12\|acc\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[0] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.53 % ) " "Info: Total cell delay = 0.666 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.668 ns ( 71.47 % ) " "Info: Total interconnect delay = 1.668 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[0] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[0] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[0] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.521 ns - Longest register register " "Info: - Longest register to register delay is 4.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase_acc:inst12\|acc\[0\] 1 REG LCFF_X10_Y9_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y9_N1; Fanout = 2; REG Node = 'phase_acc:inst12\|acc\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_acc:inst12|acc[0] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.596 ns) 1.030 ns phase_acc:inst12\|acc\[0\]~33 2 COMB LCCOMB_X10_Y9_N0 2 " "Info: 2: + IC(0.434 ns) + CELL(0.596 ns) = 1.030 ns; Loc. = LCCOMB_X10_Y9_N0; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[0\]~33'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { phase_acc:inst12|acc[0] phase_acc:inst12|acc[0]~33 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.116 ns phase_acc:inst12\|acc\[1\]~35 3 COMB LCCOMB_X10_Y9_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.116 ns; Loc. = LCCOMB_X10_Y9_N2; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[1\]~35'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[0]~33 phase_acc:inst12|acc[1]~35 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.202 ns phase_acc:inst12\|acc\[2\]~37 4 COMB LCCOMB_X10_Y9_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.202 ns; Loc. = LCCOMB_X10_Y9_N4; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[2\]~37'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[1]~35 phase_acc:inst12|acc[2]~37 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.288 ns phase_acc:inst12\|acc\[3\]~39 5 COMB LCCOMB_X10_Y9_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.288 ns; Loc. = LCCOMB_X10_Y9_N6; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[3\]~39'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[2]~37 phase_acc:inst12|acc[3]~39 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.374 ns phase_acc:inst12\|acc\[4\]~41 6 COMB LCCOMB_X10_Y9_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.374 ns; Loc. = LCCOMB_X10_Y9_N8; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[4\]~41'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[3]~39 phase_acc:inst12|acc[4]~41 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.460 ns phase_acc:inst12\|acc\[5\]~43 7 COMB LCCOMB_X10_Y9_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.460 ns; Loc. = LCCOMB_X10_Y9_N10; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[5\]~43'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[4]~41 phase_acc:inst12|acc[5]~43 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.546 ns phase_acc:inst12\|acc\[6\]~45 8 COMB LCCOMB_X10_Y9_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.546 ns; Loc. = LCCOMB_X10_Y9_N12; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[6\]~45'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[5]~43 phase_acc:inst12|acc[6]~45 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.736 ns phase_acc:inst12\|acc\[7\]~47 9 COMB LCCOMB_X10_Y9_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 1.736 ns; Loc. = LCCOMB_X10_Y9_N14; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[7\]~47'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { phase_acc:inst12|acc[6]~45 phase_acc:inst12|acc[7]~47 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.822 ns phase_acc:inst12\|acc\[8\]~49 10 COMB LCCOMB_X10_Y9_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.822 ns; Loc. = LCCOMB_X10_Y9_N16; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[8\]~49'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[7]~47 phase_acc:inst12|acc[8]~49 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.908 ns phase_acc:inst12\|acc\[9\]~51 11 COMB LCCOMB_X10_Y9_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.908 ns; Loc. = LCCOMB_X10_Y9_N18; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[9\]~51'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[8]~49 phase_acc:inst12|acc[9]~51 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.994 ns phase_acc:inst12\|acc\[10\]~53 12 COMB LCCOMB_X10_Y9_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 1.994 ns; Loc. = LCCOMB_X10_Y9_N20; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[10\]~53'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[9]~51 phase_acc:inst12|acc[10]~53 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.080 ns phase_acc:inst12\|acc\[11\]~55 13 COMB LCCOMB_X10_Y9_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.080 ns; Loc. = LCCOMB_X10_Y9_N22; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[11\]~55'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[10]~53 phase_acc:inst12|acc[11]~55 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.166 ns phase_acc:inst12\|acc\[12\]~57 14 COMB LCCOMB_X10_Y9_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.166 ns; Loc. = LCCOMB_X10_Y9_N24; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[12\]~57'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[11]~55 phase_acc:inst12|acc[12]~57 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.252 ns phase_acc:inst12\|acc\[13\]~59 15 COMB LCCOMB_X10_Y9_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.252 ns; Loc. = LCCOMB_X10_Y9_N26; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[13\]~59'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[12]~57 phase_acc:inst12|acc[13]~59 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.338 ns phase_acc:inst12\|acc\[14\]~61 16 COMB LCCOMB_X10_Y9_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.338 ns; Loc. = LCCOMB_X10_Y9_N28; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[14\]~61'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[13]~59 phase_acc:inst12|acc[14]~61 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.513 ns phase_acc:inst12\|acc\[15\]~63 17 COMB LCCOMB_X10_Y9_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 2.513 ns; Loc. = LCCOMB_X10_Y9_N30; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[15\]~63'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { phase_acc:inst12|acc[14]~61 phase_acc:inst12|acc[15]~63 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.599 ns phase_acc:inst12\|acc\[16\]~65 18 COMB LCCOMB_X10_Y8_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.599 ns; Loc. = LCCOMB_X10_Y8_N0; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[16\]~65'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[15]~63 phase_acc:inst12|acc[16]~65 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.685 ns phase_acc:inst12\|acc\[17\]~67 19 COMB LCCOMB_X10_Y8_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.685 ns; Loc. = LCCOMB_X10_Y8_N2; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[17\]~67'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[16]~65 phase_acc:inst12|acc[17]~67 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.771 ns phase_acc:inst12\|acc\[18\]~69 20 COMB LCCOMB_X10_Y8_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.771 ns; Loc. = LCCOMB_X10_Y8_N4; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[18\]~69'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[17]~67 phase_acc:inst12|acc[18]~69 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.857 ns phase_acc:inst12\|acc\[19\]~71 21 COMB LCCOMB_X10_Y8_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 2.857 ns; Loc. = LCCOMB_X10_Y8_N6; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[19\]~71'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[18]~69 phase_acc:inst12|acc[19]~71 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.943 ns phase_acc:inst12\|acc\[20\]~73 22 COMB LCCOMB_X10_Y8_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 2.943 ns; Loc. = LCCOMB_X10_Y8_N8; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[20\]~73'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[19]~71 phase_acc:inst12|acc[20]~73 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.029 ns phase_acc:inst12\|acc\[21\]~75 23 COMB LCCOMB_X10_Y8_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.029 ns; Loc. = LCCOMB_X10_Y8_N10; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[21\]~75'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[20]~73 phase_acc:inst12|acc[21]~75 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.115 ns phase_acc:inst12\|acc\[22\]~77 24 COMB LCCOMB_X10_Y8_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.115 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[22\]~77'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[21]~75 phase_acc:inst12|acc[22]~77 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.305 ns phase_acc:inst12\|acc\[23\]~79 25 COMB LCCOMB_X10_Y8_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 3.305 ns; Loc. = LCCOMB_X10_Y8_N14; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[23\]~79'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { phase_acc:inst12|acc[22]~77 phase_acc:inst12|acc[23]~79 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.391 ns phase_acc:inst12\|acc\[24\]~81 26 COMB LCCOMB_X10_Y8_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.391 ns; Loc. = LCCOMB_X10_Y8_N16; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[24\]~81'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[23]~79 phase_acc:inst12|acc[24]~81 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.477 ns phase_acc:inst12\|acc\[25\]~83 27 COMB LCCOMB_X10_Y8_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.477 ns; Loc. = LCCOMB_X10_Y8_N18; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[25\]~83'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[24]~81 phase_acc:inst12|acc[25]~83 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.563 ns phase_acc:inst12\|acc\[26\]~85 28 COMB LCCOMB_X10_Y8_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.563 ns; Loc. = LCCOMB_X10_Y8_N20; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[26\]~85'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[25]~83 phase_acc:inst12|acc[26]~85 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.649 ns phase_acc:inst12\|acc\[27\]~87 29 COMB LCCOMB_X10_Y8_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.649 ns; Loc. = LCCOMB_X10_Y8_N22; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[27\]~87'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[26]~85 phase_acc:inst12|acc[27]~87 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.735 ns phase_acc:inst12\|acc\[28\]~89 30 COMB LCCOMB_X10_Y8_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 3.735 ns; Loc. = LCCOMB_X10_Y8_N24; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[28\]~89'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[27]~87 phase_acc:inst12|acc[28]~89 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.821 ns phase_acc:inst12\|acc\[29\]~91 31 COMB LCCOMB_X10_Y8_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 3.821 ns; Loc. = LCCOMB_X10_Y8_N26; Fanout = 2; COMB Node = 'phase_acc:inst12\|acc\[29\]~91'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[28]~89 phase_acc:inst12|acc[29]~91 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.907 ns phase_acc:inst12\|acc\[30\]~93 32 COMB LCCOMB_X10_Y8_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 3.907 ns; Loc. = LCCOMB_X10_Y8_N28; Fanout = 1; COMB Node = 'phase_acc:inst12\|acc\[30\]~93'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst12|acc[29]~91 phase_acc:inst12|acc[30]~93 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.413 ns phase_acc:inst12\|acc\[31\]~94 33 COMB LCCOMB_X10_Y8_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 4.413 ns; Loc. = LCCOMB_X10_Y8_N30; Fanout = 1; COMB Node = 'phase_acc:inst12\|acc\[31\]~94'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { phase_acc:inst12|acc[30]~93 phase_acc:inst12|acc[31]~94 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.521 ns phase_acc:inst12\|acc\[31\] 34 REG LCFF_X10_Y8_N31 3 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 4.521 ns; Loc. = LCFF_X10_Y8_N31; Fanout = 3; REG Node = 'phase_acc:inst12\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { phase_acc:inst12|acc[31]~94 phase_acc:inst12|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 90.40 % ) " "Info: Total cell delay = 4.087 ns ( 90.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.434 ns ( 9.60 % ) " "Info: Total interconnect delay = 0.434 ns ( 9.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.521 ns" { phase_acc:inst12|acc[0] phase_acc:inst12|acc[0]~33 phase_acc:inst12|acc[1]~35 phase_acc:inst12|acc[2]~37 phase_acc:inst12|acc[3]~39 phase_acc:inst12|acc[4]~41 phase_acc:inst12|acc[5]~43 phase_acc:inst12|acc[6]~45 phase_acc:inst12|acc[7]~47 phase_acc:inst12|acc[8]~49 phase_acc:inst12|acc[9]~51 phase_acc:inst12|acc[10]~53 phase_acc:inst12|acc[11]~55 phase_acc:inst12|acc[12]~57 phase_acc:inst12|acc[13]~59 phase_acc:inst12|acc[14]~61 phase_acc:inst12|acc[15]~63 phase_acc:inst12|acc[16]~65 phase_acc:inst12|acc[17]~67 phase_acc:inst12|acc[18]~69 phase_acc:inst12|acc[19]~71 phase_acc:inst12|acc[20]~73 phase_acc:inst12|acc[21]~75 phase_acc:inst12|acc[22]~77 phase_acc:inst12|acc[23]~79 phase_acc:inst12|acc[24]~81 phase_acc:inst12|acc[25]~83 phase_acc:inst12|acc[26]~85 phase_acc:inst12|acc[27]~87 phase_acc:inst12|acc[28]~89 phase_acc:inst12|acc[29]~91 phase_acc:inst12|acc[30]~93 phase_acc:inst12|acc[31]~94 phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.521 ns" { phase_acc:inst12|acc[0] {} phase_acc:inst12|acc[0]~33 {} phase_acc:inst12|acc[1]~35 {} phase_acc:inst12|acc[2]~37 {} phase_acc:inst12|acc[3]~39 {} phase_acc:inst12|acc[4]~41 {} phase_acc:inst12|acc[5]~43 {} phase_acc:inst12|acc[6]~45 {} phase_acc:inst12|acc[7]~47 {} phase_acc:inst12|acc[8]~49 {} phase_acc:inst12|acc[9]~51 {} phase_acc:inst12|acc[10]~53 {} phase_acc:inst12|acc[11]~55 {} phase_acc:inst12|acc[12]~57 {} phase_acc:inst12|acc[13]~59 {} phase_acc:inst12|acc[14]~61 {} phase_acc:inst12|acc[15]~63 {} phase_acc:inst12|acc[16]~65 {} phase_acc:inst12|acc[17]~67 {} phase_acc:inst12|acc[18]~69 {} phase_acc:inst12|acc[19]~71 {} phase_acc:inst12|acc[20]~73 {} phase_acc:inst12|acc[21]~75 {} phase_acc:inst12|acc[22]~77 {} phase_acc:inst12|acc[23]~79 {} phase_acc:inst12|acc[24]~81 {} phase_acc:inst12|acc[25]~83 {} phase_acc:inst12|acc[26]~85 {} phase_acc:inst12|acc[27]~87 {} phase_acc:inst12|acc[28]~89 {} phase_acc:inst12|acc[29]~91 {} phase_acc:inst12|acc[30]~93 {} phase_acc:inst12|acc[31]~94 {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.334 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[0] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.521 ns" { phase_acc:inst12|acc[0] phase_acc:inst12|acc[0]~33 phase_acc:inst12|acc[1]~35 phase_acc:inst12|acc[2]~37 phase_acc:inst12|acc[3]~39 phase_acc:inst12|acc[4]~41 phase_acc:inst12|acc[5]~43 phase_acc:inst12|acc[6]~45 phase_acc:inst12|acc[7]~47 phase_acc:inst12|acc[8]~49 phase_acc:inst12|acc[9]~51 phase_acc:inst12|acc[10]~53 phase_acc:inst12|acc[11]~55 phase_acc:inst12|acc[12]~57 phase_acc:inst12|acc[13]~59 phase_acc:inst12|acc[14]~61 phase_acc:inst12|acc[15]~63 phase_acc:inst12|acc[16]~65 phase_acc:inst12|acc[17]~67 phase_acc:inst12|acc[18]~69 phase_acc:inst12|acc[19]~71 phase_acc:inst12|acc[20]~73 phase_acc:inst12|acc[21]~75 phase_acc:inst12|acc[22]~77 phase_acc:inst12|acc[23]~79 phase_acc:inst12|acc[24]~81 phase_acc:inst12|acc[25]~83 phase_acc:inst12|acc[26]~85 phase_acc:inst12|acc[27]~87 phase_acc:inst12|acc[28]~89 phase_acc:inst12|acc[29]~91 phase_acc:inst12|acc[30]~93 phase_acc:inst12|acc[31]~94 phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.521 ns" { phase_acc:inst12|acc[0] {} phase_acc:inst12|acc[0]~33 {} phase_acc:inst12|acc[1]~35 {} phase_acc:inst12|acc[2]~37 {} phase_acc:inst12|acc[3]~39 {} phase_acc:inst12|acc[4]~41 {} phase_acc:inst12|acc[5]~43 {} phase_acc:inst12|acc[6]~45 {} phase_acc:inst12|acc[7]~47 {} phase_acc:inst12|acc[8]~49 {} phase_acc:inst12|acc[9]~51 {} phase_acc:inst12|acc[10]~53 {} phase_acc:inst12|acc[11]~55 {} phase_acc:inst12|acc[12]~57 {} phase_acc:inst12|acc[13]~59 {} phase_acc:inst12|acc[14]~61 {} phase_acc:inst12|acc[15]~63 {} phase_acc:inst12|acc[16]~65 {} phase_acc:inst12|acc[17]~67 {} phase_acc:inst12|acc[18]~69 {} phase_acc:inst12|acc[19]~71 {} phase_acc:inst12|acc[20]~73 {} phase_acc:inst12|acc[21]~75 {} phase_acc:inst12|acc[22]~77 {} phase_acc:inst12|acc[23]~79 {} phase_acc:inst12|acc[24]~81 {} phase_acc:inst12|acc[25]~83 {} phase_acc:inst12|acc[26]~85 {} phase_acc:inst12|acc[27]~87 {} phase_acc:inst12|acc[28]~89 {} phase_acc:inst12|acc[29]~91 {} phase_acc:inst12|acc[30]~93 {} phase_acc:inst12|acc[31]~94 {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 register freqcalc:inst3\|latch32:inst2\|qq\[2\] memory RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg2 -10.68 ns " "Info: Slack time is -10.68 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" between source register \"freqcalc:inst3\|latch32:inst2\|qq\[2\]\" and destination memory \"RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg2\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-7.996 ns + Largest register memory " "Info: + Largest register to memory requirement is -7.996 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.250 ns + " "Info: + Setup relationship between source and destination is 1.250 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.007 ns " "Info: + Latch edge is 4.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.757 ns " "Info: - Launch edge is 2.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk0 10.000 ns 2.757 ns inverted 50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" is 10.000 ns with inverted offset of 2.757 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.200 ns + Largest " "Info: + Largest clock skew is -9.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 destination 2.433 ns + Shortest memory " "Info: + Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" to destination memory is 2.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 42 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G1; Fanout = 42; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.834 ns) 2.433 ns RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg2 3 MEM M4K_X11_Y5 1 " "Info: 3: + IC(0.762 ns) + CELL(0.834 ns) = 2.433 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.834 ns ( 34.28 % ) " "Info: Total cell delay = 0.834 ns ( 34.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.599 ns ( 65.72 % ) " "Info: Total interconnect delay = 1.599 ns ( 65.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk0 source 11.633 ns - Longest register " "Info: - Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" to source register is 11.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.970 ns) 2.636 ns div10m:inst7\|frediv_25:inst\|clk1 3 REG LCFF_X27_Y7_N31 1 " "Info: 3: + IC(0.829 ns) + CELL(0.970 ns) = 2.636 ns; Loc. = LCFF_X27_Y7_N31; Fanout = 1; REG Node = 'div10m:inst7\|frediv_25:inst\|clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.206 ns) 3.491 ns div10m:inst7\|frediv_25:inst\|clk_out 4 COMB LCCOMB_X26_Y7_N30 15 " "Info: 4: + IC(0.649 ns) + CELL(0.206 ns) = 3.491 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 15; COMB Node = 'div10m:inst7\|frediv_25:inst\|clk_out'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.970 ns) 5.012 ns div10m:inst7\|fre_div1m_64:inst3\|s\[14\] 5 REG LCFF_X25_Y7_N31 6 " "Info: 5: + IC(0.551 ns) + CELL(0.970 ns) = 5.012 ns; Loc. = LCFF_X25_Y7_N31; Fanout = 6; REG Node = 'div10m:inst7\|fre_div1m_64:inst3\|s\[14\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.970 ns) 6.602 ns div10m:inst7\|getandchoose:inst4\|s\[3\] 6 REG LCFF_X24_Y7_N7 5 " "Info: 6: + IC(0.620 ns) + CELL(0.970 ns) = 6.602 ns; Loc. = LCFF_X24_Y7_N7; Fanout = 5; REG Node = 'div10m:inst7\|getandchoose:inst4\|s\[3\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] } "NODE_NAME" } } { "getandchoose.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/getandchoose.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.970 ns) 7.986 ns freqcalc:inst3\|control:inst\|current_state\[2\] 7 REG LCFF_X24_Y7_N13 7 " "Info: 7: + IC(0.414 ns) + CELL(0.970 ns) = 7.986 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 7; REG Node = 'freqcalc:inst3\|control:inst\|current_state\[2\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[2] } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.535 ns) 9.022 ns freqcalc:inst3\|control:inst\|Mux6~0 8 COMB LCCOMB_X24_Y7_N18 1 " "Info: 8: + IC(0.501 ns) + CELL(0.535 ns) = 9.022 ns; Loc. = LCCOMB_X24_Y7_N18; Fanout = 1; COMB Node = 'freqcalc:inst3\|control:inst\|Mux6~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { freqcalc:inst3|control:inst|current_state[2] freqcalc:inst3|control:inst|Mux6~0 } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.000 ns) 10.052 ns freqcalc:inst3\|control:inst\|Mux6~0clkctrl 9 COMB CLKCTRL_G5 32 " "Info: 9: + IC(1.030 ns) + CELL(0.000 ns) = 10.052 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'freqcalc:inst3\|control:inst\|Mux6~0clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { freqcalc:inst3|control:inst|Mux6~0 freqcalc:inst3|control:inst|Mux6~0clkctrl } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.206 ns) 11.633 ns freqcalc:inst3\|latch32:inst2\|qq\[2\] 10 REG LCCOMB_X7_Y5_N8 2 " "Info: 10: + IC(1.375 ns) + CELL(0.206 ns) = 11.633 ns; Loc. = LCCOMB_X7_Y5_N8; Fanout = 2; REG Node = 'freqcalc:inst3\|latch32:inst2\|qq\[2\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { freqcalc:inst3|control:inst|Mux6~0clkctrl freqcalc:inst3|latch32:inst2|qq[2] } "NODE_NAME" } } { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.827 ns ( 41.49 % ) " "Info: Total cell delay = 4.827 ns ( 41.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.806 ns ( 58.51 % ) " "Info: Total interconnect delay = 6.806 ns ( 58.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.633 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[2] freqcalc:inst3|control:inst|Mux6~0 freqcalc:inst3|control:inst|Mux6~0clkctrl freqcalc:inst3|latch32:inst2|qq[2] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.633 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[2] {} freqcalc:inst3|control:inst|Mux6~0 {} freqcalc:inst3|control:inst|Mux6~0clkctrl {} freqcalc:inst3|latch32:inst2|qq[2] {} } { 0.000ns 0.837ns 0.829ns 0.649ns 0.551ns 0.620ns 0.414ns 0.501ns 1.030ns 1.375ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.970ns 0.970ns 0.970ns 0.535ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.834ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.633 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[2] freqcalc:inst3|control:inst|Mux6~0 freqcalc:inst3|control:inst|Mux6~0clkctrl freqcalc:inst3|latch32:inst2|qq[2] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.633 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[2] {} freqcalc:inst3|control:inst|Mux6~0 {} freqcalc:inst3|control:inst|Mux6~0clkctrl {} freqcalc:inst3|latch32:inst2|qq[2] {} } { 0.000ns 0.837ns 0.829ns 0.649ns 0.551ns 0.620ns 0.414ns 0.501ns 1.030ns 1.375ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.970ns 0.970ns 0.970ns 0.535ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.834ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.633 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[2] freqcalc:inst3|control:inst|Mux6~0 freqcalc:inst3|control:inst|Mux6~0clkctrl freqcalc:inst3|latch32:inst2|qq[2] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.633 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[2] {} freqcalc:inst3|control:inst|Mux6~0 {} freqcalc:inst3|control:inst|Mux6~0clkctrl {} freqcalc:inst3|latch32:inst2|qq[2] {} } { 0.000ns 0.837ns 0.829ns 0.649ns 0.551ns 0.620ns 0.414ns 0.501ns 1.030ns 1.375ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.970ns 0.970ns 0.970ns 0.535ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.684 ns - Longest register memory " "Info: - Longest register to memory delay is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freqcalc:inst3\|latch32:inst2\|qq\[2\] 1 REG LCCOMB_X7_Y5_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y5_N8; Fanout = 2; REG Node = 'freqcalc:inst3\|latch32:inst2\|qq\[2\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { freqcalc:inst3|latch32:inst2|qq[2] } "NODE_NAME" } } { "latch32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/latch32.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 0.764 ns D\[2\]~12 2 COMB LCCOMB_X7_Y5_N28 1 " "Info: 2: + IC(0.394 ns) + CELL(0.370 ns) = 0.764 ns; Loc. = LCCOMB_X7_Y5_N28; Fanout = 1; COMB Node = 'D\[2\]~12'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { freqcalc:inst3|latch32:inst2|qq[2] D[2]~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 1.334 ns D\[2\]~13 3 COMB LCCOMB_X7_Y5_N26 3 " "Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 1.334 ns; Loc. = LCCOMB_X7_Y5_N26; Fanout = 3; COMB Node = 'D\[2\]~13'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { D[2]~12 D[2]~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.222 ns) + CELL(0.128 ns) 2.684 ns RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg2 4 MEM M4K_X11_Y5 1 " "Info: 4: + IC(1.222 ns) + CELL(0.128 ns) = 2.684 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { D[2]~13 RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.704 ns ( 26.23 % ) " "Info: Total cell delay = 0.704 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.980 ns ( 73.77 % ) " "Info: Total interconnect delay = 1.980 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { freqcalc:inst3|latch32:inst2|qq[2] D[2]~12 D[2]~13 RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { freqcalc:inst3|latch32:inst2|qq[2] {} D[2]~12 {} D[2]~13 {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.394ns 0.364ns 1.222ns } { 0.000ns 0.370ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.834ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.633 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[2] freqcalc:inst3|control:inst|Mux6~0 freqcalc:inst3|control:inst|Mux6~0clkctrl freqcalc:inst3|latch32:inst2|qq[2] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.633 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[2] {} freqcalc:inst3|control:inst|Mux6~0 {} freqcalc:inst3|control:inst|Mux6~0clkctrl {} freqcalc:inst3|latch32:inst2|qq[2] {} } { 0.000ns 0.837ns 0.829ns 0.649ns 0.551ns 0.620ns 0.414ns 0.501ns 1.030ns 1.375ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.970ns 0.970ns 0.970ns 0.535ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { freqcalc:inst3|latch32:inst2|qq[2] D[2]~12 D[2]~13 RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { freqcalc:inst3|latch32:inst2|qq[2] {} D[2]~12 {} D[2]~13 {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.394ns 0.364ns 1.222ns } { 0.000ns 0.370ns 0.206ns 0.128ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL80M:inst6\|altpll:altpll_component\|_clk2' 16 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL80M:inst6\|altpll:altpll_component\|_clk2' along 16 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK25M memory FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a0~portb_datain_reg11 memory FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a11~portb_memory_reg0 36.744 ns " "Info: Slack time is 36.744 ns for clock \"CLK25M\" between source memory \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a0~portb_datain_reg11\" and destination memory \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a11~portb_memory_reg0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "163.03 MHz " "Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.657 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 39.657 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK25M 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK25M\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK25M 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK25M\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.037 ns + Largest " "Info: + Largest clock skew is -0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK25M destination 2.840 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK25M\" to destination memory is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK25M 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK25M'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25M } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK25M~clkctrl 2 COMB CLKCTRL_G0 50 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G0; Fanout = 50; COMB Node = 'CLK25M~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK25M CLK25M~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.821 ns) 2.840 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a11~portb_memory_reg0 3 MEM M4K_X23_Y9 0 " "Info: 3: + IC(0.776 ns) + CELL(0.821 ns) = 2.840 ns; Loc. = M4K_X23_Y9; Fanout = 0; MEM Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a11~portb_memory_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a11~portb_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 385 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.921 ns ( 67.64 % ) " "Info: Total cell delay = 1.921 ns ( 67.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.919 ns ( 32.36 % ) " "Info: Total interconnect delay = 0.919 ns ( 32.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a11~portb_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a11~portb_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.821ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK25M source 2.877 ns - Longest memory " "Info: - Longest clock path from clock \"CLK25M\" to source memory is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK25M 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK25M'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25M } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK25M~clkctrl 2 COMB CLKCTRL_G0 50 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G0; Fanout = 50; COMB Node = 'CLK25M~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK25M CLK25M~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.858 ns) 2.877 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a0~portb_datain_reg11 3 MEM M4K_X23_Y9 1 " "Info: 3: + IC(0.776 ns) + CELL(0.858 ns) = 2.877 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a0~portb_datain_reg11'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 } "NODE_NAME" } } { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.958 ns ( 68.06 % ) " "Info: Total cell delay = 1.958 ns ( 68.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.919 ns ( 31.94 % ) " "Info: Total interconnect delay = 0.919 ns ( 31.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.858ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a11~portb_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a11~portb_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.821ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.858ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 44 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 385 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a11~portb_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a11~portb_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.821ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.858ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.913 ns - Longest memory memory " "Info: - Longest memory to memory delay is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a0~portb_datain_reg11 1 MEM M4K_X23_Y9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a0~portb_datain_reg11'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 } "NODE_NAME" } } { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.913 ns) 2.913 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a11~portb_memory_reg0 2 MEM M4K_X23_Y9 0 " "Info: 2: + IC(0.000 ns) + CELL(2.913 ns) = 2.913 ns; Loc. = M4K_X23_Y9; Fanout = 0; MEM Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|ram_block15a11~portb_memory_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a11~portb_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 385 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.913 ns ( 100.00 % ) " "Info: Total cell delay = 2.913 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a11~portb_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a11~portb_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.913ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a11~portb_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a11~portb_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.821ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.858ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a11~portb_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a0~portb_datain_reg11 {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|ram_block15a11~portb_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.913ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "NADV memory FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[7\] register LATCH_AD:inst2\|AD\[7\]\$latch 58.36 MHz 17.136 ns Internal " "Info: Clock \"NADV\" has Internal fmax of 58.36 MHz between source memory \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[7\]\" and destination register \"LATCH_AD:inst2\|AD\[7\]\$latch\" (period= 17.136 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.673 ns + Longest memory register " "Info: + Longest memory to register delay is 5.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[7\] 1 MEM M4K_X23_Y9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y9; Fanout = 2; MEM Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] } "NODE_NAME" } } { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.651 ns) 2.946 ns D\[7\]~51 2 COMB LCCOMB_X12_Y5_N6 1 " "Info: 2: + IC(2.186 ns) + CELL(0.651 ns) = 2.946 ns; Loc. = LCCOMB_X12_Y5_N6; Fanout = 1; COMB Node = 'D\[7\]~51'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] D[7]~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.651 ns) 3.996 ns D\[7\]~52 3 COMB LCCOMB_X12_Y5_N20 1 " "Info: 3: + IC(0.399 ns) + CELL(0.651 ns) = 3.996 ns; Loc. = LCCOMB_X12_Y5_N20; Fanout = 1; COMB Node = 'D\[7\]~52'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { D[7]~51 D[7]~52 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.616 ns) 5.673 ns LATCH_AD:inst2\|AD\[7\]\$latch 4 REG LCCOMB_X9_Y5_N14 1 " "Info: 4: + IC(1.061 ns) + CELL(0.616 ns) = 5.673 ns; Loc. = LCCOMB_X9_Y5_N14; Fanout = 1; REG Node = 'LATCH_AD:inst2\|AD\[7\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { D[7]~52 LATCH_AD:inst2|AD[7]$latch } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.027 ns ( 35.73 % ) " "Info: Total cell delay = 2.027 ns ( 35.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.646 ns ( 64.27 % ) " "Info: Total interconnect delay = 3.646 ns ( 64.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] D[7]~51 D[7]~52 LATCH_AD:inst2|AD[7]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.673 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] {} D[7]~51 {} D[7]~52 {} LATCH_AD:inst2|AD[7]$latch {} } { 0.000ns 2.186ns 0.399ns 1.061ns } { 0.109ns 0.651ns 0.651ns 0.616ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.677 ns - Smallest " "Info: - Smallest clock skew is -1.677 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 9.377 ns + Shortest register " "Info: + Shortest clock path from clock \"NADV\" to destination register is 9.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.093 ns) + CELL(0.651 ns) 6.854 ns LATCH_AD:inst2\|AD\[0\]~0 2 COMB LCCOMB_X27_Y7_N12 1 " "Info: 2: + IC(5.093 ns) + CELL(0.651 ns) = 6.854 ns; Loc. = LCCOMB_X27_Y7_N12; Fanout = 1; COMB Node = 'LATCH_AD:inst2\|AD\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.744 ns" { NADV LATCH_AD:inst2|AD[0]~0 } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.000 ns) 7.834 ns LATCH_AD:inst2\|AD\[0\]~0clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(0.980 ns) + CELL(0.000 ns) = 7.834 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_AD:inst2\|AD\[0\]~0clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.206 ns) 9.377 ns LATCH_AD:inst2\|AD\[7\]\$latch 4 REG LCCOMB_X9_Y5_N14 1 " "Info: 4: + IC(1.337 ns) + CELL(0.206 ns) = 9.377 ns; Loc. = LCCOMB_X9_Y5_N14; Fanout = 1; REG Node = 'LATCH_AD:inst2\|AD\[7\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[7]$latch } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.967 ns ( 20.98 % ) " "Info: Total cell delay = 1.967 ns ( 20.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.410 ns ( 79.02 % ) " "Info: Total interconnect delay = 7.410 ns ( 79.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.377 ns" { NADV LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[7]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.377 ns" { NADV {} NADV~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[7]$latch {} } { 0.000ns 0.000ns 5.093ns 0.980ns 1.337ns } { 0.000ns 1.110ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV source 11.054 ns - Longest memory " "Info: - Longest clock path from clock \"NADV\" to source memory is 11.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.970 ns) 3.982 ns LATCH_ADDR:inst9\|ADDR\[10\] 2 REG LCFF_X9_Y6_N5 1 " "Info: 2: + IC(1.902 ns) + CELL(0.970 ns) = 3.982 ns; Loc. = LCFF_X9_Y6_N5; Fanout = 1; REG Node = 'LATCH_ADDR:inst9\|ADDR\[10\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { NADV LATCH_ADDR:inst9|ADDR[10] } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.534 ns) 5.287 ns inst14~2 3 COMB LCCOMB_X9_Y6_N26 3 " "Info: 3: + IC(0.771 ns) + CELL(0.534 ns) = 5.287 ns; Loc. = LCCOMB_X9_Y6_N26; Fanout = 3; COMB Node = 'inst14~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { LATCH_ADDR:inst9|ADDR[10] inst14~2 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 440 568 632 488 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.614 ns) 6.636 ns DECODER_ADDR:inst\|Equal0~2 4 COMB LCCOMB_X8_Y6_N22 4 " "Info: 4: + IC(0.735 ns) + CELL(0.614 ns) = 6.636 ns; Loc. = LCCOMB_X8_Y6_N22; Fanout = 4; COMB Node = 'DECODER_ADDR:inst\|Equal0~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { inst14~2 DECODER_ADDR:inst|Equal0~2 } "NODE_NAME" } } { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.206 ns) 7.239 ns inst22 5 COMB LCCOMB_X8_Y6_N30 4 " "Info: 5: + IC(0.397 ns) + CELL(0.206 ns) = 7.239 ns; Loc. = LCCOMB_X8_Y6_N30; Fanout = 4; COMB Node = 'inst22'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { DECODER_ADDR:inst|Equal0~2 inst22 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 304 560 624 352 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.219 ns) + CELL(0.000 ns) 9.458 ns inst22~clkctrl 6 COMB CLKCTRL_G4 44 " "Info: 6: + IC(2.219 ns) + CELL(0.000 ns) = 9.458 ns; Loc. = CLKCTRL_G4; Fanout = 44; COMB Node = 'inst22~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { inst22 inst22~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 304 560 624 352 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.815 ns) 11.054 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[7\] 7 MEM M4K_X23_Y9 2 " "Info: 7: + IC(0.781 ns) + CELL(0.815 ns) = 11.054 ns; Loc. = M4K_X23_Y9; Fanout = 2; MEM Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { inst22~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] } "NODE_NAME" } } { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.249 ns ( 38.44 % ) " "Info: Total cell delay = 4.249 ns ( 38.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.805 ns ( 61.56 % ) " "Info: Total interconnect delay = 6.805 ns ( 61.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.054 ns" { NADV LATCH_ADDR:inst9|ADDR[10] inst14~2 DECODER_ADDR:inst|Equal0~2 inst22 inst22~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.054 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[10] {} inst14~2 {} DECODER_ADDR:inst|Equal0~2 {} inst22 {} inst22~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] {} } { 0.000ns 0.000ns 1.902ns 0.771ns 0.735ns 0.397ns 2.219ns 0.781ns } { 0.000ns 1.110ns 0.970ns 0.534ns 0.614ns 0.206ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.377 ns" { NADV LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[7]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.377 ns" { NADV {} NADV~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[7]$latch {} } { 0.000ns 0.000ns 5.093ns 0.980ns 1.337ns } { 0.000ns 1.110ns 0.651ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.054 ns" { NADV LATCH_ADDR:inst9|ADDR[10] inst14~2 DECODER_ADDR:inst|Equal0~2 inst22 inst22~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.054 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[10] {} inst14~2 {} DECODER_ADDR:inst|Equal0~2 {} inst22 {} inst22~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] {} } { 0.000ns 0.000ns 1.902ns 0.771ns 0.735ns 0.397ns 2.219ns 0.781ns } { 0.000ns 1.110ns 0.970ns 0.534ns 0.614ns 0.206ns 0.000ns 0.815ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.958 ns + " "Info: + Micro setup delay of destination is 0.958 ns" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 38 2 0 } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] D[7]~51 D[7]~52 LATCH_AD:inst2|AD[7]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.673 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] {} D[7]~51 {} D[7]~52 {} LATCH_AD:inst2|AD[7]$latch {} } { 0.000ns 2.186ns 0.399ns 1.061ns } { 0.109ns 0.651ns 0.651ns 0.616ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "9.377 ns" { NADV LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[7]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "9.377 ns" { NADV {} NADV~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[7]$latch {} } { 0.000ns 0.000ns 5.093ns 0.980ns 1.337ns } { 0.000ns 1.110ns 0.651ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.054 ns" { NADV LATCH_ADDR:inst9|ADDR[10] inst14~2 DECODER_ADDR:inst|Equal0~2 inst22 inst22~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.054 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[10] {} inst14~2 {} DECODER_ADDR:inst|Equal0~2 {} inst22 {} inst22~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] {} } { 0.000ns 0.000ns 1.902ns 0.771ns 0.735ns 0.397ns 2.219ns 0.781ns } { 0.000ns 1.110ns 0.970ns 0.534ns 0.614ns 0.206ns 0.000ns 0.815ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "NOE memory FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[7\] register LATCH_AD:inst2\|AD\[7\]\$latch 66.0 MHz 15.152 ns Internal " "Info: Clock \"NOE\" has Internal fmax of 66.0 MHz between source memory \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[7\]\" and destination register \"LATCH_AD:inst2\|AD\[7\]\$latch\" (period= 15.152 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.673 ns + Longest memory register " "Info: + Longest memory to register delay is 5.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[7\] 1 MEM M4K_X23_Y9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y9; Fanout = 2; MEM Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] } "NODE_NAME" } } { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.651 ns) 2.946 ns D\[7\]~51 2 COMB LCCOMB_X12_Y5_N6 1 " "Info: 2: + IC(2.186 ns) + CELL(0.651 ns) = 2.946 ns; Loc. = LCCOMB_X12_Y5_N6; Fanout = 1; COMB Node = 'D\[7\]~51'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] D[7]~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.651 ns) 3.996 ns D\[7\]~52 3 COMB LCCOMB_X12_Y5_N20 1 " "Info: 3: + IC(0.399 ns) + CELL(0.651 ns) = 3.996 ns; Loc. = LCCOMB_X12_Y5_N20; Fanout = 1; COMB Node = 'D\[7\]~52'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { D[7]~51 D[7]~52 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.616 ns) 5.673 ns LATCH_AD:inst2\|AD\[7\]\$latch 4 REG LCCOMB_X9_Y5_N14 1 " "Info: 4: + IC(1.061 ns) + CELL(0.616 ns) = 5.673 ns; Loc. = LCCOMB_X9_Y5_N14; Fanout = 1; REG Node = 'LATCH_AD:inst2\|AD\[7\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { D[7]~52 LATCH_AD:inst2|AD[7]$latch } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.027 ns ( 35.73 % ) " "Info: Total cell delay = 2.027 ns ( 35.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.646 ns ( 64.27 % ) " "Info: Total interconnect delay = 3.646 ns ( 64.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] D[7]~51 D[7]~52 LATCH_AD:inst2|AD[7]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.673 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] {} D[7]~51 {} D[7]~52 {} LATCH_AD:inst2|AD[7]$latch {} } { 0.000ns 2.186ns 0.399ns 1.061ns } { 0.109ns 0.651ns 0.651ns 0.616ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.685 ns - Smallest " "Info: - Smallest clock skew is -0.685 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NOE destination 7.620 ns + Shortest register " "Info: + Shortest clock path from clock \"NOE\" to destination register is 7.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 11 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 11; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.781 ns) + CELL(0.206 ns) 5.097 ns LATCH_AD:inst2\|AD\[0\]~0 2 COMB LCCOMB_X27_Y7_N12 1 " "Info: 2: + IC(3.781 ns) + CELL(0.206 ns) = 5.097 ns; Loc. = LCCOMB_X27_Y7_N12; Fanout = 1; COMB Node = 'LATCH_AD:inst2\|AD\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.987 ns" { NOE LATCH_AD:inst2|AD[0]~0 } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.000 ns) 6.077 ns LATCH_AD:inst2\|AD\[0\]~0clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(0.980 ns) + CELL(0.000 ns) = 6.077 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_AD:inst2\|AD\[0\]~0clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.206 ns) 7.620 ns LATCH_AD:inst2\|AD\[7\]\$latch 4 REG LCCOMB_X9_Y5_N14 1 " "Info: 4: + IC(1.337 ns) + CELL(0.206 ns) = 7.620 ns; Loc. = LCCOMB_X9_Y5_N14; Fanout = 1; REG Node = 'LATCH_AD:inst2\|AD\[7\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[7]$latch } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 19.97 % ) " "Info: Total cell delay = 1.522 ns ( 19.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.098 ns ( 80.03 % ) " "Info: Total interconnect delay = 6.098 ns ( 80.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.620 ns" { NOE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[7]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.620 ns" { NOE {} NOE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[7]$latch {} } { 0.000ns 0.000ns 3.781ns 0.980ns 1.337ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NOE source 8.305 ns - Longest memory " "Info: - Longest clock path from clock \"NOE\" to source memory is 8.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 11 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 11; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.654 ns) + CELL(0.651 ns) 3.415 ns inst22~2 2 COMB LCCOMB_X9_Y6_N30 1 " "Info: 2: + IC(1.654 ns) + CELL(0.651 ns) = 3.415 ns; Loc. = LCCOMB_X9_Y6_N30; Fanout = 1; COMB Node = 'inst22~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { NOE inst22~2 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 304 560 624 352 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.494 ns) 4.490 ns inst22 3 COMB LCCOMB_X8_Y6_N30 4 " "Info: 3: + IC(0.581 ns) + CELL(0.494 ns) = 4.490 ns; Loc. = LCCOMB_X8_Y6_N30; Fanout = 4; COMB Node = 'inst22'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { inst22~2 inst22 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 304 560 624 352 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.219 ns) + CELL(0.000 ns) 6.709 ns inst22~clkctrl 4 COMB CLKCTRL_G4 44 " "Info: 4: + IC(2.219 ns) + CELL(0.000 ns) = 6.709 ns; Loc. = CLKCTRL_G4; Fanout = 44; COMB Node = 'inst22~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { inst22 inst22~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 304 560 624 352 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.815 ns) 8.305 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[7\] 5 MEM M4K_X23_Y9 2 " "Info: 5: + IC(0.781 ns) + CELL(0.815 ns) = 8.305 ns; Loc. = M4K_X23_Y9; Fanout = 2; MEM Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|altsyncram_1nu:fifo_ram\|altsyncram_cbc1:altsyncram14\|q_a\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { inst22~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] } "NODE_NAME" } } { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.070 ns ( 36.97 % ) " "Info: Total cell delay = 3.070 ns ( 36.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.235 ns ( 63.03 % ) " "Info: Total interconnect delay = 5.235 ns ( 63.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.305 ns" { NOE inst22~2 inst22 inst22~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.305 ns" { NOE {} NOE~combout {} inst22~2 {} inst22 {} inst22~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] {} } { 0.000ns 0.000ns 1.654ns 0.581ns 2.219ns 0.781ns } { 0.000ns 1.110ns 0.651ns 0.494ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.620 ns" { NOE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[7]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.620 ns" { NOE {} NOE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[7]$latch {} } { 0.000ns 0.000ns 3.781ns 0.980ns 1.337ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.305 ns" { NOE inst22~2 inst22 inst22~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.305 ns" { NOE {} NOE~combout {} inst22~2 {} inst22 {} inst22~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] {} } { 0.000ns 0.000ns 1.654ns 0.581ns 2.219ns 0.781ns } { 0.000ns 1.110ns 0.651ns 0.494ns 0.000ns 0.815ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.958 ns + " "Info: + Micro setup delay of destination is 0.958 ns" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_cbc1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_cbc1.tdf" 38 2 0 } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.673 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] D[7]~51 D[7]~52 LATCH_AD:inst2|AD[7]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.673 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] {} D[7]~51 {} D[7]~52 {} LATCH_AD:inst2|AD[7]$latch {} } { 0.000ns 2.186ns 0.399ns 1.061ns } { 0.109ns 0.651ns 0.651ns 0.616ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.620 ns" { NOE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[7]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.620 ns" { NOE {} NOE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[7]$latch {} } { 0.000ns 0.000ns 3.781ns 0.980ns 1.337ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.305 ns" { NOE inst22~2 inst22 inst22~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.305 ns" { NOE {} NOE~combout {} inst22~2 {} inst22 {} inst22~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|altsyncram_1nu:fifo_ram|altsyncram_cbc1:altsyncram14|q_a[7] {} } { 0.000ns 0.000ns 1.654ns 0.581ns 2.219ns 0.781ns } { 0.000ns 1.110ns 0.651ns 0.494ns 0.000ns 0.815ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "NWE register LATCH_DATA:inst1\|DATA\[0\]_99 register LATCH_AD:inst2\|AD\[2\]\$latch 74.49 MHz 13.424 ns Internal " "Info: Clock \"NWE\" has Internal fmax of 74.49 MHz between source register \"LATCH_DATA:inst1\|DATA\[0\]_99\" and destination register \"LATCH_AD:inst2\|AD\[2\]\$latch\" (period= 13.424 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.055 ns + Longest register register " "Info: + Longest register to register delay is 7.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LATCH_DATA:inst1\|DATA\[0\]_99 1 REG LCCOMB_X8_Y5_N24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X8_Y5_N24; Fanout = 3; REG Node = 'LATCH_DATA:inst1\|DATA\[0\]_99'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.206 ns) 1.661 ns D\[7\]~42 2 COMB LCCOMB_X8_Y6_N20 18 " "Info: 2: + IC(1.455 ns) + CELL(0.206 ns) = 1.661 ns; Loc. = LCCOMB_X8_Y6_N20; Fanout = 18; COMB Node = 'D\[7\]~42'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { LATCH_DATA:inst1|DATA[0]_99 D[7]~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.650 ns) 3.845 ns D\[2\]~61 3 COMB LCCOMB_X7_Y5_N24 1 " "Info: 3: + IC(1.534 ns) + CELL(0.650 ns) = 3.845 ns; Loc. = LCCOMB_X7_Y5_N24; Fanout = 1; COMB Node = 'D\[2\]~61'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { D[7]~42 D[2]~61 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.651 ns) 6.074 ns D\[2\]~62 4 COMB LCCOMB_X7_Y5_N22 1 " "Info: 4: + IC(1.578 ns) + CELL(0.651 ns) = 6.074 ns; Loc. = LCCOMB_X7_Y5_N22; Fanout = 1; COMB Node = 'D\[2\]~62'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { D[2]~61 D[2]~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.616 ns) 7.055 ns LATCH_AD:inst2\|AD\[2\]\$latch 5 REG LCCOMB_X7_Y5_N16 1 " "Info: 5: + IC(0.365 ns) + CELL(0.616 ns) = 7.055 ns; Loc. = LCCOMB_X7_Y5_N16; Fanout = 1; REG Node = 'LATCH_AD:inst2\|AD\[2\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { D[2]~62 LATCH_AD:inst2|AD[2]$latch } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.123 ns ( 30.09 % ) " "Info: Total cell delay = 2.123 ns ( 30.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.932 ns ( 69.91 % ) " "Info: Total interconnect delay = 4.932 ns ( 69.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.055 ns" { LATCH_DATA:inst1|DATA[0]_99 D[7]~42 D[2]~61 D[2]~62 LATCH_AD:inst2|AD[2]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.055 ns" { LATCH_DATA:inst1|DATA[0]_99 {} D[7]~42 {} D[2]~61 {} D[2]~62 {} LATCH_AD:inst2|AD[2]$latch {} } { 0.000ns 1.455ns 1.534ns 1.578ns 0.365ns } { 0.000ns 0.206ns 0.650ns 0.651ns 0.616ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.304 ns - Smallest " "Info: - Smallest clock skew is 1.304 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE destination 4.940 ns + Shortest register " "Info: + Shortest clock path from clock \"NWE\" to destination register is 4.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.370 ns) 2.410 ns LATCH_AD:inst2\|AD\[0\]~0 2 COMB LCCOMB_X27_Y7_N12 1 " "Info: 2: + IC(0.930 ns) + CELL(0.370 ns) = 2.410 ns; Loc. = LCCOMB_X27_Y7_N12; Fanout = 1; COMB Node = 'LATCH_AD:inst2\|AD\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { NWE LATCH_AD:inst2|AD[0]~0 } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.000 ns) 3.390 ns LATCH_AD:inst2\|AD\[0\]~0clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(0.980 ns) + CELL(0.000 ns) = 3.390 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_AD:inst2\|AD\[0\]~0clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.206 ns) 4.940 ns LATCH_AD:inst2\|AD\[2\]\$latch 4 REG LCCOMB_X7_Y5_N16 1 " "Info: 4: + IC(1.344 ns) + CELL(0.206 ns) = 4.940 ns; Loc. = LCCOMB_X7_Y5_N16; Fanout = 1; REG Node = 'LATCH_AD:inst2\|AD\[2\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[2]$latch } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 34.13 % ) " "Info: Total cell delay = 1.686 ns ( 34.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.254 ns ( 65.87 % ) " "Info: Total interconnect delay = 3.254 ns ( 65.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.940 ns" { NWE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[2]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.940 ns" { NWE {} NWE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[2]$latch {} } { 0.000ns 0.000ns 0.930ns 0.980ns 1.344ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE source 3.636 ns - Longest register " "Info: - Longest clock path from clock \"NWE\" to source register is 3.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.206 ns) 2.953 ns LATCH_DATA:inst1\|DATA\[0\]~0 2 COMB LCCOMB_X8_Y5_N22 17 " "Info: 2: + IC(1.637 ns) + CELL(0.206 ns) = 2.953 ns; Loc. = LCCOMB_X8_Y5_N22; Fanout = 17; COMB Node = 'LATCH_DATA:inst1\|DATA\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.206 ns) 3.636 ns LATCH_DATA:inst1\|DATA\[0\]_99 3 REG LCCOMB_X8_Y5_N24 3 " "Info: 3: + IC(0.477 ns) + CELL(0.206 ns) = 3.636 ns; Loc. = LCCOMB_X8_Y5_N24; Fanout = 3; REG Node = 'LATCH_DATA:inst1\|DATA\[0\]_99'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 41.86 % ) " "Info: Total cell delay = 1.522 ns ( 41.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.114 ns ( 58.14 % ) " "Info: Total interconnect delay = 2.114 ns ( 58.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.636 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.636 ns" { NWE {} NWE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[0]_99 {} } { 0.000ns 0.000ns 1.637ns 0.477ns } { 0.000ns 1.110ns 0.206ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.940 ns" { NWE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[2]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.940 ns" { NWE {} NWE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[2]$latch {} } { 0.000ns 0.000ns 0.930ns 0.980ns 1.344ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.636 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.636 ns" { NWE {} NWE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[0]_99 {} } { 0.000ns 0.000ns 1.637ns 0.477ns } { 0.000ns 1.110ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.961 ns + " "Info: + Micro setup delay of destination is 0.961 ns" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.055 ns" { LATCH_DATA:inst1|DATA[0]_99 D[7]~42 D[2]~61 D[2]~62 LATCH_AD:inst2|AD[2]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.055 ns" { LATCH_DATA:inst1|DATA[0]_99 {} D[7]~42 {} D[2]~61 {} D[2]~62 {} LATCH_AD:inst2|AD[2]$latch {} } { 0.000ns 1.455ns 1.534ns 1.578ns 0.365ns } { 0.000ns 0.206ns 0.650ns 0.651ns 0.616ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.940 ns" { NWE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[2]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.940 ns" { NWE {} NWE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[2]$latch {} } { 0.000ns 0.000ns 0.930ns 0.980ns 1.344ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.636 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[0]_99 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.636 ns" { NWE {} NWE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[0]_99 {} } { 0.000ns 0.000ns 1.637ns 0.477ns } { 0.000ns 1.110ns 0.206ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "COUT register freqcalc:inst3\|cnt32:inst5\|qq\[0\] register freqcalc:inst3\|cnt32:inst5\|qq\[31\] 138.91 MHz 7.199 ns Internal " "Info: Clock \"COUT\" has Internal fmax of 138.91 MHz between source register \"freqcalc:inst3\|cnt32:inst5\|qq\[0\]\" and destination register \"freqcalc:inst3\|cnt32:inst5\|qq\[31\]\" (period= 7.199 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.928 ns + Longest register register " "Info: + Longest register to register delay is 6.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freqcalc:inst3\|cnt32:inst5\|qq\[0\] 1 REG LCFF_X24_Y8_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N5; Fanout = 4; REG Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { freqcalc:inst3|cnt32:inst5|qq[0] } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.621 ns) 2.152 ns freqcalc:inst3\|cnt32:inst5\|qq\[1\]~32 2 COMB LCCOMB_X27_Y9_N2 2 " "Info: 2: + IC(1.531 ns) + CELL(0.621 ns) = 2.152 ns; Loc. = LCCOMB_X27_Y9_N2; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[1\]~32'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.152 ns" { freqcalc:inst3|cnt32:inst5|qq[0] freqcalc:inst3|cnt32:inst5|qq[1]~32 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.238 ns freqcalc:inst3\|cnt32:inst5\|qq\[2\]~34 3 COMB LCCOMB_X27_Y9_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.238 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[2\]~34'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[1]~32 freqcalc:inst3|cnt32:inst5|qq[2]~34 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.324 ns freqcalc:inst3\|cnt32:inst5\|qq\[3\]~36 4 COMB LCCOMB_X27_Y9_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.324 ns; Loc. = LCCOMB_X27_Y9_N6; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[3\]~36'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[2]~34 freqcalc:inst3|cnt32:inst5|qq[3]~36 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.410 ns freqcalc:inst3\|cnt32:inst5\|qq\[4\]~38 5 COMB LCCOMB_X27_Y9_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.410 ns; Loc. = LCCOMB_X27_Y9_N8; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[4\]~38'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[3]~36 freqcalc:inst3|cnt32:inst5|qq[4]~38 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.496 ns freqcalc:inst3\|cnt32:inst5\|qq\[5\]~40 6 COMB LCCOMB_X27_Y9_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.496 ns; Loc. = LCCOMB_X27_Y9_N10; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[5\]~40'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[4]~38 freqcalc:inst3|cnt32:inst5|qq[5]~40 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.582 ns freqcalc:inst3\|cnt32:inst5\|qq\[6\]~42 7 COMB LCCOMB_X27_Y9_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.582 ns; Loc. = LCCOMB_X27_Y9_N12; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[6\]~42'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[5]~40 freqcalc:inst3|cnt32:inst5|qq[6]~42 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.772 ns freqcalc:inst3\|cnt32:inst5\|qq\[7\]~44 8 COMB LCCOMB_X27_Y9_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 2.772 ns; Loc. = LCCOMB_X27_Y9_N14; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[7\]~44'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { freqcalc:inst3|cnt32:inst5|qq[6]~42 freqcalc:inst3|cnt32:inst5|qq[7]~44 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.858 ns freqcalc:inst3\|cnt32:inst5\|qq\[8\]~46 9 COMB LCCOMB_X27_Y9_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.858 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[8\]~46'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[7]~44 freqcalc:inst3|cnt32:inst5|qq[8]~46 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.944 ns freqcalc:inst3\|cnt32:inst5\|qq\[9\]~48 10 COMB LCCOMB_X27_Y9_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.944 ns; Loc. = LCCOMB_X27_Y9_N18; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[9\]~48'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[8]~46 freqcalc:inst3|cnt32:inst5|qq[9]~48 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.030 ns freqcalc:inst3\|cnt32:inst5\|qq\[10\]~50 11 COMB LCCOMB_X27_Y9_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.030 ns; Loc. = LCCOMB_X27_Y9_N20; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[10\]~50'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[9]~48 freqcalc:inst3|cnt32:inst5|qq[10]~50 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.116 ns freqcalc:inst3\|cnt32:inst5\|qq\[11\]~52 12 COMB LCCOMB_X27_Y9_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.116 ns; Loc. = LCCOMB_X27_Y9_N22; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[11\]~52'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[10]~50 freqcalc:inst3|cnt32:inst5|qq[11]~52 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.202 ns freqcalc:inst3\|cnt32:inst5\|qq\[12\]~54 13 COMB LCCOMB_X27_Y9_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.202 ns; Loc. = LCCOMB_X27_Y9_N24; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[12\]~54'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[11]~52 freqcalc:inst3|cnt32:inst5|qq[12]~54 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.288 ns freqcalc:inst3\|cnt32:inst5\|qq\[13\]~56 14 COMB LCCOMB_X27_Y9_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.288 ns; Loc. = LCCOMB_X27_Y9_N26; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[13\]~56'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[12]~54 freqcalc:inst3|cnt32:inst5|qq[13]~56 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.374 ns freqcalc:inst3\|cnt32:inst5\|qq\[14\]~58 15 COMB LCCOMB_X27_Y9_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.374 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[14\]~58'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[13]~56 freqcalc:inst3|cnt32:inst5|qq[14]~58 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.549 ns freqcalc:inst3\|cnt32:inst5\|qq\[15\]~60 16 COMB LCCOMB_X27_Y9_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.175 ns) = 3.549 ns; Loc. = LCCOMB_X27_Y9_N30; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[15\]~60'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { freqcalc:inst3|cnt32:inst5|qq[14]~58 freqcalc:inst3|cnt32:inst5|qq[15]~60 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.635 ns freqcalc:inst3\|cnt32:inst5\|qq\[16\]~62 17 COMB LCCOMB_X27_Y8_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.635 ns; Loc. = LCCOMB_X27_Y8_N0; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[16\]~62'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[15]~60 freqcalc:inst3|cnt32:inst5|qq[16]~62 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.721 ns freqcalc:inst3\|cnt32:inst5\|qq\[17\]~64 18 COMB LCCOMB_X27_Y8_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.721 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[17\]~64'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[16]~62 freqcalc:inst3|cnt32:inst5|qq[17]~64 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.807 ns freqcalc:inst3\|cnt32:inst5\|qq\[18\]~66 19 COMB LCCOMB_X27_Y8_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.807 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[18\]~66'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[17]~64 freqcalc:inst3|cnt32:inst5|qq[18]~66 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.893 ns freqcalc:inst3\|cnt32:inst5\|qq\[19\]~68 20 COMB LCCOMB_X27_Y8_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.893 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[19\]~68'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[18]~66 freqcalc:inst3|cnt32:inst5|qq[19]~68 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.979 ns freqcalc:inst3\|cnt32:inst5\|qq\[20\]~70 21 COMB LCCOMB_X27_Y8_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.979 ns; Loc. = LCCOMB_X27_Y8_N8; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[20\]~70'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[19]~68 freqcalc:inst3|cnt32:inst5|qq[20]~70 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.065 ns freqcalc:inst3\|cnt32:inst5\|qq\[21\]~72 22 COMB LCCOMB_X27_Y8_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 4.065 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[21\]~72'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[20]~70 freqcalc:inst3|cnt32:inst5|qq[21]~72 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.151 ns freqcalc:inst3\|cnt32:inst5\|qq\[22\]~74 23 COMB LCCOMB_X27_Y8_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 4.151 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[22\]~74'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[21]~72 freqcalc:inst3|cnt32:inst5|qq[22]~74 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.341 ns freqcalc:inst3\|cnt32:inst5\|qq\[23\]~76 24 COMB LCCOMB_X27_Y8_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.190 ns) = 4.341 ns; Loc. = LCCOMB_X27_Y8_N14; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[23\]~76'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { freqcalc:inst3|cnt32:inst5|qq[22]~74 freqcalc:inst3|cnt32:inst5|qq[23]~76 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.427 ns freqcalc:inst3\|cnt32:inst5\|qq\[24\]~79 25 COMB LCCOMB_X27_Y8_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 4.427 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[24\]~79'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[23]~76 freqcalc:inst3|cnt32:inst5|qq[24]~79 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.513 ns freqcalc:inst3\|cnt32:inst5\|qq\[25\]~81 26 COMB LCCOMB_X27_Y8_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.513 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[25\]~81'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[24]~79 freqcalc:inst3|cnt32:inst5|qq[25]~81 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.599 ns freqcalc:inst3\|cnt32:inst5\|qq\[26\]~83 27 COMB LCCOMB_X27_Y8_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.599 ns; Loc. = LCCOMB_X27_Y8_N20; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[26\]~83'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[25]~81 freqcalc:inst3|cnt32:inst5|qq[26]~83 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.685 ns freqcalc:inst3\|cnt32:inst5\|qq\[27\]~85 28 COMB LCCOMB_X27_Y8_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.685 ns; Loc. = LCCOMB_X27_Y8_N22; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[27\]~85'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[26]~83 freqcalc:inst3|cnt32:inst5|qq[27]~85 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.771 ns freqcalc:inst3\|cnt32:inst5\|qq\[28\]~87 29 COMB LCCOMB_X27_Y8_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.771 ns; Loc. = LCCOMB_X27_Y8_N24; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[28\]~87'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[27]~85 freqcalc:inst3|cnt32:inst5|qq[28]~87 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.857 ns freqcalc:inst3\|cnt32:inst5\|qq\[29\]~89 30 COMB LCCOMB_X27_Y8_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.857 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 2; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[29\]~89'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[28]~87 freqcalc:inst3|cnt32:inst5|qq[29]~89 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.943 ns freqcalc:inst3\|cnt32:inst5\|qq\[30\]~91 31 COMB LCCOMB_X27_Y8_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.943 ns; Loc. = LCCOMB_X27_Y8_N28; Fanout = 1; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[30\]~91'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { freqcalc:inst3|cnt32:inst5|qq[29]~89 freqcalc:inst3|cnt32:inst5|qq[30]~91 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.449 ns freqcalc:inst3\|cnt32:inst5\|qq\[31\]~92 32 COMB LCCOMB_X27_Y8_N30 1 " "Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 5.449 ns; Loc. = LCCOMB_X27_Y8_N30; Fanout = 1; COMB Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[31\]~92'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { freqcalc:inst3|cnt32:inst5|qq[30]~91 freqcalc:inst3|cnt32:inst5|qq[31]~92 } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.460 ns) 6.928 ns freqcalc:inst3\|cnt32:inst5\|qq\[31\] 33 REG LCFF_X27_Y8_N25 2 " "Info: 33: + IC(1.019 ns) + CELL(0.460 ns) = 6.928 ns; Loc. = LCFF_X27_Y8_N25; Fanout = 2; REG Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { freqcalc:inst3|cnt32:inst5|qq[31]~92 freqcalc:inst3|cnt32:inst5|qq[31] } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.378 ns ( 63.19 % ) " "Info: Total cell delay = 4.378 ns ( 63.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.550 ns ( 36.81 % ) " "Info: Total interconnect delay = 2.550 ns ( 36.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { freqcalc:inst3|cnt32:inst5|qq[0] freqcalc:inst3|cnt32:inst5|qq[1]~32 freqcalc:inst3|cnt32:inst5|qq[2]~34 freqcalc:inst3|cnt32:inst5|qq[3]~36 freqcalc:inst3|cnt32:inst5|qq[4]~38 freqcalc:inst3|cnt32:inst5|qq[5]~40 freqcalc:inst3|cnt32:inst5|qq[6]~42 freqcalc:inst3|cnt32:inst5|qq[7]~44 freqcalc:inst3|cnt32:inst5|qq[8]~46 freqcalc:inst3|cnt32:inst5|qq[9]~48 freqcalc:inst3|cnt32:inst5|qq[10]~50 freqcalc:inst3|cnt32:inst5|qq[11]~52 freqcalc:inst3|cnt32:inst5|qq[12]~54 freqcalc:inst3|cnt32:inst5|qq[13]~56 freqcalc:inst3|cnt32:inst5|qq[14]~58 freqcalc:inst3|cnt32:inst5|qq[15]~60 freqcalc:inst3|cnt32:inst5|qq[16]~62 freqcalc:inst3|cnt32:inst5|qq[17]~64 freqcalc:inst3|cnt32:inst5|qq[18]~66 freqcalc:inst3|cnt32:inst5|qq[19]~68 freqcalc:inst3|cnt32:inst5|qq[20]~70 freqcalc:inst3|cnt32:inst5|qq[21]~72 freqcalc:inst3|cnt32:inst5|qq[22]~74 freqcalc:inst3|cnt32:inst5|qq[23]~76 freqcalc:inst3|cnt32:inst5|qq[24]~79 freqcalc:inst3|cnt32:inst5|qq[25]~81 freqcalc:inst3|cnt32:inst5|qq[26]~83 freqcalc:inst3|cnt32:inst5|qq[27]~85 freqcalc:inst3|cnt32:inst5|qq[28]~87 freqcalc:inst3|cnt32:inst5|qq[29]~89 freqcalc:inst3|cnt32:inst5|qq[30]~91 freqcalc:inst3|cnt32:inst5|qq[31]~92 freqcalc:inst3|cnt32:inst5|qq[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.928 ns" { freqcalc:inst3|cnt32:inst5|qq[0] {} freqcalc:inst3|cnt32:inst5|qq[1]~32 {} freqcalc:inst3|cnt32:inst5|qq[2]~34 {} freqcalc:inst3|cnt32:inst5|qq[3]~36 {} freqcalc:inst3|cnt32:inst5|qq[4]~38 {} freqcalc:inst3|cnt32:inst5|qq[5]~40 {} freqcalc:inst3|cnt32:inst5|qq[6]~42 {} freqcalc:inst3|cnt32:inst5|qq[7]~44 {} freqcalc:inst3|cnt32:inst5|qq[8]~46 {} freqcalc:inst3|cnt32:inst5|qq[9]~48 {} freqcalc:inst3|cnt32:inst5|qq[10]~50 {} freqcalc:inst3|cnt32:inst5|qq[11]~52 {} freqcalc:inst3|cnt32:inst5|qq[12]~54 {} freqcalc:inst3|cnt32:inst5|qq[13]~56 {} freqcalc:inst3|cnt32:inst5|qq[14]~58 {} freqcalc:inst3|cnt32:inst5|qq[15]~60 {} freqcalc:inst3|cnt32:inst5|qq[16]~62 {} freqcalc:inst3|cnt32:inst5|qq[17]~64 {} freqcalc:inst3|cnt32:inst5|qq[18]~66 {} freqcalc:inst3|cnt32:inst5|qq[19]~68 {} freqcalc:inst3|cnt32:inst5|qq[20]~70 {} freqcalc:inst3|cnt32:inst5|qq[21]~72 {} freqcalc:inst3|cnt32:inst5|qq[22]~74 {} freqcalc:inst3|cnt32:inst5|qq[23]~76 {} freqcalc:inst3|cnt32:inst5|qq[24]~79 {} freqcalc:inst3|cnt32:inst5|qq[25]~81 {} freqcalc:inst3|cnt32:inst5|qq[26]~83 {} freqcalc:inst3|cnt32:inst5|qq[27]~85 {} freqcalc:inst3|cnt32:inst5|qq[28]~87 {} freqcalc:inst3|cnt32:inst5|qq[29]~89 {} freqcalc:inst3|cnt32:inst5|qq[30]~91 {} freqcalc:inst3|cnt32:inst5|qq[31]~92 {} freqcalc:inst3|cnt32:inst5|qq[31] {} } { 0.000ns 1.531ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.019ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "COUT destination 2.892 ns + Shortest register " "Info: + Shortest clock path from clock \"COUT\" to destination register is 2.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns COUT 1 CLK PIN_92 32 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_92; Fanout = 32; CLK Node = 'COUT'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUT } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 360 -152 16 376 "COUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.666 ns) 2.892 ns freqcalc:inst3\|cnt32:inst5\|qq\[31\] 2 REG LCFF_X27_Y8_N25 2 " "Info: 2: + IC(1.281 ns) + CELL(0.666 ns) = 2.892 ns; Loc. = LCFF_X27_Y8_N25; Fanout = 2; REG Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[31] } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 55.71 % ) " "Info: Total cell delay = 1.611 ns ( 55.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.281 ns ( 44.29 % ) " "Info: Total interconnect delay = 1.281 ns ( 44.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.892 ns" { COUT {} COUT~combout {} freqcalc:inst3|cnt32:inst5|qq[31] {} } { 0.000ns 0.000ns 1.281ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "COUT source 2.899 ns - Longest register " "Info: - Longest clock path from clock \"COUT\" to source register is 2.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns COUT 1 CLK PIN_92 32 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_92; Fanout = 32; CLK Node = 'COUT'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUT } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 360 -152 16 376 "COUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.666 ns) 2.899 ns freqcalc:inst3\|cnt32:inst5\|qq\[0\] 2 REG LCFF_X24_Y8_N5 4 " "Info: 2: + IC(1.288 ns) + CELL(0.666 ns) = 2.899 ns; Loc. = LCFF_X24_Y8_N5; Fanout = 4; REG Node = 'freqcalc:inst3\|cnt32:inst5\|qq\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[0] } "NODE_NAME" } } { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.611 ns ( 55.57 % ) " "Info: Total cell delay = 1.611 ns ( 55.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.288 ns ( 44.43 % ) " "Info: Total interconnect delay = 1.288 ns ( 44.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { COUT {} COUT~combout {} freqcalc:inst3|cnt32:inst5|qq[0] {} } { 0.000ns 0.000ns 1.288ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.892 ns" { COUT {} COUT~combout {} freqcalc:inst3|cnt32:inst5|qq[31] {} } { 0.000ns 0.000ns 1.281ns } { 0.000ns 0.945ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { COUT {} COUT~combout {} freqcalc:inst3|cnt32:inst5|qq[0] {} } { 0.000ns 0.000ns 1.288ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cnt32.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/cnt32.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { freqcalc:inst3|cnt32:inst5|qq[0] freqcalc:inst3|cnt32:inst5|qq[1]~32 freqcalc:inst3|cnt32:inst5|qq[2]~34 freqcalc:inst3|cnt32:inst5|qq[3]~36 freqcalc:inst3|cnt32:inst5|qq[4]~38 freqcalc:inst3|cnt32:inst5|qq[5]~40 freqcalc:inst3|cnt32:inst5|qq[6]~42 freqcalc:inst3|cnt32:inst5|qq[7]~44 freqcalc:inst3|cnt32:inst5|qq[8]~46 freqcalc:inst3|cnt32:inst5|qq[9]~48 freqcalc:inst3|cnt32:inst5|qq[10]~50 freqcalc:inst3|cnt32:inst5|qq[11]~52 freqcalc:inst3|cnt32:inst5|qq[12]~54 freqcalc:inst3|cnt32:inst5|qq[13]~56 freqcalc:inst3|cnt32:inst5|qq[14]~58 freqcalc:inst3|cnt32:inst5|qq[15]~60 freqcalc:inst3|cnt32:inst5|qq[16]~62 freqcalc:inst3|cnt32:inst5|qq[17]~64 freqcalc:inst3|cnt32:inst5|qq[18]~66 freqcalc:inst3|cnt32:inst5|qq[19]~68 freqcalc:inst3|cnt32:inst5|qq[20]~70 freqcalc:inst3|cnt32:inst5|qq[21]~72 freqcalc:inst3|cnt32:inst5|qq[22]~74 freqcalc:inst3|cnt32:inst5|qq[23]~76 freqcalc:inst3|cnt32:inst5|qq[24]~79 freqcalc:inst3|cnt32:inst5|qq[25]~81 freqcalc:inst3|cnt32:inst5|qq[26]~83 freqcalc:inst3|cnt32:inst5|qq[27]~85 freqcalc:inst3|cnt32:inst5|qq[28]~87 freqcalc:inst3|cnt32:inst5|qq[29]~89 freqcalc:inst3|cnt32:inst5|qq[30]~91 freqcalc:inst3|cnt32:inst5|qq[31]~92 freqcalc:inst3|cnt32:inst5|qq[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.928 ns" { freqcalc:inst3|cnt32:inst5|qq[0] {} freqcalc:inst3|cnt32:inst5|qq[1]~32 {} freqcalc:inst3|cnt32:inst5|qq[2]~34 {} freqcalc:inst3|cnt32:inst5|qq[3]~36 {} freqcalc:inst3|cnt32:inst5|qq[4]~38 {} freqcalc:inst3|cnt32:inst5|qq[5]~40 {} freqcalc:inst3|cnt32:inst5|qq[6]~42 {} freqcalc:inst3|cnt32:inst5|qq[7]~44 {} freqcalc:inst3|cnt32:inst5|qq[8]~46 {} freqcalc:inst3|cnt32:inst5|qq[9]~48 {} freqcalc:inst3|cnt32:inst5|qq[10]~50 {} freqcalc:inst3|cnt32:inst5|qq[11]~52 {} freqcalc:inst3|cnt32:inst5|qq[12]~54 {} freqcalc:inst3|cnt32:inst5|qq[13]~56 {} freqcalc:inst3|cnt32:inst5|qq[14]~58 {} freqcalc:inst3|cnt32:inst5|qq[15]~60 {} freqcalc:inst3|cnt32:inst5|qq[16]~62 {} freqcalc:inst3|cnt32:inst5|qq[17]~64 {} freqcalc:inst3|cnt32:inst5|qq[18]~66 {} freqcalc:inst3|cnt32:inst5|qq[19]~68 {} freqcalc:inst3|cnt32:inst5|qq[20]~70 {} freqcalc:inst3|cnt32:inst5|qq[21]~72 {} freqcalc:inst3|cnt32:inst5|qq[22]~74 {} freqcalc:inst3|cnt32:inst5|qq[23]~76 {} freqcalc:inst3|cnt32:inst5|qq[24]~79 {} freqcalc:inst3|cnt32:inst5|qq[25]~81 {} freqcalc:inst3|cnt32:inst5|qq[26]~83 {} freqcalc:inst3|cnt32:inst5|qq[27]~85 {} freqcalc:inst3|cnt32:inst5|qq[28]~87 {} freqcalc:inst3|cnt32:inst5|qq[29]~89 {} freqcalc:inst3|cnt32:inst5|qq[30]~91 {} freqcalc:inst3|cnt32:inst5|qq[31]~92 {} freqcalc:inst3|cnt32:inst5|qq[31] {} } { 0.000ns 1.531ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.019ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.460ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.892 ns" { COUT {} COUT~combout {} freqcalc:inst3|cnt32:inst5|qq[31] {} } { 0.000ns 0.000ns 1.281ns } { 0.000ns 0.945ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { COUT freqcalc:inst3|cnt32:inst5|qq[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.899 ns" { COUT {} COUT~combout {} freqcalc:inst3|cnt32:inst5|qq[0] {} } { 0.000ns 0.000ns 1.288ns } { 0.000ns 0.945ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk0 register freqcalc:inst3\|control:inst\|current_state\[1\] register freqcalc:inst3\|control:inst\|current_state\[1\] 432 ps " "Info: Minimum slack time is 432 ps for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" between source register \"freqcalc:inst3\|control:inst\|current_state\[1\]\" and destination register \"freqcalc:inst3\|control:inst\|current_state\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freqcalc:inst3\|control:inst\|current_state\[1\] 1 REG LCFF_X24_Y7_N23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 7; REG Node = 'freqcalc:inst3\|control:inst\|current_state\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns freqcalc:inst3\|control:inst\|Mux2~0 2 COMB LCCOMB_X24_Y7_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y7_N22; Fanout = 1; COMB Node = 'freqcalc:inst3\|control:inst\|Mux2~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { freqcalc:inst3|control:inst|current_state[1] freqcalc:inst3|control:inst|Mux2~0 } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns freqcalc:inst3\|control:inst\|current_state\[1\] 3 REG LCFF_X24_Y7_N23 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 7; REG Node = 'freqcalc:inst3\|control:inst\|current_state\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { freqcalc:inst3|control:inst|Mux2~0 freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { freqcalc:inst3|control:inst|current_state[1] freqcalc:inst3|control:inst|Mux2~0 freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { freqcalc:inst3|control:inst|current_state[1] {} freqcalc:inst3|control:inst|Mux2~0 {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.069 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.069 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk0 10.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk0 10.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.067 ns + Smallest " "Info: + Smallest clock skew is 0.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk0 destination 7.682 ns + Longest register " "Info: + Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" to destination register is 7.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.970 ns) 2.636 ns div10m:inst7\|frediv_25:inst\|clk1 3 REG LCFF_X27_Y7_N31 1 " "Info: 3: + IC(0.829 ns) + CELL(0.970 ns) = 2.636 ns; Loc. = LCFF_X27_Y7_N31; Fanout = 1; REG Node = 'div10m:inst7\|frediv_25:inst\|clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.206 ns) 3.491 ns div10m:inst7\|frediv_25:inst\|clk_out 4 COMB LCCOMB_X26_Y7_N30 15 " "Info: 4: + IC(0.649 ns) + CELL(0.206 ns) = 3.491 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 15; COMB Node = 'div10m:inst7\|frediv_25:inst\|clk_out'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.970 ns) 5.012 ns div10m:inst7\|fre_div1m_64:inst3\|s\[14\] 5 REG LCFF_X25_Y7_N31 6 " "Info: 5: + IC(0.551 ns) + CELL(0.970 ns) = 5.012 ns; Loc. = LCFF_X25_Y7_N31; Fanout = 6; REG Node = 'div10m:inst7\|fre_div1m_64:inst3\|s\[14\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.970 ns) 6.602 ns div10m:inst7\|getandchoose:inst4\|s\[3\] 6 REG LCFF_X24_Y7_N7 5 " "Info: 6: + IC(0.620 ns) + CELL(0.970 ns) = 6.602 ns; Loc. = LCFF_X24_Y7_N7; Fanout = 5; REG Node = 'div10m:inst7\|getandchoose:inst4\|s\[3\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] } "NODE_NAME" } } { "getandchoose.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/getandchoose.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.666 ns) 7.682 ns freqcalc:inst3\|control:inst\|current_state\[1\] 7 REG LCFF_X24_Y7_N23 7 " "Info: 7: + IC(0.414 ns) + CELL(0.666 ns) = 7.682 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 7; REG Node = 'freqcalc:inst3\|control:inst\|current_state\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.782 ns ( 49.23 % ) " "Info: Total cell delay = 3.782 ns ( 49.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 50.77 % ) " "Info: Total interconnect delay = 3.900 ns ( 50.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.682 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.682 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.829ns 0.649ns 0.551ns 0.620ns 0.414ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk0 source 7.615 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk0\" to source register is 7.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.970 ns) 2.636 ns div10m:inst7\|frediv_25:inst\|clk2 3 REG LCFF_X26_Y7_N15 1 " "Info: 3: + IC(0.829 ns) + CELL(0.970 ns) = 2.636 ns; Loc. = LCFF_X26_Y7_N15; Fanout = 1; REG Node = 'div10m:inst7\|frediv_25:inst\|clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.319 ns) 3.424 ns div10m:inst7\|frediv_25:inst\|clk_out 4 COMB LCCOMB_X26_Y7_N30 15 " "Info: 4: + IC(0.469 ns) + CELL(0.319 ns) = 3.424 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 15; COMB Node = 'div10m:inst7\|frediv_25:inst\|clk_out'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out } "NODE_NAME" } } { "frediv_25.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/frediv_25.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.970 ns) 4.945 ns div10m:inst7\|fre_div1m_64:inst3\|s\[14\] 5 REG LCFF_X25_Y7_N31 6 " "Info: 5: + IC(0.551 ns) + CELL(0.970 ns) = 4.945 ns; Loc. = LCFF_X25_Y7_N31; Fanout = 6; REG Node = 'div10m:inst7\|fre_div1m_64:inst3\|s\[14\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] } "NODE_NAME" } } { "fre_div1m_64.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/fre_div1m_64.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.970 ns) 6.535 ns div10m:inst7\|getandchoose:inst4\|s\[3\] 6 REG LCFF_X24_Y7_N7 5 " "Info: 6: + IC(0.620 ns) + CELL(0.970 ns) = 6.535 ns; Loc. = LCFF_X24_Y7_N7; Fanout = 5; REG Node = 'div10m:inst7\|getandchoose:inst4\|s\[3\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] } "NODE_NAME" } } { "getandchoose.vhd" "" { Text "e:/nios/chen/fpgacontrol/div/getandchoose.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.666 ns) 7.615 ns freqcalc:inst3\|control:inst\|current_state\[1\] 7 REG LCFF_X24_Y7_N23 7 " "Info: 7: + IC(0.414 ns) + CELL(0.666 ns) = 7.615 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 7; REG Node = 'freqcalc:inst3\|control:inst\|current_state\[1\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.895 ns ( 51.15 % ) " "Info: Total cell delay = 3.895 ns ( 51.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.720 ns ( 48.85 % ) " "Info: Total interconnect delay = 3.720 ns ( 48.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.615 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.615 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.829ns 0.469ns 0.551ns 0.620ns 0.414ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.682 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.682 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.829ns 0.649ns 0.551ns 0.620ns 0.414ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.615 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.615 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.829ns 0.469ns 0.551ns 0.620ns 0.414ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "control.vhd" "" { Text "e:/nios/chen/fpgacontrol/freqcalc/control.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.682 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.682 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.829ns 0.649ns 0.551ns 0.620ns 0.414ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.615 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.615 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.829ns 0.469ns 0.551ns 0.620ns 0.414ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { freqcalc:inst3|control:inst|current_state[1] freqcalc:inst3|control:inst|Mux2~0 freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { freqcalc:inst3|control:inst|current_state[1] {} freqcalc:inst3|control:inst|Mux2~0 {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.682 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk1 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.682 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk1 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.829ns 0.649ns 0.551ns 0.620ns 0.414ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.970ns 0.970ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.615 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl div10m:inst7|frediv_25:inst|clk2 div10m:inst7|frediv_25:inst|clk_out div10m:inst7|fre_div1m_64:inst3|s[14] div10m:inst7|getandchoose:inst4|s[3] freqcalc:inst3|control:inst|current_state[1] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.615 ns" { PLL80M:inst6|altpll:altpll_component|_clk0 {} PLL80M:inst6|altpll:altpll_component|_clk0~clkctrl {} div10m:inst7|frediv_25:inst|clk2 {} div10m:inst7|frediv_25:inst|clk_out {} div10m:inst7|fre_div1m_64:inst3|s[14] {} div10m:inst7|getandchoose:inst4|s[3] {} freqcalc:inst3|control:inst|current_state[1] {} } { 0.000ns 0.837ns 0.829ns 0.469ns 0.551ns 0.620ns 0.414ns } { 0.000ns 0.000ns 0.970ns 0.319ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 register phase_acc:inst12\|acc\[31\] register phase_acc:inst12\|acc\[31\] 749 ps " "Info: Minimum slack time is 749 ps for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" between source register \"phase_acc:inst12\|acc\[31\]\" and destination register \"phase_acc:inst12\|acc\[31\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.751 ns + Shortest register register " "Info: + Shortest register to register delay is 0.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase_acc:inst12\|acc\[31\] 1 REG LCFF_X10_Y8_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y8_N31; Fanout = 3; REG Node = 'phase_acc:inst12\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_acc:inst12|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 0.643 ns phase_acc:inst12\|acc\[31\]~94 2 COMB LCCOMB_X10_Y8_N30 1 " "Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X10_Y8_N30; Fanout = 1; COMB Node = 'phase_acc:inst12\|acc\[31\]~94'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { phase_acc:inst12|acc[31] phase_acc:inst12|acc[31]~94 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.751 ns phase_acc:inst12\|acc\[31\] 3 REG LCFF_X10_Y8_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.751 ns; Loc. = LCFF_X10_Y8_N31; Fanout = 3; REG Node = 'phase_acc:inst12\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { phase_acc:inst12|acc[31]~94 phase_acc:inst12|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.81 % ) " "Info: Total cell delay = 0.314 ns ( 41.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.437 ns ( 58.19 % ) " "Info: Total interconnect delay = 0.437 ns ( 58.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { phase_acc:inst12|acc[31] phase_acc:inst12|acc[31]~94 phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.751 ns" { phase_acc:inst12|acc[31] {} phase_acc:inst12|acc[31]~94 {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.437ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 destination 2.328 ns + Longest register " "Info: + Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to destination register is 2.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 2.328 ns phase_acc:inst12\|acc\[31\] 3 REG LCFF_X10_Y8_N31 3 " "Info: 3: + IC(0.825 ns) + CELL(0.666 ns) = 2.328 ns; Loc. = LCFF_X10_Y8_N31; Fanout = 3; REG Node = 'phase_acc:inst12\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.61 % ) " "Info: Total cell delay = 0.666 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.662 ns ( 71.39 % ) " "Info: Total interconnect delay = 1.662 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 source 2.328 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to source register is 2.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 2.328 ns phase_acc:inst12\|acc\[31\] 3 REG LCFF_X10_Y8_N31 3 " "Info: 3: + IC(0.825 ns) + CELL(0.666 ns) = 2.328 ns; Loc. = LCFF_X10_Y8_N31; Fanout = 3; REG Node = 'phase_acc:inst12\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.61 % ) " "Info: Total cell delay = 0.666 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.662 ns ( 71.39 % ) " "Info: Total interconnect delay = 1.662 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { phase_acc:inst12|acc[31] phase_acc:inst12|acc[31]~94 phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.751 ns" { phase_acc:inst12|acc[31] {} phase_acc:inst12|acc[31]~94 {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.437ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst12|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.328 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst12|acc[31] {} } { 0.000ns 0.837ns 0.825ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 memory RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7 memory RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0 2.943 ns " "Info: Minimum slack time is 2.943 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" between source memory \"RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7\" and destination memory \"RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Shortest memory memory " "Info: + Shortest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7 1 MEM M4K_X11_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0 2 MEM M4K_X11_Y5 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y5; Fanout = 0; MEM Node = 'RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.012 ns - Smallest memory memory " "Info: - Smallest memory to memory requirement is -0.012 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.007 ns " "Info: + Latch edge is 4.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.007 ns " "Info: - Launch edge is 4.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns + Smallest " "Info: + Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 destination 2.414 ns + Longest memory " "Info: + Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" to destination memory is 2.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 42 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G1; Fanout = 42; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.815 ns) 2.414 ns RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0 3 MEM M4K_X11_Y5 0 " "Info: 3: + IC(0.762 ns) + CELL(0.815 ns) = 2.414 ns; Loc. = M4K_X11_Y5; Fanout = 0; MEM Node = 'RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.815 ns ( 33.76 % ) " "Info: Total cell delay = 0.815 ns ( 33.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.599 ns ( 66.24 % ) " "Info: Total interconnect delay = 1.599 ns ( 66.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.414 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 source 2.433 ns - Shortest memory " "Info: - Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" to source memory is 2.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 42 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G1; Fanout = 42; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.834 ns) 2.433 ns RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X11_Y5 1 " "Info: 3: + IC(0.762 ns) + CELL(0.834 ns) = 2.433 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'RAM2PORT:inst17\|altsyncram:altsyncram_component\|altsyncram_8ao1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.834 ns ( 34.28 % ) " "Info: Total cell delay = 0.834 ns ( 34.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.599 ns ( 65.72 % ) " "Info: Total interconnect delay = 1.599 ns ( 65.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.414 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_8ao1.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/altsyncram_8ao1.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.414 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.414 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.433 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst17|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK25M register FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\|dffe21a\[7\] register FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\|dffe22a\[7\] 743 ps " "Info: Minimum slack time is 743 ps for clock \"CLK25M\" between source register \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\|dffe21a\[7\]\" and destination register \"FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\|dffe22a\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.745 ns + Shortest register register " "Info: + Shortest register to register delay is 0.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\|dffe21a\[7\] 1 REG LCFF_X19_Y9_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N19; Fanout = 1; REG Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\|dffe21a\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] } "NODE_NAME" } } { "db/dffpipe_3v8.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dffpipe_3v8.tdf" 31 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 0.637 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\|dffe22a\[7\]~feeder 2 COMB LCCOMB_X19_Y9_N12 1 " "Info: 2: + IC(0.431 ns) + CELL(0.206 ns) = 0.637 ns; Loc. = LCCOMB_X19_Y9_N12; Fanout = 1; COMB Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\|dffe22a\[7\]~feeder'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7]~feeder } "NODE_NAME" } } { "db/dffpipe_3v8.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dffpipe_3v8.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.745 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\|dffe22a\[7\] 3 REG LCFF_X19_Y9_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.745 ns; Loc. = LCFF_X19_Y9_N13; Fanout = 1; REG Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\|dffe22a\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7]~feeder FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7] } "NODE_NAME" } } { "db/dffpipe_3v8.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dffpipe_3v8.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 42.15 % ) " "Info: Total cell delay = 0.314 ns ( 42.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.431 ns ( 57.85 % ) " "Info: Total interconnect delay = 0.431 ns ( 57.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7]~feeder FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.745 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7]~feeder {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7] {} } { 0.000ns 0.431ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK25M 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK25M\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK25M 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK25M\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK25M destination 2.751 ns + Longest register " "Info: + Longest clock path from clock \"CLK25M\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK25M 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK25M'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25M } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK25M~clkctrl 2 COMB CLKCTRL_G0 50 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G0; Fanout = 50; COMB Node = 'CLK25M~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK25M CLK25M~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\|dffe22a\[7\] 3 REG LCFF_X19_Y9_N13 1 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X19_Y9_N13; Fanout = 1; REG Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\|dffe22a\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7] } "NODE_NAME" } } { "db/dffpipe_3v8.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dffpipe_3v8.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK25M source 2.751 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK25M\" to source register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK25M 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK25M'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25M } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK25M~clkctrl 2 COMB CLKCTRL_G0 50 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G0; Fanout = 50; COMB Node = 'CLK25M~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK25M CLK25M~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\|dffe21a\[7\] 3 REG LCFF_X19_Y9_N19 1 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X19_Y9_N19; Fanout = 1; REG Node = 'FIFO12:inst8\|dcfifo:dcfifo_component\|dcfifo_4cf1:auto_generated\|alt_synch_pipe_9u7:ws_dgrp\|dffpipe_3v8:dffpipe20\|dffe21a\[7\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] } "NODE_NAME" } } { "db/dffpipe_3v8.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dffpipe_3v8.tdf" 31 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/dffpipe_3v8.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dffpipe_3v8.tdf" 31 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "db/dffpipe_3v8.tdf" "" { Text "E:/nios/chen/FPGACONTROL/db/dffpipe_3v8.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7]~feeder FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.745 ns" { FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7]~feeder {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7] {} } { 0.000ns 0.431ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe22a[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK25M CLK25M~clkctrl FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK25M {} CLK25M~combout {} CLK25M~clkctrl {} FIFO12:inst8|dcfifo:dcfifo_component|dcfifo_4cf1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe20|dffe21a[7] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "NADV 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"NADV\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LATCH_ADDR:inst9\|nCS FREW:inst29\|74273:inst5\|12 NADV 4.927 ns " "Info: Found hold time violation between source  pin or register \"LATCH_ADDR:inst9\|nCS\" and destination pin or register \"FREW:inst29\|74273:inst5\|12\" for clock \"NADV\" (Hold time is 4.927 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.568 ns + Largest " "Info: + Largest clock skew is 8.568 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 12.270 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 12.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.970 ns) 3.982 ns LATCH_ADDR:inst9\|ADDR\[10\] 2 REG LCFF_X9_Y6_N5 1 " "Info: 2: + IC(1.902 ns) + CELL(0.970 ns) = 3.982 ns; Loc. = LCFF_X9_Y6_N5; Fanout = 1; REG Node = 'LATCH_ADDR:inst9\|ADDR\[10\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { NADV LATCH_ADDR:inst9|ADDR[10] } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.534 ns) 5.287 ns inst14~2 3 COMB LCCOMB_X9_Y6_N26 3 " "Info: 3: + IC(0.771 ns) + CELL(0.534 ns) = 5.287 ns; Loc. = LCCOMB_X9_Y6_N26; Fanout = 3; COMB Node = 'inst14~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { LATCH_ADDR:inst9|ADDR[10] inst14~2 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 440 568 632 488 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.614 ns) 6.636 ns inst20~1 4 COMB LCCOMB_X8_Y6_N12 2 " "Info: 4: + IC(0.735 ns) + CELL(0.614 ns) = 6.636 ns; Loc. = LCCOMB_X8_Y6_N12; Fanout = 2; COMB Node = 'inst20~1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { inst14~2 inst20~1 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.624 ns) 8.317 ns DECODER_ADDR:inst\|CS_FIFO_START 5 COMB LCCOMB_X9_Y6_N28 1 " "Info: 5: + IC(1.057 ns) + CELL(0.624 ns) = 8.317 ns; Loc. = LCCOMB_X9_Y6_N28; Fanout = 1; COMB Node = 'DECODER_ADDR:inst\|CS_FIFO_START'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { inst20~1 DECODER_ADDR:inst|CS_FIFO_START } "NODE_NAME" } } { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.473 ns) + CELL(0.000 ns) 10.790 ns DECODER_ADDR:inst\|CS_FIFO_START~clkctrl 6 COMB CLKCTRL_G6 17 " "Info: 6: + IC(2.473 ns) + CELL(0.000 ns) = 10.790 ns; Loc. = CLKCTRL_G6; Fanout = 17; COMB Node = 'DECODER_ADDR:inst\|CS_FIFO_START~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { DECODER_ADDR:inst|CS_FIFO_START DECODER_ADDR:inst|CS_FIFO_START~clkctrl } "NODE_NAME" } } { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.666 ns) 12.270 ns FREW:inst29\|74273:inst5\|12 7 REG LCFF_X9_Y7_N25 2 " "Info: 7: + IC(0.814 ns) + CELL(0.666 ns) = 12.270 ns; Loc. = LCFF_X9_Y7_N25; Fanout = 2; REG Node = 'FREW:inst29\|74273:inst5\|12'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { DECODER_ADDR:inst|CS_FIFO_START~clkctrl FREW:inst29|74273:inst5|12 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.518 ns ( 36.82 % ) " "Info: Total cell delay = 4.518 ns ( 36.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.752 ns ( 63.18 % ) " "Info: Total interconnect delay = 7.752 ns ( 63.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "12.270 ns" { NADV LATCH_ADDR:inst9|ADDR[10] inst14~2 inst20~1 DECODER_ADDR:inst|CS_FIFO_START DECODER_ADDR:inst|CS_FIFO_START~clkctrl FREW:inst29|74273:inst5|12 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "12.270 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[10] {} inst14~2 {} inst20~1 {} DECODER_ADDR:inst|CS_FIFO_START {} DECODER_ADDR:inst|CS_FIFO_START~clkctrl {} FREW:inst29|74273:inst5|12 {} } { 0.000ns 0.000ns 1.902ns 0.771ns 0.735ns 1.057ns 2.473ns 0.814ns } { 0.000ns 1.110ns 0.970ns 0.534ns 0.614ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV source 3.702 ns - Shortest register " "Info: - Shortest clock path from clock \"NADV\" to source register is 3.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.926 ns) + CELL(0.666 ns) 3.702 ns LATCH_ADDR:inst9\|nCS 2 REG LCFF_X8_Y6_N15 39 " "Info: 2: + IC(1.926 ns) + CELL(0.666 ns) = 3.702 ns; Loc. = LCFF_X8_Y6_N15; Fanout = 39; REG Node = 'LATCH_ADDR:inst9\|nCS'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { NADV LATCH_ADDR:inst9|nCS } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 47.97 % ) " "Info: Total cell delay = 1.776 ns ( 47.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.926 ns ( 52.03 % ) " "Info: Total interconnect delay = 1.926 ns ( 52.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { NADV LATCH_ADDR:inst9|nCS } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|nCS {} } { 0.000ns 0.000ns 1.926ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "12.270 ns" { NADV LATCH_ADDR:inst9|ADDR[10] inst14~2 inst20~1 DECODER_ADDR:inst|CS_FIFO_START DECODER_ADDR:inst|CS_FIFO_START~clkctrl FREW:inst29|74273:inst5|12 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "12.270 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[10] {} inst14~2 {} inst20~1 {} DECODER_ADDR:inst|CS_FIFO_START {} DECODER_ADDR:inst|CS_FIFO_START~clkctrl {} FREW:inst29|74273:inst5|12 {} } { 0.000ns 0.000ns 1.902ns 0.771ns 0.735ns 1.057ns 2.473ns 0.814ns } { 0.000ns 1.110ns 0.970ns 0.534ns 0.614ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { NADV LATCH_ADDR:inst9|nCS } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|nCS {} } { 0.000ns 0.000ns 1.926ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.643 ns - Shortest register register " "Info: - Shortest register to register delay is 3.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LATCH_ADDR:inst9\|nCS 1 REG LCFF_X8_Y6_N15 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y6_N15; Fanout = 39; REG Node = 'LATCH_ADDR:inst9\|nCS'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_ADDR:inst9|nCS } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.624 ns) 1.082 ns inst5 2 COMB LCCOMB_X8_Y6_N2 5 " "Info: 2: + IC(0.458 ns) + CELL(0.624 ns) = 1.082 ns; Loc. = LCCOMB_X8_Y6_N2; Fanout = 5; COMB Node = 'inst5'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { LATCH_ADDR:inst9|nCS inst5 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 240 560 624 288 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.206 ns) 2.387 ns D\[15\]~18 3 COMB LCCOMB_X9_Y7_N30 1 " "Info: 3: + IC(1.099 ns) + CELL(0.206 ns) = 2.387 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 1; COMB Node = 'D\[15\]~18'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { inst5 D[15]~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 2.957 ns D\[15\]~19 4 COMB LCCOMB_X9_Y7_N28 2 " "Info: 4: + IC(0.364 ns) + CELL(0.206 ns) = 2.957 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 2; COMB Node = 'D\[15\]~19'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { D[15]~18 D[15]~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 3.535 ns FREW:inst29\|74273:inst5\|12~feeder 5 COMB LCCOMB_X9_Y7_N24 1 " "Info: 5: + IC(0.372 ns) + CELL(0.206 ns) = 3.535 ns; Loc. = LCCOMB_X9_Y7_N24; Fanout = 1; COMB Node = 'FREW:inst29\|74273:inst5\|12~feeder'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { D[15]~19 FREW:inst29|74273:inst5|12~feeder } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.643 ns FREW:inst29\|74273:inst5\|12 6 REG LCFF_X9_Y7_N25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.643 ns; Loc. = LCFF_X9_Y7_N25; Fanout = 2; REG Node = 'FREW:inst29\|74273:inst5\|12'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { FREW:inst29|74273:inst5|12~feeder FREW:inst29|74273:inst5|12 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.350 ns ( 37.06 % ) " "Info: Total cell delay = 1.350 ns ( 37.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.293 ns ( 62.94 % ) " "Info: Total interconnect delay = 2.293 ns ( 62.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { LATCH_ADDR:inst9|nCS inst5 D[15]~18 D[15]~19 FREW:inst29|74273:inst5|12~feeder FREW:inst29|74273:inst5|12 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.643 ns" { LATCH_ADDR:inst9|nCS {} inst5 {} D[15]~18 {} D[15]~19 {} FREW:inst29|74273:inst5|12~feeder {} FREW:inst29|74273:inst5|12 {} } { 0.000ns 0.458ns 1.099ns 0.364ns 0.372ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "12.270 ns" { NADV LATCH_ADDR:inst9|ADDR[10] inst14~2 inst20~1 DECODER_ADDR:inst|CS_FIFO_START DECODER_ADDR:inst|CS_FIFO_START~clkctrl FREW:inst29|74273:inst5|12 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "12.270 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[10] {} inst14~2 {} inst20~1 {} DECODER_ADDR:inst|CS_FIFO_START {} DECODER_ADDR:inst|CS_FIFO_START~clkctrl {} FREW:inst29|74273:inst5|12 {} } { 0.000ns 0.000ns 1.902ns 0.771ns 0.735ns 1.057ns 2.473ns 0.814ns } { 0.000ns 1.110ns 0.970ns 0.534ns 0.614ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { NADV LATCH_ADDR:inst9|nCS } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|nCS {} } { 0.000ns 0.000ns 1.926ns } { 0.000ns 1.110ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { LATCH_ADDR:inst9|nCS inst5 D[15]~18 D[15]~19 FREW:inst29|74273:inst5|12~feeder FREW:inst29|74273:inst5|12 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.643 ns" { LATCH_ADDR:inst9|nCS {} inst5 {} D[15]~18 {} D[15]~19 {} FREW:inst29|74273:inst5|12~feeder {} FREW:inst29|74273:inst5|12 {} } { 0.000ns 0.458ns 1.099ns 0.364ns 0.372ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "NOE 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"NOE\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LATCH_DATA:inst1\|DATA\[2\]\$latch LATCH_AD:inst2\|AD\[2\]\$latch NOE 1.162 ns " "Info: Found hold time violation between source  pin or register \"LATCH_DATA:inst1\|DATA\[2\]\$latch\" and destination pin or register \"LATCH_AD:inst2\|AD\[2\]\$latch\" for clock \"NOE\" (Hold time is 1.162 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.473 ns + Largest " "Info: + Largest clock skew is 3.473 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NOE destination 7.627 ns + Longest register " "Info: + Longest clock path from clock \"NOE\" to destination register is 7.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 11 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 11; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.781 ns) + CELL(0.206 ns) 5.097 ns LATCH_AD:inst2\|AD\[0\]~0 2 COMB LCCOMB_X27_Y7_N12 1 " "Info: 2: + IC(3.781 ns) + CELL(0.206 ns) = 5.097 ns; Loc. = LCCOMB_X27_Y7_N12; Fanout = 1; COMB Node = 'LATCH_AD:inst2\|AD\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.987 ns" { NOE LATCH_AD:inst2|AD[0]~0 } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.000 ns) 6.077 ns LATCH_AD:inst2\|AD\[0\]~0clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(0.980 ns) + CELL(0.000 ns) = 6.077 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_AD:inst2\|AD\[0\]~0clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.206 ns) 7.627 ns LATCH_AD:inst2\|AD\[2\]\$latch 4 REG LCCOMB_X7_Y5_N16 1 " "Info: 4: + IC(1.344 ns) + CELL(0.206 ns) = 7.627 ns; Loc. = LCCOMB_X7_Y5_N16; Fanout = 1; REG Node = 'LATCH_AD:inst2\|AD\[2\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[2]$latch } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 19.96 % ) " "Info: Total cell delay = 1.522 ns ( 19.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.105 ns ( 80.04 % ) " "Info: Total interconnect delay = 6.105 ns ( 80.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.627 ns" { NOE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[2]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.627 ns" { NOE {} NOE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[2]$latch {} } { 0.000ns 0.000ns 3.781ns 0.980ns 1.344ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NOE source 4.154 ns - Shortest register " "Info: - Shortest clock path from clock \"NOE\" to source register is 4.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 11 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 11; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.995 ns) + CELL(0.366 ns) 3.471 ns LATCH_DATA:inst1\|DATA\[0\]~0 2 COMB LCCOMB_X8_Y5_N22 17 " "Info: 2: + IC(1.995 ns) + CELL(0.366 ns) = 3.471 ns; Loc. = LCCOMB_X8_Y5_N22; Fanout = 17; COMB Node = 'LATCH_DATA:inst1\|DATA\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { NOE LATCH_DATA:inst1|DATA[0]~0 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.206 ns) 4.154 ns LATCH_DATA:inst1\|DATA\[2\]\$latch 3 REG LCCOMB_X8_Y5_N20 2 " "Info: 3: + IC(0.477 ns) + CELL(0.206 ns) = 4.154 ns; Loc. = LCCOMB_X8_Y5_N20; Fanout = 2; REG Node = 'LATCH_DATA:inst1\|DATA\[2\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[2]$latch } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 40.49 % ) " "Info: Total cell delay = 1.682 ns ( 40.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.472 ns ( 59.51 % ) " "Info: Total interconnect delay = 2.472 ns ( 59.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.154 ns" { NOE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[2]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.154 ns" { NOE {} NOE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[2]$latch {} } { 0.000ns 0.000ns 1.995ns 0.477ns } { 0.000ns 1.110ns 0.366ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.627 ns" { NOE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[2]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.627 ns" { NOE {} NOE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[2]$latch {} } { 0.000ns 0.000ns 3.781ns 0.980ns 1.344ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.154 ns" { NOE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[2]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.154 ns" { NOE {} NOE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[2]$latch {} } { 0.000ns 0.000ns 1.995ns 0.477ns } { 0.000ns 1.110ns 0.366ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.311 ns - Shortest register register " "Info: - Shortest register to register delay is 2.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LATCH_DATA:inst1\|DATA\[2\]\$latch 1 REG LCCOMB_X8_Y5_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X8_Y5_N20; Fanout = 2; REG Node = 'LATCH_DATA:inst1\|DATA\[2\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst1|DATA[2]$latch } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.624 ns) 1.330 ns D\[2\]~62 2 COMB LCCOMB_X7_Y5_N22 1 " "Info: 2: + IC(0.706 ns) + CELL(0.624 ns) = 1.330 ns; Loc. = LCCOMB_X7_Y5_N22; Fanout = 1; COMB Node = 'D\[2\]~62'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { LATCH_DATA:inst1|DATA[2]$latch D[2]~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.616 ns) 2.311 ns LATCH_AD:inst2\|AD\[2\]\$latch 3 REG LCCOMB_X7_Y5_N16 1 " "Info: 3: + IC(0.365 ns) + CELL(0.616 ns) = 2.311 ns; Loc. = LCCOMB_X7_Y5_N16; Fanout = 1; REG Node = 'LATCH_AD:inst2\|AD\[2\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { D[2]~62 LATCH_AD:inst2|AD[2]$latch } "NODE_NAME" } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.240 ns ( 53.66 % ) " "Info: Total cell delay = 1.240 ns ( 53.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 46.34 % ) " "Info: Total interconnect delay = 1.071 ns ( 46.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { LATCH_DATA:inst1|DATA[2]$latch D[2]~62 LATCH_AD:inst2|AD[2]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.311 ns" { LATCH_DATA:inst1|DATA[2]$latch {} D[2]~62 {} LATCH_AD:inst2|AD[2]$latch {} } { 0.000ns 0.706ns 0.365ns } { 0.000ns 0.624ns 0.616ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } } { "latch_ad.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_ad.vhd" 18 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.627 ns" { NOE LATCH_AD:inst2|AD[0]~0 LATCH_AD:inst2|AD[0]~0clkctrl LATCH_AD:inst2|AD[2]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.627 ns" { NOE {} NOE~combout {} LATCH_AD:inst2|AD[0]~0 {} LATCH_AD:inst2|AD[0]~0clkctrl {} LATCH_AD:inst2|AD[2]$latch {} } { 0.000ns 0.000ns 3.781ns 0.980ns 1.344ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.154 ns" { NOE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[2]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.154 ns" { NOE {} NOE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[2]$latch {} } { 0.000ns 0.000ns 1.995ns 0.477ns } { 0.000ns 1.110ns 0.366ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { LATCH_DATA:inst1|DATA[2]$latch D[2]~62 LATCH_AD:inst2|AD[2]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.311 ns" { LATCH_DATA:inst1|DATA[2]$latch {} D[2]~62 {} LATCH_AD:inst2|AD[2]$latch {} } { 0.000ns 0.706ns 0.365ns } { 0.000ns 0.624ns 0.616ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "NWE 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"NWE\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LATCH_DATA:inst1\|DATA\[9\]\$latch FREW:inst29\|74273:inst9\|18 NWE 762 ps " "Info: Found hold time violation between source  pin or register \"LATCH_DATA:inst1\|DATA\[9\]\$latch\" and destination pin or register \"FREW:inst29\|74273:inst9\|18\" for clock \"NWE\" (Hold time is 762 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.880 ns + Largest " "Info: + Largest clock skew is 1.880 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE destination 5.530 ns + Longest register " "Info: + Longest clock path from clock \"NWE\" to destination register is 5.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.206 ns) 3.305 ns inst20~2 2 COMB LCCOMB_X9_Y6_N22 1 " "Info: 2: + IC(1.989 ns) + CELL(0.206 ns) = 3.305 ns; Loc. = LCCOMB_X9_Y6_N22; Fanout = 1; COMB Node = 'inst20~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { NWE inst20~2 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 3.874 ns inst20 3 COMB LCCOMB_X9_Y6_N20 16 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 3.874 ns; Loc. = LCCOMB_X9_Y6_N20; Fanout = 16; COMB Node = 'inst20'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { inst20~2 inst20 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.666 ns) 5.530 ns FREW:inst29\|74273:inst9\|18 4 REG LCFF_X7_Y6_N11 3 " "Info: 4: + IC(0.990 ns) + CELL(0.666 ns) = 5.530 ns; Loc. = LCFF_X7_Y6_N11; Fanout = 3; REG Node = 'FREW:inst29\|74273:inst9\|18'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { inst20 FREW:inst29|74273:inst9|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.188 ns ( 39.57 % ) " "Info: Total cell delay = 2.188 ns ( 39.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.342 ns ( 60.43 % ) " "Info: Total interconnect delay = 3.342 ns ( 60.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.530 ns" { NWE inst20~2 inst20 FREW:inst29|74273:inst9|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.530 ns" { NWE {} NWE~combout {} inst20~2 {} inst20 {} FREW:inst29|74273:inst9|18 {} } { 0.000ns 0.000ns 1.989ns 0.363ns 0.990ns } { 0.000ns 1.110ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE source 3.650 ns - Shortest register " "Info: - Shortest clock path from clock \"NWE\" to source register is 3.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.206 ns) 2.953 ns LATCH_DATA:inst1\|DATA\[0\]~0 2 COMB LCCOMB_X8_Y5_N22 17 " "Info: 2: + IC(1.637 ns) + CELL(0.206 ns) = 2.953 ns; Loc. = LCCOMB_X8_Y5_N22; Fanout = 17; COMB Node = 'LATCH_DATA:inst1\|DATA\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.206 ns) 3.650 ns LATCH_DATA:inst1\|DATA\[9\]\$latch 3 REG LCCOMB_X8_Y5_N4 2 " "Info: 3: + IC(0.491 ns) + CELL(0.206 ns) = 3.650 ns; Loc. = LCCOMB_X8_Y5_N4; Fanout = 2; REG Node = 'LATCH_DATA:inst1\|DATA\[9\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[9]$latch } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 41.70 % ) " "Info: Total cell delay = 1.522 ns ( 41.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.128 ns ( 58.30 % ) " "Info: Total interconnect delay = 2.128 ns ( 58.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.650 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[9]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.650 ns" { NWE {} NWE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[9]$latch {} } { 0.000ns 0.000ns 1.637ns 0.491ns } { 0.000ns 1.110ns 0.206ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.530 ns" { NWE inst20~2 inst20 FREW:inst29|74273:inst9|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.530 ns" { NWE {} NWE~combout {} inst20~2 {} inst20 {} FREW:inst29|74273:inst9|18 {} } { 0.000ns 0.000ns 1.989ns 0.363ns 0.990ns } { 0.000ns 1.110ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.650 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[9]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.650 ns" { NWE {} NWE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[9]$latch {} } { 0.000ns 0.000ns 1.637ns 0.491ns } { 0.000ns 1.110ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.424 ns - Shortest register register " "Info: - Shortest register to register delay is 1.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LATCH_DATA:inst1\|DATA\[9\]\$latch 1 REG LCCOMB_X8_Y5_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X8_Y5_N4; Fanout = 2; REG Node = 'LATCH_DATA:inst1\|DATA\[9\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst1|DATA[9]$latch } "NODE_NAME" } } { "latch_data.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.206 ns) 1.316 ns D\[9\]~31 2 COMB LCCOMB_X7_Y6_N10 2 " "Info: 2: + IC(1.110 ns) + CELL(0.206 ns) = 1.316 ns; Loc. = LCCOMB_X7_Y6_N10; Fanout = 2; COMB Node = 'D\[9\]~31'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { LATCH_DATA:inst1|DATA[9]$latch D[9]~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.424 ns FREW:inst29\|74273:inst9\|18 3 REG LCFF_X7_Y6_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.424 ns; Loc. = LCFF_X7_Y6_N11; Fanout = 3; REG Node = 'FREW:inst29\|74273:inst9\|18'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { D[9]~31 FREW:inst29|74273:inst9|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 22.05 % ) " "Info: Total cell delay = 0.314 ns ( 22.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.110 ns ( 77.95 % ) " "Info: Total interconnect delay = 1.110 ns ( 77.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { LATCH_DATA:inst1|DATA[9]$latch D[9]~31 FREW:inst29|74273:inst9|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "1.424 ns" { LATCH_DATA:inst1|DATA[9]$latch {} D[9]~31 {} FREW:inst29|74273:inst9|18 {} } { 0.000ns 1.110ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.530 ns" { NWE inst20~2 inst20 FREW:inst29|74273:inst9|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.530 ns" { NWE {} NWE~combout {} inst20~2 {} inst20 {} FREW:inst29|74273:inst9|18 {} } { 0.000ns 0.000ns 1.989ns 0.363ns 0.990ns } { 0.000ns 1.110ns 0.206ns 0.206ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.650 ns" { NWE LATCH_DATA:inst1|DATA[0]~0 LATCH_DATA:inst1|DATA[9]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "3.650 ns" { NWE {} NWE~combout {} LATCH_DATA:inst1|DATA[0]~0 {} LATCH_DATA:inst1|DATA[9]$latch {} } { 0.000ns 0.000ns 1.637ns 0.491ns } { 0.000ns 1.110ns 0.206ns 0.206ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { LATCH_DATA:inst1|DATA[9]$latch D[9]~31 FREW:inst29|74273:inst9|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "1.424 ns" { LATCH_DATA:inst1|DATA[9]$latch {} D[9]~31 {} FREW:inst29|74273:inst9|18 {} } { 0.000ns 1.110ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FREW:inst29\|74273:inst7\|18 NOE NWE 7.935 ns register " "Info: tsu for register \"FREW:inst29\|74273:inst7\|18\" (data pin = \"NOE\", clock pin = \"NWE\") is 7.935 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.513 ns + Longest pin register " "Info: + Longest pin to register delay is 13.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 11 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 11; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.654 ns) + CELL(0.651 ns) 3.415 ns inst22~2 2 COMB LCCOMB_X9_Y6_N30 1 " "Info: 2: + IC(1.654 ns) + CELL(0.651 ns) = 3.415 ns; Loc. = LCCOMB_X9_Y6_N30; Fanout = 1; COMB Node = 'inst22~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { NOE inst22~2 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 304 560 624 352 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.494 ns) 4.490 ns inst22 3 COMB LCCOMB_X8_Y6_N30 4 " "Info: 3: + IC(0.581 ns) + CELL(0.494 ns) = 4.490 ns; Loc. = LCCOMB_X8_Y6_N30; Fanout = 4; COMB Node = 'inst22'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { inst22~2 inst22 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 304 560 624 352 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.370 ns) 5.980 ns D\[7\]~0 4 COMB LCCOMB_X8_Y6_N10 18 " "Info: 4: + IC(1.120 ns) + CELL(0.370 ns) = 5.980 ns; Loc. = LCCOMB_X8_Y6_N10; Fanout = 18; COMB Node = 'D\[7\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { inst22 D[7]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.690 ns) + CELL(0.370 ns) 9.040 ns D\[1\]~14 5 COMB LCCOMB_X7_Y5_N12 1 " "Info: 5: + IC(2.690 ns) + CELL(0.370 ns) = 9.040 ns; Loc. = LCCOMB_X7_Y5_N12; Fanout = 1; COMB Node = 'D\[1\]~14'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.060 ns" { D[7]~0 D[1]~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 9.611 ns D\[1\]~15 6 COMB LCCOMB_X7_Y5_N10 3 " "Info: 6: + IC(0.365 ns) + CELL(0.206 ns) = 9.611 ns; Loc. = LCCOMB_X7_Y5_N10; Fanout = 3; COMB Node = 'D\[1\]~15'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { D[1]~14 D[1]~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.442 ns) + CELL(0.460 ns) 13.513 ns FREW:inst29\|74273:inst7\|18 7 REG LCFF_X9_Y6_N9 2 " "Info: 7: + IC(3.442 ns) + CELL(0.460 ns) = 13.513 ns; Loc. = LCFF_X9_Y6_N9; Fanout = 2; REG Node = 'FREW:inst29\|74273:inst7\|18'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "3.902 ns" { D[1]~15 FREW:inst29|74273:inst7|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.661 ns ( 27.09 % ) " "Info: Total cell delay = 3.661 ns ( 27.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.852 ns ( 72.91 % ) " "Info: Total interconnect delay = 9.852 ns ( 72.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "13.513 ns" { NOE inst22~2 inst22 D[7]~0 D[1]~14 D[1]~15 FREW:inst29|74273:inst7|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "13.513 ns" { NOE {} NOE~combout {} inst22~2 {} inst22 {} D[7]~0 {} D[1]~14 {} D[1]~15 {} FREW:inst29|74273:inst7|18 {} } { 0.000ns 0.000ns 1.654ns 0.581ns 1.120ns 2.690ns 0.365ns 3.442ns } { 0.000ns 1.110ns 0.651ns 0.494ns 0.370ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE destination 5.538 ns - Shortest register " "Info: - Shortest clock path from clock \"NWE\" to destination register is 5.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 5 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 5; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.206 ns) 3.305 ns inst20~2 2 COMB LCCOMB_X9_Y6_N22 1 " "Info: 2: + IC(1.989 ns) + CELL(0.206 ns) = 3.305 ns; Loc. = LCCOMB_X9_Y6_N22; Fanout = 1; COMB Node = 'inst20~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { NWE inst20~2 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 3.874 ns inst20 3 COMB LCCOMB_X9_Y6_N20 16 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 3.874 ns; Loc. = LCCOMB_X9_Y6_N20; Fanout = 16; COMB Node = 'inst20'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { inst20~2 inst20 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.666 ns) 5.538 ns FREW:inst29\|74273:inst7\|18 4 REG LCFF_X9_Y6_N9 2 " "Info: 4: + IC(0.998 ns) + CELL(0.666 ns) = 5.538 ns; Loc. = LCFF_X9_Y6_N9; Fanout = 2; REG Node = 'FREW:inst29\|74273:inst7\|18'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { inst20 FREW:inst29|74273:inst7|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.188 ns ( 39.51 % ) " "Info: Total cell delay = 2.188 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.350 ns ( 60.49 % ) " "Info: Total interconnect delay = 3.350 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.538 ns" { NWE inst20~2 inst20 FREW:inst29|74273:inst7|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.538 ns" { NWE {} NWE~combout {} inst20~2 {} inst20 {} FREW:inst29|74273:inst7|18 {} } { 0.000ns 0.000ns 1.989ns 0.363ns 0.998ns } { 0.000ns 1.110ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "13.513 ns" { NOE inst22~2 inst22 D[7]~0 D[1]~14 D[1]~15 FREW:inst29|74273:inst7|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "13.513 ns" { NOE {} NOE~combout {} inst22~2 {} inst22 {} D[7]~0 {} D[1]~14 {} D[1]~15 {} FREW:inst29|74273:inst7|18 {} } { 0.000ns 0.000ns 1.654ns 0.581ns 1.120ns 2.690ns 0.365ns 3.442ns } { 0.000ns 1.110ns 0.651ns 0.494ns 0.370ns 0.370ns 0.206ns 0.460ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.538 ns" { NWE inst20~2 inst20 FREW:inst29|74273:inst7|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.538 ns" { NWE {} NWE~combout {} inst20~2 {} inst20 {} FREW:inst29|74273:inst7|18 {} } { 0.000ns 0.000ns 1.989ns 0.363ns 0.998ns } { 0.000ns 1.110ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "NADV FRPIN\[29\] FREW:inst29\|74273:inst9\|14 17.324 ns register " "Info: tco from clock \"NADV\" to destination pin \"FRPIN\[29\]\" through register \"FREW:inst29\|74273:inst9\|14\" is 17.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV source 11.192 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to source register is 11.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.970 ns) 3.982 ns LATCH_ADDR:inst9\|ADDR\[10\] 2 REG LCFF_X9_Y6_N5 1 " "Info: 2: + IC(1.902 ns) + CELL(0.970 ns) = 3.982 ns; Loc. = LCFF_X9_Y6_N5; Fanout = 1; REG Node = 'LATCH_ADDR:inst9\|ADDR\[10\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { NADV LATCH_ADDR:inst9|ADDR[10] } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.534 ns) 5.287 ns inst14~2 3 COMB LCCOMB_X9_Y6_N26 3 " "Info: 3: + IC(0.771 ns) + CELL(0.534 ns) = 5.287 ns; Loc. = LCCOMB_X9_Y6_N26; Fanout = 3; COMB Node = 'inst14~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { LATCH_ADDR:inst9|ADDR[10] inst14~2 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 440 568 632 488 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.614 ns) 6.636 ns inst20~1 4 COMB LCCOMB_X8_Y6_N12 2 " "Info: 4: + IC(0.735 ns) + CELL(0.614 ns) = 6.636 ns; Loc. = LCCOMB_X8_Y6_N12; Fanout = 2; COMB Node = 'inst20~1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { inst14~2 inst20~1 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.251 ns) + CELL(0.616 ns) 9.503 ns inst20 5 COMB LCCOMB_X9_Y6_N20 16 " "Info: 5: + IC(2.251 ns) + CELL(0.616 ns) = 9.503 ns; Loc. = LCCOMB_X9_Y6_N20; Fanout = 16; COMB Node = 'inst20'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { inst20~1 inst20 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.666 ns) 11.192 ns FREW:inst29\|74273:inst9\|14 6 REG LCFF_X10_Y6_N13 3 " "Info: 6: + IC(1.023 ns) + CELL(0.666 ns) = 11.192 ns; Loc. = LCFF_X10_Y6_N13; Fanout = 3; REG Node = 'FREW:inst29\|74273:inst9\|14'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { inst20 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.510 ns ( 40.30 % ) " "Info: Total cell delay = 4.510 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.682 ns ( 59.70 % ) " "Info: Total interconnect delay = 6.682 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.192 ns" { NADV LATCH_ADDR:inst9|ADDR[10] inst14~2 inst20~1 inst20 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.192 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[10] {} inst14~2 {} inst20~1 {} inst20 {} FREW:inst29|74273:inst9|14 {} } { 0.000ns 0.000ns 1.902ns 0.771ns 0.735ns 2.251ns 1.023ns } { 0.000ns 1.110ns 0.970ns 0.534ns 0.614ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.828 ns + Longest register pin " "Info: + Longest register to pin delay is 5.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FREW:inst29\|74273:inst9\|14 1 REG LCFF_X10_Y6_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y6_N13; Fanout = 3; REG Node = 'FREW:inst29\|74273:inst9\|14'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.602 ns) + CELL(3.226 ns) 5.828 ns FRPIN\[29\] 2 PIN PIN_125 0 " "Info: 2: + IC(2.602 ns) + CELL(3.226 ns) = 5.828 ns; Loc. = PIN_125; Fanout = 0; PIN Node = 'FRPIN\[29\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { FREW:inst29|74273:inst9|14 FRPIN[29] } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 1264 352 528 1280 "FRPIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 55.35 % ) " "Info: Total cell delay = 3.226 ns ( 55.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.602 ns ( 44.65 % ) " "Info: Total interconnect delay = 2.602 ns ( 44.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { FREW:inst29|74273:inst9|14 FRPIN[29] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.828 ns" { FREW:inst29|74273:inst9|14 {} FRPIN[29] {} } { 0.000ns 2.602ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "11.192 ns" { NADV LATCH_ADDR:inst9|ADDR[10] inst14~2 inst20~1 inst20 FREW:inst29|74273:inst9|14 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "11.192 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[10] {} inst14~2 {} inst20~1 {} inst20 {} FREW:inst29|74273:inst9|14 {} } { 0.000ns 0.000ns 1.902ns 0.771ns 0.735ns 2.251ns 1.023ns } { 0.000ns 1.110ns 0.970ns 0.534ns 0.614ns 0.616ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { FREW:inst29|74273:inst9|14 FRPIN[29] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.828 ns" { FREW:inst29|74273:inst9|14 {} FRPIN[29] {} } { 0.000ns 2.602ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK25M CLKCARRY 6.401 ns Longest " "Info: Longest tpd from source pin \"CLK25M\" to destination pin \"CLKCARRY\" is 6.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK25M 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK25M'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK25M } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 -144 24 712 "CLK25M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.245 ns) + CELL(3.056 ns) 6.401 ns CLKCARRY 2 PIN PIN_93 0 " "Info: 2: + IC(2.245 ns) + CELL(3.056 ns) = 6.401 ns; Loc. = PIN_93; Fanout = 0; PIN Node = 'CLKCARRY'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.301 ns" { CLK25M CLKCARRY } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 696 32 208 712 "CLKCARRY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.156 ns ( 64.93 % ) " "Info: Total cell delay = 4.156 ns ( 64.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.245 ns ( 35.07 % ) " "Info: Total interconnect delay = 2.245 ns ( 35.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.401 ns" { CLK25M CLKCARRY } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.401 ns" { CLK25M {} CLK25M~combout {} CLKCARRY {} } { 0.000ns 0.000ns 2.245ns } { 0.000ns 1.100ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FREW:inst29\|74273:inst5\|12 NOE NADV 7.625 ns register " "Info: th for register \"FREW:inst29\|74273:inst5\|12\" (data pin = \"NOE\", clock pin = \"NADV\") is 7.625 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 12.270 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 12.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.970 ns) 3.982 ns LATCH_ADDR:inst9\|ADDR\[10\] 2 REG LCFF_X9_Y6_N5 1 " "Info: 2: + IC(1.902 ns) + CELL(0.970 ns) = 3.982 ns; Loc. = LCFF_X9_Y6_N5; Fanout = 1; REG Node = 'LATCH_ADDR:inst9\|ADDR\[10\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { NADV LATCH_ADDR:inst9|ADDR[10] } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/latch_addr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.534 ns) 5.287 ns inst14~2 3 COMB LCCOMB_X9_Y6_N26 3 " "Info: 3: + IC(0.771 ns) + CELL(0.534 ns) = 5.287 ns; Loc. = LCCOMB_X9_Y6_N26; Fanout = 3; COMB Node = 'inst14~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { LATCH_ADDR:inst9|ADDR[10] inst14~2 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 440 568 632 488 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.614 ns) 6.636 ns inst20~1 4 COMB LCCOMB_X8_Y6_N12 2 " "Info: 4: + IC(0.735 ns) + CELL(0.614 ns) = 6.636 ns; Loc. = LCCOMB_X8_Y6_N12; Fanout = 2; COMB Node = 'inst20~1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { inst14~2 inst20~1 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 168 784 848 216 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.624 ns) 8.317 ns DECODER_ADDR:inst\|CS_FIFO_START 5 COMB LCCOMB_X9_Y6_N28 1 " "Info: 5: + IC(1.057 ns) + CELL(0.624 ns) = 8.317 ns; Loc. = LCCOMB_X9_Y6_N28; Fanout = 1; COMB Node = 'DECODER_ADDR:inst\|CS_FIFO_START'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { inst20~1 DECODER_ADDR:inst|CS_FIFO_START } "NODE_NAME" } } { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.473 ns) + CELL(0.000 ns) 10.790 ns DECODER_ADDR:inst\|CS_FIFO_START~clkctrl 6 COMB CLKCTRL_G6 17 " "Info: 6: + IC(2.473 ns) + CELL(0.000 ns) = 10.790 ns; Loc. = CLKCTRL_G6; Fanout = 17; COMB Node = 'DECODER_ADDR:inst\|CS_FIFO_START~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { DECODER_ADDR:inst|CS_FIFO_START DECODER_ADDR:inst|CS_FIFO_START~clkctrl } "NODE_NAME" } } { "decoder_addr.vhd" "" { Text "e:/nios/chen/fpgacontrol/select/decoder_addr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.666 ns) 12.270 ns FREW:inst29\|74273:inst5\|12 7 REG LCFF_X9_Y7_N25 2 " "Info: 7: + IC(0.814 ns) + CELL(0.666 ns) = 12.270 ns; Loc. = LCFF_X9_Y7_N25; Fanout = 2; REG Node = 'FREW:inst29\|74273:inst5\|12'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { DECODER_ADDR:inst|CS_FIFO_START~clkctrl FREW:inst29|74273:inst5|12 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.518 ns ( 36.82 % ) " "Info: Total cell delay = 4.518 ns ( 36.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.752 ns ( 63.18 % ) " "Info: Total interconnect delay = 7.752 ns ( 63.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "12.270 ns" { NADV LATCH_ADDR:inst9|ADDR[10] inst14~2 inst20~1 DECODER_ADDR:inst|CS_FIFO_START DECODER_ADDR:inst|CS_FIFO_START~clkctrl FREW:inst29|74273:inst5|12 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "12.270 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[10] {} inst14~2 {} inst20~1 {} DECODER_ADDR:inst|CS_FIFO_START {} DECODER_ADDR:inst|CS_FIFO_START~clkctrl {} FREW:inst29|74273:inst5|12 {} } { 0.000ns 0.000ns 1.902ns 0.771ns 0.735ns 1.057ns 2.473ns 0.814ns } { 0.000ns 1.110ns 0.970ns 0.534ns 0.614ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.951 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 11 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 11; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "E:/nios/chen/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.202 ns) 2.908 ns freqcalc:inst3\|choose:inst3\|DOUT\[15\]~0 2 COMB LCCOMB_X8_Y7_N0 4 " "Info: 2: + IC(1.596 ns) + CELL(0.202 ns) = 2.908 ns; Loc. = LCCOMB_X8_Y7_N0; Fanout = 4; COMB Node = 'freqcalc:inst3\|choose:inst3\|DOUT\[15\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { NOE freqcalc:inst3|choose:inst3|DOUT[15]~0 } "NODE_NAME" } } { "freqcalc/choose.vhd" "" { Text "E:/nios/chen/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.651 ns) 4.265 ns D\[15\]~19 3 COMB LCCOMB_X9_Y7_N28 2 " "Info: 3: + IC(0.706 ns) + CELL(0.651 ns) = 4.265 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 2; COMB Node = 'D\[15\]~19'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { freqcalc:inst3|choose:inst3|DOUT[15]~0 D[15]~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 4.843 ns FREW:inst29\|74273:inst5\|12~feeder 4 COMB LCCOMB_X9_Y7_N24 1 " "Info: 4: + IC(0.372 ns) + CELL(0.206 ns) = 4.843 ns; Loc. = LCCOMB_X9_Y7_N24; Fanout = 1; COMB Node = 'FREW:inst29\|74273:inst5\|12~feeder'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { D[15]~19 FREW:inst29|74273:inst5|12~feeder } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.951 ns FREW:inst29\|74273:inst5\|12 5 REG LCFF_X9_Y7_N25 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.951 ns; Loc. = LCFF_X9_Y7_N25; Fanout = 2; REG Node = 'FREW:inst29\|74273:inst5\|12'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { FREW:inst29|74273:inst5|12~feeder FREW:inst29|74273:inst5|12 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.277 ns ( 45.99 % ) " "Info: Total cell delay = 2.277 ns ( 45.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.674 ns ( 54.01 % ) " "Info: Total interconnect delay = 2.674 ns ( 54.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.951 ns" { NOE freqcalc:inst3|choose:inst3|DOUT[15]~0 D[15]~19 FREW:inst29|74273:inst5|12~feeder FREW:inst29|74273:inst5|12 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.951 ns" { NOE {} NOE~combout {} freqcalc:inst3|choose:inst3|DOUT[15]~0 {} D[15]~19 {} FREW:inst29|74273:inst5|12~feeder {} FREW:inst29|74273:inst5|12 {} } { 0.000ns 0.000ns 1.596ns 0.706ns 0.372ns 0.000ns } { 0.000ns 1.110ns 0.202ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "12.270 ns" { NADV LATCH_ADDR:inst9|ADDR[10] inst14~2 inst20~1 DECODER_ADDR:inst|CS_FIFO_START DECODER_ADDR:inst|CS_FIFO_START~clkctrl FREW:inst29|74273:inst5|12 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "12.270 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst9|ADDR[10] {} inst14~2 {} inst20~1 {} DECODER_ADDR:inst|CS_FIFO_START {} DECODER_ADDR:inst|CS_FIFO_START~clkctrl {} FREW:inst29|74273:inst5|12 {} } { 0.000ns 0.000ns 1.902ns 0.771ns 0.735ns 1.057ns 2.473ns 0.814ns } { 0.000ns 1.110ns 0.970ns 0.534ns 0.614ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.951 ns" { NOE freqcalc:inst3|choose:inst3|DOUT[15]~0 D[15]~19 FREW:inst29|74273:inst5|12~feeder FREW:inst29|74273:inst5|12 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.951 ns" { NOE {} NOE~combout {} freqcalc:inst3|choose:inst3|DOUT[15]~0 {} D[15]~19 {} FREW:inst29|74273:inst5|12~feeder {} FREW:inst29|74273:inst5|12 {} } { 0.000ns 0.000ns 1.596ns 0.706ns 0.372ns 0.000ns } { 0.000ns 1.110ns 0.202ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 77 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 04 16:58:09 2014 " "Info: Processing ended: Mon Aug 04 16:58:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 04 16:58:10 2014 " "Info: Processing started: Mon Aug 04 16:58:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "FPGACONTROL.vho FPGACONTROL_vhd.sdo E:/nios/chen/FPGACONTROL/simulation/modelsim/ simulation " "Info: Generated files \"FPGACONTROL.vho\" and \"FPGACONTROL_vhd.sdo\" in directory \"E:/nios/chen/FPGACONTROL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 04 16:58:11 2014 " "Info: Processing ended: Mon Aug 04 16:58:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 163 s " "Info: Quartus II Full Compilation was successful. 0 errors, 163 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
