/**
 *
 * @file ADC_RegisterDefines_DCRIC.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 15 nov. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 15 nov. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_DCRIC_H_
#define XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_DCRIC_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
************************************ 21 DCRIC *********************************************
******************************************************************************************/
/*--------*/
#define ADC_DCRIC_R_DCINT0_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_R_DCINT0_BIT    ((uint32_t) 0UL)
#define ADC_DCRIC_R_DCINT0_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCINT0_RESET    ((uint32_t) 0x00000001UL)

#define ADC_DCRIC_DCINT0_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCINT0_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCINT0_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_DCRIC_R_DCINT1_MASK    ((uint32_t) 0x00000002UL)
#define ADC_DCRIC_R_DCINT1_BIT    ((uint32_t) 1UL)
#define ADC_DCRIC_R_DCINT1_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCINT1_RESET    ((uint32_t) 0x00000002UL)

#define ADC_DCRIC_DCINT1_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCINT1_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCINT1_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_DCRIC_R_DCINT2_MASK    ((uint32_t) 0x00000004UL)
#define ADC_DCRIC_R_DCINT2_BIT    ((uint32_t) 2UL)
#define ADC_DCRIC_R_DCINT2_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCINT2_RESET    ((uint32_t) 0x00000004UL)

#define ADC_DCRIC_DCINT2_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCINT2_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCINT2_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_DCRIC_R_DCINT3_MASK    ((uint32_t) 0x00000008UL)
#define ADC_DCRIC_R_DCINT3_BIT    ((uint32_t) 3UL)
#define ADC_DCRIC_R_DCINT3_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCINT3_RESET    ((uint32_t) 0x00000008UL)

#define ADC_DCRIC_DCINT3_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCINT3_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCINT3_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_DCRIC_R_DCINT4_MASK    ((uint32_t) 0x00000010UL)
#define ADC_DCRIC_R_DCINT4_BIT    ((uint32_t) 4UL)
#define ADC_DCRIC_R_DCINT4_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCINT4_RESET    ((uint32_t) 0x00000010UL)

#define ADC_DCRIC_DCINT4_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCINT4_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCINT4_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_DCRIC_R_DCINT5_MASK    ((uint32_t) 0x00000020UL)
#define ADC_DCRIC_R_DCINT5_BIT    ((uint32_t) 5UL)
#define ADC_DCRIC_R_DCINT5_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCINT5_RESET    ((uint32_t) 0x00000020UL)

#define ADC_DCRIC_DCINT5_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCINT5_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCINT5_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_DCRIC_R_DCINT6_MASK    ((uint32_t) 0x00000040UL)
#define ADC_DCRIC_R_DCINT6_BIT    ((uint32_t) 6UL)
#define ADC_DCRIC_R_DCINT6_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCINT6_RESET    ((uint32_t) 0x00000040UL)

#define ADC_DCRIC_DCINT6_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCINT6_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCINT6_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_DCRIC_R_DCINT7_MASK    ((uint32_t) 0x00000080UL)
#define ADC_DCRIC_R_DCINT7_BIT    ((uint32_t) 7UL)
#define ADC_DCRIC_R_DCINT7_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCINT7_RESET    ((uint32_t) 0x00000080UL)

#define ADC_DCRIC_DCINT7_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCINT7_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCINT7_RESET    ((uint32_t) 0x00000001UL)
/*--------*/


/*--------*/
#define ADC_DCRIC_R_DCTRIG0_MASK    ((uint32_t) 0x00010000UL)
#define ADC_DCRIC_R_DCTRIG0_BIT    ((uint32_t) 16UL)
#define ADC_DCRIC_R_DCTRIG0_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCTRIG0_RESET    ((uint32_t) 0x00010000UL)

#define ADC_DCRIC_DCTRIG0_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCTRIG0_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCTRIG0_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_DCRIC_R_DCTRIG1_MASK    ((uint32_t) 0x00020000UL)
#define ADC_DCRIC_R_DCTRIG1_BIT    ((uint32_t) 17UL)
#define ADC_DCRIC_R_DCTRIG1_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCTRIG1_RESET    ((uint32_t) 0x00020000UL)

#define ADC_DCRIC_DCTRIG1_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCTRIG1_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCTRIG1_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_DCRIC_R_DCTRIG2_MASK    ((uint32_t) 0x00040000UL)
#define ADC_DCRIC_R_DCTRIG2_BIT    ((uint32_t) 18UL)
#define ADC_DCRIC_R_DCTRIG2_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCTRIG2_RESET    ((uint32_t) 0x00040000UL)

#define ADC_DCRIC_DCTRIG2_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCTRIG2_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCTRIG2_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_DCRIC_R_DCTRIG3_MASK    ((uint32_t) 0x00080000UL)
#define ADC_DCRIC_R_DCTRIG3_BIT    ((uint32_t) 19UL)
#define ADC_DCRIC_R_DCTRIG3_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCTRIG3_RESET    ((uint32_t) 0x00080000UL)

#define ADC_DCRIC_DCTRIG3_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCTRIG3_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCTRIG3_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_DCRIC_R_DCTRIG4_MASK    ((uint32_t) 0x00100000UL)
#define ADC_DCRIC_R_DCTRIG4_BIT    ((uint32_t) 20UL)
#define ADC_DCRIC_R_DCTRIG4_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCTRIG4_RESET    ((uint32_t) 0x00100000UL)

#define ADC_DCRIC_DCTRIG4_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCTRIG4_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCTRIG4_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_DCRIC_R_DCTRIG5_MASK    ((uint32_t) 0x00200000UL)
#define ADC_DCRIC_R_DCTRIG5_BIT    ((uint32_t) 21UL)
#define ADC_DCRIC_R_DCTRIG5_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCTRIG5_RESET    ((uint32_t) 0x00200000UL)

#define ADC_DCRIC_DCTRIG5_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCTRIG5_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCTRIG5_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_DCRIC_R_DCTRIG6_MASK    ((uint32_t) 0x00400000UL)
#define ADC_DCRIC_R_DCTRIG6_BIT    ((uint32_t) 22UL)
#define ADC_DCRIC_R_DCTRIG6_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCTRIG6_RESET    ((uint32_t) 0x00400000UL)

#define ADC_DCRIC_DCTRIG6_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCTRIG6_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCTRIG6_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

/*--------*/
#define ADC_DCRIC_R_DCTRIG7_MASK    ((uint32_t) 0x00800000UL)
#define ADC_DCRIC_R_DCTRIG7_BIT    ((uint32_t) 23UL)
#define ADC_DCRIC_R_DCTRIG7_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_R_DCTRIG7_RESET    ((uint32_t) 0x00800000UL)

#define ADC_DCRIC_DCTRIG7_MASK    ((uint32_t) 0x00000001UL)
#define ADC_DCRIC_DCTRIG7_NA    ((uint32_t) 0x00000000UL)
#define ADC_DCRIC_DCTRIG7_RESET    ((uint32_t) 0x00000001UL)
/*--------*/

#endif /* XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_DCRIC_H_ */
