; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN:     -mcpu=pwr8 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s --check-prefix=CHECK-P8
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN:     -mcpu=pwr9 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s --check-prefix=CHECK-P9
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu \
; RUN:     -mcpu=pwr9 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr < %s | \
; RUN: FileCheck %s --check-prefix=CHECK-BE

define i16 @test2elt(<2 x double> %a) local_unnamed_addr #0 {
; CHECK-P8-LABEL: test2elt:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    xxswapd vs0, v2
; CHECK-P8-NEXT:    xscvdpsxws f1, v2
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    mffprwz r3, f1
; CHECK-P8-NEXT:    mffprwz r4, f0
; CHECK-P8-NEXT:    rlwimi r4, r3, 8, 0, 23
; CHECK-P8-NEXT:    sth r4, -2(r1)
; CHECK-P8-NEXT:    lhz r3, -2(r1)
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test2elt:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    xscvdpsxws f0, v2
; CHECK-P9-NEXT:    mffprwz r3, f0
; CHECK-P9-NEXT:    xxswapd vs0, v2
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    mffprwz r4, f0
; CHECK-P9-NEXT:    rlwimi r4, r3, 8, 0, 23
; CHECK-P9-NEXT:    sth r4, -2(r1)
; CHECK-P9-NEXT:    lhz r3, -2(r1)
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test2elt:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    li r3, -1
; CHECK-BE-NEXT:    sth r3, -2(r1)
; CHECK-BE-NEXT:    lhz r3, -2(r1)
; CHECK-BE-NEXT:    blr
entry:
  %0 = fptoui <2 x double> %a to <2 x i8>
  %1 = bitcast <2 x i8> %0 to i16
  ret i16 %1
}

define i32 @test4elt(ptr nocapture readonly) local_unnamed_addr #1 {
; CHECK-P8-LABEL: test4elt:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    lxvd2x vs0, 0, r3
; CHECK-P8-NEXT:    li r4, 16
; CHECK-P8-NEXT:    lxvd2x vs2, r3, r4
; CHECK-P8-NEXT:    xxswapd vs1, vs0
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    xscvdpsxws f1, f1
; CHECK-P8-NEXT:    mffprwz r3, f0
; CHECK-P8-NEXT:    xscvdpsxws f0, f2
; CHECK-P8-NEXT:    mffprwz r4, f1
; CHECK-P8-NEXT:    rlwimi r3, r4, 8, 16, 23
; CHECK-P8-NEXT:    mffprwz r4, f0
; CHECK-P8-NEXT:    xxswapd vs3, vs2
; CHECK-P8-NEXT:    xscvdpsxws f0, f3
; CHECK-P8-NEXT:    rlwimi r3, r4, 16, 8, 15
; CHECK-P8-NEXT:    mffprwz r4, f0
; CHECK-P8-NEXT:    rlwimi r3, r4, 24, 0, 7
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test4elt:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    lxv vs1, 0(r3)
; CHECK-P9-NEXT:    lxv vs0, 16(r3)
; CHECK-P9-NEXT:    xscvdpsxws f2, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    mffprwz r4, f2
; CHECK-P9-NEXT:    mffprwz r3, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs0
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    rlwimi r3, r4, 8, 16, 23
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    mffprwz r4, f1
; CHECK-P9-NEXT:    rlwimi r3, r4, 16, 8, 15
; CHECK-P9-NEXT:    mffprwz r4, f0
; CHECK-P9-NEXT:    rlwimi r3, r4, 24, 0, 7
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test4elt:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    lxv vs1, 16(r3)
; CHECK-BE-NEXT:    lxv vs0, 0(r3)
; CHECK-BE-NEXT:    xscvdpsxws f2, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs1
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mffprwz r4, f2
; CHECK-BE-NEXT:    mffprwz r3, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs0
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    rlwimi r3, r4, 8, 16, 23
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mffprwz r4, f1
; CHECK-BE-NEXT:    rlwimi r3, r4, 16, 8, 15
; CHECK-BE-NEXT:    mffprwz r4, f0
; CHECK-BE-NEXT:    rlwimi r3, r4, 24, 0, 7
; CHECK-BE-NEXT:    blr
entry:
  %a = load <4 x double>, ptr %0, align 32
  %1 = fptoui <4 x double> %a to <4 x i8>
  %2 = bitcast <4 x i8> %1 to i32
  ret i32 %2
}

define i64 @test8elt(ptr nocapture readonly) local_unnamed_addr #1 {
; CHECK-P8-LABEL: test8elt:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    lxvd2x vs2, 0, r3
; CHECK-P8-NEXT:    li r4, 32
; CHECK-P8-NEXT:    lxvd2x vs0, r3, r4
; CHECK-P8-NEXT:    li r4, 48
; CHECK-P8-NEXT:    lxvd2x vs4, r3, r4
; CHECK-P8-NEXT:    li r4, 16
; CHECK-P8-NEXT:    lxvd2x vs6, r3, r4
; CHECK-P8-NEXT:    xxswapd vs3, vs2
; CHECK-P8-NEXT:    xscvdpsxws f2, f2
; CHECK-P8-NEXT:    xscvdpsxws f3, f3
; CHECK-P8-NEXT:    mffprwz r4, f2
; CHECK-P8-NEXT:    xscvdpsxws f2, f6
; CHECK-P8-NEXT:    mffprwz r3, f3
; CHECK-P8-NEXT:    rlwimi r4, r3, 8, 16, 23
; CHECK-P8-NEXT:    mffprwz r3, f2
; CHECK-P8-NEXT:    xxswapd vs1, vs0
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    xscvdpsxws f1, f1
; CHECK-P8-NEXT:    rlwimi r4, r3, 16, 8, 15
; CHECK-P8-NEXT:    xxswapd vs5, vs4
; CHECK-P8-NEXT:    xxswapd vs7, vs6
; CHECK-P8-NEXT:    xscvdpsxws f2, f7
; CHECK-P8-NEXT:    mffprwz r3, f2
; CHECK-P8-NEXT:    rlwimi r4, r3, 24, 0, 7
; CHECK-P8-NEXT:    mffprwz r3, f1
; CHECK-P8-NEXT:    mtfprwz f2, r4
; CHECK-P8-NEXT:    mffprwz r4, f0
; CHECK-P8-NEXT:    xscvdpsxws f0, f4
; CHECK-P8-NEXT:    rlwimi r4, r3, 8, 16, 23
; CHECK-P8-NEXT:    mffprwz r3, f0
; CHECK-P8-NEXT:    xscvdpsxws f0, f5
; CHECK-P8-NEXT:    rlwimi r4, r3, 16, 8, 15
; CHECK-P8-NEXT:    mffprwz r3, f0
; CHECK-P8-NEXT:    rlwimi r4, r3, 24, 0, 7
; CHECK-P8-NEXT:    mtfprwz f0, r4
; CHECK-P8-NEXT:    xxmrghw vs0, vs0, vs2
; CHECK-P8-NEXT:    xxswapd vs0, vs0
; CHECK-P8-NEXT:    mffprd r3, f0
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test8elt:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    lxv vs3, 0(r3)
; CHECK-P9-NEXT:    lxv vs2, 16(r3)
; CHECK-P9-NEXT:    lxv vs1, 32(r3)
; CHECK-P9-NEXT:    lxv vs0, 48(r3)
; CHECK-P9-NEXT:    xscvdpsxws f4, f3
; CHECK-P9-NEXT:    xxswapd vs3, vs3
; CHECK-P9-NEXT:    xscvdpsxws f3, f3
; CHECK-P9-NEXT:    mffprwz r3, f4
; CHECK-P9-NEXT:    mffprwz r4, f3
; CHECK-P9-NEXT:    xxswapd vs3, vs2
; CHECK-P9-NEXT:    xscvdpsxws f2, f2
; CHECK-P9-NEXT:    rlwimi r4, r3, 8, 16, 23
; CHECK-P9-NEXT:    xscvdpsxws f3, f3
; CHECK-P9-NEXT:    mffprwz r3, f3
; CHECK-P9-NEXT:    xscvdpsxws f3, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs1
; CHECK-P9-NEXT:    rlwimi r4, r3, 16, 8, 15
; CHECK-P9-NEXT:    mffprwz r3, f2
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    rlwimi r4, r3, 24, 0, 7
; CHECK-P9-NEXT:    mtfprwz f2, r4
; CHECK-P9-NEXT:    mffprwz r3, f3
; CHECK-P9-NEXT:    mffprwz r4, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs0
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    rlwimi r4, r3, 8, 16, 23
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    mffprwz r3, f1
; CHECK-P9-NEXT:    rlwimi r4, r3, 16, 8, 15
; CHECK-P9-NEXT:    mffprwz r3, f0
; CHECK-P9-NEXT:    rlwimi r4, r3, 24, 0, 7
; CHECK-P9-NEXT:    mtfprwz f0, r4
; CHECK-P9-NEXT:    xxmrghw vs0, vs0, vs2
; CHECK-P9-NEXT:    mfvsrld r3, vs0
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test8elt:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    lxv vs3, 48(r3)
; CHECK-BE-NEXT:    lxv vs2, 32(r3)
; CHECK-BE-NEXT:    lxv vs1, 16(r3)
; CHECK-BE-NEXT:    lxv vs0, 0(r3)
; CHECK-BE-NEXT:    xscvdpsxws f4, f3
; CHECK-BE-NEXT:    xxswapd vs3, vs3
; CHECK-BE-NEXT:    xscvdpsxws f3, f3
; CHECK-BE-NEXT:    mffprwz r3, f4
; CHECK-BE-NEXT:    mffprwz r4, f3
; CHECK-BE-NEXT:    xxswapd vs3, vs2
; CHECK-BE-NEXT:    xscvdpsxws f2, f2
; CHECK-BE-NEXT:    rlwimi r4, r3, 8, 16, 23
; CHECK-BE-NEXT:    xscvdpsxws f3, f3
; CHECK-BE-NEXT:    mffprwz r3, f3
; CHECK-BE-NEXT:    rlwimi r4, r3, 16, 8, 15
; CHECK-BE-NEXT:    mffprwz r3, f2
; CHECK-BE-NEXT:    xscvdpsxws f2, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs1
; CHECK-BE-NEXT:    rlwimi r4, r3, 24, 0, 7
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mtvsrwz v2, r4
; CHECK-BE-NEXT:    mffprwz r3, f2
; CHECK-BE-NEXT:    mffprwz r4, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs0
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    rlwimi r4, r3, 8, 16, 23
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mffprwz r3, f1
; CHECK-BE-NEXT:    rlwimi r4, r3, 16, 8, 15
; CHECK-BE-NEXT:    mffprwz r3, f0
; CHECK-BE-NEXT:    rlwimi r4, r3, 24, 0, 7
; CHECK-BE-NEXT:    mtvsrwz v3, r4
; CHECK-BE-NEXT:    vmrgow v2, v3, v2
; CHECK-BE-NEXT:    mfvsrd r3, v2
; CHECK-BE-NEXT:    blr
entry:
  %a = load <8 x double>, ptr %0, align 64
  %1 = fptoui <8 x double> %a to <8 x i8>
  %2 = bitcast <8 x i8> %1 to i64
  ret i64 %2
}

define <16 x i8> @test16elt(ptr nocapture readonly) local_unnamed_addr #2 {
; CHECK-P8-LABEL: test16elt:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    li r4, 64
; CHECK-P8-NEXT:    lxvd2x vs3, 0, r3
; CHECK-P8-NEXT:    li r5, 96
; CHECK-P8-NEXT:    lxvd2x vs0, r3, r4
; CHECK-P8-NEXT:    li r4, 32
; CHECK-P8-NEXT:    lxvd2x vs1, r3, r5
; CHECK-P8-NEXT:    li r5, 80
; CHECK-P8-NEXT:    lxvd2x vs2, r3, r4
; CHECK-P8-NEXT:    li r4, 16
; CHECK-P8-NEXT:    lxvd2x vs12, r3, r5
; CHECK-P8-NEXT:    lxvd2x vs6, r3, r4
; CHECK-P8-NEXT:    li r4, 48
; CHECK-P8-NEXT:    lxvd2x vs9, r3, r4
; CHECK-P8-NEXT:    li r4, 112
; CHECK-P8-NEXT:    lxvd2x vs13, r3, r4
; CHECK-P8-NEXT:    xxswapd vs5, vs3
; CHECK-P8-NEXT:    xscvdpsxws f3, f3
; CHECK-P8-NEXT:    xscvdpsxws f5, f5
; CHECK-P8-NEXT:    mffprwz r4, f3
; CHECK-P8-NEXT:    xxswapd vs8, vs1
; CHECK-P8-NEXT:    xscvdpsxws f1, f1
; CHECK-P8-NEXT:    xscvdpsxws f8, f8
; CHECK-P8-NEXT:    xxswapd vs7, vs0
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    xxswapd vs4, vs2
; CHECK-P8-NEXT:    xscvdpsxws f2, f2
; CHECK-P8-NEXT:    xscvdpsxws f4, f4
; CHECK-P8-NEXT:    xxswapd v2, vs12
; CHECK-P8-NEXT:    mffprwz r3, f2
; CHECK-P8-NEXT:    mffprwz r5, f4
; CHECK-P8-NEXT:    rlwimi r3, r5, 8, 16, 23
; CHECK-P8-NEXT:    mffprwz r5, f5
; CHECK-P8-NEXT:    xxswapd vs10, vs6
; CHECK-P8-NEXT:    xscvdpsxws f6, f6
; CHECK-P8-NEXT:    xscvdpsxws f10, f10
; CHECK-P8-NEXT:    rlwimi r4, r5, 8, 16, 23
; CHECK-P8-NEXT:    xxswapd vs11, vs9
; CHECK-P8-NEXT:    xscvdpsxws f9, f9
; CHECK-P8-NEXT:    mffprwz r5, f9
; CHECK-P8-NEXT:    xscvdpsxws f11, f11
; CHECK-P8-NEXT:    rlwimi r3, r5, 16, 8, 15
; CHECK-P8-NEXT:    mffprwz r5, f6
; CHECK-P8-NEXT:    rlwimi r4, r5, 16, 8, 15
; CHECK-P8-NEXT:    mffprwz r5, f11
; CHECK-P8-NEXT:    xxswapd v3, vs13
; CHECK-P8-NEXT:    rlwimi r3, r5, 24, 0, 7
; CHECK-P8-NEXT:    mffprwz r5, f10
; CHECK-P8-NEXT:    rlwimi r4, r5, 24, 0, 7
; CHECK-P8-NEXT:    mffprwz r5, f0
; CHECK-P8-NEXT:    xscvdpsxws f0, f12
; CHECK-P8-NEXT:    rldimi r4, r3, 32, 0
; CHECK-P8-NEXT:    mffprwz r3, f8
; CHECK-P8-NEXT:    mtfprd f2, r4
; CHECK-P8-NEXT:    mffprwz r4, f1
; CHECK-P8-NEXT:    xscvdpsxws f1, f13
; CHECK-P8-NEXT:    rlwimi r4, r3, 8, 16, 23
; CHECK-P8-NEXT:    mffprwz r3, f1
; CHECK-P8-NEXT:    xscvdpsxws f1, v3
; CHECK-P8-NEXT:    rlwimi r4, r3, 16, 8, 15
; CHECK-P8-NEXT:    mffprwz r3, f1
; CHECK-P8-NEXT:    xscvdpsxws f1, f7
; CHECK-P8-NEXT:    rlwimi r4, r3, 24, 0, 7
; CHECK-P8-NEXT:    mffprwz r3, f1
; CHECK-P8-NEXT:    rlwimi r5, r3, 8, 16, 23
; CHECK-P8-NEXT:    mffprwz r3, f0
; CHECK-P8-NEXT:    xscvdpsxws f0, v2
; CHECK-P8-NEXT:    rlwimi r5, r3, 16, 8, 15
; CHECK-P8-NEXT:    mffprwz r3, f0
; CHECK-P8-NEXT:    rlwimi r5, r3, 24, 0, 7
; CHECK-P8-NEXT:    rldimi r5, r4, 32, 0
; CHECK-P8-NEXT:    mtfprd f0, r5
; CHECK-P8-NEXT:    xxmrghd v2, vs0, vs2
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test16elt:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    lxv vs7, 32(r3)
; CHECK-P9-NEXT:    lxv vs6, 48(r3)
; CHECK-P9-NEXT:    lxv vs5, 0(r3)
; CHECK-P9-NEXT:    lxv vs0, 80(r3)
; CHECK-P9-NEXT:    xscvdpsxws f8, f7
; CHECK-P9-NEXT:    xxswapd vs7, vs7
; CHECK-P9-NEXT:    lxv vs1, 64(r3)
; CHECK-P9-NEXT:    lxv vs2, 112(r3)
; CHECK-P9-NEXT:    lxv vs3, 96(r3)
; CHECK-P9-NEXT:    lxv vs4, 16(r3)
; CHECK-P9-NEXT:    xscvdpsxws f7, f7
; CHECK-P9-NEXT:    mffprwz r3, f8
; CHECK-P9-NEXT:    mffprwz r4, f7
; CHECK-P9-NEXT:    xxswapd vs7, vs6
; CHECK-P9-NEXT:    xscvdpsxws f6, f6
; CHECK-P9-NEXT:    rlwimi r4, r3, 8, 16, 23
; CHECK-P9-NEXT:    xscvdpsxws f7, f7
; CHECK-P9-NEXT:    mffprwz r3, f7
; CHECK-P9-NEXT:    rlwimi r4, r3, 16, 8, 15
; CHECK-P9-NEXT:    mffprwz r3, f6
; CHECK-P9-NEXT:    xscvdpsxws f6, f5
; CHECK-P9-NEXT:    xxswapd vs5, vs5
; CHECK-P9-NEXT:    rlwimi r4, r3, 24, 0, 7
; CHECK-P9-NEXT:    xscvdpsxws f5, f5
; CHECK-P9-NEXT:    mffprwz r5, f6
; CHECK-P9-NEXT:    mffprwz r3, f5
; CHECK-P9-NEXT:    xxswapd vs5, vs4
; CHECK-P9-NEXT:    xscvdpsxws f4, f4
; CHECK-P9-NEXT:    rlwimi r3, r5, 8, 16, 23
; CHECK-P9-NEXT:    xscvdpsxws f5, f5
; CHECK-P9-NEXT:    mffprwz r5, f5
; CHECK-P9-NEXT:    rlwimi r3, r5, 16, 8, 15
; CHECK-P9-NEXT:    mffprwz r5, f4
; CHECK-P9-NEXT:    xscvdpsxws f4, f3
; CHECK-P9-NEXT:    xxswapd vs3, vs3
; CHECK-P9-NEXT:    rlwimi r3, r5, 24, 0, 7
; CHECK-P9-NEXT:    xscvdpsxws f3, f3
; CHECK-P9-NEXT:    rldimi r3, r4, 32, 0
; CHECK-P9-NEXT:    mffprwz r4, f4
; CHECK-P9-NEXT:    mffprwz r5, f3
; CHECK-P9-NEXT:    xxswapd vs3, vs2
; CHECK-P9-NEXT:    xscvdpsxws f2, f2
; CHECK-P9-NEXT:    rlwimi r5, r4, 8, 16, 23
; CHECK-P9-NEXT:    xscvdpsxws f3, f3
; CHECK-P9-NEXT:    mffprwz r4, f3
; CHECK-P9-NEXT:    rlwimi r5, r4, 16, 8, 15
; CHECK-P9-NEXT:    mffprwz r4, f2
; CHECK-P9-NEXT:    xscvdpsxws f2, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs1
; CHECK-P9-NEXT:    rlwimi r5, r4, 24, 0, 7
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    mffprwz r4, f2
; CHECK-P9-NEXT:    mffprwz r6, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs0
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    rlwimi r6, r4, 8, 16, 23
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    mffprwz r4, f1
; CHECK-P9-NEXT:    rlwimi r6, r4, 16, 8, 15
; CHECK-P9-NEXT:    mffprwz r4, f0
; CHECK-P9-NEXT:    rlwimi r6, r4, 24, 0, 7
; CHECK-P9-NEXT:    rldimi r6, r5, 32, 0
; CHECK-P9-NEXT:    mtvsrdd v2, r6, r3
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test16elt:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    lxv vs7, 80(r3)
; CHECK-BE-NEXT:    lxv vs6, 64(r3)
; CHECK-BE-NEXT:    lxv vs5, 112(r3)
; CHECK-BE-NEXT:    lxv vs0, 32(r3)
; CHECK-BE-NEXT:    xscvdpsxws f8, f7
; CHECK-BE-NEXT:    xxswapd vs7, vs7
; CHECK-BE-NEXT:    lxv vs1, 48(r3)
; CHECK-BE-NEXT:    lxv vs2, 0(r3)
; CHECK-BE-NEXT:    lxv vs3, 16(r3)
; CHECK-BE-NEXT:    lxv vs4, 96(r3)
; CHECK-BE-NEXT:    xscvdpsxws f7, f7
; CHECK-BE-NEXT:    mffprwz r3, f8
; CHECK-BE-NEXT:    mffprwz r4, f7
; CHECK-BE-NEXT:    xxswapd vs7, vs6
; CHECK-BE-NEXT:    xscvdpsxws f6, f6
; CHECK-BE-NEXT:    rlwimi r4, r3, 8, 16, 23
; CHECK-BE-NEXT:    xscvdpsxws f7, f7
; CHECK-BE-NEXT:    mffprwz r3, f7
; CHECK-BE-NEXT:    rlwimi r4, r3, 16, 8, 15
; CHECK-BE-NEXT:    mffprwz r3, f6
; CHECK-BE-NEXT:    xscvdpsxws f6, f5
; CHECK-BE-NEXT:    xxswapd vs5, vs5
; CHECK-BE-NEXT:    rlwimi r4, r3, 24, 0, 7
; CHECK-BE-NEXT:    xscvdpsxws f5, f5
; CHECK-BE-NEXT:    mffprwz r5, f6
; CHECK-BE-NEXT:    mffprwz r3, f5
; CHECK-BE-NEXT:    xxswapd vs5, vs4
; CHECK-BE-NEXT:    xscvdpsxws f4, f4
; CHECK-BE-NEXT:    rlwimi r3, r5, 8, 16, 23
; CHECK-BE-NEXT:    xscvdpsxws f5, f5
; CHECK-BE-NEXT:    mffprwz r5, f5
; CHECK-BE-NEXT:    rlwimi r3, r5, 16, 8, 15
; CHECK-BE-NEXT:    mffprwz r5, f4
; CHECK-BE-NEXT:    xscvdpsxws f4, f3
; CHECK-BE-NEXT:    xxswapd vs3, vs3
; CHECK-BE-NEXT:    rlwimi r3, r5, 24, 0, 7
; CHECK-BE-NEXT:    xscvdpsxws f3, f3
; CHECK-BE-NEXT:    rldimi r3, r4, 32, 0
; CHECK-BE-NEXT:    mffprwz r4, f4
; CHECK-BE-NEXT:    mffprwz r5, f3
; CHECK-BE-NEXT:    xxswapd vs3, vs2
; CHECK-BE-NEXT:    xscvdpsxws f2, f2
; CHECK-BE-NEXT:    rlwimi r5, r4, 8, 16, 23
; CHECK-BE-NEXT:    xscvdpsxws f3, f3
; CHECK-BE-NEXT:    mffprwz r4, f3
; CHECK-BE-NEXT:    rlwimi r5, r4, 16, 8, 15
; CHECK-BE-NEXT:    mffprwz r4, f2
; CHECK-BE-NEXT:    xscvdpsxws f2, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs1
; CHECK-BE-NEXT:    rlwimi r5, r4, 24, 0, 7
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mffprwz r4, f2
; CHECK-BE-NEXT:    mffprwz r6, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs0
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    rlwimi r6, r4, 8, 16, 23
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mffprwz r4, f1
; CHECK-BE-NEXT:    rlwimi r6, r4, 16, 8, 15
; CHECK-BE-NEXT:    mffprwz r4, f0
; CHECK-BE-NEXT:    rlwimi r6, r4, 24, 0, 7
; CHECK-BE-NEXT:    rldimi r6, r5, 32, 0
; CHECK-BE-NEXT:    mtvsrdd v2, r6, r3
; CHECK-BE-NEXT:    blr
entry:
  %a = load <16 x double>, ptr %0, align 128
  %1 = fptoui <16 x double> %a to <16 x i8>
  ret <16 x i8> %1
}

define i16 @test2elt_signed(<2 x double> %a) local_unnamed_addr #0 {
; CHECK-P8-LABEL: test2elt_signed:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    xxswapd vs0, v2
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    mffprwz r3, f0
; CHECK-P8-NEXT:    xscvdpsxws f0, v2
; CHECK-P8-NEXT:    mffprwz r4, f0
; CHECK-P8-NEXT:    slwi r4, r4, 8
; CHECK-P8-NEXT:    or r3, r4, r3
; CHECK-P8-NEXT:    sth r3, -2(r1)
; CHECK-P8-NEXT:    lhz r3, -2(r1)
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test2elt_signed:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    xxswapd vs0, v2
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    mffprwz r3, f0
; CHECK-P9-NEXT:    xscvdpsxws f0, v2
; CHECK-P9-NEXT:    mffprwz r4, f0
; CHECK-P9-NEXT:    slwi r4, r4, 8
; CHECK-P9-NEXT:    or r3, r4, r3
; CHECK-P9-NEXT:    sth r3, -2(r1)
; CHECK-P9-NEXT:    lhz r3, -2(r1)
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test2elt_signed:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    li r3, -1
; CHECK-BE-NEXT:    sth r3, -2(r1)
; CHECK-BE-NEXT:    lhz r3, -2(r1)
; CHECK-BE-NEXT:    blr
entry:
  %0 = fptosi <2 x double> %a to <2 x i8>
  %1 = bitcast <2 x i8> %0 to i16
  ret i16 %1
}

define i32 @test4elt_signed(ptr nocapture readonly) local_unnamed_addr #1 {
; CHECK-P8-LABEL: test4elt_signed:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    li r4, 16
; CHECK-P8-NEXT:    lxvd2x vs2, 0, r3
; CHECK-P8-NEXT:    lxvd2x vs0, r3, r4
; CHECK-P8-NEXT:    xxswapd vs3, vs2
; CHECK-P8-NEXT:    xxswapd vs1, vs0
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    xscvdpsxws f1, f1
; CHECK-P8-NEXT:    mffprwz r4, f0
; CHECK-P8-NEXT:    xscvdpsxws f0, f3
; CHECK-P8-NEXT:    mffprwz r3, f1
; CHECK-P8-NEXT:    slwi r4, r4, 16
; CHECK-P8-NEXT:    slwi r3, r3, 24
; CHECK-P8-NEXT:    or r3, r3, r4
; CHECK-P8-NEXT:    mffprwz r4, f0
; CHECK-P8-NEXT:    xscvdpsxws f0, f2
; CHECK-P8-NEXT:    slwi r4, r4, 8
; CHECK-P8-NEXT:    or r3, r3, r4
; CHECK-P8-NEXT:    mffprwz r4, f0
; CHECK-P8-NEXT:    or r3, r3, r4
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test4elt_signed:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    lxv vs1, 16(r3)
; CHECK-P9-NEXT:    lxv vs0, 0(r3)
; CHECK-P9-NEXT:    xscvdpsxws f2, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs1
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    mffprwz r3, f2
; CHECK-P9-NEXT:    slwi r3, r3, 24
; CHECK-P9-NEXT:    mffprwz r4, f1
; CHECK-P9-NEXT:    xscvdpsxws f1, f0
; CHECK-P9-NEXT:    xxswapd vs0, vs0
; CHECK-P9-NEXT:    slwi r4, r4, 16
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    or r3, r3, r4
; CHECK-P9-NEXT:    mffprwz r4, f1
; CHECK-P9-NEXT:    slwi r4, r4, 8
; CHECK-P9-NEXT:    or r3, r3, r4
; CHECK-P9-NEXT:    mffprwz r4, f0
; CHECK-P9-NEXT:    or r3, r3, r4
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test4elt_signed:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    lxv vs1, 0(r3)
; CHECK-BE-NEXT:    lxv vs0, 16(r3)
; CHECK-BE-NEXT:    xscvdpsxws f2, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs1
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mffprwz r3, f2
; CHECK-BE-NEXT:    slwi r3, r3, 24
; CHECK-BE-NEXT:    mffprwz r4, f1
; CHECK-BE-NEXT:    xscvdpsxws f1, f0
; CHECK-BE-NEXT:    xxswapd vs0, vs0
; CHECK-BE-NEXT:    slwi r4, r4, 16
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    or r3, r3, r4
; CHECK-BE-NEXT:    mffprwz r4, f1
; CHECK-BE-NEXT:    slwi r4, r4, 8
; CHECK-BE-NEXT:    or r3, r3, r4
; CHECK-BE-NEXT:    mffprwz r4, f0
; CHECK-BE-NEXT:    or r3, r3, r4
; CHECK-BE-NEXT:    blr
entry:
  %a = load <4 x double>, ptr %0, align 32
  %1 = fptosi <4 x double> %a to <4 x i8>
  %2 = bitcast <4 x i8> %1 to i32
  ret i32 %2
}

define i64 @test8elt_signed(ptr nocapture readonly) local_unnamed_addr #1 {
; CHECK-P8-LABEL: test8elt_signed:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    li r4, 48
; CHECK-P8-NEXT:    lxvd2x vs6, 0, r3
; CHECK-P8-NEXT:    lxvd2x vs0, r3, r4
; CHECK-P8-NEXT:    li r4, 16
; CHECK-P8-NEXT:    lxvd2x vs2, r3, r4
; CHECK-P8-NEXT:    li r4, 32
; CHECK-P8-NEXT:    lxvd2x vs4, r3, r4
; CHECK-P8-NEXT:    xxswapd vs7, vs6
; CHECK-P8-NEXT:    xxswapd vs1, vs0
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    xscvdpsxws f1, f1
; CHECK-P8-NEXT:    xxswapd vs3, vs2
; CHECK-P8-NEXT:    xscvdpsxws f2, f2
; CHECK-P8-NEXT:    xscvdpsxws f3, f3
; CHECK-P8-NEXT:    mffprwz r4, f2
; CHECK-P8-NEXT:    xscvdpsxws f2, f7
; CHECK-P8-NEXT:    mffprwz r3, f3
; CHECK-P8-NEXT:    slwi r4, r4, 16
; CHECK-P8-NEXT:    slwi r3, r3, 24
; CHECK-P8-NEXT:    xxswapd vs5, vs4
; CHECK-P8-NEXT:    or r3, r3, r4
; CHECK-P8-NEXT:    mffprwz r4, f2
; CHECK-P8-NEXT:    xscvdpsxws f2, f6
; CHECK-P8-NEXT:    slwi r4, r4, 8
; CHECK-P8-NEXT:    or r3, r3, r4
; CHECK-P8-NEXT:    mffprwz r4, f2
; CHECK-P8-NEXT:    or r3, r3, r4
; CHECK-P8-NEXT:    mffprwz r4, f0
; CHECK-P8-NEXT:    xscvdpsxws f0, f5
; CHECK-P8-NEXT:    mtfprwz f2, r3
; CHECK-P8-NEXT:    mffprwz r3, f1
; CHECK-P8-NEXT:    slwi r4, r4, 16
; CHECK-P8-NEXT:    slwi r3, r3, 24
; CHECK-P8-NEXT:    or r3, r3, r4
; CHECK-P8-NEXT:    mffprwz r4, f0
; CHECK-P8-NEXT:    xscvdpsxws f0, f4
; CHECK-P8-NEXT:    slwi r4, r4, 8
; CHECK-P8-NEXT:    or r3, r3, r4
; CHECK-P8-NEXT:    mffprwz r4, f0
; CHECK-P8-NEXT:    or r3, r3, r4
; CHECK-P8-NEXT:    mtfprwz f0, r3
; CHECK-P8-NEXT:    xxmrghw vs0, vs0, vs2
; CHECK-P8-NEXT:    xxswapd vs0, vs0
; CHECK-P8-NEXT:    mffprd r3, f0
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test8elt_signed:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    lxv vs3, 16(r3)
; CHECK-P9-NEXT:    lxv vs2, 0(r3)
; CHECK-P9-NEXT:    lxv vs1, 48(r3)
; CHECK-P9-NEXT:    lxv vs0, 32(r3)
; CHECK-P9-NEXT:    xscvdpsxws f4, f3
; CHECK-P9-NEXT:    xxswapd vs3, vs3
; CHECK-P9-NEXT:    xscvdpsxws f3, f3
; CHECK-P9-NEXT:    mffprwz r3, f4
; CHECK-P9-NEXT:    slwi r3, r3, 24
; CHECK-P9-NEXT:    mffprwz r4, f3
; CHECK-P9-NEXT:    xscvdpsxws f3, f2
; CHECK-P9-NEXT:    xxswapd vs2, vs2
; CHECK-P9-NEXT:    slwi r4, r4, 16
; CHECK-P9-NEXT:    xscvdpsxws f2, f2
; CHECK-P9-NEXT:    or r3, r3, r4
; CHECK-P9-NEXT:    mffprwz r4, f3
; CHECK-P9-NEXT:    xscvdpsxws f3, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs1
; CHECK-P9-NEXT:    slwi r4, r4, 8
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    or r3, r3, r4
; CHECK-P9-NEXT:    mffprwz r4, f2
; CHECK-P9-NEXT:    or r3, r3, r4
; CHECK-P9-NEXT:    mtfprwz f2, r3
; CHECK-P9-NEXT:    mffprwz r3, f3
; CHECK-P9-NEXT:    mffprwz r4, f1
; CHECK-P9-NEXT:    xscvdpsxws f1, f0
; CHECK-P9-NEXT:    xxswapd vs0, vs0
; CHECK-P9-NEXT:    slwi r3, r3, 24
; CHECK-P9-NEXT:    slwi r4, r4, 16
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    or r3, r3, r4
; CHECK-P9-NEXT:    mffprwz r4, f1
; CHECK-P9-NEXT:    slwi r4, r4, 8
; CHECK-P9-NEXT:    or r3, r3, r4
; CHECK-P9-NEXT:    mffprwz r4, f0
; CHECK-P9-NEXT:    or r3, r3, r4
; CHECK-P9-NEXT:    mtfprwz f0, r3
; CHECK-P9-NEXT:    xxmrghw vs0, vs0, vs2
; CHECK-P9-NEXT:    mfvsrld r3, vs0
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test8elt_signed:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    lxv vs3, 32(r3)
; CHECK-BE-NEXT:    lxv vs2, 48(r3)
; CHECK-BE-NEXT:    lxv vs0, 16(r3)
; CHECK-BE-NEXT:    lxv vs1, 0(r3)
; CHECK-BE-NEXT:    xscvdpsxws f4, f3
; CHECK-BE-NEXT:    xxswapd vs3, vs3
; CHECK-BE-NEXT:    xscvdpsxws f3, f3
; CHECK-BE-NEXT:    mffprwz r3, f4
; CHECK-BE-NEXT:    slwi r3, r3, 24
; CHECK-BE-NEXT:    mffprwz r4, f3
; CHECK-BE-NEXT:    xscvdpsxws f3, f2
; CHECK-BE-NEXT:    xxswapd vs2, vs2
; CHECK-BE-NEXT:    slwi r4, r4, 16
; CHECK-BE-NEXT:    xscvdpsxws f2, f2
; CHECK-BE-NEXT:    or r3, r3, r4
; CHECK-BE-NEXT:    mffprwz r4, f3
; CHECK-BE-NEXT:    slwi r4, r4, 8
; CHECK-BE-NEXT:    or r3, r3, r4
; CHECK-BE-NEXT:    mffprwz r4, f2
; CHECK-BE-NEXT:    xscvdpsxws f2, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs1
; CHECK-BE-NEXT:    or r3, r3, r4
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mtvsrwz v2, r3
; CHECK-BE-NEXT:    mffprwz r3, f2
; CHECK-BE-NEXT:    slwi r3, r3, 24
; CHECK-BE-NEXT:    mffprwz r4, f1
; CHECK-BE-NEXT:    xscvdpsxws f1, f0
; CHECK-BE-NEXT:    xxswapd vs0, vs0
; CHECK-BE-NEXT:    slwi r4, r4, 16
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    or r3, r3, r4
; CHECK-BE-NEXT:    mffprwz r4, f1
; CHECK-BE-NEXT:    slwi r4, r4, 8
; CHECK-BE-NEXT:    or r3, r3, r4
; CHECK-BE-NEXT:    mffprwz r4, f0
; CHECK-BE-NEXT:    or r3, r3, r4
; CHECK-BE-NEXT:    mtvsrwz v3, r3
; CHECK-BE-NEXT:    vmrgow v2, v3, v2
; CHECK-BE-NEXT:    mfvsrd r3, v2
; CHECK-BE-NEXT:    blr
entry:
  %a = load <8 x double>, ptr %0, align 64
  %1 = fptosi <8 x double> %a to <8 x i8>
  %2 = bitcast <8 x i8> %1 to i64
  ret i64 %2
}

define <16 x i8> @test16elt_signed(ptr nocapture readonly) local_unnamed_addr #2 {
; CHECK-P8-LABEL: test16elt_signed:
; CHECK-P8:       # %bb.0: # %entry
; CHECK-P8-NEXT:    li r4, 80
; CHECK-P8-NEXT:    li r6, 16
; CHECK-P8-NEXT:    li r5, 112
; CHECK-P8-NEXT:    lxvd2x vs9, 0, r3
; CHECK-P8-NEXT:    lxvd2x vs0, r3, r4
; CHECK-P8-NEXT:    li r4, 48
; CHECK-P8-NEXT:    lxvd2x vs1, r3, r6
; CHECK-P8-NEXT:    li r6, 64
; CHECK-P8-NEXT:    lxvd2x vs5, r3, r5
; CHECK-P8-NEXT:    li r5, 32
; CHECK-P8-NEXT:    lxvd2x vs2, r3, r4
; CHECK-P8-NEXT:    li r4, 96
; CHECK-P8-NEXT:    lxvd2x vs8, r3, r5
; CHECK-P8-NEXT:    lxvd2x vs12, r3, r6
; CHECK-P8-NEXT:    lxvd2x vs13, r3, r4
; CHECK-P8-NEXT:    xxswapd vs11, vs9
; CHECK-P8-NEXT:    xscvdpsxws f9, f9
; CHECK-P8-NEXT:    xscvdpsxws f11, f11
; CHECK-P8-NEXT:    xxswapd vs3, vs1
; CHECK-P8-NEXT:    xscvdpsxws f1, f1
; CHECK-P8-NEXT:    xxswapd vs7, vs5
; CHECK-P8-NEXT:    xscvdpsxws f5, f5
; CHECK-P8-NEXT:    xxswapd vs6, vs0
; CHECK-P8-NEXT:    xscvdpsxws f0, f0
; CHECK-P8-NEXT:    xscvdpsxws f3, f3
; CHECK-P8-NEXT:    xscvdpsxws f7, f7
; CHECK-P8-NEXT:    xxswapd vs4, vs2
; CHECK-P8-NEXT:    xscvdpsxws f2, f2
; CHECK-P8-NEXT:    xxswapd vs10, vs8
; CHECK-P8-NEXT:    xscvdpsxws f8, f8
; CHECK-P8-NEXT:    xxswapd v2, vs12
; CHECK-P8-NEXT:    xscvdpsxws f4, f4
; CHECK-P8-NEXT:    xscvdpsxws f10, f10
; CHECK-P8-NEXT:    mffprwz r4, f1
; CHECK-P8-NEXT:    mffprwz r5, f5
; CHECK-P8-NEXT:    xxswapd v3, vs13
; CHECK-P8-NEXT:    mffprwz r3, f2
; CHECK-P8-NEXT:    xscvdpsxws f2, v3
; CHECK-P8-NEXT:    mffprwz r6, f4
; CHECK-P8-NEXT:    slwi r4, r4, 16
; CHECK-P8-NEXT:    slwi r5, r5, 16
; CHECK-P8-NEXT:    slwi r3, r3, 16
; CHECK-P8-NEXT:    slwi r6, r6, 24
; CHECK-P8-NEXT:    or r3, r6, r3
; CHECK-P8-NEXT:    mffprwz r6, f3
; CHECK-P8-NEXT:    slwi r6, r6, 24
; CHECK-P8-NEXT:    or r4, r6, r4
; CHECK-P8-NEXT:    mffprwz r6, f7
; CHECK-P8-NEXT:    slwi r6, r6, 24
; CHECK-P8-NEXT:    or r5, r6, r5
; CHECK-P8-NEXT:    mffprwz r6, f10
; CHECK-P8-NEXT:    slwi r6, r6, 8
; CHECK-P8-NEXT:    or r3, r3, r6
; CHECK-P8-NEXT:    mffprwz r6, f11
; CHECK-P8-NEXT:    slwi r6, r6, 8
; CHECK-P8-NEXT:    or r4, r4, r6
; CHECK-P8-NEXT:    mffprwz r6, f8
; CHECK-P8-NEXT:    or r3, r3, r6
; CHECK-P8-NEXT:    mffprwz r6, f9
; CHECK-P8-NEXT:    or r4, r4, r6
; CHECK-P8-NEXT:    rldimi r4, r3, 32, 0
; CHECK-P8-NEXT:    mffprwz r3, f2
; CHECK-P8-NEXT:    xscvdpsxws f2, f13
; CHECK-P8-NEXT:    mtfprd f1, r4
; CHECK-P8-NEXT:    slwi r3, r3, 8
; CHECK-P8-NEXT:    mffprwz r4, f2
; CHECK-P8-NEXT:    xscvdpsxws f2, f6
; CHECK-P8-NEXT:    or r3, r5, r3
; CHECK-P8-NEXT:    mffprwz r5, f0
; CHECK-P8-NEXT:    xscvdpsxws f0, v2
; CHECK-P8-NEXT:    or r3, r3, r4
; CHECK-P8-NEXT:    mffprwz r4, f2
; CHECK-P8-NEXT:    slwi r5, r5, 16
; CHECK-P8-NEXT:    slwi r4, r4, 24
; CHECK-P8-NEXT:    or r4, r4, r5
; CHECK-P8-NEXT:    mffprwz r5, f0
; CHECK-P8-NEXT:    xscvdpsxws f0, f12
; CHECK-P8-NEXT:    slwi r5, r5, 8
; CHECK-P8-NEXT:    or r4, r4, r5
; CHECK-P8-NEXT:    mffprwz r5, f0
; CHECK-P8-NEXT:    or r4, r4, r5
; CHECK-P8-NEXT:    rldimi r4, r3, 32, 0
; CHECK-P8-NEXT:    mtfprd f0, r4
; CHECK-P8-NEXT:    xxmrghd v2, vs0, vs1
; CHECK-P8-NEXT:    blr
;
; CHECK-P9-LABEL: test16elt_signed:
; CHECK-P9:       # %bb.0: # %entry
; CHECK-P9-NEXT:    lxv vs7, 48(r3)
; CHECK-P9-NEXT:    lxv vs6, 32(r3)
; CHECK-P9-NEXT:    lxv vs0, 64(r3)
; CHECK-P9-NEXT:    lxv vs1, 80(r3)
; CHECK-P9-NEXT:    xscvdpsxws f8, f7
; CHECK-P9-NEXT:    xxswapd vs7, vs7
; CHECK-P9-NEXT:    lxv vs2, 96(r3)
; CHECK-P9-NEXT:    lxv vs3, 112(r3)
; CHECK-P9-NEXT:    lxv vs4, 0(r3)
; CHECK-P9-NEXT:    lxv vs5, 16(r3)
; CHECK-P9-NEXT:    xscvdpsxws f7, f7
; CHECK-P9-NEXT:    mffprwz r3, f8
; CHECK-P9-NEXT:    slwi r3, r3, 24
; CHECK-P9-NEXT:    mffprwz r4, f7
; CHECK-P9-NEXT:    xscvdpsxws f7, f6
; CHECK-P9-NEXT:    xxswapd vs6, vs6
; CHECK-P9-NEXT:    slwi r4, r4, 16
; CHECK-P9-NEXT:    xscvdpsxws f6, f6
; CHECK-P9-NEXT:    or r3, r3, r4
; CHECK-P9-NEXT:    mffprwz r4, f7
; CHECK-P9-NEXT:    slwi r4, r4, 8
; CHECK-P9-NEXT:    or r3, r3, r4
; CHECK-P9-NEXT:    mffprwz r4, f6
; CHECK-P9-NEXT:    xscvdpsxws f6, f5
; CHECK-P9-NEXT:    xxswapd vs5, vs5
; CHECK-P9-NEXT:    or r3, r3, r4
; CHECK-P9-NEXT:    xscvdpsxws f5, f5
; CHECK-P9-NEXT:    mffprwz r4, f6
; CHECK-P9-NEXT:    slwi r4, r4, 24
; CHECK-P9-NEXT:    mffprwz r5, f5
; CHECK-P9-NEXT:    xscvdpsxws f5, f4
; CHECK-P9-NEXT:    xxswapd vs4, vs4
; CHECK-P9-NEXT:    slwi r5, r5, 16
; CHECK-P9-NEXT:    xscvdpsxws f4, f4
; CHECK-P9-NEXT:    or r4, r4, r5
; CHECK-P9-NEXT:    mffprwz r5, f5
; CHECK-P9-NEXT:    slwi r5, r5, 8
; CHECK-P9-NEXT:    or r4, r4, r5
; CHECK-P9-NEXT:    mffprwz r5, f4
; CHECK-P9-NEXT:    xscvdpsxws f4, f3
; CHECK-P9-NEXT:    xxswapd vs3, vs3
; CHECK-P9-NEXT:    or r4, r4, r5
; CHECK-P9-NEXT:    xscvdpsxws f3, f3
; CHECK-P9-NEXT:    rldimi r4, r3, 32, 0
; CHECK-P9-NEXT:    mffprwz r3, f4
; CHECK-P9-NEXT:    slwi r3, r3, 24
; CHECK-P9-NEXT:    mffprwz r5, f3
; CHECK-P9-NEXT:    xscvdpsxws f3, f2
; CHECK-P9-NEXT:    xxswapd vs2, vs2
; CHECK-P9-NEXT:    slwi r5, r5, 16
; CHECK-P9-NEXT:    xscvdpsxws f2, f2
; CHECK-P9-NEXT:    or r3, r3, r5
; CHECK-P9-NEXT:    mffprwz r5, f3
; CHECK-P9-NEXT:    slwi r5, r5, 8
; CHECK-P9-NEXT:    or r3, r3, r5
; CHECK-P9-NEXT:    mffprwz r5, f2
; CHECK-P9-NEXT:    xscvdpsxws f2, f1
; CHECK-P9-NEXT:    xxswapd vs1, vs1
; CHECK-P9-NEXT:    or r3, r3, r5
; CHECK-P9-NEXT:    xscvdpsxws f1, f1
; CHECK-P9-NEXT:    mffprwz r5, f2
; CHECK-P9-NEXT:    slwi r5, r5, 24
; CHECK-P9-NEXT:    mffprwz r6, f1
; CHECK-P9-NEXT:    xscvdpsxws f1, f0
; CHECK-P9-NEXT:    xxswapd vs0, vs0
; CHECK-P9-NEXT:    slwi r6, r6, 16
; CHECK-P9-NEXT:    xscvdpsxws f0, f0
; CHECK-P9-NEXT:    or r5, r5, r6
; CHECK-P9-NEXT:    mffprwz r6, f1
; CHECK-P9-NEXT:    slwi r6, r6, 8
; CHECK-P9-NEXT:    or r5, r5, r6
; CHECK-P9-NEXT:    mffprwz r6, f0
; CHECK-P9-NEXT:    or r5, r5, r6
; CHECK-P9-NEXT:    rldimi r5, r3, 32, 0
; CHECK-P9-NEXT:    mtvsrdd v2, r5, r4
; CHECK-P9-NEXT:    blr
;
; CHECK-BE-LABEL: test16elt_signed:
; CHECK-BE:       # %bb.0: # %entry
; CHECK-BE-NEXT:    lxv vs7, 64(r3)
; CHECK-BE-NEXT:    lxv vs6, 80(r3)
; CHECK-BE-NEXT:    lxv vs0, 48(r3)
; CHECK-BE-NEXT:    lxv vs1, 32(r3)
; CHECK-BE-NEXT:    xscvdpsxws f8, f7
; CHECK-BE-NEXT:    xxswapd vs7, vs7
; CHECK-BE-NEXT:    lxv vs2, 16(r3)
; CHECK-BE-NEXT:    lxv vs3, 0(r3)
; CHECK-BE-NEXT:    lxv vs4, 112(r3)
; CHECK-BE-NEXT:    lxv vs5, 96(r3)
; CHECK-BE-NEXT:    xscvdpsxws f7, f7
; CHECK-BE-NEXT:    mffprwz r3, f8
; CHECK-BE-NEXT:    slwi r3, r3, 24
; CHECK-BE-NEXT:    mffprwz r4, f7
; CHECK-BE-NEXT:    xscvdpsxws f7, f6
; CHECK-BE-NEXT:    xxswapd vs6, vs6
; CHECK-BE-NEXT:    slwi r4, r4, 16
; CHECK-BE-NEXT:    xscvdpsxws f6, f6
; CHECK-BE-NEXT:    or r3, r3, r4
; CHECK-BE-NEXT:    mffprwz r4, f7
; CHECK-BE-NEXT:    slwi r4, r4, 8
; CHECK-BE-NEXT:    or r3, r3, r4
; CHECK-BE-NEXT:    mffprwz r4, f6
; CHECK-BE-NEXT:    xscvdpsxws f6, f5
; CHECK-BE-NEXT:    xxswapd vs5, vs5
; CHECK-BE-NEXT:    or r3, r3, r4
; CHECK-BE-NEXT:    xscvdpsxws f5, f5
; CHECK-BE-NEXT:    mffprwz r4, f6
; CHECK-BE-NEXT:    slwi r4, r4, 24
; CHECK-BE-NEXT:    mffprwz r5, f5
; CHECK-BE-NEXT:    xscvdpsxws f5, f4
; CHECK-BE-NEXT:    xxswapd vs4, vs4
; CHECK-BE-NEXT:    slwi r5, r5, 16
; CHECK-BE-NEXT:    xscvdpsxws f4, f4
; CHECK-BE-NEXT:    or r4, r4, r5
; CHECK-BE-NEXT:    mffprwz r5, f5
; CHECK-BE-NEXT:    slwi r5, r5, 8
; CHECK-BE-NEXT:    or r4, r4, r5
; CHECK-BE-NEXT:    mffprwz r5, f4
; CHECK-BE-NEXT:    xscvdpsxws f4, f3
; CHECK-BE-NEXT:    xxswapd vs3, vs3
; CHECK-BE-NEXT:    or r4, r4, r5
; CHECK-BE-NEXT:    xscvdpsxws f3, f3
; CHECK-BE-NEXT:    rldimi r4, r3, 32, 0
; CHECK-BE-NEXT:    mffprwz r3, f4
; CHECK-BE-NEXT:    slwi r3, r3, 24
; CHECK-BE-NEXT:    mffprwz r5, f3
; CHECK-BE-NEXT:    xscvdpsxws f3, f2
; CHECK-BE-NEXT:    xxswapd vs2, vs2
; CHECK-BE-NEXT:    slwi r5, r5, 16
; CHECK-BE-NEXT:    xscvdpsxws f2, f2
; CHECK-BE-NEXT:    or r3, r3, r5
; CHECK-BE-NEXT:    mffprwz r5, f3
; CHECK-BE-NEXT:    slwi r5, r5, 8
; CHECK-BE-NEXT:    or r3, r3, r5
; CHECK-BE-NEXT:    mffprwz r5, f2
; CHECK-BE-NEXT:    xscvdpsxws f2, f1
; CHECK-BE-NEXT:    xxswapd vs1, vs1
; CHECK-BE-NEXT:    or r3, r3, r5
; CHECK-BE-NEXT:    xscvdpsxws f1, f1
; CHECK-BE-NEXT:    mffprwz r5, f2
; CHECK-BE-NEXT:    slwi r5, r5, 24
; CHECK-BE-NEXT:    mffprwz r6, f1
; CHECK-BE-NEXT:    xscvdpsxws f1, f0
; CHECK-BE-NEXT:    xxswapd vs0, vs0
; CHECK-BE-NEXT:    slwi r6, r6, 16
; CHECK-BE-NEXT:    xscvdpsxws f0, f0
; CHECK-BE-NEXT:    or r5, r5, r6
; CHECK-BE-NEXT:    mffprwz r6, f1
; CHECK-BE-NEXT:    slwi r6, r6, 8
; CHECK-BE-NEXT:    or r5, r5, r6
; CHECK-BE-NEXT:    mffprwz r6, f0
; CHECK-BE-NEXT:    or r5, r5, r6
; CHECK-BE-NEXT:    rldimi r5, r3, 32, 0
; CHECK-BE-NEXT:    mtvsrdd v2, r5, r4
; CHECK-BE-NEXT:    blr
entry:
  %a = load <16 x double>, ptr %0, align 128
  %1 = fptosi <16 x double> %a to <16 x i8>
  ret <16 x i8> %1
}
