.. _top_level_interface_signals:

Top-Level Interface Signals
---------------------------
.. image:: images/top_level_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _h2c_channel_0_3_axi4_stream_interface_signals:

H2C Channel 0-3 AXI4-Stream Interface Signals
---------------------------------------------
.. image:: images/h2c_channel_0_3_axi4_stream_interface_signals.png
   :align: center

   .. note::

   See the latest version of PG195 for updates

.. _c2h_channel_0_3_axi4_stream_interface_signals:

C2H Channel 0-3 AXI4-Stream Interface Signals
---------------------------------------------
.. image:: images/c2h_channel_0_3_axi4_stream_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _axi4_memory_mapped_read_address_interface_signals:

AXI4 Memory Mapped Read Address Interface Signals
-------------------------------------------------
.. image:: images/axi4_memory_mapped_read_address_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _axi4_memory_mapped_read_interface_signals:

AXI4 Memory Mapped Read Interface Signals
-----------------------------------------
.. image:: images/axi4_memory_mapped_read_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _axi4_memory_mapped_write_address_interface_signals:

AXI4 Memory Mapped Write Address Interface Signals
--------------------------------------------------
.. image:: images/axi4_memory_mapped_write_address_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _axi4_memory_mapped_write_interface_signals:

AXI4 Memory Mapped Write Interface Signals
------------------------------------------
.. image:: images/axi4_memory_mapped_write_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _axi4_memory_mapped_write_response_interface_signals:

AXI4 Memory Mapped Write Response Interface Signals
---------------------------------------------------
.. image:: images/axi4_memory_mapped_write_response_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _axi4_memory_mapped_master_bypass_read_address_interface_signals:

AXI4 Memory Mapped Master Bypass Read Address Interface Signals
---------------------------------------------------------------
.. image:: images/axi4_memory_mapped_master_bypass_read_address_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _axi4_memory_mapped_master_bypass_read_interface_signals:

AXI4 Memory Mapped Master Bypass Read Interface Signals
-------------------------------------------------------
.. image:: images/axi4_memory_mapped_master_bypass_read_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _axi4_memory_mapped_master_bypass_write_address_interface_signals:

AXI4 Memory Mapped Master Bypass Write Address Interface Signals
----------------------------------------------------------------
.. image:: images/axi4_memory_mapped_master_bypass_write_address_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _axi4_memory_mapped_master_bypass_write_interface_signals:

AXI4 Memory Mapped Master Bypass Write Interface Signals
--------------------------------------------------------
.. image:: images/axi4_memory_mapped_master_bypass_write_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _axi4_memory_mapped_master_bypass_write_response_interface_signals:

AXI4 Memory Mapped Master Bypass Write Response Interface Signals
-----------------------------------------------------------------
.. image:: images/axi4_memory_mapped_master_bypass_write_response_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _config_axi4_lite_memory_mapped_write_master_interface_signals:

Config AXI4-Lite Memory Mapped Write Master Interface Signals
-------------------------------------------------------------
.. image:: images/config_axi4_lite_memory_mapped_write_master_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _config_axi4_lite_memory_mapped_read_master_interface_signals:

Config AXI4-Lite Memory Mapped Read Master Interface Signals
------------------------------------------------------------
.. image:: images/config_axi4_lite_memory_mapped_read_master_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _config_axi4_lite_memory_mapped_write_slave_interface_signals:

Config AXI4-Lite Memory Mapped Write Slave Interface Signals
------------------------------------------------------------
.. image:: images/config_axi4_lite_memory_mapped_write_slave_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _config_axi4_lite_memory_mapped_read_slave_interface_signals:

Config AXI4-Lite Memory Mapped Read Slave Interface Signals
-----------------------------------------------------------
.. image:: images/config_axi4_lite_memory_mapped_read_slave_interface_signals.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _interrupt_interface:

Interrupt Interface
-------------------
.. image:: images/interrupt_interface.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _channel_0_3_status_ports:

Channel 0-3 Status Ports
------------------------
.. image:: images/channel_0_3_status_ports.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _configuration_extend_interface_port_descriptions:

Configuration Extend Interface Port Descriptions
------------------------------------------------
.. image:: images/configuration_extend_interface_port_descriptions.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _configuration_management_interface_ports:

Configuration Management Interface Ports
----------------------------------------
.. image:: images/configuration_management_interface_ports.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _h2c_0_3_descriptor_bypass_port:

H2C 0-3 Descriptor Bypass Port
------------------------------
.. image:: images/h2c_0_3_descriptor_bypass_port.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _c2h_0_3_descriptor_bypass_ports:

C2H 0-3 Descriptor Bypass Ports
-------------------------------
.. image:: images/c2h_0_3_descriptor_bypass_ports.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _example_h2c_flow:

Example H2C Flow
----------------
.. image:: images/example_h2c_flow.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _example_c2h_flow:

Example C2H Flow
----------------
.. image:: images/example_c2h_flow.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _initial_setup_for_h2c_and_c2h_transfers:

Initial Setup For H2C and C2H Transfers
---------------------------------------
.. image:: images/initial_setup_for_h2c_and_c2h_transfers.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _dma_h2c_transfer_summary:

DMA H2C Transfer Summary
------------------------
.. image:: images/dma_h2c_transfer_summary.png
   :align: center

.. note::

   See the latest version of PG195 for updates

.. _dma_c2h_transfer_summary:

DMA C2H Transfer Summary
------------------------
.. image:: images/dma_c2h_transfer_summary.png
   :align: center

.. note::

   See the latest version of PG195 for updates
