Number of Channels: 2 (Fixed Priority)
Channel 1: Highest priority (handles DmacReq[1])
Channel 2: Lowest priority
Transfer Capability:
Burst transfers: Up to 16 beats
Single transfers: Supported
Endianness: Little-Endian
Invariance: Byte-invariant
FIFO Depth: 16 words per channel
Supported Peripherals/Slaves: 2
32-bit Memory-Mapped Registers for Dmac Configuration:
Size_Reg → Offset 0x0
SAddr_Reg → Offset 0x4
DAddr_Reg → Offset 0x8
Ctrl_Reg → Offset 0xC
Burst transfer is paused if CPU requests bus access, and resumes after bus is re-granted