; ModuleID = '/llk/IR_all_yes/drivers/firmware/tegra/ivc.c_pt.bc'
source_filename = "../drivers/firmware/tegra/ivc.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"
module asm "\09.section \22___kcrctab+tegra_ivc_read_get_next_frame\22, \22a\22\09"
module asm "\09.weak\09__crc_tegra_ivc_read_get_next_frame\09\09\09\09"
module asm "\09.long\09__crc_tegra_ivc_read_get_next_frame\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra_ivc_read_get_next_frame:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra_ivc_read_get_next_frame\22\09\09\09\09\09"
module asm "__kstrtabns_tegra_ivc_read_get_next_frame:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+tegra_ivc_read_advance\22, \22a\22\09"
module asm "\09.weak\09__crc_tegra_ivc_read_advance\09\09\09\09"
module asm "\09.long\09__crc_tegra_ivc_read_advance\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra_ivc_read_advance:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra_ivc_read_advance\22\09\09\09\09\09"
module asm "__kstrtabns_tegra_ivc_read_advance:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+tegra_ivc_write_get_next_frame\22, \22a\22\09"
module asm "\09.weak\09__crc_tegra_ivc_write_get_next_frame\09\09\09\09"
module asm "\09.long\09__crc_tegra_ivc_write_get_next_frame\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra_ivc_write_get_next_frame:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra_ivc_write_get_next_frame\22\09\09\09\09\09"
module asm "__kstrtabns_tegra_ivc_write_get_next_frame:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+tegra_ivc_write_advance\22, \22a\22\09"
module asm "\09.weak\09__crc_tegra_ivc_write_advance\09\09\09\09"
module asm "\09.long\09__crc_tegra_ivc_write_advance\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra_ivc_write_advance:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra_ivc_write_advance\22\09\09\09\09\09"
module asm "__kstrtabns_tegra_ivc_write_advance:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+tegra_ivc_reset\22, \22a\22\09"
module asm "\09.weak\09__crc_tegra_ivc_reset\09\09\09\09"
module asm "\09.long\09__crc_tegra_ivc_reset\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra_ivc_reset:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra_ivc_reset\22\09\09\09\09\09"
module asm "__kstrtabns_tegra_ivc_reset:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+tegra_ivc_notified\22, \22a\22\09"
module asm "\09.weak\09__crc_tegra_ivc_notified\09\09\09\09"
module asm "\09.long\09__crc_tegra_ivc_notified\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra_ivc_notified:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra_ivc_notified\22\09\09\09\09\09"
module asm "__kstrtabns_tegra_ivc_notified:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+tegra_ivc_align\22, \22a\22\09"
module asm "\09.weak\09__crc_tegra_ivc_align\09\09\09\09"
module asm "\09.long\09__crc_tegra_ivc_align\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra_ivc_align:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra_ivc_align\22\09\09\09\09\09"
module asm "__kstrtabns_tegra_ivc_align:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+tegra_ivc_total_queue_size\22, \22a\22\09"
module asm "\09.weak\09__crc_tegra_ivc_total_queue_size\09\09\09\09"
module asm "\09.long\09__crc_tegra_ivc_total_queue_size\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra_ivc_total_queue_size:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra_ivc_total_queue_size\22\09\09\09\09\09"
module asm "__kstrtabns_tegra_ivc_total_queue_size:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+tegra_ivc_init\22, \22a\22\09"
module asm "\09.weak\09__crc_tegra_ivc_init\09\09\09\09"
module asm "\09.long\09__crc_tegra_ivc_init\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra_ivc_init:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra_ivc_init\22\09\09\09\09\09"
module asm "__kstrtabns_tegra_ivc_init:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"
module asm "\09.section \22___kcrctab+tegra_ivc_cleanup\22, \22a\22\09"
module asm "\09.weak\09__crc_tegra_ivc_cleanup\09\09\09\09"
module asm "\09.long\09__crc_tegra_ivc_cleanup\09\09\09\09"
module asm "\09.previous\09\09\09\09\09"
module asm "\09.section \22__ksymtab_strings\22,\22aMS\22,%progbits,1\09"
module asm "__kstrtab_tegra_ivc_cleanup:\09\09\09\09\09"
module asm "\09.asciz \09\22tegra_ivc_cleanup\22\09\09\09\09\09"
module asm "__kstrtabns_tegra_ivc_cleanup:\09\09\09\09\09"
module asm "\09.asciz \09\22\22\09\09\09\09\09"
module asm "\09.previous\09\09\09\09\09\09"

%struct.kernel_symbol = type { i32, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.tegra_ivc = type { ptr, %struct.anon.67, %struct.anon.67, ptr, ptr, i32, i32 }
%struct.anon.67 = type { ptr, i32, i32 }
%struct.anon.69 = type { i32, i32 }
%struct.tegra_ivc_header = type { %union.anon.68, %union.anon.70 }
%union.anon.68 = type { %struct.anon.69, [56 x i8] }
%union.anon.70 = type { i32, [60 x i8] }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.atomic_t = type { i32 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }
%struct.list_head = type { ptr, ptr }
%struct.page = type { i32, %union.anon.2, %union.anon.63, %struct.atomic_t, i32 }
%union.anon.2 = type { %struct.anon.3 }
%struct.anon.3 = type { %struct.list_head, ptr, i32, i32 }
%union.anon.63 = type { %struct.atomic_t }

@.str = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"drivers/firmware/tegra/ivc.c\00", [35 x i8] zeroinitializer }, align 32
@__kstrtab_tegra_ivc_read_get_next_frame = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra_ivc_read_get_next_frame = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra_ivc_read_get_next_frame = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra_ivc_read_get_next_frame to i32), ptr @__kstrtab_tegra_ivc_read_get_next_frame, ptr @__kstrtabns_tegra_ivc_read_get_next_frame }, section "___ksymtab+tegra_ivc_read_get_next_frame", align 4
@__kstrtab_tegra_ivc_read_advance = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra_ivc_read_advance = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra_ivc_read_advance = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra_ivc_read_advance to i32), ptr @__kstrtab_tegra_ivc_read_advance, ptr @__kstrtabns_tegra_ivc_read_advance }, section "___ksymtab+tegra_ivc_read_advance", align 4
@__kstrtab_tegra_ivc_write_get_next_frame = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra_ivc_write_get_next_frame = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra_ivc_write_get_next_frame = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra_ivc_write_get_next_frame to i32), ptr @__kstrtab_tegra_ivc_write_get_next_frame, ptr @__kstrtabns_tegra_ivc_write_get_next_frame }, section "___ksymtab+tegra_ivc_write_get_next_frame", align 4
@__kstrtab_tegra_ivc_write_advance = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra_ivc_write_advance = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra_ivc_write_advance = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra_ivc_write_advance to i32), ptr @__kstrtab_tegra_ivc_write_advance, ptr @__kstrtabns_tegra_ivc_write_advance }, section "___ksymtab+tegra_ivc_write_advance", align 4
@__kstrtab_tegra_ivc_reset = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra_ivc_reset = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra_ivc_reset = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra_ivc_reset to i32), ptr @__kstrtab_tegra_ivc_reset, ptr @__kstrtabns_tegra_ivc_reset }, section "___ksymtab+tegra_ivc_reset", align 4
@__kstrtab_tegra_ivc_notified = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra_ivc_notified = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra_ivc_notified = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra_ivc_notified to i32), ptr @__kstrtab_tegra_ivc_notified, ptr @__kstrtabns_tegra_ivc_notified }, section "___ksymtab+tegra_ivc_notified", align 4
@__kstrtab_tegra_ivc_align = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra_ivc_align = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra_ivc_align = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra_ivc_align to i32), ptr @__kstrtab_tegra_ivc_align, ptr @__kstrtabns_tegra_ivc_align }, section "___ksymtab+tegra_ivc_align", align 4
@tegra_ivc_total_queue_size._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.2, ptr @.str, i32 553, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"\013%s: queue_size (%u) must be %u-byte aligned\0A\00", [49 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"tegra_ivc_total_queue_size\00", [37 x i8] zeroinitializer }, align 32
@tegra_ivc_total_queue_size._entry_ptr = internal global ptr @tegra_ivc_total_queue_size._entry, section ".printk_index", align 4
@__kstrtab_tegra_ivc_total_queue_size = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra_ivc_total_queue_size = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra_ivc_total_queue_size = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra_ivc_total_queue_size to i32), ptr @__kstrtab_tegra_ivc_total_queue_size, ptr @__kstrtabns_tegra_ivc_total_queue_size }, section "___ksymtab+tegra_ivc_total_queue_size", align 4
@__kstrtab_tegra_ivc_init = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra_ivc_init = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra_ivc_init = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra_ivc_init to i32), ptr @__kstrtab_tegra_ivc_init, ptr @__kstrtabns_tegra_ivc_init }, section "___ksymtab+tegra_ivc_init", align 4
@__kstrtab_tegra_ivc_cleanup = external dso_local constant [0 x i8], align 1
@__kstrtabns_tegra_ivc_cleanup = external dso_local constant [0 x i8], align 1
@__ksymtab_tegra_ivc_cleanup = internal constant %struct.kernel_symbol { i32 ptrtoint (ptr @tegra_ivc_cleanup to i32), ptr @__kstrtab_tegra_ivc_cleanup, ptr @__kstrtabns_tegra_ivc_cleanup }, section "___ksymtab+tegra_ivc_cleanup", align 4
@tegra_ivc_check_params._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.3, ptr @.str.4, ptr @.str, i32 572, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"\013num_frames * frame_size overflows\0A\00", [59 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"tegra_ivc_check_params\00", [41 x i8] zeroinitializer }, align 32
@tegra_ivc_check_params._entry_ptr = internal global ptr @tegra_ivc_check_params._entry, section ".printk_index", align 4
@tegra_ivc_check_params._entry.5 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.6, ptr @.str.4, ptr @.str, i32 577, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"\013frame size not adequately aligned: %zu\0A\00", [54 x i8] zeroinitializer }, align 32
@tegra_ivc_check_params._entry_ptr.7 = internal global ptr @tegra_ivc_check_params._entry.5, section ".printk_index", align 4
@tegra_ivc_check_params._entry.8 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.9, ptr @.str.4, ptr @.str, i32 586, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"\013IVC channel start not aligned: %#lx\0A\00", [57 x i8] zeroinitializer }, align 32
@tegra_ivc_check_params._entry_ptr.10 = internal global ptr @tegra_ivc_check_params._entry.8, section ".printk_index", align 4
@tegra_ivc_check_params._entry.11 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.9, ptr @.str.4, ptr @.str, i32 591, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@tegra_ivc_check_params._entry_ptr.12 = internal global ptr @tegra_ivc_check_params._entry.11, section ".printk_index", align 4
@tegra_ivc_check_params._entry.13 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.14, ptr @.str.4, ptr @.str, i32 598, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.14 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"\013queue regions overlap: %#lx + %zx > %#lx\0A\00", [52 x i8] zeroinitializer }, align 32
@tegra_ivc_check_params._entry_ptr.15 = internal global ptr @tegra_ivc_check_params._entry.13, section ".printk_index", align 4
@tegra_ivc_check_params._entry.16 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.14, ptr @.str.4, ptr @.str, i32 604, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@tegra_ivc_check_params._entry_ptr.17 = internal global ptr @tegra_ivc_check_params._entry.16, section ".printk_index", align 4
@dma_map_single_attrs.__already_done = internal unnamed_addr global i1 false, section ".data.once", align 1
@.str.18 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"include/linux/dma-mapping.h\00", [36 x i8] zeroinitializer }, align 32
@.str.19 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"%s %s: rejecting DMA map of vmalloc memory\0A\00", [52 x i8] zeroinitializer }, align 32
@mem_map = external dso_local local_unnamed_addr global ptr, align 4
@___asan_gen_.22 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.63, i32 271, i32 6 }
@___asan_gen_.31 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.63, i32 552, i32 3 }
@___asan_gen_.40 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.63, i32 572, i32 3 }
@___asan_gen_.46 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.63, i32 577, i32 3 }
@___asan_gen_.52 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.63, i32 586, i32 3 }
@___asan_gen_.55 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.63, i32 591, i32 3 }
@___asan_gen_.61 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.63, i32 597, i32 4 }
@___asan_gen_.62 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.63 = private constant [32 x i8] c"../drivers/firmware/tegra/ivc.c\00", align 1
@___asan_gen_.64 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.63, i32 603, i32 4 }
@___asan_gen_.68 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.69 = private unnamed_addr constant [31 x i8] c"../include/linux/dma-mapping.h\00", align 1
@___asan_gen_.70 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.69, i32 326, i32 6 }
@llvm.compiler.used = appending global [34 x ptr] [ptr @__ksymtab_tegra_ivc_align, ptr @__ksymtab_tegra_ivc_cleanup, ptr @__ksymtab_tegra_ivc_init, ptr @__ksymtab_tegra_ivc_notified, ptr @__ksymtab_tegra_ivc_read_advance, ptr @__ksymtab_tegra_ivc_read_get_next_frame, ptr @__ksymtab_tegra_ivc_reset, ptr @__ksymtab_tegra_ivc_total_queue_size, ptr @__ksymtab_tegra_ivc_write_advance, ptr @__ksymtab_tegra_ivc_write_get_next_frame, ptr @tegra_ivc_check_params._entry, ptr @tegra_ivc_check_params._entry.11, ptr @tegra_ivc_check_params._entry.13, ptr @tegra_ivc_check_params._entry.16, ptr @tegra_ivc_check_params._entry.5, ptr @tegra_ivc_check_params._entry.8, ptr @tegra_ivc_check_params._entry_ptr, ptr @tegra_ivc_check_params._entry_ptr.10, ptr @tegra_ivc_check_params._entry_ptr.12, ptr @tegra_ivc_check_params._entry_ptr.15, ptr @tegra_ivc_check_params._entry_ptr.17, ptr @tegra_ivc_check_params._entry_ptr.7, ptr @tegra_ivc_total_queue_size._entry, ptr @tegra_ivc_total_queue_size._entry_ptr, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.6, ptr @.str.9, ptr @.str.14, ptr @.str.18, ptr @.str.19], section "llvm.metadata"
@0 = internal global [17 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.68 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.22 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tegra_ivc_total_queue_size._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.62 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.31 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.68 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.31 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.68 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.31 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tegra_ivc_check_params._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.62 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.40 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.68 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.40 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.68 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.40 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tegra_ivc_check_params._entry.5 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.62 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.46 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.68 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.46 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tegra_ivc_check_params._entry.8 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.62 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.52 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.68 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.52 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tegra_ivc_check_params._entry.11 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.62 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.55 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tegra_ivc_check_params._entry.13 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.62 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.61 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.68 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.61 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @tegra_ivc_check_params._entry.16 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.62 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.64 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.68 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.70 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.19 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.68 to i32), i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.70 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @tegra_ivc_read_get_next_frame(ptr noundef readonly %ivc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %cmp = icmp eq ptr %ivc, null
  br i1 %cmp, label %do.end, label %if.end21, !prof !63

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str, i32 noundef 271, i32 noundef 9, ptr noundef null) #5
  br label %cleanup

if.end21:                                         ; preds = %entry
  %tx.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2
  %0 = ptrtoint ptr %tx.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %tx.i, align 4
  %state.i = getelementptr inbounds %struct.anon.69, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %state.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %state.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp.not.i = icmp eq i32 %3, 0
  br i1 %cmp.not.i, label %if.end.i, label %if.end21.cleanup_crit_edge

if.end21.cleanup_crit_edge:                       ; preds = %if.end21
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end.i:                                         ; preds = %if.end21
  %rx.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1
  %4 = ptrtoint ptr %rx.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %rx.i, align 4
  %6 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load volatile i32, ptr %5, align 4
  %rx6.i.i = getelementptr inbounds %struct.tegra_ivc_header, ptr %5, i32 0, i32 1
  %8 = ptrtoint ptr %rx6.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load volatile i32, ptr %rx6.i.i, align 4
  %sub.i.i = sub i32 %7, %9
  %num_frames.i.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 5
  %10 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %num_frames.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %sub.i.i, i32 %11)
  %cmp.i.i = icmp ugt i32 %sub.i.i, %11
  call void @__sanitizer_cov_trace_cmp4(i32 %7, i32 %9)
  %cmp7.i.i = icmp eq i32 %7, %9
  %retval.0.i.i = or i1 %cmp7.i.i, %cmp.i.i
  br i1 %retval.0.i.i, label %if.end4.i, label %if.end.i.do.end30_crit_edge

if.end.i.do.end30_crit_edge:                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %do.end30

if.end4.i:                                        ; preds = %if.end.i
  %12 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %ivc, align 4
  %tobool.not.i.i = icmp eq ptr %13, null
  br i1 %tobool.not.i.i, label %if.end4.i.tegra_ivc_invalidate.exit.i_crit_edge, label %if.end.i.i

if.end4.i.tegra_ivc_invalidate.exit.i_crit_edge:  ; preds = %if.end4.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %tegra_ivc_invalidate.exit.i

if.end.i.i:                                       ; preds = %if.end4.i
  call void @__sanitizer_cov_trace_pc() #7
  %phys.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1, i32 2
  %14 = ptrtoint ptr %phys.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %phys.i, align 4
  tail call void @dma_sync_single_for_cpu(ptr noundef nonnull %13, i32 noundef %15, i32 noundef 64, i32 noundef 2) #5
  br label %tegra_ivc_invalidate.exit.i

tegra_ivc_invalidate.exit.i:                      ; preds = %if.end.i.i, %if.end4.i.tegra_ivc_invalidate.exit.i_crit_edge
  %16 = ptrtoint ptr %rx.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %rx.i, align 4
  %18 = ptrtoint ptr %17 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load volatile i32, ptr %17, align 4
  %rx6.i17.i = getelementptr inbounds %struct.tegra_ivc_header, ptr %17, i32 0, i32 1
  %20 = ptrtoint ptr %rx6.i17.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load volatile i32, ptr %rx6.i17.i, align 4
  %sub.i18.i = sub i32 %19, %21
  %22 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %num_frames.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %sub.i18.i, i32 %23)
  %cmp.i20.i = icmp ugt i32 %sub.i18.i, %23
  call void @__sanitizer_cov_trace_cmp4(i32 %19, i32 %21)
  %cmp7.i21.i = icmp eq i32 %19, %21
  %retval.0.i22.i = or i1 %cmp7.i21.i, %cmp.i20.i
  br i1 %retval.0.i22.i, label %tegra_ivc_invalidate.exit.i.cleanup_crit_edge, label %tegra_ivc_invalidate.exit.i.do.end30_crit_edge

tegra_ivc_invalidate.exit.i.do.end30_crit_edge:   ; preds = %tegra_ivc_invalidate.exit.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %do.end30

tegra_ivc_invalidate.exit.i.cleanup_crit_edge:    ; preds = %tegra_ivc_invalidate.exit.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

do.end30:                                         ; preds = %tegra_ivc_invalidate.exit.i.do.end30_crit_edge, %if.end.i.do.end30_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #5, !srcloc !64
  %phys = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1, i32 2
  %24 = ptrtoint ptr %phys to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %phys, align 4
  %position = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1, i32 1
  %26 = ptrtoint ptr %position to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %position, align 4
  %frame_size = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 6
  %28 = ptrtoint ptr %frame_size to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %frame_size, align 4
  %30 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %ivc, align 4
  %tobool.not.i = icmp eq ptr %31, null
  br i1 %tobool.not.i, label %do.end30.tegra_ivc_invalidate_frame.exit_crit_edge, label %lor.lhs.false.i

do.end30.tegra_ivc_invalidate_frame.exit_crit_edge: ; preds = %do.end30
  call void @__sanitizer_cov_trace_pc() #7
  br label %tegra_ivc_invalidate_frame.exit

lor.lhs.false.i:                                  ; preds = %do.end30
  %32 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %num_frames.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %33, i32 %27)
  %cmp.not.i48 = icmp ugt i32 %33, %27
  br i1 %cmp.not.i48, label %if.end22.critedge.i, label %do.end.i, !prof !65

do.end.i:                                         ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #7
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str, i32 noundef 244, i32 noundef 9, ptr noundef null) #5
  br label %tegra_ivc_invalidate_frame.exit

if.end22.critedge.i:                              ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #7
  %mul.i.i = mul i32 %29, %27
  %add.i.i = add i32 %25, 128
  %add1.i.i = add i32 %add.i.i, %mul.i.i
  tail call void @dma_sync_single_for_cpu(ptr noundef nonnull %31, i32 noundef %add1.i.i, i32 noundef %29, i32 noundef 2) #5
  br label %tegra_ivc_invalidate_frame.exit

tegra_ivc_invalidate_frame.exit:                  ; preds = %if.end22.critedge.i, %do.end.i, %do.end30.tegra_ivc_invalidate_frame.exit_crit_edge
  %34 = ptrtoint ptr %position to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %position, align 4
  %36 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %num_frames.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %37, i32 %35)
  %cmp.not.i50 = icmp ugt i32 %37, %35
  br i1 %cmp.not.i50, label %if.end21.i, label %do.end.i51, !prof !65

do.end.i51:                                       ; preds = %tegra_ivc_invalidate_frame.exit
  call void @__sanitizer_cov_trace_pc() #7
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str, i32 noundef 221, i32 noundef 9, ptr noundef null) #5
  br label %cleanup

if.end21.i:                                       ; preds = %tegra_ivc_invalidate_frame.exit
  call void @__sanitizer_cov_trace_pc() #7
  %38 = ptrtoint ptr %rx.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %rx.i, align 4
  %add.ptr.i = getelementptr %struct.tegra_ivc_header, ptr %39, i32 1
  %40 = ptrtoint ptr %frame_size to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %frame_size, align 4
  %mul.i = mul i32 %41, %35
  %add.ptr22.i = getelementptr i8, ptr %add.ptr.i, i32 %mul.i
  br label %cleanup

cleanup:                                          ; preds = %if.end21.i, %do.end.i51, %tegra_ivc_invalidate.exit.i.cleanup_crit_edge, %if.end21.cleanup_crit_edge, %do.end
  %retval.0 = phi ptr [ inttoptr (i32 -22 to ptr), %do.end ], [ inttoptr (i32 -22 to ptr), %do.end.i51 ], [ %add.ptr22.i, %if.end21.i ], [ inttoptr (i32 -104 to ptr), %if.end21.cleanup_crit_edge ], [ inttoptr (i32 -28 to ptr), %tegra_ivc_invalidate.exit.i.cleanup_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @warn_slowpath_fmt(ptr noundef, i32 noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @tegra_ivc_read_advance(ptr noundef %ivc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %tx.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2
  %0 = ptrtoint ptr %tx.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %tx.i, align 4
  %state.i = getelementptr inbounds %struct.anon.69, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %state.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %state.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp.not.i = icmp eq i32 %3, 0
  br i1 %cmp.not.i, label %if.end.i, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end.i:                                         ; preds = %entry
  %rx.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1
  %4 = ptrtoint ptr %rx.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %rx.i, align 4
  %6 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load volatile i32, ptr %5, align 4
  %rx6.i.i = getelementptr inbounds %struct.tegra_ivc_header, ptr %5, i32 0, i32 1
  %8 = ptrtoint ptr %rx6.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load volatile i32, ptr %rx6.i.i, align 4
  %sub.i.i = sub i32 %7, %9
  %num_frames.i.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 5
  %10 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %num_frames.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %sub.i.i, i32 %11)
  %cmp.i.i = icmp ugt i32 %sub.i.i, %11
  call void @__sanitizer_cov_trace_cmp4(i32 %7, i32 %9)
  %cmp7.i.i = icmp eq i32 %7, %9
  %retval.0.i.i = or i1 %cmp7.i.i, %cmp.i.i
  br i1 %retval.0.i.i, label %if.end4.i, label %if.end.i.if.end_crit_edge

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end

if.end4.i:                                        ; preds = %if.end.i
  %12 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %ivc, align 4
  %tobool.not.i.i = icmp eq ptr %13, null
  br i1 %tobool.not.i.i, label %if.end4.i.tegra_ivc_invalidate.exit.i_crit_edge, label %if.end.i.i

if.end4.i.tegra_ivc_invalidate.exit.i_crit_edge:  ; preds = %if.end4.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %tegra_ivc_invalidate.exit.i

if.end.i.i:                                       ; preds = %if.end4.i
  call void @__sanitizer_cov_trace_pc() #7
  %phys.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1, i32 2
  %14 = ptrtoint ptr %phys.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %phys.i, align 4
  tail call void @dma_sync_single_for_cpu(ptr noundef nonnull %13, i32 noundef %15, i32 noundef 64, i32 noundef 2) #5
  br label %tegra_ivc_invalidate.exit.i

tegra_ivc_invalidate.exit.i:                      ; preds = %if.end.i.i, %if.end4.i.tegra_ivc_invalidate.exit.i_crit_edge
  %16 = ptrtoint ptr %rx.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %rx.i, align 4
  %18 = ptrtoint ptr %17 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load volatile i32, ptr %17, align 4
  %rx6.i17.i = getelementptr inbounds %struct.tegra_ivc_header, ptr %17, i32 0, i32 1
  %20 = ptrtoint ptr %rx6.i17.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load volatile i32, ptr %rx6.i17.i, align 4
  %sub.i18.i = sub i32 %19, %21
  %22 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %num_frames.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %sub.i18.i, i32 %23)
  %cmp.i20.i = icmp ugt i32 %sub.i18.i, %23
  call void @__sanitizer_cov_trace_cmp4(i32 %19, i32 %21)
  %cmp7.i21.i = icmp eq i32 %19, %21
  %retval.0.i22.i = or i1 %cmp7.i21.i, %cmp.i20.i
  br i1 %retval.0.i22.i, label %tegra_ivc_invalidate.exit.i.cleanup_crit_edge, label %tegra_ivc_invalidate.exit.i.if.end_crit_edge

tegra_ivc_invalidate.exit.i.if.end_crit_edge:     ; preds = %tegra_ivc_invalidate.exit.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end

tegra_ivc_invalidate.exit.i.cleanup_crit_edge:    ; preds = %tegra_ivc_invalidate.exit.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end:                                           ; preds = %tegra_ivc_invalidate.exit.i.if.end_crit_edge, %if.end.i.if.end_crit_edge
  %24 = ptrtoint ptr %rx.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %rx.i, align 4
  %rx5.i = getelementptr inbounds %struct.tegra_ivc_header, ptr %25, i32 0, i32 1
  %26 = ptrtoint ptr %rx5.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load volatile i32, ptr %rx5.i, align 4
  %add.i = add i32 %27, 1
  store volatile i32 %add.i, ptr %rx5.i, align 4
  %position.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1, i32 1
  %28 = ptrtoint ptr %position.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %position.i, align 4
  %30 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %num_frames.i.i, align 4
  %sub.i = add i32 %31, -1
  call void @__sanitizer_cov_trace_cmp4(i32 %29, i32 %sub.i)
  %cmp.i = icmp eq i32 %29, %sub.i
  %inc.i = add i32 %29, 1
  %storemerge.i = select i1 %cmp.i, i32 0, i32 %inc.i
  %32 = ptrtoint ptr %position.i to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %storemerge.i, ptr %position.i, align 4
  %phys = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1, i32 2
  %33 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %ivc, align 4
  %tobool.not.i = icmp eq ptr %34, null
  br i1 %tobool.not.i, label %if.end.tegra_ivc_flush.exit_crit_edge, label %if.end.i28

if.end.tegra_ivc_flush.exit_crit_edge:            ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  br label %tegra_ivc_flush.exit

if.end.i28:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  %35 = ptrtoint ptr %phys to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %phys, align 4
  %add = add i32 %36, 64
  tail call void @dma_sync_single_for_device(ptr noundef nonnull %34, i32 noundef %add, i32 noundef 64, i32 noundef 1) #5
  br label %tegra_ivc_flush.exit

tegra_ivc_flush.exit:                             ; preds = %if.end.i28, %if.end.tegra_ivc_flush.exit_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #5, !srcloc !66
  %37 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %ivc, align 4
  %tobool.not.i29 = icmp eq ptr %38, null
  br i1 %tobool.not.i29, label %tegra_ivc_flush.exit.tegra_ivc_invalidate.exit_crit_edge, label %if.end.i30

tegra_ivc_flush.exit.tegra_ivc_invalidate.exit_crit_edge: ; preds = %tegra_ivc_flush.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %tegra_ivc_invalidate.exit

if.end.i30:                                       ; preds = %tegra_ivc_flush.exit
  call void @__sanitizer_cov_trace_pc() #7
  %39 = ptrtoint ptr %phys to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %phys, align 4
  tail call void @dma_sync_single_for_cpu(ptr noundef nonnull %38, i32 noundef %40, i32 noundef 64, i32 noundef 2) #5
  br label %tegra_ivc_invalidate.exit

tegra_ivc_invalidate.exit:                        ; preds = %if.end.i30, %tegra_ivc_flush.exit.tegra_ivc_invalidate.exit_crit_edge
  %41 = ptrtoint ptr %rx.i to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %rx.i, align 4
  %43 = ptrtoint ptr %42 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load volatile i32, ptr %42, align 4
  %rx6.i = getelementptr inbounds %struct.tegra_ivc_header, ptr %42, i32 0, i32 1
  %45 = ptrtoint ptr %rx6.i to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load volatile i32, ptr %rx6.i, align 4
  %sub.i31 = sub i32 %44, %46
  %47 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %num_frames.i.i, align 4
  %sub = add i32 %48, -1
  call void @__sanitizer_cov_trace_cmp4(i32 %sub.i31, i32 %sub)
  %cmp10 = icmp eq i32 %sub.i31, %sub
  br i1 %cmp10, label %if.then11, label %tegra_ivc_invalidate.exit.cleanup_crit_edge

tegra_ivc_invalidate.exit.cleanup_crit_edge:      ; preds = %tegra_ivc_invalidate.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.then11:                                        ; preds = %tegra_ivc_invalidate.exit
  call void @__sanitizer_cov_trace_pc() #7
  %notify = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 3
  %49 = ptrtoint ptr %notify to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %notify, align 4
  %notify_data = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 4
  %51 = ptrtoint ptr %notify_data to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %notify_data, align 4
  tail call void %50(ptr noundef %ivc, ptr noundef %52) #5
  br label %cleanup

cleanup:                                          ; preds = %if.then11, %tegra_ivc_invalidate.exit.cleanup_crit_edge, %tegra_ivc_invalidate.exit.i.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.then11 ], [ 0, %tegra_ivc_invalidate.exit.cleanup_crit_edge ], [ -104, %entry.cleanup_crit_edge ], [ -28, %tegra_ivc_invalidate.exit.i.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @tegra_ivc_write_get_next_frame(ptr nocapture noundef readonly %ivc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %tx.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2
  %0 = ptrtoint ptr %tx.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %tx.i, align 4
  %state.i = getelementptr inbounds %struct.anon.69, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %state.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %state.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp.not.i = icmp eq i32 %3, 0
  br i1 %cmp.not.i, label %if.end.i, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end.i:                                         ; preds = %entry
  %4 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load volatile i32, ptr %1, align 4
  %rx6.i.i = getelementptr inbounds %struct.tegra_ivc_header, ptr %1, i32 0, i32 1
  %6 = ptrtoint ptr %rx6.i.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load volatile i32, ptr %rx6.i.i, align 4
  %sub.i.i = sub i32 %5, %7
  %num_frames.i.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 5
  %8 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %num_frames.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %sub.i.i, i32 %9)
  %cmp.i.not.i = icmp ult i32 %sub.i.i, %9
  br i1 %cmp.i.not.i, label %if.end.i.if.end_crit_edge, label %if.end5.i

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end

if.end5.i:                                        ; preds = %if.end.i
  %10 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %ivc, align 4
  %tobool.not.i.i = icmp eq ptr %11, null
  br i1 %tobool.not.i.i, label %if.end5.i.tegra_ivc_invalidate.exit.i_crit_edge, label %if.end.i.i

if.end5.i.tegra_ivc_invalidate.exit.i_crit_edge:  ; preds = %if.end5.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %tegra_ivc_invalidate.exit.i

if.end.i.i:                                       ; preds = %if.end5.i
  call void @__sanitizer_cov_trace_pc() #7
  %phys.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2, i32 2
  %12 = ptrtoint ptr %phys.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %phys.i, align 4
  %add.i = add i32 %13, 64
  tail call void @dma_sync_single_for_cpu(ptr noundef nonnull %11, i32 noundef %add.i, i32 noundef 64, i32 noundef 2) #5
  br label %tegra_ivc_invalidate.exit.i

tegra_ivc_invalidate.exit.i:                      ; preds = %if.end.i.i, %if.end5.i.tegra_ivc_invalidate.exit.i_crit_edge
  %14 = ptrtoint ptr %tx.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %tx.i, align 4
  %16 = ptrtoint ptr %15 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load volatile i32, ptr %15, align 4
  %rx6.i18.i = getelementptr inbounds %struct.tegra_ivc_header, ptr %15, i32 0, i32 1
  %18 = ptrtoint ptr %rx6.i18.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load volatile i32, ptr %rx6.i18.i, align 4
  %sub.i19.i = sub i32 %17, %19
  %20 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %num_frames.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %sub.i19.i, i32 %21)
  %cmp.i21.not.i = icmp ult i32 %sub.i19.i, %21
  br i1 %cmp.i21.not.i, label %tegra_ivc_invalidate.exit.i.if.end_crit_edge, label %tegra_ivc_invalidate.exit.i.cleanup_crit_edge

tegra_ivc_invalidate.exit.i.cleanup_crit_edge:    ; preds = %tegra_ivc_invalidate.exit.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

tegra_ivc_invalidate.exit.i.if.end_crit_edge:     ; preds = %tegra_ivc_invalidate.exit.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end

if.end:                                           ; preds = %tegra_ivc_invalidate.exit.i.if.end_crit_edge, %if.end.i.if.end_crit_edge
  %position = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2, i32 1
  %22 = ptrtoint ptr %position to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %position, align 4
  %24 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %num_frames.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %25, i32 %23)
  %cmp.not.i8 = icmp ugt i32 %25, %23
  br i1 %cmp.not.i8, label %if.end21.i, label %do.end.i, !prof !65

do.end.i:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str, i32 noundef 221, i32 noundef 9, ptr noundef null) #5
  br label %cleanup

if.end21.i:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  %26 = ptrtoint ptr %tx.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %tx.i, align 4
  %add.ptr.i = getelementptr %struct.tegra_ivc_header, ptr %27, i32 1
  %frame_size.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 6
  %28 = ptrtoint ptr %frame_size.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %frame_size.i, align 4
  %mul.i = mul i32 %29, %23
  %add.ptr22.i = getelementptr i8, ptr %add.ptr.i, i32 %mul.i
  br label %cleanup

cleanup:                                          ; preds = %if.end21.i, %do.end.i, %tegra_ivc_invalidate.exit.i.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi ptr [ inttoptr (i32 -22 to ptr), %do.end.i ], [ %add.ptr22.i, %if.end21.i ], [ inttoptr (i32 -28 to ptr), %tegra_ivc_invalidate.exit.i.cleanup_crit_edge ], [ inttoptr (i32 -104 to ptr), %entry.cleanup_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @tegra_ivc_write_advance(ptr noundef %ivc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %tx.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2
  %0 = ptrtoint ptr %tx.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %tx.i, align 4
  %state.i = getelementptr inbounds %struct.anon.69, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %state.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %state.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp.not.i = icmp eq i32 %3, 0
  br i1 %cmp.not.i, label %if.end.i, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end.i:                                         ; preds = %entry
  %4 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load volatile i32, ptr %1, align 4
  %rx6.i.i = getelementptr inbounds %struct.tegra_ivc_header, ptr %1, i32 0, i32 1
  %6 = ptrtoint ptr %rx6.i.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load volatile i32, ptr %rx6.i.i, align 4
  %sub.i.i = sub i32 %5, %7
  %num_frames.i.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 5
  %8 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %num_frames.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %sub.i.i, i32 %9)
  %cmp.i.not.i = icmp ult i32 %sub.i.i, %9
  br i1 %cmp.i.not.i, label %if.end.i.if.end_crit_edge, label %if.end5.i

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end

if.end5.i:                                        ; preds = %if.end.i
  %10 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %ivc, align 4
  %tobool.not.i.i = icmp eq ptr %11, null
  br i1 %tobool.not.i.i, label %if.end5.i.tegra_ivc_invalidate.exit.i_crit_edge, label %if.end.i.i

if.end5.i.tegra_ivc_invalidate.exit.i_crit_edge:  ; preds = %if.end5.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %tegra_ivc_invalidate.exit.i

if.end.i.i:                                       ; preds = %if.end5.i
  call void @__sanitizer_cov_trace_pc() #7
  %phys.i = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2, i32 2
  %12 = ptrtoint ptr %phys.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %phys.i, align 4
  %add.i = add i32 %13, 64
  tail call void @dma_sync_single_for_cpu(ptr noundef nonnull %11, i32 noundef %add.i, i32 noundef 64, i32 noundef 2) #5
  br label %tegra_ivc_invalidate.exit.i

tegra_ivc_invalidate.exit.i:                      ; preds = %if.end.i.i, %if.end5.i.tegra_ivc_invalidate.exit.i_crit_edge
  %14 = ptrtoint ptr %tx.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %tx.i, align 4
  %16 = ptrtoint ptr %15 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load volatile i32, ptr %15, align 4
  %rx6.i18.i = getelementptr inbounds %struct.tegra_ivc_header, ptr %15, i32 0, i32 1
  %18 = ptrtoint ptr %rx6.i18.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load volatile i32, ptr %rx6.i18.i, align 4
  %sub.i19.i = sub i32 %17, %19
  %20 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %num_frames.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %sub.i19.i, i32 %21)
  %cmp.i21.not.i = icmp ult i32 %sub.i19.i, %21
  br i1 %cmp.i21.not.i, label %tegra_ivc_invalidate.exit.i.if.end_crit_edge, label %tegra_ivc_invalidate.exit.i.cleanup_crit_edge

tegra_ivc_invalidate.exit.i.cleanup_crit_edge:    ; preds = %tegra_ivc_invalidate.exit.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

tegra_ivc_invalidate.exit.i.if.end_crit_edge:     ; preds = %tegra_ivc_invalidate.exit.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end

if.end:                                           ; preds = %tegra_ivc_invalidate.exit.i.if.end_crit_edge, %if.end.i.if.end_crit_edge
  %phys = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2, i32 2
  %22 = ptrtoint ptr %phys to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %phys, align 4
  %position = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2, i32 1
  %24 = ptrtoint ptr %position to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %position, align 4
  %frame_size = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 6
  %26 = ptrtoint ptr %frame_size to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %frame_size, align 4
  %28 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %ivc, align 4
  %tobool.not.i = icmp eq ptr %29, null
  br i1 %tobool.not.i, label %if.end.tegra_ivc_flush_frame.exit_crit_edge, label %lor.lhs.false.i

if.end.tegra_ivc_flush_frame.exit_crit_edge:      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #7
  br label %tegra_ivc_flush_frame.exit

lor.lhs.false.i:                                  ; preds = %if.end
  %30 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %num_frames.i.i, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %31, i32 %25)
  %cmp.not.i39 = icmp ugt i32 %31, %25
  br i1 %cmp.not.i39, label %if.end22.critedge.i, label %do.end.i, !prof !65

do.end.i:                                         ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #7
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str, i32 noundef 258, i32 noundef 9, ptr noundef null) #5
  br label %tegra_ivc_flush_frame.exit

if.end22.critedge.i:                              ; preds = %lor.lhs.false.i
  call void @__sanitizer_cov_trace_pc() #7
  %mul.i.i = mul i32 %27, %25
  %add.i.i = add i32 %23, 128
  %add1.i.i = add i32 %add.i.i, %mul.i.i
  tail call void @dma_sync_single_for_device(ptr noundef nonnull %29, i32 noundef %add1.i.i, i32 noundef %27, i32 noundef 1) #5
  br label %tegra_ivc_flush_frame.exit

tegra_ivc_flush_frame.exit:                       ; preds = %if.end22.critedge.i, %do.end.i, %if.end.tegra_ivc_flush_frame.exit_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #5, !srcloc !67
  %32 = ptrtoint ptr %tx.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %tx.i, align 4
  %34 = ptrtoint ptr %33 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load volatile i32, ptr %33, align 4
  %add.i41 = add i32 %35, 1
  store volatile i32 %add.i41, ptr %33, align 4
  %36 = ptrtoint ptr %position to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %position, align 4
  %38 = ptrtoint ptr %num_frames.i.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %num_frames.i.i, align 4
  %sub.i = add i32 %39, -1
  call void @__sanitizer_cov_trace_cmp4(i32 %37, i32 %sub.i)
  %cmp.i = icmp eq i32 %37, %sub.i
  %inc.i = add i32 %37, 1
  %storemerge.i = select i1 %cmp.i, i32 0, i32 %inc.i
  %40 = ptrtoint ptr %position to i32
  call void @__asan_store4_noabort(i32 %40)
  store i32 %storemerge.i, ptr %position, align 4
  %41 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %ivc, align 4
  %tobool.not.i43 = icmp eq ptr %42, null
  br i1 %tobool.not.i43, label %tegra_ivc_flush_frame.exit.tegra_ivc_flush.exit_crit_edge, label %if.end.i44

tegra_ivc_flush_frame.exit.tegra_ivc_flush.exit_crit_edge: ; preds = %tegra_ivc_flush_frame.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %tegra_ivc_flush.exit

if.end.i44:                                       ; preds = %tegra_ivc_flush_frame.exit
  call void @__sanitizer_cov_trace_pc() #7
  %43 = ptrtoint ptr %phys to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %phys, align 4
  tail call void @dma_sync_single_for_device(ptr noundef nonnull %42, i32 noundef %44, i32 noundef 64, i32 noundef 1) #5
  br label %tegra_ivc_flush.exit

tegra_ivc_flush.exit:                             ; preds = %if.end.i44, %tegra_ivc_flush_frame.exit.tegra_ivc_flush.exit_crit_edge
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #5, !srcloc !68
  %45 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %ivc, align 4
  %tobool.not.i45 = icmp eq ptr %46, null
  br i1 %tobool.not.i45, label %tegra_ivc_flush.exit.tegra_ivc_invalidate.exit_crit_edge, label %if.end.i46

tegra_ivc_flush.exit.tegra_ivc_invalidate.exit_crit_edge: ; preds = %tegra_ivc_flush.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %tegra_ivc_invalidate.exit

if.end.i46:                                       ; preds = %tegra_ivc_flush.exit
  call void @__sanitizer_cov_trace_pc() #7
  %47 = ptrtoint ptr %phys to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %phys, align 4
  %add16 = add i32 %48, 64
  tail call void @dma_sync_single_for_cpu(ptr noundef nonnull %46, i32 noundef %add16, i32 noundef 64, i32 noundef 2) #5
  br label %tegra_ivc_invalidate.exit

tegra_ivc_invalidate.exit:                        ; preds = %if.end.i46, %tegra_ivc_flush.exit.tegra_ivc_invalidate.exit_crit_edge
  %49 = ptrtoint ptr %tx.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %tx.i, align 4
  %51 = ptrtoint ptr %50 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load volatile i32, ptr %50, align 4
  %rx6.i = getelementptr inbounds %struct.tegra_ivc_header, ptr %50, i32 0, i32 1
  %53 = ptrtoint ptr %rx6.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load volatile i32, ptr %rx6.i, align 4
  %sub.i47 = sub i32 %52, %54
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %sub.i47)
  %cmp19 = icmp eq i32 %sub.i47, 1
  br i1 %cmp19, label %if.then20, label %tegra_ivc_invalidate.exit.cleanup_crit_edge

tegra_ivc_invalidate.exit.cleanup_crit_edge:      ; preds = %tegra_ivc_invalidate.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.then20:                                        ; preds = %tegra_ivc_invalidate.exit
  call void @__sanitizer_cov_trace_pc() #7
  %notify = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 3
  %55 = ptrtoint ptr %notify to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %notify, align 4
  %notify_data = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 4
  %57 = ptrtoint ptr %notify_data to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %notify_data, align 4
  tail call void %56(ptr noundef %ivc, ptr noundef %58) #5
  br label %cleanup

cleanup:                                          ; preds = %if.then20, %tegra_ivc_invalidate.exit.cleanup_crit_edge, %tegra_ivc_invalidate.exit.i.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.then20 ], [ 0, %tegra_ivc_invalidate.exit.cleanup_crit_edge ], [ -28, %tegra_ivc_invalidate.exit.i.cleanup_crit_edge ], [ -104, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @tegra_ivc_reset(ptr noundef %ivc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %tx = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2
  %0 = ptrtoint ptr %tx to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %tx, align 4
  %state = getelementptr inbounds %struct.anon.69, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %state to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 1, ptr %state, align 4
  %3 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %ivc, align 4
  %tobool.not.i = icmp eq ptr %4, null
  br i1 %tobool.not.i, label %entry.tegra_ivc_flush.exit_crit_edge, label %if.end.i

entry.tegra_ivc_flush.exit_crit_edge:             ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %tegra_ivc_flush.exit

if.end.i:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %phys = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2, i32 2
  %5 = ptrtoint ptr %phys to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %phys, align 4
  tail call void @dma_sync_single_for_device(ptr noundef nonnull %4, i32 noundef %6, i32 noundef 64, i32 noundef 1) #5
  br label %tegra_ivc_flush.exit

tegra_ivc_flush.exit:                             ; preds = %if.end.i, %entry.tegra_ivc_flush.exit_crit_edge
  %notify = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 3
  %7 = ptrtoint ptr %notify to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %notify, align 4
  %notify_data = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 4
  %9 = ptrtoint ptr %notify_data to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %notify_data, align 4
  tail call void %8(ptr noundef %ivc, ptr noundef %10) #5
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @tegra_ivc_notified(ptr noundef %ivc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %rx = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1
  %0 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ivc, align 4
  %tobool.not.i = icmp eq ptr %1, null
  br i1 %tobool.not.i, label %entry.tegra_ivc_invalidate.exit_crit_edge, label %if.end.i

entry.tegra_ivc_invalidate.exit_crit_edge:        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %tegra_ivc_invalidate.exit

if.end.i:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %phys = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1, i32 2
  %2 = ptrtoint ptr %phys to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %phys, align 4
  tail call void @dma_sync_single_for_cpu(ptr noundef nonnull %1, i32 noundef %3, i32 noundef 64, i32 noundef 2) #5
  br label %tegra_ivc_invalidate.exit

tegra_ivc_invalidate.exit:                        ; preds = %if.end.i, %entry.tegra_ivc_invalidate.exit_crit_edge
  %4 = ptrtoint ptr %rx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %rx, align 4
  %state2 = getelementptr inbounds %struct.anon.69, ptr %5, i32 0, i32 1
  %6 = ptrtoint ptr %state2 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load volatile i32, ptr %state2, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %7)
  %cmp = icmp eq i32 %7, 1
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %tegra_ivc_invalidate.exit
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #5, !srcloc !69
  %tx9 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2
  %8 = ptrtoint ptr %tx9 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %tx9, align 4
  %10 = ptrtoint ptr %9 to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 0, ptr %9, align 4
  %11 = ptrtoint ptr %rx to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %rx, align 4
  %rx14 = getelementptr inbounds %struct.tegra_ivc_header, ptr %12, i32 0, i32 1
  %13 = ptrtoint ptr %rx14 to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 0, ptr %rx14, align 4
  %position = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2, i32 1
  %14 = ptrtoint ptr %position to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 0, ptr %position, align 4
  %position17 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1, i32 1
  %15 = ptrtoint ptr %position17 to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 0, ptr %position17, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #5, !srcloc !70
  %16 = ptrtoint ptr %tx9 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %tx9, align 4
  %state27 = getelementptr inbounds %struct.anon.69, ptr %17, i32 0, i32 1
  %18 = ptrtoint ptr %state27 to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 2, ptr %state27, align 4
  %19 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %ivc, align 4
  %tobool.not.i138 = icmp eq ptr %20, null
  br i1 %tobool.not.i138, label %if.then.if.end94.sink.split_crit_edge, label %if.then.if.end94.sink.split.sink.split_crit_edge

if.then.if.end94.sink.split.sink.split_crit_edge: ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end94.sink.split.sink.split

if.then.if.end94.sink.split_crit_edge:            ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end94.sink.split

if.else:                                          ; preds = %tegra_ivc_invalidate.exit
  %tx31 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2
  %21 = ptrtoint ptr %tx31 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %tx31, align 4
  %state34 = getelementptr inbounds %struct.anon.69, ptr %22, i32 0, i32 1
  %23 = ptrtoint ptr %state34 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %state34, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %24)
  %cmp35 = icmp eq i32 %24, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %7)
  %cmp36 = icmp eq i32 %7, 2
  %or.cond = select i1 %cmp35, i1 %cmp36, i1 false
  br i1 %or.cond, label %if.then37, label %if.else70

if.then37:                                        ; preds = %if.else
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #5, !srcloc !71
  %25 = ptrtoint ptr %tx31 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %tx31, align 4
  %27 = ptrtoint ptr %26 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 0, ptr %26, align 4
  %28 = ptrtoint ptr %rx to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %rx, align 4
  %rx50 = getelementptr inbounds %struct.tegra_ivc_header, ptr %29, i32 0, i32 1
  %30 = ptrtoint ptr %rx50 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 0, ptr %rx50, align 4
  %position52 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2, i32 1
  %31 = ptrtoint ptr %position52 to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 0, ptr %position52, align 4
  %position54 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1, i32 1
  %32 = ptrtoint ptr %position54 to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 0, ptr %position54, align 4
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #5, !srcloc !72
  %33 = ptrtoint ptr %tx31 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %tx31, align 4
  %state64 = getelementptr inbounds %struct.anon.69, ptr %34, i32 0, i32 1
  %35 = ptrtoint ptr %state64 to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 0, ptr %state64, align 4
  %36 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %ivc, align 4
  %tobool.not.i140 = icmp eq ptr %37, null
  br i1 %tobool.not.i140, label %if.then37.if.end94.sink.split_crit_edge, label %if.then37.if.end94.sink.split.sink.split_crit_edge

if.then37.if.end94.sink.split.sink.split_crit_edge: ; preds = %if.then37
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end94.sink.split.sink.split

if.then37.if.end94.sink.split_crit_edge:          ; preds = %if.then37
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end94.sink.split

if.else70:                                        ; preds = %if.else
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %24)
  %cmp75 = icmp eq i32 %24, 2
  br i1 %cmp75, label %if.then76, label %if.else70.if.end94_crit_edge

if.else70.if.end94_crit_edge:                     ; preds = %if.else70
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end94

if.then76:                                        ; preds = %if.else70
  tail call void asm sideeffect "mcr p15, 0, $0, c7, c10, 5", "r,~{memory}"(i32 0) #5, !srcloc !73
  %38 = ptrtoint ptr %tx31 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %tx31, align 4
  %state86 = getelementptr inbounds %struct.anon.69, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %state86 to i32
  call void @__asan_store4_noabort(i32 %40)
  store i32 0, ptr %state86, align 4
  %41 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %ivc, align 4
  %tobool.not.i143 = icmp eq ptr %42, null
  br i1 %tobool.not.i143, label %if.then76.if.end94.sink.split_crit_edge, label %if.then76.if.end94.sink.split.sink.split_crit_edge

if.then76.if.end94.sink.split.sink.split_crit_edge: ; preds = %if.then76
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end94.sink.split.sink.split

if.then76.if.end94.sink.split_crit_edge:          ; preds = %if.then76
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end94.sink.split

if.end94.sink.split.sink.split:                   ; preds = %if.then76.if.end94.sink.split.sink.split_crit_edge, %if.then37.if.end94.sink.split.sink.split_crit_edge, %if.then.if.end94.sink.split.sink.split_crit_edge
  %.sink = phi ptr [ %20, %if.then.if.end94.sink.split.sink.split_crit_edge ], [ %37, %if.then37.if.end94.sink.split.sink.split_crit_edge ], [ %42, %if.then76.if.end94.sink.split.sink.split_crit_edge ]
  %phys88 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2, i32 2
  %43 = ptrtoint ptr %phys88 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %phys88, align 4
  tail call void @dma_sync_single_for_device(ptr noundef nonnull %.sink, i32 noundef %44, i32 noundef 64, i32 noundef 1) #5
  br label %if.end94.sink.split

if.end94.sink.split:                              ; preds = %if.end94.sink.split.sink.split, %if.then76.if.end94.sink.split_crit_edge, %if.then37.if.end94.sink.split_crit_edge, %if.then.if.end94.sink.split_crit_edge
  %notify68 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 3
  %45 = ptrtoint ptr %notify68 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %notify68, align 4
  %notify_data69 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 4
  %47 = ptrtoint ptr %notify_data69 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %notify_data69, align 4
  tail call void %46(ptr noundef %ivc, ptr noundef %48) #5
  br label %if.end94

if.end94:                                         ; preds = %if.end94.sink.split, %if.else70.if.end94_crit_edge
  %tx95 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2
  %49 = ptrtoint ptr %tx95 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %tx95, align 4
  %state98 = getelementptr inbounds %struct.anon.69, ptr %50, i32 0, i32 1
  %51 = ptrtoint ptr %state98 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %state98, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %52)
  %cmp99.not = icmp eq i32 %52, 0
  %. = select i1 %cmp99.not, i32 0, i32 -11
  ret i32 %.
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define dso_local i32 @tegra_ivc_align(i32 noundef %size) #2 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %add = add i32 %size, 63
  %and = and i32 %add, -64
  ret i32 %and
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @tegra_ivc_total_queue_size(i32 noundef %queue_size) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %and = and i32 %queue_size, 63
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %cmp = icmp eq i32 %and, 0
  br i1 %cmp, label %if.end, label %do.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %call = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.2, i32 noundef %queue_size, i32 noundef 64) #8
  br label %return

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  %add = add i32 %queue_size, 128
  br label %return

return:                                           ; preds = %if.end, %do.end
  %retval.0 = phi i32 [ %add, %if.end ], [ 0, %do.end ]
  ret i32 %retval.0
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @tegra_ivc_init(ptr noundef %ivc, ptr noundef %peer, ptr noundef %rx, i32 noundef %rx_phys, ptr noundef %tx, i32 noundef %tx_phys, i32 noundef %num_frames, i32 noundef %frame_size, ptr noundef %notify, ptr noundef %data) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %ivc, null
  %tobool1.not = icmp eq ptr %notify, null
  %spec.select = or i1 %tobool.not, %tobool1.not
  br i1 %spec.select, label %do.end, label %if.end24, !prof !63

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str, i32 noundef 621, i32 noundef 9, ptr noundef null) #5
  br label %cleanup

if.end24:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %frame_size)
  %cmp = icmp slt i32 %frame_size, 0
  br i1 %cmp, label %if.end24.cleanup_crit_edge, label %if.end26

if.end24.cleanup_crit_edge:                       ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end26:                                         ; preds = %if.end24
  %0 = ptrtoint ptr %rx to i32
  %1 = ptrtoint ptr %tx to i32
  %umul.i = tail call { i32, i1 } @llvm.umul.with.overflow.i32(i32 %num_frames, i32 %frame_size) #5
  %cmp.i = extractvalue { i32, i1 } %umul.i, 1
  br i1 %cmp.i, label %do.end8.i, label %if.end.i

do.end8.i:                                        ; preds = %if.end26
  call void @__sanitizer_cov_trace_pc() #7
  %call.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.3) #8
  br label %cleanup

if.end.i:                                         ; preds = %if.end26
  %and.i = and i32 %frame_size, 63
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %cmp9.i = icmp eq i32 %and.i, 0
  br i1 %cmp9.i, label %if.end16.i, label %do.end13.i

do.end13.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #7
  %call15.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.6, i32 noundef %frame_size) #8
  br label %cleanup

if.end16.i:                                       ; preds = %if.end.i
  %and17.i = and i32 %0, 63
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and17.i)
  %cmp18.i = icmp eq i32 %and17.i, 0
  br i1 %cmp18.i, label %if.end25.i, label %do.end22.i

do.end22.i:                                       ; preds = %if.end16.i
  call void @__sanitizer_cov_trace_pc() #7
  %call24.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.9, i32 noundef %0) #8
  br label %cleanup

if.end25.i:                                       ; preds = %if.end16.i
  %and26.i = and i32 %1, 63
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and26.i)
  %cmp27.i = icmp eq i32 %and26.i, 0
  br i1 %cmp27.i, label %if.end34.i, label %do.end31.i

do.end31.i:                                       ; preds = %if.end25.i
  call void @__sanitizer_cov_trace_pc() #7
  %call33.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.9, i32 noundef %1) #8
  br label %cleanup

if.end34.i:                                       ; preds = %if.end25.i
  %cmp35.i = icmp ult ptr %rx, %tx
  %mul38.i = mul i32 %frame_size, %num_frames
  br i1 %cmp35.i, label %if.then37.i, label %if.else.i

if.then37.i:                                      ; preds = %if.end34.i
  %add.i = add i32 %mul38.i, %0
  call void @__sanitizer_cov_trace_cmp4(i32 %add.i, i32 %1)
  %cmp39.i = icmp ugt i32 %add.i, %1
  br i1 %cmp39.i, label %do.end43.i, label %if.then37.i.if.end29_crit_edge

if.then37.i.if.end29_crit_edge:                   ; preds = %if.then37.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end29

do.end43.i:                                       ; preds = %if.then37.i
  call void @__sanitizer_cov_trace_pc() #7
  %call46.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.14, i32 noundef %0, i32 noundef %mul38.i, i32 noundef %1) #8
  br label %cleanup

if.else.i:                                        ; preds = %if.end34.i
  %add49.i = add i32 %mul38.i, %1
  call void @__sanitizer_cov_trace_cmp4(i32 %add49.i, i32 %0)
  %cmp50.i = icmp ugt i32 %add49.i, %0
  br i1 %cmp50.i, label %do.end54.i, label %if.else.i.if.end29_crit_edge

if.else.i.if.end29_crit_edge:                     ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end29

do.end54.i:                                       ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #7
  %call57.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.14, i32 noundef %1, i32 noundef %mul38.i, i32 noundef %0) #8
  br label %cleanup

if.end29:                                         ; preds = %if.else.i.if.end29_crit_edge, %if.then37.i.if.end29_crit_edge
  %and.i104 = and i32 %mul38.i, 63
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i104)
  %cmp.i105 = icmp eq i32 %and.i104, 0
  br i1 %cmp.i105, label %if.end.i108, label %do.end.i

do.end.i:                                         ; preds = %if.end29
  call void @__sanitizer_cov_trace_pc() #7
  %call.i106 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.2, i32 noundef %mul38.i, i32 noundef 64) #8
  br label %tegra_ivc_total_queue_size.exit

if.end.i108:                                      ; preds = %if.end29
  call void @__sanitizer_cov_trace_pc() #7
  %add.i107 = add i32 %mul38.i, 128
  br label %tegra_ivc_total_queue_size.exit

tegra_ivc_total_queue_size.exit:                  ; preds = %if.end.i108, %do.end.i
  %retval.0.i109 = phi i32 [ %add.i107, %if.end.i108 ], [ 0, %do.end.i ]
  %tobool31.not = icmp eq ptr %peer, null
  br i1 %tobool31.not, label %if.else, label %if.then32

if.then32:                                        ; preds = %tegra_ivc_total_queue_size.exit
  %call.i110 = tail call zeroext i1 @is_vmalloc_addr(ptr noundef %rx) #5
  br i1 %call.i110, label %land.rhs.i, label %dma_map_single_attrs.exit

land.rhs.i:                                       ; preds = %if.then32
  %.b1.i = load i1, ptr @dma_map_single_attrs.__already_done, align 1
  br i1 %.b1.i, label %land.rhs.i.dma_map_single_attrs.exit.thread_crit_edge, label %if.then.i, !prof !65

land.rhs.i.dma_map_single_attrs.exit.thread_crit_edge: ; preds = %land.rhs.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %dma_map_single_attrs.exit.thread

if.then.i:                                        ; preds = %land.rhs.i
  store i1 true, ptr @dma_map_single_attrs.__already_done, align 1
  %call16.i = tail call ptr @dev_driver_string(ptr noundef nonnull %peer) #5
  %init_name.i.i = getelementptr inbounds %struct.device, ptr %peer, i32 0, i32 3
  %2 = ptrtoint ptr %init_name.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %init_name.i.i, align 8
  %tobool.not.i.i = icmp eq ptr %3, null
  br i1 %tobool.not.i.i, label %if.end.i.i, label %if.then.i.dev_name.exit.i_crit_edge

if.then.i.dev_name.exit.i_crit_edge:              ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #7
  br label %dev_name.exit.i

if.end.i.i:                                       ; preds = %if.then.i
  call void @__sanitizer_cov_trace_pc() #7
  %4 = ptrtoint ptr %peer to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %peer, align 4
  br label %dev_name.exit.i

dev_name.exit.i:                                  ; preds = %if.end.i.i, %if.then.i.dev_name.exit.i_crit_edge
  %retval.0.i.i = phi ptr [ %5, %if.end.i.i ], [ %3, %if.then.i.dev_name.exit.i_crit_edge ]
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.18, i32 noundef 327, i32 noundef 9, ptr noundef nonnull @.str.19, ptr noundef %call16.i, ptr noundef %retval.0.i.i) #5
  br label %dma_map_single_attrs.exit.thread

dma_map_single_attrs.exit.thread:                 ; preds = %dev_name.exit.i, %land.rhs.i.dma_map_single_attrs.exit.thread_crit_edge
  %phys137 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1, i32 2
  %6 = ptrtoint ptr %phys137 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 -1, ptr %phys137, align 4
  tail call void @debug_dma_mapping_error(ptr noundef nonnull %peer, i32 noundef -1) #5
  br label %cleanup

dma_map_single_attrs.exit:                        ; preds = %if.then32
  tail call void @debug_dma_map_single(ptr noundef nonnull %peer, ptr noundef %rx, i32 noundef %retval.0.i109) #5
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @mem_map to i32))
  %7 = load ptr, ptr @mem_map, align 4
  %sub.i = add i32 %0, 1073741824
  %shr.i = lshr i32 %sub.i, 12
  %add.ptr.i = getelementptr %struct.page, ptr %7, i32 %shr.i
  %and.i111 = and i32 %0, 4095
  %call41.i = tail call i32 @dma_map_page_attrs(ptr noundef nonnull %peer, ptr noundef %add.ptr.i, i32 noundef %and.i111, i32 noundef %retval.0.i109, i32 noundef 0, i32 noundef 0) #5
  %phys = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1, i32 2
  %8 = ptrtoint ptr %phys to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %call41.i, ptr %phys, align 4
  tail call void @debug_dma_mapping_error(ptr noundef nonnull %peer, i32 noundef %call41.i) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %call41.i)
  %cmp.i113 = icmp eq i32 %call41.i, -1
  br i1 %cmp.i113, label %dma_map_single_attrs.exit.cleanup_crit_edge, label %if.end40

dma_map_single_attrs.exit.cleanup_crit_edge:      ; preds = %dma_map_single_attrs.exit
  call void @__sanitizer_cov_trace_pc() #7
  br label %cleanup

if.end40:                                         ; preds = %dma_map_single_attrs.exit
  %call.i114 = tail call zeroext i1 @is_vmalloc_addr(ptr noundef %tx) #5
  br i1 %call.i114, label %land.rhs.i116, label %dma_map_single_attrs.exit131

land.rhs.i116:                                    ; preds = %if.end40
  %.b1.i115 = load i1, ptr @dma_map_single_attrs.__already_done, align 1
  br i1 %.b1.i115, label %land.rhs.i116.dma_map_single_attrs.exit131.thread_crit_edge, label %if.then.i120, !prof !65

land.rhs.i116.dma_map_single_attrs.exit131.thread_crit_edge: ; preds = %land.rhs.i116
  call void @__sanitizer_cov_trace_pc() #7
  br label %dma_map_single_attrs.exit131.thread

if.then.i120:                                     ; preds = %land.rhs.i116
  store i1 true, ptr @dma_map_single_attrs.__already_done, align 1
  %call16.i117 = tail call ptr @dev_driver_string(ptr noundef nonnull %peer) #5
  %init_name.i.i118 = getelementptr inbounds %struct.device, ptr %peer, i32 0, i32 3
  %9 = ptrtoint ptr %init_name.i.i118 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %init_name.i.i118, align 8
  %tobool.not.i.i119 = icmp eq ptr %10, null
  br i1 %tobool.not.i.i119, label %if.end.i.i121, label %if.then.i120.dev_name.exit.i123_crit_edge

if.then.i120.dev_name.exit.i123_crit_edge:        ; preds = %if.then.i120
  call void @__sanitizer_cov_trace_pc() #7
  br label %dev_name.exit.i123

if.end.i.i121:                                    ; preds = %if.then.i120
  call void @__sanitizer_cov_trace_pc() #7
  %11 = ptrtoint ptr %peer to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %peer, align 4
  br label %dev_name.exit.i123

dev_name.exit.i123:                               ; preds = %if.end.i.i121, %if.then.i120.dev_name.exit.i123_crit_edge
  %retval.0.i.i122 = phi ptr [ %12, %if.end.i.i121 ], [ %10, %if.then.i120.dev_name.exit.i123_crit_edge ]
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.18, i32 noundef 327, i32 noundef 9, ptr noundef nonnull @.str.19, ptr noundef %call16.i117, ptr noundef %retval.0.i.i122) #5
  br label %dma_map_single_attrs.exit131.thread

dma_map_single_attrs.exit131.thread:              ; preds = %dev_name.exit.i123, %land.rhs.i116.dma_map_single_attrs.exit131.thread_crit_edge
  %phys43145 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2, i32 2
  %13 = ptrtoint ptr %phys43145 to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 -1, ptr %phys43145, align 4
  tail call void @debug_dma_mapping_error(ptr noundef nonnull %peer, i32 noundef -1) #5
  br label %if.then48

dma_map_single_attrs.exit131:                     ; preds = %if.end40
  tail call void @debug_dma_map_single(ptr noundef nonnull %peer, ptr noundef %tx, i32 noundef %retval.0.i109) #5
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @mem_map to i32))
  %14 = load ptr, ptr @mem_map, align 4
  %sub.i124 = add i32 %1, 1073741824
  %shr.i125 = lshr i32 %sub.i124, 12
  %add.ptr.i126 = getelementptr %struct.page, ptr %14, i32 %shr.i125
  %and.i127 = and i32 %1, 4095
  %call41.i128 = tail call i32 @dma_map_page_attrs(ptr noundef nonnull %peer, ptr noundef %add.ptr.i126, i32 noundef %and.i127, i32 noundef %retval.0.i109, i32 noundef 0, i32 noundef 0) #5
  %phys43 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2, i32 2
  %15 = ptrtoint ptr %phys43 to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 %call41.i128, ptr %phys43, align 4
  tail call void @debug_dma_mapping_error(ptr noundef nonnull %peer, i32 noundef %call41.i128) #5
  call void @__sanitizer_cov_trace_const_cmp4(i32 -1, i32 %call41.i128)
  %cmp.i132 = icmp eq i32 %call41.i128, -1
  br i1 %cmp.i132, label %dma_map_single_attrs.exit131.if.then48_crit_edge, label %dma_map_single_attrs.exit131.if.end56_crit_edge

dma_map_single_attrs.exit131.if.end56_crit_edge:  ; preds = %dma_map_single_attrs.exit131
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end56

dma_map_single_attrs.exit131.if.then48_crit_edge: ; preds = %dma_map_single_attrs.exit131
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.then48

if.then48:                                        ; preds = %dma_map_single_attrs.exit131.if.then48_crit_edge, %dma_map_single_attrs.exit131.thread
  %16 = ptrtoint ptr %phys to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %phys, align 4
  tail call void @dma_unmap_page_attrs(ptr noundef nonnull %peer, i32 noundef %17, i32 noundef %retval.0.i109, i32 noundef 0, i32 noundef 0) #5
  br label %cleanup

if.else:                                          ; preds = %tegra_ivc_total_queue_size.exit
  call void @__sanitizer_cov_trace_pc() #7
  %phys53 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1, i32 2
  %18 = ptrtoint ptr %phys53 to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 %rx_phys, ptr %phys53, align 4
  %phys55 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2, i32 2
  %19 = ptrtoint ptr %phys55 to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %tx_phys, ptr %phys55, align 4
  br label %if.end56

if.end56:                                         ; preds = %if.else, %dma_map_single_attrs.exit131.if.end56_crit_edge
  %rx57 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1
  %20 = ptrtoint ptr %rx57 to i32
  call void @__asan_store4_noabort(i32 %20)
  store ptr %rx, ptr %rx57, align 4
  %tx58 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2
  %21 = ptrtoint ptr %tx58 to i32
  call void @__asan_store4_noabort(i32 %21)
  store ptr %tx, ptr %tx58, align 4
  %22 = ptrtoint ptr %ivc to i32
  call void @__asan_store4_noabort(i32 %22)
  store ptr %peer, ptr %ivc, align 4
  %notify61 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 3
  %23 = ptrtoint ptr %notify61 to i32
  call void @__asan_store4_noabort(i32 %23)
  store ptr %notify, ptr %notify61, align 4
  %notify_data = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 4
  %24 = ptrtoint ptr %notify_data to i32
  call void @__asan_store4_noabort(i32 %24)
  store ptr %data, ptr %notify_data, align 4
  %frame_size62 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 6
  %25 = ptrtoint ptr %frame_size62 to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %frame_size, ptr %frame_size62, align 4
  %num_frames63 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 5
  %26 = ptrtoint ptr %num_frames63 to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 %num_frames, ptr %num_frames63, align 4
  %position = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2, i32 1
  %27 = ptrtoint ptr %position to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 0, ptr %position, align 4
  %position66 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1, i32 1
  %28 = ptrtoint ptr %position66 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 0, ptr %position66, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end56, %if.then48, %dma_map_single_attrs.exit.cleanup_crit_edge, %dma_map_single_attrs.exit.thread, %do.end54.i, %do.end43.i, %do.end31.i, %do.end22.i, %do.end13.i, %do.end8.i, %if.end24.cleanup_crit_edge, %do.end
  %retval.0 = phi i32 [ -22, %do.end ], [ -12, %if.then48 ], [ 0, %if.end56 ], [ -7, %if.end24.cleanup_crit_edge ], [ -12, %dma_map_single_attrs.exit.cleanup_crit_edge ], [ -12, %dma_map_single_attrs.exit.thread ], [ -22, %do.end8.i ], [ -22, %do.end43.i ], [ -22, %do.end54.i ], [ -22, %do.end31.i ], [ -22, %do.end22.i ], [ -22, %do.end13.i ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @tegra_ivc_cleanup(ptr nocapture noundef readonly %ivc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #7
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ivc, align 4
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #7
  br label %if.end

if.then:                                          ; preds = %entry
  %num_frames = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 5
  %2 = ptrtoint ptr %num_frames to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_frames, align 4
  %frame_size = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 6
  %4 = ptrtoint ptr %frame_size to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %frame_size, align 4
  %mul = mul i32 %5, %3
  %and.i = and i32 %mul, 63
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %cmp.i = icmp eq i32 %and.i, 0
  br i1 %cmp.i, label %if.end.i, label %do.end.i

do.end.i:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #7
  %call.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.2, i32 noundef %mul, i32 noundef 64) #8
  br label %tegra_ivc_total_queue_size.exit

if.end.i:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #7
  %add.i = add i32 %mul, 128
  br label %tegra_ivc_total_queue_size.exit

tegra_ivc_total_queue_size.exit:                  ; preds = %if.end.i, %do.end.i
  %retval.0.i = phi i32 [ %add.i, %if.end.i ], [ 0, %do.end.i ]
  %6 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %ivc, align 4
  %phys = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 1, i32 2
  %8 = ptrtoint ptr %phys to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %phys, align 4
  tail call void @dma_unmap_page_attrs(ptr noundef %7, i32 noundef %9, i32 noundef %retval.0.i, i32 noundef 0, i32 noundef 0) #5
  %10 = ptrtoint ptr %ivc to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %ivc, align 4
  %phys3 = getelementptr inbounds %struct.tegra_ivc, ptr %ivc, i32 0, i32 2, i32 2
  %12 = ptrtoint ptr %phys3 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %phys3, align 4
  tail call void @dma_unmap_page_attrs(ptr noundef %11, i32 noundef %13, i32 noundef %retval.0.i, i32 noundef 0, i32 noundef 0) #5
  br label %if.end

if.end:                                           ; preds = %tegra_ivc_total_queue_size.exit, %entry.if.end_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @dma_sync_single_for_cpu(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @dma_sync_single_for_device(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @is_vmalloc_addr(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dev_driver_string(ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @debug_dma_map_single(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dma_map_page_attrs(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @debug_dma_mapping_error(ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @dma_unmap_page_attrs(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare { i32, i1 } @llvm.umul.with.overflow.i32(i32, i32) #4

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #5

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load4_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #6 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 17)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #6 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 17)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #2 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #3 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #5 = { nounwind }
attributes #6 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #7 = { nomerge }
attributes #8 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !12, !14, !16, !18, !19, !20, !21, !23, !25, !27, !29, !30, !31, !32, !34, !35, !36, !38, !39, !40, !42, !43, !45, !46, !47, !49, !50, !52, !53}
!llvm.module.flags = !{!54, !55, !56, !57, !58, !59, !60, !61}
!llvm.ident = !{!62}

!0 = !{ptr @.str, !1, !"<string literal>", i1 false, i1 false}
!1 = !{!"../drivers/firmware/tegra/ivc.c", i32 271, i32 6}
!2 = !{ptr @__ksymtab_tegra_ivc_read_get_next_frame, !3, !"__ksymtab_tegra_ivc_read_get_next_frame", i1 false, i1 false}
!3 = !{!"../drivers/firmware/tegra/ivc.c", i32 289, i32 1}
!4 = !{ptr @__ksymtab_tegra_ivc_read_advance, !5, !"__ksymtab_tegra_ivc_read_advance", i1 false, i1 false}
!5 = !{!"../drivers/firmware/tegra/ivc.c", i32 328, i32 1}
!6 = !{ptr @__ksymtab_tegra_ivc_write_get_next_frame, !7, !"__ksymtab_tegra_ivc_write_get_next_frame", i1 false, i1 false}
!7 = !{!"../drivers/firmware/tegra/ivc.c", i32 341, i32 1}
!8 = !{ptr @__ksymtab_tegra_ivc_write_advance, !9, !"__ksymtab_tegra_ivc_write_advance", i1 false, i1 false}
!9 = !{!"../drivers/firmware/tegra/ivc.c", i32 384, i32 1}
!10 = !{ptr @__ksymtab_tegra_ivc_reset, !11, !"__ksymtab_tegra_ivc_reset", i1 false, i1 false}
!11 = !{!"../drivers/firmware/tegra/ivc.c", i32 394, i32 1}
!12 = !{ptr @__ksymtab_tegra_ivc_notified, !13, !"__ksymtab_tegra_ivc_notified", i1 false, i1 false}
!13 = !{!"../drivers/firmware/tegra/ivc.c", i32 541, i32 1}
!14 = !{ptr @__ksymtab_tegra_ivc_align, !15, !"__ksymtab_tegra_ivc_align", i1 false, i1 false}
!15 = !{!"../drivers/firmware/tegra/ivc.c", i32 547, i32 1}
!16 = !{ptr @.str.1, !17, !"<string literal>", i1 false, i1 false}
!17 = !{!"../drivers/firmware/tegra/ivc.c", i32 552, i32 3}
!18 = !{ptr @.str.2, !17, !"<string literal>", i1 false, i1 false}
!19 = !{ptr @tegra_ivc_total_queue_size._entry, !17, !"_entry", i1 false, i1 false}
!20 = !{ptr @tegra_ivc_total_queue_size._entry_ptr, !17, !"_entry_ptr", i1 false, i1 false}
!21 = !{ptr @__ksymtab_tegra_ivc_total_queue_size, !22, !"__ksymtab_tegra_ivc_total_queue_size", i1 false, i1 false}
!22 = !{!"../drivers/firmware/tegra/ivc.c", i32 559, i32 1}
!23 = !{ptr @__ksymtab_tegra_ivc_init, !24, !"__ksymtab_tegra_ivc_init", i1 false, i1 false}
!24 = !{!"../drivers/firmware/tegra/ivc.c", i32 673, i32 1}
!25 = !{ptr @__ksymtab_tegra_ivc_cleanup, !26, !"__ksymtab_tegra_ivc_cleanup", i1 false, i1 false}
!26 = !{!"../drivers/firmware/tegra/ivc.c", i32 687, i32 1}
!27 = !{ptr @.str.3, !28, !"<string literal>", i1 false, i1 false}
!28 = !{!"../drivers/firmware/tegra/ivc.c", i32 572, i32 3}
!29 = !{ptr @.str.4, !28, !"<string literal>", i1 false, i1 false}
!30 = !{ptr @tegra_ivc_check_params._entry, !28, !"_entry", i1 false, i1 false}
!31 = !{ptr @tegra_ivc_check_params._entry_ptr, !28, !"_entry_ptr", i1 false, i1 false}
!32 = !{ptr @.str.6, !33, !"<string literal>", i1 false, i1 false}
!33 = !{!"../drivers/firmware/tegra/ivc.c", i32 577, i32 3}
!34 = !{ptr @tegra_ivc_check_params._entry.5, !33, !"_entry", i1 false, i1 false}
!35 = !{ptr @tegra_ivc_check_params._entry_ptr.7, !33, !"_entry_ptr", i1 false, i1 false}
!36 = !{ptr @.str.9, !37, !"<string literal>", i1 false, i1 false}
!37 = !{!"../drivers/firmware/tegra/ivc.c", i32 586, i32 3}
!38 = !{ptr @tegra_ivc_check_params._entry.8, !37, !"_entry", i1 false, i1 false}
!39 = !{ptr @tegra_ivc_check_params._entry_ptr.10, !37, !"_entry_ptr", i1 false, i1 false}
!40 = !{ptr @tegra_ivc_check_params._entry.11, !41, !"_entry", i1 false, i1 false}
!41 = !{!"../drivers/firmware/tegra/ivc.c", i32 591, i32 3}
!42 = !{ptr @tegra_ivc_check_params._entry_ptr.12, !41, !"_entry_ptr", i1 false, i1 false}
!43 = !{ptr @.str.14, !44, !"<string literal>", i1 false, i1 false}
!44 = !{!"../drivers/firmware/tegra/ivc.c", i32 597, i32 4}
!45 = !{ptr @tegra_ivc_check_params._entry.13, !44, !"_entry", i1 false, i1 false}
!46 = !{ptr @tegra_ivc_check_params._entry_ptr.15, !44, !"_entry_ptr", i1 false, i1 false}
!47 = !{ptr @tegra_ivc_check_params._entry.16, !48, !"_entry", i1 false, i1 false}
!48 = !{!"../drivers/firmware/tegra/ivc.c", i32 603, i32 4}
!49 = !{ptr @tegra_ivc_check_params._entry_ptr.17, !48, !"_entry_ptr", i1 false, i1 false}
!50 = distinct !{null, !51, !"__already_done", i1 false, i1 false}
!51 = !{!"../include/linux/dma-mapping.h", i32 326, i32 6}
!52 = !{ptr @.str.18, !51, !"<string literal>", i1 false, i1 false}
!53 = !{ptr @.str.19, !51, !"<string literal>", i1 false, i1 false}
!54 = !{i32 1, !"wchar_size", i32 2}
!55 = !{i32 1, !"min_enum_size", i32 4}
!56 = !{i32 8, !"branch-target-enforcement", i32 0}
!57 = !{i32 8, !"sign-return-address", i32 0}
!58 = !{i32 8, !"sign-return-address-all", i32 0}
!59 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!60 = !{i32 7, !"uwtable", i32 1}
!61 = !{i32 7, !"frame-pointer", i32 2}
!62 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!63 = !{!"branch_weights", i32 1, i32 2000}
!64 = !{i64 2153852766}
!65 = !{!"branch_weights", i32 2000, i32 1}
!66 = !{i64 2153854935}
!67 = !{i64 2153862786}
!68 = !{i64 2153862938}
!69 = !{i64 2153869685}
!70 = !{i64 2153869841}
!71 = !{i64 2153870131}
!72 = !{i64 2153870287}
!73 = !{i64 2153870577}
