{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625915424969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625915424980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 10 19:10:24 2021 " "Processing started: Sat Jul 10 19:10:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625915424980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915424980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EightBit_Computer -c EightBit_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off EightBit_Computer -c EightBit_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915424980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625915425681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625915425681 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbit_computer.vhd 2 1 " "Using design file eightbit_computer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBit_Computer-EightBit_Computer_arch " "Found design unit 1: EightBit_Computer-EightBit_Computer_arch" {  } { { "eightbit_computer.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441741 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBit_Computer " "Found entity 1: EightBit_Computer" {  } { { "eightbit_computer.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441741 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625915441741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EightBit_Computer " "Elaborating entity \"EightBit_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625915441749 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_generator.vhd 2 1 " "Using design file clk_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_Generator-CLK_Generator_arch " "Found design unit 1: CLK_Generator-CLK_Generator_arch" {  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/clk_generator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441794 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_Generator " "Found entity 1: CLK_Generator" {  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/clk_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441794 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625915441794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_Generator CLK_Generator:M0 " "Elaborating entity \"CLK_Generator\" for hierarchy \"CLK_Generator:M0\"" {  } { { "eightbit_computer.vhd" "M0" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625915441796 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CLK_TEMP clk_generator.vhd(14) " "VHDL Process Statement warning at clk_generator.vhd(14): inferring latch(es) for signal or variable \"CLK_TEMP\", which holds its previous value in one or more paths through the process" {  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/clk_generator.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441806 "|EightBit_Computer|CLK_Generator:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK_TEMP clk_generator.vhd(14) " "Inferred latch for \"CLK_TEMP\" at clk_generator.vhd(14)" {  } { { "clk_generator.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/clk_generator.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441808 "|EightBit_Computer|CLK_Generator:M0"}
{ "Warning" "WSGN_SEARCH_FILE" "counter.vhd 2 1 " "Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arch " "Found design unit 1: counter-counter_arch" {  } { { "counter.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441821 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441821 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625915441821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER COUNTER:M1 " "Elaborating entity \"COUNTER\" for hierarchy \"COUNTER:M1\"" {  } { { "eightbit_computer.vhd" "M1" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625915441822 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl.vhd 2 1 " "Using design file ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL-CTRL_arch " "Found design unit 1: CTRL-CTRL_arch" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441850 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625915441850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:M2 " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:M2\"" {  } { { "eightbit_computer.vhd" "M2" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625915441852 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_or ctrl.vhd(21) " "VHDL Process Statement warning at ctrl.vhd(21): signal \"cmd_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441868 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_xor ctrl.vhd(21) " "VHDL Process Statement warning at ctrl.vhd(21): signal \"cmd_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441868 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_not ctrl.vhd(21) " "VHDL Process Statement warning at ctrl.vhd(21): signal \"cmd_not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441868 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_neg ctrl.vhd(21) " "VHDL Process Statement warning at ctrl.vhd(21): signal \"cmd_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441868 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_shr ctrl.vhd(21) " "VHDL Process Statement warning at ctrl.vhd(21): signal \"cmd_shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_or ctrl.vhd(23) " "VHDL Process Statement warning at ctrl.vhd(23): signal \"cmd_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_xor ctrl.vhd(23) " "VHDL Process Statement warning at ctrl.vhd(23): signal \"cmd_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_not ctrl.vhd(23) " "VHDL Process Statement warning at ctrl.vhd(23): signal \"cmd_not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_neg ctrl.vhd(23) " "VHDL Process Statement warning at ctrl.vhd(23): signal \"cmd_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_shr ctrl.vhd(23) " "VHDL Process Statement warning at ctrl.vhd(23): signal \"cmd_shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_or ctrl.vhd(24) " "VHDL Process Statement warning at ctrl.vhd(24): signal \"cmd_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_xor ctrl.vhd(24) " "VHDL Process Statement warning at ctrl.vhd(24): signal \"cmd_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_not ctrl.vhd(24) " "VHDL Process Statement warning at ctrl.vhd(24): signal \"cmd_not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_neg ctrl.vhd(24) " "VHDL Process Statement warning at ctrl.vhd(24): signal \"cmd_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_shr ctrl.vhd(24) " "VHDL Process Statement warning at ctrl.vhd(24): signal \"cmd_shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_or ctrl.vhd(25) " "VHDL Process Statement warning at ctrl.vhd(25): signal \"cmd_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_xor ctrl.vhd(25) " "VHDL Process Statement warning at ctrl.vhd(25): signal \"cmd_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_or ctrl.vhd(29) " "VHDL Process Statement warning at ctrl.vhd(29): signal \"cmd_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_xor ctrl.vhd(30) " "VHDL Process Statement warning at ctrl.vhd(30): signal \"cmd_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_not ctrl.vhd(31) " "VHDL Process Statement warning at ctrl.vhd(31): signal \"cmd_not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_neg ctrl.vhd(32) " "VHDL Process Statement warning at ctrl.vhd(32): signal \"cmd_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_shr ctrl.vhd(34) " "VHDL Process Statement warning at ctrl.vhd(34): signal \"cmd_shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_or ctrl.vhd(35) " "VHDL Process Statement warning at ctrl.vhd(35): signal \"cmd_or\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_xor ctrl.vhd(35) " "VHDL Process Statement warning at ctrl.vhd(35): signal \"cmd_xor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_not ctrl.vhd(35) " "VHDL Process Statement warning at ctrl.vhd(35): signal \"cmd_not\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_neg ctrl.vhd(35) " "VHDL Process Statement warning at ctrl.vhd(35): signal \"cmd_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmd_shr ctrl.vhd(35) " "VHDL Process Statement warning at ctrl.vhd(35): signal \"cmd_shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IMAR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"IMAR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IIR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"IIR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IA ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"IA\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IDR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"IDR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_ADD ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_ADD\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_SUB ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_SUB\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_AND ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_AND\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_OR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_OR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_XOR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_XOR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_NOT ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_NOT\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_NEG ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_NEG\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_SHL ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_SHL\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441869 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_SHR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ALU_SHR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ESUM ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"ESUM\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EA ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"EA\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EDR ctrl.vhd(16) " "VHDL Process Statement warning at ctrl.vhd(16): inferring latch(es) for signal or variable \"EDR\", which holds its previous value in one or more paths through the process" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDR ctrl.vhd(16) " "Inferred latch for \"EDR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EA ctrl.vhd(16) " "Inferred latch for \"EA\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESUM ctrl.vhd(16) " "Inferred latch for \"ESUM\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SHR ctrl.vhd(16) " "Inferred latch for \"ALU_SHR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SHL ctrl.vhd(16) " "Inferred latch for \"ALU_SHL\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_NEG ctrl.vhd(16) " "Inferred latch for \"ALU_NEG\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_NOT ctrl.vhd(16) " "Inferred latch for \"ALU_NOT\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_XOR ctrl.vhd(16) " "Inferred latch for \"ALU_XOR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OR ctrl.vhd(16) " "Inferred latch for \"ALU_OR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_AND ctrl.vhd(16) " "Inferred latch for \"ALU_AND\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SUB ctrl.vhd(16) " "Inferred latch for \"ALU_SUB\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_ADD ctrl.vhd(16) " "Inferred latch for \"ALU_ADD\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDR ctrl.vhd(16) " "Inferred latch for \"IDR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IA ctrl.vhd(16) " "Inferred latch for \"IA\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441870 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IIR ctrl.vhd(16) " "Inferred latch for \"IIR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441871 "|EightBit_Computer|CTRL:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMAR ctrl.vhd(16) " "Inferred latch for \"IMAR\" at ctrl.vhd(16)" {  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915441871 "|EightBit_Computer|CTRL:M2"}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Found design unit 1: ALU-ALU_arch" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/alu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441884 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441884 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625915441884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:M3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:M3\"" {  } { { "eightbit_computer.vhd" "M3" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625915441886 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acc.vhd 2 1 " "Using design file acc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-ACC_arch " "Found design unit 1: ACC-ACC_arch" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441911 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441911 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625915441911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:M4 " "Elaborating entity \"ACC\" for hierarchy \"ACC:M4\"" {  } { { "eightbit_computer.vhd" "M4" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625915441914 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dr.vhd 2 1 " "Using design file dr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR-DR_arch " "Found design unit 1: DR-DR_arch" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441945 ""} { "Info" "ISGN_ENTITY_NAME" "1 DR " "Found entity 1: DR" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625915441945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:M5 " "Elaborating entity \"DR\" for hierarchy \"DR:M5\"" {  } { { "eightbit_computer.vhd" "M5" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625915441946 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.vhd 2 1 " "Using design file pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_arch " "Found design unit 1: PC-PC_arch" {  } { { "pc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441973 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915441973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625915441973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:M6 " "Elaborating entity \"PC\" for hierarchy \"PC:M6\"" {  } { { "eightbit_computer.vhd" "M6" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625915441974 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mar.vhd 2 1 " "Using design file mar.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR-MAR_arch " "Found design unit 1: MAR-MAR_arch" {  } { { "mar.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/mar.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915442006 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "mar.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/mar.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915442006 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625915442006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:M7 " "Elaborating entity \"MAR\" for hierarchy \"MAR:M7\"" {  } { { "eightbit_computer.vhd" "M7" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625915442007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ir.vhd 2 1 " "Using design file ir.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_arch " "Found design unit 1: IR-IR_arch" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915442034 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915442034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625915442034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:M8 " "Elaborating entity \"IR\" for hierarchy \"IR:M8\"" {  } { { "eightbit_computer.vhd" "M8" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625915442035 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.vhd 2 1 " "Using design file ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-RAM_arch " "Found design unit 1: RAM-RAM_arch" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915442105 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625915442105 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1625915442105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:M9 " "Elaborating entity \"RAM\" for hierarchy \"RAM:M9\"" {  } { { "eightbit_computer.vhd" "M9" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/eightbit_computer.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625915442107 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_IN ram.vhd(57) " "VHDL Process Statement warning at ram.vhd(57): signal \"DATA_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1625915442109 "|EightBit_Computer|RAM:M9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_OUT ram.vhd(17) " "VHDL Process Statement warning at ram.vhd(17): inferring latch(es) for signal or variable \"DATA_OUT\", which holds its previous value in one or more paths through the process" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1625915442113 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[0\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915442117 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[1\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915442117 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[2\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915442117 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[3\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915442117 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[4\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915442117 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[5\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915442117 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[6\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915442117 "|EightBit_Computer|RAM:M9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] ram.vhd(17) " "Inferred latch for \"DATA_OUT\[7\]\" at ram.vhd(17)" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915442117 "|EightBit_Computer|RAM:M9"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[5\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[5\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625915442283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[4\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[4\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625915442283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[3\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[3\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625915442283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[2\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[2\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625915442283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[1\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[1\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625915442283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[0\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[0\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625915442283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[7\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[7\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625915442283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:M9\|DATA_OUT\[6\] " "LATCH primitive \"RAM:M9\|DATA_OUT\[6\]\" is permanently enabled" {  } { { "ram.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ram.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625915442283 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[0\] r_out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[0\]\" to the node \"r_out\[0\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[1\] r_out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[1\]\" to the node \"r_out\[1\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[2\] r_out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[2\]\" to the node \"r_out\[2\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[3\] r_out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[3\]\" to the node \"r_out\[3\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[4\] r_out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[4\]\" to the node \"r_out\[4\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[5\] r_out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[5\]\" to the node \"r_out\[5\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[6\] r_out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[6\]\" to the node \"r_out\[6\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ACC:M4\|DATA_OUT\[7\] r_out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"ACC:M4\|DATA_OUT\[7\]\" to the node \"r_out\[7\]\" into a wire" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[0\] d_out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[0\]\" to the node \"d_out\[0\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[1\] d_out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[1\]\" to the node \"d_out\[1\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[2\] d_out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[2\]\" to the node \"d_out\[2\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[3\] d_out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[3\]\" to the node \"d_out\[3\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[4\] d_out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[4\]\" to the node \"d_out\[4\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[5\] d_out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[5\]\" to the node \"d_out\[5\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[6\] d_out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[6\]\" to the node \"d_out\[6\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DR:M5\|DATA_OUT\[7\] d_out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DR:M5\|DATA_OUT\[7\]\" to the node \"d_out\[7\]\" into a wire" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1625915442852 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1625915442852 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[0\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[0\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[1\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[1\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[2\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[2\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[3\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[3\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[4\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[4\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[5\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[5\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[6\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[6\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ACC:M4\|DATA_OUT\[7\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"ACC:M4\|DATA_OUT\[7\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "acc.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/acc.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[0\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[0\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[1\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[1\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[2\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[2\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[3\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[3\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[4\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[4\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[5\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[5\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[6\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[6\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DR:M5\|DATA_OUT\[7\] ALU:M3\|tmp " "Converted the fan-out from the tri-state buffer \"DR:M5\|DATA_OUT\[7\]\" to the node \"ALU:M3\|tmp\" into an OR gate" {  } { { "dr.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/dr.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1625915442854 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1625915442854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:M2\|ESUM " "Latch CTRL:M2\|ESUM has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625915442857 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625915442857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:M2\|IA " "Latch CTRL:M2\|IA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625915442857 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625915442857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:M2\|IDR " "Latch CTRL:M2\|IDR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625915442857 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625915442857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:M2\|ALU_SUB " "Latch CTRL:M2\|ALU_SUB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625915442857 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625915442857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:M2\|ALU_ADD " "Latch CTRL:M2\|ALU_ADD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625915442857 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625915442857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:M2\|ALU_SHL " "Latch CTRL:M2\|ALU_SHL has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625915442858 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625915442858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:M2\|ALU_SHR " "Latch CTRL:M2\|ALU_SHR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625915442858 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625915442858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:M2\|ALU_NEG " "Latch CTRL:M2\|ALU_NEG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625915442858 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625915442858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:M2\|ALU_NOT " "Latch CTRL:M2\|ALU_NOT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625915442858 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625915442858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:M2\|ALU_XOR " "Latch CTRL:M2\|ALU_XOR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625915442858 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625915442858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:M2\|ALU_OR " "Latch CTRL:M2\|ALU_OR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625915442859 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625915442859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:M2\|ALU_AND " "Latch CTRL:M2\|ALU_AND has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625915442859 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625915442859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CTRL:M2\|IMAR " "Latch CTRL:M2\|IMAR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:M8\|REGQ\[0\] " "Ports D and ENA on the latch are fed by the same signal IR:M8\|REGQ\[0\]" {  } { { "ir.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ir.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625915442859 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/ctrl.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625915442859 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "counter.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/counter.vhd" 25 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1625915442861 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1625915442861 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625915443071 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:M1\|TEMP\[0\] High " "Register counter:M1\|TEMP\[0\] will power up to High" {  } { { "counter.vhd" "" { Text "C:/Users/ZTL/Desktop/model_computer/EightBit_Computer/counter.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1625915443207 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1625915443207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625915444383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625915444383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625915444619 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625915444619 ""} { "Info" "ICUT_CUT_TM_LCELLS" "217 " "Implemented 217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625915444619 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625915444619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625915444643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 10 19:10:44 2021 " "Processing ended: Sat Jul 10 19:10:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625915444643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625915444643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625915444643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625915444643 ""}
