0.6
2019.2
Dec  5 2019
05:06:03
C:/Users/Student18/vivado/cpu3/ACC/ACC.srcs/sources_1/new/ACC.v,1580352611,verilog,,C:/Users/Student18/vivado/cpu3/ALU/ALU.srcs/sources_1/new/ALU.v,,ACC,,,,,,,,
C:/Users/Student18/vivado/cpu3/ALU/ALU.srcs/sources_1/new/ALU.v,1580378610,verilog,,C:/Users/Student18/vivado/cpu3/decode3to8/decode3to8.srcs/sources_1/new/decode3to8.v,,ALU,,,,,,,,
C:/Users/Student18/vivado/cpu3/decode3to8/decode3to8.srcs/sources_1/new/decode3to8.v,1578727214,verilog,,C:/Users/Student18/vivado/cpu3/mux8/mux8.srcs/sources_1/new/mux8.v,,decode3to8,,,,,,,,
C:/Users/Student18/vivado/cpu3/mux8/mux8.srcs/sources_1/new/mux8.v,1580351297,verilog,,C:/Users/Student18/vivado/cpu3/nbit_register/nbit_register.srcs/sources_1/new/nbit_register.v,,mux8,,,,,,,,
C:/Users/Student18/vivado/cpu3/nbit_register/nbit_register.srcs/sources_1/new/nbit_register.v,1578728540,verilog,,C:/Users/Student18/vivado/cpu3/register_file/register_file.srcs/sources_1/new/register_file.v,,nbit_register,,,,,,,,
C:/Users/Student18/vivado/cpu3/register_file/register_file.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Student18/vivado/cpu3/register_file/register_file.srcs/sim_1/new/register_file_tb.v,1580378323,verilog,,,,register_file_tb,,,,,,,,
C:/Users/Student18/vivado/cpu3/register_file/register_file.srcs/sources_1/new/register_file.v,1580375549,verilog,,C:/Users/Student18/vivado/cpu3/register_file/register_file.srcs/sim_1/new/register_file_tb.v,,register_file,,,,,,,,
